// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon May 11 17:54:51 2020
// Host        : USER-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim -rename_top awgn_inv_mapping_0 -prefix
//               awgn_inv_mapping_0_ awgn_inv_mapping_bd_awgn_inv_mapping_1_0_sim_netlist.v
// Design      : awgn_inv_mapping_bd_awgn_inv_mapping_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module awgn_inv_mapping_0_awgn_inv_mapping
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  input [4:0]snr;
  input [0:0]noise_en;
  input [0:0]x;
  input clk;
  output [9:0]llr;
  output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_0_awgn_inv_mapping_struct awgn_inv_mapping_struct
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized8 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x0
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x10
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized9 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x100
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized56 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x101
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized57 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x102
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized58 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x103
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized59 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x104
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized60 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x105
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized41 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x106
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x107
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x108
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x109
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized10 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x110
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized40 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x12
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized11 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x13
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized6 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x14
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized7 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x15
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized12 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x16
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized13 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x17
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized14 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x18
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized15 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x19
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x20
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x22
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x23
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x24
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x25
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized19 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x26
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x27
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x28
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized22 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x29
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x30
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x31
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x32
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x33
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized25 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x34
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x35
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x36
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x37
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x38
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized29 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x39
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized30 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x4
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x40
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized31 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x41
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized32 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x42
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized27 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x43
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x44
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized33 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x45
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized34 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x46
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized35 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x47
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized36 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x48
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x49
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x5
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized3 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x50
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x51
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized18 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x52
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized38 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x53
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x54
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x55
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x56
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x57
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized23 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x58
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x59
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x6
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x61
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x62
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x63
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x64
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x65
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x66
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x67
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x68
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized47 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x69
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x7
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x70
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x71
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized45 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x72
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized49 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x73
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized50 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x74
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized51 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x75
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized52 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x76
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x77
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x78
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x79
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized39 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x8
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x80
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x81
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x82
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized20 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x83
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x84
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x85
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized0 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x86
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x87
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x88
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized37 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x89
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized53 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x9
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x90
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x91
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x92
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x93
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x94
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized42 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x95
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized46 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x96
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x97
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized48 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x98
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized54 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_asr_x99
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized55 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_bd_awgn_inv_mapping_1_0,awgn_inv_mapping,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "awgn_inv_mapping,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module awgn_inv_mapping_0
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 snr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME snr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [4:0]snr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 noise_en DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME noise_en, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]noise_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN awgn_inv_mapping_bd_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 llr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME llr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [9:0]llr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_0_awgn_inv_mapping inst
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_box_muller1
   (\reg_array[9].has_latency.u2 ,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;
  wire [9:0]result;

  awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_658 convert
       (.clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
  awgn_inv_mapping_0_awgn_inv_mapping_f f
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_g g
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__1 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_box_muller2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_425 convert
       (.clk(clk),
        .d(result),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_fr1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_g2 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__2 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_box_muller3
   (S,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]S;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire [0:0]S;
  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_191 convert
       (.S(S),
        .clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_fr1_x0 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_g2_x0 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__3 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_box_muller4
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  awgn_inv_mapping_0_awgn_inv_mapping_xlconvert convert
       (.clk(clk),
        .d(result),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_fr1_x1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_g2_x1 g2
       (.clk(clk),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [40:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [40:0]S;

  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i1
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized1 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized19 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i11
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized21 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i12
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized23 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i13
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized25 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i14
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized27 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i15
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized29 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i16
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized31 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i19
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized37 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized37__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized1__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i20
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized39 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized39__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i21
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized41 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized41__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i23
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized45 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i24
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized47 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized47__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i26
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized51 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i28
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized55 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized55__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i30
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized59 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i31
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized61 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i32
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized63 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i33
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized65 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i34
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized67 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i35
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized69 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i36
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized71 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i37
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized73 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i38
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized75 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized75__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i39
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized77 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized5__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i40
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized79 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized79__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i41
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized81 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized81__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i42
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized83 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized83__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i43
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized85 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized85__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i46
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized91 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized91__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i47
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized93 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized93__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i48
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized95 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i49
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized97 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized97__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i50
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized99 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i51
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized101 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i52
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized103 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i53
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized105 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i54
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized107 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i55
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized109 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized109__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i56
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized111 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized111__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i57
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized113 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i58
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized115 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i59
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized117 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__10 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized11 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i60
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized119 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i61
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized121 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized13 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized13__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized15 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized15__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized17 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_f
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom5_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_724 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_725 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_726 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_727 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_728 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero iszero
       (.a(concat2_y_net_x3),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero1 iszero1
       (.a(concat2_y_net_x2),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero2 iszero2
       (.a(concat2_y_net_x1),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero3 iszero3
       (.a(concat2_y_net_x0),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_1 lfsr_25_1
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2 lfsr_41_2
       (.clk(clk),
        .x_x0(concat2_y_net_x4));
  awgn_inv_mapping_0_sysgen_mux_8ec07b287d_729 mux5
       (.A(A),
        .clk(clk),
        .douta(rom5_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1 rom
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1 rom1
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1 rom2
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1 rom3
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__1 rom5
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom5_data_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_fr1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_489 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_490 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_491 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_492 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_493 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero_x0 iszero
       (.a(concat2_y_net_x2),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x0 iszero1
       (.a(concat2_y_net_x1),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x0 iszero2
       (.a(concat2_y_net_x0),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x0 iszero3
       (.a(concat2_y_net_x4),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x0 lfsr_17_2
       (.clk(clk),
        .x_x0(concat2_y_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x0 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x0 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x0 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_0_sysgen_mux_8ec07b287d_494 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2 rom
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2 rom1
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2 rom2
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2 rom3
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__2 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_fr1_x0
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_253 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_254 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_255 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_256 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_257 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero_x1 iszero
       (.a(concat2_y_net_x1),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x1 iszero1
       (.a(concat2_y_net_x0),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x1 iszero2
       (.a(concat2_y_net_x4),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x1 iszero3
       (.a(concat2_y_net_x3),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x1 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2_x0 lfsr_25_2
       (.clk(clk),
        .x_x0(concat2_y_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x1 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x1 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x1 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_0_sysgen_mux_8ec07b287d_258 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3 rom
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3 rom1
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3 rom2
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3 rom3
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__3 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_fr1_x1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_45 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_46 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_47 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay_48 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero_x2 iszero
       (.a(concat2_y_net_x0),
        .addra(sel1_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x2 iszero1
       (.a(concat2_y_net_x4),
        .addra(sel2_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x2 iszero2
       (.a(concat2_y_net_x3),
        .addra(sel3_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x2 iszero3
       (.a(concat2_y_net_x2),
        .addra(sel4_op_net),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2_x1 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x2 lfsr_29_2
       (.clk(clk),
        .x_x0(concat2_y_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x2 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  awgn_inv_mapping_0_sysgen_mux_8ec07b287d mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist rom
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0 rom1
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom1_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1 rom2
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom2_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2 rom3
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom3_data_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_g
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0_660 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_g2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0_427 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x0 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_g2_x0
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x1 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_g2_x1
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [7:0]delay1_q_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized1 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized2 delay1
       (.clk(clk),
        .q(delay1_q_net),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x2 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0 rom
       (.clk(clk),
        .douta(rom_data_net),
        .q(delay1_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_878 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_877 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_644 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_411 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero1_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_179 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_876 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_643 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_410 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero2_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_178 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero3
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_875 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_642 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_409 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero3_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_645 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_412 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_iszero_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_180 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_847 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x1 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_848 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_849 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_850 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x5 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x6 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x7 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_614 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x31 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_615 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_616 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_617 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x32 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x33 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x34 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_381 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x59 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_382 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_383 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_384 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x60 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x61 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x62 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_17_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_152 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x87 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_153 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_154 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_155 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x88 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x89 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x90 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_820 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x2 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_821 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_822 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_823 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x8 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x9 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x10 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_586 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x35 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_587 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_588 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_589 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x36 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x37 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x38 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_353 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x63 x1
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_354 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_355 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_356 x4
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x64 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x65 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x66 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_25_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_125 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x91 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_126 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_127 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_128 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x92 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x93 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x94 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_793 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_794 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_795 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_796 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x11 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x12 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x13 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x14 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_559 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_560 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_561 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_562 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x39 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x40 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x41 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x42 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_325 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_326 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_327 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_328 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x67 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x68 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x69 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x70 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_29_2_x2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_98 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_99 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_100 x3
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[1]),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_101 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[2]),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x95 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x96 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x97 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x98 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_769 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_770 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_771 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_772 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x17 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x18 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x19 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x15 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_534 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_535 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_536 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_537 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x43 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x44 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x45 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x46 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_298 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_299 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_300 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_301 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x71 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x72 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x73 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x74 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_31_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_73 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_74 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_75 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_76 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x99 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x100 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x101 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x102 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_745 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x20 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_746 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_747 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_748 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x21 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[2]),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x22 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x23 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_510 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x47 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_511 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_512 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_513 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x48 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x49 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x50 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_274 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x75 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_275 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_276 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_277 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x76 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x77 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x78 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_41_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_49 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x103 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_50 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_51 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_52 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .z_9(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x104 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x105 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x106 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_666 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x24 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_x25 x11
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_x26 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_x27 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_x28 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x29 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x16 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_667 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_668 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_669 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_670 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_671 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_672 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_673 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x30 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x0
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_433 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x51 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_x52 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_x53 x12
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_x54 x13
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_x55 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x56 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x57 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_434 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_435 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_436 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_437 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_438 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_439 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_440 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x58 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x1
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_198 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x79 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_x80 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_x81 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_x82 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_x83 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x84 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x85 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_199 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_200 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_201 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_202 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_203 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_204 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_205 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x86 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_lfsr_47_5_x2
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_awgn_inv_mapping_xlregister x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  awgn_inv_mapping_0_awgn_inv_mapping_x107 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_x108 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_x109 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_x110 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_x111 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_x112 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_x113 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_1 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_2 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_3 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_4 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_5 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_6 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_x114 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i0
   (A,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [16:0]P;

  wire \<const0> ;
  wire [0:0]A;

  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = A;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [11:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [27:0]P;

  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i2
   (A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [58:0]P;

  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_struct
   (y,
    llr,
    snr,
    clk,
    x,
    noise_en);
  output [18:0]y;
  output [9:0]llr;
  input [4:0]snr;
  input clk;
  input [0:0]x;
  input [0:0]noise_en;

  wire [40:0]addsub_s_net;
  wire clk;
  wire [16:0]cmult_p_net;
  wire [9:0]llr;
  wire [27:0]mult_p_net;
  wire [36:0]mux1_y_net;
  wire [16:0]mux2_y_net;
  wire [13:0]mux_y_net;
  wire [0:0]noise_en;
  wire [11:0]reinterpret_output_port_net;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  awgn_inv_mapping_0_awgn_inv_mapping_xladdsub addsub
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .a(addsub_s_net),
        .clk(clk),
        .y(y));
  awgn_inv_mapping_0_awgn_inv_mapping_xladdsub__parameterized0 addsub1
       (.clk(clk),
        .p(cmult_p_net),
        .y(y));
  awgn_inv_mapping_0_awgn_inv_mapping_xlcmult cmult
       (.clk(clk),
        .q(cmult_p_net),
        .x(x));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult__parameterized0 mult
       (.A(reinterpret_output_port_net),
        .B(mux_y_net),
        .P(mult_p_net),
        .clk(clk),
        .snr(snr));
  awgn_inv_mapping_0_awgn_inv_mapping_xlmult__parameterized1 mult1
       (.a(addsub_s_net),
        .b(mux2_y_net),
        .clk(clk),
        .llr(llr));
  awgn_inv_mapping_0_sysgen_mux_d3281a34b0 mux
       (.B(mux_y_net),
        .snr(snr));
  awgn_inv_mapping_0_sysgen_mux_abc2c21306 mux1
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .P(mult_p_net),
        .noise_en(noise_en));
  awgn_inv_mapping_0_sysgen_mux_58c779851f mux2
       (.b(mux2_y_net),
        .snr(snr));
  awgn_inv_mapping_0_awgn_inv_mapping_white_gaussian_noise_generator white_gaussian_noise_generator
       (.A(reinterpret_output_port_net),
        .clk(clk));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_white_gaussian_noise_generator
   (A,
    clk);
  output [11:0]A;
  input clk;

  wire [11:0]A;
  wire [10:0]a;
  wire addsub_n_0;
  wire [10:0]b;
  wire box_muller1_n_0;
  wire box_muller3_n_0;
  wire clk;
  wire [9:0]convert_dout_net;
  wire [9:0]convert_dout_net_x0;
  wire [9:0]convert_dout_net_x1;
  wire [9:0]convert_dout_net_x2;

  awgn_inv_mapping_0_sysgen_addsub_f8a897f245 addsub
       (.S(addsub_n_0),
        .a(a),
        .b(b[10]),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (box_muller1_n_0),
        .\op_mem_91_20_reg[0][10]_1 (convert_dout_net_x1[8:0]),
        .q(convert_dout_net_x2));
  awgn_inv_mapping_0_sysgen_addsub_f8a897f245_0 addsub1
       (.S(box_muller3_n_0),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (convert_dout_net[8:0]),
        .q(convert_dout_net_x0));
  awgn_inv_mapping_0_sysgen_addsub_292791509b addsub2
       (.A(A),
        .S(addsub_n_0),
        .a(a),
        .b(b[9:0]),
        .clk(clk));
  awgn_inv_mapping_0_awgn_inv_mapping_box_muller1 box_muller1
       (.clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net_x1[9]),
        .q(convert_dout_net_x2),
        .\reg_array[9].has_latency.u2 (box_muller1_n_0));
  awgn_inv_mapping_0_awgn_inv_mapping_box_muller2 box_muller2
       (.clk(clk),
        .q(convert_dout_net_x1));
  awgn_inv_mapping_0_awgn_inv_mapping_box_muller3 box_muller3
       (.S(box_muller3_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net[9]),
        .q(convert_dout_net_x0));
  awgn_inv_mapping_0_awgn_inv_mapping_box_muller4 box_muller4
       (.clk(clk),
        .q(convert_dout_net));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x1
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x0 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_869 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x10
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x7 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_824 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x100
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x97 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_83 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x101
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x98 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_80 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x102
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x99 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_77 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x103
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x100 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_68 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x104
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x101 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_59 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x105
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x102 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_56 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x106
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x103 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_53 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x107
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x104 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_39 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x108
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x105 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_36 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x109
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x106 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_33 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x11
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x8 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_808 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x110
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x107 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_29 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x111
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x108 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_26 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x112
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x109 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_23 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x113
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x110 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_20 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x114
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x25 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_7 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x12
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x9 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_804 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x13
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_801 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x14
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x10 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_797 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x15
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x14 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_773 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x16
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x26 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_692 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x17
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x11 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_782 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x18
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x12 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_779 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x19
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x13 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_776 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x2
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x4 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_841 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x20
   (x,
    z_9,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x15 asr
       (.D(register1_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_764 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x21
   (x,
    z_10,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x16 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_755 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x22
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x17 asr
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_752 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x23
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x18 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_749 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x24
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x19 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_716 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x25
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x20 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_712 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x26
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x21 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_708 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x27
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x22 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_704 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x28
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x23 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_700 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x29
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x24 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_696 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x30
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x27 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_674 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x31
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x28 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_636 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x32
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x29 asr
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_626 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x33
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x30 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_622 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x34
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x31 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_618 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x35
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x32 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_608 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x36
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x33 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_598 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x37
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x34 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_594 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x38
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x35 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_590 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x39
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x36 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_574 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x40
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x37 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_570 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x41
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x38 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_566 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x42
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x39 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_563 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x43
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x40 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_548 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x44
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x41 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_545 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x45
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x42 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_542 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x46
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x43 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_538 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x47
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x44 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_529 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x48
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x45 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_520 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x49
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x46 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_517 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x5
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x1 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_859 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x50
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x47 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_514 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x51
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x48 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_481 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x52
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x49 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_477 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x53
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x50 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_473 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x54
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x51 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_470 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x55
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x52 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_467 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x56
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x53 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_463 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x57
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x54 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_459 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x58
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x55 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_441 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x59
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x56 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_403 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x6
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x2 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_855 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x60
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x57 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_393 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x61
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x58 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_389 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x62
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x59 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_385 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x63
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x60 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_375 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x64
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x61 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_365 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x65
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x62 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_361 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x66
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x63 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_357 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x67
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x64 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_341 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x68
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x65 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_337 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x69
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x66 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_333 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x7
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x3 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_851 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x70
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x67 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_329 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x71
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x68 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_313 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x72
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x69 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_309 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x73
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x70 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_305 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x74
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x71 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_302 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x75
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x72 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_293 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x76
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x73 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_284 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x77
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x74 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_281 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x78
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x75 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_278 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x79
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x76 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_247 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x8
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x5 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_832 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x80
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x77 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_243 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x81
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x78 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_239 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x82
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x79 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_235 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x83
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x80 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_232 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x84
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x81 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_228 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x85
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x82 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_224 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x86
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x83 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_206 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x87
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x84 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_173 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x88
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x85 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_164 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x89
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x86 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_160 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x9
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x6 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_828 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x90
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x87 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_156 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x91
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x88 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_147 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x92
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x89 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_137 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x93
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x90 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_133 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x94
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x91 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_129 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x95
   (x,
    z_7,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x92 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_113 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x96
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x93 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_109 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x97
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x94 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_105 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x98
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x95 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_102 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_x99
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_awgn_inv_mapping_asr_x96 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  awgn_inv_mapping_0_awgn_inv_mapping_xlregister_87 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__62 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized0
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i1 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__63 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i1__2 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__31 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized10
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i11 \comp11.core_instance11 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i12 \comp12.core_instance12 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized12
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i13 \comp13.core_instance13 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__1 
       (.I0(z_9),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized13
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i14 \comp14.core_instance14 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__0 
       (.I0(z_10),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized14
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i15 \comp15.core_instance15 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(z_9),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized15
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i16 \comp16.core_instance16 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__5 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__1 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__6 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__21 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__7 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i17__8 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__21 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__3 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i18__4 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__17 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized18
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i19 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i19__2 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__3 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized19
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i20 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__29 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i20__2 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__5 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__32 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__6 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__7 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i2__8 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__33 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i3 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized20
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i21 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i21__2 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__3 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__0 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i22__4 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__42 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized22
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i23 \comp23.core_instance23 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__8 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized23
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i24 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__51 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i24__2 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__2 
       (.I0(z_4),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__52 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__3 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__3 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i25__4 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__50 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized25
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i26 \comp26.core_instance26 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__20 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__5 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__6 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__7 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i27__8 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__26 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized27
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i28 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i28__2 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__23 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__3 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__44 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i29__4 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized29
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i30 \comp30.core_instance30 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i3__2 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__33 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized3
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i4 \comp4.core_instance4 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__34 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized30
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i31 \comp31.core_instance31 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized31
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i32 \comp32.core_instance32 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized32
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i33 \comp33.core_instance33 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized33
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i34 \comp34.core_instance34 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__27 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized34
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i35 \comp35.core_instance35 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__26 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized35
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i36 \comp36.core_instance36 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__48 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized36
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i37 \comp37.core_instance37 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized37
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i38 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__64 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i38__2 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized38
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i39 \comp39.core_instance39 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized39
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i40 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__19 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i40__2 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized40
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i41 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i41__2 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized41
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i42 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__27 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i42__2 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__12 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized42
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i43 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i43__2 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__15 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__3 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__16 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i44__4 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__3 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__55 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i45__4 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized45
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i46 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i46__2 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__53 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized46
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i47 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i47__2 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized47
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i48 \comp48.core_instance48 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized48
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i49 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i49__2 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized49
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i50 \comp50.core_instance50 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__61 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__6 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__7 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__8 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__13 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__9 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i5__10 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__20 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized5
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i6 \comp6.core_instance6 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized50
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i51 \comp51.core_instance51 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__60 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized51
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i52 \comp52.core_instance52 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__59 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized52
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i53 \comp53.core_instance53 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized53
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i54 \comp54.core_instance54 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__65 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized54
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i55 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i55__2 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__13 
       (.I0(z_7),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized55
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i56 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i56__2 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__22 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized56
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i57 \comp57.core_instance57 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__39 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized57
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i58 \comp58.core_instance58 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__69 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized58
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i59 \comp59.core_instance59 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__68 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized59
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i60 \comp60.core_instance60 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized6
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i7 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i61 \comp61.core_instance61 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__15 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i7__2 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__38 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized7
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i8 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i8__2 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__36 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized8
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i9 \comp9.core_instance9 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__parameterized9
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i10 \comp10.core_instance10 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__3 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__30 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdrsr__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_shift_ram_v12_0_i0__4 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xladdsub
   (a,
    A,
    y,
    clk);
  output [40:0]a;
  input [27:0]A;
  input [18:0]y;
  input clk;

  wire [27:0]A;
  wire [40:0]a;
  wire clk;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A}),
        .B({y[18],y,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(a));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xladdsub__parameterized0
   (y,
    p,
    clk);
  output [18:0]y;
  input [16:0]p;
  input clk;

  wire clk;
  wire [16:0]p;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,p}),
        .CE(1'b1),
        .CLK(clk),
        .S(y));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlcmult
   (q,
    x,
    clk);
  output [16:0]q;
  input [0:0]x;
  input clk;

  wire clk;
  wire [16:0]q;
  wire [16:0]tmp_p;
  wire [0:0]x;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(x),
        .P(tmp_p));
  awgn_inv_mapping_0_synth_reg__parameterized3 \latency_gt_0.reg1 
       (.clk(clk),
        .d(tmp_p),
        .q(q));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlconvert
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized1_189 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_191
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized1_423 \latency_test.reg1 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_425
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized1_656 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlconvert_658
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  awgn_inv_mapping_0_synth_reg__parameterized1_889 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xldelay
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_187 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_253
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_421 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_254
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_419 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_255
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_417 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_256
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_415 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_257
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_413 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_45
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_185 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_46
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_183 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_47
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_181 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_48
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_489
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_654 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_490
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_652 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_491
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_650 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_492
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_648 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_493
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_646 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_724
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_887 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_725
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_885 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_726
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_883 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_727
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_881 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay_728
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_synth_reg_879 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized0 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0_427
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized0_487 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized0_660
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized0_722 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_synth_reg__parameterized1 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xldelay__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlmult
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__2_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__2 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlmult__parameterized0
   (P,
    clk,
    A,
    B,
    snr);
  output [27:0]P;
  input clk;
  input [11:0]A;
  input [13:0]B;
  input [4:0]snr;

  wire [11:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire clk;
  wire \comp0.core_instance0_i_1_n_0 ;
  wire [4:0]snr;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(A),
        .B({1'b0,\comp0.core_instance0_i_1_n_0 ,B}),
        .CE(1'b1),
        .CLK(clk),
        .P(P),
        .SCLR(1'b0));
  LUT5 #(
    .INIT(32'h00000155)) 
    \comp0.core_instance0_i_1 
       (.I0(snr[3]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[4]),
        .O(\comp0.core_instance0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlmult__parameterized1
   (llr,
    a,
    b,
    clk);
  output [9:0]llr;
  input [40:0]a;
  input [16:0]b;
  input clk;

  wire [40:0]a;
  wire [16:0]b;
  wire clk;
  wire [9:0]llr;
  wire [58:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(a),
        .B({1'b0,b}),
        .P(tmp_p));
  awgn_inv_mapping_0_synth_reg__parameterized4 \latency_gt_0.reg1 
       (.P(tmp_p[58:30]),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__1
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__4 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__2
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__0_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__0_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__5 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__0 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlmult__xdcDup__3
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__1_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__1_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_mult_gen_v12_0_i3__6 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__1 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlregister
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_43 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_1
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_18 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_100
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_119 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_105
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_106 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_113
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_114 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_125
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_150 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_126
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_145 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_128
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_141 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_137
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_138 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_147
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_148 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_154
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_169 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_164
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_165 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_173
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_174 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_199
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_222 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_20
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_21 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_200
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_220 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_203
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_214 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_205
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_210 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_228
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_229 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_23
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_24 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_232
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_233 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_235
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_236 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_243
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_244 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_247
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_248 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_275
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_291 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_276
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_289 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_278
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_279 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_281
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_282 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_284
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_285 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_29
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_30 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_305
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_306 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_309
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_310 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_313
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_314 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_327
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_347 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_329
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_330 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_333
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_334 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_341
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_342 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_353
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_379 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_355
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_371 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_356
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_369 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_357
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_358 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_36
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_37 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_365
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_366 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_375
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_376 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_385
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_386 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_39
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_40 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_393
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_394 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_403
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_404 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_434
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_457 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_436
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_453 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_463
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_464 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_473
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_474 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_477
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_478 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_481
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_482 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_49
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_71 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_5
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_10 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_50
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_66 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_51
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_64 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_512
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_525 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_513
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_523 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_52
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_62 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_520
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_521 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_529
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_530 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_534
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_557 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_536
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_553 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_537
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_551 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_538
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_539 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_542
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_543 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_559
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_584 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_56
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_57 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_560
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_582 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_561
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_580 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_570
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_571 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_574
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_575 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_586
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_612 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_587
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_606 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_59
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_60 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_594
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_595 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_598
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_599 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_6
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_8 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_614
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_640 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_617
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_630 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_622
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_623 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_626
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_627 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_666
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_720 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_669
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_686 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_671
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_682 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_674
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_675 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_692
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_693 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_696
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_697 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_7
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_700
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_701 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_704
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_705 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_716
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_717 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_73
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_96 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_74
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_94 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_747
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_760 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_748
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_758 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_749
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_750 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_75
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_92 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_752
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_753 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_755
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_756 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_772
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_785 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_776
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_777 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_779
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_780 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_782
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_783 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_794
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_816 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_796
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_812 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_797
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_798 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_80
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_81 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_801
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_802 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_808
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_809 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_823
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_835 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_824
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_825 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_832
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_833 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_841
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_842 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_851
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_852 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_859
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_860 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_869
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_870 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_87
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_88 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister_98
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized0_123 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_16 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_101
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_117 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_102
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_103 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_109
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_110 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_127
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_143 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_129
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_130 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_133
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_134 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_152
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_176 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_153
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_171 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_155
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_167 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_156
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_157 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_160
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_161 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_198
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_251 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_2
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_14 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_201
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_218 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_202
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_216 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_204
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_212 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_206
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_207 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_224
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_225 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_239
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_240 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_26
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_27 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_274
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_296 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_277
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_287 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_293
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_294 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_298
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_323 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_299
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_321 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_3
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_12 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_300
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_319 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_301
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_317 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_302
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_303 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_325
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_351 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_326
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_349 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_328
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_345 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_33
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_34 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_337
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_338 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_354
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_373 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_361
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_362 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_381
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_407 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_382
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_401 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_383
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_399 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_384
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_397 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_389
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_390 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_4
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_433
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_485 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_435
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_455 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_437
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_451 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_438
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_449 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_439
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_447 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_440
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_445 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_441
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_442 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_459
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_460 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_467
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_468 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_470
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_471 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_510
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_532 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_511
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_527 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_514
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_515 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_517
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_518 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_53
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_54 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_535
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_555 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_545
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_546 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_548
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_549 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_562
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_578 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_563
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_564 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_566
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_567 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_588
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_604 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_589
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_602 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_590
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_591 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_608
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_609 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_615
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_634 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_616
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_632 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_618
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_619 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_636
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_637 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_667
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_690 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_668
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_688 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_670
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_684 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_672
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_680 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_673
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_678 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_68
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_69 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_708
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_709 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_712
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_713 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_745
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_767 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_746
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_762 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_76
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_90 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_764
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_765 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_769
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_791 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_77
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_78 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_770
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_789 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_771
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_787 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_773
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_774 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_793
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_818 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_795
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_814 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_804
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_805 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_820
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_845 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_821
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_839 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_822
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_837 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_828
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_829 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_83
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_84 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_847
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_873 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_848
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_867 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_849
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_865 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_850
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_863 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_855
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_856 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlregister__parameterized0_99
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_synth_reg_w_init__parameterized1_121 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0
   (douta,
    clk,
    q);
  output [9:0]douta;
  input clk;
  input [7:0]q;

  wire clk;
  wire [9:0]douta;
  wire [7:0]q;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__4 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__5 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i1__6 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__1
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__4 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__2
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__5 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom__xdcDup__3
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_blk_mem_gen_i0__6 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__4 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__5 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i1__6 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__4 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__5 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i2__6 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__4 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__5 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i3__6 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__5 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i4__6 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__4 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__5 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module awgn_inv_mapping_0_awgn_inv_mapping_xlsprom_dist__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  awgn_inv_mapping_0_awgn_inv_mapping_dist_mem_gen_i0__6 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_107
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_11
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__24 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_115
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_120
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__12 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_124
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_139
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_142
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__34 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_146
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_149
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_151
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_166
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_170
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_175
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_19
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_211
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__18 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_215
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_22
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_221
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_223
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_230
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_234
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_237
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_245
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_249
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_25
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_280
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_283
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_286
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_290
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_292
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_307
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_31
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_311
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_315
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_331
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_335
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_343
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_348
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__29 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_359
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_367
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_370
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__8 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_372
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_377
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_38
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_380
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_387
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_395
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_405
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_41
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_44
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_454
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_458
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_465
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_475
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_479
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_483
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_522
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_524
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__49 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_526
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_531
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_540
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_544
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_552
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__46 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__47 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_554
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__25 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_558
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_572
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_576
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_58
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_581
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__45 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_583
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_585
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_596
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_600
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_607
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_61
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_613
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_624
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_628
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_63
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__38 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_631
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_641
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_65
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_67
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_676
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_683
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_687
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_694
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_698
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_702
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_706
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_718
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_72
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_721
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_751
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_754
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_757
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_759
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_761
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_778
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_781
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_784
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_786
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__41 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__19 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_799
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_803
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_810
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_813
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_817
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_82
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_826
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_834
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_836
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__17 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_843
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_853
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_861
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_871
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_89
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_9
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__25 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_93
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__36 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_95
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__66 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized0_97
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__28 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_104
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_111
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_118
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__23 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_122
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_13
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_131
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_135
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_144
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_15
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_158
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_162
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_168
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__32 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_17
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_172
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_177
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_208
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_213
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_217
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_219
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_226
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_241
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_252
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_28
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_288
   (a,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__31 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_295
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_297
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_304
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_318
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__58 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__30 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_320
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__57 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_322
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__56 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_324
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_339
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_346
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__54 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_35
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_350
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_352
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_363
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_374
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_391
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_398
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__28 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_400
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_402
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_408
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_443
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_446
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_448
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_450
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_452
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_456
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_461
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_469
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_472
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_486
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_516
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_519
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_528
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_533
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_547
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_55
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_550
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_556
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__24 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_565
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_568
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_579
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__22 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_592
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_603
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__43 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_605
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_610
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_620
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_633
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_635
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_638
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_679
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_681
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__2 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_685
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_689
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_691
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_70
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_710
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_714
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_763
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_766
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_768
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_775
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_788
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__40 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_79
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_790
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__39 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_792
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_806
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_815
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__18 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_819
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_830
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_838
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_840
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_846
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_85
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_857
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_864
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__16 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_866
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_868
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_874
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module awgn_inv_mapping_0_single_reg_w_init__parameterized1_91
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__67 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

module awgn_inv_mapping_0_srlc33e
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_182
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_184
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_186
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_188
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_414
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_416
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_418
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_420
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_422
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_647
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_649
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_651
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_653
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_655
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_880
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_882
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_884
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_886
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e_888
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized0_488
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized0_723
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized1_190
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized1_424
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized1_657
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized1_890
   (\reg_array[9].has_latency.u2_0 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2_0 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2_0 ;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3__0 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(\reg_array[9].has_latency.u2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[7]),
        .Q(q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module awgn_inv_mapping_0_srlc33e__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]conv_p;
  wire [9:0]llr;
  wire \reg_array[9].has_latency.u2_i_2_n_0 ;
  wire \reg_array[9].has_latency.u2_i_3_n_0 ;
  wire \reg_array[9].has_latency.u2_i_4_n_0 ;
  wire \reg_array[9].has_latency.u2_i_5_n_0 ;
  wire \reg_array[9].has_latency.u2_i_6_n_0 ;
  wire \reg_array[9].has_latency.u2_i_7_n_0 ;
  wire \reg_array[9].has_latency.u2_i_8_n_0 ;
  wire \reg_array[9].has_latency.u2_i_9_n_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[0]),
        .Q(llr[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[0].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[0]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[1]),
        .Q(llr[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[1].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[1]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[2]),
        .Q(llr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[2].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[2]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[3]),
        .Q(llr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[3].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[3]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[4]),
        .Q(llr[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[4].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[4]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[5]),
        .Q(llr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[5].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[5]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[6]),
        .Q(llr[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[6].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[6]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[7]),
        .Q(llr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[7].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[7]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[8]),
        .Q(llr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[8].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[8]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[9]),
        .Q(llr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACAAACCCCC)) 
    \reg_array[9].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[9]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_2 
       (.I0(\reg_array[9].has_latency.u2_i_6_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_7_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_3 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_4 
       (.I0(\reg_array[9].has_latency.u2_i_8_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_9_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_5 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_array[9].has_latency.u2_i_6 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_array[9].has_latency.u2_i_8 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_9 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_9_n_0 ));
endmodule

module awgn_inv_mapping_0_synth_reg
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_181
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_182 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_183
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_184 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_185
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_186 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_187
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_188 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_413
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_414 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_415
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_416 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_417
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_418 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_419
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_420 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_421
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_422 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_646
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_647 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_648
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_649 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_650
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_651 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_652
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_653 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_654
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_655 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_879
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_880 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_881
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_882 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_883
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_884 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_885
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_886 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg_887
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  awgn_inv_mapping_0_srlc33e_888 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized0_487
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized0_488 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized0_722
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized0_723 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized1_189
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized1_190 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized1_423
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized1_424 \has_only_1.srlc33e_array0 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized1_656
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized1_657 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized1_889
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  awgn_inv_mapping_0_srlc33e__parameterized1_890 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2_0 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  awgn_inv_mapping_0_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  awgn_inv_mapping_0_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module awgn_inv_mapping_0_synth_reg__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]llr;

  awgn_inv_mapping_0_srlc33e__parameterized4 \has_only_1.srlc33e_array0 
       (.P(P),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_10
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_11 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_106
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_107 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_114
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_115 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_119
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_120 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_123
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_138
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_139 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_141
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_142 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_145
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_146 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_148
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_149 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_150
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_151 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_165
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_166 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_169
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_170 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_174
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_175 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_18
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_19 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_21
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_22 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_210
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_211 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_214
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_215 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_220
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_221 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_222
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_223 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_229
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_230 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_233
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_234 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_236
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_237 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_24
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_25 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_244
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_245 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_248
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_249 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_279
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_280 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_282
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_283 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_285
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_286 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_289
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_290 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_291
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_292 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_30
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_31 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_306
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_307 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_310
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_311 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_314
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_315 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_330
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_331 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_334
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_335 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_342
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_343 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_347
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_348 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_358
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_359 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_366
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_367 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_369
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_370 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_37
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_38 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_371
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_372 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_376
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_377 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_379
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_380 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_386
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_387 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_394
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_395 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_40
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_41 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_404
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_405 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_43
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_453
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_454 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_457
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_458 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_464
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_465 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_474
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_475 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_478
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_479 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_482
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_483 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_521
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_522 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_523
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_524 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_525
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_526 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_530
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_531 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_539
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_540 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_543
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_544 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_551
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_552 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_553
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_554 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_557
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_558 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_57
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_58 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_571
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_572 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_575
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_576 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_580
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_581 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_582
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_583 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_584
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_585 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_595
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_596 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_599
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_600 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_60
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_61 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_606
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_607 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_612
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_613 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_62
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_63 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_623
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_624 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_627
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_628 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_630
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_631 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_64
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_65 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_640
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_641 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_66
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_67 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_675
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_676 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_682
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_683 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_686
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_687 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_693
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_694 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_697
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_698 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_701
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_702 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_705
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_706 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_71
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_72 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_717
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_718 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_720
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_721 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_750
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_751 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_753
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_754 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_756
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_757 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_758
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_759 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_760
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_761 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_777
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_778 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_780
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_781 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_783
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_784 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_785
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_786 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_798
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_799 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_8
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_9 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_802
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_803 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_809
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_810 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_81
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_82 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_812
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_813 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_816
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_817 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_825
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_826 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_833
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_834 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_835
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_836 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_842
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_843 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_852
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_853 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_860
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_861 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_870
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_871 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_88
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_89 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_92
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_93 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_94
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_95 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized0_96
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized0_97 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_103
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_104 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_110
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_111 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_117
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_118 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_12
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_13 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_121
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_122 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_130
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_131 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_134
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_135 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_14
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_15 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_143
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_144 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_157
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_158 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_16
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_17 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_161
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_162 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_167
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_168 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_171
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_172 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_176
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_177 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_207
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_208 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_212
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_213 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_216
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_217 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_218
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_219 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_225
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_226 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_240
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_241 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_251
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_252 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_27
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_28 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_287
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_288 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_294
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_295 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_296
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_297 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_303
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_304 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_317
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_318 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_319
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_320 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_321
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_322 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_323
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_324 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_338
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_339 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_34
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_35 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_345
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_346 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_349
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_350 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_351
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_352 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_362
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_363 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_373
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_374 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_390
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_391 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_397
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_398 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_399
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_400 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_401
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_402 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_407
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_408 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_442
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_443 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_445
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_446 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_447
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_448 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_449
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_450 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_451
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_452 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_455
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_456 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_460
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_461 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_468
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_469 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_471
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_472 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_485
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_486 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_515
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_516 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_518
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_519 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_527
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_528 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_532
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_533 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_54
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_55 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_546
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_547 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_549
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_550 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_555
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_556 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_564
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_565 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_567
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_568 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_578
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_579 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_591
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_592 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_602
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_603 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_604
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_605 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_609
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_610 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_619
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_620 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_632
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_633 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_634
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_635 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_637
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_638 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_678
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_679 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_680
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_681 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_684
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_685 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_688
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_689 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_69
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_70 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_690
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_691 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_709
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_710 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_713
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_714 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_762
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_763 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_765
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_766 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_767
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_768 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_774
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_775 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_78
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_79 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_787
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_788 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_789
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_790 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_791
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_792 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_805
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_806 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_814
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_815 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_818
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_819 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_829
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_830 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_837
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_838 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_839
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_840 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_84
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_85 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_845
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_846 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_856
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_857 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_863
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_864 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_865
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_866 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_867
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_868 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_873
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_874 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module awgn_inv_mapping_0_synth_reg_w_init__parameterized1_90
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  awgn_inv_mapping_0_single_reg_w_init__parameterized1_91 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

module awgn_inv_mapping_0_sysgen_addsub_292791509b
   (A,
    a,
    S,
    b,
    clk);
  output [11:0]A;
  input [10:0]a;
  input [0:0]S;
  input [9:0]b;
  input clk;

  wire [11:0]A;
  wire [0:0]S;
  wire [10:0]a;
  wire [9:0]b;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(a[10]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(a[9]),
        .I1(b[9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(a[8]),
        .I1(b[8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(a[3]),
        .I1(b[3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(a[2]),
        .I1(b[2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(a[1]),
        .I1(b[1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(a[0]),
        .I1(b[0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(a[7]),
        .I1(b[7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(a[6]),
        .I1(b[6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(a[5]),
        .I1(b[5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(a[4]),
        .I1(b[4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_5 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_4 ),
        .Q(A[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED [3],\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20[0][11]_i_2_n_0 ,a[9:8]}),
        .O({\op_mem_91_20_reg[0][11]_i_1_n_4 ,\op_mem_91_20_reg[0][11]_i_1_n_5 ,\op_mem_91_20_reg[0][11]_i_1_n_6 ,\op_mem_91_20_reg[0][11]_i_1_n_7 }),
        .S({1'b1,S,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(A[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(A[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_7 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_6 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

module awgn_inv_mapping_0_sysgen_addsub_f8a897f245
   (S,
    a,
    b,
    q,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    clk);
  output [0:0]S;
  output [10:0]a;
  input [0:0]b;
  input [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10]_0 ;
  input [8:0]\op_mem_91_20_reg[0][10]_1 ;
  input clk;

  wire [0:0]S;
  wire [10:0]a;
  wire [0:0]b;
  wire clk;
  wire [10:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_1 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_1 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(a[10]),
        .I1(b),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_1 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_1 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_1 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_1 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_1 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_1 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_1 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(a[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[10:8]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][10]_0 ,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(a[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(a[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module awgn_inv_mapping_0_sysgen_addsub_f8a897f245_0
   (b,
    q,
    S,
    \op_mem_91_20_reg[0][10]_0 ,
    clk);
  output [10:0]b;
  input [9:0]q;
  input [0:0]S;
  input [8:0]\op_mem_91_20_reg[0][10]_0 ;
  input clk;

  wire [0:0]S;
  wire [10:0]b;
  wire clk;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_0 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_0 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_5 ),
        .Q(b[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][10]_i_1_n_5 ,\op_mem_91_20_reg[0][10]_i_1_n_6 ,\op_mem_91_20_reg[0][10]_i_1_n_7 }),
        .S({1'b0,1'b1,S,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(b[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(b[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_7 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_6 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

module awgn_inv_mapping_0_sysgen_mux_58c779851f
   (b,
    snr);
  output [16:0]b;
  input [4:0]snr;

  wire [16:0]b;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'h88800000)) 
    \comp1.core_instance1_i_1 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[3]),
        .O(b[16]));
  LUT5 #(
    .INIT(32'hCDE09A17)) 
    \comp1.core_instance1_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[7]));
  LUT5 #(
    .INIT(32'h87F6FFE9)) 
    \comp1.core_instance1_i_11 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[6]));
  LUT5 #(
    .INIT(32'h0AC4148A)) 
    \comp1.core_instance1_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(b[5]));
  LUT5 #(
    .INIT(32'hB0084057)) 
    \comp1.core_instance1_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[4]));
  LUT5 #(
    .INIT(32'h493551C0)) 
    \comp1.core_instance1_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[3]));
  LUT5 #(
    .INIT(32'h425E0041)) 
    \comp1.core_instance1_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[2]));
  LUT5 #(
    .INIT(32'hC5D257EF)) 
    \comp1.core_instance1_i_16 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[1]));
  LUT5 #(
    .INIT(32'h23BB56E8)) 
    \comp1.core_instance1_i_17 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[0]));
  LUT5 #(
    .INIT(32'h02AAAAA8)) 
    \comp1.core_instance1_i_2 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[3]),
        .O(b[15]));
  LUT5 #(
    .INIT(32'h1F0FFF10)) 
    \comp1.core_instance1_i_3 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[14]));
  LUT5 #(
    .INIT(32'h9FF0A01F)) 
    \comp1.core_instance1_i_4 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[13]));
  LUT5 #(
    .INIT(32'h74C0BBB7)) 
    \comp1.core_instance1_i_5 
       (.I0(snr[0]),
        .I1(snr[4]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[12]));
  LUT5 #(
    .INIT(32'hF857E80A)) 
    \comp1.core_instance1_i_6 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[11]));
  LUT5 #(
    .INIT(32'hB87FBC22)) 
    \comp1.core_instance1_i_7 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[10]));
  LUT5 #(
    .INIT(32'hA61E7A8B)) 
    \comp1.core_instance1_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[9]));
  LUT5 #(
    .INIT(32'h1AE7D742)) 
    \comp1.core_instance1_i_9 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[8]));
endmodule

module awgn_inv_mapping_0_sysgen_mux_8ec07b287d
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__2;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_0_sysgen_mux_8ec07b287d_258
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_0_sysgen_mux_8ec07b287d_494
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module awgn_inv_mapping_0_sysgen_mux_8ec07b287d_729
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

module awgn_inv_mapping_0_sysgen_mux_abc2c21306
   (A,
    noise_en,
    P);
  output [27:0]A;
  input [0:0]noise_en;
  input [27:0]P;

  wire [27:0]A;
  wire [27:0]P;
  wire [0:0]noise_en;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(noise_en),
        .I1(P[27]),
        .O(A[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_10 
       (.I0(noise_en),
        .I1(P[18]),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_11 
       (.I0(noise_en),
        .I1(P[17]),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_12 
       (.I0(noise_en),
        .I1(P[16]),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_13 
       (.I0(noise_en),
        .I1(P[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_14 
       (.I0(noise_en),
        .I1(P[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_15 
       (.I0(noise_en),
        .I1(P[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_16 
       (.I0(noise_en),
        .I1(P[12]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_17 
       (.I0(noise_en),
        .I1(P[11]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_18 
       (.I0(noise_en),
        .I1(P[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_19 
       (.I0(noise_en),
        .I1(P[9]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_2 
       (.I0(noise_en),
        .I1(P[26]),
        .O(A[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_20 
       (.I0(noise_en),
        .I1(P[8]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_21 
       (.I0(noise_en),
        .I1(P[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_22 
       (.I0(noise_en),
        .I1(P[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_23 
       (.I0(noise_en),
        .I1(P[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_24 
       (.I0(noise_en),
        .I1(P[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_25 
       (.I0(noise_en),
        .I1(P[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_26 
       (.I0(noise_en),
        .I1(P[2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_27 
       (.I0(noise_en),
        .I1(P[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_28 
       (.I0(noise_en),
        .I1(P[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_3 
       (.I0(noise_en),
        .I1(P[25]),
        .O(A[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_4 
       (.I0(noise_en),
        .I1(P[24]),
        .O(A[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_5 
       (.I0(noise_en),
        .I1(P[23]),
        .O(A[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_6 
       (.I0(noise_en),
        .I1(P[22]),
        .O(A[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_7 
       (.I0(noise_en),
        .I1(P[21]),
        .O(A[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_8 
       (.I0(noise_en),
        .I1(P[20]),
        .O(A[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_9 
       (.I0(noise_en),
        .I1(P[19]),
        .O(A[19]));
endmodule

module awgn_inv_mapping_0_sysgen_mux_d3281a34b0
   (B,
    snr);
  output [13:0]B;
  input [4:0]snr;

  wire [13:0]B;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'hD058FC28)) 
    \comp0.core_instance0_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h152878E0)) 
    \comp0.core_instance0_i_11 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hA3BCFD0F)) 
    \comp0.core_instance0_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h9362774B)) 
    \comp0.core_instance0_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h697EF3B7)) 
    \comp0.core_instance0_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h1A50348B)) 
    \comp0.core_instance0_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h777EEEEE)) 
    \comp0.core_instance0_i_2 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'h9494D444)) 
    \comp0.core_instance0_i_3 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD2D29226)) 
    \comp0.core_instance0_i_4 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hEF44B073)) 
    \comp0.core_instance0_i_5 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h67D8302D)) 
    \comp0.core_instance0_i_6 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h9C88B7D7)) 
    \comp0.core_instance0_i_7 
       (.I0(snr[4]),
        .I1(snr[0]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h54043F99)) 
    \comp0.core_instance0_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h8D465FDB)) 
    \comp0.core_instance0_i_9 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[6]));
endmodule

module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_178
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_179
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_180
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_409
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_410
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_411
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_412
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_642
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_643
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_644
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_645
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_875
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_876
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_877
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module awgn_inv_mapping_0_sysgen_relational_59e1a5e0ee_878
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel__0));
endmodule

module awgn_inv_mapping_0_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr_261
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width_262 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr_497
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width_498 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr_732
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width_733 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_195
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_196 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_430
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_431 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_663
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_664 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module awgn_inv_mapping_0_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width_262
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_263 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width_498
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_499 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width_733
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_734 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_196
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_197 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_431
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_432 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_width__parameterized0_664
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_665 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_263
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_499
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init_734
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_197
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_432
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module awgn_inv_mapping_0_blk_mem_gen_prim_wrapper_init__parameterized0_665
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module awgn_inv_mapping_0_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top_260
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr_261 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top_496
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr_497 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top_731
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr_732 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_194
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_195 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_429
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_430 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_662
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_generic_cstr__parameterized0_663 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_730 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_495 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_259 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_661 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_428 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2__parameterized1__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_193 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_259
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top_260 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_495
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top_496 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth_730
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top_731 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_193
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_194 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_428
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_429 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module awgn_inv_mapping_0_blk_mem_gen_v8_4_2_synth__parameterized0_661
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  awgn_inv_mapping_0_blk_mem_gen_top__parameterized0_662 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "0" *) 
(* c_a_width = "41" *) (* c_b_type = "0" *) (* c_b_width = "41" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "41" *) 
module awgn_inv_mapping_0_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [40:0]A;
  input [40:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [40:0]S;

  wire \<const0> ;
  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "19" *) (* c_b_type = "0" *) 
(* c_b_width = "19" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "19" *) 
module awgn_inv_mapping_0_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized1 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized101
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized101 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized103
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized103 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized105
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized105 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized107
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized107 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized109
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized109 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized109__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized109__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized11
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized11 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized111
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized111 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized111__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized111__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized113
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized113 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized115
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized115 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized117
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized117 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized119
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized119 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized121
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized121 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized13
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized13 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized13__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized13__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized15
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized15 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized15__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized15__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized17
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized17 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized19
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized19 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized1__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized1__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized21
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized21 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized23
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized23 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized25
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized25 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized27
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized27 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized29
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized29 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized31
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized31 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized33 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized33__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized33__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized33__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized33__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized33__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized35 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized35__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized35__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized35__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized37
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized37 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized37__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized37__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized39
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized39 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized39__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized39__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized3__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized3__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized3__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized3__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized3__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized41
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized41 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized41__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized41__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized43 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized43__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized43__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized43__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized45
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized45 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized47
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized47 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized47__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized47__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized49 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized49__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized49__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized49__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized51
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized51 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized53 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized53__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized53__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized53__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized53__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized53__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized55
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized55 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized55__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized55__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized57 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized57__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized57__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized57__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized59
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized59 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized5__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized5__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized61
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized61 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized63
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized63 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized65
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized65 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized67
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized67 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized69
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized69 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized71
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized71 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized73
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized73 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized75
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized75 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized75__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized75__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized77
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized77 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized79
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized79 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized79__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized79__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized81
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized81 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized81__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized81__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized83
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized83 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized83__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized83__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized85
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized85 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized85__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized85__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized87 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized87__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized87__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized87__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized89 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized89__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized89__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized89__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized91
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized91 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized91__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized91__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized93
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized93 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized93__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized93__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized95
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized95 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized97
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized97 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized97__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized97__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized99
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized99 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9__10 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module awgn_inv_mapping_0_c_shift_ram_v12_0_12__parameterized9__9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_c_shift_ram_v12_0_12_viv__parameterized9__9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_743 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_508 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_272 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_741 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_506 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized1__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_270 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_739 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_504 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized3__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_268 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_737 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_502 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized5__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_266 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_735 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_500 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12__parameterized7__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_264 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_272
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom_273 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_508
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom_509 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth_743
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom_744 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_270
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized1_271 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_506
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized1_507 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized0_741
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized1_742 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized3 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_268
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized3_269 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_504
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized3_505 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized1_739
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized3_740 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized5 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_266
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized5_267 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_502
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized5_503 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized2_737
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized5_738 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized7 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_264
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized7_265 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_500
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized7_501 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module awgn_inv_mapping_0_dist_mem_gen_v8_0_12_synth__parameterized3_735
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  awgn_inv_mapping_0_rom__parameterized7_736 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "1" *) 
(* c_a_width = "9" *) (* c_b_type = "0" *) (* c_b_width = "10" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "1" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "27" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "12" *) (* c_b_type = "0" *) 
(* c_b_width = "16" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [27:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "58" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "18" *) 
module awgn_inv_mapping_0_mult_gen_v12_0_14__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [40:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [58:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  awgn_inv_mapping_0_mult_gen_v12_0_14_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(1'b0),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module awgn_inv_mapping_0_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom_273
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom_509
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom_744
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized1_271
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized1_507
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized1_742
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized3_269
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized3_505
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized3_740
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized5
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized5_267
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized5_503
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized5_738
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized7
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized7_265
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized7_501
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module awgn_inv_mapping_0_rom__parameterized7_736
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
INaBf8vh5mCmDzf2yp77pxZAxQdyEQiT/vG2dEgvrFjseUnGc6ldwH4JvdnpZSpdf/ihioPyMNjl
u6ooyzv5TA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
S5XIZZtuFR/MZffuhwdnvE3H9oRWM4uXoaGZTa/Dyk62O+Wa0v41pjmZELCiR7uodZPFQfykZ6K9
2ZDMu8dB3afQRMs5lnd/53M1b9ke+MNEeZ/wzjUcsJghubnEAwzdWeW/0tlqST1WD9B/KCxYqwH5
Gj6IZTTFHAXcaVhnCT8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CM6IcdzP0PbD6yMSqylmi4JE2qpmxiNeI+prjGwJiD8e3Xsynu3PbGKJAOpOxtR1hT/3mpBcx1Rz
Fkz0QBh4wtE8fiziv1i+xi8T6cqC8ClamjrpZ//sn6dh7NvwSYik14MlwVuei4DZoZJZF63aoPUn
RXkQ13wtK+MkYKBcPVSZMFZmaCU6jMMBYclXzvRG1JqqZoa7mWFTeFZePUTXG7Wo12QaZ8GUi0AV
UIshoN25yn5e2Xr3FyuEtm5AvsZb+iLsgLeHBtKBnsVaHQphicgqwgwv6MQQF6ZNBgU/aACfibDS
3+n/mMMm8k1cj2bW6VCi7a+c8LmCf81NlJuLww==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ehl0CusS7+JNGq6HfhyaBMy68nccIdIGqixoEztEZfkCpXuUYsdqw6G9MIJdWdu0Ck2acV7K6IVg
rzb8/bNaDDVWp48kupToegTkOdwDkCejEqppido4BkJ+iEkjPniz+aJHlOlOwmauETy2hCMuuC57
oWDprzGWlsqbCjqzKrXmPYm6fNdcOa2DiOYstQaMFNbPU2ccrbLJAiYMHNDqtPNqWxKBsD67kiGf
2eOneDOmdmy7YkNsL+cx8MJc3BVUsYBrpAEsGyFMkmX8a8nYz8R/wlFQFGQAd/t5XrfxFNI58mj1
AHXbcAMhGKVq9YdKeU/vSXY/NwMqp12xJ1nUaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
h/qRAwiPuqY/Zg/QWqbaYm8xWTi9SshYuPzyL0UME9ZDDF+C2CyGAugh9HzMdD0kZmT94TKmBgLR
dKP28nlE8VCCU5rvbjKxfn/wNtNKHCvZ1hns8CF7+pGuelhxGvXNmYKFw5co8+4grYFaDXeoZZR6
S5sjvhqtSVD3+qq4vYWRjT2Y/yes7L9dRsLq2D3iZ4xjgVHuIbOQLT/EUKW+9iYudT9Uy6YTwB+5
mSb0QK3YfZdGwZyXB4S3mdF9vNQHdW/rnACq3yngF+lprNkh3ooQKdGqtxtz8KSQxNZOAFE+koOw
h00o7AKpvDAp3uNguLvnNJH3rugOhh95b8Jatw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TsA04vIYHDZne2CBj5bWCBFH4MtNoFDCn/3DNEi0BwutuUf+X+lD9kAO3kl352WHjQbF79Ssm+PT
fCYpODgWdxSVbzaHFpITxCQ4HcIJhUeW5PC5tw09Tand68D6eg84qRguH+llbb5jdGJkJeTCf+Mx
pupkkLiDvNyTYWe+nqw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rx9hgQkvaJJTJJcTjGFW1DrrWiT+xanrcMvFn0Z3KRXlZvf+SE7IQgGCiP7ZDA6T5z1Zv5nzS4h5
cVi+CvwC9UMZRWmLDAjzASJ2nx1g9BjbYe2vHAUmyurIiR6LSigTeM/9TlMv+fFwJbqwuH6FJ3/z
Vl4tIMk4NrqkMn/riOG87SjhesepM6kcQOBgDGzLTG14z3qeZG8OPzxgApfyubmX4qdD1oTgGm2u
Q4mQfFxEye6Jqkn4Rzjhifs/ieNYomHlK7R2/72QJj5j0WyYBIhvO+09izz299Z54ZP2ZXaRMfDT
lU4lQNqQU14PX9Yk9p7sy2PnK4vTwwF0CFIgSQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
J/Rkn7lOgjMuXSeQEfs+/ORmHnKojvbJ3DJimBZ83pVyKdyAGLOIV/kutCSjECBlbhogS8BWnZpC
8TO9EpGdCNcQPcJb4Qa6T5791zF/Ca3mp7RBiP2Ks6HjOhK0HiJi9IoauRd8kQFM3JC1amyevKVJ
POdjOOAnT2mPlo6R15vudL2KEl3Xg2B6PytUDDNgflRcWwIEJuytk8uPKTvF/KfhRUSI48p4ccjb
hX3FezZYDRTS8A5ESoIcYOhbKsa1TPDlqi9LqO7jE90Po8Fw+/RPTLWOosmzX20FRHRdggvK4Tjz
l+kwBtFRfgNe/UP9iwUrIzx/42ZvMf4hSqWRww==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
RdiZIhHfOHp9Ph+mNFMRJm1Yt4U+PeShxCy82QRLIGIqJLNkyxgtQVHt/uugSi5gIriae+DdEkb3
hRiP8n8XymvexAPucQkGFxtPSdKudjXecyBUpYJMdz5SjAERjpa1rzyXsnt8omcEcnJ96Q6o7eP1
OMMBejr3QnUa12HYvrAQP877OEEo3KJkdhU5k+TL/Ami1mUEsYOumC6T+4owOiO6v/ZKufGdRYxC
pwCwWIA3RKdl1onz01du/66B2SByNoRfiKDf4kr0RymD9aMHTOnvjkCrFxIapxmrev+SP9pH+kV5
a4Rve9G52wI6FAZ3M0So+YP9xiYuVCDJOdqC/Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 674480)
`pragma protect data_block
H68MtlNIBwA/y4DqZpNQ0v4V9XggfJMQC1JYskoLnprtNC0m9XNIqNKt4Cejwt31WGEPluLXn5+n
lKS94trxSuJsoz1JfMS1kbqQWiQlmZjDnPbMMc+Ftrxd53JuLWE8cKWmUUSphklmRLVcg4A7SsyV
A7PduzcCFaPv2fh2ieTUbBxT+G/EMJfIee7Ddl7BiZ65+y55AbXeLYpu8qb6RbMXV2DQxte/LJLv
SL5zjiaNdPghYqvyZa08a3De9YYa8CSu4SQYfOFtdz/MNILf3J7ccfk7u5AcmHUyVXVx913gDeZL
O5AkP6vo7Hm0ri9EQw8bZ6NjaYJp3w5L9tf74kZJZKflj2mXAS0+o6OWeyeY6m+Ej32SQV1Jypts
4ND/+MWrUevCz5WR20G+f56vqqeEUfz6whqcoIM/dbrAL1xic8m/7D60E7GcW1HNq3a2rrrvnyjP
6HUN7N8vwIIxakbkJaDrsG5NzaFBY/wpPTsfueDPPGoHCYGjzLWvmQ+99mGUJbvyL++Hfw4HVHzs
+ONRglIiTgkk4tdfNG+VJ3PaLhMy8OM6p3HxU0kV67wSzAQER4Iohu0vswL8quOC6vOTso8e0hOV
L1h7RUa1a7/VGyZ0+GkWzBUikS7XvUBkAsssvL2ddxTHO7uLnMy9egyuG6cMm1rwZEtRHt0c+QrZ
tpofsStUlIrGV64jfsibTBCumo4JCfEovF0JZVqFC1ujcDGw1nHmuGSNuY98Nu9JalGAo9KB3Fyq
XVuBK8pqek3fnxXssiKI7+VkUzNgtOFF8caLcDU2PrYHtRwyJCI4Mq65nAlLlsMUq+STjsXifscY
3s2c9EGL2dyVaUKHe3stF1mjnF9jNHJALr6zoOIZ1oQMxUInPrC/0emlGtyIOP8G3KhbQslpZ+nS
6CTkgAYT7nDBA5dfR+CP6QJTQIpEeJO0wBr517MQy5if9WenKaY+tOXivSeJ6jNp5cp7+hkJZo8P
14iTFnEyfAHAcy/lyBNNpLM8C5EoDsCR944ApszAuF66772jmuQomZfGu2fYHR4z/f61grY+1DDV
JzY59eL8S78TsvFeXESVqDCIOd7HvXdTB70KuevWLJW0lB+9Px6cgJrG/X1XHoVc/MZdzufhQGCi
HPHGGhFs0F8yPn1k91mx9QuZ4JoVr4CEPS+3lPhaosSBPfSZn3riuKlcO2DLLnQ+DNjETM+hnz0Z
wlPYabcc80Tpmnwn4tcpqZ8zhrw8+J56exDpfEwdENyEFPe3oQ5JKuohGLxPV1mkvMpAcQy6EdwW
jeDAwtAdbuzeiPcgOQZtWPHyD0SS7SeL1MbZlKAHGcYym5KNAgo9sfprVUi4zjuX++GjPIzmdmaf
JzeperpM36QgHUBrBJK5QXVGjDRSg1ohJ2UIEsqeF5zrmFUnVACW28cl0CJaQas4gSYXjCkURdPZ
eOH+2Pqo2HuFu8+a6k9fQi6/NBJnI30hQI3ZRG86hjytzi4KXd34Q6SlmITCBbUkJc4e/Sme+Pxg
2XJlF2NonNvz4DJQ9gVToxuzp+a1uUH53H2W1a34ZKgAtakPJCfQI0H4vAd6uaHBQSYNCHfrusJd
tDsXuDcLGlvJ8Ue5OHg63uckgvNjZk2hpok+U4CPhIAGGY3N1j2Om4Yd0e17+9mrQ3M7vFByhkdL
If31/TkY1S5FdomV/kMVhKVbvf++2jQICWFQSNSauQ9w3llaawCoeTMvywYwfWwgU9z3yJ5FreWm
pV5y1Q3dVdHsGVBWy1bgd+GxibLwRiL4HVG6nHJOeAx3GpFpk5qw3tkCmso1upnKWp41VwSfi8b9
qB5Qdmx5N7AY8wPD3IqUIEirNcrK5rrwiuQT06seO3FQnI3wrnLPmUQfXSUh3mW8Eh14srd6JsDr
vNK2zq0IIbraNViKTwOGzhuOFr0j0BQjmvmzhpz4X/Ta+BfCuZZkBMoX+CUfMpllPlg/ZdfJ+iF3
z+AUORf0wVLxqpCRilhIZJqxreabJR4NhvUDx/v1v3bcmvEq5Vgp/cAmlmE03SaPap9ZCNpDtiSI
9NRTx8G2VKpTM90MZUuw+ZC0+Y9VzmEoLjvcc0jTiEjFqtZLKnKXXkUbADKBKR7V+9vybSL5h2/2
UaiA8/j9MeO4AytcmGNpymKnFusEw2+pUl6tAbjaL6L7OKZ68fQB/MsFyImpDheJMclLLPoaQkDR
B/E3GqkdkIFw1G6Lz3ZYm9wSAy+fB8Ij2fP4nt7A2yqrGsZxdZqia4kvll9jzaojHtXV8hvd7b5N
CnHhq3RhANQTWkJzPHavGb8iOnEmGRl4MNffopJS5XjQ+L1SHcrE12a7ZEtWdm6+9XoJ1mdV2xMg
ARGBSsxaYFk4S5GrOrf2a9zQUUNrsIqNYER2OFg0qCG+e25vb9X4udnjqV3eonJo1sH4VWeWELED
tWaYM4tNuR2XheohNhN/p7h9yxpgQUJTE7BvrAgBmtD6HNarngfnBsA4xa7ptf+XTBnv7p04+9QE
559l2R3qncnkE1sTPaKn0LygHxvOFpuR4w9LhvIGio73tDHm8Hx23r76Tqpkhn1YKrCz34YLRliT
83Q9s6cZH32R5oZxINPO1FyomxkFd8fsdOYLKNpuihdzOOyCPIGJ4LdQcx1hIn2aTfGISqz/iiuH
rzO0sOeq1uwY5EownAFTFb56RAnq5bAYXT8fsF5NEkyEOtt84z5hrj03Gj27+SO1IprYtrGiLAsS
r5kWTcGNFuZGaEOSZ3o7PVc4cLV3g+hp7AD0M5t60kGQs/fQ0N5N8EafAuW+kBFYdu3v9j7jeg3C
Z6o8+AVjLuuHTX8hSrzfvJa3uieUXKjc1wrmUQnAbfxgdVkCx2LjpIz4qk/FQjNGyfvfoxNgrsrW
/K/fqJP/rjX9dGiWKxzB7bJPgMH2tB++2braugrTdqbuZf3/ijp1bUpNioI/HhVYY5STszIS7BQg
93HrihGwdGYmvDG7dz/kAwwXrgEtNJAPRrD9sMm1TWJQlAY0r91r0RZXHQ0g5UkWxD21bEkC96wB
z6J+PDDuq7aiNQoO0NTta63CJS3jIS23Vype4Tk1FNAHPVVYjPw4yqpXOowz5cH0bBBadSd0QMn5
mTPxkHZFBk+i/o7VZ6CzUNSAgBMEsJHXDFmmLGaKkH/nbPA6E8JLZRpdePkSzhSnp0E6WDRzZKmr
MaS/pa/36/7Milv2PYrIrn+Qjd1MR/uwkKMFO1U9fVzCarZJNDEqXjur4uMn0xWEA2I1tloDeX9N
F6AHf+Y0jua+76QnMklX/winuQCSuQMfx3pvjRnDpFoC5Nd4v5tgJSaReq7cSZgjUUKI4OMcGDt5
rCSyM+wigL2mIHJAqI8bZFWKFsHXA737Tf6T18KCo+ix/tO4Pe1o6W1YV71BRSmABwg98+VyCzmj
vVK3qqcE2CT5NdHq7mjQYI6ViFr6HqMlHi85fHc0bq5FrMMaFKdytdzDXmG19DyYhjXlTZ+HGA01
BNPtT1nxNz8OD20OHzms+iWlzHRm7czsZ1LEG3RwrMdR0obMMj/MDspJ4WnjVhd0yRFemC46hSMr
7eAec/sZQe7K81k+zuBRRavNcR67sd+HnJBDk2rRh/2hHv3XaRpnzj8CQJTFLA20YPqENxnuUV1Y
9hIu3/l4saWlsjJs/VVU7hivHoMSB1j0yVc7OlVWt/yPfj1bacoXDJ8kg/6hVP+v0cwnkq8MMpOE
6dt55j3Br6vmLzVByJFEJratynsX7jF5RNee7+DWT6CSZp4YdBEqk38cZGzo/LVbSdYd6Ryhyay/
SAf2ZOk2roebISMPy9O5c0hWg0nguMb3tJ32PQNkns5M4/ww4AbVJOC4TEQVDooingxHzJPxtRCE
bVfRgsRdLm76RYrSZL3XH1g8WDdJWOnP6oQhwUWFtobhxsNLNDaFEzROedyn5DsTkEHWmfKRcVUZ
5PhgXMZsPObZkDdsU08tTLDKcszcjLyRvkwSb86pQrN3iOvZOgPp1QuxmKZYGUek0JJ6peGbe8rI
nEoI2k/n83NvpzggU7ZeGOPZYpMCSABdjB1xslMY6EMz6yWr2ZMpa35TOUmLemS/ZO3tHgWOqzPN
YXkvixPdXS+3eKo+DP4T3K7fbJCGBpsXnDYvsL6WGw5QAJfk8iqs4D/M4JVTHt12CTsD3US4ee90
+CnHkoKfekgbKvmceGDPf6t/XCT2r0syvYdE9u/fTeQuwcN2V+K+CGYlGPiEcGar4ubnPbH/ZAlZ
g7a8RFU4qBMFleuX2nSlfxxVvJJpZiW8f0kmGSAF28PUXmdzzkvTEHxZG2ISiROSO+LJY8thanuA
rAqN/jpMCpUIoahDg1b7VKH+bm8MrjjDdqw3CJ6Z9U3KYesBgbCigTAttjccvTF5E/TYt9nt0h8M
xtfh4Wxwax708jwHP39KnDXyGd0uWksXXkHxxSJ1rgZVzGSNCmCZwyOXMFgmRh8oVTdilkBobUvI
ZiWVzTI58wXuga70Zd2N5el8x35f5izS3Bv84ZsBFlsDi0FxH+XIPQ0EnS1HQ8GHZ2Ho3JrrJp4X
pOor4l4dFhtf++CvnxODB+HJLMKOt2Vh/cPia+Xmgvcb7JAqGaqIEYS/3ROxnEXlejypy6NRWXnm
R22b2TMgM+CI75mLAbrZjzdgL4HeQWrMxMnQO47nyAlH8x1dkz0P2PO3unZzNCB5ZRZYB/XZQPUL
eKJ4+pAJ2f3y2uooaz/5p+b8p5a1nz9NaRvCBsoj7PMt3AgiethV87Ek3FQFWklF9cjE798iLWCm
XZqIeWk7FGa8Wy/U0EIENrAmoYz3hYcd2EddvXmJJUQNrGO6lVHbsubgpAWeUF+S9hXD3RM25ZlR
mFe6j7D0WXQej7uQ7WkB6VOzFTk9lsVT/yjxXtE475uxnXyV6MCOJW+MpYHsVAXrqyvukYwGKfA/
sLF4Sx1/dTGtlLyzQLuUWS0aPG1azzVQl/Eu5nVxIDTWQocKPDehMaHdUGbZ5jA5R89xsb3OfxAv
Rp1xhc9XdiJg6uK88mSXqJeEMj2c7XqL9NYZ5KTjkKdphuxSNgZjljpZjozP/yAGiPr5RhRMWXqI
hzTz4kmsqN3F6WVZ5S6X1g00zgJw4ZFTa72SPA8WWGHLAEMQSJab/PDEsTGkxdLoVjm+LFOA2pbM
6eo9f4fMnLCmCRXhOcZDJ134myDr7Flv0f8Ym8NVTnDrbYlzGtPsLL2Qw4mUZaDFeQ7HvepxYHPE
xfDPDeLft9pUGNmldoJvYYJrmKU3njjIjczy0+bQqPvtEaVi7J5ywn8Uhp57qY9NdDzsTVIAcfCm
frEhFyOfHBhjBzjnNNX4qqifFhMTEcicNCWJ3cI9+5KggcsPFdsGDXr3LZzXsTtvN+CBn5xMo7Wh
bUOlZCkm6ECuRBQJCcDUlOluX9/MM2bgG+lT5HyKHZUpWEd+fp1tnXypPz3RWTXSHxhMOo4Y7pSx
VyQodsGVhkRLByMtLa/iYmhiMy7wuPyYsZz0VVm37THUftfMJWENok5GWeqQPLBhnM/xU29xND9O
+5OZ9vgnUvLCv42y/s/VE6++8e3rD8t8xvODwjjBN1TLIW3pEkrcHAz57dZmDDMODTY6+3t33QgE
EpTE6HS4yXBpl9Yq3CYT9xyREvrFo6fisqP4qcH07dVXMAGqmfbQ5nO+habqirM/FmuLK4Fine6g
vA3E0oodMPvbplscb7wfQyUL2Ev74MO1t+ckY6ngE32qvNKbStwpLUnfxvENxa57PzlW65mnNJA2
GcewOnMsbsNCxiZythXJHs0WDIjGLwbQznNWtY0m2BaWKg2i8lvalVJGpVqv7lLOj1vxGtUUlEtV
XtFFGKOBSxTclUCO9xn+1PeiDPedlYlSC4sZv+mykZbK7mCBDPKt0Ej0dD85EANYxxnN/QiWMQCR
F5PN5Y0H2wjSkae/RvH+MNQa5JaBLC1eygSoHMxfB1ZFZbGL7KmeK8jXg500rLsD+Lnud2VzUNTB
viEATCWUbkY++d3BpTviUl3BgZcKR6wvVBIC++cSg0+BQB8h/DfO/CNMAs72RBDBXfw8MTRqUB9A
WhKuw07DHsz+lZNfw8QD6OoykhQQ7mu5rI0E4c3e6ic/C54jcHQ3QtbH2QGN+22sIFG9bHx9U0W1
dCoLiGUGTR6gxwFae4czfmNfpmZmY83hRnOZle7ymSeM+rnRDQ9gfZhoNFkM+NxjX3fz9Z/4tZFz
Vs0BeNvX3wEqkaVP8XQ9qOfk272qZqufftZZS6VysH8iy/PXQ/y1rzzSKLKo1uLN1l5dcTRyzjLQ
USxgQBNvhYJFKH7eOtBZSUJjTRmNek5chuzm6p7/ufgKL4OUmAK1gcP9CZn0yp3jcm3JKvoZHUtT
X5WNUwCnjDouspcQy9y19AEnv6QMzcF7U1/cuRWFlSOAmA2wEBsSrZZ4nPs+IneOV5g1wO8RYn80
KwwnO3I0Yog+RX5XF1rOHdRpXb4WmWdmpWUs9IlozTzo+hBx/zQvQXBKfswAzlS+7bG7znAf8GKN
nAxLjQ0/fjq9+G17kfOrr1gYMdRrLyExa1mNvgEWE0WJPIbFZji2R5XxmV3k71ZOZxLWC6BXF2qD
W61n8t0UpMIbIB9pCohWfaj2jePsJuo96E15+HPR36+Laq+ceTJjvAdQv15lWFXWheLs7Cx09jHY
UH9Xb34IYaLynsGHr42KDeTjTuvZLMZEhVAsh83SdAdaakJ7JXOIcb+SsLSpot05/8IjEqHE4YCz
uUDMkUGx2YbgNZdfHWFAoWCXogMH+UmZ8EQ0R11W9ZwdPqvALb4Rq62mVYIqzZRmHV0y3SjSBym/
EYsWqav8eJsJBjAHFHTdvBqCJ2075P+UWRgoHNc7Yew97iSZO9LemvtU3tYzyKf0f9zRQwtKo128
0bVu3JywpfiPgPMtxCrcXs3Es3F1bz0YbpwIs6TcmW26B1Q8NijfzfMp/HRSFR9d+A2WZNE4OQkO
gfxvrgMJqThWmfIU0RFAkHThxEr35m5ntXkVVU4B/njJ0x6Vrhuin2sUovXHWWR9zEDrO8mvsREJ
+8NXc7U6iOALzCpUjKWVhIgLi+QRcXvucjYyPmPrpjT8T6pjSi211c/gSA3tnWeAQDek+12OeXLJ
U7k0MbA4sRsfRrbpZ0hXTmkqUz6xT4rHLZM8eTk9uWP5h/Yz/eAy2z4GAKkdj4tL2ZkK9NrHH1zH
vPyOseSzZwro1jWOysQO0k40GzUC4UHHiGPepASMhx/2Yj+nYeLJ5By7l0CSDi6UApVlN2j8QVd1
BAqwjoARUhQzsoe72cXi89T7YRms+2z9rbYbNAsXbGfypHptC2Fcgvuzxhj1IUKoaZv2RqbHL9Yy
v77U/QBlscJGDuyiEPrb5UaUQrLMPXyIH7DkSwWwUKFu47xj4l07AAoHkQFWUf9xg8ByufzwgFbz
+i5OoI6JFYwTT/+xPMEvokzc+UbA2mmrPRjOXVNP+7bpPxO/7xY9WJHn3cy+uFhtCUcKHyn9CyfF
eWSuLV3oHJrcxN/W0lfCXQEfd5rKX1ujGRvh/HdkDsykp/hqU8TCfHt2bhFDUV6gPpoC6832my9g
4BssXSIS/AuioqJ5gYgauCiw6ZqMRf8Z5EKQ/GDZKyPZCWtQ0eD8bvGRNz4sjUi/mIZcrhQG8kQz
r/eUSWt5MZBGT6RDlJw1+bqBlu2WCAW82XpsaGFtnjZazXRddjDP1lo7a4xXSFSx1+iavnZX6eDO
eBE57e79cHxYnug0C6tgVeWzvAmxgGbS2/Ddd7Jl4wPOmfuBFvi7aNjp49QQXs31tuOZdVapVbem
3JnCr2mzmYIWM0mp2dILzZnk5EjIhs4WmrZN/2C+X8EAI4NR4KSzC2GAq8G5exXsrFBVYF6yFUbi
Ot7/yXNq2Ny/wHxB+OVwBrI0MqEMz9H6x9GdtwujdKNmV5+eXgdylI5q/TK1bf4pkvO5oiywDsLL
PnpgRqpCqm8Hhb217yNCLsRDSyGu7SY3cLNou/Zr+IXanzMChE3qxpsqOZIXPKSEiXNd5JUmquQ0
E9Kc9b7gsmoCsEqdzg4kX/5nlnHHvyNLPI1GduZHZVSosnp0PDq25rcVEj3/i2llcHn9TmjmWU1p
R1O19kfoExCfsyDF3XysQnPnVgIi3YufilOCaewbvyjrA4DihoDmnCVPzOvPQsrjpt3+ipmKC9+A
vhcH1bXbImWp3TEu8fce6vRYYB76rchpueTY2zzOXIsHusEVaNUemZrmVx9V9Or24pbkXzeTeFjM
FkKKj2/Yw+8KpXyBZ4yO0IfO2XgYOAtk4epX71MSNLKIhb0EnF0g39D18gl3Oc9s4ZJRwi5kR2iw
NPWd1vYm6Va3+yFDLJOoKOU0Rt3SK5laotzLlfpQd6LovFVLWk0xyFJB+jTCTwkTdcJmLG/yvmlA
+puh+X6gOkZnSifXOTQsUFJFHpheQS/6iZIxELei0d2QQ4DZRP/9kVJNuSur8tB6gjnW+s9XaBSW
MWLf1I0+zWPRC2wwvZUqnV8/AhJ4Ndds/bv3QeBcbztap+Qufhn6dI6Lpj9q6VGuy/H7dKdT6T+R
8JqgYtvATzLS9IuPU+dmSDzRCQKosWOUMbmvYAF63xoZKiUKKo71xffIr214UCQz/FZHzEZciMUS
0em1x2Kt+fPo91ZIJjckyNDOZM5DIG2S8jd1JzawATg+xa4NIqvo2FTRyhJ6o2w1Ohz0kzc3CU1R
GhMs6XWhtM2pCMibibAXF65V/TzP7zAd7Dkb5xDlxawE57Qnm2NdRyOQlYvR/PwYvTREKgeI3vx0
mPyHEZHZwRQFx6UFqe7C+pkEtLBvDDbtZ41AcMy7GPZITdyOSiYgyJylbmLl53rjOU1XOkgUqn2p
XJPh3DS3ebWimDuSXxVyDp+ITH/WtRyEowOzGl1aC0qSvIOOadKABbibROGRlBO228zwYmEvospt
yH9oOOzESDlpXUQ5eNdYW7kMjOzdIQ5JEody3WXAZbIdO+nGG1h9HY6N1LMws14YfGI+4Ku5QqF1
EXgddGlRh+HZONfxMAeTJpfwIXLajLCTZDa8WpnO9wTIdJuJmW/W2/wkEPtELEhMw1xbclHhdZlO
4S03MWogI+huFDcmwf8nEfoMbZE0/Lzmqmm8ZHKva4FmCzqvhot+rWZmml9MyrtVvt+db+R7JZ3b
dkI0ZpZEHA/BKfeNB6Ytmy+cfB83Z3s8cOCdNE0rUG6kfp9W9MNdpr3+a27ftMciVYUVXgHz/oPY
4R3AOTN2IsfBtN2+rMOotRYZCJNyoZ57akA9u65iiabTmixavxg/VozJvXeY5h+++TOHEMYlxe32
ZBSySkbYDNgFgJCA1ttHSpflaP2lnzNI7dav6Z1tMxPVU7pOxwZYIWJKhkyeYAxvhJWOGcw6L4cw
mV81NFUe1n/DZdV44HH+oHxF1vL4lMv1F0VkLsfbt4yje0CN5xoEgB3b16S7RR8H6P9hx9axYzND
wVzBZaKQlhuRkskk4AwPI/jX6z2zB5qLU/J/sGwBA8x96ooyds8RX6R1cRLTHZVicZ5yuZwbz6vk
Izz54jMpCz7NIsX8zqGgoez7mDaeDYr1Sel1/afexvn4tuyrHQ94wcz5bKlJodjrS2OJa+BpoBns
r5CtKVf72FPoWZXtRRaxsISONs7yZNKczfmDfrli35IYmL6WmmcLhM0IUXblsk7laZ2gYIJsa6IK
u+iN810oKD7UmmzjCIIU0XI8Hb7V2lsyfSnP1wDUrervAxioSGT/cmfg6u7tW3Vxh4+41y779Ai7
MMCLof8QYbiXBQCmnMzv/GosuXawfM0SOI/xwykjf0j/BJT3B30wMeLqBer9g8Go3iAJBh3GyLR+
orUFr0Hvp+unm8LRNZu8jDoQ9066OoBxrEflimgz3iY8Nx2RD/THfQj1jTcuLoWX5A3Zad29aI1x
HzdMZXAX9EvivtnttkuYN8ZvNGHviqUAESBXjFgUCnB3vLsy1CUwr21u0HRDTrhiBbEk6VpvMn/c
YbDYo3NlMRvpC3Vj+qdiO8ksk6efl/XJ9y2hW1dZ1BFpXQStvjS1eGrHeWrqSCQ1FUXW36x+DdiV
iTFzPeEvPYF7stmoIExrfRy1MzVgwS2uA8khyke7EAVBd1vlZ1NfplPUGPcXYoAbNyeTDkdbNidP
MQW6s9CTSkkvehX5dhuFoH2i4Vy4bB+NoDRvgScw/g8ZmSfvUqPel0r0Q1CdzZVVQ3WqQdmPErDm
0jJGstCBBBTDoW+Ki4QMnebSlaDPeICKxXWJB/C152EKJ4Z3GmldcK/Kflf33xG6A5iMwi229CDE
96FWE9NsZxMOAOCS9EFFabfm7VyqafA3XxSuWzuzKeJiIJ6k5MOAtFj6ul8x7gcS1x0MMLJefrqD
FrHIHKHEUG7dW2GaF831vz36TRoypt+T+dsVvvaEjqEx1O7b5q8mYDiiFuuLY9OoXsiSsSh7oHiS
c/OngLd4Vs6738xYPhl8VNNxSypyS+g4PFJiXzp6i63gX/1Xk4eZqZtzXMKlIvd6dyXgDLsN/3+C
bU+RK270ElQDq3bO1UCisJaXqzTZt9LxTIGjEgt7Cia6lzIR7Y/d45ClO5sJl5+w9bnD+rBGYssj
Ttzx+le8BiGHboR1TG1noiHkgd5WZh3+Q4qfn9Rch2TIhoG12NxJhRBJquC/TOH7AHkpgIYSHL2o
g3UjGL3hsblkbgJHCVsHZIcBb29lo/xUuiaKWkepA+O7QK/DL/9pnT7V1xofabPWLcoLWyk+aHZC
1+N8evBboqOzvCNAg+jpn5ZLyVYnzqEXWyNBsmB+47OgRSGT0v8i6grviUo3ZDNbKUsk+EyB9lJb
Zg1Hhf4BIzRXEwrDjtwVPpUj1406eXfUwzclsDrBDIyT0WdZiBoW+oVEZrmMroGsLYqqeprGGJ8y
J1Q73UQ0RV0RHv7X1GRfFkfxzPUz4Y5xHxZ9bskJ/IOgMHP08cmUvilVqM7cFRyIXA9RJ6hs0nCj
0G24HyhfxDW4xAD53Yf+gOfjKdm5+699h0p+jqZAsgz/xVurfw/jQrODdN+6zEhmSb7F78rhKg/q
i9r8PA/Y+N8J6HmhCuOl94jfJWKkPB6/sxLY9xWOLl8588n07Q2Kyjn19I0D7ttuRrUbOY+PH+LZ
oWMCilvt5rcNzubv+4HWNZ7Gp553SuMCWMjQ1Vpyw5FKNjhbr6F1jPFxX9aLnHaRCgl52QlcewgN
KevIfOZv7rKPgN/IkgaCkJKxMOztUsu/32Ht4L43HD7yYvdTQUQpkNzEtweyPNzS1WhXf3vRhvdi
1c7in+ZfyptCZYzww/cW35TjKczPPAlHMpZ+Xde0Cw/Kiyth6DqIlFiao3h9M8786yCxtwAD1r1m
lKTO1sqLVhXb/F3sE0GicfLhy54li9aEOGmQJp12DVEG+gddLNF+P8WNAQSlhHOLqSvTliYLO+IC
x7sNYMWFFIMWOff7GdpELcUys/Gsx+NrRveJQ9fbs+nq4eon6htUx6zk4meKV0Fxx5ihJS9fnL8g
9OdfikjgpEfyx9syZ73suHI0GqDe/ogQBS8R2VN5/LecYQrwOGLulPB4d30jsY0WPbQHLE+2uXgD
Ac/1IqAxfpsvCCygyYrxboF1LaWlhkn/SmrIB+UIPBwWZ7bd5ypv8uTho9Ux9xMKczJppgGf8xwI
dJYn1qDoTHpj4FQYlPSGWKrUsZGUa+N+zibjDr0mgHazTviF5XovtCMEqBS/aoEytOJWpCjbeGBI
P/F0yApQ3lYDNbkW/J0Q+GxVQmnvfpklEkjvpyAFsEsx2UZXw7HiMVA4PjYc4K0O8b5f23dkfVKJ
+eR6z94OJsBkxxFB/9MQvsmQe5LhqULZ5xyVaacNC0t6+oHuXt+uQ62sV9mtdac1OQ6GAFxR/MJP
so8HjFE0J67afKxTbzjJRaiycBHUB1HAHKHsdzbgDq1jpEeleUR8AZKLWJs2LvZMjzD2b471K91A
9p/11v+OTpiO2Jj+54fmgmUbwBkdxFA7NVvwAzu8BDfpJtzb69cjleSie8v74BdmLviENKrqPa6H
6qr8b5f8cacjLsj8T6Bnx6VvWEvBO2VXb/1qgIbtzomhpkOGW1K7QA8RATRni+ejZYYE3WCgtN+a
B0CkhE2YrSH36ZdQcEDK2envePv4UOmX0hE90X8fZUF9vBSMsbMVECJ8A6BF3QcTihGS+Yszg3fC
65BcVcNyd9D46kWHbrVL2ifiD+tcjbrjkiCeItyUPomXjxYPbv/mh54xBtwXCIpVTKt0MyJ9rUgv
WGvnZf5awrSs6nWXJZaxdTvgf99m4vdoQe5d4bp5kUWMdrwmcjN5N1hjl/6v/uiR0C5AnCz/eT/W
8U6Pf67X7TVf2wPjfl71EedIM6XZ0fz8jyIi1cPanK/TXrzYSk9Y9oGOT87Mlvh4no7Q4M5rfKN5
znzhVeQlD54yiQB45QmaYWSGP0sMdyWTg4WxU3xp2iTfJjBP4svxmAwgja69gHj9nQ8dcY+ZIOGk
/7DURbXxeXg8NlcoBamukexGL8YgvBlGjWoKLrTNzcz1KLUY1MbY1efMYLRaYfRXYtL0rLRlP/tI
rFjx1Lru+GPdzPgFh8z9145bhcLPRrmE23ZPZfBa0e5O/mYH7SGA0Fur7FamEiIsYKsL4wiXc3QW
hoime5OsyZ+QVsz+ipelJyGckk2K987qDjpdwpujnRZ39um8ev78VdhfxZDRnUCQ0EBONkNbRusb
iQeNt7Al6TfaPd6SZiaSrZnVEWovEu4tvPjaPTg6kPN5JuXHFDcWAUXPksxqHCtaoIBawWKc4vO0
8lhj3KSC3MlIDQasNfHJjClLaeYyn6IwZnJb62du2wbpGhOy2wPxOaGuefBV7CGYHryupZnB8YJd
KnvAE8xHzzImdlfsc3S8KvepzA2sshxqd7SRw3FEbVunzPWCQR4FNBj3+1j6UviHqaM4cxHnS3q/
vp/iZBsVLBw6idyb+bmSqFS3St9etimKbTTHlDmvBaxImkRLZGWc4XG9zKdrqfPgY3F9DdFsKhlD
YCqYu5s9jP+sw4Z/MDtUVs6r72prpehs4sMOOUhA9FYpdgOYMKIGQmAHEv6MR0pSk6Hpq+VDIp40
1BdK1iXkfrzgqdrvMcbDizWc+dMVJvSU4tBGeerqDHhJd6eZgKt0r0T23GX6rVlrbiLylIRNIMkw
+Xo5Tn8OurwxdWEaKn1rEZG9rR3HeiUvDFVCi3dVAmkKkjic1cIJ6AVf3NTsbBwtt6kF+9R1kuxc
oiQcTvfKtjhv5ClqHfDobos+K5we6sEOYfNap0kxAFxtRNTIyXGal1eOKSRCAWW5OhrARNOF+8QF
pauWJ2GrVVC+J5z8quUCUzT3CnAyzpAfC7is9f6anHxwkgh/o54WMXvAAhli0tm5O1BDoY8afNHK
Xhl7XauOgDzYCiiBvyyk+4VSNebG+QEfFO3p1Oo2/2VDUGzaTXTs2gH/L9gJwipyUn2kCRowWSAg
s5Otw7z2sm5+DZncl2Ld1Bgks3HBz8kixkw+Lgd3QYyOyxNe7NbAg3F01CFs6Z/SWrIY36jVr4fm
DZmoj3OUaysiit6JrhgoLJbdjP6zuStTaJffvxRowupCfcdgYfw0lS81SnwIuGUXBYjB1DRsKYXB
eE8KyPYeXVujtRgy9Fft/5JNIgr3279uRgqujK9fd0xyR6iw3j4j2wXtaOID0T+W8Iw2zZ0Mji82
2jT+sW9Io8zAMNdvfyyAb9IG0mgVZAINCiKZpJGelbv4NFHv5nJFcbjRYhxQlvK/g0xKo+VVUfPC
1wLlig256DgSLmMDz9Z8UBz8/7UAqbIyyGNfrETCzmHLxgaFQ6Z69HEBQxCPizzuqnXV32NTiCtA
rvW5/Z6YtYsXjblph4Op6YFgn1GwttPV/rMUr2sDPU6LiohnB5cV+5gT0f20TsUK5YW3vcP5LSY8
gR9n/g53ZXyDc00xvCNyR0UVT3LUEQOrhQ/MkQEL0sk0w35uzedFvCIhbXrHcdivRKK+83WopuYj
zb+ORM1vwI46NaYxRL8uHIJ5hlEJJm0s1zv16BEYvC8jvtVylnD00ONMe38PWoQTy+FsbD7zH7li
e7D0KSLDGsIjcmJPgtz52OGWlVvVkr+NSvc3NLGcO5eEkRFcTo/g7AEVCvxAz7Rrzz77DvWnS2J1
ETblOKVFlaNSqz1py7OEK7Q6yELB9Uk8WKzKZpukEZLauzfHrwAm/WCKa+KLLXk55ZM4ovqdPtYk
HnM6qGDrW3ZAqSwBxtSp3xaIeyqdxe4tEdfn/GuOf8I8EETPsdVRFG+i3FI31Nq7M+Wqd9jRUqwr
EmI/Hy3QdkCaY9urdcPmPRgGzfrcUabUtCwBwHyqRe7IaF6WDAi9672p/vfeSIBJOmW8MLesJtHT
v7GMswhSm4SkirDIYaNphRkj1k0UGhTn883zPGuJNWA+dX6YS++4x70DG1f8mG9+WBiSGhi4tJ1G
IFsdAix2o+1zdEjEIaC+Vt71HirbP1o4q8rgyS1QJTZ3dUb4smyuf5rMfSlubCCB9Lx/iQ2/jVAI
1i5qJ2yaG18tgDSI6ByQIZ8NjYx0KbSztKJg8haarYwR82aiCXYF3bKz5VCURhOOYxPd4zUYN7k8
056PBXbAvT7okeRwUAKQrW8OlJH9VVQQr4eZqZYn9Y0RUs2kV5j/W85VrO52sZUHFXIfmaQfnF4w
qHP+9W/m4tm9DilrwsOYsuMmrXIW7Hnpo5L0BF0S3Kj5NggRA1LVekn5xLbKVS02qtAeRITP+/ip
nI4zl/e0qY2SaNnxr4pIPWaP42JZNmlfKIFkVEFiRZ65S2ok+QLBloaHeHIF/jrwUXn5e3pMsP/X
DrHPSLo5GdhwJYXmvoTTyG+4gFNwIbNDfw13O26H08EVq6Xnv1NAgjKXk1QvXVGC59AKtYlLCVU2
wjdcKj2rwyTINhUFXAFFOQYu4vIAfT1Udbx+HcvsVwuCmMsrwCy7vLkG8UHv1V7e9arTu1d4GQUc
mOwImBd/SYrWXqKuPSK69qjfcfUSg6mTDhBYrNx8j6s18//PMLs8Y9E2D/MfQ7gU07zDgErC0fW7
ypIx2YRmCEBF+4Kkvq7ETAdLvVCZxDB07iZqT4DefMIWUhT4DF7Csvst7ohv/lQIspvuYLwHsQqc
mq7uer0iO5uLT1JUV78arP3bLC5an2ulSbAE9aYAw+LpVwBtBxyEnVd1S4EXhQFp89YQtU8Ore6Q
EM5afFmEw211ZF6/kC/0MjgDa6jbRT86pVikECzH7anMu8tJK2JWSq23PGTAGCVT1JacCRHoTgtz
1SHTFZJ2yEuuyiqYJ2wdIQXzUujTjJoT6/VB/vAeIG7GbAgHE1Eh5LI0DH82uVRIlcoQ7dDbh6j8
NAxhglZsfNSd4/+D3NvyXYTZudHy7Fa7gAFlKLQCvViMzsoyLjxEERDSoPEWe+/K7y0zFlY4/YVt
BXtgWeNCngyV3zSZAikNnjOCst/VolYVoWOLvwbOvJ5oLSCmZskoBeC1HDbO1+EuzlK6GLrkyELO
8BbsBDCYHHCfZ+Pun2Bc7X7Uc+mZTPg8yJaXDtA0xJYC2auBewnz7UDu7sJYu6lrgu+aF9hyewB0
lWKyWpP6Jo9n1HPrbVCrmNI178b5hZKI/dZ0d+1H44pUEgPmMxifqIuecb07X9vLpdmrvsUbkuVS
QD8srOCjBfe1jJnIopMAG+HcHudhh3Mlv2U32Bo04QzkW+A4t9gtzz4i+6L33KfaBWSy0Nz/rqeC
zqCXugE35f6AgdDHIE9u0PgBF2AY7JXZDZSdmJiiu6RF9VSfNN/dlQ85CORRXDDggl5khJHK05Ns
t6NAEEhm65s+lX3xiGGbiB8rd9cLxXMmbYG0s47hyAYPeYeAWZkZ5qe7r3YzKX/7rWdYaGkLVRwa
mI9J+bILEj5h4jEvwAvuWHacmoIThhTNKY0nm9jPx/NTCLNmVjlZ7gzN9Axtyl26/6h+cdeJYNJk
rxStJ4w8+yrXip62ZhlCg/jy8XCmaUlP1rRpxDVHCj9fTKi4dg7ccbZ+7HghdTYHcVUO4pUecMPk
4MHRl4KUdh2LE4uWlKPTuXLTx9G7O4pp2qQuASXlDEb31d5KLbmMwnfjikpjTWEIYAveehy6WPzb
igz+QNuRKw5Z72DaXLi6k76BF2sDBxesit83SfQ6PJs0tJ1UEXUg5heaMN+MQ3aw+4yVMg9aZAZq
G1EAgF9kwwEbQSPDRGznMZuABH67fD3DCxG/F+eXHxcCzC9VQbCs+D7xA7azlaNS5FcxVXPkKCdf
7IxKLANmIUEMGwrnSJi4Dv7RV5KukCEvAHELMjDgrgdNuiF7sivhhKazgicY2WAgPgg66QQJ6nRz
sFd5otnN/3YoIaZIxSHGqFIJfS2naCpdfHA4bzV9xNFSM5iL4j+hkaFJwd/J40SFQ2ZjddyaX8JB
BXefYqSS+PduL6aen1mk5+VayqiMfrRokeoWZGIxaYw7DiY9u20hhbUGsTdpORQTXscppna5/phA
wTUE5oxxxT10Yzzw9hyM5bNw7+2vfY6yiB1uU+FRHs6hpF3m4qVnOPupEsId56E5reyAQHk8G56K
G8miYZvDSY4MKLiOvOVuyN7XFl21UvjQukZJWseUzJ0hiXKIDIBI27sUSoF6a7M1qgamemzc+MXa
wb35W6AoHXtTtqbaOO+gYJZHGQlwPzwLXKQn38K/MhjPdsk9/yylk3hE0kSYy8cBtyffuPJo3xer
H1l6xse35x/fw/NZPDPPa7aMk8ZtZhsOLcS4TL6VBUaImUQdD04fWonTo9V3jrRGRKYN8zDoHtVG
W6mQQLg0+dQQfGpdNsDt0bYDLvDrovU0eU1On74kc+FRqr9+I86rJPQwabmnXrcW59+vbm4NA0bp
syV+VkNnGcnsQKB1882vckDClNXT2gEuNB6d+BcsUzSz+xxRyhubj3zd2D+A9PUeYyxXa5hTjjNv
qhW0a6Hz0zELCBaNESSKGnxPEi+ov64m13w1XpviP1VnL+m00nstxuU4WRN15uUpWgcKYI+Cxhwo
kx/PddKaX/BH9jGhO9DxYznzXT18jDMmub/P83ZmN5CUvMY5hYu9tuITzPRDliOL6Yi1x8t5MscW
JqB6GJP96afwjjSqGW6Bs7KrgnlRHsFbYEclPi0Ep38FbeavhoifdJjhZHbOLRidk81FtSQ0mFCC
Ks21xg9FxL9mKaDUWqYErBqxvjMAz16YOPnRB99rdH8nWq4oPUQyhQ0MJZJfCPl10CIQdmjON4sG
q3wGc3Hn0E3rnBa1HVKjWn28nII+lBU0vkme3pNTHYih143JAJ+tS5lcMiGl7NN31aEDprObDPpf
/KdWDHDYT1b63E1VSVTHp/NmHl7CezRpw/14bU4Swfl3uf5qFV/ruSqxxhDzMB1Bqb77WHSbbseC
otnozm3iStqsu9YiGQu79m3877vSX1uuhYR6VsRqyvL8zgqsB5jIs+gFeECzZ3peKNrBUpWjRVoN
Zr0vU43a/DSeRiqnyoxMCs4j0MfHBBKNkje750jMJg8m/R+epcHb53h1R1cjXEiea+CIBywgM/We
hA8bgHCf9HuFxEbskfv6qrDPfUIUZRt53mRV2iJfdJQkE8phPyDy6ZHLSmdTSv8jakE2bT5C97TU
jDuMDwrewG42jMrPNaDlhOeGBnadmnWD+LmKoT6oiGxfV1QfGdLFl6/EbuQylc5wX8GzQcjdhzfC
BWebxhO7m9EjLRuSbEb87uXHIwOTkesoYuNj5PZmgtWpUBlTlQ5MMl835Op8L3b27hh/Rv+ehl2p
dnB+7K8Gcw3+aFxxiYgRH38K+f5p0ILLhQH1/Y1tqkjmT+h6ONzRX6eQjd3UZI5+J3umKMzNmpND
jiDkQ7Qk8dwZu3nrfUkNAZMDhgNe9ICp0EJDgkX3ANZ+z9wksjQUe5sXeLVmaDIuC/96sXrYw3Hg
MamsIPVR9YIYMYBn9qMKci8/P+9sLG41KSIteCKiCSxR0p+ymms2TX2jGKne6zqC2lzOs6ISFJgy
9LzKyTC1/N1rfH6dUKddbBpIYZy0yRLToluhzBLNJC46hcQFuZLPH+SC+CaRHohgNbskxWQ1Ketj
tOqfk1+YVQCyNqA9EJQghZOLIpSSQ2fHUK4t9AdsHZFcB1GKMovb/wA6KgWwxPSiwGwfLaT6gRel
Rv16prCRTiNbv1QwtcdpSRZwIRLVWfWZYbIqGaeQTdzVB+CxIVza5TPDvU+HKaEW+/hHZF+U3DPw
i4Uqg4GtYrlcrXC7XSwyJeYxXbOizEMf8j13nJLT5tqpH6jwmvbbyp8cSjYyWHDA4NZjIfIkr+pZ
Nzz1Y/7hl/69mw/vcBps1gEwJgEiwNfnF9NkdPriRdqrFJiAcVSEbxkOvvzZPCxdYgojhwkH1XFh
LcjbKuEF/Q5H82X2KQ65lUBzWtTMz2w6k7EjrfqJHM0rw3G5QMgaq1wc0ViXcqJy3C1k8YMp2C39
MKOGDrEG6fjOa7i20/ICORbepzM2/6vVeOxHVFBsJcNWzfQUwePpjCB+agWtzPix0ByAkMGJ/H6U
tJNAaIKNvaJEFJtl6VF+sG8z9oV+fu5g8dk4bJgO9lCtti90MQLN7pkFgy3dC99N9aEfYGyRIXy7
1gLDw3r6gI542kkhiU/lY0A4JO0qwbV5ggrW1JYIvYamETked6ODGlC9BEFpYrB9g6gWnZ0sIJX1
9ZKmqjedEfI/LUH4Xzcs4yuPluTNZtQGl9tcmI7e7rNGS+wy/n0GqYL7tzYaowyMQHBEmDhCWsQa
n7eTdv3m6IWHkZCdGNj5AhCOwwBjU7hAEtSH6hhRqHyxi6IFmUUdUJefV5gBAi8QKcre+BhviM/0
+32TjrOWVlPshnjvNtVerrytqlRY2w7kxVBBhJ5xDb/hGVsH1lIz5DS8ZyMpsINr3RkbDe+eyQZG
85WW3GYmlXSiWi+T6jVQzWSuljNZ1f2QpyRJqDsSZjjpwYxS9ZLfCBbza1jkaVoBsgVvJ3I5xRVS
u7Y+QbZ/rfM+NJE6mvBhSm+gnJejVwJGdQL9wmYS/0LoRusubCW9rHTBNB1fmJxVgiTuh2YK4Pfb
AGVIda945LCBVDX53VTqGAAuTzf3RIQuDsrcxVZ4uwatPy1NSfnE5V08Z4SscwnYxxyOUaYB9dzz
szuefZlJD855ShQEOqY4npsExJR6z3jF5D1qZwB1CE9BR4J9mmTDo8GZlrtgK5f06bQayL3fCM2Q
C5LbRGC+mbFDnlWf+0n2Wl5DVuteS9R0rolxhrKQgkIUQ4ZGkHcqQcXTg56hHY7T/btwIVPmwya5
7nIBnsKQUJ1que8RjlXSZo2cW/j3HBKp8MpBmKy9+z1mU1Bf5+HlVbj4LgAt4w3FFB4Wup3BB7g5
rnJCOpwVIprYO4CttVpeVHyBexxri+SWAsetPpe6bAAlqBhTFu4lHK+YVvmflqDTUn0z8tH+DlBp
EIs9oJztMToop4A6v0DBJ+U6aGrG3PoByGur2SOkqEQDVTh72v4AKYalmZypjgusPaw84Xf44QSR
SIQnYEYSHSNhIje30WzPSVpngTDiNNPcVyz4wpM+pazmDJN6UZlHptcFsXda87litEEkt6spTx3w
ibjXpNDtP+bnUQ/1a4nuQFauY9gYqI6opZApbvixBHTxFeOW95FRps7pHdgz6YOZ7UaU3nU4NnCi
3LuEosPjVFAiHMZ5L5f/9k66kQCBQgeS0RWXiQtZJtIynHe83Ea6+qajlBFzS8SXZignW8KmQ+EM
WuY7+xWfY/b739mhv/w2Zggn1WXkkDswTaCcP9FmGu3FdNffsp9F2HzMpGpezaJRkR6IrnuAvXVy
sjBnojzTSBOoj8i0xvsOrcBAt7gz3Gbi7egSlsZL+HuUHz41a+hsMRdG4bvKodPOo/IDP8eibtHm
wMZhLK/vkr19UHzlVBr7GCQFX7b3KwORwuFYzMG1U6aNuJtvUB7th4/RdYkb+yqVLQ2yKY3Dqjd2
fg2UOuATNiU9PodTSHbj0fUuED0i7KKhR075LaMlqh+fifCzXiTPOO+TVypH0JUZJZt6Es7u44Mm
goDYGSchzb5i0GeGDVZqsxAFa5fk0T6+Bayx7iJFcAB6/Ty2gyg9qxh49LZGMcqDAdHW960dIdPR
c7PmN9G+3IwflDGQnLZkq1KYMINxMBAmEzCDa1CU/QUx0CEoZjOA9EITU/9dSa5OtQ4aDBdv6Pj6
m/EJqO/8nuJF3mt0PrRexoPcfH9m8tcn/ZmvcjczN5xXo8aVyQk9Dhlo6fetIZNoTXGTIFeZNn0X
FwmvicRdAmm0QVWX3t7brRsVGYGHtLnLjjhuEcPWXq55cL8YfN1VQuGpYeKI5+gD9jOw3rcsyWrJ
be/oZ4IfYQv3AZBhDSoATnzsQFQryzdBQ4H7lEh45sDgdq+9c5KPi6c6gfJ8J94HJ0cAWMfYMQmm
TWc7ctiKlZeBF/HsbufL8Ar9h8kL01zhDlm2wOrBk7G9J+PVX1uUplsZOrSi3VNHVO1HKmfjj48v
ljQ0OXLNSeUOXF40yZ1TlD+zebco/r2BVriDxkjnqqvxowyTUl5NbA9gDOe6nVzIelQHZjzK34fg
Yr9jnKhS9bhmADXp6V9zUrOMzH9Tkc9JKLigTJuqh3wnjjq3dWIg3KiWgrteqgqlWvoZOSPksXy7
BR9Wb9jXOtU+All+PehkgRwI++FeDDp2FBnP+ccK7F+NWXwiybOXusdi7FOfOYwvobDxwjOvjkYi
kOBXfxkzblvezYt+nPeMMBIzkjapZ1XoIlZcPhXiFG3T+RTbfdpsP2V+TAQeDHREHhssTQAsWCLd
beMDugBsfrXMgNnaygMTQWPP4Dq1impATWs5R/Rc6k8PRFE7/xlyWYOIWiQMcaxvj5mYSnhQuipM
QiohCfH73WjFxnYVeSChxXgn11jbS3NoH+ldBCKoSWbmArhz97MFg083ijrEJ6Wvpfrw3PLYWu9L
4a79ozQK6CVVPkzU9aaRkOq+LUvriKNmNuSd0vNrDlRD1YHn6OFBNhJbu1jdlPJKfHMIAmkY8kET
4GTYRJbJzux/7LypXbAXT1Nm9srpX/hU5yFeQR6LfHTPyYNEpvMwrjKCGsX1vR50N4XOSAisEYY4
tAmfBeMFSQHT9ZofHAlRMNA7LMgSyey5LJsqg2n7sT1S2av0panW1V0Wxqvz43XnBrikzYxSIDuE
y6J2IG1qDcTuc19c6moUdgVy/qv4tIlfJlK8hnafzZ7JlaHNwMuaqQmFtHDjqMuLEBD+4n524NdF
aFF8kVD+8F3Wx4idtcXMS1QOcCDNMhnBGesAhw90tjEG8n8Ow6iCQATxM3CCZ8vYyD+XO47ODSMM
upBe+1SRzMC/dBxOLaRMHAy/856uR2pnwSqH1fXHl7DLcoirIlMDUSVALCTfpLWmaT15Netn3kFN
JG+ag/+cu7iEhP1dU/V0YnejaGUcqeYl3ujWuRNmHH80b5mRrOCQjNAZ8WodBlNHMLZxklvyBAiS
phRjMsq6uXHZ2PeMPZ4JuKsA97HCjJJtpfi3cCm51+TWKH33vYCD/C3kMQUtf3DjA7up6D54i1KC
RjJmFdioo8ZEg/uShtD26H3tnKQvwU7Z6ti5WPuJP7eZlfrliE/a3/E9LprEghYnwWyXqupFoa3V
3P2WoDnttpRfYXkOgnsYjMImaOqPeJHBqpyso5jIL7OT6f+wqAkjPWB9SZxr1o22E8CbxaDlMfZt
yLhSmPXL8zMkrt59b1mtTkEKNGD6yamj4LL6xw5G8L1QS1ChUXchMDUPWZF+wfON15xj79u9u+4B
ES3XFIbHwujo4l3pDZxi2j56hJHbd9QWEMKcGyStwtAUs4RP62Mq4/XBI5vrsuGJK5isd4JjzhbH
kFrl5FRRxhFyu+yDDNPtwZ7GXxCsDabOh/uHxqvAiOJlEt85sFA0WwpNabR/ZenKoSbBeKg058oT
XGr8U6JUs1ExikiKgwqFo2Chokb6fTfO7Rtmj5+00dBF9iofhsQrNjw5NeSSzU5Ws+QIiNrynPrK
LDES1Flepej/NChPIUrKU+1EqEmIJG+mZHaP7/Z3agbTjGz5DSDOFnaOG5CF9urtudhIXMDVxT7K
xi5v73SgzCkQCsa4Z/KbQQ+PgW5x/eF8ZaN1wrgQzYZnGfQHwO/79X8c1K2ncgs93P6yDpsHU1jr
sWIfKQ0bKfAzHT/cTCaZJJfEOTnWodpkjowCG9Z0/PbFXqvWdbgcUrsS7dPY89IxEYHXOWd1jeAa
7bS8r8Fkgf1H+f+cUQJEnZgRghFfuO8o0MUpqH6O8Ndn8nUShJJed3Tze2WXV2gqg8xZcaOg6wH9
qAGE3iBTaAewldcwRm8hHGxRT57rCJiNR5bsvTBXoVZ3CbQJOlcdxUCTbjYz+NbDtA8HKkHLg3Td
HQAnQHtUvZ84/gRPVRwSpk3J/mFlH5TDGMMtJpmeAUKfcdkpNu3OIFHXOTNKvH7fVDF0RokZO0RO
M64gJ9h4y/yokYUaTeskaiSfv82OfRsrTrU2RWDpGAJecTTDaapDfrU+9LGtMnvc9fbhs2pKtajZ
as0ZWYu+5AEDSlnn0TNvEtDIQTkJFnMkd7UogMi2idQ1qdKZIfX91h94cNtDxbKIEVLh5zGVqFmA
Kl4JrFZ+nHJTOe6cN1q5gVCC5G5aLmIagujcf16qyTwaQlKwvZ6V+fhrNYPmbpPiNMVml5eadoDp
ajdsP4G96baogQFvIv9SjKFAvUBEljU5PR3FVNxfc+x3NEXu+c5Ceoqh+2ZJKCsnSjoh4dsmFNb3
9SZwXIW7Ca7QQqVhb6C3IizMT3aq31gETGc0qSFU32JAie4zvSmTqRp8N8acc/GpP3UNEflZ3jA9
L9/6d7acvGVoN1KJhXw39cVZb9VWyqGKRd5M/aeeHbyBliNAMNotFx1TP3608Ogtaj65SDkmpGAv
W1dNYNeoSaR8gxDJshJ1Gh2+T8SG0MeOwkonfnonSm16CY7vyLkmS895shJn4m7ZCtnZN4MYh83s
F8s4hLwZcijQ0y7PnwZvY9z5BHK0jgOKN1mts6Zbk83EtJA63bbj9jOyH8Qa+gY8AYcyQQ8kPEsh
oqwr/k/tH4Adfq2LSkYG/y4snDcm8O0A77qtx0MZKZRKjpq66G94noZ8BnmIX0LEvmdXO+zaZ8TL
hLSdIz3FabxqVPSVUZZw5fjckkhLB3HDi1Ho6BNrQ2GKGZvj8BRFvrq9/sz+3XTiKsiN9lnX7WiT
P7QCqJ8vWHOGrgHYjuaBPSipH4zeqsf+L3aD4mH272tF3DkVQ1BJtBCxXFgfV7ANS7QRcPkD+dmn
zq/pmuoX2M8CyZT5xB+MNz69etdU69sPNqWLqqlk/17zM4WbDz0XYwyjQEnINucWzoxAoCQN7P88
scHc5zHkUwn3wCRCdPHYzy5ZuF0kOSoHbEJsmLkD3Wb7utG5QjG2KkikKE8I2mAA8IqH0RStRvaL
q+zbQbQJKeyYQEtlBP7rX1XiiE+tBp/QDnUCVTGee7WjJ0Nf4kOjIh0A2oSMnz62FLJYd7VtcxAV
3QIAok0UDSuS+xRBdyoXYRnlkD4a/B/j3AnRYJXAxMBSJDD9dI5G647pDh8ZmiMqD9wsTwFXLFse
BFnAT98prpVm5M2E03WaonYgg69nx7t9RYq0MA1Z9LtPsNBxVB0bEzeD0GK4dMu6Tx3EBG3qygqZ
gY0ibiDgaIXw37eKdbei7xZ40axOXVNjpwzFoeON7FFmhQN/5Ee7v3vTOyl85Q15s4FfBAkAukVc
HdY3Sd+/lAhYihdfg/Zkv0g1Gg3aiSjRYmi7t4YORvQjd7BX89zsj5XJpUVFOyXtQXVP+VaTkU37
27f6aAyr4zf0mVRK2T+nj1vd5GYwOgZFBff+4tBN+9EL9xxO2SneBk7U7mvY2WHcED5ofOgcL+1Q
cceSuLYe6B9SH7Hcma/TwfQwTfLeRI03G/ZAe9/q62Sykmdvzc95tZM54BU0k4fO8Hj/73Qet0w7
+id274RWc4FpF0JV9h+1+9irYI5uNLHodelyC6KIPvgsI5qbXsO4ljaywYAygMRezP+Tu9GoOdTm
KHXc7t7gBP0/Weh+/tWku/XZ8pdLhqKHGQ0EXPO8rwFJXU3HQxZD66ZuZJx114cpsEXv+gqRN39i
Z7PRMa9/uKzjM0KKZwAY4j1kiIc7lkK0cyQK0UStgGL89iHRFwa7W49AFFjn+lzuPr0VTl4YKXFZ
njEIwC/JHvWYW7XXhje0xDFawRrsO07fZMJzb63JCugi+mJAXupCMC2eKIUC/BNJAmm5z0Ek3e9Z
RCkoFcBLNU4qkKMIt4NVsFMFTYUwJGhS19kWOh8WuzHLImaboiT9jauUp1Gg6Iw9nhCzc1EblKQ3
VXt2s3XibOONI/O5TePbGYp6HXZYROTDSDHm16SUkNnPEnCU27VffOPJBbQqejuHajzVi4lJI4BL
v+lXot9BkIGkCs5Bg69XBIYaWx67mAjQB6WOLUR2D00Ww2wHhPXaPvNpRTRpqZKeRor13L9jOH4D
5fm9KXR22iVfj5Hb3x1ZQjsbJW27AZTGfmlxKmXPEOwKk9VjURD1dqIQ+ATno/TmodLrMu3Py833
4s0VN/xLn3ZyCvG5J5D+Yio2rlgE9PPiyIe9Zwzs/IGA+cmGsbRlzXaOIbXzUWUsGPXl8Ga/USCj
WEEULPC2YpafYR5wl+C/f9Nkpr99HJJt3/ffCAJDRrcUsu0jZ2uCDtjeadG7Ws5ugPCo2DpLsTQ/
2IfNytDCNAnhn9JjI0EBsBCIjim/QfVEhhBQ1f+S+F/BBppQYjPDvkEkhYeT05SoqwL+yR+fa0s/
nZewAXwFyrAOsWlVAaZPRzjrExa9LoOCHeLJW6qtCMUIEFUJ7xqdWIMrl/dOLPRnRJvUfzuB7AHO
tCIEX2cFRaQzJENjc7fgwYS+sBJqPooleV5vCwVTxCHp8lEhU8R13H4+bwZ6u5/9dd04c/VSXDS5
MXp1HzrQugKp8C9OKuWaHadbet/KQZdK0CSOFEhcA0cEpA8LhFz9CyC7fedjMAD+YPEkAF7SY3Tw
HxauYS+IGx0jdH+3gcLwvwQ0r3/E7Rap/Wb9mCrNoBKx14wr47uwU2M9AZAJ3cTopoUDyaCXYy6x
6B9GHcQk3Trfh989R8er6o9HVfnS8H2iQCcEVDQ42sqdIZjF4ZbJBDICCOE1FRefQGF6E1dCdaqZ
Gy5AnoHyicIUioq+WIAXtCulHOoDGHFZiGp8awNsmg3bfCogRBk+dnbCTxk8FNxUQTnm7H3m6Trx
oQ5U5s8UHtHjQdUPiWvv02AgPwrMiFhQXyRKzG2q2kTsadoMgF8n4hs/UtgMAQRwrMecrTBjp9cl
QOyOZgTC78JAjl3kKBLMDxabrkyekfonvjpnn/J5yNCh8sGpEddYmBO3RkauEkVtWdl4TnYMkLOg
agDT5L6TqKpe2OcYHcmSGP1XLFHQJXWASppNRwRG5A1T69uYiGS0F43KSb/TQQ5SdYhRhDBokCZP
EfGwvFHEHPNvVFXdR5J+1RyPPHCs45sgdZVXxKTIaKlnPrUdxWfA5dUWr1zzVUBtJBwoIHmf9udn
54+P4SyPDfGI6OpzkNsB6lznL9aS+zH29SxUv2YRra2aABqUvA1B+xpAGxwWvLcpxeq1XICeWB28
17tGbrHfiq09t+S7Sab/8uj4MnmThcdvVUuVJeqiYJX7YCwNNFLUHXOPehGoxiKp2WFG20ZGTMHc
zre4JkbDs1hWaH4+8XOSVGQFHG1e2BKMVYoLKrw/SZNphpnii/MStMzKJtghVUSwr5K4Z78e4Qsa
c5+u1Wo0uTqKDhOA9okg3PF2hYtyhtTVETHlHulk3gNHI79Rz1jckzr17xQvYhVHTK6/pYkugE/h
gGjwCAF6UmOAsyOsBJYkC0tZvVPca1S37/O5wEKApHpCavwde7eYLo9brj+LJ3kxiIyKaWcedALI
jgdc8HZjqrDpw5KRUHK+PuUNcbPlZrawMS+7+HDR1Xa+ZCMcWGPQbKssR4AhqRtHqSPGtLNU1wKs
e2Jn3u1SVyaTMlmnaUp4v6i9/ioQgMSVEpfhDsbNyd2bWgZlKqnWCVunwanr0liBussHbWLn1u2S
vQKj3gzhMk/IZ+fopGyu3F8BChWFsqBQccvZP86saILWVLpHOWLmo59wEbvFtKcMh48rHMW93Cft
RdffGayRUnQGJ105HxfsUy9bM/qokjkkY5NBodJlKgjmJtxADkTg1pl4C3+hhdK6zEIsvfMRAGt3
IWMtX6y/Vq+ttCSmRPrA+CbdD1mRKdVEEp3ek7duW/ZtNReV+V2xgADmLowe5bQm8E9uOTnd36QM
NJ2rYLWd3ppJv8FTmlb9lErwnPYRItA4hYzPAUuZsVxO9Z3uxto13CjewsP8xmVgN9X9NKiHQBk3
+9NdnDQRmzjNaT81JI9YzORDbudTDHCK4tw6d0gFMAhIe3TaravyPvhewx5DH/S62RIjQFeNPkQH
AGYWX9XisLPi514rI9tRZKR8EZGtUFdsjcdLffyV6rVxVX7E5sO0nypR0S934p2/aDblIOvv/9An
pVUIa9BgeytxrQaoDMx+2fR5CXi8zUXMQmAC+UzcktrXZWo95tdx6oSuBjdjP1CjH2zdVy2xSQ+2
GwyK3DLvtJEcV8XW1byH98Zv8hfnRP33zUiXbwlQxKyPsi5mpmv/MhM1KnAKygF58KUsy1whwSZ/
M/HfiDr2Ds/4MwWlnSy70GnhATIgErvYhP2lbzBZC0XjUfETfVRB12U9I2UpQBpuIitI+WZ+vtwI
TAFQGSisU//PlCV8YZBcVmgCHmC5MZZ+1NWFfNev7boLrPlVuu0AkcJpmJDI8gSBvGnad1ZKg8aS
/9g0+ebGRISgNbAGDqWBEh8O/NN6kTmz6IXwTJ53bybKUJB2YoWBqXg8OoBBknePW0smmzwo9FG6
wZffs0EQWuOO5zlBnpEZqtD+9MBtf497IwupmLPyUUjbMr3fYgqvRthx4K6o5mFoBolDl7sN1wK5
yhJu8RNi4X8S/FJJbe8eG5k4BQugIEHAAMtOc/yZQTkYfaDT9ZguBP7jI+kZVUyWAYOoIo1oo6VW
QX/X/7laShq58SdpTmLF434FJ6yycdvmYCJXDA3vGvZNKdgLvjjmLumehCyIOnuXkimmgmy/fRsI
yTAXLblJ9mSchAOiNlRpPfSjmqs7pj8AOy7A15SafhWnJHJi1v1D20967XbYpKEVwAjKt/da8u18
OBfk422Iw2ARYCX6Hw+LCO1uUQLKz6H0cVHHu3grfnaWcv0NxbT4fQ0+sKMDjDfsAsPfUeH8YQp3
YZwjouZNZ69M6PygbgDyVmaxUsorVBoyG9buomssFA65ziI6AECbwqN+J4QyfOigRGC/0qrUEo6Y
DMJJFcwzD44VB6hOwqWap5uvePinak86MA3av636Arpn0qb+4tIvtjiTyPMzxV1pMmwlvDp6n4NO
IREBkJQZvqQFHXTPXPQmgtQIqvJyOXo7JVmwzFNngh6wKdDqifeMNKrh/D4A56y2Ecw57tRGzBEg
M/TD8Z6U8n9d8wut6HzTYyDbV9Q0loVMYZO11MiWcpoz/WX6xOar7I+v5kX8mO0bBXRq10wYZoAb
+PyB4iiWDgJV3u79+wAihXfPuVFrBGPUC6MzUYVaZ3qZVRAZOKr/j5mIh48oFRBXYbt3n1g3F9g0
AI98KSJRvhQ+dfjnFVaN9DFe7GPx4C592yqkAvGeA7Y12aypz9oq0eV3H597Fa9wQrhW1Z6WgIk1
HJynlY+zWVHPyjsNrhjCZZ9lhMRh4H+0xgB91Zzzf+ry3lb7HXIbME11s5XhmAnc1ByBdZ/zBm8r
r+yOIQhZENXrolEeLglFKBFG8w10XAJagIONMaIYVHWFXv+XcTROOwWKluTfOCYcZ6K0TXTUgKoW
SmVsUph/8FthgOqTcH136v3GWziCxdg9Whse2rW1DCPIf9JUbKXWhGAuoyBuJlW3KYFn4r/2hBH0
CJpjjMoLOVXwMksOEtcTlMWR761898g+dIzwbCIgsAsMEmaxU1WuWyqQ+kDh0CsMHdALp4qUPBb6
H5Phqs1wXI/70KliaNPrCCBv3gj0aWb21HcLr7oOTyGfi9tUKv/dREHoNwWd6k63F8J12U1yMuYg
K+RtLyZhmHMYESiTmlUmMDE6bgg4/2cuIr57d+5SOFvnGpHA7ObNZSrzpSy6Y4voq73n+vo9tL6b
ulNw666GcnrAqqd7FpaJOh4nnuYqcWrBSFFKhAlOpx2ZymeikDDEXcjRofs0Ecs6YvhMqfx6SEOQ
pH6bqnBazRZWjZsUlx2zm7yD88ERK6IBIMldZG6ikMGg7PkZCZFg+TYBqakSrKmTDz+Kkb+oPGVv
sTjBDVJXPXpVIjJYlKyPR5HVZvFsQEhS90ZtbnkPr4pX11SJzOxu6VroNYCmwuH1POHxja6XsqMG
ghbloYbw6gDUlczsf2Vru1LR5YA6r2DvHTYfd1N02xjFVWobnxMKADZ7vBrg0m3MAu3W3lLMN+BD
K5VYawg8iOjF6vPGdou1L7Cv9oeuDPp/o88q2Dgr1hnWo3pxjcjXYDirFPW6bCb849hTNXCctVqj
dW82j1cgQ/RMHO58Tisrz/bGs7OcMCJ/qp/F1gOr+XYmfDLjQNGkWK41zvmeV5k75h5o+6kCJVU4
Z6ZLdoj1AD+elMi3c7DMQzbLqakw7Gi4J943GjbM5qaHDa6x4n+8Q2SvHUQr3RA1g3gxeXOidaYx
sfgOGW30m0/f9nFWsQM+KCWRycixin7M2nXnRKHzAsH7VbDmnOyX2968PUQUwB6OUOu2pgM1zzQO
yHU5krU/4LVPivSMRnffOYBzW2xotQay2/zpnZyQB/zb5HAu8l5VC71gdJxOTHLB8EbX1V2vTWup
sWBKSaM2Y1yDMuBrva860JR4ErjKEUZn55lnJ1hIDlfArRDfic+s6721i+cUZHRpVqpH3Nc2ZsRQ
1WnGh4iG+ZwgyR3azao63+/s2dkYOAJNgAzx1CqMwqZUmW+2n7PL806xCUrD6igqOp5ZITrTllam
PGncnZ56G9FuJPqeGcK1eT4tlAtfw2x31tqeENMS3gvq0cZBOrWvt1RoS4hTBbiU593fFTvAiNGL
tLBaKqlnR9L5dApoUN0dT9efWlZpOM0+hwTOj9q9265VZD+uGhb+j0DZGUNDstFoZePVSDKTF3Mr
X5ETDkoynZi5rxWSO6SeA+GsUiSHtvjC5MpZFtvSyGRKyuNg3oPJ3tKsNUEMy5L+oI6DkRoBqjXg
h/SNwLk++a+4Q79cxNFcyDAxPdGZTZybmJjSTAU2iNOqRL+eU8cmDUZtEaIlMwm1zQbK3fX4vxq0
0RNMNWChGFu5A0qaaAiNxiZXcs1ByOmL7AXUN+HN2vZmcQ/wsgBnyRV6xSy8LQMKhrl3SDuQblEG
iEc9wjTrWqvSrpf8PCl4FHj2cpoPegTR6JOvyhvhIASC7AdpwCH9YOgtRGi5k/ysiILoe5a8aXc+
+q/zrl62pYyyiw3hgdx1gNNm3JbAsfDEJzuqnBmnRaXtX7aNyJW70//NbHaZGOC4mx7BA3Da+7Lv
iOASTIghffMfG0IEkwyjPuw2NzCUKqBnDcVF8X1jjLPg2oVg1yL84kWmDFFPW9CihTlv1fV7mjq4
hKtxmTwyLLvie0uGovXsMDVhqgcinCDJVF234BEJxpp0qaR5F/+c36UO8kaBgmQxpxQKZFrBafk5
lsf74uVrQzeLvWZOc7xf09q8+qz6FcZ7CJFuQEzQcFHzOW5eOF3uYNSYdspKd8n9BBI/vXS+U13P
5HdvxEc5NGMbU/lIiSVL/UboPVwgL3KH4sxzn+7x8SotvFiBUXS9OekzfJFDspXKt5R+qa3JVI/R
FXHPjFAZiLo2Vk3j2gx7RDCDGRgnDcoqLk8RmV6JS4vbkvwtZ95yUqAGxgTrlYTLkiaeTk+z2yGA
BnkQusIuX+GXdrI8dAdSwaF0pl2jaf++SXw5QMeKrrBLtH9LSBqSiKA4sP2a7+h67r3OSwxnFXhY
ugqgW78nK00LTE0SUL0xnykXOeb8qfv6sINgJDpwTxXmLXEkITQZNMKf67zYIJAEVKEaB3XGVXuH
Vtffp+HqI2kzCVMjDz93Dkc6t8v4K19n5wi5XXGyXz6b3gvCciy9j6TeykrQsK0iYSB+X4j50YvA
sh49ei5fMxdccgFGpZjOMGMKBGfCoWCzSWJpACgdNewCiwSyuwTP/LIbYfp/O7IHRdguN6lupFuQ
s7n7NYwrkBpuDA+P5CUM7V1t1i1LHziOw4QY1UsSGC7GNA7CEvw2y0O3xcPE2PrHeUCL0ThDWeF1
oLqv8VX3T/N1BMEzhaRHt7+yVac/axz0eeuSspcz3xTOZhb7ey9PllkKyygQJepNcnsVmUeNWKjJ
hD2LqX/tatm27kQAvS0D5KInSHmj6NECjDq3k8dgdfF5pnQe6DuHqpsYuZdy/h8DNiZcx7QhZgB2
B8HdqpZkiBn6mJVeYERgvnaFopZ01Ftzi+X5zdlvEaA+Q9s1QsAXkLQtEGvopTFYXj8r436ncKzg
oZZao9DG7Mjt4wW8Q08mR27bIktS92AImIP0cisy2CNoHQE6J7KTmFfxS2DFQQykA1K1eb6ZwbEp
Ylw5qjdoeaxauzFmstWD96mqXcffes0BKhhCV9h7ZG4O2YrdPGJkm3/fHxFpjvUgJ/xjcZLwH4xU
r36X5yxUOgn4O6tVmZscETjGuVLkIFpEzDiNkPlJioQnXV1Eu/6m3lAZdU//tVTUikLEa5TmCvkv
rOtZmxzSBH0qtT4cIyfp4FeSHH7U/ZptzMGFG5O880CjOq5q6vRSBLl8/Cr8FlZFIOpLSTkr/Zmb
d/+7nwYWC1fiTITicZP0scvD3NuPtjd1Xl6mQHVQPbeBnBxHtrFmc3yfkwn8uSbtH8E5eZLvTdl5
PkDiUURzCvbSBdCUkvOJshE0DsJkbTOnOPqYo/isIUG56+2gz+9DraLKjzaoy1jQ+sWKGR8Fc9xE
PnLpr/D6Vk5hgP2n8S7rRsGE0+Fb25AgrrBbGvLlQQmN7SVGy27h3ElO2gcZ51SpXoqmqM9FEboA
tkchnSLEbiXiEuzapYiR3zuoQIZPVAuLr1KXglECbXv+V2dNp6LtonKwuxJUQuv/Vypm7+JjtvN1
9lCaUaUfFlE/LPjIWv2/6z4ZlPvQcScwUFCW3VKcVug5eLsFBdUKadoBKhO3HRkDnLeRgb9xpdWy
KuOk8H42/bwWLREX0a9+0jfdlF75XmzcPNaaGN/tI0vLDMuaCbPQMgZ5kvIfLlvXO1ayDEIsdz4N
1Lf/HMF74SHT3pKvHUlCZqObialeFF+Ss5x/tc1711maN4i1fNam38wVXe/m3ULocjR4/RhS+cf0
jXrOnZ9FkscjQU4jWXQXUY7lP9rChlDagrQU5AFr7LJ0llyoq/tbLrLijbl3GkJeNfsx8RkFQJs5
iKhy/6HMMcd/7TMH/xTTRTgMBJjg3PI13zsAKBalsRBiH8UdVsndiWUefsWWScB7W6w1UEsH8pR4
V4YSsr84SFKg+hDE4wn2tz5G9I4yeL+U4r38Sx2CD8Nzpd6dCZPCYhOHcc3IsauZGL/MuKkHo5ng
sPQu2XCiOdse7OqfjkE4JgeeelR2W23SZNDj+8o/3SsmZqPhjRvwAqqyIjAi4VOvq4Voxbo37g3J
gUXzmD9YM9I62MrQODYiZDkmbSig7oL9SjpR2wHD0bxLiSGkCUmc2mL/g0ArslD25h7IQ0AbwXRK
FJGlAcxfdFCWXyMod/FrJg4LlHEJBPeNdg/2Bsldi3364vy6dMz81CR7wa7k4z6k5vDBCE6BlxOV
zcBB8VZMnNmchibKQEmWhNIHgrYJqjr/nIaqaVvun7tUcjaZTn7VrhcKJU3r7E1kt0/aE+umL8mA
JjJUC0t2cE916ooVnwodHDBqo1OMWjRNMSEemly9vhQoCyvLl1mEuismt/JnuK6MgUCFhx/4nZkU
Li1FExYeI6ylMfqvIBPp+sgi9uh2s4IFCqvcg1zy9/j0ek5UYpsWqlSmhPYf3zcKYfswPh4nbmSb
pq2fKVrhLJzrvDoSrAiNKFin8I0gfN6U2LpnDkl+9EIQ1kn1I73QAA200MjfivjHRxiu0PPDUZJr
91vo280CYNRN34Q8ZnQxrT3lq/X7pS2ZOzU11/fSXoM3hGtf8awLwwH1EDvAIqPGL3bF4rL/x9wv
y72gUmpwPWF29k4a7aSxUxE18O2jbjtjbw92yg2ZyRKVNC+1Zl7uMTR+MYbjLpgeIwNRbOthuPG2
SSPCszD+f7t2s651WMuNlTVNget0+sdGqQlr4pOnuq7onG4TOHJhfAh3m6L/Nm+BGq6wC3nBmXdt
I9aDQTUe43p8boDiJc6NritE7zftLey/5i/4gl4aOFOucTJVR5LgDc2ZPpSzUKVbqMW+H1UiR84c
kZAHJxhbCdHnhPstCaa1n8IEi8ISZgBSzNzuc2QDwpbHaKHRMMii76JT+DGZmYW9mVrChOVoO/Ms
MYKgo+W7hjUNznq0a7juc34ufx/5hEVH2xBTGrykfItvVzxRiLiAC5v6PDUKRjs1FEJ99rLBmIoD
d/h4XD44kHDU/ny7mBSgrq1LLiE+e8mVyYJE6JNwXVQMGtVlYBg91FjQ5jzbWVtOvLjQIdaqfFho
Rf8+1i70FoMViCFmSiM7ObzMeayC1Y8zD/1c+8IT0y0NWqdcoTgSR+Qy7+f8ZfhRaPwbIkUVlRWu
uqgGNg5o1htWDT7j0dFAs2eg6ZLz7u1IAbMQKE2rZA+qxHy+m0H5QiayGDCzJ+OXKF5vO6KjZmze
4mTKPrHgKs1yRHY7PxfPRjotLpoxnPmAiE8wwyAxSDa93cRlXkchrzWkilCslZBC0j5/cDHZv6l1
N4y7iy5RtMl19zyr9vBbsdp7o5SoZQKGqbyVeGfiryHkFaoWJoXxlVFu2P9i/cpEdybsbCM9YIZJ
+sn8vz2IGFdxE8zEYMYFPaouCdEUF6zRgrRhrXJN867rptA1rQ/LpIhPLjxxXYJVtenZOHAsdmm1
F7V8O7CoyVhU5AEFqg4Au3aaBTMIdY90ZW5TQtWIQWf+0PEHa5Jwbca271nbeCmt1C7BDDLQ8PgD
HzZTWisGljWNiH7LawTvrnHL52bfEY741BrZTxDueLk5X6kaRRlVlCVKVZMihxqZ4f1DiWU0t6cI
1/53UTAd1Jwv+A2FD6WN+qQy9tH6XcOAu0P0QW6r17fOFxmLAGnS5fNO05aMFj/MGgMSo/sezfC+
yn95LFDNqG0bhMSRvjwfNQw1upfP4GjIPabcg0ap5cVFWGvaTFZw8ER+gU+kTI2i5Kyprhj1D28n
Pb5WFWbdYj8kOCa3G33ULQyGMDB8/MyhWA7sUQfibG4qNSuaEmjTiyPeNkG9PgfHoR0TUwjqYDtL
XOxR7p994KAXtqWR1O7qt1r6nWfq1Vtz8Fzvr5qar6DzHXQNf0giyXRqa2KhDEXwH6cDELoupvmz
diFUuNMMAT457N56kaJw/YiWyLkp7Qva6W62rj4co6qpfeuqW109KjvL2E9vBjyrEBTfAq4vWfud
Kxb1eBKbMbyWXbRFK1smsiCeWDlIQmSCJ5OaLUrq7dlxlI10BxELZPYD0VIrbDyugRjobwjRWevu
c/sDqfXeRkOItMxSMe3U0J8KjAqBphWKGW38f8eTVc1s3/J+1ZKMhfSHErjJMDrtEaOEvW/RRRRz
Z5RVPx0TVacN4dyxXyFskpFDgSJoFxG1hYTY3dHJFiCXo1CoVMTLx0v5K4vxrwSevUDAFfmdqDeq
CLVfAYV5vuqFiaPddHPKow7CaF/yBZY4u1a38ZfXQ11bQL6TgUX8G93gPRB7sDrzv07+OFet9V8m
DOA8d2TwGW8Iz3LxE1In8tEyLV9PitrFVJXdNHznwsM2p9CaVk4ke74fgiJEzTbgA4UBghsB64hG
pH7Gtc0yk/SZ5Diei6HMvlCj1zR5M1IFC5EFDBW73W9IrzaQ30imxocncLODmS40lQ+/5VVAIFLR
uFnSAO9KxuTqA+kksRCsZDqsIi/CgzeupcJhjfYWRLfCc1kiRRjXul6om0w23Q8M40YtWdq4DBCm
PoYfFu3MfmKJm69oeYOEjpaCS2Xrp3/kaFpfiDA5nVPtqgjAMZrU4f879uBKfx45DmUWWYG78Khe
GzgaFgbv+nB0e5qhgWDqhWQPEnOYK5pgIpfEL5ROMTMwoUCF132hRU7Dw7ZjKouUqo7LblF/AIZy
w2r0elN/IF/IaGMWxLxba1G6JQmGd/kFP/YUmjo1W5ghNNDieSejyz9Qly8HTMbdX7CHBIMSGKvo
MvovCL/wdpSIMrXgwh4RQ7otVAALiNG0aQPpWA8qB94iT6oRxCX7updOBPqJlghKJBdfejmpZld+
bCCxiURxgi3b2t32HjxRCGyZJ1Gtcqz64mwTtYJxcEFVwXzEqqgviLV/DWFbab38Io+em74fSjBT
ruXHtWoPPa3PsptQwD+B31hfg2vxcRZwWib66SO5ipjDUgi4F/M05SK0yBaOHbHtrGBSC0qvc3Os
Di6XEuwuwwoxSpPXnjsODadWEqWAEcomDHoNoV05ZrS/90F7twSMtRXsfX+tZAKvTbKN/22F0UWh
4Ee3s67+TghFsD26fCT0gLYDczr4IHF2xVBo0VH59Cs7+8dD/dNfOjVOYRofNJWdd5UI1KG0Vovn
ts/LwXXVZGR0Hb1mEaLl86yrHsLSnEKfbhLtdeJ+fDHuH9c/WR8s8ljRmArRbWm+CSjTxnf8cenW
pR2LAp7NoUCply3CcbGmD4uSV8sHSOHt1j9jxJ/gTOS/wZn4+XShwNyfqBchf2rzj15nFK+ptOJG
ZNs/5kphjVIt1/pAEzs866YGiFle1XgiZzdF/vLkXmIUWoopOuGo8rdpYEVCJikr7Ykf6/GCkGmq
3IqzeRIQrEFUvADlc5fItJBI/Qlzg2hiG35zta3e945wvdQF24H1P7aG2xO3RfAP0Bjk8Ye2zxd1
GUNZOsurTiIt/bFpkmfUnMKMZMg6X9RzWble+SvGKcI2KmGHNhz6xq8kfgb/YhUSbLI/2BxpkLq3
pkILTW3m3XmwqMTrR+9F+gMor4WXh/snBDbDtjEV5DCya7G8JvSTBiC4JRoxeaStctTlYy8PUI69
ChjTkRCsSxXStd+ZghZcZhEPDatbQV7JjvoOnpUjunyOe2HcuofnTKsZPDAxVPSICObAh0yIm0IO
+1vQ9F0863LcNDFw8LhqcfnsYiCp4Zze2azxJOKsKCMj/GH5+4meVzxByH+fb8xNQjB1tx+iSlAv
GsDsK+ia44xTV3ha69IPzbzgsbFdsT0KXxnuSLcGhTCBwCUnCFwTrwRLRcuv0Kqc24vPlZXVDCeK
Gzatlf5blqWjUoG3eEbBPsZzEqOztQ6U8TivB1zurDIC08E8hSdRbcILLLnf7W03k+fBTrROr/GT
4LuOfQaBwm04NOpqd7iMZVZz0L09mnl9eEWbFko6OZCuKutsJ8us/G0pfsmcrlcZSyYdQOkGwUhP
ZKi6n6HxeAe2/N8/+RKy/b0+6Z8TdMLj5ZlKqgS9w5n59Q8tdgn0Fe4pbKceDeOsWTBM4PUrDgzu
jkKSH4slIn41LWD+g1R+vVFkq6Ct30jjUr+P7B1Q8ZPDrq7uVEK8VQqCs6g8iGgNnk/Qpy95nWJM
iG8Zz2YD/qHbxefBwBSD7spb6f4w6JY+/caXNaoR1syMNU61wVAjqw5JBn8Th9RDTUI5lPMmXjP/
RhNi7hRyxFApGfNnTMpSh7wbcI3QwhW4/ETLPAAW+2nWzC6kRCVHKH+fardPqtOfO1C5hp9/sh6o
WULYKwy5cmTS9poyRhrO7bcq5u7yywownj4L8L8j1Y8CN8kEjDCchVQzBTzXqWfjq8uE0M+gbf9f
kREPKUuePoxsH0HFGkYBO7p8VFQ3AyfagU5NU66edm8Gzadhp7UueRTEIj9ioK2ayiTMj3VwsLoc
+lugR0oOBPx2Yrr1x5EGEer1P7+4pkllFtsTTplfKSdqUStKGbooD4T/vLlTXB58ZYwTWXzvdGRB
HCQ+JOXpp7GvNRWc9+b99MRzjIdgC5V77AJ+VDOjxhMcpomDikNpaUkPj+nuoxBAjFt5kA+2yp91
HxyTyPd4ifxKrXiC36HYdcOCYDZcHy5oZw+AR6voeHVM8ka2Y1iMCGDtR8oWoLBkg+6gbFBBf6Ke
p0oE6A4v8Lfz6ip+0zV+CvUYk6+hyWUzUd6C3fIXwY5L7LSvv264cUX6s+ykHwRxz/Q8pGm0giUV
Ac2pRdFpB6o19GrdanwmfKlm2PR0FhpBhYbx4d+x18xhKoEodp5hdC7fsae/tfRSl9VGoXQhZM/f
PI3pHpWTtOlNzQaQ/OJFGEQLUlv9UGyfWAqpm+b6pFMb8Ydqin5GiwCChlGij2KHY8l5rjWiK9pU
Nu8bGbe9iPpbJRZWxL7+92DUPMd6OTA3mNlsByGceZtu9GSrWY6j59UPJ4zXGOk76MV3b9ODI8A4
6sQY1LF00ou87Mg55PiSgoPLCzhjGLyy62WifpBk+WjS9Lpjmt9K3FTufa5RKX5g654s9xVOaXMN
IVxH1lFowtg5E4M4aPlYiXnvAw4WhrQcJnWzsvm24QHWrCJy68kjzZ+LdOfePcobsUGwReDZP0A/
ct+RSRfGrkFAqKImsIKNKIMyWuSJKynPuZpgehC7uUgH61YvsZqalUNo5S6lEtpMFRCJgYDwxL2B
Ytj+OMY2rvwwkGRS7T9mHvARmscSGBUhqd0wvIVUQlDGD3UMy+lNZ7XFdeqRekFAiO9WAUDtB46/
8ozYTnSUexudTxBaBOl/IcxKxO3UT+GQS4PP24ipuut3bdQeyP3bH6WisFK0X2RXRbxDAVYUIOth
3iUopokZAdTKjUK/UqkWf/TBwaX7Ylw0kz4RPQPYnZvlDgSia39jqjU9bXhZEsOlyQEcuZJYH9yx
UPNQxOzB3snqbKN8n2dhnovVXeC4QlClrwBVu/eJF9kulcF9I05U5YfZ6X88qtTaHhWKmhxBdGRv
o7fXlHu0UyWUklRmi2haVKkaoalZfM+8SEhPJM+aj+1kJfvUdajTKj0zN39lq/xVFrBj2lMzA7Te
+IqVyOU3Ldo1CriUpSANOtq8c1iNK23Ea1iXDivid2IHZ0LJgmUR0dk4UJLeCIOBC30mCng9d0Ci
0pfqTRROg7dK+YX3WZb2By+/wGCZkGSjYyzTWmJ8m7eTVCzsyxOqlgcrPII37+cMDw2Hr4D7NjVI
z+l5iPUhthRd0gymhgWwmGZw4nIswJzNtXNj5u0st05S6bxkSJT3mJEXRaz6U8nZF/a4xNyldFl7
DjIZ/nbg6K6qS6HNZGpl9KzxRiYa9yCYJWe6Np2fmly/9QRBXVHvMxxByi8GGAeDMog0s7bhSART
a0mKv1P5K+jf6yCKTjknNpZZyyNmDoh+1hBYff2fTd782Wm/G3YRUsAAOgo+fzqzWF1K6LGncisS
eaeW0Yhh/2gRbpT33rDF21S3/PZw8TpbOHxJ7Q/IawU47n8NQX8POnRCfHcEXecl/boQdahi3IsU
a3jjBtvfha+HRZbBaaeDYY6c98IytHTPqIZgOflikA2aZ0/+2zP626OuvgwWQe3/YCgV3MDB8bh6
vYSzeWXa6aMlF2/aCFbN/mS8ylIXwFLeMbLp0OmwFkbxCpYB7/rBrvwdLn6GvDsclLORJ+FQGSt8
TW+rSck1J0CMzsBUu7+NmiaBRh2LROPaARdy4277kqvcxE8oNDD2z2RfBjZ2gVujwlU8GYHrtj1R
mBDttFlsdBNBIy+bLDJloFvjuGmIWXxNcto94dP1F03pGj9EE4TV/CAEIqgjizmpBMWPIcHOiTma
FA9Yl2pODrsTibpbRnKNYAWjSzB9nOwlVikCt+6KKQtYSA0PpjEbAWSeJctgVqezxB+c2ufYtCFT
aQEBQdoSNGnFFWcC12/pXEbWfiFMetjvM5VkjTc0BTZRSBdHI5D9yyaltxV1Kq+DDZP80+O1/ZLg
Rolw9lQoBMkgA2dxJLLL+O00lWfftNnL7BRKSIVtGI+JOL+XUHiVXH3jjuFH20QaVQ275IciB6Le
zAqfeiJ/c7SEHSKXnVkTWZMgfaVGxERX6JEnqcBbBjSGX9mMXi3yIOyEX6gcki7ro+TU5THB94Gi
KJuFgLZDX0Kssfj0r6X77fPLr+YGNCiyu/62eFD+gNWpxXS2gXjeJJchGoh2FsOK9KjYFc2xY2k1
q/jCxUlqFl6QVogHBCpaxfBRsQwXAhXKOx/XQDb+zhIxA+HsM7XD2aqgUNq+8taC+/BcA90vIM/b
KXceEGkcMupl/ALMDm1/9K+eXqWC6TPH8Kb54wQENRiUcbdvSTe2X7S1uCoSH3Y3Gahp8AtNqSn/
GDxzUI4s32L2ZwVKOX6La9pNLxvbuWFX9nQ0mPvoDNTuFVuTM7fWBASQt6jzLf8bnu70j0zIjUr9
/q/Og0uAVOPc1wH3kyFC+PJfXp/SpdeNjKfyM4dPpKPXgiHxADCvYSJqaBwfRkhIS4wzyNJwqmnv
WjFJobC9ZanauMsWVSU7lAtcfCdLFWzVN8Z/jr5Fg0Sz6srEnSs3gEug8uOBEUHmPCndizwMo5CG
w7IW/xO4NVrtbi95alBB5GQKOaKxny4ghDb+M0H2Y30VXi9MJeCgC/IysaLBCij6gk6cGdFHC/LK
2Q4IPfehvRsj8jq44kfDw/nZrv5Mwo7npw3r+PioFRNjMLInhsAQ2xaWIplpBOUcA2M5vuCuXpaR
JLP9EwTpk95JknHw7XFAJ1YhEvavQJlDnw6dNLv7ziTDGz9syU3+b9x0k6S2m3XrHBDnn8qc76/o
gigFkr42C7uLs+WcH3bsHWqjPhU42ZPL3Q9VgrBTuhWrhNaSg/vxC6WIBF/KdxLcj68MLj3AK6GN
dY59TJZF45JbD7IXzD7kG104h3/tP2x6erOo2WNHo8ogf0UJr7PGSevYZaBL52jqR0HrSExc2Oqb
DrFcWCKrElZtZVnvQUuy7n0dt+vTbhHL9fGRi+JGA7LLWHcDCwd+NzqeDWxtIgEuMedcT9aamKO/
tO0REj25bxjlM3UPKIjkGNug/+Ytjin5/hgjvWmuobNjw8D6b9mvlu/+Vg0rC87iaSOa7hvMhQb6
fIcwF6VTQNTQeT0kqGYEemJrV1ju7mGihfGOnUTZoFXvA5O9d3m9ORV7p8M4p9hAzISkPDGQmwUV
Nj8B5g3YSKC2AhuC52fbOotVpC7hw9tMYA35792UiofdpzW3YGJhXY7CSt1nOjnwSt/hUIBfxgwI
8K+iQCuzNtZJEU/0+HD/bcIlqeigUaykJy97lmQ5iNEEE7LnQoqRhfgH6e00IzOsBs5VuV8IJRQ2
Fb7DhAjNb4FK3dIa4hPSeLwRHb+ou0M++Kyu9Zsme8jMuRP6nAfzeyv4OGBp/oTKdlr6w3bmAYn9
rhfc539I5j9JfyhQFMMmW/KMDuxjR5bkQweZeiOSVMRHFwCFwm0kX58ajQKFFVhsEdLMu+YnC/+e
yZKnR2128a/a3lksa+1ipk2rpqOb7WUpukWTPOZ9NafDba6YEX6qM4UlNTrx6+Bzk6++5Ozt1vBR
I55EjgyaI5bOMGoa45BPKe1WFbZf1Gz7g1X3A0x0bSUPxlZiyyTSy+9qsFLPVkDiUVjOnl7bnsNY
d5VCEiWrfwdVNAaxRyC5hefQF4nkGMKWvqqE9E5sutWcM5PurJAibDv5I0Sz8Mkp/4oVmrNZoyKm
9MRmruv//5sDk1LfYY4TzmbsoJv/1i/o3E3TcNIH03GLN//UTjd3LxZ2cBDjU0E38td5MpyorcLD
6Hc5Du8qhl23fReKNUeGBNNnDa3davmxZKwKuwubw8LnPf9wfccIJXTMq19FbgnR5HZ4OCg94jnO
GUx7V6f8AdhxmxHd8jBJ6JxSe3A5PNR8ofHy/i2NyEqOGJV6/DQS9BE2wMl+YTunPQP9RR+ep/By
CEZiHMgEWonHm/NWJrjvXzjZ0+aCvftbtZ1/IDRfL8ffGYUBcZh5lsNSOnn74eVknzFNo2ufio7m
wBFqZDEda59iFk7Vh3ZP2I72N1M+tDbeJvjiiM+KxD7KFd/6lT6PgjC04nxvd0dhsmxbKTbyuL2L
akWvwhAbx22/CDBCvUKmxrGW6ppCdgzWy+uakWYnsvwSMwP/PaqbeWjO+69mSvV9hZtKpoqFcLo8
w6ObbAIL9Tkx/XCcnOGWSIeZVPXlyXGS56conouBKqTIyc1vAaHQbNqDgTWGTb+KixW8zJQKJ/41
LjfQ8Hn/Y3OCrpR+8GeCkEEfFFK51KhwqtA1RKgfhkskOwMcn1F9HaWR5+bS2SjfnQYRfIzny7o7
Em86MEeceCEfnjgt1N0BXJNkmQt/lMjiaRv2FSpvko2mWiM+uYRUnIr4lCkAKz9LX6sFwrYt5mwE
T0ho1idwOGWMHm+pvIDFq52dNA0l5ZwTH2ecCbfck80gMJpb2czAiOaFXofcT//dROg9arrn2TT7
jbLzLuTxgVtwM3VnJzBk4gxBeeOcBPxc9Ounc3SLpDcASW+d5IQnv5XsZVdY3wGUA/1RwebrTERK
m4hvi8B1JcnF1ATMa3MypPEXIvb9d4IBoNZAfrzBGj8njL3pAAhGMp5whcXbDFAXLYPgBXfPAzyT
Vr6oU3geqvG0FbYmZJModTqf2AkdsVH8F+RwVTTSlVdllseVTuxedLb2ZWIGmeRNJkewpoY6SDkB
0wr2gCvUZYQ2UYrtLqWD4Vv6PH4H9T7PVJECB5ZHs4NsW3RipQLFkE62q406s647C2k4k6RQXmTY
j/exZmPPvF8bRYE4yCZItR1WafI9d4rXFMuZ7LQ76KLFfFTOYgEtXqNkaV2WuLEZ6cqcgnVxIDKZ
C+3hvlphaTKtsVaCKGBiwoseJmiMMOTuKFXOiPnRQqgETT4vhzm3CGIYh3KBlHE44+yEyAiWAFoV
6vAy5TqD1m5ptzJbFdm6JiPdZrKaf7fRC3sofjamOvDxg5NIbu8KeyjMrTGc+EI1FDfzcbpclKR+
YI4gOKqUjfobbfCI+AQP1Fj3Wv1d6WzzUnILeGruSn1mjS75jxJY6PFVocfX233yzys7AGHdO3tz
xCexGSIbnK+ddwDe1fYbDzxbg67CUSiMjgqOhiX4coUAyVxnRjfXhT7NILbDrlSkm0WDK7ndZ1i6
Z9/sWt90hv7sURmUHTIwVRoF4ev7IAa/15Hjc03DETQ1NttSgTfcmUrDrDb5LMvuiQeBNUi/KcGl
lwSPFRYld7uHXesXDgxrSmFUovuH7PCRJRVe2pqp1kyqnhp4ubNzbMEdkHsxKe+z0vGDuageO7K1
mw6KC3acgg6aremRgNpp9GdOVVXaoZ0E3WhF0BesR1d+Ndg5qfPRI+9FDfSMVObCF0KoxSykY23/
Wkxa+DuoACCmzyH1ehRr9/ptT4M4T3I+u2YJcM90pUW1P9Ii8vesYAAPzzkvhEB/dQaq9ObM7HdI
cDBUc035Z7OOvT4hnQRowUTRQfi05qYl+C+FgCn0oWJMwUyDxm6ElmsPfrs6tWuHkud0A63Us+Q5
wOaP4WZ+kVDRAI/3AcX4J56unU/y54gl2NYUpzp8AEdxYd9vBco2CtT7kvUIulLT2qCMSuiE/K/E
z51Mju5KZopqsE7x0e7ZF/McIqECwie7/7l6xPpyw6pprzVFsCIl/iLmWQRou07ckr/R3iNYLBtX
o/a8m/+vhYRO7yazXqFs5SYZ0UUqniYfFYK7gMg4hahXfZCtmIwehXexkuPzw7ZfUq+/bdaxNvdu
2PaKREsMoeZmQoLl3LKi38oJw/7pD3gz7UyXckqdqPc5ZvkaFP0hdR98bOLcciti2r+l4GvZ0qDz
p75r8auRrDv59gC1ohWQQ6ilUNUplzJXX/9Y8Bgkx2ESMH4rlYWVqDqrN5EVUdhCUlXdjqPBb47e
exT5Zisq/EI9qdWgjKgAGudIZRuK4ZrGBmKJhi3EpsmioO8LDESsJBm5vQq36EMGL5yRx9Ee5U8j
IVLTak0DdbPopnqug45bCJONzRNDoKCfk58LHKNaSiaOKkU3NlGfC1beyv1UxPUQUf3sYMz7q2mS
b2OIxfDDWZ6+vguftvbw2MKc+wnZsLuNJonmI7ynWXpjHrVOD/iBsgpXSJwa5Y34cubJJSd+Tpkt
vh8/CR1f93G+QEyGOziCQ60k37S5K/S6DWvFwH4I++SWsPOBaZ3XhTC0wk7DniBUcI01RbazyYc4
y9KEvodqIytz9zCxn/+cKryN2xbLPkyVcPTtxusjnApxXysHqcE1qUTUB/THedcpXRDAmtJz0e8I
BK40qUcNZXOHCnpc5mUFfJdnuxA+XptAZ/Kpf8E/qtZH4iTr31y5olDaJmdKV7Q2++1zYmcUU3U/
LFCGxl6DGN4sVa4CrUskDNQAeWoUJewEJl3+BzB7Hi07vjuUys3Dc34w4URokKzVP3JRiQV8aG/1
J1fJsY2iQgh43G1KCrsAY7VKOJ4R8oCuSMfoeNvG0FwZ5xfOGZzAWd8NpZ40qU0eaxNSyHRgyetZ
+bItez0/ek2OziAAvwqWs2nMYWKbntCxxjI5yPCXYG8Qc9Dc2Bi4XkY51g9yQAftF5GpRl2Wpayb
Gmk3vHRlGETAOm0pZgT/AX980KcGN9wliRxhB8zgzbfkaPqzzfiADjg8IhyQ5u0vE7vFUycIC/oj
K22Al9OVe+9dgs3Wyu5edZw3L1nwnMeOnsoT4SxKtd3LeEkYHg7DnD3fet3/0q1IuDPnuCUHP608
0xWj39/FHzXgcTx/HggXfDnU5DpGr8X2xidbgxqJhjL3HaoZT1VGGVXdElSr0pP9deWVrjVYKovn
1oGJFdpQ/ZWrfKDd4FQDJWbyg8SXtpfBjpQmEruKwyoFe1RuUEQMbuhLxTpXA1za0OE8PTJTFwL8
uNvsWs8Nz/oUdLNz4L0CEREWE3rOPu2JeTB42TUrOYFsnnLT0PMUuDqKLCh0GgXGQi+yTss3Hhu+
oIIP4sCoxwoPpF/aVxUlK2ztTCMCO7ZQPYlLl/q7W+3O+G1D4NrM1WkbX3UbykEUn3gBQRLq/wTD
mgE2nplmS3isw5DYc9yfVEXpTHN8DEyJHtAKPIdXFyelEX2YnWINPz4wyQgGX7jlYnXFN5E9C455
Q/KV6bIiGcyp2mNeW8ZQp/T1qqWI4ZHJ6UbrrWYmhiaP3htrgkJmjRDvsFTDW+GP+2EC2E9sNx8L
nj0lBaugSA4DI46EhbNPXq4B43CMB/MGlkr7YVKpMUoQxEKx1zAvAqx3zO40MtlgXX3eZPkrcYqR
G3LQtymPZ1LxeacKEfkOzJsLD/z5VOPeK16s/z+u4P2sP7wp1UB7cs/4yXZOiS6ItcSDuwhoTlLf
8ciKSR2jeNsb1MPmpygEN5GaImDdJJePUzjH7X8OYXDVr18z/d1IzjgzqF4Q093wVM2IYLB61egY
5yPe3bYR+MFFbwv8FZSprMhkFOWufTEwNQuwEjo24D1wWt864QW7DmL31nC+e46ndiaJDk9QSYLy
VQXTyWJgz+G2AKjksCcgs9wQM1mvTKsKT3MRwAje8l2PrkEKG0oIVbroDZ52BMz/FQuUv0hMcz6R
iV9jsMi44j8TbuF4jhJNuNTTC/6ZWXTEx50eii0stgbtFZPEKEnSN84k4CthH6eR9n6rM7to82BO
573iWJHueTbk3dTGnbk0cp9bdDbiSpTBA6spFNzskQ4/MpCRVtEJsy71i+RwPjob/sGQAoZ0XTMd
bErEYTd4A0F7uRcahNh5YsuHAy1cfHBz8gU5NZvjAGA/KT8LpAmxXMLIe/q/Zon+FqpGnBj6Ppb1
pz7j4tUJKgbXseasiovf8dZcHdAAHFX/3TubW+Ug2kdQr0qPmTRgsiiqE2dVwd1P3dmr4TzeFISJ
r+I7g5wYmPKDGFvMIuCl7s1BB3npdJuI7VBYXj7CNY0De3aEHzVDvzdBpLqmK4T0xv8sL351NpKp
i58pFD8ChXWrNa1NqVtdekPzBI0qheMO0OffsZfVLcAAOMRDcxinDh8+6ZFMz/tODRHHRh1jJlD1
4twmxN+5SvjQdcFJQgWiOAfHHCSlNu5DDM0rJ9suoRUuoPwk94xcjXy+OYjSw2lAIJEt+NPUp0kN
mwVNfAsHXOZiltPfAVLaY0tnq3fWKQudddkA2bZUxMBfbyUI+gG7e+GU4mVu4Lt3eje2eV7kdoTS
Vbw8kIq4cGL3zJc4aLbTL8Wk/nWywy4Nmmerabrm3HPyCYJRmpf3iveAhh3+zLHQwohtArbZf/6W
eiNthsUKyIy1WFdfkRPMCaCw5tMmc1wXQUJln9sO1DM7sb5BZx3OYDF2rujRb4HyDPMFyoNVzhP5
QIV+SVbFqCeJtxhGOeUfYtl7OUo9aRlmUmENKNONZRsMTjHuCvN2JDRlxp4cZJVh3diXVFQ6Hw1F
rOqo43EQ83I5EMaPRkIPxBIL9p1qiYoIdKsdAok/ctRHWDtq0C8Z4Qe9gIXh7o7HvcxUuvJAXVGV
V2lMnwvptTP3ZZ7cl35fDiyGNFQDyzRrEzU044HASP5sMBUQx8UzwepZs3y6eRPJXomlhFMRb6Br
uCf1FpzuLRfa5N00dMXlZqk41B3aAlcOnBgBbVDFxvJPbx0ge3mhXfujRT3Kn3PkJhclOecDRE3U
C2SfY1omz82OnG2DFDiPjWYycaxzbjHj58nuDo36QrDvjV3R6mJKzSiKWPbEtZXp9BNnWKYAybD5
kF5VfaSpeWul0Vdf715D5/NdlQXkeawSPdczYzuAP/iZBlUHxxiuQPL3UbjHQF9dM35GQ4ikiktM
wjd2FDskpNZE0nmjV0jaYvEK0G4gVnrN1jJ00VyE0um8Odjwk87p7Ff+29k3fPczcjdlnsrKll8A
PQiWMqcVG3UhedGpl7CsBVIBlWTkGZ44sudvg1U51nJQjSDgKQEilZxDeKIMupR/VSL2mLy5ddMk
msZDECUDUFbn3nl0QNGAzwFDf1mw0F9g6JFHj1JfyucmJb6uwQ6ttmoXhF88YYiu+LcdZP+yhRkA
BbHXJyXO2OuxdCnMPrUncSbncds8GMHB+0yHFwnlEqdCaUI7A0L+JsTAVts82n5Cvo5ptbsw/+Yx
n7rY6E7Lq79cOZLqIFOb1X6i+whosRwBugZg9f/I0s064rsNt+VAQcJGzOsTOHwUQfRzU72zqx73
wkZjZhihbqdJGs8jyem4kDRaz605apVLHTyON22DqglA5Pi+pw0Fu1mhQPI1m9cj2xTu9wobIkZU
kK68ybHj0r4vFsKpiZXAMjtFMvsME3H5MS8nYeNcku82yg1xRBpysWRMKxVI9EgTEMQJeRiE0U8Z
kJIaxN522S22UA9BV6cuqu7y+c1Ar095iGvyn2B+qVdSxiJulp8ZL0JTGeaRM8p5rotQd6IvduRE
ihW6STXEsgsmQANETJDO0ng6a69B9XL4aBNYcwb+6sk+tFRSj37v7njjOH0r1Gn21Zc+KmO1O97O
0oKFVMLkH8VmBMdj6MY7vx9J2byt/o8vizSaJoUGDSBce63cCycXYx3Dx0Vf8LlO8XXNDLck+9Bq
dAmqLyhq7YxIUNxJpa2Fv+I1x/XReeJBHJxT9Ubor2WLz0xvkgj8wmcvRWUAbcbDhQNkPw0uNyUH
eJr8d2zi/xeWfHsfyOFho+r/z9L+1PvpWo8ARscv/XO0JkClNYERfjCqiWRN10VF49nYS/nnQbSC
u3L56aFrgtZJp8osL+9DrZOUoAeI2rdHRzI0coPr7vVGakRBasKqlH0dHOG8lGhSpC9HUKzeUt9S
QBXY3yum4ZXamZHZjCL2+AnrXkcokt0U3had45vdLREAoYO9aneLrslPv/prWeESICtgq/5Q+fNu
nYDQX2D9ibFm3Qw53qWKXA5ZkPUrtpA7sk1man9nY/XRd7Ck1q1Z4UU4z1QCFdg0ru1n4+6cN9f4
TJJdckGo7o2ldmXDp4F2I3dkBYODajCnW/vGBhQjxh32m6NaQJmsP/mWqM8Mjho8owncsd2joyZN
qpgURG6lJe8Mmt/g4G19GUb5cpzWuTumOyUySMlF04/Pdo+o+Vjc84rkgPVHn4FbSsxpy8Y1E2Ru
csHGfr+IEibO8HXLPo3xdYIsOnoFhP5xC5q5iezCALH+3NMNco+29Gh2w1ptLykxVjfYgnXi665T
KElCkhmTGbN9Qf6ogHYjL7n13sryqc2BFBwdf3cW8lZc1mz9BYKxwsjnyZc1b0XZRUf/COaNSeCq
r2iId9dEztjeTQylChaplcNhaF9TyVjcsXqP7eMCQ8hgywx7w1O7sa5wSzBX1L4eLUVi0uA2tAWh
FsZXJp8ii5v/xCJlWutF3n4Dfx96f6GiP3EhuKMcWoZ4pI37h0+/3nORvF2yJAXok9ILvy4KUsDf
qUGpjG5IBN+uGSsi/I/mPlFhN2Xn+R/gWvahWe/ajZROBQlPft3YdQDgSsyYPYutTo4ABJxr+78x
sup5IQAP7Qm7jgNr949eucmn1xD2gtjQJQbGLnnCrfGWW4As1+KvVTyHDjdRR5gegbdleZO7kCWv
UD+tte11RxfPFGiUt3bJ7h0oCeQ+8iX8BaeWiHWp/ImERUJ1ORHY6iyLwkWX1dqJCDgSBlSBve7p
OtFYFZDJNfkDuGId/Aq/DvGdAWsXdndqvTG1N4Uzv0Yy0LOxrZJnucUYMiD3WQ/6/TliyTKRDaPj
AH7Q7o8dsWK6bAUKtFcOlHqkZbT6P1mIUn7xbgYLr/iEmznS+ZB47f2AzGgQd0M4PdRnwji6tEEc
+dSN7XfIZonM/YEJOPVoasqrId0RvadXVz+84Iar+TSAg1DdpII9S7CyZrQOVIto8Qv3+KDf63CD
R3/URxQhKbtnGD6Rbx3SOeAIUXFbkH7/5M4e/9Q/YebaNm9ZyoTT7FpqVwE713tGBmrFOX5hUOKW
eDtuwFaTz930D32mFPeKlkMtqcMq4yPfj+ad4LDuuaj6voSPT8tzLCeqJaVN5acMlXXpldXuU6ZR
L4Hl4DHcBQjbjxyCLDqRA87BXmUtwQ2bgFUmQ2Dhmvl7q+uGKTSIobaz51z3V6GxrzvMqd/8uNIW
006cnDgiwG2RfJ1CLGUJ7GSsMQ5tpE77ls5vruS+wKiv5G6NpBkrGbtvWXAE8tcR3aZnseWak715
Q/53O3s2qG3Qz+VBr5QhfstY8wn8k5ucFNeqNho2h3uqr/qPs0uFVfV6I+88UnW0CMAtF4ywgHEv
pjpShVtGaEBeLIIoOWp/qTsRkmp9hcykM5Z7McYBoDVj+DHTJrU44h/mx+ECNdDFjUZRWg8Il517
vde6aggvDT+G8BB8ySAf0m4/YdxHKf/bhDfW87NB7+96Bg4kkzx1gnf2z+mq5R4U/EpisiQ1e6vw
JBIwjqR9s6WbFh2wj6adh0ohs+YJkDk6Me0uoOquHeDtZEIK4Y/+d4d9w4VamqcA0kcouP0w4wKb
zLm4Ml3dYOGV74znq25+P3d7e59a2bENpNSyrvJVjkqZ002HJyU1Dv9LXUKDyddfrLwGiNH96TEB
Nn6EOfmGnD5rOeGAW9eBm3hkeXmjsk6qmsywY4PzF33ST6iNr6u8PDVLwgHfJ9htdC+6VdZfjNbT
14qrP4nNnMk0Ikz0UeCA05h8BZl/3EqtyN9/uMQNyF1/28jExQPSGQ/ZJEK+3oMid+j3qaU0IRu/
xSCj07XEuQXSLnXzLZZkmmzUGVSZq2AVJQm+8dFKYEa/4Hz8jMKX8sBEBCV73onomMGtPV1h9Hpk
/hSqWtQLjHJlMWrM4Vco1mSl4QPyPWG0gilaZ8veTmH97KXteTZ7Auz3+WKZI17IcOE3C+usEryR
LIewAa42UnyAuRhFoZ+qmZ9Jnm4v4ogswPet9KxTWsbVWWLPsoCKrGkrAfoJY9BV9F1lGO6z8oZB
AzDlbdrm9wgcTx55p+qmZd0c+K2EOQ7PewWQkLfV2Wx6Jh5KwddY8vFNt9V5DUORQ3WKaro22997
6Ksi/rh2x1SNntElmmIAgxeWNIG0fo87Zjvi8uWrNZoJE3mKD7Xosy3U8t7jl1Z0UdIH9giW2Rcc
JW4HrXaEOAkCVJYV1SV7g5RhuLi+B5taTrytlwjb/wSN0CIw+HMddlEYsAIFJuR9ecwf0dlS+CNu
b3tdduh5/+TfXdBVsMw6PPDq6JfR8zm2Q2bldXwKVMpJpPmwJ5wQHec1ZqEbyb0dKj3ljq/AwAtT
Te6SP5fxke2kcXMMDpVISZVEGmZl/JGwaSm2YTquFjrR/FyXt2+lVWIhsOwOd6JgLieNvjvQChrW
zPXukaUerAzdOevADblxcBLw9DtVwc4nFSedD+JLVbdF0+QaI+5AdgpHX/eYvHry34vpJFhgQAx2
KucUEGHx4UqPvVrHqemtECPbkl/GmEfr21V62yF3sNg6pP3g2e6yiCYZVweo+hgHSahBPVxkZOWG
5nACik1szr83cM339n2631EtFHJFEA3DPbYgOhwUwsvydo5QmtXWIbR7gSQhTEGCcnK1FAvNaEAa
kRMN3pDYE5laejLBNQAnpg3tBHHW2VVyGzkQ5RBiQw8FMwE+UZP6yjIWkSdkoPkRH+PtiRRYi7KV
hSpnBNUHFar2qEQ75xhuHKVMmWxkoWzTggqqHqeKKqMwkbu1HnlKhXpuaOFsGaYvgb1laTsHtEYK
UFBWHaUeHiAJat32MhvN/dAbgDOFTet975llSxQb0EKQW2GB/vQAcViLJTgxtU6BMjLx73XSrxMT
3hPMPOq0pRU0ylu+xQ/auEdjwMTPKy4D8PUh8qj4c5QXtWNRTVOYxvCl2lGc8ZCvFn5yseLgKlVW
QN2FsJYoDThCZ4+j675x6mmsfIdv/x1zpAPddd9QeovFNzJCpmdcvkYbR+/gTknFzGQyZ21UrGC9
POqYgeKI30NMAnUYBt5OWZjWs6aqXg0ELIwl8/FKRoo9eullT1G62wge8Xvl7O5XcXCCCxEpCfjX
zrvFO+Cc5d5grtM8wbW53v4QgUy9BaRDpT5aGhSqNg2qF/lc1q8f9cDnVSosdkHmVjlcOKilxiGb
3vwa4JdQ0SzKsaH+iH2yP8QbangAqlZBagycY3TvMO6sOVLU1hDj+u/GD/10xdIIz0TxTZxr79lV
6lqK45dGwiYz/dPQOM8zjllimpiyQUkGp8Rpmn3y+8Xb+M0a1hViiqTOJLJxeZx0/DHs+CkEgQkP
X0NX1YRohOnxzs4X+rQ5Hy/mPsMwFUdGiTm0tZvtnPLCUF200p8joscsMM3b2bl0spOiEGI/VhGv
iv9zP70s4pf4a6CJUskAfAuIBPA/m/r1dE0XBlDkCsKl3c3r9bHomo3GD6pKdGmeuE8dLc3l+HFT
pl/AXDR9TwEoDnKI/ZshEUSRQwISHmKkJyporoPwM+OZCNgppyvZ/XontyF0dNuqykQgSvf7LLd9
syyDyRJiyvUPLe7jUYiBJdINBo6RniOe3kB0z5J10nJyUbC2A4DJsjMxBwQvLPetoYBkaiZKj/IS
kpzOXyevU2I16nzLIoPO9mmu3zV1Ywq9B3xsma5OP0NNX18K9pc1MJBt7tMl/ZemE08h1WfHVUzy
rqqQ8vr5yALojOofKXJIrCkp+/CkrW6f9PWJ6O+ioZJE+TwT1Bfu1674mUYYBdCegjiqVEM1XcNa
ZjaV+/F9fkNJtIgED06Tvkuc/NV501OwItIiuTwK4H/qWVTjxArBK3eXjrjK7vYXdXoUe2cFIgsf
n/OdUMypKuXfdyrrZgNmuX2K7XopiTcel0mgJqZBAnPjdhQkga6E1DKpx3YFJcuwcu3jnrgx2DyG
Be01L375bajKPHKfIsFKKAdd4yhGt+02qQ/dWfhGCfXsoYt4aH+uSpk6kuvvbo+rP/lACgigA1lJ
k+Tdlxbh2WkP2dodbG0CAIVh8NOYDFX+X81dl9C3PdKSZbsd2Yetid/RUWN4iE7nqm1Bwg3fhxXj
STAPCru2aM4bv0wbfyNkcN/Omft/VxKdD9M7C03+nBcY7f/lvP9V62/8QzpHeXjm2SLnrbq+TnfX
zCNI5Gw7QytuaY/wQeXMfzWMa12encbbwYvRgGqMOxfpC9uTaaNXw2KByLkAn3wdGmy9yQSJ1YF6
ah9L/uuDTyuAPeAPrpjhfGPTwfpBTOazglYxCptSboO2b+0M2kCedPiCjJOhDgucDgHuw0FOWS+V
C9HJb67Orac/BVTTdgm81AWFLcsy26x9tp5B7pqxreNGOHT2RJ24mcy3deI8qTTv6a1dgtNeAx3C
RcuNEzDnkzaeCmYB8kcAKj9rOvO9P2O6DinuOyPlGGPiogL4AmMY0nfndLuiCC2yo8LAm95sYwNC
nzLdlqCDvIfsh3UG7+7MH7WtDDIN7iqPOg5PERovd2YPIjpDBcHjCGm5/qwtKflO4V96vo16oNXY
krnkOZSMbU/5bD4i5PQcYC/6TsC4q0QJW0LEwqIOgsU9vP7U8VxPYupLKoEBGtjh2s3y4ti3SGUm
VKNpTScFdwGBlI73Ap7PZf4EbVZoz383XZR/ydIlsemXlGy1dWL73rM+ztlwVS1ZHP0XD+ztqlDf
HQ3XjxPWah0FAXJb3KnfAezDIY+Mk15ilbMnvFQcFN+FryWsGCRspqBTMPJso7lDOUfMj683UKZv
aPo2ACWgu8+TaE6IBPYnQlvJXzYNPfchIQmY5MyBQeLrzfuX73VYWhOrxCdJRA5iusVwuNQ9L2cX
WQDXmyfhpiDHIHWLAYoprRrstr9aSmjZKqIBbBQtVmEvLtCZYf0LvCQk2VC5wCQJXqePuyU+tvhd
8K0N0po8gfVheXatSuAgIvPCc74rH48w855I+AKwdkZs5gGEXIdoN+vqGWU8J+MBow/uQl9PhCkk
yMF+yGP8+F6G2sWLB5611SYnrYH8M9u8oN+sdiEFKkr0gfJE8MAc1B86UxoSAkmoXkxBDap4jLHH
vUjkL7ACLUe4vGOmmRSQ3eg0ss8bN0VZRRAS7MpTb3aJ0SucMbpjHPQxJGmdsVK5Zlj8Y4zxL95I
3dH2h1i3Emh4Fr8Db+rS9KFNSjhKD/u+szN0lifjB9Ksj4OTRa8BESUfZGTpOs8eUQsXpw7B7mVb
fHqp2ZCuBdniViTLwj/Oy6APrugstrY/dS+BRL/POEH/F5w8k/btCSERSCXhyzTv8zaN6MZvsLcH
8eusQqeMt7VGxeioM4G9iWKQkkuA/uTMg6vQeYtS//btdxgovOwOEaL2A4C+IFFqZqtvpW9VTmDC
gkGITCgdgjTeAvppd6g2vN3Jc7vz1oizLKLo4wBCNd1ymayF68uaaDxSWs2UTu1I280Q7aL3C0CL
jjGh67zhVS9Ow6N5JRCbMf3K1StO8w+fRyoWdVIscf+tQx9dUeIcbivB66+6haLR76EJqO9n5u4O
AOaM1qbmz8v10rzfxpSFqJMlBMMBvftlq1Lp7cGsW8MjaqM6FOlTQUMqVoSZPTv30HcIRyidThBU
Vl5noiX+1bi0yJ1Uf0dJC9OLyl83pyiOcUi6sF1tDMbAY0U1o0dSZ9rn9sVrenUuMnscrWgs79lC
zN537y0FSlC0uB7G9KL/QMOIiS8nJG+BzZj1oC2k1aJyYwLBQtz0R8YDGtbMUKh0tgv/fUGqC/Yt
g68l8iDU/ADGIbzSi7DtukcH03u8DYw/FjGt3e19va8bYLH/bOYV2+mFngfeGWvHhOagnuu+WbuP
OxwbKKSKTNMkosIn2Hv7fWnHZjskPiANFlLvdl1pdrRPrTH3KDoPA7feM4lK2hZEAg8UY4fiug6v
zwH7oitOkIZ3+psDrveFCv/orTg+RtE+HXg/3nS0rsArv7lkHUbWWlKEAhoob7sZFW7N31gI9gPq
+J2S+qDHIsmr64s4DfS1sMIHgZIBNu4YI7L1cri+77PlMuBMRUBYNanFJjVuRZSroNtSWGUUGo+g
ZjXkDTxqpdcg4UZoMov8N8WbZtcowaEyhiDP2zBPViK75hptLJBHbVpCdMDz0fiYw6s4dCC0mP+4
5QYz4j1q6Ro6o+AfVKmflYbawZ1ZwZymUDjTo2n1yNJMrIzXi4Qvq1OFrEcm3wBMQQsgsjg8QN94
WKKaveM84cas31bjaSUoyp1SgWtTDc1yfiwJkRTw+g+To/Eke82B/AYCOBHZXR/wUSyZ0qRbfRA1
HDobgm5kCI/e06mDdEOxYxSTy9XpFD5yedlOc0kbih0RkuhKgO/Mt3D9rIHW2LL0qtawzzWP4W4r
WZlBLZmke7vGLHfPFPtDe34mSTuZfgj26ptK4X7+VaJw4wcZEfw8jHVs14XM+AXvtJH3hQrMasx2
t3puoL7cKkFwO/DphVrf3BmNE6ZREEMkl/w7aTld37OvPI1ZX0UJxtEWjNPNm0VPec2gjWZgL7XI
tYuaxsfbRUqI0Md5SnGlfsqo0fG071ZJG0DaWGQ//rgQFaCCR7NH0Vi3hN8JrUBfJCOWYQIyPLG/
eUQ7IN5tJvsPGyWDpALYb3pxyz4/9+8PeB14hluI8gG4J6q7B2fbpEGeyqMFm32x9QOj+hTb/p/F
nkEz1w/P5M578IvTXwEP3/huse2g7IMHcaAJwbuhu1qktVGEOdq/fQIjscFf5V0e8QJcJPXsn2oA
0BbLrqyICQ+TeVDCzJ/J22DHx06Ewxjrb4PBQi6eCVGSN9QgoSshExTDwPmos4/Kmpv7pi8BBizf
+oY8ExE7E5UJ+aajhsFYA0SD2QhevC7+0db75o+Q1eB7sJhlC04YDddTxj/5Vmu9uiAsz+nPFEyP
yHzxuOO9M8c+cziSzqd5Y/ndyY3sCO6+SVsN4fTsoeAdBz2YxZZmJX2W+LqwKJ7ca/yPT/IO6nqa
UC3icxOSZLzK7VftfXDpZHTzVRPJLL7+fsH7Vv6y7fdeK3vtWtoeIhnwxXwI9AapJ0spQlHfHbVQ
gQy2nAAos5KwwvwiVb+3EiVKCMqjBAA0elLPBSPzt9Dc7P1S2diqIONeWP6k1Frr7pJH2MPGJvGD
ZHvI8WzxD9A1b0Y6E7QNdR11o8T0BrbiUQW6Z5vfuMIWWzDysdipxmObew4zNLBPS/sDEjYPLm0w
Sf2CxwA63Ey/oJMmorW8aNjfeDnS915Qq8aeBhS33JIiJk1OPa6o53pJKdZ7mcAb6Ve+oZ5QagbR
EojF1zz7A1LMXThGUAkELOafNr8ZziXywDwjyLiNzgHTAMdreRs+TzsbUNVnQ1lS09S2TobmN8KX
S+wareXzLDJjNpUUXIl133LgdFqcige5Z5GMGYgiEKewN3UIzvyUit2f0C4FDWu/YL3xcztSvxGe
JV7c/hCiP7YXoir5tOOhQWP3RHq1R00vQaM2dp5Yad129Td2zZVCEQXyvmejrmhBg+Ed36x8Ju9B
ab/bdLlFmd/tWQQOxIqPXmhEPFfeupjfb1fcYLerVXtOuA3qp5pV8DN9/iE/XPjwNdQwSm5ZOZBK
jUkz5nRKHlWYPhEN8Wn+NHISondh0LZQZ9To6UwW6ChGfBN093HxDNBMleHZ+jvmqGoAroUMC2cm
hVLMJ2R4fJ1+lDomEvHaexzW+Qpm5ZFO5fZ+rrJ2+O9oqcdykTcnDtAB66+6c2mNH4ZxM1uQXJpT
BMXCXQha/7/qfPmURoakCEG4u5F9NUBJKDNlpmlb/ko9/nmktWVnRTKcnBQTulpax6fkuCC5Cfkj
5QCiePjp7cPuJWxqEUkwO9OJOMNUBbatOSkE6pXrtSkqWiNeMIA1qyf21Pjn3CXnAl+DdBkDqMs2
PcD8aIq0q7BjeK5D6LAzJG6vxT8d0mLNhVMiQ8ZNxh01E+u9zaT+gtjbZHViu5kXrGA2AFhHHXsU
DcbJZWckA4Z6yyh/mm97EiT4gnD6TSgOkdfk/BEZoTTyZibkX6BNQx6pUGJe45F+xrgYJqkmcs4P
Vm+8guxhGKMRQQ7NgXDvu2Hcaj6swuc3WyvZrgoWUPCeP38IY62V/aLYcZfs8DjqFX5lNT7EqQBF
4NZt1Vndwxh1pPOHTmEaeVJjoT04tMNTv9vpEDTx0YVLrnsUpGItEBl547uf23wK2CxkiYnHpxAT
0GG6yDFhlmE9bUn6k82B9uEBYadnXsh0UnEqFJ9h5DHh7Fv6ADdaQWSXs6rvKuFpurmvUkZPWB55
vwNk3TZmKXxc2cnDQZV2YWGy/B/CD3G6o9rl1rShISvZXeQRalwdltpecHsgJH+AG0xoriR5bRGi
I6jX+DKLBzmqZZV/+HMz4FOTPfgBvsETXfuQhcJPXWNhQbHM9/6QOhoR98iT57g6DO8xkC6O3rih
yeTSFgwbLvEATJSKRP+7q1XLqEwCww7eS7zZo/8HAOxEer/JT+vxjVnkeAO7/Eq2OWFTQNSGmprQ
nuQbqTyXG4iQBYjNNYoY+N8iat3UbysaKWoL4/QZJzmry/x/TMVoQSUvo/dss0AZvvtcgqo7/G4M
GEzaiG0MYkPsbsuzsOoqv4o+pH6y4sBq95uN7xlf50P/MpjA7cN/ta1Fxk+t43fA/N4JY5PGr/FZ
H7tN3oS0AoV2MTlCjtIppwl63AUnPoE1FFpCsjjVNeWOqH7FPBEj9o9AV7x5QYADa6I0sKwKsJ+H
4iUuH+eM1CgCtBY5wpgdI8WGlxvMLqxh9b/oGPsfhIHeNfJktqIIPI+SuGM5tWaWMg839O1+JTd2
BZm6Xj5QiaQz1puJQEeQgwz30PcF77du7Euci2DtfZ5CzsF9Pxr8gG4c95th2nQkhbt06HDjnIMq
02JmZ2z2A1w6XcEp/mN28IuPKk5LogigWnfTKAoVxRuB7aP2aGBtUcNukmwweI2Sw324aQKQheB7
kmjstEuFSTWPAUM8tSEI9EVCNG/CxGSzPFm1u+gnaqMd2Imz+xJfdufgGMDMKgm4IVeQ04XgQ+Jy
l4bPPI7IyKN3/ul2q3TN24XVxjJvbhjVjCStnus1RjRuT8sHPt4FeKwQJo5Cmu2IdkXKyBU/5Ape
J+3g8hh8dlL6MCWNz0AX2PLPQ4k/GBWIox1L2+a16RTj+kyy8JBz0PBud56dMCP3LCnFBYVT9y9f
wAmsJicmCVRdRbZcO7ctTlGZoMuX2U+hO+A6SdhBScCLrPTdL3r+hhX6lw8mF1kWghZfD88WFEi+
MJpayReG/XFl82wHADzkeEBu8Tqe/HXXWaKhV+T54oFO7LkZKn4nqgHwtu2RKofdfBvNlcloCCum
6kLNBokivPT4fgAh2S6kdQ2Cd11A4xY/TPgPSMCpIsSRPODKbf9bWRRfVFe2dsvPmqq53j5qZ1up
qShehaazlTQ6jjXtbfBKIDTG7D657ltp+ORK1pDpHjaCDjq1dfqknTaYHsR1gvNuYHSV2wINimUd
k4fNRYpNwHvQiwUAaEMtM29tI4zW0cFQLlcNxq6UtptNrRxUZeeuqxCJuiNbDlA04KTP1M5p8/cE
7X1SEbyfo/mnY7ZCOZgYNlu52aSA5IJzt4rXBzRK2C/a94SSNmwCsATXo2Wmtp3w2nNX25wnAViN
mN2ACWG+Jy0nchR1jkP1MOoc7KZJd5XKrFWLo7u/W7V/O5QlfpO/2MgLti3SjZKj3AlQNJyjfXoJ
SFcT3yKjjcXOZRK1z5YQqytx2FNIiXfVabUoNuMG7MjACoMFdbzizMcwqWCxPpuM9tHV1Shwu16/
Z+jJZZUynIl8Xehbv7yHClZ4vkz3CMpAhQinfLuMmaQN/G9L7x7HbllcnQUpkOxWqLOv9lnKKs1f
Krp5awJNUbZR6gAXYppnl8hNKFj/mCK/VCZhrXzMNThpGIKgBSZ9AIGGcdH5xMRDxkWK+rc5aHGc
/Jb1Q47OIa7NgGLMBSyZvkKjCL1/VJ8A9ONj/caskaFqNkkcrDvGsKsItdeR94itq778nQIFNf6k
H0UGV3ESoNdRgO/CL9RDNRakSu4Go6IrOYYeUcXKZaF5vw0M96BPOtUAUFfpNaJrodY3TEropS/S
JR9wD0wcYdbZbVTvtP2Q5pNPIEecP5J6Wqayqd+RjwYRcA/cJ3tJL0+PnCdNL7VWpclqu5D0G10x
p+arwYvgg0ZtoJghHMTdtmwJCxVGSW9fFjL8YbcfEzBfNsJCjA37oFdOGWlPA2JrYZwXgUlGruKu
B9jaJzWfi1M5U6EhQntd6GWInpj6HJGhbAGU4J5O1WThOHll9RQ6LOvS01hMO8ndGxRzofBOlo7C
tOM1qDLn7Nn9F5i2kd674EeCtzdP066rGyACZmhqxpKSHue+ymZneo+1gShzv5oyIaEEBvoFGRlM
9iqPkXrV5OSucgpTM4rWyduvZCAoI1VXMc5YsrhC9u4/6k1m0qkE8JkO3yzdr0HGnc1mVt20qvQB
bpbs4GuBRt0NMVENHR6HA49Vuf+LZmNKML4AikDkMCIdJA0Q/JRadaihNTXTiTJobIe4k0g1FtFb
kvsrtHjJWlDTHR9JYcDDSebLSIhn6oEgfcP6djIP48LqHswc4IRti4FyfBJO7bhU3IMK7oRXLEnv
pGP/Rkm03lOM8QSwmyEBtCokmdir0cmOemHBZ8mAAtKGzIh02s/IBKPb7ea0KuZXsIIpgNAC5+0f
PmsdMnDAMe9ZVZF43mqwI5sS6orojLzxKJ4zBD7C1hK7+50wxjtzssNrEWJXgxnwn4L2kHdl/GkN
sxaE/AHBVUKvLJ7FGwWxeTu597sl+p23eeCUQWpJMG0TCydy5X+ovvcNKje8kDFoyCP87hTVyovk
olkkp7Zq27PxORdClG5+e6Ct/Bjpf+0rKqRIu7mDNrKW4iFuFod0NGSChVUTIqcY4cAHALGaENjs
Ehb+4CTyUVS2W9o8rMgItrez5Lsn0zPtEJYjnsNTHTe/cZ+mHk/0TIsI2iY0ktYMiGBn6nApN4RV
lu9KINNUJfDFVzuq4Z4vLtWj1Nu+xrcgFq7ULiuywzMZ4lggBN0tBMx41BHzkptLZ6rCX9p6X9n9
ATa2Mj1FF37nRsueBApoobpR2fwUGBhDbTEZsikTQHLPPRm3MbqeLgjg8hzlivE3Qg5wJGJz9zwh
UhEEHaoH5mD6NkMgYiXvTFaZVtOwCLtEfdRzxd7Sx2pwqlqZInw7hBCt4Kng8PdlXubgaD/8yHiF
NgLXahFPfrzOs9zqtBOpRGgiMNLXRGH1MO9l8Uv/r/7Zcij9KAG+Fo8P2iwMdWAd1J/mij+4p7Z/
6Hk2C3Ow1AnO4LTcD8Y9x3nSIudOiOeMPxA+wCS5xibxf1h/UCkGCwJyGAV+/KEBGFlmOF0sKxkf
+55ovHhVd6vxqCcQJG0TxO4/TunG1cu9JGQ092oD2XXTaInGCVy/NHefKgiBKPQAyAIprNdshdXy
5VZQ5X4dWA2+cT90CePH2UXi5yAkmVsRJT5mH9IGBIAsjTl9OI0rVOV4pV86kyJv4h0xVXTo82zG
0yZU1BrDdEdvN/OUSiKECFmRBespUn2F99Q95F85UKjVzK5RAutuJ+c4pQF3v5SRN0EMkAGL4Dii
zsWzLSL5iRflzVVVzXQwwZIeOSNtLVs4XvbgQ7CRw8HSm/ZCvxU/pHaEsumgauH7/YYW61D38POc
ykJG4A83NAI/ereEgThik6LKXNxovph8twrusDNnFW3nk7XfNZG41AVrhcPTkwBbTQD4hKhQdvy/
B8tjf5RYFhxWD0XKq9GYZysUmFVMnWeMX17Mo/bR5CgIzsCVbo5L87jFcq+42KIWehMnuld/D5q/
hWGyNcvnY1RD4yJs083EW6gGfm5zRVkB1d8D2RbWjoD2z6u0lpmr80FJkr5UJXs+MB3g4hkX2s70
JLYAvSpGGsXDVip7jz9NQBCbX9KZamtuLCtGRf43e1zImrVEA5p/MefIzrUh1odPtSy4TBB1Nsq7
oWeeYYy15sJswsKPQauPMoRu9QBEw3oR9e/d3ePucvvp8IBMg7zTlY0Lx/W++uBG6YmAzjZeuyKY
LP1P+0vIpHfV333KzoGAs3lBGRm0NGSEVH8KFmD3eQP6HE499NLJXED1lPOyZ2p9lu3gVhGPs0OG
cxC9ydHyd3fervnfAGOzqb5BXk4b1BIuCA2FUtcgFxBPlDuRdrlsksUUC7+3jkC/c+p8qvIpIYCI
0NUt/w5SpOikleMo5tDXzjsaF2GtfoIQzep13ZOQpS9tYz5Ap4MzH6v0nG+ctmajVf7/6/NY28S6
ecQbKcTezlrZ5F48c8PEGOwDV/Ky2KBSi2ev6oJNj00wGTThTbuePrHjM70upRNoPM1L5+59pafH
S60VqadgmEbvUGwwqQSHHThLJt5FSJ7dYYfNNVwB+PlkE48qMACSpVMD2vuWauKJ8zVnBi5Llajc
jDKVwXNiGarfGvSGun9h0rjYa4G6JcorKWlCB3yChOcvEX780gtfvfvQTkVI/5D85kdiluyA4+DO
TuX4QPZW2mjQFMkUcjRTtYYQnDOjYVuytnb/dgoiyAaaK1u/7GsSc4qqKM2McWlBu3k5wUTKBTjI
6FLypuU/6NfmwpjSGAl1BvdpxYRXSQdblhUp48oQ1FKyp2YCK25iBI0UYh7Y1lfNgMZe3s/YsUNN
c5YTibaWsq9E5R3fSB6ioD/m9GczuW2BO+BGzDKM1AyHeKJUsnorZ+PEjAoGrNEloTsZig1Lw2dX
GmRwQzpnuK9RHMZ62L2TagE+i9KVY1ImsK3BMudZ08Xu6DmhIKr5H/KiF27PUji/20QQAsWDjm5C
Xk5lIH0lkMEVtmhcnpDSeMWUl2pGEOi9HcpW1Pwzr/woyT15e5Ll3Wr4vImJ9Q0yxF2NtAdXPIWF
+7WZt68rJa216/3bq8k/0oeZme8/9rTYAM8WHmy8uJKNUgoe5/LlXMjqT4n38TEs8EQxc3zVfyt5
sb9ssa5oKjEztoJ1kMBsh2az6z/gVv/yyoVwz2gEtcwSvZrh6sejQ9Ie4FGJxF3DsZM7rYCNH5db
aCJXIV/Lcd7mV9hOTtGO4tS3J04Boiv2WoGIiTroosbaaT3jNNTwU+NWBGPhIdVRgn9vpjIjPP4D
PWHxe8mjr81lk/jnr2JrPs2EjrgqfVw5/ZpcEhU/DwT15M6tZNXij2svL3if7+4+EUcneeoq6JdH
HSCWfp0qUqqtcbpkqD9lrCREvzcnoxsWFj+ONZctm0SA+9SPTUQ/2Mg/SVAbivY97SUCK3jQaODe
21WUd/hDQQe7S7Q2NtbH8z7n90N6jsddeFRA2iIiCIiDWDVJIBwCpvdGfOsV2g7lVJTNssXUWKHn
PAjHvkmWTj43vK07PHqLKPPi07zDHYj/+6oVIfqiUiHcbUWBjrfapsRrAAZs3UW36UUvwbBA9az2
73Ej0Y5EOJdL3K4+0mD3hqrsc0xzF8AI2Pe7LSiNlejnV48TN44oJazmbUC+EDUMcXkD236L1X9K
DlL3ZFJRSIcGVFf3pK7GCsTf4ROrfqGkpeNO02xBqdGYdH0r9COlxLAJz+wHALSVu3CHAi8GW3SZ
278A1gxEAKMFM7m435ll8JXj/Tmboe9iNoliEp/S23l2b5czIijArFlRMFpsw0D3jH3E7i8ljW2C
+CQVFFS1T3z3hLg0D5KN2TkemyAMDTD40wCQUrCMQ5/H4DT/nW+mc0trrMHkoQtIQKP5nBeg72AJ
RfK8xMLlAc92d4rFp+zluFEU4rPrGF+3c3ktVokXMZZwBdlTwzpgSslIAw+9HsDT6QdWQYWFURkN
6kUjXDqAQRuX3IwH0QWVhxxZ9zqHYeaj/lSzlZilhq6+GnHOaZg2t+ZCKP7t+ukZuf0oc62WOAOb
By/o4h6OdzyPOhjEYHoNeg/5IwN3Wl2PYy4FW11axUCiSLM8WyZxZaA+E89wEjw04wprY9gblCuW
5j2YmMxtPc+vIR9L40Ucipm6p2CcA2SxU/r8T40TQ1B+fwaehgybiUk3HAv59uERa7nJ6uTvECS1
/RpPT680h1E3KEl8JVv4H9DZ72OXRwIvMlyNW84dQoAYB6VEShwHpqEali0SXw277NuuR5r/d2F0
+PhaeUIVqbrSJl8FZAKlJsKXQZf8lwv0etyefyGnXzxLbu7vcEvB+2SYEdn741T8LD3w4lRURTs/
p0IRdoxUQTxCAkM+Ra9xM0RG1VRAiTmnORr6Q3gUmrgm5NnmoaLL64AwC72QEV4LwBw+KDlWtpT3
fVuQsK3muKZLgKAKodV+ccd3as/isBzecXiAdR4J4O16JTN9q1XLu+4N71Aje5BdAFRQZssO7PLV
D2XeN3GnttgJqn22y7EgsVVjf1sfo/rIBWefUsHZUjQ/e0gjor1DjdbZBhCJA2Cp5no5ccB7cMup
lllp669qvk7aBKrrhiavQE+q81r2wdbzKxH2zIwT26cdRZvkE05QjD6nFUXB8NtQaAn4TxGTeC7F
XRDN+hgcY6gxBxSBXgiHlJ43hMWXhPHnvAiX0u087nb0IeYnexqqigO8DyhOoDT+MX38eP3q+dgT
9navD0rcFfYzM02zTpQEGduAvpSlI84Ugbbw1D1AD19Gstgyxeqtsr+dtJ5Q3g+Xd0OV/QB1XmvQ
Y2/reW4zSaVLSzcZ/OvfpoeORK/uSsfW7Dw7oMbTyFbqLk6tuda4Zz06qjccQjE7xFj2WHJlJQFh
U1qOUNfKQK0hAKmss9s8sTc3RKWAOv4z30FHATziDyUxEuBH9nRylYFpKliyKkTMlrK0rz7L0N7Y
EQ4J3Kkl6xkFrj6Mz64d9zB0L7V9eV1Ijz08wazW8AkNGVUukLE7DfYlUIf9JdvA2NZbA+Gzzn4C
HOyYsjob1+u6W+P6k47s4p0nLArrilRQy3ycKvaGAiCWLTRykp4So9JyaDhu/G09XTn9M2e3XErq
4avezp2dOaGJW7OyBaYc32cUaEplkqX6yfl2GR9c1rMY79/wzJGyAubiL8vaG2+TRSE3WNgKZV5y
m0DPSOzNnTbo4dzhzn00MArjSzv8gTLLTwhOSuiCu2vBGg0IEBdPO5Jt6CB8/AQHgck38ODpNpgj
Cp9my2DOjKoA5wRiGl94OjeZ6qc/fJISgg0aFiEjhOjLKHMmyT0eWOcJSllp9B3F1Rh+EfoIaJ7l
yoJXg+23QLhedNrUOaRpWw9Z+Z0o8zJJyo3vsGS7qWLHsKgAbGpfeXHJxyrZVhALb4cA5E0XpV8S
0y9ABumvIs1nXxnPEYXKwK1yDIlM06+p5a3uDk0Dcgvu0jyxWtsnioWTbuclsv6Lb8kvFnUMH1V9
fKE7JHixk2xm2jJZyV8Vb3JIpB/IabJmg5+QLDeEbtpXeG+F/X73pfPgRtJZByzoWlBJbSOS0YuH
sNLmVe/IMeqXBnN1MF4EYqCnOCkfH6e65MWnQpLTfF4bJjrSWqW4HST0sTI6swQ3ukXuGqbataP4
Yw95XI/+gXBlsWK/AMzvyZMzCFlJ9Ql4vnUM7Y7pDlRVf+RuI4FUO47V2o22JgEWpJpzBEXyj4Ua
zg1II8zHYn3bRsGPLPcFVT5bLnIEjEhYUxuVbKsLs/23VGp3Fjnc54B2ecx0hKdEE/BpCejI5esR
WVi8akEo8a8LG+Cpf/tFbEAanXS5H5th39k6zafCOew7lbWBl0fS9I19aV4b3tHIKHrqUDiMvW+v
wAEHraGB5wiFnsh1wSZcsyIkYsZa+FALdqvN9uS3D6GGhLV84ELxyQmsZEaeomPinvxEmDcn3D6j
75YQslAaT9LnVPPz9vUwgeL7mj6+pEMtjK19kOp3g1YwbyVA8JEPeJCmy6mSkQaS5QS2wiYBRS9L
nYS+qbAqgTv7yTxOdJmUHfJtD5OzoVm6uSsiZUeVfqy+6jBfQII+K1572hdcEVPODVvxoPj3mDTk
m+5zpt153+TxX452EE/RQPIRAi07h9ZqwgFqaxkB4EfiM6cdS9KQFgW7ZNiw6WEYX31t8mbxQkOW
rN23D34389+m/lIChZD41aXSpyTD5wfKlMkVMltaYrY6+gSfrGvuliLvaV6uWG1oLM/q7oyvr7Cn
/9NALy0Ytyt4RP/XVMYvVoPKeHRTL0ZvQPR+Pa+7EAKSJi1L3tR3idu4kN6k4oan6uyNxHV6l+DX
NPy/JXloYHl1v7IUa3BBicgoXQWs9b+CzaVYsDyCTpI9/BfAnEdcSR7OGRJF809ugyqYN8dvTp4X
+F+9a6TZASrIVx5nxGf52S77py1l/XY8j0oRRvs4DlM4PhmAwEWt1aemvcC5vLGYz60unB+6gy7J
XzOASCx7GPckAgWLDowVsQhGd0G9cqq1Ke8S364fDQKc9vdUvAyjc/xGponwbZLshyeAqz8VzL1P
CzavC8YQZ38p3nVaCQomEnLdokD1+EjYK2Wc2v+2FakARmVsnp5wBfpdBfBwCHdYpMD0TUoKzy52
l4uH6OaFunas0bBxAdzcptYc/wrCYXhdxaWUx29tlMxZ4WMQNUTDpJ+xpbDjWj0CiqZQVdvWKFxH
99ce7OOT8555bQlktpPc2zJ2rUYuFWeDEXVTZIpRHEd4wB4jHRc5K3QjcqM8IG+v/L74wxpWV4xC
pPgkedk7ER0vL6MwCQe69c2cpnSpoR/AYoBzsxHY0fA1xy89OLhMwXQLm4byLzEFsDxwFu7LK2FB
GfxWNDNIdO2taVYDaKsFA8aA08qzbeCPyZFgcKhM87zO5xTkWHUW2l+uFRaPRHYhjBL9c4t12Fab
MBYUIXnmEiLQV4z9uqL+o3bZ69e1ji3hKsvHlzalyEPhgnTSjukK5dTI4vC4FDdA5OKHzDuiguUF
EEdH3QJ185DXC9wnPP+DFQma8RS51UpvQD+rcDjlkKUHFxkButEryqAyXKnjVH9FiAgECg+MxstU
vdVFIIk9863JqSaEPMlwvWsWFiFi1nnVd5Tdwf+fU33agLRxPCKbIt60Na1dAeiJnXXXOuN3fFw1
Y/Qlk3RDn8SIaBvtatIdQp4siIzbzNhkG4wcU35vuU+2PsECTRfuV0tn1vazvyDiI/m+zQj9YPv1
005ScA9htPRpL/DKg8NsCGIAMdc15VBY4cuoBerAji2lSK8WJrsuXQAY84Jl13eN4KkpbqdIhFVW
nVKc/BlhcZCXl5ZxhyBH+DAACf5QYyyStAoskYc5hlkL/1aWPsDUlRtJMd/opU0gI8IH78NSL1Fr
wFxRtVtS2e91teogUb+9dnfrLM1xhJmQpZCUF78VhySxaa2pvdMHwbiH3CtzlxzltwVbVqOHpYCU
riRVSUWMhYq6QAyovahsqtApxWWUqapI5a5OAWDUB2VtG+DnFNf4LZ0h5E04eoIoKONGCvCnGF2s
j0mcY5+gMWp3wX6N1qiMA9PpB0tvB1nIMU0J/NQCotNXYPpGc1HKR2qfMi7fpQIFVgucSjiUnW9E
cioXLjdpHBPT1hwshht58M1k14bRCVMZYi5cuzoGuNvyqWOp0miDxEzzCokrVdjjNtbJaqMplGFn
uhmm5saPYlETvgy3sb6Ly05xZiohwu1VXQs/ly9g2sQqL8zrWaX39w1DPzXUjKMP5ORbq3TnS+Xo
jsgBwNqdTZaLeJNe91EVZJD3EVwHIBVeLxtaUGG6SoGMvOPHN3HEQxAvPlHSxqvm5O5rbLHOR+ii
R8M1TCsnpNH+3VXm2I4D6VUBTC2XMn5owJTwzSDk0nI8vMfmQ2UA1JKHDtzMz3ZhM3XYHl6LF4qW
+/pUxzbn05E5u3O0fgmPv7T6MKcLwkd2wYasgY4T9qcgaIXNWbXQwNSIfqfezTw2Fl9ktmt9KuEG
O8aScSgrBRSGHmaGY1RK/ULrxskLTE7iCYSjrD552ywLEuiYubvAnoZX8StR5lvlGiq3SqTCqdEn
feP71B0Nr3KnbP5nZ+VEGRUSy/vf8psOYZeFVLaAUJ2KVD0aGRJyNvGV+KaBixAhCs4SYTfJwUi7
cjJoLAbdymlQkjlCVtyThyP8mmCSeF6pnoT0M881kc+ttB7wZGzgZBHxZWQ1nZkYd4PUZSKQWIok
i/2/yllQXDVogNuQqY4QPfZjd8nBQSbulrK2/7NA+WhvYt0hExKcH0oMR4yTxKcI6X6RmvQZUcub
LrsypTxY38TT+R+ms8kgaiCQyoZQNFYX8fqH+bqvbBUypHxiv+67/FKa/2du1+ep3rpH+Wwji0Hs
a1BMuWWeOiBfszrim0dTQTzkvwFRyIsenRWHOt+zLEKOWNurbA+rLf33ARkHCWM5klPxKnS2bDYU
NdjQtblFHM+P79Djxc1TMHO83fdAVtLB6oDeJQHoE2gKsNKex/B8JBnFcMTEUW7l+S0Na3q7HIxj
Ag701eF9/sLd6zIB02Yd+jGdTglg7Jch78YmfLQvCjhEMAKhOFAKg91WPnp3yqBIQvQ3UhU8cHKD
o5FJa9VmH6G7Up02N8bsGo7RRwnucUab9F7dQJhZXUGYBtonJY5F3Jz3SE1MBm1sJ/f1mTLqGUSX
w71ChjQoGTBSQGsSUXcEmo+Uukv/O2tj60TX1B95hJATHYlWfZOfeaHanP041I2JWHp4XVxSQ+TO
IiJ96BIao32EJtTCUPh8QQn6Ut4fk7lYW+1kle+6OxMIzLoqZAApnYuV7QOKAfrPG9Bl9GbCU6hS
9/nNBgSe70B2qvIRs7iAVVArFyvp8iFrVa560duVSOE41nqQ86jg7rJm1M6BEGfmmi44T/CdNcFh
MdOEpqcdcnyjJIXKyNB/n48mqN5C+4LeJu0x4TLQF+b7SL5WNnpY4E/1KlOOPTMYhJNiyysVpIim
2nWuEqCxJq0I4eAEwTV5N4yMEL+cnWMxLPCw07tq9OvSjxvE0XnnWg3L5NvrIQSd7x3il7RWAIn5
curjhV2FJybpu1B8Vp6Jp8s3oE/Tg/XNbOJZxjwvkAW/inDdKHR1t2m9fRAOwBGwWv7ZD9b37Uup
bzfv8Bva1cC09YnDXudVXjuZUsHY+vUmmTazuTd3qEdhhx4NuYQciBgdqzWPv/qp3QDoN/npkQW8
MN15Jn0KWwznbdySRG0SNP6xTUmVb+fyZsXVnrIS0Trwl2qDnfjHaSXODxDf0+AkUlhkYBc0M+TR
yWXr+oQppDpVKpcRzSJUGfYQxQv+kzrhliO1jncryZWthKj/GZ3cIbz6vC/qYwvP/K/2iXiU68Zw
2fvfU0PjzgGbbjDPL5Ecg20Nlz6ROVeSrTZ+9vzTHqDislTzFBas+K+o1GRCLovJlMcIprYcl53g
IdNiXOiNtrQd7JzSKXx6wKjEgs2oZJtY2UWwfp0Q8kQ7LQw/pTTh0BZV4bCnzlieyox2+etdJY4w
hmk3zIkFizG7FbAUBLjMZ5M/CYxMUddoSEcGL1Tj0v2P4DSE7USrmKk6Ukznb8PSd4bkV6x2/Ugi
msF8gfeJvnwlmKwFibBSnONRIsY0z/qObHuWRmx7boOzF25VW3mY9KMVRZjHdftYNyvKFlToNkcW
Aa9uDjsrWJW5pazVDKWDX2HirhsQOz3nL/fqewUMZ86Soo53UVy/qOeDa/GrWoog/HO/HwjGkBNr
nInl690OdXl7UggsBwMOvCQd9hy+wkol+KXsLu2BcKNPIxm4uA/w9JdwdFgf4C0XDs1XlPqJdomD
M/hJzsykLLInU5OZKzocru/xs9VTbEzUHsiHkh+XXzmuPuFeS9IGpXC1EplBZNduoqANK3ZtH80V
P6tzwgdthi47J7FJrCR5o0K+p4GgOo3nHK2AN/f8EfxsXFrg/LUwe5ix4780uj4UsZF12bwse64R
u8mHwxHumKyjNoC2lh/0bKGuiZtVb/BUVSsW76ziE30hi8hPXFEmA/SI/b5adFe9cqD4nIG/W7qX
mPD2WBFTAAXRRV5YDAnhtF0dLCNzbNLlovdaGND3324gTDacLSY8UBYJpG6PvbqKBjNRUpPQiayg
UcU+5yOPeYUmXiuNJPMaw5WSry3zLPNxt8vZXPrKZIcfrp+U7wN0vw4Q+avc34rrVTYV5Hk+aqak
wqdG8wN0z/yRnZ5yBmMVYjyD/R/9zHYoouqL35MbY3Z9YFSJWBspt3vaRSDylUkUMJk01ZYs/Slr
TTxOBX34vSvBB7uIgpauSSwFHGlYMTEKGbPjZei5KI1JA3Qh87YLum3NdgqZoq5J7UEYYxZ2ogUh
VPby2bT05/UxWqJnN7ZLMHnEwklvNxx82b49MPAB4QNlDm2ZvOyGTOng3RObGYZpDDLnSTokJo6W
laFaoAnNITn9JUjhzQCI9Qrb01iEtu9SrwWq4bCACGjHlUHFPj+mYVn1pgV81K/A+1BIru4+mZCi
I6m+D4uK7qFDq5FmFnNnq/TXvpNRN6sf9TZ8wZllaOrDVb8IilBG2E9E0uUwhHbZjLAGFlB3GE/y
yCUTJzESOX3ZArNUmdo0yMbOwDAfOQaFzMvRZgwxEGh7IIltYJx2/SMWkXEbGgPInqUe81lQKuop
9zFadopF0dt/x4dFy5CD4T6kS8HpMXU7sZuwpCelu1njCrCdowWa683j7ak+tDErOq4ou1I4PZVP
7iVik1xx0CIch67gi8WQVvgO2BN7Y841toXsLzA0yG8tqDMsry2oT+jKOyfZwEtOP0bgUeQDHlS+
e7p6rZm7MX9IP9syg2OHQkJcz1DJJ0LV0+TvxnNlw3oqXkyf8plM5BNEdjkp5dMb2q4hwEXprI+G
vkzdQdZDzFtKLiE39/zQ/NLtpoX5h/GU9KdqXtXJQS6pUBHVGv++hZ9LyzcZsvsC/F0asltJvwaY
UT0OYhv2sv/rqlbYbbvRs3glZdUPtq+m+GoeFBZVpMBFw4XaM38D6g6i2Po3fzNbVPNQBuoZhBx8
ohvfjrGkkEPG/8wOeMh0/C3rJh3uzv4Sq7+pB5ryfMfCnpQeDiCnSngMgWdFMkbJyueDjbTEFLH6
RtuPxP953GgPHoQyW6G0bwOC2B9jVlCFErYeHPyustUr1X5M3ZEw4wcH76np+RkZdjRsKJLNC7ch
SxOKMW1rQOYFR4luzEFNjNzZ0tG1HVZUMs6Ih9X04Im2AewUVY3cxeN9gThLO6V8jCy4R+J1Pgdj
oYTvNzfPjJz5/l1lhjqpmYSj0mm0mOHq8ySEXekEj1nPkLkrj8iVjVa3NihSzUmqAq1y2LV3q0j6
8ZGOv7R2oApiTtCSJepEOod+M6oFe4lD2Zfc80/2AjiqOlEYJ3RwMYuwGKxIjlWcKiaNqvaNJB3G
iFCnof8yuKDfDfTl+WXPvK0lTeoZvD5IjzDHBfM35+rE4M5TNPmPqGTtDOz74ru1IS9aJl0N/4KF
nSfkzvdmhRSbOwAbdlDXNIDWrG0RDwhidgjGOBkWZVfG5ghMvZ7LkhUeIYQlogO51fzqosP+MqbG
GaZN2G1vnsy/HAHURKDL3eY19RG0OSiWVwlHLIixLui5wYGXMjA26hNoDwdqJ5+k8bXp3da6hZL1
tAhnf7iFIpesM6EQvRytGS831GNM3lK9WunBXAEtqDqYFPZjfUcQXj68v1y5SbXoSiEN1KPw24wF
i9p/ViN4abvDOIySlnyFlkGUeEMdGg7n420VF7PkvTmm9+cY5HvqykKJTHP0Z9jXSIpG/CfzFeoA
wFiFp1wq/ppk+awCngaK1p2ydmntRO+SDbkDnfXLivqllGDc7le/cYwua/UnrnUhnSe8mAuPgwdA
+fj+ANEbl6FDZCLSUMmDG+h4Tsbn3wIifEJ6zO1HYx5fUjx6TlCod4STHM2QZjzKjSJlzCPTTBcd
VZazk7erslNUvyVHQP7Z70cbf9t7rDdFePyRUN1iDGCD0iLHuk5x24qSt0hKOv48flmfgmB7t8kB
cXOGMKqJKapVd2jwIQOVelfA4eOSUoU/PKbFmfk5R8ewBkqCNOfGrlCAa8eBo/DCrmOcwkgNeWp4
Kc3niFYLajU+IGcT2pvl9MEyuB6YzGt1y8xKOXqlrcqvFuiSGUT7VCarapbuO+42MtIV/UQiM3mI
ieqsNUHA4V/bIvvyGyQv2Mx+sPP4MnSATCLWdv0YfRWC9BToy4SDZNBwKi3OKv+9bbY1QTalRYbP
3x0fVpIYfCX8a+FAIJjQKnpnvcMSA0rVyxok8kb6+AdEzqZ10cyciJdyasQuzw9jCu5mKADTA7KF
1WK4HY3zNujkB0QLvNO66HEMrvaE1eivMnZxTAPIpcQeF/vQCDiV8cAAMjATIYwYFoczOKL9SyAo
3RgR27DPH1j06oNQfLWjmxlx6e9CPcBp3n2vrXUeJWUPS7bZpsnJU1RsW6hy43mML3kxUmv0Rlgt
u3zO+qgp2VlFTGjIPt5J/if3GcqVpumD95iLWBibdXlz66Mn5lw73vqhKNZ8RFp1S/SDuwFLpo4T
jDer9Tid0MxMWjH1sivG/tL9yN2hEsOcilf/VuTzVjdRCK+2LUHvokRxsoorn7/CA4DcpSL2q2Ea
YfTJM2v4zOtuHqg57GQUA4l6zsF2vPALZ6+hoJnjy84s4hroiKX9cbuH8/jYut6u9uv3GUZzS5+E
71yypkumRqCUIfWEdeKqT3m834bjNpfXYdQHRMBDlMWncoe8gYzlUIwXmAuo3YDF9s3N40mHyD0n
rLI/9/+O3ZS9gLCMU4V/V/9sbVO4ATxCae8zZP7Qq2HSNoZ3SXmA8Joq5InSt0sAR+HoWilxwvvp
hiL1gBWYHeO23R0RskjfuUjaINj+oR+fWfkqnAfTZW9LwRLjpLFG9WVbxNlWRo4laDgzMSHgoRZg
nRgSv26OlPUEvx6GD1nUXBZValq6iPURinzt2FPInC0qolf1BJkyFA89FhbhHBqW8PODfNyKeTEn
B7rtKsjdwk2BluKjHhzTOKS/zy3KQuTKq7pPYqZgrmTP6XsZ48iPSnWcy+U6r8VRG0gBH/plwBfK
ubEgLWOta1tnxo7gm6j6Qyly2WDMX/INqhLHDQbY2ZftL10BFiOc7KC/QaIMj2qZPCM42s59cxUa
6fWtIGaVvFCwwQI6FyITR2JK2t4+jTJKfPxb8bLZNnwWIOeGUz1iJtAo4xtMjlr1LtM+Bsi18kMy
km//Pc/HqA54V82O377FV1W/+2j787KJq6AGpJ7QkQpQ5h1pLAu2uaPItBpYGEX4TqEv9q+erfut
9tvRqI+JviWu3K0WGMtDYF7/w39g4a4bWi4xfoOtbt/c/Dexswt4KgKWTRgi9Jfj6xh876NZc2Kw
KjCVlySj5wCWovqrk6D/Cbqu+HiucMi8QymvPz8L6X/V3AW7kTJe+47UoPPg9UDkf8pU5uwWIWuD
GRk/TotjwHAovi427p00Asiryx/s4zE5YkyRPp40ZajDp55s+bkoZZGSIlFLftl1NH9wbWhE9peP
+g4lUMgRRP4yYpBun94xrlAsunHml6hbr92VId19nd4d57aTVXcxwgBaNaK32c+G06SlZYKW+/xo
jcfnNCqDr0h7i6O4XfT5lU7c3MrCnSPcw+uNXGiKck4tiElQt//bbP60/tV31VMnxH3U37ujhFbM
XCC47KcQH41IqSnCQ6Frqt91oHZVlrVLSjbmDVN6UF/O6oNr8I6UTNoUjnj64W/F8/Eu3/v+bUVq
N2IiiALikEKv6zlyS6QrB+Wym8wNEbc6+meFVhvPnF9yydUVgoEJzcAekS1wgQEr4TyigsXLkv8Z
+Hc1WPvxL90Nz41e5VcRmfvoeHTzAgG43V/H4TFBb52gC8vxJHVqPHDhUrTRStX5c4tRh24rAXsw
HvukYQ2cFIG4BmbBEdtIsei3GL0jWNlcp8W0VeiJfdXhK2YDUq1ADwCaINcwrHF9ov+RCZcl3IM+
waV3YRdjcbdGh7hIrEgUBK7dk54i31lkn1zBEyuwaoZqBqB3djDP81CBmLFF3PhiP06xa+5Bsg/o
8PClR9O65urhrxqROQmGe4Uo+TgVEU2DTgW4NfxV1V5XnexTMcJse2HwmJm2ENTrP14Y41ho0jAO
J2ITgjFWuBc98pc9wtGS55tONHLNPvX2bu5N7wL7noZj3xPOGYI7msDR+jc2cVqCNClZGGZ1s2zM
SW72SH5w2YYzahn5bqnl33jcbzQyRQsjoyHmlfi9uziaKzuL39n/IyPkPJqS/SQ/jxFbmbRmJ540
v2h2rULUhys1Y3EC7M/LjuSOm+UpKa76Y0K1b9iSpWisi0HhW0VU6sU213oXN6lkJyxf1vpJlDhn
qChixsh7PUNS+vcBQGmwPAEh1RUinJCRwwlCNDVVLIhipZHRYGqghxMRpwviYvI09PMv6eUJde2O
n17Q1v/DC5UsHDgW0LvqGjR63dJZgRANDVQIUngGqpL+Mcp7YOxHpLKgSbQWVy13Hx8/yEBRDtzZ
giGzqFCPrJq/8bjnllyK/WVMvNN2Uy7+RIcuAEFfVQEhkdMwzZKwbNYDomLiOK860EjIBHEenoVy
9aRAdbviblFEPBSlirsusUFXpXgSGMineUZW41bWQJZ6W/bw5NsPms5GOyFFWRdTwL8DcP3+ZWVl
mhU+QEC4FJXgVakMeXoX6eLjO2iEu2AuED+nTspTnZHeUxqz8p8odcegNTSG+AVjVS8IvOEJblP9
f20dB5HazHCL1VS2H9HZxvtOginMiQ8m5KcThcPWZmtHb3w5Daaxtp+SXbEPUT9W/ISRa81rnDWn
iQosBQTLmWQi4VGWCBlanmc1sQdriWZIfM4iqY4/Fh+mHsT3+bq0jDNuoyr/r7FZCV0wJkhbEKcU
LSzP09PrjPrzvqpe3mwJ/Umv2qYlPrHDBRCsWZVIfkMUaKKVHfGUQiuVYZFyCQhncfRZPfDInbwO
+wHVdt4atkWioK/66gsTcVH0IpYGcBGl0UYTY5Vez/eMVevXvI4Nx6WG6U5As8UJi6a+16/wLYzq
Jfw2/ufpognyjwTV5/I8Y8OEPHJQGDWUBIq8T9x8VfHOHbCeVyKFj4DtD3MqD8FiFdZ63d4gc90x
9K7RMmz8OlrCPXLevEs2iOdIa9qbFybFhWWm1lIixMiwGJEOJ61GA8Vvuo8o8gR7YpG+oAHoYH5D
Cna2af2iQZPmsbI9tUsjG+d9FJCfHJaVT+K8IyrP9+Wqg5PPxn9wjlheKQE38cJO4/aclPErQd1o
rlvwhWFfJ9mhLK5WpQ1b5mgvwhDD+zYwuAXX9sPYrU+5x912CN1c0Yp3uMvGwVWa/+q40+9hG4uf
FcuDVOpiha5MEhWAbGrq/RDTpqfAIlpPPw/WTA9V3W2febOXK7/P/Vt+oNQJNYHMFrsel/GtScIZ
F/iqPcX+wCuFzXr+cFsV8hTDtxlg0JJcq4Y0yFYtda5FbEB9XQN0ithVzUUawmqSBrE0Z5kEC5rK
MfHkAKG1lrQ7eVmAlc5WkqSs7Xsm7azJN9mxcGvj/9FMdlovGnFoT8CV0Y32ml+vkkOyjWrHPwUG
PDkk1OPjorGu0hgb3lm+M0Tx1RAzmCls/iN7x4JJB2Qz+fkt8N0EH5ig4C86UcH3tHnQ+0pEq40e
81AI0Pca1cEZDmBsFXKzQjoSAKFPM/TOx2a/+t5pEMkr2A72Jy9yzzH156iXbDQu/6mrrmXlwZd0
JPURcfg8pwJDlPJtGplAzSVyrno+j6/cHLip9dcrr/Ke/aNxkr00UT+DJ7dlcYx6lCUOiuC5f9UO
+2km31iBom1v42caTVJTHsZyXOthdjV5xyFRyx/WTVlB4eHJPsoDUGzJRSiEJkIuVKBlzFT9Lntt
gFuZXTb8Do18Bu3X+KZFPdgIgmsO19LX4JpHqPvOSMwqcg1f0TQazq/LGgIapuemf21HlmSe1vc2
/0G5LSge7qbv9fo4ScG3s0R36JDG/AXMi4MvaucDSFf1O2jwuFrR0Qpap6g9xlUl+GznH8uX5Cj2
3EvC6f3Aj3iVx1k6JoD6d+EdUs5UiBPZzCyjavlZxYOvb/loIzJndde3b1E2II+lqhyHVrlBTswY
w2Lh6JrsubvxzPdFOumDCbZeH2kDeMZMDKF/qt0s24pxhEr4eORX6MywykGsyNI3CNqwunMWMsSz
8NcYdu7KpwyTCGJDe/fbo37mpOjXgP36OTi4A7pwKQ4+hE/Y3vv/qI44D423oirrI2Br+u9F+5lr
n7NrEWj32ZUNOsQI3E90yUakzuPMjGZj2GTRrkok7juklCGLy0ft2aG9cCj9l3KNvx49plmBLqg0
TAd5dvTCfaYgGwUkMKpfeFuxpGimuxBakQrHSDgonWeJSuitqKXNUnODfD5YqNJx9cAa4vTB2kQf
zvogeTOP2H/cIohILSx4QauVk6N/vaQTs9Bdzilg2++5iTzew7sxmtgsfGdwTwNB8kVqdIHsRJiV
x+gIttBeD+TOjBsVNxw2Tn4/g0dqoiYZe0zx34i7nb5Hl3gUvdCxpYGIWYpKOBukhfqkcaEKwH9I
fN1foo9lYmnq4QTwSQpuqb+q9WzR8vMnrzl38NDl4loELmJFnca15yPFXa0KswGHgHXcuuq3X8WR
LffO4a1ETPu3zPD34qgifltgbfUoomHDX2p6l/ornFSnot4zxzTuUdv+8HotNMOdWqQyQ/snz/Fw
QzB/H2/YOYBTfMZKIgUWFUn+VO0FFyO5NGkAG50qqVcPAYLdGuU0UiiDky7NYjOSffzJyksqKMXh
YrMKGqPDEpX3FHA1S8u9zT5WVACucOHF/4yrFt5gWVtP8Ocul+wgiO1F2BPrUStGh0P0gZLU1pBU
1XAZz8YO4WdHn9HWkzvX0etsfU4863XqGCQePbbeYP+/dJSI5hK9q6gZQWNOHigtNILzODDaMR63
D9uXbv5wzKQZhMS2WqA5v/ShjvHWNdEJoLiwQWF7clCvCm3ufZnvh8S/e4vwhlKdRfZWkRxshSpY
Jk7CuMXENSvEkUzP5DQqnr8YzfbZiIvqOmtrSG+rpXS1w8jCIizCivTMU+JK+gemrujKE8H1wLxc
uBVWMi12d4qr2iUJUkStaUIiqtUPKnGTWFx3bIFestddAy3U+fdWaAFklNvYBS/eLuQ6CVH6QvG8
pB/OFF4B8Aiay8Hku2qQB/jHIK0mIsqj1sPHu+FYd2qhOhojBN7vBppX/tHZh0jLOfRtJdYu1l0E
9eEh5jQjUtomeWhe9AnaUwhHadfc/qzIcF2DrZl8C7SMfam9ELAMDRkwFeNy2evfVteQs75RYQ5p
tjSNVGFqn7Q0KY9SCJ5lP2P8CDEPw6XBAf5JmKf16Osw3lij2WUZ3TjIp+smVH0kN0DvpBD6SOL7
dX6cIBEE9184Us2rHUPEcZ7VgD44K+XHlI4LSyLEUj7eDjCWDKWifIbLCjvPRKx2SSO5TLp19HTW
Hk+aHOjc8zzhPdMtOu9YZjaFfi2KqDN81q6XHiVwy3ocBGOJGnOC8AQqzBl44oWABPVcREsi1eeh
pp4kI8mHSbZWsNl0/v7XylVe4H4u6qMRI4UKqAA1WyFEEZUfEiz9TO3cLGtEpN8isdrwqi5qOqRY
NT1u6cLXnBeYybCPxYBmGgHdcTqIBq/bHBi9f8+8Q488LafrUKdznMpUtKUzgiXYJ6N6tIqKAU1Z
k1lhZIeSlj1wVrZcF/AHlVtNERZYPBj6auE7ND+zKt+BYtdtbtBBMGUbwhkmZbsGXDkv3AyRWnrE
bbl8+3FKuEHdGfG0ARGeY8ipn9JVQPnXH40kM0ADqs6lC9w8CFK0czccDLisdrjUkOutsYIlKRUw
ZgW6mcQOGBZc8/WbpMBtxGVl3WoA3o8+1ylHqpOty6LSwgBvjBGV0A2Fl3AiWkH/DVdU6wPmIJmd
D0ffYC9huGrajLvPWtczKHZ6B98+b8lTS/TcqLZMprl/hVWEHaAIFjeF+CX4FjRLMrpczd3SnkhR
wGd0rL2m+dDJSQasIs9On7/mRr0swbrCiFR2LfF0XKc4tkIUAPalMbTq+99QNvEPH8YRyCSoxPvC
QizGN2TEGwSR2WOb5Vq//GM0MIRkrVdK4WrYpxzWfvvkKArdOv2Fs58q7n8LhU834khorDCAdh7g
yTnoiTJPD7FmoE+qdaeMRj+DyK2NV2ma/2wkk3Mq3tKnDK5VKwUXG9ryW4/z9Y00mGWxjrMgfY0U
vmzFwYwufpHXtrwZhepiqTdcfbh/2sXb19wfSPE0MiLeQ+DkNYdpK3pBD4QcnwGA40VtJ0GE0oQV
8ts8uSlgGDvOHGl/8hzBw5mexWJFwsttHfIUoYhjBLA+JxzmISFkVllKI5boNzUl37iZki1TG+HK
XSWHONEpdfKG6kPJhRTheLQ9CIa75MBPQkH4iCL6tTAZA1MuDKZYuth46I6FjkYl6zHekKKmDPiV
RtgiDyjm+Sj+kaOLdVzQ6YV0sKqeCLFyLuvptwrJ+QA8eyd8hYBNpyX33rDhzHW0ZKuh8c0tYvxU
LO8zxQAx0lUl0ttgvtr6Uo5gU5fm/8dTiH2A6fE2KUdBVFDhghYfLe9xZI53Ib2+r8wq+dCyvQZQ
w83Kh8qGtm5b/A3het1E/7hSPFPALn1UQFJyu4V8mNo1SLkAHbRJRs8LB7j5hUJSoEl3af1ml63Q
oK0JWifcBXhpr67vX+1lom+xPFCHm7etIqnOBlIjXCdgayTxTEiQiSrrubCIFOBrinyLvihElGj3
LCBZczQeQOqJyWj3LeS8hx0I/7PfUDJQr9/YljNX5bpbHgU8ec7N0Qis0jY0Gfn1+G7y7qrz0FZR
ejT5QkgY0M4v+aNiJJyfwbmwhex2gfwB3y0GGEuBnxKC8lMj7ATNuOpfbepnG4TR9P6QXjpTP9DU
BqP+1Gxar8PqmC1wA5Ia0CK+++TOXydBQST2zBQWK4ehtVYnfz9YbRFjngTnVnoqYQ4PDccHFg0V
jqWq9Z4fXSWrRaZhw0jcxP3Pxy2OjeHhF3Za34wOQmfDagSN0yfRvaVKYx9lOkHXLn6E5izj7nnI
td+kaQC0MD4qG2vWp8wCvya9Lhzz9LNGDBJ/ma/frIgJqFkMeAnoVX7QQq6+s1UEKhwcOAvZy57c
UdARTX8+0B1bdUHT1psALdpXspw+1mmffUSbsLl7+JFOZvyi3vyeX9SeoAh5zc1L6Bk8PAdgGZ5/
bWXZH5vqa6Tipq3F2w+13WnyzIoIDMQlU0kQS1A5vrCgwbhDbDo8Ro6QfWTqm1ZC11r++PPpeljI
IFcCq/J/YEFkHw6QjbBsb34uCBetXnXQWdVOSU+6ETcC+futhdi2YEh2wAMtxp04a2RRATfdIsxH
eiSmSMG9WwweH7QTiCLO+UvgWiBSpIffB57JSPdjNfWbEQywyLqYQjXhPgArjuljsuwBs1AvslfN
efGfVuobhJW8eHyJXphsWf7mXNhUqzg7S+0fnNnSh6TmL/947xIRsluQFVSaCG9N4xyUmkhWE7c2
DDVFzbMyN0NGlA1BomNNHDOXQ6FsnBZH7BONiWoKSZ2K/QSIN4eN+beCtmJ8xvwFuN8fY+gujqPZ
exhAnmGAlaez2ZeNrlcjtTIB9wxCjp7n8Rpnu5wZCWQtqSVQw+oxVBlqdD3dVzD1kU5VNs4RIvyj
T1Eoo5DRMyoPoHGO/7DBR+Oj07gKfvSn1fxLl1odsTO+xT5WclVNRGX+YBHjMoKHIjMKkk/in3g/
l+nx/G4QFWc4wIMHNtfBeAOBK5W8IruEsAPLAh/AXVeTT3IasOOQOCM7E9m/LGaer+7vuPbqwIB4
9zdYwBkqs6viEt+2VnutfJASTIXJk37U7eOxawStNZ81YLLuTUaBJP+xNIzSuGD4MQ844sZj9Uew
zzpKigbQ5Aus/wbQKpdqoZd5AfsKj+FYOWvvQh7BWVWUxlv09nUOtoQ+CMrmUs3aHTqWWIhxXVpW
jLlIaNHXfUignG3nrE6vQFtIJkh0GhLiHPX3L1bhMM397alidqh1GAI0zHDaq9n+0zkzvlXhMO+t
SHAa8lUSiFvSBjjJftGrgfX6win7vpS/IjEs1SxzhmfiqhGPVBCAFCjNKzyuHgP9mJy2yjxxTVqj
EODaXOH4yY6eIgidUY0G/6k+WbrLO02vBngGE94fc98SzdFbI6nssNF1r5iTTexO2vRboI3BOM2A
qxOCsUyJTvIp3aCO0i7GFDh4E1XNk2lvS1Cc0w9hHt+OxgPXg6hs1bXqJgwF24HG1cfJkjgW0xNu
Eea/kL4Y/uJQGfBfXaI/vnYjuP9Yy8q4dvx/l6vGfG2hOoacYAAL8rbQZSnW+lL7hzoDmfxEXvw3
V4mZJr/Ge2yRSaJy9fhAEZAUdoh1FGI8102SBpF73rBGQwDjLj1ON/uPN43cyOWUZ+ubVxOYh1vR
2pEcRwzsto7fCqEIlwif4wgyFgCvHrgSpOb9ay8iF/c80W4G9eYx8TFdiFAfY7bR5oT8/bPnM8Wy
VqZ0e4zNWt9Kv/NvN3/kNYbRk0wtnTVLmhcsZzPTEXYi/R40t/8aheZ1rduQGyXV4we9yIOIjjAJ
YGIpda+qg5itJ8Yhq2G5shKc+jzS97PRpGSvb0EeZHHQQTglA4KOMChbix0d8MC0lhE9E5ZndZ0O
Hm5fF/1gMvoIjIncJkKIO9pbbynbS81us7LW9kRUwhf6WexkbequHJ4jkcHKzLr5YuYOf3wjD9mi
ZJGiEj2coM1taxVx0ZiPPmBp/9MA3RumH3Z44fVLhwodyOmjiAC3of4QrBLZzjoST4cno3UMWndc
I7Si0KLd0HR3ebg0zT2i0oDUc+1bvEEXxvM61cpEG7yJDQokgnH2iOmZ2/B+8WYWqSYe/+Qkpx7c
QB2I2XoAXbCZL4to70MSFAx0cgcxxYNRrL7P5w4JiqZAmqt6QaXV26xdxFlZrbGSS8zZzr/7AjfA
IE16CZxpyS8qdNqf/usyEbinezw3ISnd6Z0iCaEGEazFZacYzsPd32pVVl0A4LOn3TbZYZDqzSzb
EtHyr8FnIEtCx64bgEsNwhqEPN+jG3G9TZxcV3sTBA/2veOtJ6k8PJkNEv+Cdw91SCG9xFRKhTc3
uTA5t5rNWwhOnIFdjSCoFV9m/rKYpKunqw/RB4rQQmrIf//bba2swyFYr5wMoGGjeSZqO6c+vYJd
Zr9Yup9wPYu53bfHKDLL/MZtCnB4lNpKv9wEEs8s1/UHqdYSu/hWw9Xl+SSmgFCOVxNE+a+2cSO5
gcP8M+h9yYeqlrCmQGxaIzYzS/Sgy4n9C/nDR1VEEu0KtfJD3hYk+kc2qwiRl6Psy/vB31VVgY2K
bVg4X8R5qKKTloJx6j6T95cipF2zPOBma2rttnYmnMXszSDoKltFa8Z+8fMIaHNULV0nG6Z1UIjQ
s21cQ7IiwxxZL7EqavY7n8jnvpKiaGRaNsQS1ov35WZf1aM3HHVQh4gZzit7hjj7ZXpJmKJULA4B
f0EESL1PHyww7anA0xRoDFCD/uECPK+gELGbzsAAjurTZSz/Ay17dzFAOJwb5mYcpLk+egLFtWeh
DmYYGYNssO/etsX4F5cy/Yx4WPwNWRBWZkhP85CA61b2LYO8yMtyi5lEGyyhv3RCoHK2yar83S5o
NLlHYXzBoJAOghHRzFgfILSV3zdPOnPS+bjq24oIKtXtrjrfD1/73w0+opWDcstbu7cEJFnJc8WW
1DiVN66MQu6bnFFTEEr87LZKxWjyH6N4yyl1xps0/6rbSYUR9yEPzPADYGGxPXCpqv3uFoPik9SO
n2kkzxSo69o3d2xh681XY/lSK0F4TDYcPmTSyBuwj6qPMuaNG9dpuqcA95Z1ww+k6Fyde7OM41Uh
m4Vty+89GhGKXcCofO9nXaorF2B7Hlgh1VAH6O3yzk3M4O1s29BSNbFOh+kV9BTFhsrfV2uGJcFB
upmzOlAgA3xqjFjfMu7LAauYR/L6tpmlweo842luqXyC5Z0wJe5+SwZ/9DCEfYpEEZ1iov9uLTq4
nXtWCSZhIHNpgLjm3p0tEkfYlOysFZuzkdttG7X9ND7NPzbqTyP484Kaaeoz27HrACAdqQ/2d74E
j+eLNWN3wcaOl367RHL2zSaD7ixs2stQRw0mSrEjMWQHKtt+LvhD749pBO8t+PX2VXxH53nr5C7O
XXTagCDtqZAqqUVvu2Uc03yemVrh5CyHFg8X4kaNHrN0etTq1s87CbYaDDQuMpyC/dBnqzeeoX/N
X/0Q7b6zcAaAep9H/3jK3fmOcjeujCgLkVg1JHoms1ekIMLMeD0oKgEU0GfmBeW2A6zztUjKv+M/
WaKSzxFongPCpVrVvpEn1o/tY5a3vmGePo9JNf3omQn+CJ3jpQmuyWxsBj5zVPFLJDwveXPvHXOf
ZJXrtj144K/1CvdiwRel/WVN1Id6h8kl4SrVuEIzChQ8diJSBAHJEt57nKthDGf/i81adWnQj+Dn
QWz7ZzHLW5dwxw/oYYLMIVfz5r9lWlOriKviwxdbRtlWFg9ntDHeU57WYmzv2djELg7e0puvv9Ir
fq4F+NRd7b9690O5QBTmu3tVyMP2A1ZkOofSTVITbzoKZ+wcqO611Da+NgQ6NKC4iDbTNTrwMAMh
lAo51wPWNdiMgAaIK5E+6dtFnrOvMPov9D7en8lZBfQeRH06jPindYoNeWMqfTJG5swapvpoQaD/
W6PI6zB6REeNtVfpJG94zOcQu1drVw7JQPkhYEd4LkQ689k8btgi7gscNSB/aqNNcAo/4Vkl/F6s
hYi4LzUAdC3CeB75cdJJBUiSdmnq9/VHwF8mxZm5w2/79PVz8tArQf32H2TXlm5Ww/YiyWL6vlDZ
xHCf2KPnnPs+T+CKbEtVO3gHcY0Wm1S0w6n4AfAW8Ef/839gxedvUuKfIRL/t5osunF5Tam6wz2f
nwIirZ/Y65OvSOpplM/rv9oyCEJOMnPxtr2NltTvRr7ePXN1DxNMtSmeagLRKysuctMEwAXyHn3X
L9v0tZzmWIsfXwS6FMEDnTRjeiTZ/Coj88gP52siSkHTWkrK93fp4D/IKlj8X5aAyhn7bz91C+dr
aH/RKsFKCJn+YYANnapBVFaM4DiNM/lng/pQIwALUsf6+47NBWh92FFqbWpV17lhFc31SdBe59pW
SBCEfXJvNZzMhame3GdqOPbqehgA5WpuZj2LGnXnzHWB3YrFeC5ZLGlX62quHemb4MK/vM1dq38k
PKs9UDMMqbIaMY/0JjKJIsOzpFt2taNfOFSLL1xk5xy2G9RZXRqt58z8zDQ1JJN6+pA56gvNPjZP
jy1+mJOUSUXvktjoSFiUQBheB6TBvIuTSuhco63FTY/C5y3C7rCkUg0x+9c7FmQHVDkREijANcD4
RUxLjUES2C/uhLl8d+FXG3lUL2w/FzA0lSkobSYuPe2LUsrSxviIZLyGjOxyE4VDqAYm7jVY3LIV
twZwTH7qqdVJ7K+tocLo216J5I1P3IvSWLKLV5NpcudtFTflTjutzHFGc24pIPtKz/lzfnCOEUwn
XEBMxzV4Md0JcAF2dH8v73x4Zta9+TNVTwSo8AyNCYRwzfvOEVTwkonfuScMHKYii89mq/yOycCg
4rrkhdo5Wkbm2aF03lf8nPLpj44L23C8l0zS5ieQGB/XcR2tB38otSmNfP/lQmE8CE3x/bmYs6cG
JUnwimtpXwJ/ZLbEX7uVNoQAMewrJt3o7s6K0B1VKhE369n66aRPvQ139OGzflPDAg3WTuDwWYBo
cCsdlm6kUcncZvjU+LHNHiQyXagP4yEciAQs9UtZcWQlYpkveKDALGIToNWP1qGv7J9DCUP+5zW5
IKUMJ08UZVqkd8UJmuu5liOMoVJXpJd9PArXgoJQPKVPrOK0D0oKTALFTugoLyBWEYxjFlDdVIEJ
GdNXiUfS3DDSZW/sTxmIhy8d82dMt9m8vHXC77jH88KIFmenBVSwTznXJREvNpZQWSKx+b+F3miQ
DciNHYFm9WtXYGLfPebQM47gxPToJIQ9WQFy9Ujn8RFCGJU+xw3nGJM4TKZTNNf56PvBNJe0nEIV
3fNXYvek7bsioNDuPzB3SWsrMh8ELCEYGbqtjbjgPhMEhIMRsIdnEzzdoaXS3ZFSLkeULCbhU7Y1
98Kbn0pzvGh5EG15tOnv/gtRs6zixbWrKE1lR9sZQN5dnnBHkrBNwBy+Fxc3+8EwYH3xwtUnZLfb
SHCXaXAGCY9zEecPPvI7FWTz53uzbIvnxCu994aa/Jq0xh8Cq3ni4buGEb2UviE6gTqcI/BgCfhR
CxvccVrSmalSMlxSrXuTqu4SEN27R7LdSJ1iNVtu5Z2E87lZqempwcQW1TOFdIhb+QoDQxbdolxG
Aj0aSn6XVytABIZ5xSl+EiDx274EDjXbKNIUn6qwoPG64vKZjWtZlUSmlZYCPE/6cdka+GenQKZx
eNY8+FCl/FOZvINpKCkJ+YXC3A5gxcu0nI16shr0H/iqg5iA8z331a2+JUNlqXbshfjtjQ32eWeF
CuAS8GRJnWCGAQapXgYUWiwE314VKjYrqNCvkycTqK1i/dBiX8lZ6azM+OhxDwmOwyp8qRKqybVe
hQuXkh8KP8vBkD3RC43HghK9u1tootChxHpYz6YP4LmsOApO6UpceoISMfQmKLSYpaiqipjmAjUl
O45QJ+WyJIorWgd5FuT97K0ovddd8cfVRZhi8xSyULZJ44xSEzbRH0fc+BfRvgW4QIqDnTP3cePV
41Rqx+L3LLpXXVCWgyM7829UHjC9XvWVaOUG5tKjkdeQ0J8eYCAxY1ZnSJVE92gEFkibrjCtSRuc
1wfmxfKCraRLGyOcjymn+thItpem6xT9LoYc4H1IpmX9Rcxo6W0wtz/MsRVpbIHWo8fxMugQUwPi
d8gyPhPenzkNQ1E26z6y0LkR3vscjZiHWE/5RGduOyFWdeQoDyzgkfAgnSRGt8MWWh5Sc+i6jCWJ
+hveCZb2VQFQxQgYHvZBPFRA2EjZShEbn+vEKHCvSKQtaDuOE8ye8uThMevxENq53mdy64HYLcna
yFgEDIxE1pr/f8ixj3tmw8tsN/5hQKylXYn9Mur9hQ10lhBn7V6fxPxmg+qGNu1aLqYtHTD0AC+3
YC1dQ/sRhL1HvziaJj/90H0OvGSYS0UVm2OvCgXl/jmpitFk+m/xVaaaAqyGn1p03FO4k1Pb02td
kfTRS+/c7dtj4GIA6KbyV0dk32BlBs4v7YdEe/dIA8LD0P0M0mhowQqYjzlL9GESch6kIKfa4VZz
FLs0D0bKDP8TDg+WtbhqvBthjlQvSCCDLOgbvh1tHZvDaIxmjG5LYtIl1sCJuS0dC+pclH6p+CgJ
NuH7Ts419F3r74PD231PlycevukW6IPPi2f5MNggRnfqw2rjYjVhvCEekbKUHvD+XP/KaqeugAOs
KMYGWYrU0dDsvsMmvW12KYTyyicGfD74ef89oBNDOo7Smy2g3nw1qW8K5og991BQw4tqGDWb1lzZ
XBgWLlCubXa0/U8HkVvw9jLnVPeavXzL6nm8L8HNC3M20rjspD87Zn9IrdBPgoXC/FfnCHzOQTp6
oCKn7n6ewMvAXcgizZLFX0RdvsylF6T/+kuxtdLYfsvmCGVDZEyaXri46HneXPZmVZeWk5zgxfK8
cPn+WnMgfQVN7gGno03abxBUayj6rFrNiZG4Zqb9iygMKhS/BMZQfV0seTFDkwL9NTOZqQQ3E6Mk
4Wba3gIQicz8xnnaNIglVPHIbYdACKoLKV4x1jX+tbZt7VhJrjMAuPVGRpgYv5j0DdM/ncrQWAjb
Fohch0fD8Cvc0tOe0fVvvSCPyJDIjbOouifWH6dn2bFny4RyJDFmcbBXtjfh1OmNeddpHobPb+4C
UnMebmkiFKGwd6Lv7LjqRwOQgibeyb7JsQIZYFLkMTjfjFcl7IQ3vRdsuMYeb1EQCV2Mch0TQMpU
5SSSpIsVppuy1pepTdHqV7v3E5RW5Ws0uJB35sCKzaSUpyRhwxXknSxgpcmHdNi12tFibXA+CyS6
SDEnXCNDGZAcuUyv0Kd0VplWS5czc7j+oeS/7eRm4SiSrJpRfv77G3U9RsTscaaigoQ0wm5I/N3X
9tYYXw17Cugg/gYUvcrSyda22U19b4jM4JFeme29tJw5brWpqr9YzE1e2eVQ34KsDNmCTZF4XTQV
VhJ4HKJrRWB+U1y0V91sfmHN6KCs3mkdDhXL0XVPpJa/PdXCCB5jMexoKUu59Rc4wOVICtd2bmye
UezlYa+bKVjWVCt0xkMBgni7OzWwem+rOwCsRJ9EUgTq/WALdo6HpAdoggCjhkb/KXGdPus/yULK
rYTgHV6NcMLRkSOFkUFz+QkpDsXCweIXuwKu9A5ND7CPBcTL99u/Jhc4Fs9iaSPPqi08l/ffAOgx
VCOB7pI+ZNxxsSxzZIb+6+gYxg9DwumG7h2vBxPgbGv9dTCeD0WWVpjDKu1NrP101QJ6mXQxAFi3
0OcIjRzfoxNpSOgO92voVquakOyr0msRwoMpVVzWlSB7c+noRZSvVDfKMEwO3UfSlAHmOp4ADCCV
5QJIipJJqAHSmldj75BOA9bZqqPDfh5OJbiy9q2COpOewq4dMvUzqUTCalPagHSU09snPy+vEQHI
+fohkRVC9rTf8P6lunBYUeQaTADwkG2mx5BdU9+09kr5J0QvbIsi4GzwZDj0sscRASDGZ2Y+ZDfx
t2nJV7IdXh6TZJ82rrHCNJAu3hquilwCSGa4nUWQ6ZXR+juc4cj0IH1nKBKBL26wjkldKc97fETv
Z8iD+lmI861vKdSapUFjxL1Q5Gae89iEWbWfIIz3ylR9950YPgGNTSTHXLJDolTc89fRvw7GAy2B
D7ClntjRqtCpx1IS+XrEZLKCDpJs6D8XxsomvVqCoFXmlHHiQfoY+cbQKsXoWmDF1bYWBv/E+lEZ
hBtFOkVY10exxvvQiHMhtget4lwDQduwJHJ/8a5KktJ6bCriie1Fkiwohu0P9wcBM1b87JfUTuip
tbMPej2tCXB1TDyUNtys6/Q8n0dGqMNKCtQHSdBjNVLCdt6qquDd3uaTsAQIwxvD6DnuJdzwXIBe
7/EPvfvY4MjXyQNrqpSOVBd6H7a4zaF2vHHDfxaTvEg3OiSqoGtNsP0SArZE3U07OmmdQXB3Yhh0
mRo7zlO2pyH6F0wkriLtZr88R5XH0U/BdXfBuTONtXIw8Nds6mS/523o34QC/m18DDt/UtwVfkfl
A14175xNk0a1C/t/KL6F61KYzoawpbihYiW52WhjW5E5Usg4ajbI8BFH7S0/xm3OKAqbUuvwWWB8
OU3rGGRPIiq6qBSp5jLoROhcwQYh7lOpcV3D09Qx9w2/xDZtSMGBvL97qe6OZNn1Rbx8L+z58R7o
20X6exda5V+Erh86RBlUwT1nJrXzsN2+Gx44SRl6U21DC0BdOmyrZKnoYYaBx18iZCg2DMjZ/n9u
sRheuhVCIUbmdTHsLIl3xMnPj5oswZvOjHoBZlhunQouWKBPejoodAphEuqQMwmmUmRdlEQmY3b1
qNFRlXQGnh5PbtgZw0nz+jpc8/lW5pI+T9QIzLnZnRrVItmcYyOnTC89et0oMKP124wRGn4WpkwT
i/Tc0hadj5sw5JKytjFq3DeI4hIS5FJw7tD83/0FPuFPpKQp+l+UrVVhJxPGUhvxJmoc+1MbaRcK
w0njfj9A+/HWyCPN2APAvMGoYwRNumKHGmjnxW+Be/cfdoEkCltEw+xcJ/nYkp2zAGzngjva+A/c
PI1LtKOPSaTILZ7/pX6UObh66/z4vh+2h0QefRF+XEIGV8X20UGFj/cDY1G7O0ah/gIPNU2fGvrR
KQ+wPMhwVeHrfjjhlK+21kf1j175MgFLptYfhqO5papQw0jFSWEozhWBpY2TFkYwBo6P6374Q520
39sCQp+tn1Ea5LUHlh5SK1Jk9LvmdN8ScilTc37AJmTdQLAcsTLTLtbqvrAQz3oBvYdkp4jDdO7U
kOG6CMyOAuILhvHZIPeNZq8EpHXCAPH2uM4Xv9LQKsUiAcGnw1zh+xCo/SyRiBXfUOIXBAH29Opy
EHvKLe95WeZazb5bukSmI13FDV1Jlyu/xag0qr8t/fZ34SCzLTI4zW3LO6SgWwBoQItkdEbSscEP
wFaCd+vYPS5QrSN0qTsuYtdeVgI8ADdEfyAspc0nyiumlI17upTdC9QFT19xRSZpBNBpJeo/hrG3
DS/aDYv5zKRQ/yqh5JADkmRfU2uBn3tiLLvdAlLqzebhwsgBZdu6JnJkVoakgmA2J5UgytkGQaLe
LcPGi3zHyuoxsgJ5/WV1N4g3gIGDH9ezbRXPtWWbONz9A/3r/9fJnlEXF7ONiJIVbDqFfzXorKA4
LJiQrdI4gqXMp0ibz+T39aznZspoke/XKfzaAPncntryYRvGufgdlouthwdIl2Ml8O/ZAvRpRDm4
5RpwzQkry7IFmzh4B01qjqPhAtrI0y5CpGwHRaD6TLkOztiyVSV2FqHLdkd/ppA4CTr/Apb7/ouQ
3Q6RX0zdva4CnUTVRRIOOKKM0uVCKKmyQUGQb55vBOf76x9mesYnGqcc56p02DYbyfFJm0stFdnz
ux5LxcYtmKOYJXj4LSzViYjEBmytcolED/Mafcs39WxLRhH1tXRlmRAl0pPz0/pYzuCZaTkhDIpt
Bt4qhzevx7ILbzs/EdRv+3Z/Eb5sywvEA+XXv2sjX2hfWT/c7VLQwFao8fSyTXw0gxFO7zbZ6jt8
rW+RlDgF5jNNiHcTH1y/5p/jgy+afRrc8DIjZSclyE700soAdA6h/6uniV8/Ff8y3w9JLrVgj99h
uo/hF2iG74PbFHoOkaLhQTkeVVXJZNPrhe74/fdVX8XEn8PrEgEErFj2OqRfXhoF4R3BcdVDwVkh
9nDwm9V+E8vXk3N0+wU/u8xb2Xr8pG2NHgImCCxb/l1nRcKEkMI7gpA4DpxH3LgQ55Qgjdz1qfik
lLAAzLqHQXwXtxJVYdZ89AtBIROFimjixFk3J5sDu4kiXZXnHGxeJ+8CMt/ItXziAmyXUIMV58n3
dszW4rBkdrnDhq1+dvn5Lwr34XwWKMpQPFPGe1g/PlJhWt4GdMahxEo5TFsauPhrlipenG8cJnj5
MRVWaqHbUBPIF9XZgdpbHy/JJ/JrlwXUqZvma6FizVLHWvtLoke+9y4jOsstD3W+nyAOwRuxlGWT
2rKAK6XayR+d8N3ZXQrWrxd9ln3vwSkcI2HDde9zn9mlLbc9A41TtEfpEZmmhIzDD50e0vRO64XH
gLe+vvUFfsFBj9L+KpwFLCtLVNIA8f/gEJevY6ShRXwDDCOfWQQHe1WS1FQhQ3LjhvEKOYw4BovL
sWMDLGWeH4FyIdydjG3yXH9I/SDIW1IEtbaPsaAggzAgokZAtCujpc4Je4emsM/sSdg+90uA+ao1
tuQ7L07cXo99rglqSgzPqsvrXdgAQnIXMF2ON4xLO2CIM8e22grxNta3m11edgcsElCqcNcs/xid
1VWQbKPZj7VM8s1ifZMAKqPGJN+EeidVkEygI84Mbd6eD1ltk3tstEwAUrWS5yOV1hP2WgRqGpZN
5dSKB/kVQMwmBbcutGvURkeIsqMcD7gvcvjR23k59RcldHFGfxXfSDBdnNzMyElZAXvIbqV64MD6
BVGot/mkF9fUZtN+1t0WDtBvIi00/DXa22WFggsMI0OdAi0rasQW6wcYUGxf/Ko/GhTAMUMZP1ho
GTB3VfhovTSndxbZFqd0Oia06gsTqq1hdHrJ+uAqzWQ93yxkA3qhGaPXCQ2Ns/yh2Tj0iiknu4uN
21DizlnDTlsTp9eEdIX/uRkJcD/9SSPGUtPB85A6H9fmi6r6zkcTyBY5pErGG5JlRaItuY6QGlVP
NwlYtV6jLpLz0v7V7Hv0Q+3wEgkPZuHaNtsSCrWp9A9xmrapg7eEFMlh78D/Bkik+NdmvMelTr3w
zjhF6Hmat5rbmsgqrCWNmngY+gEM5O385TsCxzLUaxw0W8HUuR6X6MwZhAIVCb7bX1qWhUY1clPz
XtS8D2gt0pja4FHxoykscnORpEU7jF5zE0cm/CEu6J/994FhjhZ1FxwzGv+fC6QIqV+6dycl05Co
k9r4dSeeiV3CVCjSri3vXdaf5Hd2sEGK8UoXcWLjN903eiU0xwFGboDsUvYK8l/QOao9QRz+euV1
NqjCeWDypt/OG/SCQ1fzKwEFx2zDdLGHL/U29JnXUFs2vs2PmtdIpFdZ7zx3YtAlovbpR5KyGbPU
11POAHdBwsJiDcEaJokwJcpBD02BfvyxS5ZeL4m3vBKSvYLV/Hz6x9zQYAlhhMn8r8r660iE7Zc+
26W5sFGC5YEjeSRbLrJoi3+KxZoORE+xo4KvkxV78XJofYYFzFXusGw5xab/HIBiueyW50hjWrBY
VGWZFc5Qd3Sp4dqdLOmEBX7LWbzVcVrfSPDC6rR32uVJCDLL8iuA4IFD9DlSHw6DkUg3zCpj5mLt
nC8/K7TsTK2rcSZ1RCPircDQs3hjDIZXZp6TUzzAtFXcSMYiAD0aRSco37HpUmxLDNiK8XxETkZr
NWeBZpYDQvD6seiaUUZAX54oWxV5VxoF7cOkNsQoFmsNnFrloyiB1EBJ7H9sEU6XKQMDO4T5tCpb
SVdBpt/T1httw3KVahlNB/wDlJMoU1Ovx5vxWkJk+sy8qflT1Imugd1dhoTjNyDl2v7Evv/K5UEL
6RGwT+ad5WDAr18PvFFghbg9jameeuZYkDK2FstpKPuSmJSTPrffot6Dcx0TdO4aBs3JSf03HJLy
obf01O7APIy0kXk0xKxydLqz4eUho3c5aPOvOcKfWgFFFZ7HBhLzI8XF+VM5UTYU9awc/SVlqljr
b6ODXcsakKetF6Gpp+ApjERBfbzNy2Hh9hr90q2jgXvIBhkUqo2Udy8GI22cO651mF3yXd7In1EP
knFVE6sYwd7mjncXSuuvVHXT72Q1wICibwXjB1ocGdwO0xOpAs5gxQLjmrpYVGidSEwVqaCWqIcG
U+waji8l2fOIbsjRsRESJbUA/EnH9fmHcKUP2fJg2P2lnmFSfYg9efhVVBV1sHJwg+U7uiNGgigc
cS8UH1cmtplmnKGSJw0kO446cbd7e+xCRWkr5ON4V/WDmU575WMOKu4ysmVXuLidnySU6jdbii7H
H3GMgLKq0cmCvVuQTM4dZeKi5Sig2Q/xrJr82u3St1uqTMmd3U+7iYZvi7ZTW2S4JeKDUJXZni0P
n4VTdnmMueyfsqAY320EarI0zie7cTyQjK28jrW1kqKRxwV9SRShxfQ8jZn0I29fAjhHUcbWKMnH
MDx1NVDCdDC7DYfOr3gU6LIbD38GOkJz3Swg6uSBmXQdZdrQZOPxLZaujyMe8IoqmkI0PXPiSYRK
thKFpiBOmXCBqWeSQxJpbb9+7D5nkRrNHe9iVcOKmkgA8Y7UYfJLvl3tovG8bekmUKdXp/Z5AE/j
moKthuanjC6Ce1yn2t2BiYKvVUJ2fxQbG252IDVTBou5ujds+WSQ3mnNdU06h1i+o1OXQ/QIvua5
wqtcM0Nymzdgds5+artrACbabgT07qxQnrjcldV4bKGEM5o/SqdRN6EoUlBRFAXv78qo1kMVvDhp
p2QCpBbOS2vxTb3L67Bavd2QEitWKLKgFHLVmMIRIgJbxQELx82oMfewNHgXSiCnP1JLvP0uirJ2
Pq+pSUCay649xBqUykheEk5qcY5rPPNDvtHfbDj7R3VW4FQDkIL8rljrhsJsElHK+9DZZqSRCM9J
T9NsQqaCUryc/ziGTzDMbS5bmS8iG2Bt3xhvBjfThI/81m2J1r/IIxHToGTlFxIsIiNIyYG1N/d6
IUWbuiJukqxDFSSjK8DfWGToVawLJHXwhPHjsA0bFC45Oa207I0G0klm+6fS9wFl16TFBXky7L2n
luzTMtAfI55YiEQenHumdDDU82b/9xeCHq8DLQrbnSN4Ezh+RxcJiTBZuXLQ9nvuifFjfyrut02u
BILvG8XC6Z9JOS5qu6AoWJ/IKuFnVijJHMwB4dT287xGXkNBS/V1ZjhPM3YURiXF85ZffmNAfc91
egK2ghGeqQCU7dVvg08vv9H8i1w2NVHSN69SBVLUBv8cRZus6Ar/pe7B+6qJQgrO3Pu5KM0qvoq4
wQHlHBzCOp97qdlrHxJsjYS8JpeFVvlitpdi/gxrESTy21syCUVN+LUnjI5Yvf8orriFcdhVDr6v
lC3mIdA6Alq3y/aFzdnMtCsly9otvkxpcD6GdcBHJvTA8tSxb9V7QsoNFt0nQDhYps+9NB9iJ1y/
YAAk48YfDuSJw0jwq6gA2HLfe+22Xn+UxyqT8duZJhOKnvSn6m5M4C9On3usNhl3dtQ7sYzRhP95
Ie8++y0S3L2v7pa37f9qmk7sQVv9vMq6xjqi9d3GXmWqzg3ZcwAffRP2kCRa0HwSpUIZlwwZvT0h
890AJE+A9T02RDnVmMoIs4uJj9aMLWFaobnrMqT3s5AgGiSP+4p/JNaOnxJ+OW/0NlhHSx7peYaU
Aqtgbwx2sXlbh7SIhTG4ZDdFCexIBs9k+GnMjQ2TyeoHiBwwhrhjyiqxoKv9zJNDRMdeGHd1uw+0
d3N5l1uUdBytkdeQugju2CNd9rhDc5oWTcMPbkOdxnemayaTjYteS8G3rL5LUijl+GAm8O7v9NTi
IWwM1R62wdzqMjV5nx01NTkjBncYMU9z1PUOh064SXeqF/py8csL5Hjq8PAt4l+rXAAsJVfx5Zez
fknSEdJCDx5iBiM1h5tD53J0vHdSiKOen/SH4PV0xOs8EsUa8OgGlfuCxxmz703VV6tyQVYXFDjv
4gIzxrGtKxMVCSx5dzR+AKvA2f6edtIfmLVUOzFYZ37aQJSTtNMij7WqHtFGxSueyxcNo72aFgP2
3rMi2pKe3LQ/T1U6079GkrDWL9YF4Wr73mM9PI5IKopprMcWYkIl0/xPlYt2jaq5/muEQPCxt2US
nM0bzbc2pg9mUyAafdNrCDwpFsHFGzBMuqX2wlBJUF/N4+MOARUCysjp0dOElNpptwFhKVCl222Y
7tJd47orljoqD4mj5p8YKooNEMHck9CQvf6mGvMvWbNL9jCsKbBbYrlXTlET1a8PSpBt8IaoDty5
EBI4D3i9Vsu9OcId77z/giaKyk5skr8zRZ/pZB+EBYJRz4PzIFgrylUhCjXfND2tXvZuyZta5quP
1U5mjjomJrLz4bptWurg3NvIgFm+q+zw43C9yHCqnmC2LAnuKUCLbFYpctlG67mlvnm7POg1nz30
N9b7xfLP6uxyfFWL/oDeMrZqRq2NozPzpRvJa1g3BeGCD+6VM5vSHKwTWIGRU3O0Jaf1xDfctuMD
AOmNozt4stMkW+aAroQw1iXMEYk9MCBjdB/SBhtf01CO5PRoV22RTC7LauIzicnJvU+Ug0iRhdr/
YHv7ueLLRvf8Hf5olKELC8edBSYOIVcFMx7xBE8FDNny3Hd/Glp173xrooRQSHMEpiUWTfCVv5te
0Ms0frjnS1HFKnQp4Mt4wkAkOcVzrZ+SL2p7CqxEgBefx4c9ICc6/Ti43sxOi5tP9V+Bo4il8aYy
wLWjbWRrhvDSbQn7pUL7LR3DFikm2UHRfcNKUEiygYsD1AwJttoyfNpnho4uw0Xx/uIcsT9zfumy
Z6KlUdkIaVSgY2G13+6oTpD+ihiFLo+QdKu96DbE6GowOzrEM+MPOZB9aavuCkV7XEz6dUFybEOJ
HLVXE2neMY0nmyVbhTYzEB+W0zXnQoor60qUFbqHSn15WhNTQ4uCzKlK/mofSlFWAHmGGN4wPb/0
DsojCdjk4SshWWkIMeTVVuGf4WZiDwt9wjpJ90U1ktZNLHEoz49P7Afek5K2JH7L75w+wnpHG69w
WIjwmfEvuu4DLaATRFx34RCtCf7hCWRm3/JOurLOMDKuVSMKzaS0Kjp5F7TuHa47gN9JW7+wRmkm
hV5tpIKr/ct+4D4nuj7g3vI0qLHM5p1ddyaBbBE2H4i5vyFJETXdC8S/wT4thh4gjtOdxqFQqkqR
lSPtjv2uDAW3NUHEDtFKPCVU7nmYcWk4fBUNoe3WHUT1fmDfL7J+xp2nYMR+UmDUL3X67C6RdKs2
VpRGEPdPcoMjMxLDrRyGBgpsu7YAPsUPWeHgWQVgGY2pt9ptL0jZ3HEEYoigrU5dBKxwxEyQVtRO
Bp92CdBSpH6G5VQSeYZoMpZBSucw/22FPy6XLJFybQ7z5FeCPYYHtTpCymjPdTHsRI9NBw/D8uSu
2KUexDp7G5AvodUP/3n9J1kbFU5DVXgyJy9H52m/Q0S5WjOGZ19oxqW6R9plK5BDe/GzLnrFoWBV
2LwnJKj8iHwxA1RCC0NlP6eGvwCjFkfnlQ6gjmVKaoTDUzqb39PuZsuV1M4j0DuNObxq5tb3u7Vc
85GZ31E1FwL4YWV8QweEE0uY1B+yEHe8E3N1+69rcBlvpKIZoZccdXmB5sAGuYgHpDF07WFXLBox
KdG2hi8K8dHrhcEytIODODUD1kPHdxONfhdFNgNnw3zLZrA1123LRF3b1Ufzzpmenn5TtevWpc32
8sync6Fqe4QgHuCiyjQklP+bUG9iK88GrG4u4fZMH+BUzpAq1Zz9IH4s4cY789JZU6DmZK21Emzu
fmXc8yLRjBmUM8R2Yjui7wf6Kn92xS+MCAj1LrIHWxgDcF318bArZRMi/YAhMS9dA9KrlxD9dC68
Ot+c1t+9ors2fyxMrULoNrI4JbGBtwpcvbJZAn7NIIsbjh8u6gnUmMqMyadZwi4Y/9h7S6aBJA8R
+g7usfG7CQEUasbyNYrp0FjJ4USpE+Pfq0R+nxZpWC89u34C+FPR+udrNHIIzMmuiWuwWlnFcY8Q
iNgcnC5138gfuEcAevnMZ9tepBeQNmgRJmkY9dYosPhoh8Qej1NRTjzrSGnXun7/dE97RPXVv+bq
y4b/gWeuHgKtmz1SugTqx/oU8s1mCzpQumnMbc796DOXYEyu/S9vWg5Irj+akj8XFemLTlD37cic
+rr99lJrl2IL2X9EqcCTAwPOCcSEXNwRehTseZzMl99lZKb6Uuyfimi5SwT4MovpQC4ckonO671A
Bpt6GOJIzYHY4JHzl1S84b2CXmDtF+mplvaXQQTdq8RdwkvajJfjckKafBI6nRoK6Zvp1HaKEgiP
OZF6BbcsIlGIk/iK8dC4ar9fTOL4Bf2odSku1UjzcFHItrMhq7BC1d4HFanuTnosPDt9ryiGm8SF
UDWrSI5TaVXyTp0kMV8nz4n/Oe0hJmVZmS+cy4AH5kxjthBmQWYtkwynyB6c7DWkgEGGz4F2JoqJ
caQ7d+g4R6bmjtuxh3X5wMlqMJd2Q2VQ2r/bbP98RPrhHzG0M382I1OyM1fnjL0/2GllzDckWyux
bme9UY9gEreNiImGOooe/WdrOQ5gWhZmrkB6RkPAhQVbWh7qYKyJROvCrt1e0NprwFio5XJU+45W
uT57JT6E/gj0wG8yDtxJjppjHjzpswYjGONDWCgyQghFXtzz2/zVD1meRJJmXSQW4RqkNccUOSrG
U+umpwNifLvzxXWZ11g8zJLF5MvlCFW5fEeD83HeYhxTBFqjtTpmtgOGCLs3P21YuSC5V/vC6w+6
eNAjejiCIfR83IL35dWb35dB0DgA6eSVqULWxWA0d7smOV7bDsWF7mOhqL8dqI5d5lg0kEK5mmmk
BhdcPTPCOdf8siyRyTTwS0phKsibOWpg3eCDm+fppXK0Hli+e922Mx8ea6mE0UhiTEnBckylpOzr
CVGx9ATiRMBmXrEHZhaELmr3W9f7xkMTF6Vqebg3K7F7QqQkiD5vNcpqJS7a7yzlBJ5elF6d0VCE
Q6i0zdoC6+H495cxqe6iVTLArQPWidHUTqC0qgjC5Id6ybV8ralGd8kQl67ZpdyzAfAgzmV8dCQ4
K3zLOSmLFqSlZTiC94+2Wl6klfxrjyUNd4o5JqMLew42zqa8nG+SlV+Z4CnAims2zvJ2WrrkodDb
4LOAckdFj8MazRqNe0BPQb/MO25lQ14jztXV6Ku1vbw8/8z428Xxy7aHEhQ+Qq7n1Yl1QtgFvTef
b+ftD3LbYOegWY4DYLv3pCuEjdLfDnixz1st7tOd+CvqBVaaGUGcTN0QHqINBSW4maaHWBWT3xJo
81WFXKU2kKAL5CX4pYgEfTRvVboanLBP6oTUNnJPlVWdLfl1WIW+llpLXzYjppyEudD2YwTl+KrP
PWu4drVRdP4ZO8Fhv0gSOOjyNARfHLaiwQsiZfY3qNX9lFpvPlxRnm5VNP035P80FDX9aQsHrUHT
dFQY4ROqWPC68XHBAItcRO92jY4Czap1iGz9MbGtYaSQuegRs6nHmRGiaL0TDwGToj4Fo9/tKO/J
CYt7fFbawY6ma5tcjMLwz3FK/BKAOBSb8kOQFuwBiBLHstfJJE7ZQ6NLXgZWDEWfIH7fRMFnyQ2F
9RCZN+jor2gIb2l1o2BL6L2ZaXY2tmzy+u6QOjKVt6UZDp7tarKPxAaBbOwT0k5+vOf1ZlLBBD4C
YB3WcJJi6RaZ/qCc23TKq7HWrJAT09JvWUh6C7Y3aGh8NKdIdbp6WJpO5uQiayeVZGQZNNoX73xE
igadMte4gCCzbfS33bnkFViJof23VnUDeuTXR9pEbs/HgeJs+AHkaXYfrmHsETenp/kIuD70NACt
NyLzHkgWdABOhV5CF5LLZkiq4HVFYZvB0ezcxHgSTFBWc/1G9UNishEFM15P42Q0dXQHl1hfL7Gs
2Qlp3E6pzNHMpcp1Qr2WJYxnooHdLx1/PFaVj6FxuY6fWxmkP+ry5RpxAj7VVzt8onJdCO4dVPMh
ndTW6QcdTJ+KeZuGV9UgItKyiy1rd/0N/pos0+ZZVj+Xj0vmccFCTctHdLPi/kejsaKqJpglzCXw
qsBxMpj1Aukey4RrRSBxpbqWE/fMpK2VE46A9YZpwso0DgUF3p9cZKnamN0P8hOJxFj+c0BOBwFm
Pslo54Sq9eAkEUaIJ42ntpmc35EGdyabFxe1BGK0IQoeDS3BgQbJUNzyShlTa6ajkALAv6sUb/IB
k2y6Ve5l2w5pU5qm/JV90D/3cKOLh0pe9/99AY/09zHHOGBz21C53oRB0Zay0xSmSY4ZLvM7mlNh
SSEa6RlIVQmY05wAr5wOcmoiKdWGW2bK5+roSBtgdtL/PbT4gFsRmvCf2+Hs4DPXTErM5yoKNzHF
Xa5h4oDPNthJSgY1ZcYA9UGCyUYZPYSVTKynBTTVB+TbW8z8AU9aFA9hXn9XYsGwPTiAeJsRK4ID
coPfZa2kzqoIDaospKUuXUqyIefbYQRKw80ByXN0AnrGktgbG3bZiukNK21FdVitOoOAvZoS2TY8
dq1c9Kgj1EzA5fZz4TtaYvCszxhAAqvC9YgDVlHYExGQjAPrhSho6TgGLc9p/BhAeg1001TmS9ME
rLIEA9Y7TgWWjO7z7v4v2MxTOc+tQcUOXsrYQ0Bw812T5pJPZc4Co8ReXfcV6OvsVdMb104J/W7k
xMtcAH8tYsPEgMrtLaj0MRsrBLD7mJ/lYmhm+vczdI0HDqlE08kc+iVFxmqtjdHFvxueoE65DLxX
4Pd4cZGe0kKZdkq9NWip4s1vMCDj18EQt34EMKB76T+blQgmWKpQLzyJqZlF+DwTAZ5yIA5+g2Z2
KP4X6+2reOJfWnk88S+R5z3W1D9dv4Hm5sZI+wfHMZd6Nzr/XNynKOI+LguKgcZBwrPO19qdN72N
/q8jsVgzVI+FD0SS5oh1LASJECraTIBpw1nMGgp26M1+5aPo6tdRx7i49rtPv/0ourxEJG/h6ytr
5UaiPeLw7c+GPLa+IQ7zVTWI4GXTt/S2BHHbdjUX8RV5IQ9ZF6fvvFcOgSSrFHOcsCtvR5IevKDS
zXiMXKJwNClon4vHpLS+uSzj/XOZ53p6dcScuEtBpfpCdcLowUbHURPmLqRlk3aOIAeWtDGokZqI
vw/ieUkLZnoikqgLNzRDtM+W3EzhtL9dIhf0bxTGHqJPXHkVcwZP9Z527YYzm9e+Q8NTuR+IhsLY
LKjG4tBAyipto3VwZC1PSLf3RV0Ld7bQsGrKU0y8O8J8fBZ7vpzwpEAsB3Gs4CviA+u5Tch4WALQ
6Wx2dEV1ZaiPcp6PPvtLSbsvGKXl4Y8XCa8CF3yJa400FBHWwv/L1mOFZKnQM7QI2x+hLhF9FKSL
yCTdc/ju/SrTRlJkvhNeJsaWBnqq5Zh5XYeJ6rbSlvGu2hA34CQFpp2zX1hFXJ/2u+IgbR45kFkj
7CTi8AVXiGUq/Lj9XcYcgetnztpSDO6NngM9IUTuavcnYPFARO+t19D6kyk04+64g1zTmoQVygFM
r7HUOlx4QIb5Mdxd43jeQF2cNk4oTjYkhGDINolYrs4Zb0srHe4JTX3t/63uDIWsAUkgxUDxQpj5
Tl1sw5MBJUrvdMQ8BlykvWluNTVAgTNuQ2DqvQzxgyVvzO4LcSDkTnstF819U3bdFHoTHKqx+WYi
sG1ZYTRhYqIiRBT//tPK1AAUtgXFV7fUnfojqmkm7gwOleCckW5RIofeXCo60r8I2x2XVLT1hRbZ
cAcTqUKsUkfsnYWVMh50Mu98jCl4e2gum9bravf/hge7Ztv/K8609njvHKUGhAd7fRVccdVrABCi
8NEo/gQ9FbENPLmomeSPdxhXoe/n4dvzkB6a1QTXY4eS5HjACeXnmVKYbfP7xCKwgsuMG+7+6h/a
GNg3Y1DncKjbbHDVGsFiZK04hrYU6CaG+7JAXqbI7J4PU1EVEO3VeA1IQ8gwqp4JevTOwMlpH3PE
FvbtHM3buIK2Nz3psLyPTthOEWN0CURS42t5jegG4uRzE4NQGt/T3QD47dtStXElOFNNwvh3dONB
y8mu83MIudMxTngVTqtH2GHfCPz120oFnoGxGI0YY9aqXsdDbbV0mXUaxMf0g2UksJozQaQ+LCfl
lspKAQgYYZYWjiowTC8N9+XRWO5wWYWin9G5iUo5gftNFzO0nkiWBSqne02kjRTsk62DGe2KQs8j
3Xj2BjMSkVoMxcYNEWt3g3XmFwUu0PzAt8B8YWzVUZyWMhzhwCDBk+esCXGkE3truiHZ6ilV9Mpm
xgo/GwYNkSSiZlbpUZ5DH54TEmfA85jLFbMlvUDsHCemzuKEIACip+cvLxYZCsCoQQxqKHP4M5hl
+rHU3SIDKIJ2Mo46fiRSlkVq0D8c/4vpAiiqHRD3eiKwC5VonYcKF+bXm6ceo990/5Ft8pPL70+v
+rbaX0D357Jo689IheiG6JT4VkfQgPw91Wmt16UzWJQgQUApqmNaJ3r6bSdqpY11CgmMnNZa4aun
SsOD6xc5X3CubUNI3m4vBJ44IFhFzn6iBofw3bNUYxniEO2UBxrlNfB5nHE9AeNemjZ9lKzz8VB+
yZOZTTf3C/oRTALvEeZndzxgBYB8P3HkLippHdjUBcNQ2SXomph0idx+FwTahgzq8uo2qL8OOMxr
tz1R2GuweOywMja3b9BuZWjpsFoy4+t679aby/ncr3MqHNl4S4UYvID/1Kies4mpcue4tN8DOoVZ
DqIVZKbofDOY8b9Hy057zpKPbqKI/JjkUNMQVre6rCrtk/NOXXk53I8EIaFKgtjC2V2SvZ9HqZyp
tcwEwTYZffvqZ9btPr7A468NSWfzG8SG0TtugtYO+N03vUDxQeGwsgu+k3G+GOmzvM85Z7E901Xv
SthOlqZfZpvbJYfieUvWBCNeq8qG7ETUcMcUSlO5f3u2yLOJQvzGUqC9c4lq0esbiA6x20UZRidS
su3JGUQdvfLiUYjoD/VVPiJRz2QN6pF06R9jgNnZ4HamIaZncHZLdmuvdPX3rGTDAD8x+rs6x0ja
6qnEn2vhaUBNt27J2fk/OL/hDbojuw5/u0zsk2BfNgeF+bL3UJ6F3u/WdwcIujZhgJ+aq5PDssMw
3ky0HD+mcXSMDTqU0IJ8AoQufk+P8Y6ssiWZDqhT1ARf/8cDe5T08JK0EQIEKXrtjdMBmJ3pwy75
ANSn6ijHG4MaakB94/VYkbKbV9j2M1Ag4nFREXmpboYzSO7fK/WFEejNTqdcH0yPoFMLUpyN8kjg
GCbIWV47eL8p3yoISi4xjV7h8tzP0JEKVOS1682n3poFsWUv4ruqqv15SzxATM9yy7vh4Kd301S6
0AdqUyvXDABgbRfBSfrs1xdXgOyyiJqjjywNADUMskD3VA1XnuJY5DMfFm/PWmaFKFE+o648OObU
z5uXbPvImWMtqFiM9lW/o8nqg6K4WbssKYLduTe+zrxeYiYCfVtDAZ4bl2EkkWomXZpHQMhCeZmB
gnxLPn4lIbq5ymLTbwKs2tGgpd++nLJwhtzjNJFoQMw8sBMwftTmqM31F6DoWHXQEIivDcRMUXCl
Lf4BeCc/B13cyFUCXLIN6n0cW6xzznrv67iykx8STIXpOKp1Bc+JTl8onh3Iou6Q5oG2F/O71uZj
nysVMNIT2OcELBrutUNwT3jj44krgmWntN3baL5/cWg8WoU5gd4TGbiy5+YBXXSrahYERvxblmxb
FF9XxJgLeGpPxKWc/8LdmVDQqvbmi/wa0c8r6+YPTdb3Wu9dSsLbr/dcaHsRvvfPDP3d3T0uREAg
AmY5GtEimJel3P8zhkQXdiVkgXaC0m0vVqhH5FrxjdCk9JJ+ZnRdMi9kBsaBBJQSSIPAaFwe3+H0
7SmvF1G0ZZhorTSjIZVLqATZYuI1XSRsoSQmNTKWrqvNg5ofmmkKEk2MC5y4yvgJkPIkooc0LPpY
Pxb516FQR1u9wk4f/9vhVD1wMJgVC2IZ9HzyKxg3zVhLsv/lPr99FRsiviUNfK14JEirjtAZwQJZ
SEsZgR6MefgClN5jMgk4IjyUHgq/RoiJ9ndlkA9bVT1fsoSFEDFPMoBJWMetJMKvacStIWmoRpuZ
X2GTsbbvM7v2OIpJkrwbBJyu700t0T+ppI6PYsqQYAUw04MKwJ0LgscnMtxBDe6wrOHRv9ew6TAg
xoYngmjDaCM5G/Rd3piXkHzCJJbjufnyrOm1qy9AvxGRETmtCzk/mcnWagJIxQshsQVEnWBqcVHF
Bk+VKI3AuqGaOY8ZU3ySdRQTfU7FRposR3Qsm9kPwgoR9QaFeKLuYEyqb3DfbG9A9AVFt4pykLt/
GhxpOHjKp7kbxRdWm+4TXxpaJHXAdC7YMD0D8GUnwh7P36E3mxOkD44Hule6Ksf5IXNWdrKPi4I+
WADdL2mTrCBb0mYQ+P7tV4+66PmSYaf7Fjfyz6Q54ZLINtjA7VFc1qefCWppR+oqbujSYHh3fNOg
45JR7KQGKY8IEpCeKYZCkLS0ykeSuIwGT2P/Ozpa1stMG1QhBQvla6PsgbdqhHcl/0bGUq7GEmcM
MkCGQAlmYNC9M84bZLQ5Nb5V8A5He+UTCm1ZC34XngU/dXIXEcH0cskAe4K2BFv4OubtMxYNMUqN
E3ssSuP6Ovi4TlkN8SqxQi8uBchoHMrJNphqN6tbp06mdps5owmovAWpZrX0J9LFKc+z0y1zPM9R
d9DJBJ2us/3//u7SxcWYNo6BlzYTNmOJnSnFqQAx6TkoHQtcN2As1NxTHcAyZS7R951twcyyuQGs
JHk+rzHxdMwrf/RwBSW/iJTbB0Sfl13a0bad3sW8t2mBonjetgn9AYbMsW54ncfHSaoc5if15SR3
SYLzKys2xDuWi7nL+hrtnU+zSY6DfNw8RKiDA2MMaZLIlQ50htYYLMhBvJAHpa3+PLvDjNLKgBd9
06gMwq6wkjWkS40yhIc4jpuxxzI1aUr9/olI5nH438zV8DujUdef3l6hsskGvBDyEHBL3Rio8vmI
ugWFYKKEXVrMKHvHt/lXnomb0MFxQsL9O05SxKSTI/Ajx39XBKEOqYxC/joo2lV88wA8OHahsgUR
4Qbs7n3GbUOZ7RxU2jcAEQ1QCk+eQqor0Lj5uYgbQluU++WoqAVqk+JMfEXWCCw2N0g1EL1dd1uc
i0eyxj31hvHN5uBs4mPy/K0I7pDmdfSHCaOPZJn6arlvZE5lqHCQ9FRFEJkHjr/+ExtUxXorlflJ
W+ISNDpv1gB9qhAQNnqSW9XucDnq3rbdMjPPmICUS/YVFhzV3161CHup8n5xNgSaSB6szk7EIjsF
9JeADgSaxafpkIuwd8nEzCBBn/oV+2aZCje3AU+OlRV5z8V/yc2RzXbGIou2ywwN1p/WidbjVEVt
QfWvvTkT3B9lbzwolJz97/NXOjCULOT+sOmofSHB73B16iuHrZ4+Q5HbVeqf6DzhJu8lgx7v+zbJ
2myIPhYr7NYY0bka5Uf7KHTbzXomkIIHh9Lun63G7OmQi8V2ePzlV5o985jVstJscggiAVZPesRI
ubZj2ghHG0ArgohkUfJe8KhI1AQDG5HmWNmWtcRUf4dw7eShZnyGT9p+8TIfHWnbNJ0TvYNZOXai
icGAuPbW0+3s47o7jMT3OOW4Zx3eRc6Ur43Y7fnYfObS7Nk54/bfufoKi7T3drDgFn1nqb2dBkJY
y2c2lwW2UODusX8zcdtQtZHYYfCjMQVQUhx/N6fc4uWAq6sxj0MUOQ+ZS9ACzJ1L8m/CpOyfNUrO
NJlPKzCjUVoIWuDupGZ7gxggzyn4HOpHoW2qpk9eWKSM7jnN0IBceEHEuzZHT68XJvjsNGTc40BG
MBQPSSU4Ra9cfvPJYC1O0pYCl75uY2CfEVrEHyH0a4AVJJ6YaB+nsFurUlMQ1NT+RJnI9WN6NXBE
lu8BqpdeS/dwGPgexTQc4+cEkh1I1OtIDq1Au7rc05j5v6CeE1cjfmwYmeAE2LoBI/jwedYk7LIb
Y+G1q7G0xwLLagxYVfRqSKE7RCAfw4zek96QVucttNsDxoVy4xwH56FUq1AvI7lr4MjOBZ/Lbk7E
loJVjmeJBIFwCtRV6o0lvYBJLVlRx06kg7KBDijowiYaZ7N5DSrOf/28jOz/qas5pfhZfxaiuoOX
XsFeHYMuEvvMITw0ZgTKgIIA3nlrDeaseT1RASXaku6h4FusR1EQB02cBWadJOygc/mF/SDHL1cR
xsoTQxO2P42JAqgvT2+7XNuO7uG0sFVvBT6StywKMoeTjxLYwCKSmP1k6GS8CfEpPhUS0CLrwkTi
3GTSRjGsLuoDbtOxHZSRqSn5Wx+SlVBMWHAlu4uFOkHP/r2aUWWbasuF8/sjtvfmWIXsi7t9DE1y
tC1N2tzd2rpq0aFNJPbqHb10bjyFmLO5M9OJa0Y7UTvz7pThkaZtBNcbFj9DimKHuJZheSFBDS8T
LsGpKI9MFF/CvNsde69W5EHLX6nxTkhPEEFse0MYvbXMJ0O8wO8ZVfbnHu1OwssburL7C/IA9Dfq
DUJXEXWLoE37oBoCwzSKlsYxoNUUF5sMDi1VbYX2gv4Qh1XuFsUd1B6qLjoQ/AelIOCitFG1QrsU
2WmZtOVVD4oveMfLDVZ1LpsartOVg9J22Xy+x8ZWlnWPcypZMlQ5V3tgH7ipqedMiqQLCHFzPbmG
MeqEcksGNoauxcERLx2+jOPnIeXYWrIem1DJUE+T/nFBZ11GJaiPM7I9xTPmrFH7nItspQaZMKTb
nkCh3VIoRJqzg6UKJzGtFvAKRJJGIRoZZ6jvWM9Fq/ZxQtD7gP5GqqsYHeKdIBhSA2bqT8HOAKgU
WPo8UsfU09PzoM4OF/w2m9fDYkrt4SN5GtIJBHfFboVMfKwpzGcX1NHdSgqBYXqdos53BG/l7ZRm
50U1RShJgsALnursP16pGo/zaSXdxj/gRtPF6OHbced/gHxeAjXEGlgNDnix+1Bg0BMwUuHKkBLR
DAr4A8S36TVlR9hzI0cukzrzxkzhEuLB7L5/jW3GTVXgzNtph07pWxG2JZqqI0CjrFf0cml3FJrz
sDf+G/8vzMtYkNxEr9KXcuPt0Gn7ip/fm+i41zfdospHzOzJhRp8WrefMKfr/0HQ0CYsc8xLGXLk
hQMyU4Jl3AJWoUHr4QDVia7jLBiUO5289/29F6hqUl/BRu2lG4uTxU6WJKOJLcjgNaxG9HofpV54
0/xqDaCEWBTnkFjkTrFP6mdsuoBStYT8vaw3+7AMTbhD7VkD5QB7ljeh52VaxrGJefChT2/Fr73p
J3MTYkisouI60qOgl1S1eGqvXWp+d/rYtF1rywqcXDP5G+D3vUWQFcXtWgNN2vocg54JH+dMM/p+
QaEKtczh0JiM6GwBREehMalP17zjx9en/mSJuXsX3aPd8HHptuire2NgbBRPWTWMJ6eu2H9uk9Lx
mpZJNLXuqviWn/lUlD46DdExs51E+iu6QgkfdHRthk20yruyENJR2OZMUpOZtJA68Bejn/ShbN1i
n2dNjVh9EO89CYa8rL+ccnA2nxUgZyfT+u77xBg8IYRLvaDkU9nzQtDpoXZNrnSYYZkWi10/ce0Y
Hd62R2R9znMLa3Pzh36n6OOIaN3gUiaXx9OtGoyPoxKZkjs1JWSLKF2ZVgHC/VYbKS+WKxk3h1mr
DbkvzM0EOnfdyCBwAeI/pydJYT90bbP31OUzQjyqprnk3qImXhyHd36i1qJWNJhbKuVbeqhMRWHf
bu5NPfQGOxafbTFEmqNbnS4+4x4RYHSr2dFEPw6cu74aP8Yv0xgS1G1irMLLEhAVMB+3Es1IKT4M
8DLVGybAXVouoOtX93UXYXatNlnPhzIgOXqzNxL+8yMZBHr1c6WDsBhXI8DlrZd2361W2f8ohvQA
nBi29LcmEg/VfZljGNwH+YWuZ7ncKsCm4HXtXCFiQaHemzli9Hr7iPljzK1pZmO5PhB5utqKy/Jc
2vt3l8Zen1DtYHk8n5/H2RrWRB6sZ4uAkM87ndMfmTOFtOZUOdiKfhDI8y1ANrddCHQhCDIoeB3V
SZSVRMvrOyI4Yqdonm7+48QQPaKecLV2B9LCuZapIg9YvBziTTUnR6w7lSjBdBnsNQNhKw9ClMmo
wTXmyXVPvfgWC92lMw10mY5n/VPUoJGoR2f9RDTRqXmJK6ikz3jaBBaPv20XB/RtIZpjlU0sjBuD
wl/SG5irdSWl/BV3JqaXOu0wTJzySbOpafovvlciyDs37PE0oIomSfVTCsu9GXiQe98O6LqPOXC1
zC3Dk25bpxZFFl00mwxFGInHKa2DBav4EQjjwXslsy664p0rxl+vDC23WlPzp188mrd5fXPxs+wl
s3//++iePovPdwhI7AmxXPuSvxMIAAQz8Nc4/4B+1GHwFVdj5DYyaQtF52OAaUYhcQJ53hSoEUiI
siJDgeNa0rdPMnL8/1VZaGedBAnRa/IbSGMj0mBJCG+JroNINLu+7CYCeyft7Yq+40fDL66IbR1e
tGuRwbogs6/SOj0Yn+1uO1wDQ60+uRF8D2uVHryHp4h3Ngqx/qy+fOVjibYcD5ucJDLhSg8hLcXj
9QqyAaAlDKWnOF566cYFrbTetbjJFJaJeIVKRxEUtWT3W2t4R5NhjaSOIpjrV28f7oUpLcER74pd
STSxfr5Tc9F2izlvkvXjhemyTrU2/GS0aFXAk+uHZBqSmFaZMn/W3wpm89VZs7empzQ2D/Z97uVz
BGQn6MsBcxNtNUumP1AoY2Dr+xkhtZ8wReZed7MsUpdJTmFuIwM9FfakowbnpLMG3cS30ez93m6+
0hhdLw9kTYRhtCmym6YqW4CTypY/QTSefPJ/9ys1cgZvKdyQX5C5vmzL0J3fkXEAAcbB5N5yT6eH
qWg5KHeEs0e0lnw95C9yLQ5K62PlHGkJfZquLzrjCtEnL9i/EGIF01ekgePxXaQBiFh8KWKJAZsA
B4u4xTOoNDPT+pM9F7wfos3qKvH56rMOpgDCb3RLsrI/N+0IFnxO1fJfQf5i2FsnjHuTKoef/MdR
yKzQrr1E2VwMTvqxTkpWPfib0ugl9nQKGLT4XQh+KbYlUKEZU5u2o/FjHLVHR0hMYG6YIOpx3hbE
GJcCciaiDZlEYT56MUKV5jBL9hnDiUzcs7Ct112vYriUhFLl/lulde+ER31WzKNtipW4Yk5Sj4xi
J9YcqadvTSIRNbTB2o6nTlRlVulAqvDXcjDQSiTSXBTxY003lljxzfRkdXH3h+2pXnmnP5HCHmX3
OE741B081hKFBj4aHOUpBCoczAbscuTYNPnaJO0d0jpKRd/OTQrltBZD0owX/dVGTDPJD5vXS+zJ
iS5ER3C+0RtRWKJ0jkaCh897XxwvuJG4ZdMqE0jLIWk1CMpU31MHnUAKZSoD6wnDj5iHNeG0/qTJ
6C30CsiXML0usjGBAb1g9z1RAw3TUREDschGW6LarcVY4YjA0iCNTBRI1uWQpmNyoSHFnpsZfGsX
p7gj3It6m8m1P3sEsmoJ6Y5ucf48QwhPA+W6NNo8Q+yG0Er/wbipdtpcVjVuHcFGdwMaj5oHPkqC
I02DdGnbKqktH3603aiW8/bE1uoECsBB9nik1f239wYTcUMZek7ZtiLr6MD9p98i4MTmSp/w2IJI
W7fVHwVvuLqVAARs86SUqYA1tVevG3tBpZ1oEZwaE4xGN2lfao9QOkfdpE7emSTvEaRd2/w7dgl8
pZWGn4CN9CWxZgSARrU2wSzSvS0q9S7KPavI8sm/UVPURH5AR+uNm86qNEQbFLgRtxLaTTGduPLR
ePbwUd1MiND+MFeEB88nuKBNNzwjeiw9ri9Af4WYWRbJKFdiX21JZDiMsC3Z6V9TwswwLm989w6r
HgPHNSWqJC1MWUOd/91d9+QMUChpPU4CvgW1BE/iD/dOOFyijuxOm5fRjwCJsEeIqLd64Y68KTbg
Ng/azrbykPeGlMDgxFvGsZeFLxLdUiJUOz2W8EiOd6/Z83ov+kSw/aVlmlu5KACmIiVxQ8Kx1klZ
dSnDSLazZZKOS6xmgRuZlsWRDO1ws0CZGLNBJR3bEjexEFh7vKSVPSgHZv/wr2z9kQmJdsMuUKyV
eBQD4K0jw8+G0F6GcyJJJ+hlWRu1ma/IzqLivBSiiDmLhCOnMD4c9OCmhCE3AV1Gy12H91uqYd4w
YcaTtkNVAeqntILEX3p6oDsgJKwr4JW1wugbxz+di8AddsIvkB6XfgkmGI/ImjOLsdzctFjIG46z
0AwjmIt2RIZPE9PPzjSu7kCGQ7q1iqvHmTFabGIU2SUECgsoXLEJcYZstSZDWjJkg8y6lLBQG4VM
2J3ZHu3JOVqxVCC2D1kIEiL3vj35Q6izefIMUlZHaOqr7Isp8tBRFPAj5p1SJFYXuk2ijIbf5Ms7
KIbmWty4Y3MvmpTyTObkq7OIFXznVltLTMI8ha4YvL1ybgN1CLWODHMuJrle3lZn7jN1lV5yFmMy
AraDwmkyeF/nMCfolXsNHdyJWdW6QRaQD+88bHrhfNxArUuGUOBR94W1GKoYiucps+t0OEwKSL7p
IWZeZAe+IP+FKiJGDH9FPjUfBKw/OYP4X2uE9DWlYyZKmWhcb3ePUAEjUNbxQGcbMEw9da3P+4U9
es49Ezx5Hox8lWjsnSEhqz7HGMyC0zVQFYfO4O0wtbazfrITWJLJIBEppNrxxwfdW5xWWCePf2eD
xv3P4sOVlYpqOZDNWvYU0lzZ0C4N6f5YSbNfQiIfzGnL/WFRl1+EpG0rxpDbmY+1UJCTRB9f47Bp
ogXTzyUMXGILPGFzR1gACH5cBWyWZehQGHhznosGaT7E/Jzl2Q67eYX5SdvOehKWzfKUEJFHa4c0
PMVyER/CO6khXtCYKY7QPAXcHuRRNew0LprwOZXXmk5A7nK02CtJtpJlgxlT5Md3u9QFs6AOtvx7
2SjX3Vi/8yb4jdoAkvgCA1HLNrKN90BqVe7a3Ycv0Oliqwyzb6ZBBYvwcFBYYKuyYsIcrL76bAZr
0JbnndGdsAt4nbylSQsTyMa+59E4vPEAvfdLUrmmaAcOAYSe0OfPUOQ2qFaMV48vk10oJof1atwg
aqYfkRZuUMvLcHmaPeXdJUTIY4EFQdWqDzVeT6Qet5iyhoCZ3ibBhkqKS+FDhtYpqAsA+lracGtZ
geDYpkLJ2Bjqqu0v9FpJSs8MHCGpxV87eqo3vJyeKfHmckVzPvL1veZW3SEhGYMqLE2Os0pTWDWB
B0ZvC38ttHMsEvazJCKR447fIQeB4Ni9Uu9gI1u1mS8xeFrqoXV+VVzZ3wJT0maN1yUmXzEfpniu
ue0TMf+Mnv5WUqswS1ChKF5qzfTs2mbn3bxXSSS+APuI1AFS9oNHNSNKmAZk689Xy9CtBLr+eyUe
2tAL8rchZyQL5Z5H/O45/tPPXkqj80+dCuWihwv9Aiqds6l0AQjiPibLdqFwzUCQDOOSSo0W4ggd
AmvSUoxwmk7XL0N8jLci2cMAApf1gHIbYpTnwDJK9oMpljXGdqIzndf8mEmsD04JWQUT8ZzZgQWY
Q87ibMhjV0UBGnAcjprbFotA7b1WFB25I+BamnDsCoambnyUeSA2tACjE4QOsg+uOfmzPQBXu+dy
X9A+ifQDgb4lIXV0AZRyy2s5YVZ4Azu9y+mUMk9RC25BzsnOQ8E1CRGjkupFa8JuIYPIYvM66bYW
82DEqwBB1cBZ7Vexr/TZcNJ7ou8/tBQB1w/F+Q9L7yFQK7OZPgzzC3RN2RL1em9VrxNSBSNUKZeF
5CbH9sZgxbzxLjsQoKvFrgDuIdRx4D6J3b/ICFxriiJ2rFeQRPDhzCVrfo7xDrqwG++uKKPpoRCH
hw/7C4t788Mp6VeaaiEyMoCQWNh1yGP5H4CkYrL8UMlRCx2uahvPj/JQ8K4XErB6mgNStso15MWx
iEvqX/3ssMnCDQ+tO7Hywvz1PtE5aekOzpNYwqKZwpBb2kD95PWiGCwxS5d6T7ortXaUc8wnWc3N
IURaHBJyW6HQyWUc6u8JSAnA67D/WJ5ZuFcJZgp8WWfWRRHgtsKn6dGNabd4QpIqHm1hfgFzx5+E
Bwxqz+QvSvyFhOFRNrzF4op21WA+b29H6zQMDS7zRY5I8BbeXkoJEmDhQl1a7TFgVXuOAiBGnJCJ
qe6amX7B74mzHKYWMCFQ7Lx1o1fVm9PgGZo62/KdChIKiJBSBUOyyubi2vxp5gTc3a7Bb0kgU6XP
ln3PeBoHsz0AnSuwU9FZfjTQlVTEGdkfhkvPADwg5B4BkneiNMb1FYkYwfWSWNosHn8CJMpAcxnA
TL3hso/6Pj/qypGpkNkxHi8Zsrc88s7qXJ3t0363eiAOoYxRe0ZuOMsqjEl+tKyd/T8B2mwBrBgK
ot5PeIvbF7NdE0OhTT/DlVftoppn7U/BCLRdhd4cDo5n3yuxflih5gC+0RbLlrlwdfVr5AfCSjdW
JO1PEx4cPLolxqisVrWIDtzCEw9/lzqQpjLYkeW+LCo/VtxokoQS3LxplJOq3Ot92pyl/Ut0kx8Y
QBrXRNlz7PWeQPpyDYkbZpIwFvOXOVv9+SvxEEKLNAWVv2gXtc+NUT9Jx+UiiwkSGNy9tPlj20BS
cy71uEZ/Fc+XJt+4XydbhKPGgQP27b0YCsyvcAqfqtKKManwFq3aHnGBP8DtYL7Wjua0bYTHts0u
W703UEmDDA1HceDnI1pek98WzRF2wUcm2v13GSl0U+90S3PC7Xmh0x9F668i/lRlNnCbRFdYm9B+
m1ez/B4LojqNhieezPHtcttTOO9kz08/CzIq3niR0jY4rIu02wWxaNDTHOUY07ju0C+k/K1zejgg
HOWvC+yUSNPtNEItX/SooJt6zxQMxg+9EM+NFxNUSF1dBzbnhGx6GWE0HglHmO46LGdnA6G5B5qV
UuQXhDJDcn1WKHA12vIqjKKvBACQP6Hq8DEYeFlXqJ7wIFETOC+joYikCY+GfERUACuZ57KFOqQP
IY5rKdU5Q8ChHAkInMPC+nf8XTZJhHUMyelafh1v6s0LMadWw3PfziXZCH0M1pi2qPSITgftEtOb
FE7fCjJOCOLqMMCCDdPEP5pBGEI6KMy+Do1re/x04nny+nnN/LL5EpF+sW2FYwaqvpoDamUGcFRg
vBnqa6Z/2fbSM7RgGtWlWb5l5BuZlOdMv6Zav7lJschGYLsJuKONiWsf0/KAQ4/vpz+z6mC70Ju1
ZYDRP8RBetAiEA0PXL4T1W6z+Lu0Vcxr5nRIFkeFcvCMnuziagCUFcfRLgYd7D70brBXnDUtMYhv
LgefsuTYyghJt1KG2Ot8vT0fn6tNpTkfFrgAJbiJI306Tx/pXdKFwzXc0D9W7oIkFssgZvcvxzvS
RlmAYzgvTy6Fv3T/510DcpchdD7foEjNZf6vro+dy+Lh3KZ0o++66xuMKo6o0s21cSDCcmXjMxUd
pjeZsyMzPbQlmB5h+tviDIVGj6m/TJX6UhblxG+i2pCu0Vj4uyR9C67m8iB53/xAy+tlrs+EzzZv
mf0V/yTKlmtE/b1x2AcawQyCwcwuiN6USHA3iiVrxT78exaB5BvyvFhewnxF3Yp86yScg9YehJry
1SbyWewkDfisgBYx36uQzPbNj5rBjy7uNQTmTFi6JbOhsAABHhzaahdv0kV5JwqqikKd0FLmAARS
THebY29ASfsVU7YnC0Ir8RT4SmZOdVTBdVvC++nolOsgBaDcRQwFZRqG5eU5u8dN47JFfZjgJMEJ
1LWv2swdTvIrJp6xl2FXHWETgDOtpEOh00v91acbFif+lC5TbnnV2xUqhTM85tNn8mDCmKVpuyQ2
kgq0l79kfAocnvENW7xs6pwi8mUYb39s8Dd+oPeMLqwvji/pfNwdl0LyL9OKSToA6DG2mkWJsc6z
kwKMFZLwIrhdy6hNNENUEtmXOisZ/hsXwxoCaUUxRQmD/DgaYaFWlGtg6QwJ6Ms1zQ6ChcthWg1B
s4UUZzLZpXsl29cwfrkyjcZcr+uAwHk3CW9+gZerX+2etjH4BXoeqyuztsRdn8qLaGDejZq1kAl2
UYycT3pjaX3+oV9jJrzSe9W8M9fIVdMCrMR5sspPx8/h8UEohbhe3L1bbvJip8zniC9f5seF8vHW
FFyR3hIFhPJx5OgPvhI3lMnJIAHD/4i94LncH2ZzIuSxP5fRLWXJ3nnPFoGlgI93g1i1Cd77YtS0
v6L2Ty28sQHtkO7GX6Hd/lOfGiOezGfENozQGH8xKwBJY+ggFT/a1bBloTcXmlAf3j1+v4SAxrfp
vqAMiDC9Tom+CMS4odjP+cYyDIAlc9P8DKm11OiYp83+x8GWaf9hvYfz5Us7+wurLmXf09df29CB
8y9hfhjROVJduAejG2GahslJoRP+GYky29+I8tC58HFCFOCayfKPYe6ZYBGtwvvgzKkPUa7xV8P9
XgMObocL0uAkZ2y/LvNhfDj+BoPUmu2a/47MYQ6NtH4wXR3ckIYX+6UMAr8qliAzO+PrXmWLV9a9
NyY1pKJROOguO6I5Og46eJgRINWNS0q2dl0euAebEpLTpSdJedLUID1TBl//x8OiB0apoLyO1ezb
UUJTe2Bg/qWnnzqciwKtQ/CYtp8oWX58EiBWY8ZluC8YDr06SBV4WO5BMgR2wIqJXjXw2UwUFJLm
p1YLutNYd44T/1PaEyhcaRJ/XNpqr5dr/q9bPeg+kH3nK9Ds5MfpcATuWWIGsBxt2oRh/d69X9A7
mGMsGZpmQFlw3hhdoRNchd4yN3GbVdK5cvDKJe6AfyDn9L9auiNZpTVgr8wPgu7ed6bvbZvisGUu
5UsGGvoHQH6rDa7v1eO51YjpC1xgU2hEb4CZKfUz+5OUtc1CziZhvFd5NHnEw6UsGEE6aTtXziaU
hV14mOklc6oFFaGf3EA9R3m7JgGFfY0m3K0iD0t4oqhoe2eX5HE8S1nl8AR5wXbP/cHwbbH7hOaR
J/mi3n4Q4c2VnVRiWRgC+G88DDQXC7HvVSn2YZDSCVZH68FekBVfdaWaWXur6FbmRHQ7mxMJJOKx
2uMlZWOZxdqCaIXVDzunxiQnsOdITYmlUtbV5x6WMrmoYsT//mqW3aZAnY3dob+cHC0qjl96xoO1
/5wvlk4GyjWY8tBQUEirnrvXXMt6kZz6+s8lu7dEQPPHjLGWR66PdX7EwVW1q51KsbaaWSuMJrnZ
SJCeRPH6L7n/vvFAP9WaajSr5eu5QomKyV1KD6T61gVJyW7Fy5AR9CKo/LFQR7W5d7aE2n3bEStJ
hV6zotOViWBe1B8As0NPDUJrSj+D8MUBtulr03SiqWngP4OWxLIXf5p8oPi+g+7PUWG+WuRyTpIT
r3BTfJl8F4UsaBK2e5/DrRxKRxEJbOHRb0kijpxZcjxVs0MgRbYC39B3l5uAUIGAztTAxGYmGmSr
vTm/YDblCWMFtWy0uuhvb/rj2rhQdpv7eNYwOuyHdfAB6z5KlISbKcOgNsGtYNLMP7BBqJjULtA1
r/6YJNOQrTN4UmDhDoXzUC3Y1eoAMMmy6AOg3MZ4w06/pZ5QTt3DfJL5O31Cy/xy32QQPWdBcxkX
eTn9Ru4bZmQ/33MosoAvv0qXEJdFID3E+rRWSsX1tLm4TLbxNG4DkwZeC1LhlCVyxBE4npsO0rJP
7DOGtRn1bN0yq8ocfc7K26dCn3v7Y0MDIytVex3yHZHNRo9yCqWii3M0m5rflznjoQUKkOcXEAqI
OQ24f6eU5LmxguX5RmT3vUaoc9BNhXK38MPdq6iuPkpfX01Ql0Moz7i0E7aW+7fE8Ik2gtua3woN
NYHAYZSlYM/8zDQR8q9CVVQ1TLekx6W0s+Ak/e1nk/KGZi8F4l0RE+VqHzOLiT/aDLDMljZa1Plm
/gBxA9N2kkYOYfu1vkmcKZm/iz1h5cjF+xz012lldIyD7PAI0RESeOVUlUgR+b7IQ0bRvb7hYntF
cVOf+RqLIl2PD6ML+x0D2Iv1zCzJRNxQcAHQtvzIS2DDl2JZOWmO7HjbXtDxOsGtUR8eV+ZyvPuv
lIb7r2Wn+q0xlP958hF/8rYeVeB/y5C93mgN/5DPwGFzxbTro486pHFVV/wcaYRX3SONSSE6BMea
ILxUBz6tgrLrb2bMyfGTYbxGF3XYsmGaDs+nQzAdj16fHSC7+gSD0WyMAUCCT504yXUQdkONj92+
jUF0Oa0t7/iHLv8Wu2SJw3FveNSGQubWBHWz/t2lWaGWRIP2O5E+k1nTOTD+tTqPaJjrJwW2AY47
0dvZQFKiGqHJNI7DTk6EgzlgQvqT7b2Okk/Wy/8EktaHEE3EemfAczSs9pFPL4qrjMCGUmiu4ldf
mPNheUdNOF2o4gUpdzR8Y5mwLHdRgRbDvUpMYix2jSRyq2+TjmqnzL1JrX3yD9LRdYKkdx1XzGgQ
LVf5X6uOH/4BRCli0gXRFGDaCEkJHxUsp9b78g/oqxITYRDgIiWV+o1e0SWt2t5x6cyvh7/LhDaT
EwSw5WOX4mv4JLqYZ1HBkOpPjkPgdZI4wbXMWgAxJjbzzNa0vQ/w+hqrch0ppJTk3wU87Xlv3WyR
yG2PbF/TxZsYqMBLtMiWIwvQcRekkhA143xVOOInvmMrxYseL4Ev2rbajYSH5UQ01ib5sBFVIvNO
HECBQ/8JFxijPdP9HNywhko2MpSL6aiZGzR1SA/pODKByLcKKk+4cm1f7tNvP4oyltfXe2g85F/6
EOyXmFKZC+Ck+ZTI3tdbS3IOORY9rLX24nKwIcPsN8zLjZge+06KEh5RvFke1FikX0pdWGRsnCpV
XDN5noDJLPh0O+uIdzlYaOD26TnEQy1MeDAOP4ziNffeUAEdIB9u/Hd1B0W+e54nsUW9BwYBtNFI
Sr0wokLDyrXAYAm4TODYc3pg7HcgRiG6TQ+5a3QvTf1UnQ2Nd6hRveiFcbCXJVMWoNHdVArEJo2c
+ygnPqxL7OKgDu1zwqzm8W/VIbogzxvFLvY/OK4YvnaiXmoWGeAJdsRJZDOagaByYqZDC+BK7Tra
cXjKHOIEI1xIdLdf7nC1g7feZcWbJDnULVDejVBexWoacKz2CceBWLLPW7SXc9CIxSSrnhi0ELDK
i/kHu5R95w+pRWTETCzXpObISFU2PM5MEL10iJoWO31IKOt/5INagQBy7Va4v7cimYqrVoFK+xqf
hHr7HLYf3XiA/vPBFeJYrlKxxbtgl42M07yVT2ML2EfgbR26bsCJCUEWGBDGIhzFXFLDFkFoo84S
sQNDg2Y44vUI1mNVrQ4ExMF7ru2yIWake+BSGLtF38LAEBrp92XD46JM59qGyyEi43cr2GDnBnAi
iGF9dKC5IwBAHpXhuDOq5Xen6vv4Jn1qEVh2BYob2lmzWwvpM/x/DmqPNxqroZpPQfQ+hlpMQjWh
rAJy5snMt1Nw6jG724ZDf4m8BBmpGLepYoX2GaFPeYoZOxlNiCYbIe1ZwQlRi2ZSwv5HIizMR+jH
+5aK69kHwr46rcgtiaUVJ0KctbHdbYd0jUVpwpCWDomuaLD0Hp9KtWOrs5CNr5mjBBKzCio3qF3R
1rcnb9ZmPXpeeby4WjTXCEPugNuhw7APJzhaqnzY2Z66QrCcIBLFpPRZ8Qs/5trX0J2awIeXTEgT
9Vj1QTwyU82yRa6a4Afyx30vJJE/eF9K0VMOfhG7+VRJ0+fF/RTmhhhb886br7avLHsYyoXZCZTq
DLgpRo1MCuUvQS/tgey7pTiIaT3hWVnsMLjUvjNZC9oT+bv7NOHyNRIFZ6SeVN5lWnlO5/CKvwKO
mQ5fRq4rsy1bj1qR8sN+WpDdICHJMf+wETcKzN1/8ayde8q8HAwR/701wSYYM+0eMIsXL6fBjJFN
+YMOzbfSuFtmK0tviHcmv63GgqI56ARKuVO79alILgjqPfIcqiThn8Bxr308Z4pDMcbRka3aG4XL
IuliybSw4MDkrHTlBiHnpZcrO5VKLTLCbIF414EQrfKFeCdjKJv/9rDUiNlBAq+1O2p2C8hhE9sH
BdzOsOqhXN46uZkzNMucKo9mBkVys3FKqscQ46OrblZKP/eoMvptwUd4BIEjR0LP0HAtmcIPfn57
DrKyj86zUyUBvAFH39Evi/2xyf3HYl53egqJkG8TjPhdJ8pS8yNNUCkL5nUOdW8P4Ni9g2qzD1ze
vLMO6gQem4ZgAmqmBcPjRFrDPV6Dg9CMDzBhr7umB/IBcSkT/zoZQ7crSOcCSaUwdQRLIxhPfmaA
6eMYHMAgjVb1D+ouIBzZ104gmq036UtjC5VhdFUgamLTPa/kz3MuAGRpUkKBaeXIhHidbPO/E3Bu
ubdp7ZY+UF2vaBObvvSe3HU16ASlQ6KpXX7+wBRFSjaaH3HnTs8/3GtRN+s52LtX812Fcu9Dnza6
56RKnLRPxUzxY5BdqlgwZm/remPhlD9mQUaj8bth6iX6XIvIOd01LC5kDcPU4L+Niy2DhqjPNbf/
kJdHoqvjKuLAFLIbfW+G7HeHia6EYnDABN2KpTa4eKSj3mKPYR9IYhhkK5wDyZo+zHLUnUzxqkre
XGanEg/OI6f2o+DW3YFXsjW9+d1bfHAm8wZQdz1mdRP9TOSSb6+umiAxJ43nnREe+vVkg1Ucyejc
XOEIDuqHuvdlErYFJhw1ZZOFSpTTzjnjbzKZOKccWADYWceST8fCmG6zv3ug1YKH462DNzfWLHwr
8kxnX6cO/8IiMcUo9AsJXh/EX3/LcHq8WjXsBznAwMFoMyaxeitvAoVhz7kVMlj0oVimsEsfsTFU
zKABn14NkSU05FStN0xHnVlMQZa2+Zv5diwISSTzAf8y1oIHDSIOMmE8vK0GE+9R7AWF58C51HL8
p9+YByc9NWqJLBN9cy973m0ub95EzonKXAOglJ4/sl2bUEz9vGHsMR+r7mZ3Hg7hthFgus1+W+D5
AOnVraz5jwDShEDfy+IT9/OD5uZ+bo9feSv7X6wHMwkAsrNXpmPrDulA6xJ102lQrmLqE43+K0f2
e+oJNJAxFCr1bl8jDlcT4/MLHQl6YSZ+ILjnz/Go8fjBluDIdNdcpNQZPaR9f4baLyHfJIsnIMSn
sCXECXj/Vpf3r+AgKTo7n5UhM8JTnKATGxOqnalus/tOdgbRo0E0sV85yMSJlKdFuhoXF+SACvNn
7u+8GOq/N7V8OF56cGyZdn8L6q2PVAW1Wp/ldyVMSwudD78XzVu72oyQqniKCYVsahe9aHOdCGnc
2ZGfU7xFZs5hDbn4f/LOJPXUr8pqe3mO6xLRWq+c7l1lgNGgpT0T3DsMY1KFgOcGWLarE4mBE5TF
j+EQE0rGnNe5AgSfUg8XjCPxv5wZTQEyr2608+DdlsZdXKPPFUO3e3oiUzmW4FhDJc/uG0dudRkY
vsRLWx72QTg58gZEIjYoIUSbeOtAnjrk922MztrV2VSLBAlchVoEfMEePWIEGJV8bryZbbd3WjLD
pvPulnwbY3vwQnrVhC59aOLbYD1CPcdO8OQT+wYUUGSVuQa2tHtdEQRF5h2IkTAUr8oLVTtWg1PE
TwxLlR3bXRkJsqkP7mu6itjWXMwCRB2+21WwomwfBr2KSIosEQAqnw+WPc1gXb9F9cmiWbWfbE5e
FU/ZXafcoo7UcTQ9l9VZLRs2tHnuUSqqBmEg/U5spDJL6Hg5GiLZhlWqqNCzjAuIU40mrcm+a+MW
mT9u2AEXyoJFpjRDccVQLAdptVviEKwrnHRgVmJlmmdkEVWuaAHRnzvW9mUSwJfOLLavfa8KLV/S
pjzUN2/gEVLXtHLN6j+SB1fpP/n4WkIktkg4IJ8y5ticWSkV7pN9c8QxBWA5MtNpWyp3Q+M4HVna
/uvc1N0zMQNbh0Zl4/gN5ohT+/RJgfrJFIR1jySQ31nDqd2bgtuPsyYer0SvwhRf4iBX16IRasEE
3b2JVHGRmS3Nr74c97udkIzPE/ZqP7pEEXsF22GGSwdjXwoAVNk+ZK5Ll07EDElw7hDg6aLXVnV3
Q4gnqS/E/LOwlK/RTXSBtWAu7QoPhvXYLF4HgLPkxomoHjR5+E/ZxWFCW2neMUpQx9TixAEBPzCx
qif6agGp9QXjc5eS450/1Ra9zo078NKOnV8lf4QGOizJAn+csd6dqJG2jLs46XQ2gaksZioiKQcB
G5tV6rsAvvVHJbQwWOcXUKloWVHtvdRc85yhNM5mi0gwiYTIzhTeaNYRLBLIZakdh8I5uFDt0YGf
7802yUdSBr2NEl5v1d91+llL81SMMhOjDslyQSA4maZLW0yxkZYxT07Ky1oDMhCQQh0YIQW7GO3s
sgn/gfLZvxA3T5LbiWlSY5DcD4dEYg/Q6nzcsXIwZl6wEV95rOtWR7SOMb/XYiUZkAYKjaatLClF
D64Jo1vgaEBl0UWmWpD3IXs3VH36aLFNoJaMvKtxQztlOh/CP6uN/DhrSSJd62a/NYNegmpGD8gS
+IZyoV0LzNC/qv9IRjSZ4L1bFUh8B435dh6ZTw7YXLqkoAYviiT0iubxc9ViC6CJTGpXK2iirgFh
KzgX+oYRjMZGXrSWGBiqil04f+K33yaeqUE4Kbg4qvGQIJZrs4Sh/fM3baOP3PA4FVKj57XZXHP0
W5yvVFDsK2hTX/xrogsg9hRfaC/Ox8MFnlq4Nw0Rd5pf0iiSeRVqmD+SIjUZCGXmFWD6EvIlfFQq
1Id/osBqoTbsfuNDMkQgXRuguzK0mSUPfK8uspH47yPquyIrS2ucZsMo0pR+R2I3K6DsuyGDXEqx
4iujqXSD8FN1BvezXAtbUmMzztefoVFU5XnqouiJUQwDMlShimdoHoOnXfSPiYHpMJUebVjyPGpI
IS0oJldEDxA9fK/bIJSkc3Z8lmHI4iV+S2IyRVWcNVWdAlH2u1WwiGcrQHxpvcXCmFn0O0LFXFPC
+soyau0YLCMQe7UYvcRpi9Q/nYlIsd6yBoDtM2Zbu2UE+6MpP3yXAKz05WAgcSjErN1XNqIfQLyp
wesNTE0IyLHoEWqVHh5ZH86GHEcebXVjlnK/AVwrGRSZInmqteEa6P0d1/iBHxNzCDKLhZmAxxE2
cUl1HDJtzmJflkxNhid1pYpQhejvpxEtwsiqPPx78U69cop0IV8dsoLSgmnKv0fIE8YLNf/Wn2+9
iSZJe8GwR+OVjcB5VTIHhJb3jSDcFk27dRPCwgDecj11u0Emgjr/f3Jl4+SXfZh8oOAgVlqSuh0B
n62YC7VRcm1ASWzMQRS8hAbZ1bvUNPXIG8DutE9gt5gSLkKhkHTp1sm6/IrmSCuLTO+SFwKdG5d2
GNhvXu8ba+DP7ipl7my3cVTq3ytH6CrfK/eEk/8m/6TuoP+LmF7Wn6/79z484//3BFcm4/o3rb9U
mknaqnZVRLXVifPFKPP2NCuABMYnVKY9+WWzpgBv40oy43vVbayFggm/DiI8hS6o3zThW2cMvJx4
Y3HDMrwU4ClHqnFBgokk7YkO5lAmARJ2MOsoxezggB661anBk2Qk1XSdMfBBW8qReLz3VRjQM86D
McHYs8RiL96tV7xjyzRbHHZvcMNu+ggJBZeRYuCzQegg5gWhwS2XV8TgcU3JUc7qa1AJQTpfvGwk
LH0sx3v10eIYL6Ryp39OcnqEHFSz1KfHAIW8eNXcPXMBvuh3i7Ajd4lOSI0F6EV/jVLrScymf5N8
X5xePRiEC/uArVRHCT1vZeGQbrL1l1nMmMwSojmQRrJ5t4YL6u5S8mNrV/3im0S/fq+28wjt3FWE
DKJhRAqE27cS82FYXLv/6RI/8gGZlLI5rxlk0aRZy+w3fKWuaOpg0GR5NoPZseWMjSt9IJfhGsR1
BiNDLbmzGrA6Ufbp1z7VUybw4/xR7Kq4NfnQdMjP1QHU6u47L5bfC9pF5JBx1LIihvKemP7e06yx
6gp9+gEtJrqfuseu9MJOiCQrbaL856+5GOzo3L1c8y6e6XSKcBL4mLpk71zoAja9E2ycSW829mB/
gAAhi+18W/uRNXYF8v0+vaPwIqNEKiK6joOU07N1zIrLkdqt2vOFZl8PNhJrMBIBiv0MwD5W6oDR
t51hMEqEU19xG638fRc2DQFujpHm2/MhvNyuiGv8VBK2DpXVdq49txbhOn6EdLvMFMvH5yzfeBPK
C4Z+VQGjZOq8onYWpAZ87i0Vf2Q+gNdhFjZSm1uj+RWxa1PKJqZHBnhZFrDU7dhC5wHm1dyRcAJZ
ovwxUqom4wpiMKL8etjLL7BH7an4dX6p/KY+NdQIUqmt3JsWNPiwAe0bvEOAUh69HyK5w7rAJmWw
G0nIGbal3fm7EP0buhoAuHNa5+yYqg/2DgyWXjklgodICyFOk7+7uXSLiivFkOYGwShiJE9CddhM
Ey3WlX4CqYuhnJR9j7uF7rjQeGkPK9uKL0WtEdHKjK1xgTM+Qz7mG/dxrcOUWsk9Zp7U48X4NtcX
FqkrT44Vo9YtdqACdi3/jhxKYjm4TddFVwBwHXSCtFTaIB4UlBG2N6ZBbgdCRXFzbaV+wi3vN8E8
tBCEuVqoTqwYj7uxos6MYk9Vd3lrk0iccBpGeSsre4F6APGhPKT6Q5ty5fjCKnrVUHG9Av0h3F3H
YCfXnKXHPP3pbMiN13bN3E5SNxUrkaAeuVV50+IxCl7duAsYPooqu3y+wperlLdke7XeFbbQTWG4
uEjCwen954s+JMH33C/GG/bKRoHtEWyM9hbh8dp0W+2N1EJ2zfv6TyRIxHtGf3I5xcrsXQPVnzOU
e6Z1Q8icFi12WTHC/QGHdTujx6WGRbh38+ZwkHG7JRDclF/+2D2Y5RApLh4Okr7OIHwBOBhtnjAO
/az+vMxYxBRoBie2M9jXbLXYkeMGhH3wFz7ps2KkckBkQCJl+xdppQdIReGquO9EFUrFCS6g4nWt
OuAlDl18u0K7BWzunnEVGAEP912I/7pvUu8gGt90RjnNXdmu0OEhhoKFegIx4dCLwbYsaocSv0J7
AUmmPn7/ITI4auv6sUWr7Kndpn0skmmIIhIgbHoqVg+ueBLsRUTwRGe2PF4aLaebPI+RxCSdtfCg
mtRR2cIf5HbfOBuQJbFDZOJkq/Wq3veJ0n3FneWVv0rhTbr3dW9DBToNcQH37euhKeJKvAVlPTqo
drsSTB+07Z/fBIEJwr2/qdz4KSP8bkNuXKRZuutDtDKKqsDn2Rh4uO888k7AO9FhGsa3vYTYMP5v
/5ESv/YfKpHJ0o1fZzxoJwfzQvCvlzJXH74dp6WUfYQSxf23baW0A/WIATpc8o2Q3IBAHu0FpRib
UZFTUvIF10/d3lAFVFHalXKEmv9b4z6BPOjakO8+Qn8iNhoJAguVgO1aLusjOigws9xV84jP3InQ
GGY2fC/PyVv67et2+eLTFloEkkxtMQY+XZ1Bn0EBXnIcH3rTFh4yWj8/rUdkR2ZD+r3yFu8n1nfR
lnwk2ofUR0gR4KJVdTs2AY7GnFsxQ3+7ayJAdkGqe/H5cp54egfyX1KrgIFJU6PNZqovq4GnjHtW
F3GFXhwO/gqyHygOpFm/01KZ8qjLeSoo0u9n6WHRdCVSvqdq59ozVXVe0WQxKTytNI3nhAO5TaTa
0hLVckCxdKu5RCO4NrXGwMwPcrMdg7JVvD7sReRUX6vAUeOAs4zcsAREB0o7W8RYff8Gm8a8w8IA
DJK5ejIMNwJVIXQCLSpDKdfs/pyPtHsUC/+wDsLymYahDKe8aa+soH7j/hLzdR7YlxHM56QeCRD6
6ZbtNEou6ehQW5M0owDq/hY99E1dgRJLc6frRG//jPocdOw230ctnu2JfUfvtMru28S0L0ZVb7bP
pbFrvdIpLyx5V27gmzgK1yW+cHQeB8tktCxEOJAR1URxe4C4rzsc3xsc9EQjD75a9MPtCNpRiV6n
y7d78oFl+/xfjkus1gYTlHhz2I8QAnATjyi55vYx6n5JlDDwm6Eh9IlCkymsEeQTXyi0ZazwgWSz
gFiWOYlP3Y+OwERdECK1Dh1PK0X7gcfrq1yCNfO/nVP4Q4bH5EeiWDa8RlLNRts+D8A/YQCx+Vx7
uhKxvAWrc7keiyuPD4QI17WvQA8wSjn4rqFaFkREO0GFQusIvZyxnz6OKqGBL78t9nFjiYjXwp2J
++f13yi4xOuhYInyJ60a3EAGE5cDToSDA+VlGaTzmEOBlPxduR3scjVgRA0Ol0FdLye4r8GdLQyc
yHV2tjdEjcnKFjK5dQA++r2iNXgv15mv/8TE6HUcrPm8mRb3a7JQLsxE51y7h4irLSePRLwqagq7
Qj0jIbs3m7Mybl413EtcCgWhHHt0bCsbrK71oIUBKurAoVzYndSIiOt2eKlXjUVvrSwFcK7GT7Ju
5Rpv38qfGSrVx1x3Ki26bOxvXTxkJM+FZcbYOMGE2jZVxWeRRwXJjAKnrhnFTfTmOx31fm20uz7c
eod8OGEVzeoGN5IxkzbV9ouGUkJz5W8kGydfR4XbPVPFo/NVAa9obLnpCeHXuLtD0KXhfp4Xu2yK
aYWY3lYbn+qzLzsPgKM4LBk1e/ZLNTR9VamFCpYybPiB6rgHNc4R0tIxRDMDudfUTDxCR/8LnXkJ
lGbuzqPdo+5YeZp9AtZzs6OJARoYXuZjgWTpzgjEpP30Bf89sHiQjyNKiIqErxPLyBeGF298Twsn
Y+3V5trW6kxr7suSeAoWJOYk82uyp0XJrQ8ZCF8slGGifqGCUey3ukHW8orhxuz6qSp6yG8SvH1G
I4a+LmN5FXwyM+WAG5NmHXa5ii2u6Ifq/A8oXR7ZK/Xt/QIeNadUtNvUV+W5XlEPOIRW4cRFyq1b
CJLH68kjpWEtK2hjxJTaf9pi/1B69mGgTVnk3mpss3s7f2ghmuPYxfHjgDhGTdMez8+VmXOA0smQ
hBaukG5G6hGnhljrLgLrUv+w+qQUQNT0rGodqaCdy6IX0IM1Dtfn+wv8TjJw2WBjGJppAG4TZ2YU
zGpJraHG5bSc7ZeD/i7lcr8RCRcN8R2MCJAKpXdoe+gaRlzg0axAUMtMCIzh/PYm+sZarEHvHdub
REuAjfZHsvoO1W0P1WfgNW931sfhZ/SSMQkp5Yfqv59R7cghH/ABj128Z4JDbpxsE7HWe9eAWLSQ
IpZglAS9tVkBgLWf+KKgDwmpKsh6HVgt3QW45M6VK0R/cEi9o2Dbx44oe65gVxwI/1NaFc/FC3nl
vX6CIIrAqHaAYqpLLoqB1O6FPd85tmJJ9p0lGdbnbWM7VHbigXFTgp/JHaKuBxkAxMqxvV82b2ql
yVAcVoSX0VzQGEQ3VRtELl+jvSekiubax9VKpFChUCiERHQAxx0S41893TtTVTc5zoeqHNMqtEDM
7hTgprLrJyUbr+Dfr9KHVg1thBtTqWsJH5KnlEc31WLKPPjyKGHc24/lLo3L3YBVHbpSjWE11lGN
ojZ74lrJlDhC/Ouih3GYQMFN3aJSXdp1Vqg4T3DQqrgGNgujt8RCISfBjkbHQ+pARWuwleTW8iCY
QysQ/rWs9ENw0gptb/dyBXvQPC6tLf9Q4ckvjn5flRwKVz91BqedLSR44Gn49RQ74tXpg43f1CVs
ndjiqDR0bfQJgj4skJeN0h8tG8j0h5843yKhjlVUzcNqXGdFBCRjiYqPbXef+rDeokhii5EPMO4C
jWQupzblLzCXuOnDXePFLQo2OOCvjea2xX1xe8sjH5ckHo4Am62/xyaABZTubqsqUQpvsR+brFTn
VQ9FUQeiOi9j08IFcuyShVcKncGcg7A4ZGMacjHpK7m5SO89pnR225KjUH3lb/2iwbE5B5spu9yt
sV0MYHW8cPgR2lDv8xMCcHCg8pmVY80t4HHAGcJf31S+2jIAIEwbTjm6hod8qnrdpj1B2Ay+EfWY
h9oYE5E5tysliDGNovE/jcirVw1aKWCaqzo2wCe82cN8Kut2vrMxI+mUoW8px0ZRWxZLJ1y93oTV
Ib323idoFGmIz2qqHSdEROGvWiqeY3/TWGGZanc655lRwWpawOjDIGT9RhvfOkw2Dgqpfq1hPLPd
zzYgo/4Ec6d5RDV+G+kTPLDcXMUNwKHED3TARibvmUzhoNZkc15vqXAtOWVa1enxwtfd4qa2lkAN
weJoe70OIz8YycnwnjQMp8wueSXknBmjXI2ttjb1icn2BsiOYzSdem39Iy892O3iwJ3VNzx1Dmmb
w1L4TUJMUYXjQxcNoHpBPbXP5bCX7vERZXwwpGEwqZ4zddfVY6MhfXYjQqtVgUUlZ/NTcsj+pCrW
fiNjKID8qHcvnOMXcFr6Xv/Modu3xuxGHhypLSmx1XfOf/Kn7aQGDsTACJco2zu1xRdtApe0uNsT
AHt4GdJ4K8La33oS4/gFykI2THAw+P25nQfu9EE05ffuMbCpwwGIfM0j+qYj2TPBjDC3XDtowi/y
kxH1n+xMWecXm3YA2C4mrLY/y7Wrya4tazSYV+rU56oe9yu1hpw3B/8deVOaSuci9u5uwiWmxvqb
mCDaBTzsVz9l2ysZVUYRKVf7XAeT3iDK8HuzifPI9zS8Xq3fUuxLbdpoD35x7T0MMY5b6LC0eVNU
8IfU+XbctNS9Rm1Siod7Hg5HcwE7wvbkoYZT5Wk30HQa9DSeRbS5SGwPU3Khp5PQbCRN2UihgONQ
93NTKEy+pMmaai0r//KDDg/6HLJW0J5YLuCc99weFY9/1s8XNazk/w2Pest43vwhK5lrwFFKYnZz
EMhLckuTFNA2HXHf/xXiKhulmnNTFsb1hYIcvgYQB6TD1yzzQvqwhlq4ZjktMosSvxzatEHLzcjD
6PGLp7YxR3tDBGpVpSooCyriiyjEky8K45PC0Qa8nJlT85RX4g08quZ4fcI/Fd35EzUavHb5Qnbb
WOVlaaQI8D3AKO6RZVpJl/LEetr9zJKb76KKzhGL7A+KzqQqjvdHnXzlMUwCy6gkI9hRzICx3seo
/VOQUE0LevoZ0X21WX/kE2nf+WwArobGMup26SYkt4mp5bxrGx/tSH/caUQxrLDQBd4JUYb/4X50
orfr9Ox2sLj6uAq5O3LCghVOK+nmWav5YSw4MvlGxs0I1J+zhs0Ia7BUTVdFcghgQFPsiY0PRwOq
bI38IoDZu3oBMM+kiVZOSypGvEhaUgdesUHaQlViZd/Y71Z/2QLMwGI4GnLm1BwsmEx6TGjKzWUo
AEFm0vrHlXYkO/uaFxwxjyYId9HJ8jRBlDBIzKktaBKEvumWFeA6A6ng7zIzJ8UqKIuuTIZ2UdHp
72CKVBjY+T6J4rrvu6eWZmoO8QoO6IDZUmOHGFUDmlBnIt8NWn14fx9bQ9y4HCsoicWyS+JiSp6l
Zfg0QOKCBEiqpStNR+GTh/gz0QNsuTqy5mp992SzY6tg3OSEcOzi/yTSnF8jizp39eyNWxKsiPF9
unGBvrSMBp4IzRFk/XM4RND+nke+WoswUE5ezs8yQ2WpYyli0Xs1K/2C3GFjl+vqMchsiFWIFegH
KAnJ9MfZjnOCx2HBioho5pcBA5XJu6vuDNetjaXQYKiqsfspuCBhALWiK/O7yoicUW6mCWI3nvlB
dbmxtUIXQjRh7A0S7dR20umd/rZC3/ixlINiUv6hk4CNZ3OwrOs1opu9/lxQ8l+E7jcps9VDfv89
yfQuGO2LqFp+p97WnjqO5HOE981bO521Vvu8NVfDoIiKINyF0HOWj4Y8wiTfjYWzZhPiO1tfLZyX
VRk7rHz+WT2VSp7c8wyu1Zh8fPTGache67GREdVgOAPyosVTupQT2d3FamdokIISVkwL5EUgdMrx
up63aF3TdmRnVXGvkU7v98/Uioi4sA/YOhMaiDevHNhsqYGDQP3qwTkZBXEBKAsW2xFFKvOufEKx
DKLPurLN2JyTDFjS0vSbLF0Isx/TzlgyM8InH3f/ntinw+NpEtPX6/2NUM/cxPIjpwKhNorJ0qwp
kefkDKcK3EetSwOFZVyJWn3oBOx5flyRT+jvgffydJ4CWC+ZG6lxSMWZJFZLU9442im/98yxOMtJ
qGkEqt3bn0oxlRYvQZpcHlZ8NTL3DZQEWZ/+0at3BqS/upnPG29kpWQmqUb67aapoYuvZyGwSdJi
Sip23iKPG/qo0RuuMENAVcgAOjeBlS73RzktYEeqNgUwtwiQ/EOm19zGFrHJyEClayGIXlepzVzc
wpwx9SZrpbqJYxZrKMb+ejVpc7vkJKS7WPlFBs3LHL2ctNVEodzKwSVn0xV1BJQvuly96KIyIYul
vf4vSnFAEFs1AyJfIurK66WtIAAmsJIZVBF1892p3roukB0KERyFIGoWU1xqBYnKasoY/TgVfaTx
R1HFKULRmHEASwf/19h+8OUW2xMivghOqtX/DZyzdFv0lMSWwxDj8eFxtPw1OWVdtjh0Xln5o+XE
26xeF4MYqv68cFBmQdraYsUikbdj7a2WR3Wj6PhARHqWrs43GyuemkUDtaVUu+zsRrm1swmSvyPz
nhr8Yjl+P0wQtmhxyKAU+txlL0kCgL1niTyOvlk9nG9zOuTqxcALyI9h0cozscbPCfbN3Yn5xxDH
qZS7VysAY7rskINQHvEk7Y6rD9ezdrXp+Bt6d4RHTEgsQPT9dY4EtXifyz+V3VIpOjcezYr3dNWA
dF4HDiRycBlKIBZoYPiH2Pzl1BDlQ0jZGAmlHLcgpSXiwi4ED7yJEVKEK4QbCF9rtjwlGPfewq5+
NziA0vXZ8/HbJdc8K4mGSWNf6UHb+PnHX5T3N2vDGAGikMHKeVnXEkrB8x0K3TjLBJig6tbosQAh
YvMGg1nUWX+4vDWFfK7B4YhiWE/PV0h12gN31z+hmvEBK1x4L7Y1tHM9UCBLjIQBXj82QhzZ3FkH
1daLRm0eV8Y01R9D72gTDfRYcxvJ2DIBDerM+0ctWRgA7+z+evQJ+H2HrGdjXoJY5iSkfJ/mc6Qv
5naRnbipTsCBsDelBiU7hHbWYx13zYlAaDkLm4/Nb8OctMK3D/o3TBVf3PPKkMkFUpb9VHt3SBUR
eJIii2STXa/e3tdYqaKI/0+AoLHsu2nkwMY0gmFjGhaFmtDdnaqbRmGBhHVT8GuQjrfWO0MDUMKF
K4zrMiTk+uzmOGpOCa6e7vcdSyj9rUJmt6pZrjRbyZw8/iyAfO7wzcFbmxbgdD274mIBcWtqv21O
Kx+m3wPyPF+p8feITODKdfdcunF5ljfzRlHmKTB8YAH2NmzWvF6A5TGJJnIQwh0iuebgefn9b9+R
Ou1IotvOL0Ems38DCXFwU62o34cdxd+UlY2FR8LgtvSMZMx/F2L+VNhuLKYaoAekjhHF/2Qw7kWS
5mouw6oFDm8G3sfrlQbNvFz8GXma+y3cBBF+pnQ6uc++VoZAENNJzlCpq7y3xYhfxXw+8wf96UZf
qN24c901fd9ttTSqL5Qn5Ymo5ldwoSHmvTcumlFCKdOfgVcAXOT1t/v9Ue1ofrxL/Kr6Yggw/gnG
5pqZ7CCaKrZNjSK3ZgkfvnlFg1fdA6GxLSxNTSw+EVKAZc+vuktpDXs+g4aJsPhAbXXsagCSyjFE
jWnWkiulDLzBayQQ2p6Ae3GFqffpUa8kE3YhIxnFDiZ0N208yaNeo8DphZEg2Ib9cGfTaV7RjCx9
5JBCgi1UZ0zjEvLD6uz1wwAFGBQGAQFKi/MfkCI+nU1umw7RlB8S+UswzSVh+VPSItQeKVtNOHda
T3sImuwyHTrEKbAwtWPq6eIFgIa2kL/MMKAmuVUo6120CbizUo7C5tlHgroT71zHoh322KsSqBNd
fvsdK9LynARuoyn0UJsVk/lP0YFazxQVtphz3cN0dNhyNmkp5QiYghQKr8wEykn4CZKuTE0a/GfH
7wZJsuNSUKo3BJ2lETyt6F51ww2vUhfmkwix44qi1SBzxKeVTKJw0/x5pBELLkRjwUVefZdzJNae
Nd5chw5Rt183nGIkchi0Y2y8NuB3n0zeS0OXS2d36Byyv09KFggP7ZZGm2dzXWny/jafCgGmfnYB
iT/1AhkQkmuKYZDlxHl5ZB7BZMBeNEYvb/POlKZHq+z/YrmdBTEkcO83r1QEyGw6ps8i+D7o3pZy
a2hvYcBXVnJHB3dzEzdBRGslmDJs5y2UgRhIcjYXvZxVP81hkYJkTnIVXT/k8EYuIp23GeF7KJrg
xpIgWCBnWYNCddl8n0KLs9buj28CtCUEGLPM/8dyUQEqhbE8iWqgd7+nAKJ4vadW628pmLsqbo3h
3P0PuVeNBYiVNNfaz31bNNOvxYJHI+loY4D/i+8LQqhnxpQ5LY9elYPYKLSR3wgOci4cgBJHCpJz
bQU/ImnX0nd4Cfb1vOZBMq941zyWK+NKfCFdBcRgasFILn+N1SARISUS5VWnK9JATOW1P3nmhXcq
LQQu2abQ5by751GXw7JuhSMfo+tqO1b6xwuqtdWZcoQoc4fHmNcn4zZIrwY0vgYz2gNyOpYNJCyh
rXHVjYBXNcQE+3Q1p1KDR0B7g0JQyt/2Rk7HOdeSGhpTTxzZp8HG2Szjxh9+BX2IAuQIqr9VcjLJ
Rx/EMdTfQs+Y/dTz4XYp79/LCtxOSTcEGeWVq3hgfff1l12IeyQ1ocCZJQG8wcR7cgLqGzsYHZzT
tE7v+QFIMDbm0l7olyS0ruG9FD0g1bGLUJph2Y8UQgO5ZSwbX1dosVPCFy/POBXok0w5b9WN0mMJ
v03D28LMHIOSBohzBphptYv8nMIxJw0/tDiqsT9zW0WWajamHDWFEtdd0B8ruc+mWrNhTk5z4Ld0
7WrRdhIQLrrstwOAZN9DnSuXY3FdDtuJYZxaPzn963ZxUoZBu4TArcZJ6vZkYRAiTIseiIlIEvML
qnvP0pSfUik0wugrhQuHQ0g/OkVwY5SsnK2Zp/epxpRwms+NIE9y89OJy2Uxr6K0bt0cuguTF2n5
RJ4dJ1BncBoixc5rM6gS7wgfgxOUakMpmV+czN98LCm0HFngkvUAOZ3Nb2uPe42QHBMt2v7UVXM4
ZALxCzkxFZViRMQVVlQTt8VtJdsvwEFAWSDB5JabHuYPkCsWhYp8oV1pwBZOCaxsAhh3WxIyOh+R
EF13DVw7VRgCdTR8OIxnNf3SrYTSTZR6krS5tYkwkrBK6blivIzL5PWWyDLKg2h5zY8rrpY9E8Op
2AQvOb9bOlSD+asC7RRBQB+Nzu9TjOqucq8USBtfc46faSJVHqF3xD9OvsnVdZCqTVoUwp5NkC/S
fT2w4vFFkSQFLVtO6SZIYncg+eMCkxJKkyZgsS8mbbPrXhz2+TAzr7H+iLTosws19vumwPgwgrIM
AKrhX3XRnymiofbiTwa69zcHlB+8gPbpcW2VuIhhNC+3T6molbwAorvb6LqOh7EmxdvvQ1E8JmO0
SoYm6YBFK3tra0X38E7r+rO4EbT+dwtXqUJ7OerA9aholyv4YLdEFVa6m+GQ0m3rL3pvgq6sfzE3
iCmQjSsvu0ywMrvldq0idfQKGFxR5LuL11/xZ0XO4gmWHc4eXgQVUN5R70U0hPOHNebWNwsrVCU3
InJ3IGFJL1kF1d5CNvuaqxtPdEfBcxbSeXHs6rR9htsRKFRPeNyWXB5uScm2NhEOCxtwJjTH36R8
F/rOSts3r/IunT8hEQc82lfNgfAdpGs9+p72rgrfJvaN8XmcOXqIp/h73DHkfYH1cisE2OhNqbdn
PA2bAySU24566toGAQxG/pbA9XqWrnGEP3XOzBfzzvOp58zhfCDYnsOD/cvMsopSveNLc4TIxsaF
AFVh2oJEaulMYhbs5UFiHF9c/YKBEC+VfWsry9F5pv9IQL9EjICDxDIYdlErtd31y4WLOvTKOOs9
vrbB8ICvZBT847zk/S3OromClFxDO+dVnF0ZBASaP0wR1UU0YYYy24mD5oicUCxhtavGVZ7UD4ch
W8loPdjys8EXdxedx9evA2OtCP4i3q9boKQVeOLHOpQ1tZBNyhNc0UFg4wo88+a4cDLZp9w6315f
8+WVYnoUeENoNXAlPYRz4DX/eCqbN/6rQZy9xR+IfUX6uP4Se3i0WDAxUSK3Uo6EUAajEd4pffFG
7EcOxIPJ+ox9ZaTRU2UND2k8QUt5UAHszza4IGDKfjCGKAReeXMA9I2YrduovBAjvbzuxyp0FkCJ
ttBuov2vM5m0w/HCG7OrGivtGqudQMzyPhLJ3QSgWicYTsAavdZ7VWkyMRSHPQk5FArllNz2TwcI
bL+5OePgTDwOawwzhbdqzm+Geg5HUq4+bmUIPFVedEuzGQ0GF9zbSgg6rzcXzOTJkuUt2X/MxcNp
qL9JmUKMg1WNYuC5t8Acg5naqP7eLjAuNDJzadhtY6UgBBlFEasyg/CFhVBhPzt7QEpBbcR3yngb
lPA8P3TBg3bs4loRJR5g/z4abWpqrpRQwt22nV94tePoD1x3i+p8PolTFHOh9Mm59PTfBOOOmBLk
ZkkMn74bVF4bx+QI1om8uPoZKChOHP217i6EM/PRwlIu21rReqVTJme7DvgNqdQBxKksHh70UtW4
X/BCziQYuYspbTDe5ejkCKuyTh/xGmD5VrDdjO8dbw8diWXkE/UYPBD+9H/6gqIQd5N0ZRWdRUXK
b4M54GCzC5aNnIemb1VKS1D4LgTAf2wE7q+neaMkLr8JPCecHgbIEZPUzNktINiFw8tPevSzEn3C
HeOjkBNwCGrEy56NMzeXL0ujV/Ym1udKIzbOBVHGdO32Xy6sA/qtGU0wRud71mHSomoHsL3456J5
sR6cn+9ru//2i20BJarU1zsydPeoRpFM8fFSvbRc1kSgXw0bOwMHnoI5dqICUyOxaFcyOoAdja3B
iswi9XqvvLk22mpijtEWJRv6YU8FDcFE93wtO8by5BdBkQTh7vsckXZ73UVCxGICncbGBMC1t463
piVlcM/Q0RXdhqB48FyAflDfJr/rQHFyIPgj/iywxQ0/TU7gisahXTAIRrxRkOyCzeXu6C/SEItP
spqkLKBm/yaJ3Yi758EfpKFQ12DBkzlwGaOP0Xwn7qMDpiHeR3bgi9GP07ixmRofaiSkRF71npZb
iAfmwQaMsxUTxsG+bOJ+Pk4WFJbDD6rd6jkDESAEqwDhtpymZge785nkZN2hf2ZaGp1eA9rwA2U1
RSAWwA5qaFK31cuy12Ys08jXCkmHnCfjyH2FopAaFDn7RYBV543KpPr+3PAmQES/k7U7Wpuel8lX
VTB4noDRoPcpSdBOpuw5X/EUTjeD9OeDux5XwWWv3g2vhP0Pd7qY73991hFnuMWkS+pZ3DjPJktJ
31NwZ/9UULYSHnJjpfXvnif5ZQG+T+VAUtPTjTTPMHfpqksJb/V5nabpdNF4WtE+aypcbOrHfh9K
jdXeEHp/YiEnMbBxmEw8NDE0Y4WR2EZH3zPxDamGeaXJ0G/yWV7aJD1JkucWbQ4RIEl1LlmljATf
IDkKMnlZ5yK537Nki5Tr2I/h5Y2sj5RVgGrRj9vbDrvK2R9WqPunRMwIeuK7U1uTX0TUbfqlTIQi
HzetucZ12edcJ48wQrG9CemBnbOx5v/7cicvtSvECuB+4hQMk535N3WOy9kT7d4Eh1nBB0PU68Xs
Ub/FQZCRJLgyAGziAFAw5ioKr6PP7h0Vrhv8OdGfAeTamUF4oVvMYIvWTYOSytJ4KhyZ7kcUfXLf
0fkXVPFfmACqs9LAYFmlYVCRcSmNsz3VxR7HHVrXiovzE3DDx+GeP7g2xKrX8jI/ndqdiJbYrmsc
th3x7nd6HZA1VBXkeRjwquoUHQpFCqkqKw0Fa+Y9nZt34G9O8C7NEvO2R7utP35BhjuGkMch2KdI
65nEkXyp9IvsSpmgfMCoLDbfI2PloduMSS1o8tz0n3tweYylFyGhzf6xuUOJbHd4xtRA8KqfshYj
F5smkVJrBn/NT7XA8QIXSEprae7X+0FsUQMFbGyGks5Suw5GwgyjmtN15QmUPOWug6JSVfAbBMpr
8J7j2H27hsZT/V6H0Wyx2ZEbJLHlpYUrwG6bFlPES0uR7iDkIrqdUZFcWQu1H4VWw/0CdbLOCIQ5
DTXrmybf0L6k+vWrD2t1xTtwBoK9gIqYuMCKHRXadJnBUugCpe7IhyRL8sF7+OridFxNM29lYKY+
X2ajan/TjdRcxa1Dq/0lzj3KNnUeO3N6KZCXtoLtNQ3DR8HWDXT7xTI/W5jRfehS5um3GKRld5Q6
k3sVhxC57L23AkDWBbmd81jEY2lH0Ao/0xfdQuJYfRcvotSdh58CK2PszeCrxZ7T+czryG0eh4yo
OKSnXOMgV1cLDyaDjubQ5/ETqDfecWVCSHgqDqlnABzL1MwnusRCB9lv9+XFA3OLySxNy0VFqn0v
6nzAGMlU74yG7AYGf2IBjFCOs9wcI9Gvu7a12t8FB0gDJ/iaIMziMf7tj0YfQkdYFnsZgCXWjGsA
w/4Dxvpif5cuZKAmUjjv+Js3iHXLrjFyRI/zV44MLI6YGW88C2FV22NGJwwOcvib5pMfDtYPwAya
uqAXTczZTgt4N0y1U92sZXf2AprEfkaieJiK6EjtjOG+aY5T+We4nFA/CsIK2V3Pgw85qNK2rVIi
sKuVN57XCFroye6HqP4C6MshM9bKFahlgVrZWNNBBkTwY0usrKjPSCAdcibfbsiL5xlLGI9e1uVI
0rXU/MEINegEp9DCx+UWPOgjRL/WE+6OgUeaU8XZf3o32icswrKX1cXwf8STIYoWou2XXwyskdrb
IKvc+z6lZlAN2qBKZSz8grBUhTIgNsOwS3RsBFVXgTzCFb3NJi+2ytjCsksufHBs8IO2nsLosaG2
jyzSU6AeSIMaBVSmsDeWcq6ThkLre+gLY3D67y4C6GXqjkjmRKzKBA+yU5HZLE9+J81tMdhFzH2G
dsWs7KZOqZb348HmauUB9MBy0Scugu4UhgNsa2/hCjgphPQ4taXPf4nCGwM2BeQYHPMIWrvYVGDa
LV8bLJfuw8y/puVjY4Rf+AxcsAWTBNwWN5EjNLmQJHGTEZeKjS/akRClUEFgFZiKss6Zhibm+32B
yQUqMRQfp1yjKs15v/yFBXLic/48hpIG1TF+zobWkplbjosCuxYlxwJumxzb4GG0mal1NX3gdyUh
NJF/qIsobDCMowH4p+F2XuOpRUQtenfIWEvSq+PG++YwJlrCXxLSI2R5WmoAq+La9QR+I/rX1lOm
IoF3KnMEGVPS6OYfIy+oKSzPYi2LI3hFP+clUvz8+L2xeGA4AJ+JMMMxQVi8Ws7f4qUZ9UKQFx3T
TxGTbBiFdseAUBBFcsRwI/aaEgB354yr+3oJKhzgfzAbMaiLrCykbRktSFNgEmHiGCWTsZWRoqdF
lY4PHRBptdTmnMoc++pXTfVck/WhLta8e6B7S7tPVV+E80mhQ3P5jmAV6wb0A9Qb5kcGQ9/p8Dn2
rzGFm3fe+B/1fGgxZBzYIDh+r0itmdZaF0hi+wBMrytjcscBx0Gk7HvgD13KZN+GXK1nYycGJr+9
heziFAu/i+HG73f92Fex8TO8T8apSCTkwjwM019G0b5uz9TOeJJc4JAkFCZJXIDCZ672mLy/Lnq5
oc/QCTieVUToBTtr/NcYXLEmMtT5qFpXr5Ps4c0FknJ3nObNhl2CqCyGLF0EHnf1cJnLprraJ/F0
QyH7vZADncEP+Vy0MG9hhO8qF9avJ5lninYBwsrBhVCApNOO1SyG99IAEbkXm3ZJLcNxDGBBxPD+
u1P3iY6TVsxVRf1fA3BoylSvEnuSr9l2zCZef4Skv9J2Epe62bFhGW08GGYra8w6Iezg3fv8cFGl
pj5nvKV8c5ki5GtHIWpAOVULV9q2CHb5ZJ+YoGTewIDpGWV+KynYVT5p/E8/4g72LOWdd0JZaCPe
bV0WVaMLoj4He0/Ro6RndWWjm7krUIP6skEoYDUqmwIB/Rbofdz+D1QyPf/tqN7/FjDEiLGHxnlj
EzhNKtjz83w0fwjn5a6eWANjtbOyeuwJbkY5kf3LywMo+Q4v1D3I+jm31N01k0m6Lo3SR3ydU8Na
Kt3PxXGbIJ+H0x9nQChx9L/vt9lhxm9J7VJwCskXHYw4ku8oqM9Ws/5Q5omkNQT00F08IzITfQN+
wFmz/VTbv7yb4j2aN2yxgXQM06uEV6EEoPV+xzXFqwyP2Bvlxoexq0O8456NpjiIMSzJinDTAgqC
cM5Wrt95dD+tupw2n585zLHVE8BGob62b5AzaXAraSwmtj1+Wo4xJ47SUGZLOtsoVzHFGqw1Myqe
bqsQ+oUtKbXl1ddmxcEX9st6rl15IS2jYk3f/2EBV/dQqN49i6ih6bpJ53NF/UlPLWdQ3vDlrUZs
J95Kb/r2CkzodGyktqDt1sEhf7Cye7nQeAkH/OUubtxvCFnrMSjPX4AyqOT92Kc+FfSpzFw9aRGB
bSFipN/9TWKPNzk0SgJaFhOmhM3d/WaPZERZX5mv2TrT1r2Lr5LXCK+tEZJJKwswUhDAa9qHZ/AE
1tvc/QTPi6SqjRIRbZsHP4iqVYVPp8uPYyaBgswdaDWgYwQSTqAVRu3frmFxGNvDsSLreDy0gn7Z
1crHNN4wgyzsOERgoNKtM03wSA1L6TCaqR+OjQUUjUCjPDeng+Yr2IH/qV4of3jW4ZvtgOwFEZQV
IPsUtrp4Byin7Uy4QDBmM58XIE6O3LZFOoUySzeaYZ+CpnPXn3QKw+NoKalUnNiL9DrYfHTn0PDV
pFHAjNxrindjK36272aUupz0ueXQYbqeV4htOvFVceUesV7EV/NGU2deltLrN2TyPmcBx8+UNfPS
B1P16KJ1idE5giy6PYZJlFiZHs28qGaaDuMyXaLr63jZAGkkY7KbtbVNLcHNqwuO/vZL2FPAODkP
OLGJoHDFh9eIIVEyUh1RgmBe2PwvyC0RKbfnMei2hoWkWMGSnOzz12tw1ZMMJRppC8vxKex1XOG4
YBPPpTvCVVAQndqzhHdz51oy+3+L6Oh7gu7wb41fueav4EPygE1GdHDYXkI3T2X0K7XIdy+ZU7nA
UNpEZfIpAZLUpCAtPDJHJS81e2cdMN96OWEp7UHlW8PdSRU5Y46fVZlDKNQPKquuDq+qTM1cJz0j
Vl/S1dkyLTpQAH9p5kjLOv6i4jJTFNCgTQ7UUfyCYzSm0BeM0CrT8SF+hfXLxArAtNjXF1+X47Ne
jFYDaI2eb4wy8bgPvMSjh9KhOW+/EmO1D4WhVWbZNUDMym83j73dv4J4Gd8d3ToobUDr1YRk5cgQ
50cBHvEG4H68+qcWjGZ3Qpp8IGgzp2w/WQKxAbdVeIUJnd2b0tVXZz68VzLBp3KSLr86xz7PvBlG
8OUqaXsSu2n1HMshqiGljn6VnYsuAhtKc3S3fsBFNxGxMckSb2Eu2jxBiDj8OkJ/GvNQqK3JhuZq
ECGA3rgT8Wj9GX9FMuZM//btxIpNMJR7A1kXBQvD8AdAa+tacZojo8mMyN5xVouH6RDQ7ihyu19k
zBrUxt2ksxb7dWnHm1gCUw37Swy7parJgH7UWGcz22V0j0stAUGlKgoZYImHkGizwZ9p5DsAErH5
DLL/OCMkMRImJ3wmwaj/SbwlCROf4tzSEoBc2/PrZzBBtwn+KIlBFl0xH/uehQr/AuLwF11jTpBM
l33U6P3EZkFlREyybq2/BB0jHeWKNPX8CMtqIfsyzdVKc2FFaX0Go+Nbr8jChQYuDsQplFcjeyod
6lFKBkewMXjJcURE9fzOV6B/OsHIzDw0OHuvQv7J6w5ijeak246AXdmnOp1m6WfO9JttalKtAMlQ
NpJMV44NRr1BtAPi5DHpRdaGk/q/gEQK7oFdRmg5Q8+fEzR85E6b8hGY9cXByQEXRh/sSHEMM/e5
rt1puaGZQaLXHRKcAK8bwBgKk7PPLRnSQnfymyEPeHrMiXpOTKpShEoOVmRwHZ2lN0OsTdXfR1na
Sz6o2tx7qAMAPLz7hkVymrHL04/g6oZ1s7B66CyQDf6811Ss4RomDSm05NvC13eNQjZHzi1O52Fz
OBaa9TUKH4Ygs1+QzqbyRjnRei9E1Y7AO+yxW8lYfq65QdTSvlRsfvDcuN1+NLO3F+KPXAplfX1X
zHQRBn59kLID96oi1buPltToh912BcD1RWgTROFUr7V/AumHQj2usA6dDWspcqM2NomCYsWYTWqE
zwbpX33hO0Nn54Z6tPWFsH0WttBpQuwzum5bU8u5hEP3uyHp6BvZlVdG5JaqJi8kPnYuyGeKZ/fe
O+EqnPhDZ/ANdJYMlQhOu9LbjS6G5EOtCGaTZAV+FLRpLTghQNa1Cqz7YBf1rUMIHcmSzzV5qd/v
vyyvSiNgL/9pH2uC6N4uLH02b0IGgIEHqgDlwAPSK9y+FFBX1ZhhwhJc6tJj0RFtRw/cMDBXWVwu
kS1MiAvREcJfKvA2/9DIF2wXmoDNN6aUK2SQPEJ3EiC016ITlgHs2k9h+BTEzp1mKC8fmhM+ScMm
3/rpb7WZbq7kbyHYcHy/B0ZplTVQMhNK14ah4HQM3eZ9c8gZsfepSNcxH/J+aZysw5sYVVvIIEaZ
ENU6novGfn29CJKQw9YjFyk42iXau4MM59loCtalfQdmDO1G+r+U+Tvb6pw3k0qyDn2wTvFuJccW
OZ1m1WDu0/sSRZvRtdZEfEpYBMe+Z2MzDHdIv9ckVB8Rp/DsnJFoy5rgkku8vz5CWnZsodsXr5H7
gxgSz66rqWmoefMHzxSUyXBsVzvlbGrx+vN+eIeIoXABv+7gbYKM16dLHaIncpvPNZRTBGgL0d9p
AcvB5CfCzv5kRm4fapzTKK3iTAxe6PN15b5Nl+Z1IBSvIplOaqfOCNFyiJUB7qPxMB+3bDRZTTQH
beal59V6k+xY57jasxvqZdutP8NmRUEQPYSnDE0vDO6SkzWTWkvs3JSliKP3gznGvtryVZi/lYLO
rUnx5bVhlayWektrfRcIr1nWnHSi++DYu4csF8IA5k7vLJE7mFxoo/AqtRqU67QIEJLlUoswcSmc
+DGrMyhQsHKKJG8bGUV0cQcVlCv7psOoz50RAYrQN0BPGvovqpRZNgncRqFDgY5FTXLaGwDL4JQz
byTssqndom40/PQzLL4z2z+w1eekmpIJndJyamfcoFtzBecMwH1Q05n+7t5mrRGjTLFBXgDEgfhf
ZExVSg683sxkLze4d39NjOHqhHoiCA/ykEz18sL0wjGYBVZI6UajzacvySdYqRlIwAOcVsUzuG3w
FxFIQSSVgBIlQB/eW3SLbhDeQm3OfFBFw1jNs2nzFYK8g+FjY7Gc02GDING6aXtMqBkiPzXrPZdu
iXilJYbVu5oz/r2xf0DQcmDBl1vzqryZ/ZysVcIafxLrjxWkkKdu+pRj6V27pCSL6EUy8SxYIqT6
gBwEcyUCwsd0lIQSJWk8tRIL3/TJatGb4dYrKLI9Twxlcne7ZpsTMDmnH/Yaxqu2vvM0WBKDEbOM
qnoCeCapJo4LH9NuxhGjJXleyXPZs6mvgR3pQp0CmCE6MNxl9zo4ELOhLYWXiPLpd7daUXkkW4oz
Ki8/IdlIM1MRg1S18s5jnN+EBV2G9zzDGMlil3fUZaV7/v53br4nHpWM+Zf0yL8wYRWeQSrK3Azv
iCR4mUY+EV3b1N9xz6h4zMwRbTYiqpnmhbkdNhuOxcWsCdpbZjrJjMRRSYwT0rjUf7xQjFKuDBrN
r9RQywS7Z7FSDrvDJ0e4Hssr+F+Kgiqt6dEqBbPUCcAdlwHNIDUXIncDOL6wURcRoN6bvgQNJ/sk
MOEXzeG08EsgIKModydxLVq9FZAJlhL2h2FdYFcYIqJ5ztk6mN2Lssy9pkvdRMIM0hIGXxhTP10G
jcMTpYtupOEItOxmzX2qTHDB0aovDIDKBb9s00pd/EGwrFlqyn9nK82/PcETBB/mcWCuyhqfNuD6
ujCS2otWT3AwgaYgr5XrrMRIU8HSvj9EtYXtHbLgeG2a3kmYPr/wwJDMnVjCTZzCRLokhSwNZpG4
P6elzHzi0I/s5xtx1G7V7ILTbTcICt9/YJpDlzPxE4IrrTp6mmfwj2dTa4O2E/DLQeiIcFZ6QMR/
/ZfYq4DyCyizQJKxEEzdGsgNvC2ZpEQ3kA6+/TuMcce5CuFSe/NrE6smD1qGyMQjZCB9lEGJ+jwZ
sgFwLDnoVfXK/FqFvLy0DgBmP0kYVlNw7Q7U0wecmMVgXvtT6TmtpAQSJNWIBU0UizOeHEoKmGxa
wyyct3O/qY7PpLnR3pBxjHLf4vDjRPzqZerZKgf1wVdM84RHKouFLuH5A1YMGM95Do/25Ld/VamE
fLsfGQgOQBK0+ACDXLwLBbsb/oi2HJxsVP8E83hBbgiaYSu0A6Q6trqPS6RWYZ935Se9iC7F9oJA
/acSxHYKpLj/X6UE3UM/tAq1b1ayQqUB1MSBPJOi1xFgseKt4ffkliMr7wOr4nMFeUDrDgJuQHYd
bQ+eAFe+wIxvqjXDjgH6kGdQQGJX1+igDFVt0aajnirqCXwhLUQyfTC/J8tr3MMQLhv1wSzY9+Q1
J5dxdzipeytHTcWEvRj6SQ0ckqsX1guIyIGMZTkkmkgqaGUfKuxgIlL+dWyaNyu5EzKVx2yUrOUi
ftt7u/Fsvtu0qG0dm75DoyfeJQm7AX8Knedue60wVEU5e2S7SO4YK6Jf0z+O8hEsykoP/L8s4u+c
TF+UGKirg+9bdullqOM7qm4KY9lXd9Pxm8ezsdT/67Y710ANUHah+bh/MOCEXogJdnHt3fh6dRG1
yY53V4XusYSOfhHOftVTEIKWM+5rKiY3JjEx85WCh2xihFCgkpvUDduCVCdqjqTUmFRfDh8N+LO4
1jlLz+LBaRqZqkDrPHLtVECU9WWqDSytyVwc9+fvyJ1PyDCb9tIdWKiVWKNE/B7vKdfBeGL22JIz
YWuwGC8rWLEaPhQ2vjC68MClvqa1Heo3HddtQDqw+pLLcSqfqIWB+Q00VlwKeXbYsv/bvMgjix3t
E5D0rQtJ+aJb6tNrCvWRs60T6f4Ni3FQ/D75obVPBkP2e5qL2og8akEllNHm8RhzLBXemxd8NQCX
5QPX3MPjAuLX2c79DRgnhClHYYwgrhf0HTiHk8I8/abq/vavDMKwb4CsN+kk7m7lZUZ3Mzi05CAr
B4vv6+bUQLyQX1jQlbfDzgB2/KRck6OGyCBxo8Z2qUSMN2+LFNsYXb6Hh2keaqRD/G3tYC7Nhvcw
WendgF/6NG8DIdtgACNzDdU2SZF3r01x9qV0d03j0EtSPW/kBbYhOZ0LHzSX32Iq97W3dsNq1nFp
Y7mvRG4ZFLvFuEicD+GYEcHSELaV6uVhDGeNVv3C0mOWCl5qHLf9HJ+5kactYsQuv8Bbes6rhwV5
nTEVII9vp2GSOnzH2j0bqfzGB3IdWd4Wq7oszwjQ7Xy4UrhA0eIZcdBMS+aTWlwqZh0487Ap0W++
VMY/BcCgkoJZ9B84m77L6H10i2t94EZqrjV7rHC722yDc8AgHdmaEEL4HJYVFUvAqM+Qbma+HUTX
EZc60PF74uF2XierYD/FWrUD6ysPtZ75frKHYNWUVrARK63pgp09eTLdSKhil3d6XEHx8G0Z7czU
beudTs3oZk/FXPYrMpmEfq4+bzIt1UTDgBZgUE1VAVZNiX8r9WZHLqSCoKCzovhZCfzoKgga+ceO
rx7dwVnBaeyYF2cCJC7xCg7f5hB+WRxl7vjt0unQPIWyJi6FlGzvV+MRY7IwVrnFLmnUUZJgo6IS
XIwk6r8KtaHpPRRFZWbVOZ9l9NMro8bbeEo3eZke/VguX2iRKZ1JFleCfNN23/CJY6JngR8SO/fW
0VnwNCKj1cr/urVGt8vPZ9Dg7BCpsrBMPGAIZDsJot6+nQc3gDN07VAtVI7S0wOdTHm4X/M9O6E1
z/P48zYiqH05fa1C8j27UJnj9OuVHKqls9Jj5OWfydVoBn39lsxzqtt4AJUZQbwyU/Nzl4YbKxLP
A0l/uLiozNAwQYTCSK8m/Hf5gf5wjqPIXWmhS+VU2LjgU6+0PkPR13HdliMbQRiPdg3TeYm+Xywt
RC5TEr7UhjhYlybD4B0C+hajO6ue9mYmRHWzg+j3fpCl6xCWi+8Dr1fUSRofYqsCgdjdge53GIT0
6x76SPar36lOl8MM8H9mTxxzfwl7EbFI9PftTlU8BodjXT/r37uVdNsk75cpUEExEEHP+j9Q+9by
SBwjwyuvoP4lujqurJgcX8atLqjI8SG4nEsKbssTKjJLjWUxPFb734YuNEbGuM5FzjL4RKLdjpkU
nIIn7FYs34VHgdkttNUdZERnKmU2MNxoid0KH0y8WXnzygIMYTffk1zcDpxOw7B5RknguZ1UfE0V
cBXSI5tIvzj6kI/TNrEG0NfKGzNZoAwHDzzofMrttmOdnTfLlFfgtyBTeKxGYnr8wai62CE/7KKj
Tpz3EcOUpHRlIckuwBN8X0PuyfkMne/o6/DyQPnjTpkjOBQVaL5vOxVqMyigz9w23YSA4nvndWhF
gKypJFx9H5XAhE/9A/veC9ms9o7/NIHiMpsPB8OelILNl1vtg8msu4nPm4o+d+XQP7s6E3VwNSbu
p/QEl56Mt5vsO3iyi3p/54Zh3kgwR4c8skGqNBkEuaEUPowyk9FLDomTV3Y4VTbrJc0NkVXPHA2R
yfAn7lQmsZYCjYX0tEQ1De5y0dwB+gBRDXas928s32eyEMQFZ6mxk9NbPUxz7mJgEURwHPluPanf
vBNh0CP1GEeY5e6O5NWn0uzDn15AmKAeooncxN/Jvq0kE70qKr9WpNMHZsHGvGFCgv5uQeSrGWWZ
KpISOU72iKm17Azwh2nBoDZIQZAF+rIIgjkBl4gZWG2L4geIqcaqBPxhkAl8D0kOsFf5XHOYktaw
KcQgNYhQsz527Pa4i3AP+yQieEUp73BjhKosO/uZpCxsmv3u/vn7ucy/vfcSt7JHQ5TxpwCA2KKL
JI59IuxI0hNjWD/lnTNeqcXW1AuiXs5inRB1lZXin/rvK04xgRQdBMCoX2GA57UXIZxmGg3CDyIT
7LjrayiKkEDl9siQD64xCWreCsfNC3hS50jrcYAP1AjnNGn1+biWIU/ljMAjOvg0DMFT4mdkZ3mV
GmG/TGEq/o5ewGkYDqjZ5UE0tEJ2nmULs+Mfuj3ellzRonfGaRE0L+SSh0u3uIyHOe9cvBP0xVv7
SKR1DK7dp1/3T9bJ49ThYGctULynb7P32ekPCGP4zCURz3ZTQ3ro3Cohjtn9AdeF2EF5Aarx9dhd
G/rdsXqr9EFkiRtT4mRL7NhgAWyoB4jOvJNsZbBklpIKw5cFPB54YsYPdviy2cVE7SwPKuacorja
Nfi6AuL1y8cv2wZysFbA7lsdlAbQ8BLa/hX1pxmblDjyPRFWnmikq8gO2GEkcXhnEKixFq0FTJrf
XMVIoswoYE7ZzgJ7xJaOkvfBUmhoKZ8iCpY7CaF8sjZmmEWLsOud7eGeAPYwQMbWMdkNQ8VJMTE9
O1zufsX/0whxqcZEaNqhD/aly3Jw72sEpKxd6qjL7huz2ZyehP+HSBWBQHWrqepfOtdGDSB+7fwk
WiGQEl3auvr/pO7ovf+KteVxSv4NVXNIdbP7fqKc0vKGpP8kbc07Ok6Cwcvmk3dL5ENyIzrijHKr
GWsdNyqS0wMbfogHBAn1D82/5Ug09cwKGxkHwcqt6LwGk3hjCji0F+uqEe/7x4IWGsSYhxMvxGgg
/zW2CayqZK963K/eHqnPiI/5rYfiKsh1irtuIEZDsIVmdY8PIT7BsSGRXa7W4b5yQVqeLzfm28zv
rBBRry7oQT+AnVus9klzmaN9pKcE+RxBh/+Vvry4IIeSoWK5Yj25dWEtrFArLi4Cm92HazMvQUOy
5vLD0u+aEq08iRXkh5b0gYPXaYrCQGZePQeviy5WoIXNW82wNbCKkaRxjFssMxZ627uqGXuSDI/P
TSYOts1cQtZ3+tZdXQO3vst279SLKjGtzAEkJdtBi3vtBQkHwRR/HYrQGlAByXOCRWGbqnjm3E6N
5rjrw2PEbJlqHvy3TkI/LfPoT/D60v45Cfgob+TgUqlTT58aRR6gSPIAwOCEy4DlO9gYbbRJiIIf
2by7SMWP3yhQJKLiV4e8XjB2Z7i1cQTu2cXMU22kDyc7xxxraTq3KibcnrTDLB3K/HNAxwwsVHJW
lIknBV/1Og9uuAdPy5nWuUgPUh9oyNnEkFRLS+O3TTGf0HkTBWydVTfdMmKh2C/n8egGrtl11Wss
yC9+dsPFn68Tqdk309LW+Xs2g6ik02iKchHCmJuSD4VCmm5VufviKxo3aqYrYwFUzy42Vo/NSTGP
SnRZ4HnpJDRvtmXwH360ecwyKnUOauA2UBHB7IdKG5NQJvDgLDvVRmBU6+wsyFyee9PHlji7HDtG
3/FsoQ/y+SG1TzSi5/tJiFvs94KIxY0ACh2RPaddMrBBxTYMQUZ3146WRC230NuI/48GBmvlnJlC
sn5+Mwwoh5Yr4GMRujC2blpj1c5GCIy358yRvnbaEG+uqWmMcN6ubsuvILMmeQ9vkdYb1X4hqe7K
RjQ/92mzlV8L+fZ5cyd4uMUQseFyGGWekMF4dtxVAVb9Xm6gU6yGXVDIywVUmpZDk+zME2WRISqn
sLnfD/gou/QbIg9YPUXTXGAjEhAHydFd446LDNSkPY3GqlcBWF5dHA9xJ/H7j1RBLJhBBy2FDXC9
ecobF1BRt6nc1RKJ1t13+p6Gegz85MONKuBkqupf0YpWInindk9CT/UmkUF8pqO8rzHGC8GhbGG5
P8Z0ZV5b0tJqpdNFETiIFlBFNEQFYa0Yi9/MtylwAx/kFtvHa+pHATlDReVTX3/wSXIQ7zH9GFlN
xGhXcJT1zpjkI7rDpX9dUKcSeaDJGnSXvyiRMog6ugeW5IXe/LusPoM91Je4YJDO4CbOUqCIYrrq
Y3NJMDQqT9cnPrVTxuDRbHAPMg9742woOzAZlw0ADS/PUu81q1+Mi81NI1rlTiLlPOc8RlYwK7n4
32c28xE3xUO0etQ3I3G2J9xH+ahaZkaydhaPFvtVzpd2nytVdy50WGOSjUX4IMsXRKJ7DeFMEUmp
pACY3evoYOcjIFInEsL9525DxtUuOKLM15g8jGME2kdLtPiNBJCvqk5MH6fzroSitxJ4NIDTC1uI
dNY3aSMgcdTg5KDeb5OzifMFL+6vL6l5Z/6iTghM2otBDXcE3PMG+8ubG2Fyokfpxqz3uyE80M6K
SjnWuGYo7L9dZlEbHysl3rddpA7AXp8qUjYMUSETeQu84kTI6JrXNBD8xzrPjCE//7BrhnGf/S2M
MKW48tDIZJocoNruhPB88mGfgfOBfYGSb8HdJ//VSGRNs4fPRarpowN/xkocTBXP5T3qmq5XTE3K
+hXBwPsVYj920WtKydFXJc+ryof1g6EEudcwSnC42gf1pfLBlyr1J5jOhkSjcop9fHKef0BDsXGi
AqVDq/T3RrrLScrv9XVBH37jBHkVzQH9RJw5V0tkZ4fZclU9Nwn7537vF39C468OPHPHxy9Qqlpi
+9mOIF+KnU4Ct02rNVbqaH7Y+G3hTh4mlSxj2W9BpAUtFkloxWXO+YymUyvM2mcV711g6Ylqqqvf
vYMrahugMfm/E5Xv2GZ/j0stEdz4XCbTAqGxyHt1EdnGobOLSBESKaymrI7Ndox8Dt0Vj3EOnSa9
hk+jyyUqDHOrh5/CnPdI7BHfmo9X8bErhV72sr+8ZubJr/W07Y6SXqexDHop+bhfSm4i4PRF1E4V
CYszk4YvlQZzt5s21ONd/8+hMAgrqVwJxTqAkxdogm3XESBuezto0VIj4gSsCjSlYeAwRdQ3apqZ
PAXofIbbzLB5d3XJ3HxqTsNWeGkRyJ4hHaq0nCNEAzNT1cGaU+YGyKPDrkJM45NJJUemNEZFmjOL
L/3CrmCZX9f653T1TJ+FbYmbis2eNsNMM+xn85yaIPpbF8gAGUgoSzwDTsCofhNORogSpFV1HBTQ
P5/S8S/oznPj4PpLh+1ecYhgtTqZGy8hOxp2sPpx6fArJrk7Ux9PukPmoHEM3EZzyZzXthmhaRjo
z2ETFN9VxhsgJc/wxWJG81J/x7VzS7zJskuS/+0cA4TNBDk5EcMYjXUKq8vJr8t/YRQnmNubzdDD
PypCl91bPDY6G6p6v81ZoA/GhCGDtvVqNbYomPP5YtkWK0R8DbDBOZjIOTBJfPWZ3++QagixWc9J
yY383nk44GSTuJX8Njx/2EXjIICkoUyPUVRhtf/SV0C2h8tNe1ZyG5B4YPrktLmig/0bUa8jdMw4
jY45MUBc4LpoKEmmcPrngMIobzfnHILRdH3dHmDL/4T3Ph58GmRFXDrs7nvGp7+SbTUq0SYOe6z8
MaI016sRd2lTbeMijvih0X1s++PYfQQ5fhSuJoOm4SqCUJp8REPi9y9LWlnJixTNyA1EB4uKrTow
f6sZI2yPOlLVfXGczNbCKYgO2DKshuwu8a/cXr/koc73lGoS41tVTB0UgNHfw6SOFE4rCGIybeHO
DHJ+PJb6b4tr0cQx9GLj9ltfItBRYFMY4gqYAYWCIfcxlehTtvXThQh81+p3EhAk8TPYgLkEOs6q
H/FX9Uqk6srNbAOSRMlyDHgYZY/4R01T9MKC1oZd9pPZJNXNn6BmkQLNkXcGUjA1e3fXlYypejct
AwflTrcbVf0N+xOnMdIoTRMbcp49gVfSXFE7K8QQ3BmgMEcb3TA6bwPubhHARArXkm+AuMqp9ZbU
3b/VxblAlivCsszZulcySeAp+6k1JNTTn2qRmFNTMpj9GkzQL2FaoSUuF91FWLHqQlhjxWizeVTc
DCU/pUi1e+OQC981yUR5NlbP/WNJI8m2hdoIBNoh5cc25+PWCA2dy7z44RQUBbh24YbzM9BIwQzJ
ijoa6BkhC8X5zbINydHdqJ5SIjEHmTm4RMBHEpkBNccbHGtEfMuvWyDzTcLjCzTjTmB+hvYC+hfg
OKhixrWaCrGwrjIC4rbfY1giSOSckGuawpGZ9zSJLcIfPgiukNhC2smFc/fRkOfcKXaZ/NMOkPiO
D+Wddz2Pcq+hvgye2/Dbw1a1l+VvZfW23eHaprn7+yes1O2sLGs1Jl029fDOXujGsQfvH8FEXNqg
sUP4vZTyZ+FMCit1Asb6RDC+6XTcNlewTxaPItqxeD3SxHOJ3Fh7xxFghxUldQ9h3jUBIihPujIa
WEo0yN5J11AKZvqD7yIMnr0QuO8x53o3MKjoaUSPoHWXvTmY0ZOyvvB2XI+sDD3HvWtbz24Lsxn7
VOvx+VccSi1ytrWpHHNPI+PbJQgcVr1e5/7F6uapAUasZlcicynwWsACEPILq/AVnbGQyjgcHp5k
XSwJ5zLweqFfs0nFbFi4r0viOYtVM7d7MvIKcpeXHaow34WG47q2Zp+qj8yxerY3lhSM1pMXjxKd
N994UvW9tNw1u8V+5ocIMcgZWLXjKYGFdM4BTxw+9BN/MjLvZMf4wz94RULTH+mb/ve2Ub1fSo9f
3tHn8QIG9KdxgXYcyAQTJ3jJ8A1yGRMk9GQ3FxgqZynSGVO2w5bMzFkRVRqemXiatXb7zRL5dNNE
myGbf27Y+69y6J8SMLJW/OsUGROpx9LkGe9qEY3hnb344h3ZLIbNi3bCjFeV2mJBnzvMlG5qfNF0
xhLykFpjgOzuwm+O/q3AE0pTak5Ag2MycsBkjdsp3iYF+U40DJKHpeXJgrXFLRQPKIvTd59xsmHP
4zdfuPaeaF/AGAjIoNYo1NXfhboQetJc/42FvYf17xV/dpeednQLhxDf4K4yPcykGaPQml+YerTe
jeVuYIvKFWhduNWhWPEvTPAYE1AV0vX80AK+KkMqliYRKQ13NKlMynhbgBKtm+TsD+AJGv5WDKGf
qRYR6OQXUfVePDPeYRHvUVGuavJhUjYnpGGegRrpa+8mlM2055xr/XH8DXMwAllIzjHcTDjZATny
ZTtUdqgAS/nJpD5rZ6NJS2NQgNsxXP0dtxyERJUIG+g3I1BOEhk8mOs+xpZLcTryjzbtM03n6Eyj
URb6fWZbTvyF0vW8itxrVhJdvo9v311Y3wlnQPpnjQaywgfiI5zUFseDMXs174Ixc+g4ASyKIoEp
NE/PxVCGinF1/JorDaSD+YvtBHgeiGJAExXnufRAezKUSMJsh1bqojWS1nceT6XjHHotpAol/4tW
B3Hq2QTSzALXMKvACa8Ar5Nv73jCZy/glZIsHJW8tMEyGC+ryNBDgglS+Z1nYZ10AouYHpb1Sazp
4eKUQda0P5y+zbC3AHgTg/6B/QsZ2oLwFGqMow0xEQZgZzeHVXpmmJN9oA2wLedT5MFSwgCBcdw0
QB907RgI4+V+u7bBDGnJUlGWl68pF84VNvZJt6S3/3ePLGTZbWC1r9HAK0tCXrPWMOFm9DDmWMH6
lBl4Bujg/PK0Jb77LnbKPpPB8hnZjZgKDDNZ4R/kslkBru9ThV7Oq69/+eDitgLchSkOzBIQcYga
aBckGAdSwe0+pSZPdumJoIu2rDYxXzvDhBkhBplnj3WPg38BDu19v5+o7AxwuARCs+HTOU9mXRLu
jknCU6N1sl7urcLK+eLHGkJ+B3KlpsKiclFrXrLLCsnAjllzT4tFEsWAymaXVaw25tUrYH4vDzcA
HrZAD2w8AVmricmwyvNcW3X7iReC/uWduyJWftlXNdTj2LTBo8MckbWL93PLmneu0SZ4K+VQOciX
sm/XDJ8FYrYilRhhsRSjZ8Hoc/twBHBcEb7Sri1G7i4N4Lt6NnYUCzlcypWXlAUEUDpRxgDTEYBV
VE3iiD2joZgX3XGCWdRUHhg9CzgBFIa99gqac05Kp2c3LPVC5bNFmgL0/nnrLtrUGPWA8OTltgAq
rukU46ri6pRUAgujdWF5bv6QNzagyCsFpb2MaY0ubzSGWtlttyiMECGKHsK6TSjN2Jl7CSWcoByD
kZtcH6Sjlbqh0UBfmY/C4R4GDyPygSVM21AEpTiszJMD+8KXy7W1/5GGFcmwa4SEg8KxPZh02EKm
Nt9DzH73GS7GfLY1zh/1ZuINS/+V4sbSzFuIF5J0Dzoy3DfSEA+c/4Lmq2vkYCTqLtRpSUlL5e2q
wwV/T9jM2yUnoR0c3HvBXeWxojfTXHmP8NfQCtdw5bmaIbyEuhHJU6fkumLFYlJOgeQoDUMWZ2sW
iiqlID2nBu2jfV3BuzEQ6uhOrMAa1hK3R/Ac+Ajn6BVvw2xoSUmahPzhWxY3q2LE44XF791xE9F0
kuYuVoBAGkbo+IyWff+oxUL6/wm0BVW8O+7L6dXVQ/xbArUaS9b6qt6W1AiKjUPsGGUZLii1+cM4
DzbudL2Ma5I+F4SR5+qJuzTUw9J7ZG6UcWtnoT486aTanGHrJOm5ZKmjytzcz5uY1yVtewZ0r/0H
TWzbQMonVTRg6LCRj8ppKrU8Ypqunv4hRmKv5YzDpknIaRZbNXA8h1Igewq2bFi+FddzmbPx6CLc
YKouwkY+4ZqTiPy4vmM6jRzdqqQt8HUZkT+sGio4tyHg55Hqzt71i4jyvoir99gP3Vpl+uvbdobR
RuIFhHsJz/0IIljFPPcZZ2FIlJkjOM9yaiuLBcPcgLNzbmTKkQogApO9t2AysraRIJVIs1RY6v+t
ZURAPdw+qmWDSwMg5GHNX3wv0ThllV9IaU0zHP19MbRUs61JiEsrBAxQoba6P6IsWNKaf9AS8yLJ
TZNgAmGIhjxsYM2S9JV3wpoMiqFw6xVlCRVrj87jScK7jYVn4Npdr5kSAGRnVMk6i1dr9dqYuxKU
GXxgIoFUQKWjaC1HyLn6+8VpAJcjwFAN4aNQiHYgTLZXZKjCRN0LkKsu1l2cZrQj8PrtzzAOFvYY
YGaY2MWFX/vYGqtBHD0h4uxmot8BGCV+TJ1kjcuTqt0wvxsVFqoifDD7IqMWGZgS5f8plnRp4Xd7
7rgqYbcyGVg/fw3xJrvFwIACbNpJjShxLsuzzmxxa9YVtbRrvz7ug1365ST4HGoDH0mZ1yGesb4U
h0mdFSdHqRQYtA+156fp4aS9RMvD1rJVsSzxBj0rCp7iq+URrg+H4DZXsmCOM25MFlgg2FMXkcRW
2lxBdb6cmItqhBqiDQbWu/bAAWesNEgvKfxospj9PhLxT7+I/Wr9G/Yi/DbmSrrIMSu4d7hh+Wjy
fbYK0wzofI/oKJgiRETmPU6U6teqgooBgTv6k6KOmuSQSFxfLx9pGe1c7jG92Ous9WeuxzUn/tGr
ZiOeLc1MXzyh3Y/nKviR5V8WEXK+WmX2HrUUcUgURSW7dFh8l5+KRZmCe7pBqWLTUboPYqyaqVcn
+jedunE0AkqctVjlmb9gZkeb5OyWmX9q+rOYnAGi/CtIdbe8AsPWVUVnA0+2ZFmB5aVx1RWCW9p8
JCG3ns0Lt0Q/OhYmHuXEIMajT+DDBjI7cu3CLv8ZQ6FSZPJRoMFL0cU4Nyr8xB5jKv347T6oKvE6
2fzQJY4B6lmaZUkfP+G1DG20vJsgSw43QQM+w9eXjk7kv3J0RIQQ+aTsHOVaIh1h4XOjV+nzzD1x
j1UlTs8MN/MoxcMbQ4J9EnOYDJFsuZ08XVc+HatA35/SlAm2gMWEIT9lBGeGBtjvvMlV2q6CZdoA
Z2wjW2Spdpokvw5n8nEUHSQpYotFSU0lL8rOQ9mgOqlJCPWloRYRgGmJuPK7uxW1U/QhN5s35d5Q
YTTWfHdkHKwLXl/s1Ulq3tPTj0nwHgMFcU6f6by+h2s1heyjy1Gxfo9y/0hnAIeiKu0vs2CA6ag7
OkslZmVWSEavt7WeinsqDSbXBwFOd1wH9xP7rpm6bVCVDC6TTHniNCV8yzYUvc6f6f7MyGdJxTds
LSDZK2iTdXo2vrfZJnabBjnTeoXUnAqhRzbLq0TO14TsDAxWA8Xh2UtWB2MDo4BdG1ld6btYTIYm
4GyVZzg8rgqhtlhJ0xSFI4fXzucTg76kXFJPF6o2tgmqmbvw15CRIxXa+vgldykZQ/VmviYPeonU
drs+w/uY7cZi2RIrdYUMB97/WcYucV1NodOjWQVawdrYri0NeHIJmvK1t0gaPZSeNd+JD1k0O5tU
Q/Nw8sj40gIs4vjj4Uyl2/bezFJs62iGDk+GuiO09Fdc4LzBUNUlXWx81eEVOzufbovlCWm3Kee8
eix6jRtw8ecS8r9FR5oCYA/iqfqn7x1yX5M1RqupiHyRSBFN1L6zwqGdbgW7bvwq1Ml2FtunE8dX
Vp9KR+gDZAMg4CkxewdXPc46Tkg332LPxkjOlVxIiR/PEg/5dOx22AaDG0SLwORjOZdBxL4YqYVY
IXv2lAqjSf3Ln+/BGu5FXXJzCFJzUJdJz6eGx3VIoWc4/OGVEsyZ9oA8ItOxKdajqSOqRZrsTqtM
ChWYVm0L49RE7rnJ7Qr0oswlPByb2bYiUnxI0YK+N/1Rg8936i9/xGhfqwUb0YQQ9mTpzR3obNAS
RFhVV46b6atdapVOhtVrB2xdgSP9iawJVWJoyniTNNk6pz1JSHCAotbeDCkSCF6IA6uuhwjToufx
gByKdnpv2vL5qVtaDnGG2vBhvbcac/HCT6SAVPnkMo+gBIB3MWAcdxJxs/5jUb7MhDxxgWf/UVUQ
75BhkY3HkE98WFTwY12ywmdJixFNXJeOBzGdAVa7rCrB7+BY2fhW39hFMusNOrkp10OxPA7pge0K
ENgGkjBsx4f71KL6i/2J+RwTOA9FOD+9OK3BIAeeapV13p1Xkr17ylB0SjlqhQuv/AWGv/QXr1uF
gLmdx9kjzTnP4vPDuoER2mDhiHW3LdBPnw+Wjhh2WaZEw3X5zI6jEVmQzvH72Ak1lr6nFUCV4ZvC
UGcc5nBB7C0gCsPKdhloXcMGgZZd5mKREht9+1D5O0S63pX6SRmNn9bTHBJaTv2QntcOeifymGXj
lGOirIEUdZqAZNmmMlN+BlVs4QBu94ET8XmmV2BV9jtu0DU/pd67E0nEtdsNAqav/hp6BnaZb9Ls
rZuGm6yYBO74tHmeL4TQ99atDSjyqRglvLkvMyc90eXuqQUa64oGE7wR6AWTgGlNJwbxtHidsLo1
islIIAoRB+wx5qg7x0eNMTGYZTjd4ouDMQ+le5YV6/PhKOMhpxaf0GQTACzNycyuKAbVZAxqa/GQ
YWd8+KIQMkzOlTKG7GN6j/vU5QqIk4/8gtDHcdKMbtoQK8vwiI7n1e0OIAi5NbmD8SeLfrE7QgxU
4PbO/Rf5L58ys0THChwzHDFg4oaaix2SmA+RZ4M169HcvR3RzpkqTJlho5ki/iiJjXIVlobqS0FI
2vEkvIrIX0R4cI9vWCPsPTZyG1razxbNTZRrGTb2VYpyDt5Jw98BfRwT1Fcfw+lGr9JpB9VI9h3I
JvKXPqxfskmg/8w3Wt127hO3V7mo+Ulj49H0gaYaji0J4nmuf/ckZz0xUWDCOjiqJzoQEw9Yse5q
9oZZXnWNV9n/w/dxS3BOCDgZSWG3gVdw+aDXPxHzW2ph0mx2WYk0lO9geGGpM4itLoppdYj186rz
oOyb3jugBgNkwolrdoFRlKmZms8plw3CXDu6P2V6CJTifSzCvYFaeZKJ4qqejdIEQSs233DKjLIc
AoylfRrEccxkkCOn/6VXtu8piwRnqkq4rud86sJjgUMgD3YsUd6Lfp4zZczbTkW3WmSKK/75iAht
jz+kOf8X+74MdispY0jdVkptScz/PJgzsE6KPBfYZ6AALa0HB0sfPmMehQCHU1xDs+MPp5Rfk4Zl
npnCmwHHYWkPwCa3vNd8F4iw2XoMPT8vq2wqicZ7LhTAjRlT44qp362E0gpbZY9M+KbfKvX3/n5s
23MkCrsWd4Sj6VBeRRO0cbkU/tPwx8wqpt3QOVBmw8O485W1x2dPYt2+0sIVGyEX2DrtjflEbb62
G46BqzqmsuybhyuZnjo9A801VXhJy9UuGbpWOhOhu/LnlB03OlKmKs7/slkQTmFpjnKxt20+RKwL
29UvcvP4jgVTv8Y53lYImxSVlIUBpdQ3QqbHG2jYdiaRHHFFkPoR+68kc0Vt2iY94aKsA4awE+pI
qnC3rwaVtMRKWEhoknh+Du6cR+Sw66LHIaulSoGl86+B9f5uWHP2sj/pBluDlruPOWycZAycDsu+
AiNSQsB5s2c2j5QEAxJRcQleOaIHrQ0S5MR3ckD729H+VUV5lo/KgiU44whpgOnGp/ZLZ2UAKDc2
7v2X3hCKFnXGj8IBTGF1QK7FtYH1IywT1i/HVdf9BEzKSW9h03z4YeabDqIg7AYTxSPLu7LyQqJS
zO1DexJUkC9cKeANdBM6wQL740HTqaI3IwonMxmH89CmUWnMHGmbZE6Vq4qj/OhUSD4bKwAGBaFc
HcEh6Rc/DuqH6nimTzTE86eU4qVEBylEQ+Ifp9tZYj1dcHDPZIZeISGrvibRvvj4SoCNUJl2e2gI
by3JYhbMZV5l+5/rTIH0Avi0sYM7HfJZX/OnAYaMyow+Yhf4WXCyy9fOAim8HljWLtfdkBmtaLOn
oDFfoU346O5MshTa5XKe8utTVnDQ1XTccWTYHO7ZT40fB4kN7LMpFs7eXnOR+aBsGlvR8lDc929m
Eqk3ziLcVO9s8oaG0L9cfyydLx217tybcIH+sGqBl7+fuQ49AesrwQND25OhXJbHULe+DQMGuLP7
d2B6ktvtVCyDInskoWiRM9Ef+LY2QlUnZ/AFC6/M6nxfulvxjxSQsjgR4bSTWS6iNmqcTR170gVx
kOyaVZcOUJqwJAG/VhXXrzi8sgc9R4ZTrWrtAj6Z/Ie85P4ApG4CSOE857bFmYf/L+2B0q8G2OWt
6EjgbKmcTEdoVkXiWIEzKiXACI5zSWGa/hk+ALZYXK+HQLYlTk4+tf/annZwizY9VFa93CNHl+C8
a/Alw9vb/kE81ejOWfj6sxlDO42VkPTLO61CPi3yrBWfqt1EB4U0hXnqXmxSPICaTEoqMrBim6Ot
V/MjNgjxHpBo81JjrR/LTNQPejoyek5NKgtkBYZeCf5qd7a/qpM9nyP/HUxLgHAXB6kBWtdDLJYW
Ie/IdXrSkewPO6O7JBwpnKxrsAtOaH9X1iiduz/Zk1NU2pm3+/HvNa83FimWqO3Gatkxfa7EMO9b
vkFgLJv1yQJjqWGRdaG7rKbmUI3/g/ZpY0i5yEuJNuadLOFLdFi0S81690HqzAYh0WoAh71x1o8Z
TVU2E/eur7q4wcSDhtkSvoJXZ6/m8uuc5go+t8JsjAw25kF9Tix87vwOk3DHEUfAuAK5WeOn7blo
XmMyGjDHuBgN+7eKNrT7iW64CY2emJK9X6Kxh1NlYsi1M06q9z5xqQJpvET72BVkO641KkDye+68
mY9uwW0jZf2JIX9/4evvuMSYAz4pFRWHveoJydihYWq9o8XjmFaVF+9uBLTk6NM2HS/Mcfy5tOA+
U+cwqhTLuV8QegLhlB1kZGG1Zpw8Sr7qVw2u+nrtl5rgrgdlqwNGjmfe2QcVp562RtZNBaqOLgzR
eA/ISURBEez11FieHbVTQIxNjFAREVqiGizqpWw0qAPBe5AR91cOfAC6Q+mECuSexEA2VyD/B7Le
60UsipJmdFrpYNMPJcf5YBeS5AV02kf8vlYbKs2QEFlP0xWCiV47CRa4wrQjA6TRJgx0BG8Lcofi
/Ekyuu9XsskZylHD6HWvLXMtGbp1LNxhJEnN4T3Jib7g6nPq4uxVbbfDzSs7OBl8Fy0w8bGKqcyz
QXEmRsbInNYr9XVVMgc41L2JVhd2S97BO6H4JgpUxS3FAtoAA4qlA3KGf/vdepLOcOqJVZZsEBcV
1Wu0xSkUSMToxY1zQ8sbLBBFcCI7zhTqQIYgb3oKAo6VcAZ7FGh3UKLl+a0kGKZEZsUsDMZH/q7/
+LHm8aURZoJyHgaPwqmRVfkRVjMtNTCUNxicWYENxjo7gHmmCFC1uftZn2LKjIPwxd92PhZD+s0i
nOJrSOeuS4OM6ocaDg+mWFNr2pfdamtTt9nyzK4p4Mq607sHptd0Gqak/Y4cAqGV57dIgrM8XTJH
N1kYIXkCRil7mGRTh/zL066jO1Lqt2FO+8xsgPAo9r7HcW5j+55ODhV3HmtalAGzUTm6xDDjUhbZ
JLj1oT7OJZtjNB7OHcObFZuw5CC/Uarq++IhkMJ6UVz0ODv7do8sTLRG3PkyWGAc2zbe2AOcTgvX
GtmGWEf0KnirmEVR3FbriVW4gG5brOjxlGlNCjWKUkXyFTKvSNhBzAy/GNcY1gEX4klVHRjXIZRU
rGYt9OJa1y+F28WHHrQZ9cebkJeuS3/AQbYUZmOmOsgbEk9JcwxeVqFSX8JjoINTiiwDFOd2RnED
BFIaIBpFhu0ykdWzmV+3s3ih6jUpmOi/rtRq1VNTuwCn85q+EnPuNxROgui+kFPy8cyQYDdOnDhv
DV+rAMCU5u/+0dvyX6dt4aNWFR1BY40Cltd5e9abUkkYcrSWZG13K/LLpG3pG2qcDNlI6ifjp9X3
uAsNV6yMPw0GszZANoXB+AvsoYvIOsiPtJIWmXKAl6eiG1GCjW2aj861ZuD7PHxTzFszagzuxl8Q
1efMbzBys/xhtMtOWE3MTf0hlL1iFir4JtJwBTqEeXHvg/+HBD82JOna/6xzW3LZD/JknbH9F+PY
nGGKogAimdUeuz8uz+nagd6Q4dF6wd4bP0Qxtr5A/PQq9ttki4J0bIIkZa0VioNjUf3a+RI6oOOW
kP/wzc1HDXJBBHEkjFxJasMDl9LUnKnJdByX5BUf3QVBjgYPWoBpH/C9KfrwGf1tAPyWF+UTLblD
gKZzOSzkHKJj1RQFPre1rfkElUQPEE6QiiO8PrQZtWICG8BVTIam9w8KlQgPug5aUa+Xh0eIyOiL
EuUmCR1HK10bPmiSVfbk/ePVk5dkJLLZaAUDUrbjQz8qXyFJqfOSD+YfB5OxCoUjswz+L2QKG2G6
i2KtGij8z/SbLOel8Tbrtim4Rp0SQNpY/MGMopAs1slUEsIiMJKVIx+ODyDXXG9C3gK0DPqc8CZF
MfXDKm4PotFIUrgSviNxixihZZglIaC1SzP68L8KJCwL8H2JbcJuOaqcxrSrC0a8pwd6+OqslF+4
lLbOSEc82L53oa8+6QGPktOBeuZHWKzA/0zYtgVykRsITGAsxWWgJHnw69g20CLDLL5ZHh7WcQPN
Vz02VKkkI9t1CD4zefkOoSrHGR7ESvSdpQ5FocQWeOT/MRhsUCsac0+1qAZXmamCQTENlUcArxRl
9ml7oo8hQm3TdzQ4gK4UQNix34CCK51olpSJrh2OxANNSKsH258k7Ci69hJZU/IAqNS8OMBZ3pkp
AhxAJQcz5Psd0Zv2P88CDsHBGVvdQV+a2dg7qscVoRIosuDiDfFeTJigb9Dz4I0+wfjeeV1KGcXO
cWW2p/1OVFcGLSMWls4EcbDqYcyf5e381RcWt+cHXUeF+83lLSWqVOMCNzSTX9mSyHULFJjKyiZu
dnZkyifm+pCm3iv3AoPwvU0ls6j0vRAEWL3LThybSiUiVEBNMHR8eyDBjtdFF2k00dTCLUF1WSij
SMZr9KU+dmLsTikDGtcEIWPKTiS5lclcINK7NZpeJ9/vIwgePjZAaqjv8rlXMIoyJI8VUqlqdljH
cF7ZQvK6utDmZ7L5s/xfptbGNlb1g4goy60C+eLgRmqAZSbp3OXNSd3NhMMNEU00KE93z8EiWylR
y4z5N/hB7eJULbSBA7CuS4J4zg6tmi9bK0nQ4vDLPqM2+ISRrEMMnhKLFrAipdZdSXZjN0xglaO7
o26oDpeZBZZCAoPEVoHO/nMe2QFhNwWrvqkHnLRMOTBRIo77bcf+u8cHDZXVaevJZ6U8WM7sZRX8
9UQM5cZofZ3WHCbmvG5LIw10TjcyVAPQ5U1/IAW8RAuhM4z+ziIDY+HiPnoYexcoNNqU3lRlc+lX
4OuVRQJYuYiwuavGY7ThlbRrYyX6qvQZk+uAAbWf3WVfABLqxW+WuudbWsT5fFJ9Nxy0qIGNt3py
qqJ1m7OjzUEdvUn6g5ReI6OhFrHTBvEVwMsO7XTrAgWZuCs3CIQTEl0I/KrMnQAo2fDZtL3W9b3B
9oCi17oeSyACD6qopjujGz5OIHDpQkq3OKe+M4JCAetOTaG+oNnpERHoVqx4xuZ1bFJ2SIMmPjgY
2GdqmOVTBioqNhZJgyouydwYrmfmeXcC/NLmsWNOxDbzooByUTt0yCtscQfUekukQ5N34dxNCjXm
4IsJqJymjNouBmmJX9i8G8lo4ICRdPfjHdfoV3eaRq6OGlMyFotw74043+PhMUQ5lsjYxoiMHarE
pyVe+/KhZGbb9TTWYuxxcWYgr04vu21zFD2boRG/rxgPsbOXp5Qhfr9IqtxliV+RL5PG/GVFZMDo
er2GLx1H4feWIyBE8J7y90UW2tOh5iewNP8DTlNb9Bqga7JQ1B8hZ7dgSX60qbMH9FcqpTd7so9t
PgJdhFy/UCMd8vKyFdiy9HUNGtNoPoMK8eyiETUdOK6PfA/p9c9VIhwWPWtA0h3SS2qDS9vNao3E
vjqhMugAvOPHnYoswhahOgs2iNkf3l7Bt0fy/BHGrjWFh6+fGA2ix/8FQjd6W4Oj7A8KjinqTrEH
7nFqdedKj8O8weTMSaD/RX/yzVCbOctx702jbvnmrSv5cLUe7LjaCiJE6D73d9mGUWyd9blZtOkh
Vug3+ZaFfbOe6SBuCng/J3QutjIhryd7auRhbm49Tb8BqIZuAmYPOHhHRKrNXqLS3OAXRTvn8nOw
OzyyKQj6GB29e5c71LuLIIbf4mv8PyXZ6MsM2gdafUCLV/kfRa3/JCjzGjytRcRGM4p7BWfj0U5d
jWAvRrtKoqsY86bZJonYZpQTwdHKt72PgJG7eqNLJuGUtdYLccvCx7w+Zef+RPb9CKd5zTEK24jO
7RzhGkjirwo+pplHEksvvHUAEfXU3RdxgujUSCr0yuWzhRkxpVvtigS3Ezt+8l8rqmTuhf+vW+B5
gf7yM8saKaXxYx16IneHRQKUDw2yAkIox2ixvMXweup2TbcvIE+f8Vc3idtmi8FMTgLbJp/9aN/B
WN8W9xrT2zDDjE+YNA7fCjq380eEa2C4k1s2+DM2uIxaXBZ1woCIIF2r+ONbHQEFcSZ47n5bW4fy
g1oHAejRI9wI9K9VNBXf1OBOFOolOEDOnjW1uLa16milNbMmMny3NhplDFINMusjTU4LfaHzG5qD
x9PkBb4IlIjNskUjrRL3Tse92DWRfmoT0CaMxLF+KKrIZlyEFltmLMY3/t9GFkr1ywGpKZp08RRa
Y5Db0ZLmx0/AeJREg31ufwMODn3BSH6mftIUv7yddSg14rX/MDkykPQVYL7GYbxhcrLtMjVGup11
1+snstysNvIHdA9sETudV8Q/g4PPX/P7lLZNUa1Og5NkLoJAzf2cCM5GWonNUBldj/YdGuGtCh9w
eh7t0kXriuJzKXdHcfDsQx6U3D34m+zGcSvOZTsJGv/N+2LEj4QU7MkHIBA8uiRJWVkTUwse1lHk
Kg5KD5AEA8UN2YnLit75gvjkJOnyPZrnAswK6cRpX9hfEtCt/COFAuxZxPbHvWF8QW2AMRfOfGxz
M60QGoUcNJBsDP2gAqgeae2imhFmp6wPY+LvRFCTcJa3PLd9YFRRMDsqSLK6jT2ADDlD8su680gS
tR0l9LgAQuieo03Hm/nFnYZJAl2Xh/LyDcDJzeHL4f7gktzxlzAb2RXkbo5qNfgJ0k+fh4s2BbvO
klt5Yf/Xab8k4mAbVnFNJW9d5xAB4SiVmi8vFFub4LA9jMXvwziHLmKhHK0BxGb3cXiFVRfh+MnM
5zgXb+S3QRGLyr6Uz9DSurmSF+HcmcG+wvw61y9+HJAbOrUbxwsodesV4QlD7W4HuNlC2RfPFSp0
Hf8OhkzVXCseR+PMj+GYGpnUbmpbyJ7Hj95bqP26/H3h8EvHLYtqtP5ZmPyZEKIWguKVEsUTR9/3
EgcbR3ZKDC/0keNjxbX9HH/Awkcvr5LiW0L+bf0mXQZ5tkvPRntFpOaHELLm1fL5WNGNEHzgiom4
BwM9PcuR2ZiT7ZowQuv4LOx+62CEPAJt8jJk3jcQ4FXDZNRBsL3jKtzIvDRs9/jyp2zFwE8VXMzY
7Qd/nV28J04/gy4rbW9kXXITK4ajXHgRV8GCLuI2AoyXzZ4JJ1ORIStk2zpbb1M4jzVRucKAvOIP
Sdm31t2ltSTxfoshlZMHhY3jRvjvsZ0lYvuui23OSGetIOKkJWTElL2da0XW1X90guyNWmJTIiUo
iE2m/jEBEOw97Namt96p89Hbhg4jRNYn8Z1s8tx6ELkVgYighToBL/gtlUzhyBZdAhqkty1o6uWc
Sp08qBaE1aR+EiQd5aN6RpR5UfwmEnCUBIvtY4LYvXhGI4uFNXQww8I6jd3tvZvP1ZT1Qy7fbSie
0BZD6/3pnKTWqY8IO9jxut+n2Avr1ki4AJo6wA6cn8XkILMwJ4r59K5EV2tA1fHO3c22yvGgmGPN
6wy8ctQTKhVyHcgOWS8FareRNdCHdGhaSO2uSYg8IKUoGMKwb8Dh5rCo8KDSdcIgzy6v8Rew1ZPI
npWGaago6cVC/aMfTW+QViHtfzSHWtUD0kNJf9ub9Hx1vZNL4bHWAfJmaVpih/aCxwuFHIWzvSHV
bzbVxA3eETPGbI53EUaEMgSk825dRBZcKELuWs3OdaU+DkkEIBCUU9yfhbk3sRjp5Z9ddsB4N9ee
yhYK3aKTnaZRRODiY+prDEXhphaXUp8zCbIVC4UMi0mjtew13ocAzhQH7fCaFl7CrkUwf5rMLxBm
rcmpnVyNv64nPji27o9/H9/n19/0u4b3W5efNeETZ81hD4UUjYQ50ii3/YPMfjlQDAh1GCU4kFpJ
PYQArBo5jWG0Y/zh1XacS3BWC/K78Y/1Z1ly5VydmegM8yfbDRbrmtmswR80o9R6Lu7L8pmtUUXb
lQS5kGUzfJqqJd73a2slDWzG19cu08IBgR1mkAz7pA6DomDerXmPAY99onkMr8SCquMxVWBeA02z
p4mTFrcVcoDQpv3svNq7PfGI4JKFLkDNtRTknMkSn8WM5mMyXnWGFKvO41knq62T6sA5ApSY1ldi
2ckyR5zNoaienCpf7KVtc8wjuhIb7AL1P23ZzPy3XkmC4gvm+rdyEcaC8hEIpl++1Yt/ubvG2x4n
8OG+3fW8YVZXsffdJlOCCuQIDwaYA5vtTP9adBpaQinRbS2wbhIo9m/FMwDDKiXUPjBfSYjUDBbx
DtlQ/44TEMJre9IzdCXiVdMIyg/cvULthtvEPMslYHDN1jWixFwqkLTfhPwHxlhDfAy+jFGsjbSb
xR368yfR5kfO99/NatSJPr/QZ5UiSZdRD5TFQ/ozATzVToI7krn0pzbnhULuiihg4osyY1JEwp3H
bL+f+yEa7ORHk9qlaeuBpDTgN6nolBpWz/yktvdHXWGIEQM+naGTaSnbam1WpyivjmqKj9XWjeKH
946kNx7HHwnTn4NkJ2T8xeJSUd5ydPJyTYOTmZuLdtZ+pDC430xo6ZSR1zLVCYU+I9w8t5CVSdqG
F1GJzWbHbOUs48YzGc4uC7MYLo0qy9EWCCu6C/4tb4oWH8aJtLTId46u3TnLyUaqwfqdkty0K9SR
ja79L0oj8QqSPBPvGFJCJ2lQJQjZYC19yegQB503bCImFe9rzaLVbBNGYYBRk2DqpPnE6p5+Gu4V
ksb46LHmd1hwLQ5l+SuM3Bzd3eHdhDFIjnO1+VH2N9bohgjcVce4rJXDRfAx5g/80KAJ1IIaL2k6
PG5gkDz7Jjk4+YL3D800S3ZzJ61p3fbcl/WsQUodgztz+0YVZc7wdYQjHzFIpTf1pf6YIRm3Z9Uw
WAPnfVxmVPRtiYri50RusGiIfBqZJiCcdXzJhnfsFoIcHMbMmY/48eObsEmmfDiP7IywURsVamtS
WgEV9J0Vy3lUnW2AxSAURrcaP9P/6ID6Dth9MW3cQd03VeKdispKCxSdPU+wl+VjZl282MH8ONB+
BWfvPcYrAx7zWwS0O6fkj9pT9qwGV8ftUKAgKeud0vvQCx7YU1AZ2MGZlnkoG42ZYtfPxd95yKZz
dI4VCF94dfpe4VRZGyhrtcn23zrIF+ena7EhG9n8O8ugFOfh3kF2JewZI95DpwvDUGTuOXBCe1vd
WGehdB3dA5IwviTz3jFp/JCjkLjefMl32Sgrz77Wn1ju9W5pqjESHhYEpiR1AZlkf128D+OvaJyl
E2CG6m41XegL/cvpXK3ZR+WVBtZonqPuQTNN8vS1m9KAcTzbKhbN+5RqUFuN9x/mkgcrnY62Tt96
LM9DM1nkgJ51w+XOXkhCLwl/Ixe69KWHe8OagDD+5rn7tBJrZQLPwDmtndoZ7UtrqTc8lRLIPTas
lANo0lG6ruCpNyaMZgtVphhOe9sHCwqBS4xEcnEb3Cy4b3/6XhMknVE3WoJZaUZfZH/PlPb/M8yO
Nl0LLU00N/ysTLrQ4rbZ29AK+DqitDf4o0XpU6GbwrOlP/T9yvRDKV9LDSws4ImKWn+l1w9nGaqY
mMAZY2QqnNgzp2XQZrS4kZjaCKLnd2qcj8vGNSCCsp2xYiwSezWPmlZioreQZQo+kvVAsovMfNRY
VVRNIivc8HA8FASWIYIpjqzU7zAu0XkFk3FjTXckLErjFmWnq+4r70G8Q8JGsyZeQaWqvTdEAxoJ
F8fpAIcikHFaH2SzdibJJs3PXiH6N7JXYOGUbe0pLYfkWP/X8+ijDHg0hFxgW47nXiuxJxuysuNx
MvQ51ZAdGDKOCjh0HgUekpEp1lDKzx/yMHuIl/JVf0tI7v15ZpOlixD8aZjsEhWt7BzhlswNbcQN
NI3ew4MGT/RcvGLxiSV2wgi6JaoGtEemwBbl98LjbI+gjkLAiC7KN/Ki7Q5IwqVPY+1Moj0gALIw
HDPvtb3UHJqknyQTX3w7Q8EvjNKphxlguFiK/K9GKRk0lV2ylGgfVMBymEmddFb+AiYLOemGy33U
rbcUcG16t5jN03TpGsvL+e4fhw2rSGwyjRGgJcZpExI54LLLq8OWD3IY14tNMbSewz5GUOK8t4gf
CM2kgysfBWBRc21er7FQU5x+ovDqw5is/s2qA3t49dfmkm+4TE46C9hlJN6X8cGYpTXAWtvKPBe0
vOW4Y4/gCV6ql5CRsMfk4YAwoJxs00f7gdsAHtVz3bhUo1DthGmM+2661rbbC85e06lR8hdRgvIO
MQO1T5CeW8eXb4zhRzD92KvMUub6nFfDOjPQcibZj5tmQW6gOX98JyERyhyCz6//zo/vxXu1HHd+
i0c2C7IxhNYe4iHReAOyoeI8VaKMiSn0gyPpXTNADmueJ4Q/EQb7CITJm3mZMb7+bMA9H8Epn7Cl
UbySxhSkK6/4l/PSSBCFgeEycaKkOj/C35etyuPWuDg8PMVTJPBKENnwxHGST8t2nU8f3i/XJYe4
NCXhRL6neSt9mgAfKDc6vYtrFXTygUMIagKyZqGWt3hAZTafqLL3vIb84TYJUyplUP/gshgUlnl1
rzGSE9YCC0xYLMqWTRioFc3gOc+qCCjHdlV9aj+PV3v1xeskuXyg0SD29LC6wPPUZmOPCr1bZO2c
g42bQ24Xa3duMszBIAO5nhwBvfSzqHIFH6VzjQKrmJQvntMK1YSwmiOUywN0q4ian3JZlqrC2Z1G
gPZD2yKZFTioyyH4NENsxOrpOtLger6TFIdJ0ykjsUWUTkzXxpi6nrVBHpRPlpdQgOdhSplTFzgT
eH1zvcnsuTV9grZmPNfWIERsSf9F6iXbLSqfdJkOTSbCfzldTau1j9IUl7sYhV4+8/YJoT3T9mud
97qvP0jBSOK/PwZ5YdckakWRTpFdL3dM9FVV1ont0nX05Epw7oBjO2PgtQRrafIIl+zzWW/iuD2T
gFmB7MjKwK/y4t6PWgINpUjAPQ/srAmZK0C5vAgM8Y7GtGvZU7/J15hWlXy3/7GgAkBmj4T5cgbc
0vUoz9ORkJpTZdW9hOvCK8HsPGpVD+1iz03wN/nE/YBFWDNRn9zpZEEhVzLX3WeUZWk1aPqewtgp
gb+O+aB3KAbTjTGYnEDLN1SO0XoqLeAgduL5KhgKQ5f6KevAhjEmVNlPT6JETn0T+x7/s8HRv3x3
/PYJzrHfbSIffCmW715mAHFy5CdKpDajmhEB+Jnas+5CjXsJRcfqVXoSy28Qp1BmDFx+6sse0/yN
yWHRTrCZ5ckzeuHzrQhasQp9KZ7b8P9H2TYeN8h6ItJNdAyrnoYMeMfVxgb7kufutMsZE+JJ+UYZ
6BduI5gmIXDT85nYXF0u+cgNcwwRUwD8NfaNCsHOc1ifBPEKbbO1icO1BZTUFsjMOSa7rJ+/9e3f
T6Xg0oA+hGx902a8jEElIWTKRlrODEcaacNveaTMEZCwEpppo1LZTzgFd+IqaDf/kNMbTKxKtNAN
kSXaORWxnib7aNCPPx8tc3euzWaItt+mW1H7oo9N9N43PZR/0iKPKTm7HF9415A3cDS4Wj1uQiFn
zI20Smajimiv3mqtr3z611KQ9itqA5KTt3RMpxDUZgGUpsHl18a6W8Db0bVYtTBEVDy9fozCl1b7
ACZuKNHGDLPFBlFyJip6dpriwIaDMgN+6ejOnXM9sYw50nDNqDq0siWNWYgRfMOmWUqrzcWEJnLS
ifalzWZylfWiApoXERcA8DZD2IGAbpRSAUld3wup17ey3GiY80V2x+QHM8xIgroSNQd1L8bAitLO
LS9NfAquHtroyIlILibD1YkK8WHEUmdj/PiIxVCtGxigv7I3xAm88mbxOSenwgvXW1vgwPNOUQyi
/hgn71cp5+jFM6uIFFRR3R3YgAD8EOBKxgVKOThsByxEmLaSPdVvHjfQsoymJ3KTVImba5ZQt6c1
lDcji/5RkIYWf0MU/3MxYcqSARTqIIcaW2IEU7g2LE++MmHL5YyCEYLY502l4lQN9Z2ueStzvlcF
YL83Vpb6p+dvyqTUMwJ3WXJ+C7D3Ul49Zm1jwZwrF5P9hO1Yzr5epcW2+cjj+wiPJszb268SeLh0
V9aeNfpWVAFCt4xEuOfb57w/hwVZOjnNV75rgPXwtq+rwef1LyN4ekTLpn8dUmG1FmEiHgY38pZi
WMtWBYgYSFRxLP44S7wB84D3EYjLLwXZSVM75Frim3NmmCBAl4tggL6XP0+yGjX1lmLBmGbkk0xu
uN1+xToxx2lKB6k0y2IVSr6ttTPR59ZmZ3RmL2PeSOfPq8k9QOxN4vl1RKbp4wZV5gUCkYM9RHjz
d4F/SeVhcwfed0fWuvel/MU2fOvh/q0pHEdC9U5zgiA61e0sFlh6CjURDRn/I2/lv2YKeFPQTHt7
/t9W1Q2lcmGyTYQdiVjRoXaV8TzzSa7fa+kh8zq1KFWdsRz5QfPAZrUIefLXSiwaiyEiNE8sXZph
stnZRHgwFFUD+tEAOHKcltOMrH1Qd8Hbw9MD52sUWmEoJHbyOiMdAU9MoBjteWRZq969W+20CQ8x
ODD2AUTKq8tJYZIzAh/PD7PQP81Bqydvk5iBOOxBaSel1Dlh20QsDIR+dHYbaQqonrLgsEY/fCWQ
hBkJ6MtZe7Rd3vmoarA7jr2tIrO8fqeUYFiLjQqA9D8wSdPzlgFZCf8QI+g/KoWSox59QRwuyNSI
0FfKelJBB1tC7odIqBj95QxZyGJG77GdhVgbIqMdl7Z57yTeaCoUoDIqCZoHEbl6dctHR+DOslBd
8/ba9W+XZOFiUWpHz/pV0m43lmdWgA9mZeyOkZOhX9wVZPuEkusnoVkLFiRY08cZbcBjJ5HqiTiv
C4erEN9+c5O9HhY3sLGL6hI5CcbjcF/2kCqOHy2ho+iu9aHIzSUVupR66SgYKhTpMU32IPjCGq2r
C8Nic/LP8lSAvmDRHT74capnZdDpLxRMDkF2HDBccJdS3T1mOe4XgO179JewzFiuR1bEcuKO38Om
CJw+PBky7iq2ly0M8sAfEHpFlFmX07TAQJGGPscVrDr/Ce2mBZoyxRXy+qtG4WpXr21ZfRc2rp9c
XB/LgqBDjJzUnGxSoqb6YvyMAwiQBV6aHlUfOfQJgEuNRHKKcRzUfy2W6lZWFWZrH+bUOXo2+XI2
3oWcLk3X4Dltgnw3fS5ob8cBVTdagRTOdTDuLht6VSE+QXQH++RtcSmSEmkUF5s7pO7qoQge4ir4
XgPFExfX+9tzq4pC2YRKfDwdnmrIZ97kXyG3rblxG+XbE5FUk4M2zcCS+7X+crw3tUKS9H07fusX
sbZfzlcDv02/E841VBmqq3CL+PSa8y/TYqTLZLLqHuVCAzeZyC0zjfEbUwk2iBguGr2Y7ujtJiFb
gv8gy6+mFLOLlMzm544+mJdA45CVjBoqbsx/ph+eiAjSj79pmO5H+ZUBvnqnvsxQ733VC8H0bSCc
S8tASY3OBci3mmf3sYgxr3YUQPrBrH5EdRJWp9JiHWqFzjofkwGrAE6VNgHd7HoCLOzvyhMWlDiK
vbXT+61sjlb+0tSgKs/NKQkxlfnYAFo2fSGDg9TrmjizphOm9N4Hg3Mf/C7aJxX5WkKgJ3BYJzQT
T4uSSGRdzduvy51TjIr+6y4/blvjRA9UtG9MKNez7WMLw6TtWe+iBPfmdhOuQgwX51kPDeX8I+c7
av0InzRPWWh/buzsp3r2ipWy8B5p+0OoxHe1hLOLcMWrAB0KacUBiBjE+vY4nAZg2jb4zt7GqDXZ
KJds7z1VzoCQt7e7ek0ZHHW4DqyvNPkRH1m7X/TAJrsr0KaJ3AimlGt3Nvxz5jq/i0e1HAslslRf
ArhlbAdhZgAXfVPdTNmtkXnvx1WFjbczHgdfe4xx4A38bmvYvWtXtj7MMenRsRrXzBiLqj+5j3yE
jn15RCABNXujgIBnWDUVyVUFWMyNgP74MxYV1YheWPK6jHl73VoiuyR8N9+djbRf5JxE5pm+6FSa
YOtfLdSm/6E7elBVRbAsh/XkybM0KpO/zr/G7q3UnoyJiz18t8WQhjHffTL8+K182VPQwnqVIPNn
ILQA0K1E6Q7Zy5xZyog4oRhhWGDupqxOFqF5g6CWSUssCNTBO8KKdZ8xJ6zHBQeHcZ4AntP8fD1L
LyX3IWYktFo+TGqtpYBire9+pLUNzl63VxTdWVKE75+E4ZT+jewMvR0vUtlDuvq6NW+jJvD6V8Do
QJXuzPumX36wcv4B1xo8FIvSgpDuO9/FFxFQR7TWKPSyZNSxAdrC/VCSyPKkthJ3CvYDB5S0z6GK
xspmo+RdyvCevsjICGZtboaDYRwtpsX+nzKd8HNZyMsrXoaXMFlqPmk2bFlJvJq6oEAXaPWShc/p
y/q+icJKTLLdgJ6OwAlqOQJOSoQOxsOWuvlNQyfigWFJljmy7YZ60RunYSH+q7C6629hxljz3TEV
0/jfC57sjqI28yU719A7xK0Cq7qvswMseelMo+rDbI0ii29GaMs6z7v2tw0tPqylvzoeUlMsFBQ0
CUVp4jJLOtNfiRx7GJZ5++Y9oWv6jjN30zHoEsF5ODiKy3YHz1OMDkC4OPs/Grrrcc7t4uM7l/5z
j/twV7SPwxCgkouEa+F99my6JxklopVqbdIzG2fKn0MqXeZB1nKI6jHwHY2LtQVzR9iLdjbxJmhd
D+7mfIaG5IuAw3Bkwu6MPG4UJ8vey8XNMFh+S2AD5mCHyUDPVNO8WlzGZESTZjl2Qig1Ixr+jTSZ
xCcF3kUFm2iXNIiflU7gqUbosKn56ySzDW/JLk0rTdwVyOs1qKSeSRDc8xH50ndRP76EkHruKCNw
BkM4myVAlcVA9uVPdP3yYYOIy2dhsPwabWabrbF0Ziy0qVtTIUn6pHSWnDqanJ3drhSlwXsIGZHP
f0t1a6ZvB1ho7svE85rfhlw58mCKKyc2DD/YxBcx2o0Wi3axbV3m3/JD8V6NZ8oUz4pf0DJR49R4
o+87dHSAXu9xiSuqjkebliNgmbC2hU2DOQWVKkMqQBw72N/I172Fj2pbkE86BgElQrdh9j74x3eC
g04/dhnwpBZhqGpvB7LNAH7FN/6ZBaVmUdDa4Om/9UyDDu1OvF5xyMGif5bero12UCY56ObD+mvN
BOl7k8oe4YA1T7IxhdhtjFAQm0KLPQjas/MkJzHk58tVAd/qNUjyLBEtV9N1+zEO74oBGmLToZ5b
+MhvC7fzRkyAlhEgi2gqR6bj3CPYu0g9CDxJsGy4VgHhN+wPwH1+JK9fz1dpTcIryTpIdJOhZEQt
n9tZ7vAwmJgqwItYS9FchfOZCH+8AlN9bjXmtd0Cdymlngb/Rkm/+g/SKUBIYAnJNaw02zabmwp1
9eOBUi3koYs0HALUwqZQkptnlyiU5eJrhuvGpo7bk9cofWkij9C6TfX5zNbSoh+Dj4MvlVA2wbEO
BgzyzXDfnVgquOJfEgRaxBj0glt1d82KpskZY33LbSr7IKi5cqCr3mBXy2t1bnVaK3wChWDIKpar
VtXtq5xGjYHI+cQVbXfauI+CkjpPaYeRJy3I9XAD7wUUf7s2Q9ET5xCNKwKxx+IMSfPhf7KX5KTO
56QL4O0Dh4Pb6q0YxZ1fHzpyWRN7g4/CD1kWlibqiskiwwKeJrgbN5D/V91d6Ne59N0XYcne7mMp
S7JYv/aPzs5Xvk6e0Xvq0tEn7BzSofQj6CvMh6vCfMnqJ8lKZ+aC6dsEQYJDHQbIPc9X8Hce61jo
wZ2H8mnVYAME+pq9iNAfuvUGUXD5YWX/BzKWZ+UpstwAD0qsp1sqB1vxZ8ZcXIaHlnNL6W6LDXTL
40EsJi8LDhFj+SGYXSc7+5qCqip9XXj1S8QP+9f/NY8rxaKbvZsGqKxByVZ44jsDK6S6MrHSCPbA
H5zVgwoZixu19d+/Dv1BxctdaM2vnkfRdwKZe3Xge0R21zib3ssgk+efV3nooqGMCnHNH8sytWoQ
6PrLGYYSsKYRNt9fIi8jgaCc0/FQTKsWQurAxOi7fUlDfGvLJz4QOOw4/fUw5/alx0UNQuwYmBXr
qmEGZk3Goak/U9LLdAgaJw+Cv63vLAKYUUJKD5k7nGhcvoa1nDZIeicoVJq/1CjgYKDfB8ybYMDm
OlVm8vKSfWg2k7tVWQNxolsyCqhaIBUQfdZvQLYC5xxgPSJvL3yHd3YTzrH4UyBqCg3hu1idHdbi
C3erc4WaW5hL4tlr1qG2WAM+te+KUO+jw/YeUWd3pMiDFMKJIZl4KdQ+VFvWipzrHhUqbOy7z9vL
9HqFTE4t25C0pTr7/alobEatpWzURKEIsHHNbSxKvDgf1U/1ksBiQ96IbqlvXkrqjgsUsSIXa+BS
+rdXeLgwoxa4vaivLlHYjFJQnt+ZAYkEWyEF5xu2fp9LmJ6m0oUUTTuN9LI6bsgrlgqwb1bkcF82
sYP+nyHGX+u35GGn5vWMS5cNEQAXbMv0vcNQpbXzwKFLVY6qBcLxwIkqvc6kCmcZhthiF1fZG2aV
7Chr8WYMj3J1N61Q8dDGIQcGYvBrDudDHtVokdlnYcqTCefIF8HKFdx9IODDdtVJuicnrIjid1L5
xjVlX84ZHE17xxUy2z62vy2jrNwHQg/bdis5ZDxJ8rKmeh/lb1sA7DOsVqs/heo4TkNrVxNZd708
z5UxiLy19TgAzZ9UEobqCXbGeCuVmeYECGZCScchElPbAPIY/pjq2pDTgf50mTmLGo5DpGFCH4ji
2a7lSqWqdaU5Gj+ToKxW6uswNT+3QAmOkL5yy7g04pJNR80gT23ZbongJl+zyVm6NXNZJdbt2kzd
WED2IxOTaOGxKFMS4C1H12jVNwL5VU5Q5BMGyo1SrVmvuKNmMHz2OvWMN5QL1okkY9vv6ftlCTHw
YpL8VwTMLa8+58NhqQ3Y7qjYvqnsrbInYYGTwawfMS34C2IIYVzw/5MxJuSJr/g1T8dBNAmiruOi
MCmGV9usYO3SbpYe6nX7SSqcLzwVYYUD0cDotmicW5V3K+fGb1vINYwBBMB6dXzVq91vXylVy9Ow
lU5h9ikgrdytMz5selOqgU3EtYO9Pvb9cNSLSVPbLoJvoirAvxIb/QesGWoxR2GkxZ3WJ4DEWtIi
qDFqK/CuxBn6OgesgofI9aOGG5FIsZ2XF5Za14Rhpo3c7ktxIgEpkfaSYdr2E6AnB81W5UjXa21k
LeDxNUQa7qrXHA0botcXLPGZC3eb2ZUCCrG3qadBNfu2sRdZxjTuc6hZXmk4xiZA05Kh1FoX64c5
BwxjkT6baNGl6Sn8parUPfzsNNVi3eosDceIlJxeYK8rwPnOi6TH5M9zARTEtQs6XVcv5Y/IRRRT
DLUAixh3qwj1NusX11ITIPUSxcMkaAMUroC40bLNfGgs5DxBuXXER5EqCNnUSAa0m8Uqfo312Sb6
dzk09MHvSBSg0X/Lgum+MrS0ncl0iFQ9NICIYyYo2lBnFJPhybsnafXlmHVZlG5Q6VlmcWVagHmZ
SukwrzVPK+MAwWrYWTY5uy+q4EdMqmA9Nmwq7npEaSg05hvHw7Sffh7RGMI7Hf1/9JnF57Pgtc2G
7JJxOmyHSFXMOMCFAGq9iMTYr7PX8NdJ1FSVvlNB96rQTZ4quwzx7x+NqRck0pXnm8xQBPGdONbA
vHKqDwlj/a1sYoKwcqM/cyzOq4kYH6m7YWoUYKIgl2mtMQyvJYUP+TqmRIS/5HnPIAQoaI3aVIWs
SsesqCFEGNJ76m8gENL/40CPYSSdceaC+i6fPx69Uzjn6i3Jil5jaz6du8TuHBf106elFRlJrG6I
AC2zBasZtnw1nnT6Z6/L7V2tY0WNhO3v3nXKI3QKHA13iVrwYWho7rbI/NmbSUGIdSGC/Ladbe6b
bRofcTsGZ3HbrCwkY5BvODX+ZDclqcZBRaLIQx4IR2iotGEMHeZYde4e/vnJyYqLl16Mtx8Ya0Ig
hXZgSPIB2+pTof4S2WvVUrviERGNn32c3x6qPwoywKRpFJePqctbdCSLSjHwPnOmUlU9FOlOxtlF
ACdqbO0lZwik2iy5j6EtvSVp7aqY0Zrv7Q0ikrIMCdrfopr/gTwjms8sRfjiFmWu2tTMRXxdA9sj
vhlysiVbcJVXFn+4/oobLP7uAXhPFK3tYEqby5AawRj3sMh51T0NTF/00u5kdGZr6qdZeKN0PFbF
hMNUbrOlpIfYcGZMDNWg758qWVvNF/gH2O7EbagoGwJWtC5KFF88Nfr4tywhD0eXrAvqh2RxAbkY
tbTqqh/KXrt/1PKijbUbbndlosAdqgxi35Z8KgqDy0J4qhOs++2d0uco70EVvPvaMwrcb6U0mNx+
5fy2Wc6FJLrnpaEn/7HfbrJ18uqakKrdmziMcCjrI228q2ltumETVrFmrkDZFfc5q+KypvdhC69i
N/C6M8MH23rOzgp/Kvx+wepHPHQeE62OzChAPU0rLdroyg+zLOFzEkLtwbIBWEvoPrpG879QtFK7
RWsCjbEDpEv7IkUO0PxdbzTfBHnjHQDOCAD2QQtgjmn4YOoer0GN5oXY5eH22I2fI5MsBfiUUzfj
WUDR3Y5Mebe51zcTE2Tu5Vt3G762ZoIF34+Tf9pxVfIUK+kKTSnmpd5QEIhVar64FePBgGQogTYb
r9vInGMulixLa/NFRfLk4auGtEsp7UY4O0tObrZUkATvejjgpaFFsIKcnCRtaf4potz/suF2hbri
JEYG/pxwSI+Bh/ryb2cfG6p2c2Qbrpqu/aaEvEkm2EypMn1rxwqWOJdQa5EgLDAIduqVr06s4OZX
/0ftl+rzAOuIDmIM73qC7Cgqs2t6HcYD6NznwDDYfSho04s38jwURJY1FIWH1oJqfiOtra0ge0C0
u8pVfnwBgzwKR65tc+3bTdYAcU6V1OLqKToWRqk2RP297lj4a5unaUU+1S7z90KrNs8GtFbzWrum
xEhKefYkoWuxI8fcIvRnl+hJItnqxC8PJIqD3rHwNX96zZfTeuyy6U49UhsVVZgrOXwahCC1N+LQ
OQpJAHj5PZ2+XZsJYhEMi9h5/bAz0F/Nf+EAQLHJU9C75jhc+DKFMXdWeGduftPsVMzSJZzk+uyZ
L8WNJ20W+YL+6EWuWLkkyjf11+MNadQSdyLwLX98cTdwMrooQu0kRB7lBGGCMzq3VsVwL/vn7N/k
9wddbjKuXtbmPvxU8F+1+RxeStsnLtHK1XJaHNleK2i5NUx53pDeQwG05v/xEK7AB6u19WCFUDlv
OWAnaZWk3aHzc4QPXeMBhjUN9I0QVGLJZt/q9GzeLrfl2aYnnZNUfrtRHpK5KBSPa3mFJYgBPhxE
0R7xu3xpaerJz0GWz5836E+BKRiImvxe9JchDctT4BqqtFYAackY4A9CtsVvuPva5QEaI9BULykx
CPLBzK4lf5I6nIattTinVBJPTtvfjj4q+ClPJIYs+ZwEaqFn2RmYCNIsqaC8w+2dzxXw1Qo51qVD
HmMtg7XmWIXLbc1tYV60/H2yuYrZSiE9/VtOaWk3loeGuwAhnLGqUoum2lI8/diwbAIJXWrG3DIK
UmM9HMSMLM9raBqGbVVhTOwspYR4qwug/+nsFsOQjhBIj3/J/vWx493wTl/0IHLrcR/dIg02D0u5
/ObbIrqc+CPXMP8PipMQCU3rFfGc7iLmqTu1rOgTAYUPXtf13fsp88FFdAdztaQJJqNwxhvkGD/m
jfyEkU++agstJoqqkqeyBSVZoQTfR0qk9+PcCAMa7OeDMJ2gCPnzS1iiu+/Foyk1ddMepHTS9G3T
jX3N8goIEC2e8AiD7n1e8dFExe9zEMlY3MthK9BHOGBFSl+3oc5NLCWTpGS97Z/9PdRlllqwUhDB
N6X4wB3O+9yZRR0AKuSIKSrzzFXmiLYwUsHljQgeas/TXgvPV4Q4hg7gdHX6vYw13yECiFyhAS/6
ma0dRWett+LZwc6s6tjmKer0wDALTBuJxklSn/FU8CywBGg9njnXmBcGo4qGoYUUxgorKDXcIUKC
vLCdThmyd74QLHpoDSe2uDr37AZBairoKayIGbJcvZjNWRAsyqcgt5obZRMWcks2zFqIIPdnxzlE
UMblkYZSP5ONR9zcaD/YzkGaqD0Jujrlk1XiCtvdipNuzkBWY9uasr6s1k3Jnjtz22E/ZJrbxxQN
I0qXGEWL8Yn9HGlaLyS6rA+YmTaTFEI4WFH53tTsxnZgjocWdJOOABWurJeInpsopzh/1Pr96PRo
kiMIOat7FOIAaw2/Ey/oZBwpk8qdJ3CKNn2WZ+aG9eCRjhiX27hQJJuc+hc3sM/nzxNVH1069FHc
3/1iHwFsQx2QJVB85djHkK3UYSWrxTx684fOAxoYV5me1IV5RvO7mOlgbq9iPhYrwuTpuSlHenMM
6EW7EhSUGU/DE4E7f1bCgJLigOxRNUKhJlA4S5n1oBGo5LyQJlhcUv8LixHmOM8W4DkRJNsgPipG
n0lwaWGhUTujDOzV7n3RWfDuF4VRu8mSDnIFFYW0ha4EBXip3rveWGhpNn3KuT5Et/Ur+j8+6q02
VPwUBT8sr68tML7LmmE3S1s2D9iGFJffk2wxCZ6/RFicxV+w+EjDi3fJ2tY0+nqviNdvzvtKSEgi
+SUXzsn4vshISDzsIgvmkAOZgt5cT0ZHCIiGZbnVZIZQjKhreM6D9nQRBcGeD+ZCi6Q7sa9CIWF7
qwHnkb8wXBqYb4yr9H5Hrz3JIRNch/6QLthllt63V0/VVhYXVZ4T0qXBMzOI16Um4vceaZs7rCCA
JH525B4pnnpriyZQbkVnUGq2JoY5k45y8t0sMs1PA4Jk/iwNcdCdh5u+5kNQLrbkXqpeSuHeCaQt
tCnR0idXqyGlBYL+zOyIrbkOY+dpvShpRRr4yRIjXV+AZwpymCi/3Bx6K/A4yeigFjBZPcvkg+sQ
Q+2SGnv3lcHJxuFObAKxZM/jUsXk0fPYZfJUfF4KvDEm+skjRKK5aQR6bk/7TqaechTfzzSF2FZK
mdRaHw8WlTbLwCkDSEGRoTu9mYHj6VryCJozK8FF6u+BIUM7OQBMIreU8n+P/jeJlPfr7mt3Uxxu
L3Uy+W4OVdgRZ2HmjHK4JnH2BPwByzmHOsPuoomPZaUhPJgagBX5hq4i793Gg/ADvvtvD+3Q4R26
e9SMLfWlQvOS+edecLLFAD6gkfhNmh1ZDQ1xMeuwO112cRgvgxlS9VszOdyloS/QaPyUo5x48BMe
l0/0tBhk0mkf3OnzkwuI9utZOLSAgAdl8bp/MOPwE16lxN4RDO9a/zy7VVJFR4qC2jwLTOZGj4n5
6eOxZyGsSnb1FXRmQ42p/GTti+FJCjeEwbGSS1YvyiMOWnNy4ds81o9T25Ei4wFwUEt9arfC/52B
sH+Iwfbk51s6WUkOhnN6BjByegL3pCXHeCYEjDWJBrpln89FgSFPOOVFGG7bshVIUGDLoLg5P6v6
6jS+e6qvgmaKUJSn2nTxJthj2oQg61IB/6spU+tAyIJlNRVA34MTuJ3NbttYYuuK4YYolLJRfQLm
oNbMOGak03oUGIHd/Ky3DuPkzbmVsNgQaNuqhOV4PHbCg/KU7zWyeIltQ3T2QyY7uVSQ1mZSbXxb
DgUSdUQ7leun/rsQKUpX4W007pPRhIvoDaguIsFIQXOcZcwxEBI5cHuhEc6or0tyiGgCbqekwzn4
GKrWyWVxiVcKtruo0isNnV8g8dfPmEtBB2mMiawL3uJi0Xz8CtbKQ7sv/ZNyctZBo2OhbyTrOR/h
P3xBMOVqkHuJOrMgsy+LMuv/AaLuJLQs1tgXB/GmdJHhiI8g42dxUx8VCv9g3b0j0sO8/hED9YA6
XJTN2dX9vF5nGlfYzlJnKv5+nACx5wgsOBQxf5OUpobmAr7Z3oN0BQvExZjpSMynjfOw9XcS15Ry
zTzKt5b+KzjVNudUvhE7t2HEn3foZwmMUmN/PUFUTw2X59Kgnx9EOCMJ7XCLD0ROrwv0O+syqfm5
8StKB0MmjeIGiiZIFnVsDLa7MU7HBsN+Ui7hjyHzH4tFyE6MXSqhOy5vWrDC1sOnYJ8l6WcMJDwK
mSTum/qjVPDDRCugT+AxkFz1t0GAVDAP4kQx99WDnsT/K5ttf7x4MdwGO+xHH0t9fC4oE0CGmxyu
j9xz2R9sghBEGtecEXsnO3lF2Pm/672s9UmuHjFJQc8AO4CVPUZ4+aQJ3qv0/02dpvqJhhCO9zFh
xxPkZvYbAZ5PAtauFMNPI1rHlUx6S7zJTpTl5le/oKXbXVfX+sbTktln+w/Vw6vGP5PUqCkdI2j7
PTdstYaLG2glWHtftJKQ8WcWVRoA0njP2BYDVj2bquKnfD2UKbbggpt+3Onk0Aa42foxyMETO1wA
O1Y/eELKBKDhca4mMa86QScJmq7orRh4KUf4lXENFE/gviHaXtJmidyQlVsPO00m6rrU6vi0uU69
vx73BFe7qkVSKXZ9q4qb+b/8ohlu0S0UxZJbXxnztIOgcKQH/TBpGMw/FqeyPugEzwh+YnjD9kJZ
w1pr1GaQ7JmIK4IB7dmdXScSTgdCIObVXgBX++yYP712E9LVKLlf67go2Vp1n/hs9RaBAY7SdJug
6ONETaCzwxJGvCvvU6V8Ib4nGjsr2ENOLi5ztKhkGjMoFs/gHXNhqnFjKWsrGAI3oGy881yRVroO
t2D0xJBbHlsQv2RQCwQw1rTAwrL04aqZKFr1XwAy+3MkvYdNjqqvZYee4B+ahbACXXVxi9mvVHkW
TKcrUpzw1+ggW3a65xXLba+5PpNwt0kPvIqYtOozNVSf3iB17Zd1uy5FGKt+Z7fCDZWNKbS0cWyQ
bh6ogHqAEpNpUGm5j4rXnGawmqp85ix+5JCAdnioK6xvgdRDnveySevKKkbiACW0Y3FVkhr5nW+z
SMDw4N7KyLBUSTWpgyT5jotrfFsXJHj6VwJDiTwEgAVt44i8ME6slYoO0Wk8gJvv96B70/cpolhK
fDuecBKw23hipKB7dZvBkTMeqZeUHasDyUOZ2pnANmn2RaGOn93aAFHIHYJiOqR0vo8Njems36cB
AT8aiJCLmMo48jIq1eaESgW7/Ibv472bTwkx233ejkg3S/uWvO3o82DOZMDvJwwc6lU2/+XDQUUi
Tz0IpixbFxTjZ2k5/MNgZyaK/6xAKhHri8Mi9vNCosZufVczz4P7ov0gaZlVLoXiVCWijoLtiBDK
x3+NXMUDC9YeRiYdwnaDfvhgf6dmj/3NQQRL0n7PCtNoSqHF3murfkisl4K9Bvi6zoMh//R/EuQ5
9IcCt+DIce9tnWhS3G2lqrZdwYN/BK6w6XiyAqIn3A2MW3pw+QJbe/aK4Gf13lVShU9gKz6WRe+9
vSwxrUi+TtUaT6sSXMPBElA7+/RfNXLjMXhw2G0UglLsbJ5Z1LptejfE51XgjPEnRlKv298DII0R
vy5hRn0TIRpafzEQ98g/1dkDKc4dK6sUQfvVBovTEipKhxgDe1NTu0b1HN7LX5Mfr4Rb+u/JrlBE
J/YYr4IchXhhZrvdjg2+z2DbqXr93mns/MAQnlSlU2kPjkTOgoofVFrdzpmaXEsbIu3qMqC8UoPy
NVjU96pBEuVFlDHSVYS3h5pXX/sdhA0cSuzGLNqBJBVwO1tbbhiCqC7a1hLssyVG0fAUPVur3df6
YP2MV3USCKOaoi4EbCbysWQy1f0U03WWJzMMJU0SIas9jBxE8tzmNkQ4RTP5PDcRSoXvqdXnPzsi
PuSdoKdFgCeRVP8lZ45dtM2Cr1ooXhWobD7ZDIaY7yYRQKEicL2hTQDf1zCOhaYFFUGWoC2Fpz75
DYHlhEyli7Usuz+XqwE++VC4106BaqTKza+UbXoZfBbrKfWDgstRqUtSFNZNBEFNzkgoeBV19RKk
5XxtXu8cNXYiQRuB+PJodiVOSgcAVU+vGff4ly9ytmJEWh8Bv9aJTLWnwLw+qz2EaE3Qb6mHw8l5
4oYx4+wo+5t1kBckLFh01lANWwGSdtXgMpPA9AdFuKIRiAesYqchRHHkCP/UgqNrpaadwvm7pF8f
WoFmExmTWFYzL4OLbryPCEZgWB/5KqBVZv0RcVA7TpzDadww7r8iI98eOtmEYxq8hIWqTg0CPweY
jeztIWfszrIFIA+z/4nLaIn+B1IbzvfOZajRNpxddoKDObS9FTVP6yiJAwyL9+VMNc6eshky4C9J
Ag89c/SE+vJbhENIN4R01jfa4csRpJ/4t0GcxCCRzR2kzUG7ys7CsDn8x45w5mX779pkVHQrom14
kXkw/GZPNNlMcnvxBrasoYe7c0rNn+QVQcstQifspMgy4HaOGRBxe4At3xKiX2ze5lpFooa7mVIj
FpvJGBwHRlvfz4MBWfYr9WQZtDye8ajj9Q75/oq9Q+52LW3fLsiOs3spWVqx7fhIwR7dGfAz/eSn
WOJSB8ENccTlyKk214Yl6qvdVLn2y0OKfwSllOhXeOMZLZT/iI+gP7HWRZsPl6HZrQvLREbG5V5S
zIO4HrLTrbqqVMv+3+iuT17JUXPrs2fF+w6fsWIK6XWWiKUcUC8MjtKJXGSRpSrNPASdb97gbH/q
YM5YciHMyNdT/zvkxsmfX950K5dxdaLq6M363merJGd7ZchbSNyUoIJ8C/0BVSobwwyqsllX3ICw
QABTr8+BajoO0LHbLhH+AdpdasQGJLEabAxVahxai2B6fu5VnAK+bFqpv2r2P8/0CJoAOcSWw2sr
V7leidYEV0hho+glIrHWUrs6ikYDz9sey91Plngd9YYxjtGyWPp36WqRkJMjx76s9xchtO6nfAt+
PqwLkAU/59YKU6gsMqS3k2Bl+clgW/vqrNEz1qMBMOfjnzGur4eYsaPE57cP/Qol+LWQmkAtYbA4
qRrdfvN4fmsBTCMlyE9WqYwEWbccI9vD+s6ZLaXw8lxOi1RNhW4s31vYCpvGHooGJIux+oVA0f69
7b9peEUsYotFQwk2DFJxvDi9rOc3B6yCsi+JYArI11ZmyP9z2b91Q8CP2CXXCBHNb28EF2BJP+6e
bQ8RYcYRNorrZLH+yLaGqTJFOxLsGeowbXpon5FuMnPgJywvFh1VLD1ZAxa/XMXmBJ3/9mSveLuX
JK499cI8Ac3lbFn7RJ0Exmn2nwnRjlOd7Q5Juus8AH+pHjJVysGkGBeTf4Q4Z7MaiPt8UDCPq8LL
Zwjt8JKfdsT0ZI3TAC0fnxeP9ea9tAsBzBCUUF5zvkVIt5fA7XEsQ9PbdnAD2vBVpO0lHB17z0+k
U4rWhlQZJtmlhOviid9LRpYf7YqTCt6yLPPN8di4kJsS1zrvMA4tcV4ZRg3v+co/8fK9m2FIizzY
xwPWS9vecZRhd3XzIasuAOw8RsR/tNCq1oMOtb/ffnIV+px2EpGEBbyDEBnAmpnlkBSD/qzXmsUB
OFmb2Ef1h7bOxL/+AncJOK+pNk0FVW0ABqdNGTwMot9klT7XDTbAWCwFzi/PerYtH7zKxfipQmDZ
tA2+J0qYAUdJidJdX+gqla1ZdkmjtQpHgjSl+ZmVdEDoreAH6gVltBVl1YlY9ALaI5Z82sqjt8zn
Di8qVHlldzG9HtzYjgbRkvmjf3vb/5DZjfGuXQIixsqEOXk9XdZ8puH4QNgRp4FDxk+xlwyfL2Rd
VVc2+t/690eT3ZJ7o88daceo5Uh2capvm8qd2ctaQxku0HVM13vhqXJxQJ6ry6EzniGck3ywJoRF
uHomC68yX+O5V9JY5aGr3zNcs6xkrmGN/H4wcAzw3UN3IsEwhJ61Xsapj3uPZc0Afai+UVtEbZIu
wBplmkFeXqqoCfbARuqmMSDm3uDcuRcC3M7nyorZ4hCMfEALkfwY1q0eBshiLzweS8y6Q0Nug7Nq
tf3uT0YWfZAlTOqrAUkSLQmVe33eBVjaN4jK0IYR6CdleY6UbrDdHukv/CK/iwsgnBvFYwVPCvQY
i2TlnvhS/a9JndqQdkWkehuAiY7q0PwBOaEAIB6rQGHDiz8Kazpl/bXD1NVhrUkD6xkj7VG6b+DX
3+VuYkRv/s8CYEve1FJJxLLoPcIsbDM98uHnZ7hhfqbU6FO7Oyy+i90Ren/VWhO6ojgIP6L1AZf9
aP3ACEWGgeO3MQ1eN4MPshhreIt9XkawteauEEPnPWHYvkzT3QfK80ltFtuZyCvQTd8NGKX9P6zC
hnzq5sTyMNeqcYUBNHSbgGK6+bSkSEBZMFzkTCoJAF4iEWOnZlItNAAnl026Gmzvm2X1y9AG92+G
QXT+Q6XDE/s/SWUD9LjZuToE5XirlFwuKvuP7UAqHoCIesizVZKKsYE+SYAzQWXo7vab0UgEccPe
9E9NxmuOuQYHQoK3dQV+dV+pZi9z/dv8uq1Eun/I6gR/S5JIO0Ogv8O70ot7cdBIO/LKhLcaJs0k
Uyhsnotw/sZgg7Szrl+qgxSJ4Gt8fojn2wUmqvrOp5ot8Kd8dggbKBn7q9kuDCQE1kbMN/PeEZth
YiJyWqWJCqE6ME0g+xzFtvI+0RZ51XN4F4TmmfJf6ZzZ51Y477F+An8VEHE7hfLTNtSk3jd7HDCS
9vyfghrRIETFsPhjHO9mZoXczwOfHgOiGh/igOQmJe3UlFwwa9CB/ldr63kEskqXDoI4KIy+cxcn
mKoNucg9/AyHSnSLSHeg8E0uSAl0HHaTMMcBUpWf0pL7OkPaPFUgrDM8Eoq1APAUC9f+XHcOWKNA
hNRHbt5GQRBtxDo3AQXA53IL3PBYkhQaqquQphQqum/cwWYezSmIrvj/al3ksdOoGwxgADv/PnL2
N5aY61TlSNhrjCv5ceeP+DSHieeErStKkGOUbjmk45mXo1KSiB8+Xv5gxZMa5yo9oBpq+yBRMR2U
AybkWkSl7B08JjMguTjEXNiSm3LyOsLiCjMig1loBNRLK0nGUL3o1AZc0nlnx6UYZwyZqbmDGjM/
6Iarx8G4QX9niCSMEwXLVqwiqm0/pu57+TGwgVUj2szvl2fb237sVF05SjSi01SODD5JiteP4yOE
M2HHaNyyug/eFnnTk1FzKMA/dMw5BNmE34rdymoFZevpnq9kpWSDHbWR48v1AtyZMPRuWrHBdUFn
W54D9/QLMQj6UPllsQQh1GAUnwxjVAB6nR7xvpJ/O1r3wb9BGoOGmW6EL50U6sKUBSKRacY4NSaL
9FBGFVVJFQmUTAfHKEygXvuWLplwa+3NMerq/3cfUoYibHPisx28MbY9B+Ekp+TyVDSv1HH0Plzp
e/ueaXm2oVC7dzwbP5VDcuTZita3gGdEaECeGXmwFrzxSLxasWzyoir9+j9qkNamfeqBHJ+Vqkz6
dabmzTp3+uFEHtYKUS0VPcqJPCJwmQMghypYCFHZ+egN36NBZd1DNQjyJ/Iu0TaeBQpQNoX2XDYs
MfLlMEKB0IQwLgCNfDrkkipXAwaM/gmjqKElU/1T0XLQ3GiR3cT4DvXfLgVAlzRwWZ7/7NugAK4k
t1npe0iIHOkSkP57C/4NWerUOgm2LAQ7RVsbAtqjABGCW1H/iqFnOrGiT9LeWw+gIBMSpPmhc4xT
u0N/HbGzlKf20QVMy0aS7hrhmrkIZq0H+eyR/xKbokRRROubZfFYSgo5VY1xTckPShCaWwW9em8g
a0FwaOdI/VCjX9bI4wfwRbiaKxp/jVap6aH8JKUq4enQrvtJmENFPpmxb6FIfEb8Cl4oijO6m5E2
LhVDwlmawRdBRBpPrUH24T9eAzSc/7DJ3BURGy/rBfCJ+i1SyVXYKS5z8CYfzFeytlRlmuRBkITl
IDO59pZ/Ly8yOLQkzqN3tR4qIeSnXpXLmUJLUMl2NP9rtAbwd0PcyfO8/LMkGvMIgbUISUKZ+lSd
gkhijBVTWXmkAaiZL9kTUHZNzIC5K+cJBb8Je5ZUcttXm92SsSPVenkXCSjkBwSZfybdb2a9ddOw
7td0KraNtHxg5RjrR9YwX0NVyrQwj9y1o5uS5TIO+ESU6jaAe80dNtNWPxYWIQdkSuwAWeqYGGeV
Flp9qSBZ+U7g3sIKTjOdpK+ieR0RUwXeJ8evT7jZr5D0yhxGn2fLeCDjzQNn4pYZ25uUl8Iwa3Wx
P5j4auiDt7EdQ5lZWL34CneRMATtYqaz/LviVTvx1Q86j/gNXHT4gO/jLfnJdZXGIHONvKM9pwy4
d/xe7F18kl1O5B6EQUYEYeybVtRFpaxwTgmI1ULSUjTXGiEAaidh2zPglys2V2Gq9BKRUJZZtVR8
syvATikie2YxiABlkaq7DWZ28j8ODtm2RixQqHGSBYqGw02fdyhA3vdGiA2ZSAupiza7hWC4Dk9N
VaOmFFJ+K+EnYvItohacyzKpqmI7e+hRR4MDbCK8sKEyggjYOkBLCORX3X60LZxOGF7SfIfygQae
d9LY16l0t/0kBMMDuk+6zjKtlHc2xJOlLb5HvwmmWpa91nh7g12kryfuV2zdZqPDr5pbn9vCH+Pq
laHFIbKJXwyBWryOdtY6TH7hSv6BxTaKbN5PvrRGsLRcNrGtAg2bpZvxfugte4FX/wTNgp2UPnN4
ARAHGp+7qTProwfDsRSq4tgNTKdbwyptU7TkjZ4cJcLObzwdIyRVDgUTEJG/B0YFir2128fWDZFd
KTjBfl3lZT93xe3TCYM1ln0Adbeu/65lfA85lAf7bg1r5SMyPFEnfJVHK+ONFHQBg4KciZCbrzEM
pdjWH/Yejj8uRexlkSmVyhvhrvRzNgfOe7l5OR/QJcP/PKAyKNuEB2xxrKNhb0cUQOn/5k5OGQpI
xW7cEyJIIlBMywM2mdfWpnnns+ldO2NBxTUvVUf8plw1VHzJuldBK6voDZx4ZMdxcD6s7X+n/VMr
HRmajZ80A05vHCVIPcsvbP9KqjIr83MxFcquxSUtOLZvEZ8cOZ4UdEArYh8eOdkupTnAg+D0cD3o
GJ8ufaeRDgawx6KuHzasgHU9lxklCjeXXJgH/pJtGAKHGkX22WhHWFARegKVLPFTwq/d+lbSJ1l8
tU6jvg9mDVx4od0QkKQKBNwzYVbe9Y3aPDTLHYOkRDIWakV4xS21ANxdX++xYOH/4maWX/bd7Y9w
WkdOhgQ/IImLdVWNRhcSFyenhX/5FHUsWvmAj2N51K73gt4NEX2HxHVex9EYTjPImvW/JyjYSbFI
6t3IE/5XixuIPwoliKum/cyykFS38huNu2r/NuMUJBX1vR34LP30snfO78rgBM6ENohtHu05XsCV
Zpqtvwk5n6mhOoNuYeSmKBXQoNSefQr06hIFNVcL7cUGtiBHq9dP2eV/mxPiATDACG/+gAdcek+v
xBoL28Ub1ysSe8czL7UL2i9cWcpN5538eoYNnVbyqcK6WLXMUqBmERiZJ/XI99uk1s95E/iNaUOD
CjrXdKcv0g6/I2INCgZgjyVW4ixyrLnMISkopIuKHpeKcwU2Cd0l+e//sZmVx4rcSQTDSGJQCSvu
CGLPyqkfkGe/Tq8P/NIOa3aAVkK9eq6oxhCf+fiKEl5uNBIZ6iR875A3ru5DVc1SIIWRyPHMlvbL
iXkn2MWicp6UBcXOS7RQw26CtMuFgBqwY2yMeZb7H2pstuMfARRiDjTWTsgWur/cjwokcCCEDvQ7
Vjfa8B4YRSALFYuWaEaXA9OtocAz4/1hJA3YnryRiHOA6Z0PVMMoHNL/OHHAunSuBnJ7UCBJxLZD
JsViBZsZTwED9l9zndg82xiJez1aVUC2XLjV+0uvmQHGMa+j5IdYc/GbpDxaFTqBErP/PvEY8ug0
lz4bYH5ne8hZe8e4dkRx2JqbNYOJ1nWptrgR14NEuZ8VG7uHrmshQ+XrbZnFNkB+iDAcjfHNHMlv
WmwcRqGszwvkvgMEzcbV6IAgprG7MPrccWeUd0mnxAY3W6bO7H8msuVnmVIlPiWFNwaO/kYhjpmU
s+aUVxX1Gt0+Vnf3iALCwvsGz2orOA/loBqU6GTn79YAlh80qEjTXRYd3o9ObR1LZAz+PkyZ6HfE
P61ehsZKTN6ZHGcQLp4B9SkRg76begaIKSdjdSxtUcCbZ6skkBrWVafDkqcdnymvEaiUmIcHQXyr
V6bq9B2TkCxjSbilcT16Ypqi8AHeIrDdQNdLbMHNiAvaYVsUdlHLFNPzGJyd27zuI6x2AHL8jQ8z
fupRsxRNG0NPbJpktXPLV8bFmrVb7Jp4FgyQS+JRKedvtvTizU/1Zi/7/WxR4154AJNSMqEIP3d4
+mZ1rxhwNiaBHvYWRvI7WqYm/tR+X/JNWWcDGChTZn9pKWA/TZrnUcm2Lul1n9V4MPu+AT05M1nd
HIzJGkGYCHbaOQG3Kx2kpStaD4LEUZD+Zu7218DFyHHxFAN/FhOVR7Wyan8bjILhxWP6STj2Wwu3
gOvtUnW5oQczPrrGEwNvDvemX9maLsIKJp2mYoIILs4HIYz2HUXzndHvr2i7se5H1SNLBPRCIElM
25X5H0DHBUIlu2Wa0FA/O38gr2d+wRNdQT8Sa4zavzLXv3FA8mowPGPQ/selcWpxTjnjDOyFMtko
ApIhTcf+ZcWpfnLvW3kEpxsBMVojh1cJ/36pPyMTeJ+NFxWYJ+m3GcCWCFh1lOqMAFGhSC9TfB2Q
E7Fs+T79G3CQtbyCuww95liyf0m/9yzQM3lxQzPSTUnPEvS/d46hFmfAjEENGLReL5e0nKTlgwsT
0NXZIDH6FVaEwxzoR8E2kK47QS7jr/iD7MEmk9po+oFSjVJPCE911wkjmV8y7rh0DnIGdKE0rGCB
YrsgHsDp/D34u535N5oDL5ah3MSPHkE5PU2n+lTLp8ScynFtX/Cjlq5PJFwkB7wTVyjAogjLVw92
fVsseIP2ly8fmeEqsnrsZsceTQzmjFFvv6RWKoPcpSWYPYqgutMii/s+IKY9Nxcl8MZj3LuLzI2o
iUquvqprEfN/pb7oCq7RL9Cnzx4IzjHUzZYwILt0GfqfaUo5k4LHCjq8HiLepVtKbIhXwd5poApk
4M5pnyYv+9S1GcCu/WcsZIcLs7EPzKv2JOUTw6FGeWsgDzvSlg7GMn4BsfOtjnqhQbFjd3MJ5Xy/
wqCPqikPXAwayOb9uTPi/XOt+ygS+LwlqkAP6gypftGDn8gjnJj6h4RYc4OWEAFGVwv2TTMoRqCa
VFH15a1hirqymm+pI/WOVps659niaflWw/y0ymgDYfh5ItbsltPM9B6eKxT33YI972qp4fFdoNph
c6E4NoB8PUbkeKyrQ9zBl7jQpKxq2vSYsM4v0DwE1XfraiI2KA6f0jAMOBPi/kcwDLUx2e0zFVDp
JkcYX9aV7nvIw5RJn8SOL/M3U2UwR/cmjNTQTMlh9jHxFbeZJDPMQKkH4vqBbttuGaESuSOTMrOt
upxKbqDXhOguUq+aJ4gsacNAHRQP6HZyStkMAYHHcPT+P2epid1Wb6weSUMYKQCZ0dTDRdyTZcOC
Mjwj6q5rsnWHa6wZ0hA2gkCi/qObh4E237i+aoN/LqxBL8mLQ38hcSibnX8DhkcYBTVk7Hp0cd7k
5KUBsR4uMC+ZvqxD9tcv1PB1b3+bE6hcUNCV2D+XP9O0LUDV6zk2IgeeBnrlpBBWUSwWvif94NuS
eLCiGCMkrjpAKA957lmhyVBz6tH+gjeev9TR9p8kPfZMIH8ssid0fctrasLPBEG/kPc3UDJNU7iE
IwuEV8QRLoLpyGojIAxLPaMePRZoGmivgM2mzDNpn0N6+Htcs42AC+nvWJ2dmxFpccepI8CNXwzN
QKcHE3Uh5cJch4U8JoGYhKs129RgXCwptJuz/Rl5+NB7ZLqC92H2eWkQ8/xj2zHKSKBQjLUPvISf
BerGd4Md8LHRJFdp6GOzHwRBaJdt3XWG9aIB4MZhNkNfXtLGK1cx0PwaxpI7w9Qb9fdqWDJ/1ViC
SwxovNeO3KtclTvL/YYpxudMF2RQI/ZPj7MyntxVVhjlSeKwNFITXxfdHG3+mo0vQreecFyP9/eH
1tL4q8udl+WhMRdzasffdgwy0DWy1S/3TpwedKF2B0e9u9sjNe2xuSvBYlD21yozUPLaJ3TUOFPe
0ZxRtgz+t9NU8sc+kmLdA1eC7iwXQt/PpvunDwEqj5aNPvbNrGlEWvCELi9debo3HKAA/bECcwkV
zXjuyEUhbkpmj1sx3Dvqhw4DZnavG04W8wqJZZzgWykpS36bdWxsUv0bABHu2mZT5STTxVWAlCvu
Bf2HLjLOtL9MMsjVhbCQpvuFKscRBnG3+cDVfu9G+Uex6wb0EVrhH3JIUpt/5pYNY4OqhOOyJJzn
5lbYo7G0cMd+haSKfAo6JY77Vv6XafyEnKEuuysPX2a42Q9mw6AS/4yM4KjYNjrW+KfcKUzeEXbe
VpVwzb6zxu41CYGnzgOdBCQ/JK5DDQtLJwSKOuAONnumzhS7tagC0TPgF9ROWdEAVLksMgyg7glg
RWVK6l4EAWW4KkoiMgCNfE+P97jU09uaVNlIsgUoqZqxKn6kGsmFAUnRkcTi2guFfcB1UALgXf8E
KrHyz6oIQEgBnSkXxOrN8c5acwv5Wy8R1NVBuQ3FVf3Wxr3eRWukQYCNI7kbICdI3URsQRDOvjJA
xGAjNFqDOfNxWYXZRDX37hr5hdQeITkthpbrjPz1ATh2Qfyw/3VK82vFC+rlEUKG5BomHX4Gom2H
RGRIm0DFsAUvoJZxrLP28adNeozJgQXcJNiWAOu7GutchHEGrCHPMISLKD4YKod7ulr+0UjBMxuX
r/6Ir6X6gFm0pXYOoo5zNxgxIjHARVM8wDOYAaydkeWdUUHXkZNCYhBd8U4Snq19gy/ExHpQnKD4
9rRzPr5CXrR9d2eJjJ7wQgH+Ucja7XuJEzzrMDAEX3COt3JliD4r17cuxbVQeyp6tvPRxVQLYn9V
h4Ie3ZUF3oTlG0IC7zoiryW8UryXnmRNEUDsYUjb2EJk+JP2Tv7u1zSBu9bpx6vgmxYQWbc2z53S
co06n+6AsVxihvGAb0dmy+6W8R1gKkJHVOLUAlwlWx1uCWVWp6uribfchZXRSPEYVtEKAHWwFVW9
g45PsAZrclCbd9MaO2efnkZMYpF92KQ0rS3NjoRckahtkzcx0BvYuLK+3o3eTDjh03WvaDO/n9+g
Aw+C7Myw5xZ+kKexR0fqPsA1Xy1bOJHVYliAPdhItajgWAbtjZRu/nsRgDQLXnPWUadIFuS859H6
EEgyZC6wEvgfy1iZ15XUY/59jDDdhbrjJp/2XYBV8LPzjFui8FrCUG++zlaRd76w/abO05COUySw
jGFDnya9kua6J9kYgS9cLqaTVm2VCXn5F6VuSiYoZXi5AIHBNyozSqskTz/v+r4kuDhDH6JuOQ8B
Mr8XL9U5ovXVF9AXQitklMnjvwokOmOa+Dh88EXEh7xeXDZaDMxw0CIaixhlp/VX4VWjnsD9J02Z
KIwFWspGVozmVkjFqZ55mEBP2iJNFkYfPgpV/IEIA7wCAFf32ICEZ7F11OkAhc6WypDhYPnti1o7
auYV+MuPxjMTtR8feiO/I+lpVIGe8ZNLxzugL2NbI+vQeB2jdiEwM89qA8SPXm30GdyoKQC4gGBX
O5JQFyizCiWI0fDYUNTVL/dT+rCY9hMWL0U4eGQIjD++kGSfHjrUUDo9jH72efqoI3hf7gU1On1u
fhx6HjSI9a4YeOm/PF/XBbs2k5SQuZEfhHsVOxNj7pTf2uvFpcKG6VEzzU/9Ui8PgJ2+sTu8zYsT
lOt2XnwWqne4KMMU9t0KH5J9Q7hiWir4xKV+NkDepemTTbtJsxgedLXpzpblKVOGVr7JrVjMeKuM
AzsMrCAqFO1HS0xfHhQbTz8bteOjYDxOq7sA2hDo4hLbhnG/WUzEGFIgITGoxrHk3LpQM3zdGA3y
mYIyu2P1mKz8fSDtCJpL0tX95RkjLbKq9wuDWJKcBhsZ3ciprOILMncuOV5DNekBQNIO6LQHdfO9
0UfIo20oSljcLkBNJSCGPIWWJ1QyKQSFhhvjG3pq4AvPpTQrK7HXuLCXdUf1zuB6VbNpJiR9Hkrh
++aLzEYPl6X3Mzqg1Kh+yDL1NvXKocAlankiBOxG89zI5Psr2hrMbxp61vVaByaV89slJAuscBlP
LBSj39mzpuVXEgrgOOhBj0LPk6Fe85EzXuuogTqz7SPEEzDr9aagFd3spPeqykhCOhocrblLrSts
8Dq/KbzHSjCsps2ep3Fl4mQj47ftEB75bhNzji41YoFw030uwCS355YtbA76eWMktR7X3eSx+aql
NiyyEeE084pXwrueFxpj+dO8rAc9apRaqekMkdqeT1LmKuXQCS2IDHQ32t2vEPmUoztZVKOLTtPh
n6s6+pTWdUycdKyQD9+pHqfXdGbkHqQJ/crJR9FGMgw327bAGpijddpcpERVTscl+9BoFLxsBch8
iGlTehozz8xzvGSm0iA78rn/07O8cMrkVwMKpBhjJfpZWRRViKUvbZVQapMsO9+d7FdcuXR4Psiy
FQXMiqGYsefLVT3YKMwUr3AvU50gqkPLTLHL3ui7ccoFdOg7TgdkWcBK3SCOb2lZ67+E0QC9y8Mr
Cj74Oso3CyChlewkdO4BSQlWhNuc/2++GPv1iwa9ZYexyvjX1iAMO63WigUlO0xR2bDOpTxKo8C6
KCoB83NsNYlGzJK6csjuDhE2Iky4ceLiEIa+VLdSM09Kw3h/oMsdKYzGm2qsqobYObIv7GpB5ys/
LIv7bKobDaev1CEhgYMdBmzA3jOmm3uuk4N6t8yoZ8VhGV4xHFW/ePBt+Fauzv7P+U5jXJCJ+dWM
FRh+POYRhwMJ0xe5Z1WShlwuJi0JZW8qAP6IofgIGC+9yoVBB4rki6sC0f98HCfenLwIqFCXTAHb
kd5bVFraVvw7jym2rvO5LZdinqF1Y74Fm8sjbEXsmt3QZxF39Vxu9AuItI5gFrSAAhGd8JRS5sJL
oV87pfEzu+IWpiBpLIutBcDVwgPXaMg0HyYIkP/xN1YxlLt9d7xbUqNzJEgJGu5NGMVmkO8CNDhy
SuutY/MxB0i31W+EpQ2kgzAnnooKlsI0feu52ubvGePldV5jHEuZ6E13bL5WfT4f0btZRaYFSjLD
bUbV//jRVXYDK03XyYzUWHLuF+MuUaI7nfpk6PonvKN9f8Jh5L8Kqzt8dMroPszQt1DsQm9VN/D2
9dDBgkEBzT//aOZFJLbeene9WRWvKQVn9WMfNTLE+yphf638PJkz+lOBdfFQK74GXg4PoZn+FUxk
6tWHEo16nWiIvAjNPJIMg/ql8aYVLivNnEzqZqFriD0GSqnzfTAkdzCMFFZbBlieQJIKYpb7f6ym
jk/vU5vzazBRkZn/v9jf+RopLNtRcxgvgEKWFOuVvMdZy3e8A16sx2I44WiNK7SzD5gbDnodkukU
wOBQzEkJcWiykGkMd6Ys81ERhFYREHCZw+H1BNLF8BXi34rJgBSkOFHHvaAjjw2puooh34SbDyoL
BrFQ2vwwaiuQ5cdb6aHhQt2rOOhFwGAgvmev+YTSobJQPQxVjJHa0dWkpCy0OQcSGwhXFNh2rVO2
5z9fZCQijhihCzJfed63UFH1IK2vOuqNSnVB8IfAL8fxCRxsiqNiGZzUOUWdfD/emd3QVG2ovmjy
iTTGDzqtttoQPOOgOsOhjilDbcGS7PLKmZMD1bCl/PgeBXFFlaiAEhKiQ3rKwCNArWf2ZwTg/cCK
H/KPkm5BuSBsj+uVbDfLLRFRIR32n3q8EqU6kvaObJ9ur8yxoIBKgWPckVLyh+6tnP12xQtmH8Tz
abjV5XGjIJhrAspu2qm2sGvX3s6IENSa3Z3tPIjb4UNTZKEFY3oy2/QhOM4voLFZEzWsj1BvFrD9
0RnhPoXnCOHE+sK7L+bt15lcPFvlogwFahK//kSQoCTlZ5zKHUfFlVu+pULz8N+ab+/5mkcVqIRn
m6HFmaEaxEbw3GMznW9CkVXpkcUbTQUv+9HOxGaBQGH5gP2ZVB0wGjE75mn/J2IBx6kkWRE3Xt9g
js5liA7eu/atF6CvZuiooeWzZhSWdkjj/HgAAp6i1w+u7qA+9Kj+NT2WbXR6BG+LuuvA4BELk2zY
G9hyK6iSzFmQzAz90hGTj13msI2SgUjAtn0KfFimSlaeb28pj7+YQLrLQDrMvam3P78NO6F+cBDe
X0SvhZTZcAATBfXmOFI8Wd1Zkc0SvOIW2SbHCbmnPoIlVsIyNnIi5DWOFZy8lGFmedb7t7L5gQLX
JniTLc5gzlOaalfWVR1Gk1OQgVKOLDPBphnAs6e+Tqm/v3Px1wL9qx2gf+T//DZJcy6ZPCI+HDVJ
zsQOxbWy+jqjTUD1/YI1cyjRJTt4A7h/AyLoBDLlwsA8YqZAwm7e1WC6JXmL5NYa1S1qsmWBdHBJ
6ROTdU8MzWmWwyGVWRol60LpfeqisDAf+vhOXcQ0VRrI4KDj2P3azKlySahKiJd3hpmAbfGXpPwt
zoiv2QgF95JnQugT7c2+1UhibizZ/Ex1YgkyNwvSA8f58z3L/WIMX65AQPXDRYvkJ8OfqV6H/tMi
NVG6YPN/qRP26/Wheum2X4VprUW9z1XVDxBr234l1+MeGCnsVojydrm3riX7MMlXUuR91j8Dd5UV
Z9yDjAmQDVVOAf2KhvjfV7VlP4923HG6+Mxp14PsKSZaK+KZd6pdWwYU/sZsYQwO4qVCynMfL5HQ
uSpjbHligP7tod/rR1sgEBYnuAx5Bc7BCFXSQZNTA3/AUMddZNMK0sTcfYcS+32eI9f2i4UqMAI+
W6eFwgNHiJnhMp1QfoNBF1re0Vy+IJ2wBec4xIsJFerWbd1P6OsKo3yF3pmppCH8edOEv8PRSdko
M0Jv9mwK6QAQNshjrScOXvWwL3adq//4LE6LjBDCDj6aNacGnJT8fkx+i0m/UMuTBJwWLDcvMi0C
9Vtyy3KSkuIZ5VQh0LQH7gD9Dnl5k7IkLcvmUghrMSfm8BH0ArnQzDZ/AuvWc0+mD+8FqDX/eYIA
mnM+H/Ni5qtD15YRfSSFhwoOwv6txXE/6XGwVIqoVc+oa/fWMjNd0etDdhxmqlniJsAE2obw8VoK
Ceb4jWbxHJjknaDCQyxlrdL9nEePeZqfZyywOUMJqrF+3LqlVaCxJrxwkJ03UDbztTeGIqVCgx4r
OI4Skn99UyZH8vFAQloFCJIaLwu2aIl9qCSSg0VYTtSwprWLQnPXizL7O7j0VtFFt29SUyJMeT7v
+wv/rB/6V/u/TX/UBhQQhB6wzV8r0wnc1BWvrIDICBbrIK6JXA1vwqdWt9ES63hAaHnFO7NI7j+P
s3UPVASSKhhmQuEQhl40XHehdrmijOYCODdrsCWTAPU1C1V9Kcdo/MI/R3Yeyb5NMBXfmT3yxV4L
qpiZ8HaOorNCtSW2lUrtEape6dXlR2Qj94qTEZg0ZptujRTMKH7VwLmwS3+xZdsW+QSBnBWNGfcb
6tp3IVFAT9ssXGMRb4YX+vUAQ9ITXe009l0o6IkGUHBALJj6LTTG1mIeCFdQvkl3WibsSBCwy77B
qiw7lQP37u/gSnccp91vkw6PAn6bnSxBxJQJAxO4p3otBF7UwcVJ1oTCUBhL9je5vieeHWvgHPP7
myk+GnGDYVmD2WMdsFv+Iq16YR+RCBnCEYJE/PxYqIipQPqHbPGyj/5j9co/ZNKbhQwIdZ+kUVcQ
qIaP13JJXhGy2ZO0lHM4d51lai395B1dF+v/6OMJYqWN2ATANfsqA+CxLWDnQRAtzbDl/7fzAvYA
xaJvQ5qDoqxdMvLkZO/NZJWXyQnwuRgpq6Yw2a0S2vTzp9iP73AHEJ51PrJEG/mP9Viu4QR24GSR
Vw9wuUQfpWiohFEsPrAk4ND5QpeKrdi00jCzACSqi+7JIiZZNzGW4bbTvvNeiDl2W33qYNxSYrLm
2cHqNklCGL6fNAcpx80lyij+H/IPmNqcADrqWSYhawjeuJuf8nNOeT86OuNHsoRn261wrvtsCk/o
BClstA9b/i/wqs4DJ95SLrSLtfeDWf7B5JwFdjPBxIPAYVCJD5/aDRS53qrqn13R1rhB2K43K1q5
16EgoGme+PVhmHq5PyPM6WSNRB/I5ubsqCIuJ8guUK9d89NSzQ/+NPbKX719fHYjq6WTvlG0ULac
JHXuPF4ECMzowVnbB41lldbE2E7XHhYDImzj9vGIR5hrcEoj5zfUFhVaRVFdj18gQlWjOKiy35B0
i+5FPRlW9lmt4XMxK5oOY+0vbTH2EyzlAxJkZNbx5s3oW2RjC4Ek0FcaT0xBsx6BnNCwtaDBvmkA
IS+4bwPMkBAaElQiFKHGm39Y8QL2fB3uT7Y39wK8ZYPIwODnI6Pg9wGBOMEURew3p74gJ5UzdkcL
wOD9sveDx0rfhN18rDFz9E/YmC1OYY5dB57syteJ85+hINIqDs9JiAa6e+85G2MlbmClL0+DJVO6
yHt2WdC1Bp/mQBi9wtr/tuOC61VMRity+wjVQgLQU52XKX+jizjS35qvjSyixOAFDOVLLMOJ0wcz
glljKvE0PZQIZQbQXVv7eR7UQROFQq0PZn1ukvgsHv1QzSlYap/OM+YMvEQ6dldYnKSjsERNwg4d
C4+K2frXUuYb+Ii/770Ei6vG3Cgy9vPyQA631KSH+pXW44EsNvlIIngqPvrZS0ejvHPJxkVCXSSH
wYuzZXj0q6TxMP2f05172PygL33XvjDb7P1LqBmZ0oc5Zt7CYMccb6TtT7ycczAAobNlARQCXjR3
68gy7yZrc+xeki9/zKKZ4IZZsUyKM/Jlxb26LYREoUnQKIfqewqVSCnVmeXZ/YRvrBvxBtxLoeU5
AMPa8gtKXVJtNct7TTf7cd29MLyY4ev+8IsK97XqRicbaakck1lNJlYDN7xI8gxVpMQnTjQHQ+bU
jY7CqQtc457DaNjhuMKg7l3VALIrsNWuidAhSUrlLY4kJsmmLGtGK5/83BKj0n/rh0IxzVbYtRM+
OBy77LAa6BAEGr4mVUSzo9Tjz50Qfi0Xuwrytdur0v58jc83Rs4E0nnU5Gu0mq8LZa7vc5+oB4C4
n1hcTxxvV8hzf4iT24jBK8a0MXIxrezl/e7o+Wk0333ui0+OjhMFSj9m9KEe2laWX9f3RBXVaqT2
WUGsXnSmdnuPByOr9mioGpL0HL3fbe12C2I0RsoWfwnwx43MHEGSWOFOjN4Om+5NdRhAvIJHM176
w0DHBmK6mFmyglVvi8JYPQLXfF3/4pcwyWvVPgZpIwHaMIiI6rW/tb2Dw6I5SAu0WR+7AU3HkEvE
EfKxpeGdrUYKJ4SuSq2oAlekN2D+bMjKwxjVeOv6rFWcJekQSVXVTqZJLN7TDS+i+kflop2Sl0Dx
eFLlbN+QNZ4NZy8SDt9GYg+BYOkoISoeuqiq0jFJtL7BQytRH1mknmWSKgcOfFAo6kUgYvNXM3tg
Mse1lUG7XVA9lp6+V8RHBlqjJgfLWZN4XeQTDwV7evScww4s8aYVEjYuxm0tB4zVGT9wPxl8v1jg
rSmLYDXel1yNHhwMcotH5vayZDbcrVndsDLhiRpNxeX1AgzBmncv9G71eu1rfmumDnz6GlUY1Gos
R51tafKe3zMpst866JO/eHTo8+bHF+CcY/ThOUkbMxujZxkn7FMudw8Jkp1nv6uHRgxR4TjrkHiN
hSNbaLSKpXlaSZKJl9vwJMSbrfwTwyqJN4vqNpPlxoFYZx7t1s4SKyUgdqQxYCIcPCgEEdg1L9U2
mStbc37I1RzLk+b8SM5/2ntu7zscBca0CFSF3qt4cvdtYS9tRkYSi7ISGGtqDb1+9BbERzQEyFoR
eBe5ZNQLvOOCkbNAHR11CIaUsARI8hZb51aANLx2VNe9xNcLoRmysWNDjHucslwl7cBg+eoHaadI
nue8/WgK3N7LB3DLZysTEt69J7bCXMjISnek3CTIBzy7SqXleaGE/fsyHbxTkOeT4XyrIBbciQ7f
aBlb1uaEbll3WFelxd7VZcmg3sCv5BvxklrrNclf/7Gbl9uulReVliYZ3e1Sd+8w8W9zS4WWGnlo
yfG47SQEaZcTtzWs2PiwAuiiIn/CaiJHWFwIgqhEHMRXxiLVIV1GxjSltuHHthRUKYHe+W1MWXrV
tVZtfk7Wzc2UWnmtPhalFar2ODngD8BBfsGDDcLwfUnxBeTBH6Yl6/gd1xiXutTkRb1nzJVIpChZ
HRiiYxLvZXqLrVvYaeVITljULtf4OPgVi6lhLetwg6cW3OMdt1S5rJO6aGPaqWhzthSNKaKfGpzM
zT0PmbiKXcawcHA+2Icj75nTotDA5wwq0dmUpLxDI353NgSN73hHjRrDNRB0kKl2wflM/wDS7U0i
VD07EkbHRB1+6nG4e8KEHOI0ga3Cow9pXOB89F08qOaRtiZQZJ2O88xaKrJOfN0d8iC/8meo1Cl9
cEUwhnY3ryMtmavyQAGFAQZsq7KaXfa9gjjYLpQ2V7j54ECJf7tWs8FLqBYqVzB5mWQYI2hN9wHz
HE7DZOXVBysxWm14WZsLge3ts0/pujoMNCaOSlbfOVJk3XcqxNAhYTcdTELjURHN26DoCp5N6Lk+
u/pQeYBLOwqVoKXvnkclFJ0t2bhmP5xHArhGi3HIAjYEFzfzCSH2PwgtE/zxUd98mlsGjYKsOll+
x5poNr4Hrh5XJjgqloSXTle89bOd3niLGCWWnZUrk5tLB1eXDOenRrPvqGJT45uoGAVrTYdVR0yo
xSXBjRpPO6SqsxUctUvzSCvdW+n3lgh7JgcPUh5LKbBNs3CjMImtWFQbPGlAB2W8JTZM4Hsll/M5
4Z0yiXIhTTbbAq0yOSmSMlIw0IGVaCXhUeCykd8Bt1vsykSB0rUUALkvfCBqQH3SABq1KKuY/jz7
XhR8qbA77l6flasAc5j0TbHrVl5bJPch+S4InrrYpkG70ILiHA+JtLWU0YS9/IuwgF0JLQxCu8Xz
2BGYLGK4JRMKFcJoTBWH53ug/n+l206U2XtyDi71ESo1P7mCqjfKyqdFjY59Fy3QQrODHJ+NcZSN
su53ItpA6Jj0O5S4+rOGbTvsLskw3gazpWJOsG/E+b0bzQl4/IUVTSbB1sOOxK1LrT9nvvGM2WhB
MYotzK/BdqC9VeHgd/DV9h059XQS/a9yXrFY5ShZ5Ci3EwwRx6uNxlM6n5ONncB0gJ22sl3krnOB
TJtQEn/EIlcYTkkJMiU0RrarqyneigA/lB9LHqZWibw8cAxlAcE3PpK1Jl3Ksthv44AsZdfXdtY5
XgLqNZAINuwVqpHC+CtzxKhKgvsffvq8c/JTx5K5aQ5++H+XvzWIkbNTKUzlbyDTRULRD3FOXkdv
A8C1id9waZBZyih7r9qCMorGK1LVafkeDRPHfDBoQiNB9D7Bj8SBXvTjt4txGxjL9/H1Ubk10eDp
5unQjGSLJYVR3gltsKz2NLAb7ghD1LeM4lWkskoX7ACA43KDXR35g2SsxQsjJ0i22hk92/QhetMp
AABwTa3SGs1XLEBfRSkTd6hsPLaSCtZHdiGD19kDj34yR9Ip2CUpRJDMXtpGxvtCWYKBRUdLGchW
C090ow/XZ22d4NE3zf18NVShtlnt3TMHucokKe0Ay3IeMr4EauJ0jz2UbicOsKIyiSfrpXf1GOLG
mN6kdWozSU4efy2g9XiUCm9dLggPC+u3K7xEMyNkm+1F8/UpDsL456TAJGBT6L15RR5QPsP5rjra
De46ozqBv4xODDHXYvf16sRpKjC28qU4wdTbbWmrBYTqHjJsuJQj+TXu+TBk0+jvFyskVYEZnqYw
NJnahD4bEmONzmA8Sgu29WZjES1w4m7VscQ+2GLrhSlBb6OXXx4o8plIx/4lT/HV2aTSHIQpewEE
ou4jgAQEwZ2wv8IQ0U76BcXj1F6w2PszJ0GzNg8qw+BnVB4PzAlM35ejAZqzkxXUA6caiwDrjX7N
uqwUsaqqsyyYw1jXV0i591/pF20nJHUeAdlSGvaHLmYctEGpK3rcu7wGjoA53GdoYn5ZOjZQm1Lm
/oIo0fPL2JwS62Nkfok2OMGUE9GfjLwjaDqX0ultdKY71gsyl9TobTSq42xyxIaBOTXfCpQrTvs5
ZZ31+6IiTQrToZBSukrjWQfcHcsSi9SXc6ws275zq5fwxXq8qdqGorqxmZMExz6D4wB0PV/PTDtU
dMU3+96HhMmXexLx57Bs5baTi+qVJiXo/zravd3Oevw8heAuHrOOhk8E3eEXI/QAI0DwVzz2eoy/
61uvWmO1qyVtC+LBeWNHAy5Ri9Ly8RM5idIb0hIIz4B1WIPav4p/FguY3j+7UCGvZI8S2VBwihA4
Nxi97Q3H1C+R2Mpu5D+lDoGcJJpW8rZyraZhHS9/h0aEEyYF7NMp3UCHIHLiV31298tSKAiOQK+Q
0tGXnyE8IltnUk8X0WecLvNUg2aY1C4zpnf90RttVs1mgurL3ohSC50CtKPL5ngGLB5CmclMYKoY
giRYzX7uQOyOcupOTtXqkIQ8ECgIaTA5oydcZd+Z1eF4ZOIjk/kTiD86YyN4hI4JHO6YqYkkyCZw
yEtmd4GPfY3VVm0eZT0vIp3NYowNT1MRTkm99GbnS7egiVPMPij9/qgfj8GqmeBfnsEwBDMFSC1Q
k9cDWFGHIt/5HZJiHBOiBG7MGWmq1MDRddYQMH+Iiclex1SeHuidcVLEOJRyifbltG+kywjx5SZ5
Q8gOp5SW9SWxmvRD1izG4oEyds4qXeSj9QanoPB05LhQuJ7e8SJyFFiQZxFAs/Vk/swv3SQH3k78
j9e+6wswAparZkgGpyALHo46GqBzVKwT6Ey6cYrQpaJLBJLGtUKLBucieOMSCPF9W4t95Yh43mXl
EKQIzr+lN1Rc9yjpwvTkj/T8qFnRjwiQwOLwaHiSE7zwxGgo5GlOPI1+2UwqJYdu5aMM9KHKVm1p
CfJ2inQC98YhUrenkJ2eHEcF5mXzE/rULgKi0QJuoMd2taQIPawAdDgoeDb9A+xbVlFr4YYTYOB1
lpySb/dnBhm/2ShFCvZWoVsjohCfmU60nRaT9+uLkrklV5/FOeBxNKawC/TGhzcCGW9acy8o7e3l
13hQA7qSQGswFNQrTkMktuH5mH7gWpsTBr9Q37gz38V69iAUlEfgMNbLcdjZrbzqgFH6i2S+dYjr
6VNKlE6RNvhKpb4rhH9OPbRrVicPkWFmbZBqqr3GEvtwB5BABdQLFNAZW4MlpOrB8UAI4QXuj4Ja
l8tJ/0CBqPN2nhhZkHNAcvS3HB503Sbi7pBh3vGPK00i5fRMrM+29HrTIC7IeKZdAOEqxuQMiye8
WXZBwqneuHmatpfIl3CFQlx8L66muxjF9IHkjYkdbC+db54k30ya5TNGLIoD6LzRItcQus3D/WEH
n9UnPisu4Xgdsss2/sR+DgZ6LEwkt0zf9RDfrQ7tTZA6i+D3WBIZ9a4VjjxY1W+vX3qZvy9x7tux
ZbCPC4NsdJTFQCgaFC98PX8UD9dFx8SPbeiR84Q+h/6caxi2AagaH1vCrhdfYzNnCpiaPbXE0zfg
UcVp4u+FRWLfHPV9AG34/Si61GOC5rGXQoErVKKjBZIEDG2y63YO9Des8ZwCxtUXFNTy03a5k4Eu
1RoZceP+J209O67L8nalnyLRI3ZAVZfvRo4VgqmffOB7v/17psu9885IShWqDw9t2beMoylV7Z/q
aw41qQK3Gz9bEzuSk1nFSlt9XLan6UFLgAI3jwywydBVHf+eHxFPmlsWay+oJYMJklR8BkvfX3jO
sEyUAhHzl4W5MbOe+NyXW8Epzcevp0zv4GHzfnGqXy+uB6tn8iuKpcW0WlCG+OAG+KbmlH7PKV0H
O1WWTBcHA1OZIqHRZlwNevzGINOS900MxwlABnfVY53HlFbwJIvMYcKh3qSikSzrGX23cwx1Q12d
p9PcDYTHVAWDjg/dLkZEqcCeQUC/tM2b13pogV2XGD4tVR2JwI83v8nXMTIFX9/j9V4Sqzgb38DH
3vzr0QpNJJgXqre4zrSLf3pXZ0nUUjxfl7D+Uz/jODqXwGJT4D72vtwtbrkNoWyjBiqL54DKDyPv
N73idWwz7Ic5gVel1c0GCXTIN6ewQeZpFDTe4nhtCBShZxN0c1fvVdj+5OtUxnpEJk7j6OJjgERd
S7cvu3FPjx5aSvookTiF54zRtWBopyqXzCD2uhM/nCsq6iCrypF9cjcEKrIS3H1cpMn3+k6AwsGb
VZCbF5D5RZSaX5WzUjw5vChPn+Xd+NX3q+emqTARlw8+6dOfCQPNtlcOki3LZw9nJ6f+lTVYn5V0
2ru9gV+QYVs0XBITc+VYhnAsZ6k/hUhRqm8zpcmf4bpyr9zXtavGroC6RfpIJh1QcBB2j9utdnFX
pkkw8+29NQgn6dktQRqHYPte4QLZebQ0yJphxPMSn8C8YhoT2thUf/lqpwh6I87qQerki8p0NQHA
J3ckjo20apVDTHfVUOILGcaZ7D1eOsCp/GnIOtpO6O4C2Fexd/51fS5J/Dzol9RiSVzRoYw6qpDc
AEnfDMGhVUe2TjV2zHmkMeqsHrs98CDgN53MIucCkduwKen02xbHpQTG4ofkD+SA0zJH3Zj9jfbz
dYQ+xkuB+x9b+u/cK085VcXcgr61dPXYzIyPcMiLvtFYxe3gBhrJqYOtgQ1LJfIgF3P1dMuJIlk4
n/rmrQulodhL1LQJ9ndKo9ocTSIRq936ZWC53rywL7SPcTcjZ7xKh1ucBcOHR6UynResVzz1+dRl
rJyqqD8SxPYsbouJolgkoQ3Xo9mjnIlptW45OXTf9d7TQc4ywM7VYwnFYQAhDnvMG8yiPVHtWLpR
jeGct4Z5bTna39EOixGqCbPgHoS2mGiFqW8wze6CSz00Fys2RFJypTwOIB1Vgx4jUI4aHASVCFHF
/Q3MCgMKcLIGCA9FysUwaSZEMvgg1qa0Hz+FhR96NDdi2d38eOy0OxBZcaKJPF4HxyLp4bWm4D0+
7SKp2z2i6eztGt+c9FG4+pStcMjIyfk8pwuWASj9jB+I7ZywxuIBYpjlDj3Xck5GGKFJzPzzrbdD
AF50NZ0gVALPNsx9o5WHwaB4Mru307Z2GEts26c1JIZQsi9JL48oqi7FvBNEXQ94XTPFzc7mjrAF
DNjIE/Lob/PT08yTp/DphjYB4jQ25Hjj3728eW5rr7+9PmLcypGLlkqE9X0I6Plzz3sboAA92TIM
xcwddoIUdU6wnBDtcfgRib7RSHr9Qg8M+df3mzp3lYfvsBibmKmhYteqZTQc+MR75v7rQeuR1Ce4
kxsIce4dBZtSxKzGTFOGUylXJq1hjnwBVSF+DA56elOUlgstRq0pWB6B2iv0QNMaYrfwi39kev26
Zd2C5WTVXY8dFVvIbbPfkNsFkj12pKLBY+d32LMLNTcsA35p7/emaVmDZmsU4iNNpH1AmDzuo8hT
YJP139OaU5V+yhKhYEnyhh6o0qVcMfBI/yXp/nVLWknrUCLobrBTs7MTfEYTb/1bUKkFQkyfjYAn
0FiTiLOw1LnXqq40fhlPZarU5frZL15ujqiWPNkRFKHRZ80y56GW1CHL+KHzPggt5QnHzfc6dmWK
x6MXi2jqTsp/TS8woSWm1N7AjP8Mbu3O85cd0C2/rAwfwaCreUFx4COO1l1LkbprXj5y006huDSI
z4mMliwkVCFExCMxWGCHROqMUCUjOdyuxXwSLIeZeI21CxVsuDN7tQEjC2D/gr5pBnTZYOGUmO4e
/i4mP1yORF0C0FCP//9Tw4D7ZWQqBT+8m5Iv0eLoqtK27HsVpc+PVh/dCo/fEAZCArl99Z93rBVG
RnrNsaahgbU5sODktceQv0/JS+RAYSPhcf+m8XN/LeL6R177e5nGZTveqnWLh5oAdzY/Taad1PM2
iY0atm9TFiD+4A0iGVmK9yFJsoMJ9vFiKKZRT+b+wugcDwCXC+1uVDjacNeBMsX3sLgcpjwuE9Hz
ky8iRqmS8y9pfDajgFNpFgirEJ2kNpMb258+yEdAAqQtV8+S29m0IgApM/7I+PFEvBb0ZPoEZ54s
6JkAlLNgKO9PCv6/DPT5N0qWXI8LgNirL4CTy8crPeU3H2RwcRvrARoJR3/4RvR3A92aTMsTbz9+
dzq46rWQKnA+iUG9oVUHTVorzLX7RJMcCED465+Upr/PZXO3nIMF3jQXB9gFgVeBtaHUD0GjSH2F
Vnn7lHjHPSdpARUXbpzN/1baLeg381XU/la+bZF4/gPt5SCO0DGcdsAwQxlAoDmQGSrR5hIEb8bb
5MQ8Gs7LVkJnwMXtorL0CO7Qg48sW4ZplZE2muZI5FftAdtVMI2lm1KSVQNvkFTJsFIGH/MymW7+
KDksD1KDg4V7rTOLsZcBavd7zlsRTTScs525lgOvrMtNgeocBzAmx8OoJLeiP3HXrTaoKiAcN3Ot
4cX4GoISBtvtssbpVqmEnQEtaBlv2DY70G7f+6ZWHhs8EW4PJrQqCeDay4gAqmpS+qJNqqIYQ5XT
eglDW3+IVkdOCQ76pb2FIXRR4hGeqpLkFYNdF701IiSH9vCt2bKS0XCVAPaIsnO+KM7yr2oi75sd
x3b1y5xkxYFJmyNjFR4epDeG/tGSc0mBZASRjucCs4BTo/y+KYF6RbglIjXHiExRJMfnNrkXCC0+
PK7LzLRjTKifioXSq6zULLBjnfWzhgoVykrbvwlCzxXA7Z0wS4OtyzQ2TjAMClBPW+42yKwd709M
NZOwU0CKvwfFULuD3mjbwF/jiYIijMz5LDM8AOrAMk0YvJzAxq3X4ErfgUh+Ocz+OLS7NYtuuddd
yXMA0UhtELcFnZxpCzQIFsCy6GrW55SPbAIca/OoxIcqwukEYsdOVDg5OQDt4cwEJNjqt5MOlbqU
iRuTpt5IPsyJWKdHofkDgV6pIAkZRZbxNh4VzJAN7Mu0WsAHFITY+0s3bh3ZjsRG4Ir539GFC05O
pF+olAVGucx/l73daDo4Tt7RElzeoqmRxsdK+ILBXOQMIqSZ8jDjDIAb67ERcjWPOMoq+vlXEMMb
+VCayEQIASuZWWSJqhD0GUcujrnDLan0dRqyL+hxhFx/eicJfRdIw06FL1dD5O9lWvS5ue2RK2xl
0lUENztJie6RyFG1SqnaWdcL5nf0BYKFBONjEm00afyin0B3sdQxgIWQCb0DEkGL3TlQbLz/atqH
JOWafgVsExocAK9MfWRZeVZKBf2nJk0PRgo3dTJeSy96x9NvMwyoqdyvuaNwMLbRmeoTuXoey7an
2O9FlYJ+dCqWrxNIwtXngyOzU3pT1OUr/62AxCHwOt6kVieMYVYE/wAUGkWStvtceSuunAAWMwbo
bFG7UMuOSE6yqpvyuXa0XwXv9/ohytHXZavJquE5kydcmT/fTFvgdqrmR4shnEQl+5Iq00sD14tJ
wwM5zy9eAOrBiw/wJoYyf62JVD/5Lcy8qRbWer04Niwk2KKS7GkN/fs9TrgSX/M+mQbrsrIVeAy5
gFb7f44RPEPyPLeykJk8VH7CxnPHQAGeRESdjks753wVB4wR/a6uP9GxAqVfOLNjPtfD1YdMPuYx
mNh7/I54X5wCEVDh8//NWU1cjLz8XeKS+4Qvts+Fb7DAg63PbqmbPySjsb9JXaedP3ICk4MJlTd6
/wFUbxr0nO3ILzt6kg1QacljePZ8MnE2oxSZmZOhjINI6qVdaFKyicFVMlSC9XJ38Ed4AhGFhzqd
6Ma4fhCmniz/ph+mJzTGhgQl+SoLcZBkGS90XkrTE2ua8evmSNPoQUM8iOolB8pFjctqFs4WdF9W
z66IfJi20gErXHnrmEvBfdBaWIZMyykkpGy12JHmZxMqVhpQli4bbQiYK9D/UOO1oSBD4WPjygb4
WyiNkxXBvtoq5R81iD17iB9nRgnlchpzokAFCqq7JyeteycQzKxrRfnrrofmi86i8Q+JHCxV3QOU
4wrJPeIGhuA3Gv4ZkZFCC123IemN5WVRDiWDOF+ru49FIugxdl4s06gAM5DQc/+BavCWg9iFQNWY
+Z2epIdGwTUwSLdbo8eGtWy1ULqHCSCGjps5bJQxgz3yhBtgmycnBxVwlWDcqMIdJU64H2oA42cJ
nbcu5jI2ETIU9gThoZ7LJMurVuE3IP/cv8WE5XV4ddnWVjHfTnsPnVrDwPOkVPn/GtSO9z4oATzs
XHMAfxeHYgyJ253CCfaG0/GXYXpkcvtb/uan9LejM6oJs8QvjVqPoH7y9mdil8lZW8QbGCKXQBCf
61ZGBeduiaYa+/umTVQ5vq3wVz6/5b3m/keb0B5mzT0Vz/4FMqK6E+Fz/WVldwIdnDVAwAPLBxQJ
iqA/Yy3roWHeYQd3R0Ia7EPHARNqTnb/DGT0DucwM4PdmYqSPmxATvs5/NVFxKb8T10IktiwmT3B
SZ3RfAjUp+2KjneWa0LCuMtPoWRnOf3ccF7oJ2j9xKNvhN7cGw1jZ7beyZwS2JYv/UGUOd3p2HVe
IQjtwR1AzmiHpIWX3xSMIfCpi1r9okCWxTIH8zy4s9b/W1kvY9371O2R7Eo8zx2Z8upH9T+4oHJ5
J2Rt74YIUaiE5NRO8AYrvSTbOUxH52hr/msl8gOWEKhj8gkXZC/NAwZV+hsxNl5OZivyIllNg+Ix
1lhL3yz16cC8AVS3wMdsvHdVcNg3Jv34Ez3SZtxmdQD8n2oqzZeVmdWCMiyqLkHzzvN6VVN/Wcpv
D5ZDZI2QDkGfZdjRk8D8SfOJOUehQH5pXiDDc9aUimPyocTNzSulvjtCrRiYwunUh5XTeRZ4phu8
yJ6+fqcZJT6aivrNsTwPm8Dib1MCA/wx/ZlqHPuGAGRG9H+nRcN+n7uhPbw1qlW/iC0/LAuSdOnA
OZrSw8HftrOjue2tXaeGU8FtMI7IBmD8yahp/+dOuP1CSZ4QBoI9t+OIFknAiKYKYmVoRSN+Yt3S
c9ujYA5mb9aNRU8XsmVNEmuIAeEpX6igAlHMlhyyCEL23wBS5b8ds2VXOQgQ1AAaKQnN9gQFJM89
QU4iFSVK1BJCOQDJK4QYO6Iz9CNvjZOQwBUhR+STXW+dITQRr2Z+C1XaDjXCCkUjgJBe0RclsprR
fApQ/CD0goaoQE9TVulky8VzBI4q1JD0t2sGLEkox7ekvdINPyE5eFsABxbNvFqJzBSIow3ymHCy
aUcb9V5V8YDJ2pgA8RpCbwRM7Y/dIJ43997c7RMm7bp7mguVMIeUpA6yCZHBe+KTcjGCZeDw+Xde
JKdCR9ikQL8PAmyV9ZsjorVPSS9d8bodrZNk6a6+t915IkNobcPTBX+0BakbNSn6okbfRUWuf3NP
tUfjFWHtP6/jeTc1hNU/PNoqcOirm9h4NIkBYehHVdv3+w4doL/tyCyIpQPOEausaDU6CHrtCkuJ
Vvu7t/CgwTXjbItKKO2tjLTFgpKd0olk5rRYMqZgx5DnBT5OmPtcFOFrcK0xCgYPG9yFaZYBn4nB
ZperybIfpvwC2d+zLe848Dy4lG4xrhl4sLBeKTdaUtxs4v+xRcMNlIS3WSnAPtNZLTPzA5rjw2A+
G9uyCNeDK24px+3P7sQ8AERCMvaI6oQ1KdPAY5FSi3A6wHrDAOHzcfXZ0p4TlFCkS7tRufV+ILLM
ml9WYSJ6NQNwpuGcHzw+URILNarD6cP4VA6qh+JYdSGnVBxglcFhBI22hn5KXT7ryRn59qJ3+yIx
2+w0RuyuXYrEWu2bLbgg+9SpzdKQOM/KF7b4hhbDos+vZ+9U1ojgop4kjpoi/RMBNzu2F5kK3II5
72AdEbCslM95y7UnZLORZl2+Rw2QLCnHU4hxW3aJbg3AyCPkKhrf6LCziyhbNO+EdzJ6IH5DVUMr
Rlq9vrIky1w+GcRLi/I1+EWRymlgfApKT27eeyZ9AOB8UHjQ5lwzwgz9H/ItvAqMBdX+JCzDfODr
QTI+HkhbG0AsX29BKS+sEBib+B0WCr6oDPSbzR/kY5sgikjzZcd+yXXMtyrbzNv1zGeGtb9717sQ
71mx2ftOt9WjE0wfxNzI+CATBrxawZMMNxdpZI56KP06JDAG9bFdrgccE52TkLVNZD2jwutwkCuA
5/nnX7qeU3tMkJuNZVVD3y8BC3GUmGnAJPnzQpPrCeSrHQ0bazcReCoq+phIWJItBiybq6iiUphe
pzQ9Eb94XlMWH6MvkezdhU5rs5E2Arnxlk710ZO60q93q102GKXLNOOM+eZOfHN8BiNNRgX8hBGb
fh1YyofJXL/xKdfPs3n4sA6ErVsj1zwXESTvtlY35Imcq9IeiWKMnjrXdg3OU3esmOV+QE6a7t5B
hroA20/bX52vNXwtSPbY/+Zz91p5k8oZ1QJ8ODhXvpuCFp/I6SNBrYXSVy2mGBavp7NMXTq7QXgg
AKYvi3N/rflF9/vsrOOI0qy6W+gVPE3MTUIbCBu/w9q8iys7LkT88yKkzQdPQf1aZSAWCxJCJOeF
B+YeXHjGZmlxasqQcYXQ3zJ0gbwxvm9h0nVaL3jLM7hlAX6w/YjFbkFsFOf41ddfL/nHXnCat42i
K2t2yHZLn0/N+I6Erwl3tU02kYz/QQwxt/wxabTkQtCFjTjLZoQlslUqO6u+49N81qoWJ/QU0KnT
W627VEEYzJDUtc2u1SJmnAa3PDBsxgVszI2IckqsAnmEOzyX6zl00HASx9oKXG3oNlIcFuGDQ1lp
skQsGmoyGLcwRcqCcFw/ieKkqlRoIK8IfuyeuXVKe8/FKjYJlokBBXGiiNC4f+lfzt3gW1yR4n4D
cA6bivQLj5OZUfNinCQ+gR+oHF2XtFrSvUkv3jfXluZg8Y+buHq/ZCagHY4CXTnqZmH5ZZ00ofH7
GkArpurXoqbx60hKkJw/rKV4U7lV0G+efONkFDsrnvmd7ZDt56NCRrqNYP0YjJLb9vYx7+QBiwWM
0IslRmZxCuVabxKbOSoRUN7RrOxx27OgD0EFQLL4FH45hs7CHrtukMTk6qPBzERQ43sFdkFrmmvI
PbiaXsnlIgS9T62BsEzmtU3tV+PjelwZtDTbp3/W2tEpediVBTSDOdanHtLNHysa+OMo1GD5Ro4W
nnvEJbJFangS37HT0uiVyvK8Sm3p1Y0VfhcO+5mXTB3MLMEm1zvWry/w9tRGDYXp0jPTo4DZp6Da
eDKeTt4WUKsr2h3dot+ocnA7lCF+KrjbdbDkYT+eiMvvCxvxwTAa5VeSzGs57nUYIY0WwaQtCHBs
mg9WjKWGoMyEAE34PE1VlLJonvM9BETNol9mXBoXJ5GYsiQ8exUFGmr9OHLEPvRJc8bWxTtPCVwb
puAWCkkCavWp1v1kZ7GmFZk167Ynusc+2n/luZ2qRQYXYeqRnuwmkSoabsp6UXF8hIMGd3MUjEdX
S4nupMJAEWAQucmnjs41S4k0HS4fwe2VFp/elJ8uM7UKJ5sps52MdklFsNkaY3AP+Y4SIW7jc7uw
D3oEju3Qw41asl0wbcQQRUCx8C1u2s8nzrBhOnfor9+O90KuijD/jQ/gXMBF2DSxOapnpabDDVfu
RI6R0RT1Ymzl4n82s4ApkEm+P9S9zjwPilPnd+OdxNe/7Qzrrkl6PHxnJXy3ARTO6yTNGJsKRLs9
OmWyPwdnIK4ijgQcykA1yJfDHs+CUznfHY9r6oSewoGp/fwyf/pifjIRL9xQdNEDD8cXsnvWuA7T
0vDRJW7nfJZ7FbPNaRqEU47FBd+RyMDC0lPgc12+aC7NX9J+g9g7g3AFNPEyUmn1bn2Aazxr37Sl
63IMmyJ/NOrb9XEnSxElQ/CvKty6YKDwkhhZIdhu6H1MZ4GZdoTUgUyrVIBVCwPz//ltas9EUM9z
i2bAmvOP3aFADeij/Of+rtUm9Z3KgOhJgaKJGhfWyFGqmRU+6X/5DAoOm6GrQSYkoUtnc8M1Er/P
A77wWlsdq5ycVAJu8aNjE6oSoqF5h/N07LB/0tBPT+LHDZYW0EKXDztWgPWXL9Gs6JAz1WPKgu5l
f1qLbGkkTYx9GJGojjdfsNGYeTzn4vKGRXkASNVekbLhQA3gna9luI8Jnwx/IHlGSZMw/9CxZwtz
zPV2vh6ij1qdCGlfTe4ErP3yvaTch/T71ekqiWcyy+E3R0rYTf0D0PZEAUmp0+FjjVyEgsMQb2Jn
ORz0019T2odutpeDTfRrE3ePWr0jwCPCATm3vDjItm3fnZi3YD9Cm4gRQBpTfUsO0pUnxH6f+EpX
V3uSe8N7LhhPgCz3H4aJjLKy5upg5rg6vUYY/ceQ2vg0MoKtB7te3u9QYtPhDbOZof5VJqdDhGG/
Q+7GHWEj7RTTQvRVyGmJLlCwYmIrlYsUiCO2S93iRxbV3E6n043gXJSZgYzxtqakSmGv4cARaZwT
SAbW0NRu/sbGpoMOeCVoOeJ4VjIPxlDRwV/YHKRrnSkrPMyywSobvRc5voq3uTErLb3filoAUy2V
nxR/gevN3+9qaoDZRV7vfwAtGBO1wMVI+24iR1ooISDGQfb2OMObAbKLfE1miEgQoO6VN6se+gBj
25s5aFqqpJz1LuFZ8iK4sTsWUX9QOi0svg5S1HYU+XrHz7JWY63BDPDynKc/HHTMjtEBNVhaFHou
agS9mCietYgSn/RdLNKU2txMOf7FjZiE4ZM+Ib1fEqCAa4x1pjwVi+DRhsY1CgbPdn2rROaNv3o3
ulenXBga0UH78PDq5+fzjTUWxpEch19U/OLewD6jovjFTQeDD6kHUyaciKB2kjYWuxy4kXfEDywh
zL4LOH/JB1c8f1UNLGLmhiAr15nrAj2WFeJE0sruJFVKO5EoJb6rH47bC7Tg142Di91a0g5kgA2u
woxhoA5dFvsIlfW3X98afo2sRaJ1uBIBfriE81/jcCZjO/OSfx0LKgrCBxH+lrbODuPxcbIwPKXH
2/BcGYP7eO0SZcK3A4L219w6MD/GcLbNQt7dM5afaIdqrLEMPEyR6f3OgmlEEzM8/FGv0pcqZVsF
iU0wGDX0k7uu+ORZYJwhv5PuFUR2xCI7eM4V+BATt+AuMpNXSFnP7BOIAleVKKtXjI8GA22GMnVW
g+8+YtWc+kdHb/SDeP5woz/M0UKPOlpUZVe+hkMhSoVHumxhLIHJM6HWhJ4mZWhlYfaWcAoNoB9M
rTO7o34v3Vmwme/CIz9Rbn2vVZcoWeGhkk/OUpFUv65H74pqSloFKcNDIH/vilJ4djw1hVOOW1Y0
lVzi0QA2u1TvDnqwnJnGKVCBdePwCMFUUUdAX7b8P6qrDevY3wMOmNli8nkCxexIR5iCRHIUObsP
2UcnkHvvBqwJ9zMOAEHh8WkI4DNN7mWY9giIV2wbbcyC/bmzgX3vFL35vQB1wJmNV2RWOftnwNzJ
KLLN/y48pC+uv6errFUvGmB+tEXiQ+K6cn3OUhS5RDM8qYQHEvHHZpJg2avAuagE+7nt/x5hCNCf
LwA0raV71dNdHv2UhvQPp/weoVkfU1qtQjBJ6EzBLYafw0ohcdFXNhmiHmXfD0UsdK10JYaKn5Gz
IIGisyfPVphqZ+LpgEbg7vp1XnkxUvGC+in9iYag8256GAJ9MhtucshcOqUaQTe8Gs97EyoYUfez
TkuxpOo2pyoTxvyYjCUiOF6IpgXwR9hEoT2PR66OhUZt/VzZkI3CZQxl86M7Y+FpQdOCxt4z1lVO
AH0T2nONkfz9003tghDIH7zNNv16kWimzz3Jg5JRTgB963jHaz8twTwXcnHjLiugktSdTKlIhyf3
jcQxN7v5mgw0S+LyOCeqyBiaeFrgZpb+2p6MlU5YPT06VkwwJw2lIFKkk4qtlKBFsMTpsHPkSHPg
WLMYZJQcsOtQiXFjmO+mgdGzUWEZb8RQa0ym2aunxLjAJYJ6Htv3HEt6SjskUjafvwuG1DxWjHPn
BUISmkAUvWI++t3qlD2zuKrH2IIYCXjqSB1dFqsipJQ+hmD0y5PgNqLdQ9LOvxRaYRmx4oHEb3Z9
WDcqMNTRZH26YrnmkerdtY3VDwIHQ5uaHe9eScfqe59cyzkZab1zzieTyLNpWsfL/YZnG/60I8Gw
NRjazIQnaTIh5qXrPRsbA9iMRc/i5T3PwpxJEBtYET4cZuk0Zg4OhzGqmTZHV3jJorsCLh/z/6Dd
aEFOVCt9cCa47EXdj6ngxFQ9SxDUV5sfjxXrlnrqfwdDeoO23BnkgfzTW82a7wI0SHGOe6QTSmTe
ftzqmkcqjZxs/RKdC5Fuoj2eGvvluIebmP/6OosDs3YRel9y9dzgEFcsJSGy+8SiHITp5EKjMgCZ
okhrEQlfbPT0Rs05+/IoBBcz+YRMHrqSHeWhOqLN5iqt5JiWjIHhXA2ZhaHM/dxmNwZuNEOHxxvq
FoTKGHeylq9+C1YrUGtFhbwysTn3Y/uku9JloAqqAnG1Wz0KMkCGZvW6cnNqRWYoJQrqi/Fqteep
Xx7abHftGp3B+0pd+o2eCxFPAGCwk5fDHSWsIlOBQys5V5XRx85MnUlIE/jYPzMYyUsqRgSz6+Ge
80c0t8Ji9CB8JgTlHqDXMnbzkMbreNhFtPmzkmrbqes6sME5YDRxuvHH5uI4AQcUXi/wdPmZam8W
cxpqgpvf8bvUTx0En/0H2hQvGbNRvsYAfZFCmLeK4EdLlBF9DfSGzY9tjTsRXVL3+KtYpHbtDkWR
Tx/Cw7UpKM4t27KUBQmQvTJpy3ChvUbzpty4wjPDw8wbkAyRqhO9JblvOdwP86jzLGW+Gx0I3c+1
VYv51RanDqK9R+ewkXYu0d7o05kO6p0Xn8n2vBoxPjjgAMTpcLQO2C6IelA0E939AatOPDFTrkZC
1CEOj9m5HEiN64aqA+a8LrhL6ZhN9ly9J3EuNnvW/mZqwLo4XND5Bijpd1PpKGE0biA+Jonp/PIV
kO2WYOKQVf8grI3SepJDrY2HSpyIMXcopG+tspXXn2sEBInR5nZWtiKE4V1xgK/P/xzDr1lUiLJI
9UDfo935UqcXOz9A692PPSHtfcQNuQ4Dqofoyg+fGB7gekOb6dAlagQoCgBHIGfdj9u9Zb5VbtHH
gmwa+8phRlNYoENcLJHbL3lht1QCauUbM6B5oxime6vR4KwcKRdWeqWubcts80e30qFJlRdna0S3
F73FYjUDOACSyBb7geTi4eUIkPQMFgES2F4y8RhecEDtJsnA6rm9N8vxHeQwXMZCg6MM/LtaONjD
GP0NAz0oRYcGk+5FIvAgRyEORoYUEqf+fFgG316KTtuagiv25KC9+3ZQhIsqxxf3HsirKhWKxl3m
svombvVqy/KfHFJNfCDyn0ubhP6sojJ0edVAbHDXoWp3YwNnWJqMIQ+fFBWYL/gQQ3qitrO0r06n
bvV3yJ/TpZan5/IKc7jR0kXaDyb/abuJndRClsl9kCclBxahwAtpcavMLYdjezyK2yFzJsm6Wmb8
UaY/38Xkc/tZfIeTRMj6F5Xn2+PIXH19T04qugteEDb7VkLhxOOBsO+4iHEQOTmeZrJGmf/vvRDk
369VgkAwteFm1WaDEylH0Tc1IbeJOZBTGuK5l7/SBkgfx4cRPoYm/88h4UxB0RIzFgArtV1Zt02q
S+vpSnzuy6T0ockXg6+d6jsGP+e2JH9Rm5Vuvhvba5i64jK3QRAJqmjbnrRSWjDmUhYgmQ4mUEon
3CKF0dUCLfvWciS/UtA7JNseJkttPhRirJraCliCCV/HfJL0+g8VN8MJnfmCu7t/RXcZERFChjlA
K4g3Z7DYn379Xl5WXGRb8e7B/yIgUd6kkl98t6jIFX9LDZEhZwoc4PDbtwEQQeHUkApV4cEnTYW2
2DBqRmDN2tnF6iosoQX+UOxHUu+0f/3i2YodjVotp4AJ3q14l0lWj/BvpxWzAnmaNk5jtDRhn40r
RsEfzSnlxoKMN99PDsQXQeivVjA59po3vjPnpzyFerc86spU6oT/TsTG20A42B2JqJT5LBaFwMvd
56/75U82t4QZIPBtaDdD215sXdPZqY2I85RYN+zaoMOjK3wM01hGHuik3DEj9vBTrMvzEGz6o7AS
1z7Q5AxrdsRRuMCWZjK64yTJiCCYyKWo+wDWTsd0wZSQRkZoFiBZz5Mn8Egl+9O5poFcbg9PWTVw
7rrLydO2Kp1K/BRIMRAVCA6SzSohJ8Khbna3vdb+UVlSiYSYIbiUHpZDvngZFh4P2wYQE+1IBAHB
f7nthClLbxV7N0bOG8SVf6sqIAkNHymAJmSZN1UF976rNqA4oiF5XNdaANCNR5C7qShDhGwX7eDO
Hfhf8zkAuS9HSWcyD9hzEvPMPkMJEf3jALGRkurXu7ZjHgz0CUp6VVSYjlrItnPBm1fHL5LQeHFZ
SFRE+Juc5tkJnrMtgSiU9koOeYvi7brlm372/J+0Mrl8a8qxv52nn0fy/yftKBLBE5IJLzlNxp9j
XEjvNpBzuow3XEZPZgNuPFVVA2vqpCp3lYHAqlAFvthQbdYKIZf6dzUchoemO9xQ+ZjTm8Rz9TbP
KU+l2FU2elpFTSao/+QeOCfqT11bqTNbLbl5tKy24azvVLvmBerko3FL/5TPKSeiYW3glRdSmKQ0
HYfBpX6EERkmO4RYsaMG9uhASgflCMou3CFFIYoB9tcd/w8uOXcVpCayAKMDQdKvN2kjO5q+b8ek
KtxmRS2nErHNk1q2bCqh2qB/LT0zJqwPRcHldUYJuvaMiL/ZtQPlYA4ma8eoXeQEei7QWe2EzWTA
z9Flq1mlkkJJ1tWEwiCPPBV6cMNdzapQandqdaTfKHB+bVs3L7YP90hIt/NpllFW9NVpFIv/oKUr
TKotoTOUXL+3sZ8t6od3feNWcy6h4KKMdH+GD90kXN/JurloGx9HKLbuoyG+UJu/MIp/qULkUxoX
Bi2NYrVdrmNyatAU+FSGLoCX+oitDuC4C0O13AKvPHiqEswTMxkf2pVVK4KqlqzriJ+mQKCIUC9w
Tvf99F6aG83zpg4LOYs2S/psUJ9DjwyOld12JSauFg+a+RvLCMatQXbWgM7nWHeGpzkWnS4XEsdk
e4UOl0RvvLinVMawVPyxDJR9DEYMMQwwCcHLgwDdm7oSDuuefdOr4t+zObG4In/jK7ig+PPPzgQ3
UxV0FM7QxHPShMG+rDHNABRNhyFG/6rylxNTtgzEwQukASHbdWjU9uxOHyozAtrzjnp7yRFuM/Oy
SpW5KwxObP7+Tgx9CHXv8lkYDMUTdKJsdhiFV8Oi+3I2RjJv1sJkPtfV0i+EmLbLtG6WO8bUNtdi
atdT2SgQ7QDFx3tbz2aUSkRl3sRmZ/wVXoPnFwyhoz2jzby0NP73x9oe3GqKjRAe83hP0K5OCAr/
5Gzh43uQgI8eygADxbuoNLJabDfZs+agCpolMBkSfbEzub0r95o43OjG+j61X+fvOEnAGLy7wj50
C07muvk5SErTkyzIKgOYwF7oJ7cD5+Ufj14IYXvHX/dpfYZrZc4q9bxOXVkMJvRxFLMca0JmWtKZ
ZjcJXz7y//OTvEtSNULV2TwWCASU3fgMPiBQ243P9F3rXjwuVqlRbsTRJ0zyma7RFTRsdupt7kl5
vo5I9GJkK+Lbkf6L3FhWniNcofvt7BeBg+LU6cRaFptul/+dvZPiB3lnRVizlN52VxDT1BzNCql8
CHNtzkYdjc3SRPFOIWop2OhnxU8wW1WG4+ev851MXtVVvgPj5fCMtRcg5a5QE7YSXKG128BPAD86
Qkvx6h+Ed/x49zJOeAbroPr2d+1yll01sESvTKwhNdLuOR5kPOYvxQs7LJeG6wy72uvwsu3W+fbs
1dzt1l9BNgYuBBFe/kDERMpkQ0l9nBn5aU19uZ/uQcF70Gz9dMqP9TQ1Y9tM7NgXQ1ux226WwoYZ
kFak9FKu3jlcYdv1TWo6MwQ39rVk1vWFjSZiWsgUYzKGBlzq/xizNiQroCOIXq/e1fcwQ13aStxB
Xi3/+11Zdt6HEDZF0Yeo9V4Drsuh7DAFEOUAxsIIOXl4L1LOOK4t1p23O747p7t9TfhuQS2R7qRu
r3tlmHwvQ3eChORWiY+lm3SvRwiiwFhgdny4kBAxJbEWbuFM4byqWHxCp0rKvmPbfeBwW4tZr/gl
342czpsiax/swGqs/EV0CVPKtR9LN/mD91YGnySyChWhqdUsSyzL4f4M+Y0He5i3aerjr4hyAVNg
d9WToBgnWMxX9PkNkpgsD5o2Ni4zSfSHAzDddzTnRgOG8iBLpx4e9+cOhhAMb9ZVkHsByCBv9L/1
YFVdlL7fr0XZRqp8Wq/nyN7Xi2QDa7a62Sz4AO/M+Rv6WuvWhbZ/S1R9qYpM1U8/LFEfMGpRs5aW
kBIisvTKSywAiYJCVbVW/TP8+PDaOHA+0ek5eXUdQS2lz3ymSnVvkz8vcpQgAgeZA0IrXerUmjmP
7dzq0lwLIiJxNUs9t0En+OvBKDrzLj6mVHZEvEiMYbGxIOAX9HdvgoqLLJo6pM4XbjObX2zWf+OM
rascM7EWbWefyiGIUYG5mfm280ijUMt3n4VGs7cwlf5JWorAlXUkt1BZPjNcvd6J8eC1APea9Y/l
n98lGHglhHZZ7EXAY2hXpEdiDBJOco9R50fr0N6mWBApnbCihlhs3w41FeKNWSh0FDH+xuKjBJvt
sL9GdN7m4q4ESZNcjOy2YToEUzWR+bT/oHIzULGnm3is+BjKnPv93BmbGbEdAEmRBRFJFvgI4dgD
R2geZmibwF1klPW+6/TRLg279bYs8mQYBbC3WOFzcMI+pOfdyB97Eq8qw0BA9i2WNK3wnAHSr7cP
OGaahH7h140F2eoZqs6fNBFeGsvVX2++akJ3Wa8jtLzUXlBjvRomcIuMUl/Pkjk1+04rsjY1/sdR
S2hkWMW/PF6svW+o08uDp6gA4smWKd0KZGC3BKJTFpovHcdsXwXE/G80xr1oUzo9TQhZbvj3eXcD
4dD77DAYzhj6EIfWjIEapJNxkrQvhHTb1qsZOH588ZI7FStPPqyvadG7jFpW+sgHsJHeuT2uvKF5
Cy7yGAY28IiPsWAyUwf8ntDUqShO2ef57QFP3qtLag3ocrDvgX6I9h71U31yHZDK3DEqyjaKv8hc
Rzrp98NPFvc5EWW52AuLjVqGKEfkdWzwDuKyi96vGyVL2otB29mCf0HZL62NYSvu7N4rnFTGXdyY
74GFzGwjut+EUxh+a8cWHC5X4+KJ5fDnFM6q7hf2XqTqGdLQ7pNImuIWGdUGaPv9S5N2r89OflFT
jd7xBocLRhMPt70l9iANV0d577CZBTutzkQwtEhGngPNJ0fS/t3d6rG26S+lhO9gyT7O13QDKHnq
PSc30oTOlHDBGJo2eK7SdoIc1pvOyT/GW5OdK9MFZqeplfLCWfHO9IKhPRQsk/8V1yNSIurjJwTH
fh1c761P6buz3/XHgHBZb4r6MKz6ahNLgVAfqPvAeNfYazqIN4AbJZaJrPaLHf555ZE7uJgFfDVi
zWJABIZtyY+kdvmVcjZghRZiHWncOZa9pvi+ZmPoYG2C4euQ/ZY1L6vD0opvlriwzm8mc/MOPXLp
vdMxUHMSRWfU3wr+8y+nwsMpHd5OHetGdh/afn2I639wojCBy5/Gka62WjVXpEdLLia4O0RGnHAg
dbGQkJw/ptT7AJ7gT0e8Zvxdhw75F7axf7M0UuPMUt3lDx2GhJ2pnN5HyQBnktjEJMXLIVsldn7c
oytlrcQYcI1pUasfOYYUwyKwmOqmEiqTjmGYodYdjIOMaNOq2qHONHrPumkMyH46xe/oQsIO/8Va
k7lWj5Qmh3izCRe890zEFoxY8IW4wRPb6ZYMV+BXaRarEmUXcn0/lbNeGeqgH9TlHUydPwjJJxaA
mVUlIKfn7gdeMfvjRwh8HWeNVn1kSduH6IH2dT36PKSQkmtxi4KG0ZuFCwWVnuW9wk9C8WJq8UbE
XqcDs6iM7iF5IJYZ+j+XbwJ1yp+VYUOQl77jXJ3P+sBzLAbfmT9iOMGHKlWURbHMhbqmH4R33INO
2h1z8Kcym6+A4U762WiUHMvHaAloVeIqiSxRQo7vbTkS03x78hGKzELgF+T7CWQ9Vf6RyznXIaR1
YyHvkwO2L8wFEVZd+cEvGQvJy6xmezpEd694IaQB2AZoCNqZ66P3MpuPP9U9exXUWIPIqmgP2peD
vWjhuUQVvd4VkARpGiCSV/52ZB2EEUURClYcaqoAaSawtWDlfSfHiePjNqGQVW/bLHWVAJzSoWDr
syV5zVTCBE29GLdllG8aFixekflbeXx8sPKje2No9tqrWl+ao2a/Xqkj8//iZxXX9hP7eWNqccWE
KU9JG2AruJTSnxYMzXksxayx3Aa598VBF2E+HtBS3tcKCYgKBSe1USzdXKtM90Hb+PWZqofiad1O
uXgKezI6XOuSkrR10/LrLa/dnHNJPRoB6jeMBtLspLi6zjih5PihuIk4WSUhNPf2Y7EzuM1E+TFS
zYjdZ9u7Rncz9BY4t4MZhO6D1JfgixthcChGzAn4vcJYmwDLmhp1T2HL0k3laWjBAPf7r/L2NDCw
ZveEPBZjhEm5UkrxGv1MArohSSxiWi5cjFSeISEjLds+GfknqQ73TQAWlOE55cZ3Fn/hdQNZtA+S
yxtPCyKLHpsF+liLQq93bQ2M/GBMsAFo1YDO3uTGlQhms8RwWcsWlgf7yllPe/Z/ANzucfdAcBDH
p/9EXNQcYfruziR9yT3MXR0BLhU8dTaDOTBoZVvHrUVS+Hx6LwvLV3jRmaQn9Tz0lKkyk28tBx3s
gdvofpCtsndx7jF+Cey6RImP8bQ3kKLWDEea+tdzfhm6amUcR5590ZPuRCb/8wliVh2pr37b/0bn
6cLq6ZsdBVDdr9RYhWM3myfEklGChI47pD4WEqxziqRPHXh/mXxRoLfCx6CW568OZ3LuW6dO0Y1x
PKumbCVeDwWLddvvc2oL8WHyjfOPvBTAJeK/HKcs2YdUsML0obdZuqJdwp0GaxpPofPzsv3O8Wkn
7iAs14SgXbvL+thE9Bu0wzrozXZeh/E1pm0JwuTEpmU7GlIb8RgzJCZAnvnlMUK7KReTpnZIWN+O
dAnDdUaEy29oA2D2GBplIElD5z+CUJiijbYDCscnsN8kdmUSfbQP2p4iM+PTtP1nmVw8F9oMNULb
wVVyUjFG3P/QGsB8e/ngM1Js2gZRkH28Avv/fDEGoo6syDa28Q0h+ESHYC8XTh90ne7isC1Gj13Q
g6ClRnD4+dn7ZO0vcHpjaE4uaN8m4kbx2K5UQhooM/xFU9fA8HrZsTAOYYA4WXx3DZ5FsT+4gCaB
lGAz8dE0mmsZFB3g2rTnntxozxVrUxH7vKlesoBDQiqBBMbeZ17HGPD+Y1Ynm4Ddud09vYTSuihR
JhWhtLP8IEk4FJEnI5uSGgSg6TvkXysCCIaovbpESLjn54eWJF2ezZgpDkazAbzMa8SNXck8Oh8V
bZ+C6ja3AWFOKeBIvljapKJ0FAnrJZqhzYnzYSUcqIFu3WOkUWO16YqkOfAEackHbMqt9KPr3kEa
Kf++UyJ40znLLNbAjDhWajc9ClxuUnwHXuE5ScEIqdOrNBf0XjGzONgeb06ERJcfINVcFp8mo2qS
ew1EsfUw6EK5FaJ9uz+qThb3LhFHX0VNFB9UTsuS5G7DhPlR9fPLGQlnKYfLlh2TmbdFvdlXOSCx
R9+rQiKWZhutFj3bFO/dxaB6/py/qB9mlq61O+7kcrsajUvCu/tTIri5Qzsy2zNATEmOcXAZyPpI
X17FXMvt5iPPMNFVEEmIS+ijetfWZShhdpTETfaJe9J4lO0I4bkvASYyg/Yxu8kQr1wLBnENpVID
5Kt+qpNQGebE94NuWIlcHDwGGXoIM/IsRxqRbQbarWBWfcNtah8JEPTJBKLgpp6ee1xLNvgcFYVq
TQ0rXZngM7uJF/h2b/AfNbbyfZnuha7q93PPUbz6Z1mTABXe+OloG/ipY6X6ap0EchlSKkQmrb82
Yt8HsMy2r72aWIN7Ilu03YHnY1/Bp3gXHN100BD3GoCv4Yttesn4SQEOmSn7roQ/xudQeWgonizm
NroQOjaMSGs9nELw4Wdck2I2NtpLcY8NMFwYVZ2nQpQ+u9N5iiMQPl6OPKqRkimpGOwesikr36Ka
h5rL0rDFt2AcL4Dty5GwRsDObi1TGN8JzNDSvUhP51GCd003TFD0wECTrfX9JT1+LfzG7O4p2Vhj
AEO2uZvwxMHj+271JVAdfw8u0sYgtIOkfxjjBebk8d6E2FcTGUdHwFR1UjpObVwEQCxXr7E2/bXd
yttvUdE/nRKxPEfpai5wrrWswQAHnb7rRJ6wyOYNedisdVc3XCN0bgFLcUAF0v0+cLx4N/5qSpYa
NkF+e8ilmKEhUifaV8fJRo/i8PUpA5T5EQ7eovh/6bHh5GJNwChT00TPr83cth9UPMj7mZfj36kU
LHRGhgvLIclCPmL3pf5XRxBx33UTT7RB7JUFkHKJmBUjoCURXtGJvkw5AwooYe8pVBq/vipDrvq/
9zg/zUHJgDmDaeGSkyX5JINu1I8sZ6UwlkLQaTPsEGBPKUhePKVc6Z5QtlnuqCXXdDMcuSscsI5Z
HeCpmZpPCtXa+J5FWEKHPbLRyJUTAFtCGdCNpBocawDRCu1UEKxgSZsti1NaQmgzrTwgsQN1P0yX
xEzEPaYA0xJto83G5QkWbYGGWzq4Tz5W16CxiLaW8vwrzjJqaLO3xzTUSEFHi+xVV9YkPz6fhlw3
hl1opDqFpty3L3Afzwq9L1CARa+U7PT/Z6Qr6SUvXlgJ+TBZHDrtD56XSJsFX1SHlHP0mQVOD9x7
8Ij+D66mWQwOmTcmW8YAllMqZMiq5qusJdXr6EP3/DXSRc2kitKikU3SbIfAJUWvXGN5eBzwGZgV
XRO6Dg5YIz+J7jU+LNcQLZ9raoQcO0LWfpU6jMbtQV98X3Ql6YfWkKtXcpr+5kixycTx+KjWzz7L
GrDFUb1y+EML4cskk6PCVG3wbYWFEeKmHXBdcRW+EI53sDgp0BaPajyoNlrexK0KzTGqy/zwBzWN
9/bWtdCUGe5GHVUiObzkcPgmrsYgKmb/iiOwxLGyxD6v6lRFOTLAqUVc4eaw5Dpq3MeCJstp/iP0
Fo+I2uNeHLkPvT6lBlW3nLoN0czeK+UKQ8ktI566MoR/7/Wzs3bUBIeXTsSoRT6XPPHTheVbxf9Y
SaQemS+EY2mdG4Lm87ZyGSBfrITZYo0DrgkK0VeCoAVKCzz9s26hZkHXXsDPQsw5Es+2fOnK+ZPx
+ZaHWuDRrFl8jWi3aukWGOe86M+iqQ1A2guxIytYfpdnQVL9vhY8Ki7xcW9LmbYxNd7vJhzQ0Nbv
65akuCuBvDHmvcGT9+i+oviuGAK4T12n17AIsGylIsCZjE7IVA7mWUu+46sAYcSvMc7aT4HWt23Q
/kxQHhPng7p5K6ZJce+tD5gictQuR5S8MEYBcnVf443t/vlXdymzkclJTFoDedR+c7M3xo/1D/8q
XFevelZNsn7rJ8EBcGAOHq7Mn08ossEZbSSiMcJ3Kv+F6g/Up0iNXQnPNFUdc9RSmrHo6ranGA3u
K52C5jPNuEQLDD52mtaG5A7eumGB2qjhxui8Wy4XKKG1XlGCRBMHJsFL9b3BsbdkHoW7Q4H7ewwq
IcPUtXKoAHeAPFwY8L4ElyRA2jeUYfsP18WiZnNbUap1uuc82ij3FtPOjXBOCSW72rYjZGoTxJ2m
wJU0PU28lALZBsyO5vFbjxpA0T2jMT9TBY86+TzO+7AM2FMTs60HxZZja0r8JtiKfgXxPiCtHa8c
gCXDl8n0VJIKKe2s42VAn57FZhL+rmjtj6JJQNb74WmxxM6Ak7CJ6XavhYkKUv2EqDYBZhZCt8N+
XywqeVakyC7XaSa86GHobkYrfrLW+63LGzOTTvaCABcKx5boKGCEtDCHow4ZwxaUvq3XiWPUXQyA
3qH2UIldBkO8KVkVuGvrfFoWfnssTXo2duwMowdA64DfuIE1auL5cCXXWrZLyBZBc7WX7WR7xoAP
s+i1q/NNblsf8iiuLUtb3/6sViOuKH9/RZmDkINGEfClx7gm9aURBLi4EpXnZan1o2dpOtsRwmmt
2zEG/rB6XsphNi9e/rrbARAT49DtqNbe4Eb74lfMxxTUXIvzNnBieZGm1CY1vJAnjK07XDJGu+VF
Yfe8r7Bdm4NqnvvwG+r9V4tsavjlz1YiYNs5Eio/U7JEUES1HZVTmJAtrfX0CMorsOkMcKXoLu+K
hP7a9jRP/6DZ/HbaiEoDXVcSSPLEHq/5AcejCf33GwepsZYplmpf933Jtp1ksXSEq+hAfISgAlDx
jVskqV6HMZF9WDA/An66AOAiaKUhIupOGiS4kUs/Ln7C4xfsHbgRsRD3zkV06S/lD1+TP/PUpndm
kUNfRFJaohbJ3vbIhue0Y1hPf1WJ0K7O7M+5uyQMJ3MrrI6WQFJ6G/11kFwAvltyOptVA+ZWimNp
6Hqm8QHPjV6HQ6mQTner7M+6qMcsFlqNT4SdH4hCZAB3ZLCJ+EQ5f0G92Kp07mntnInZYvblC+yc
xmlfr9NLYg3bswmVf5I0Ky6JIGoayKyn6HUpCSA/xciiK0by1kLCiIuLonzmdOxDe4dZMGcsBCzD
Bp3kjCpirbC6DhdR1m7qcvirKXOZ/y9I5+7U8B5YKc1asB9rL30Opvy8YLVZpkqSnXIEi/GzwwFY
iaNKGl3+b7n0iuunP6mnucJayYgUi9q7+mYCGfRAVlmLFMy4hT/Du93b+rSX5Yw1d95d8soWGXQA
W5WjI43hNM65yK7Zafaxljks5Cd+dagP6zOOJcNPH8jJKLBpJc/sfkKm0SkcRAXjfa1KV7MZkL19
Ph0WsuzevjUU5CRbCkaQdZ6AH3JlREdoaA7DmwWDh6ME5sUQZosV3pscMWoKCLY7xq6cKz6hVvLu
Ze9rmSviGOGMni9npi6ZRwL51h/mLEbGaPHmLbLhjGF5duQ3xD4jyfuS8MvonRzTC3hNQqQ1SV96
pDn/UgKc/8z+zWWkIwcFlhiyib6ov0Znl7rUbddqYb1sEwFRWL+xN6IqWgMP1CT2hv3eN/igXpL7
kcZ5Y8yGJkHREdMg+8Gcc8dDurd5+N5bCMMFCHsQuvhlHUmt8S3yMpkHXS44zxfa29MsdEFDN946
1UgVJ3D/R800xXM+TCKs8xVbfERZbuBR8iM9wqtQlDZ9Y1TpCgqqtMgwvWLECqXAhSl1o36dkmgQ
v64tJi/mWBilPX9qmhFpo4ScjuqDn2Ty5cz/8U2V5s9pRoGy2m+dNhDvyYHPfLlIr1ySAMeGkmqx
esBsgYAWA9wjuJRJyE8FjRkwVMwmxn6QxHvhbwkm8v/hUgJQPN+92Ll0DN/qpCQgDkcXsE1fELyk
cjccSdqu1eG876AYL0fg3iVpAq/BI0wee4Va9UrWOmGpQTHklzfbfxa4HEM9S7u+TzSE6OFayjta
qQHArC9pFDggJlGkE26K/SnuKNqjkBOZxnICWc5YIzAf4ziMG4KHpYG8TlSjAIjFLum30BXOxLys
Uv5Ugw/84vvWaO1wwzvimvUIqd0gSxppWPcyvjmPOu82NfKcv6eOp7n2oP7q4vg0j9c3FNcQwwYa
03J3eYx2OSpvrH75igXPTiJvAI7c/VJSrJOgQ6osR+RNkOnUcnkaZ4tIWGmG87w+/8qaKRuN+N1J
a6Wzk3pecNNC/wsHEa81w5AOUsWwxrRLQQRacNU1LWK2Yy3EzBTXO3cpQKVTBFKhin/u4mly4nkd
LrTlmQifDT3MYA6ynupoV+u7Oo5f/R8olpoZqyyZy/X13YK1/pW18pWf0HV2kUtlTWpaqDPqkUsq
kP+Pivw6oOHA0fpxDqRgEAc4WWdI2iabTn5qKcDsMdk7D0m9+n33Z3ZUkPXXR9HrIRvuJpFMgThT
IfcLjzc1ZFv2r03dVk1y4gnQqd5CElvXvx0BYPzcdd8tCg0U0KS291mPJR/CXN7sR4/j1GefNTKU
Dx8J68xfya3Z84tkTLUj4PvxNTyYS/B86XqJYq21Rf6eu9DZ8pjlzUNULvxOiQahlWLP9/nW6o7R
LuLz6T1knpDO/G9V6YeJ+48+9+5NnPJlbanOfQBWUDQQTCmfINNRFmoyh3ppfYnInzHOpZzfY3+r
6bO+c8TVSiXWL8mnKAxBkFL7sKx2jEy8//CL1Gdj19BuMqjR3kC73mP8WiC3fOb3AalYsbksHkad
ambbXqnYBiwkhI4Lil088fmRlMNAZry/WtwQhtBEF6QMzKOVqU9ePFcuqVittQvEoIHT3U5oqJqh
/hV1IgDIQqDok2zjf/aiivVxt9egHOPbuAdIwIbFQqGb67/pGN4FyCncEchmZa0agAYgvKOF9V9q
PF2v+joiQGFgCt0XAjwABV1jCHb6tWxRbEP2+4rap2uaE4YVcQhLjCujUvYke+o4lR6mjagR3fvg
pzKAyqK37mOu+6bfqtokfvDPPCbvFeOv2l19A7Cutq9YnFGhgQ2Pig92thjfq/WCm3PlPtfkH4tC
TLSE2BZMSlcUnC037W/WZMH/8282eIVW1WMA9XYWVtp1nMgIwhNivWu5qTVGmdjkJ0slF6RudIYt
LBQ0hffrXyIoEWcjy0dBFzxU7JqrCibxSHqpJ1U1MHQwfTp9bhObw2fp/aGhPz6u1Fm7pAOJ4u2v
rc89vV4Wu1MJIB9XG+VYQd8+2ypU73XX2zMTzqBZRZOygBKqphZWkgjytZ2Axz84ZyM1K9Sd7tz6
wbgAgIM2s35RsJVxxJxcI8RSV++RKhUsfVT2a4ohBJEeQ+Lxh738XNu4vaS1CVfyWk3z1mhvIHiz
Sgi0Cd8yfzwK0HxPQoNEynu56D7WH3J4v5CuOZlDfx1rkT1J0iwqpr/MS4UqPDBI7DEgWHq9QTOT
E2n5mkTyvAz0pGWmihLvnR5hs3LW0CVMs+E5StA1qS7GnikQ9SaM3ASsgmK8DBnEnciQYFZLamhD
uK89IYd4YXSAcmwwWpAceeXZVYdv2s4oWWUA9eUqQW2XeamGK+ahcDkFgTqqXhCBzCI9W2YlucL4
Hea0YPaikK1fTc9ddiJRgPiYO7jVlVesvIqtI7j48k6QT2gD+ls/X9Nr2R1wHP8K/9lCFhSl6gpW
nJEuYjBfO8RNpZMkqU8kLDlfOjpbTIVeueWa4dZ3qjychVj21Llwah27SGOsRMuiKbYiIJfWwHNK
poqgjg38N7TcbykFtiWiN9Dwep7zwXYIf0UwaXwRKwfrR5/TW8NxjiOnuK2HxmESLEZyVvkgOYsQ
qrVkQ6DBYX0Pu6GzosMCeFFjA2oiM5BFa2MYkOgJZ5aSHD3+bspOICKuuIeHdzm6RLfQMuRQSNyp
pFomqgaDbHwdjkLQWZQRwn7Dm6s6tB85xFjE57fZtdLLsWNKqS0/5hxdbgvCaO91htLf2gvEs27P
xYBCL7x8YrxaRmVdlEGnokMAKALVFGnm/XBsamerWS3w+FS6gf7e5RB3PVcq+e3BksEFp4T80+hF
PZuWiNCexT6LewJr7kKWA8E9p1Ly4j/mzJC2VcBnBEmQWu2iClFM8qwAFFIT39M5QGEvI9n0POot
cmRnqXxWtVnt1CexUA7V8XSqeOnBjzz3FlETPUQmphz0PNukKK5f7I1f/ra8arxXaxJn8pBrDIHM
7eAhnd092Rx3os+gdG74gtyD6ZLAp5bqLH684Q9CZtayBvbikIQkXmpdTkeI8uPwYQzye4umyyDu
dtG9FN9m2adME8Gd3UBwR8bBa44T1cka4Yk2A/y69tYtqSVqV3cyUOl6Nohu69iGaOrUTVp2mI9z
oDL4PnqkFRyp2rMCgI0R7VxM1KCij29A44Qe/eovhq3m7nhJ9oEUnAa7emW6lp9OQj7pseBVKY2w
1TcvXKcWJgVaoq10E7MzEy3peODOd7Ux6fELOiYAXOJIeG54tWO7GaCE4gXRIBk0koD2HcW2RpT8
otDlOKh5FwsN/qvossstO4Oi0XGTpFbWdVgdd1SUPSARUTiQJRL2MEVyM3WQ3mq1paJJCFssikv8
mu9rYD6noa/33LTEDGAJyg59zVSzpE02q+1xa2OQRPHuCDCYk09OZAdQiX4lozigiviktaFHq7yF
GSfiBbjFCgDddJNBIxTFZGNOUfv2Mg94rNq4WE8F4WkOZ84j/MQ5QeRtMj/eWQYr6gTTZtVcGqEh
ixB9posh+6siPETW1iWdVoBwWozFiHFQtDcGwg3v30Or1MeTy7bmzSQiRNbpgjwjTBArA9UX3ctz
QhgpUi7caHvwImnwsZvzzgmlOlHZIDoameHnXcwCfjy/lZ4A6LwvrUkXc1DEhFSX3PuXoYe1mzQ+
1o1FQhLKMeXCMsMHU/1B061hNIZLKiEXMWpd3ofihtkCwkWHRBM2x0ozBvCaT2bHyfeCKoghSsH5
/N2U+DJXAym3y5YNNueUHo6aAZHzILwaIR0Gr7BGozOjhBNVSVk4HN6PS4lX11wF7TPTOzT9X7nG
O5uNB6tmsZ4mvJBtCd/AeHsNriXIJlWDmsk6qaaryzeKyJRmToVooSgDweApwV76DpIHpEylaFGk
XXT4YrQwy+anGKeRMr1WniAH+nnacxUOcjmjVoaL6LwXGfuOfXXprIGHyqtEIa2jsuAXUYHDrJvn
VXpzFuI2wqVFytXMMslkDWQc2qfMxiJEd0kVcPBqVVK/YWvI1AJ4F2zL8TWUoh049Kel2QImm3f9
x69X5c6NMkO/vpcRhhRubMbnD2/okQ1E+mz+Z00c59XoDjElpsXCSpwv2ePi2fBt9PFrOYpzwA+t
H9fAspQ2TXeuVYyuN9c3Y5UsfrN3iY7lHKj7WGvec9r2khrxKfLlJnV1s3iM53vJg1T08a0+u4xD
zNjfLbQl9Rmdg9XyMmVXtm6emqYD7FM8fifzeI2/R9J4DRPYyWETGbVcuYRjXCL+2n5FSBmS5yE6
9wAv8sEAXGwAY65Un63CUAMW61oCzbfjnDA+KV7NOc8vujoTUzO6Yve7xmWJgC3xasZPR0/pipd2
ekpn6c1jO1wiFLYfZVfsDdgpnwhkH39ymcG8PipkVOUXnl9odwy7oJ/f3zmK8oov0r9L7mFwjVIL
XWKx786mYAgFNGA1CsbBs40dLMk5KonAdh7+9MjN0Zi+C5qVDM1wYJoyPlMJ/zwlDEkWsBViW9ni
yVU+JPBGM8EXTfe0owsAP7ChUATgdg675je34H94ZyoMxZRwOmFb7QwyHL66a+joLhpfNCS+isag
aOr0MF7fLoT+upTqcgBJOiv2TaZJFNy+MT+13vkr3O7Sn0+BNc+h7Nf8qlym2cnPZ3h9jVxPFOK6
Dir3lNx3ngoLH2fdLzkZ+LwPyu/7dpz+BpzmShpHmX5C1FBGuhbcu3Pc+siepsVR/EfpdeCjn8CD
pDzH0aXkzJ0+k6S11srbbmyOKrz6C1dcEHwsKCFjm9+ao9XpOHEAeSO56r1KohDpwWN+CnElh13g
vkGEddhgoYww9meqsWojcrd9Og01dYTTyxZwZGw/YmpTdkm57UUJ5lqKt0j1GYdwMfyc2vh/thTW
jsYDF0FLPJbSjskwbpFfdIF4YVSH2DYrXtyNJHqNWnCxC14GiZlBt81jxFQ/j+mM+LEx673X4KbO
aXIt/87WG+nRN6mJOvS7ZsgzbHMdXOkx9tjYRWTOVwCv6/+o/QZgePW1vNGrovOf2fPmBt4wmUu0
L7ij/ki+i1Cmfe0xam/5m14bTFiEXaX2LAQ/FTmaffFVAcH3QMRNhCtrc/Rt8MMkNy05WukiDJY5
o2UdqBArsGrf75jIfiXpuJfl1OY/9Ifm6O+4jiSmWQmUVPqCkRnaRBBMVpQGgm6TcxcvcKcIvP3B
Pi4bjyaf9aAZzQcyaECWfQY/lKp2eXnyCJsdLf1urDftZUq2KKw5U0b21Wj6AvXJOZzK7j+zSBP3
6xt5CDFoYefksFW+UoXohisgEjB48n39rYSyeOjS57O6pT0Z/1fISpdcTp1P9/UAEKEMxIHe851v
ZGX9ht8D0WDZktiOXbHFxt9gJ53tu0f1urjPUcp0ce/fmCofZQ9fkJwvN8l8twoMxBfmwt0HrYZZ
k5dnEGBkVKeq3Y5v5dtIwsTWQJ66Ii6ydVvtKjuF8DJnQfpIQXmOqJd4LVLta724UsAowotHwRej
4qmMppcu06pj3JTms7ti4ra1iu5vvmh2kbic8BQA+lnlTNtY8X1YLxiFniG5nNLTpPsEj8PohXEF
4l1rdwLN5enQix4XWHWZKeS+9KKXdI6YmOOO3tWvhMQR1KP+Ud+8p/yrsVpdupN0YVfmT/o1Wp/+
Uh7IsAXpEDqwtQHxY9tvQSBxMzEAzCMpuWB+cf5KbhibJ4gxuq6GvM9Fy9/YAcg4TEXoE7m8zDHV
6H8y9d/nct+3PWA53xPVws8SPKwCjySrflu2r430+deJ+rb9cvRwq1LuSdZTa0gS8EDOCAXfBwwc
tregpMXWgpb62tjJ5UOAvovqi7ZFdMAF0pRjzyv3t9JyRi7qdHEOdxnchvX1wswMwsFJNtoDTto9
+9QAqNz5r+qMd6p+E2Q6MdSsVtDRWHNnWg9+DdeQtFVhszJw3ZTyvgiphK/mqcyUvD40/zSKvhbs
ZdxhAYpTfKlSHEQtp/r7qr3sX1vyVV/hyKxyD4R9yiAXAS+WmlcnIq5Zu7YCwdopawWlHY9jcSCg
Hxz+V6gDm0ZEQg+Ni1E34VXrUz27EDszSjz579n8PXZG+INUJe9k+6e5m2uEflbkNmgL9alAGjms
0tozUxoJVNID1X1u29IG9cS7KtTkntQAJcDmqyJF+pmaQLUq1Q5bzZawJhCscJK9avyD9F3afqdc
2dttyqYAkAAV3TewigrczIY2KZ0dYn00e0NCEatgRd5kDVYa6MHYPD7Pp6SOfrT4MFyCE1fdpaEu
sypPbmA+a+TZEVkbVE9cVsoiIhv0yUzEfLU9k9ucqxS1xe3mCahwHvy7GfOWQjgWpbRp3+NVVvZj
tgYobSUlbzOI3NhumEKzp2RZ/+HcqC2657Y2sbab67oBA+iTh7KwcV+mLYwjj5lrqeTJlF6AY7sX
FS8TGPpNjzxz2YaGSzhSAMSO+d7b5xGdMSRZsQLUBPr8zNLd1PHz2aGsvNeDVvjzqT0ZeUVeCKE+
R/piROhs9ZzWEMasFHCUOmuWV71wX/bZVVg+vLfx0rH3WEDL+XYU0aU1WxDL42jVq0fDd9wrqGys
quSTxAI8CMAUgnr2HJUZ7zO3L4hPO2KmBbvAeDwIbdB3xFBoiLDleaiT0bCMyY/3m23ioeE/P6QB
x5qA+YVFepOcYnixsLkEEvIU7auNA3A+6rSrSpN4uu51vy7XRppu2wB1BtM78lOYokzIsGEg4dqg
/n366vsaPeitpVNgKZj9gXXKg5uZQ4WkTHoKW/+vZUxm6SJ8V+YbiLBNRpAn8RAC78eUZ4/yUkmi
LPakJe903REvnNXsqiQ54rBNTZ3iXWqohCVLty0b81pPjN49cXnst9XKPNKRcE1dojVzDsRsU4RL
f5/EBPOVVofSC6UUHx4lBso/Bq/0pBmEqs1TRxXoLlGPjxkBzoxmpDu+8hJ8yicJdshwx1i0LT7c
//ZUh8BlL17/QYxBrEwiF3ClXd6+y2N8B01BlTU93EUn6ofkG6lPWOxRJgnSr9wYziXRHd9HrApI
XQUQZUSwP8ya5NB5inWcM72gdymrTsfaTMVan06DjbtELnBaVM81IJFXczyzB7at9ehAV9DflIeb
Hxk5D9DcZZLKX8HsP1VtCFZX17tKE9WTx0H4e77JTQlEGlMhhEWFbvLt9b6dit26NjLBTd4Uh5zf
6DtABaeUykvS/K6PI44CMmmCeZdRGFVP3UA/B2NYDwnvDopmBaQenKLzqQ9J5DmQXDfe/1Ze9LEW
gqK8o7HB29gI78MxadLpEqDWdUpk9BnOr0mrOEXKEj9q7ZVNDBZDjLTaFiw9BTUtydyUgJ4Fs/9M
Uj0/4Az9Z1fsDED30iT1cY2/vf8yPGT5IkCUt7T5M43pZc/Gnaz6+//sm/5PX0qmumP3BaSRiEUJ
FJNXYlBFQXy+KrhEh15MSjOctYeHztng+xJMx23RGfWuWn/7foxuXw5yUKkIwC5MReUe4+Vo/z8k
D3+lBMuM6Ie1ZPlLtk3j/dTDkrrHlmFUmC+2vkK/j+DU4kpD+4+NbBfUJU5vUzRUmLTFR/CDsSfD
0wy8L1PzAKuOCoJpW9k1lt5zWQS8l63vEBE9u/hjT5b31KkRNXDwaorbdWhW7V30sQP9Xmteqw2A
73G/04TO24IUrZmcOnOOVFyW3BzD6EDgeOelvtLJ3hNUFJ+kT0wO6OIjDs0d3iFRNdM4E2nc1Z2j
/zSSncGj3JdOXBUPR/UHTsVfY3KK35uwAt+LM8aBEVf1RfCv+krSSR9f08Y1caTnubbjV++BOWzD
9R3/jrwSbrTLKnLDovpUZKwBbhr/QTjnnHKTmxptgX7KjAlngrS2gr6EZVXDPTDxBdN4EtnuzUC9
yE/SpOv7CEh9OQfV6tHoOj/I2R+/YkTIMROi43u8dU1O0GfaHv5f+iGisrP8lU9VNH5pgtnUhA9b
Nn+KquTmwnvnO7n68fCe8Pvlk/IVErLk23+yKRdF0K/H6NZF9gdyGlQlNYMD97R3OAU9deqOt0qG
fXhGgdUHjbP3yyqE+a34RiofR0pt49sUw+znN94TJExF73hmHE8bQuEgO4/AsPUPriHCYHyLp2VS
99ww2Hx/SONHx31zz+nLD7Y0cqeEFnV0+reQnYMiHeDSPh0QcLEPx1nEAJCU5vsJE+ufJFh3WaWd
rTI1J/mTm96zGTMa7+2lWzW5GVg2xO7EnLwI2Vspe86SGa6I9PbVHIRTMEXyau/wr5qSEPfkUYnt
Q/bMsPA/QqIvi0sRKB43j6BpZtTgHZ+8GuynBfp6d0bBqPq6Y/8ai5VdE2SirYnYO6BquPUEfdlu
4HjD/aUEdkeFFsaibF8esCTZ84u8MxqzjNZKOOACB+fau4XUxYsDEgweY8ZkdeFzKpBjEJJeTwfK
hQjE06Llg48x9JloVAqgNMJbHktFRaO/0uM+kdzr5mxxd9OpLQckqlnpVv9rbcETVnTs77TLTvXP
ns55n5x29DAe96p+Lmv9IlxFPeb4M/ZrgsUmT+qHt/PDGCLWcMIAmMrhE+XQU6FupsV0gAhMWr5f
5TXJjWXxrzsOumNNqhNzh71N0cj6aId80a1UIGVfEbpRmRnR0rOSh0kJPbNRRUvEfOxAonxcgAPn
UQVBMeKJodjsKHsommON/ypefXN/xnpOepxf6IKBwVI/34g9YuzmBEqq3ojWQ6zwPmJhdJixJEwm
dZu7bWD3Iuz5Cw8TK2sA1/5oj7DeZJDs9b9zfPv+TRw+XEdNSymeSkF/hthF0qdypPxjdcHSMRUy
U4NWh5X8hoWaugFTsRiaShw1SW43sp4B4AEWd059AxwK7gjt02X/077GMI1Rs9aoYr4I08DBcoJw
+FFkTV078v0hAGTdrKIzeX3H5Wzd1d1lpNpbpo/MruY3zrBy5mCsSz+2MtC9/kxbfvNOUIuc0NSb
Vs6hAJRd3J0vLt3Gf46g/B1+NuTYDpWv8pDXnJnR9VvbUyUX+AVjQvq1rAmaJXXf8fLSAdH/8lYp
extaFcmCfGok/EpOcctRjWItQMmfjdNWpc8OU5lK1J04Fm5+XtmIOjDDFp4vmYQ7fILlhgHFgPKv
URy3ybZtpqc9nOEhVGJPx/2dbEcsv8fKgn2ntSS47ampRLsfTmXfKE5uDSSIptOv12JmrUl+vyWs
JC4RLm7yHA6GBw7XspLgFSPD36DTjGobBeo+fh0paDdvqNJ4KT1YylAt3r8jhkYpNBlLdD4tGlh5
RdEA4z1rx/j8jlUGMBiiFABJfFdE8RF/mhi99n66liul/U/KhtbJB7cBz5j/876FG/0UvLw1BFeb
Ou4ZLggowVXVPMoBW7ZiEvcsqDt6j6Zu0AHGbILW7oEXXdOEGbHMVlD/CwZXQvO5gd0D25XjzRfs
ie/vO/uUzStff194fCF/1OG+NUFY3gP9v9GGWiVgFObjKqALB/9CxMAgjlcNBd0dANqiFcosYN+F
WCu9Nsck9pp8gxWeFAkBtG82+gxTNQtvb3zgPbaCIscD6Bj7aSLVjC9dDts9iJ3G40SyAwDrPe68
jjQgh+rIhhXS8XO3dTZfUB4OneOkgUXAI9uM4Fhb02u1umNwrr75IAZLFhzqNKSc5xmHJopeLund
oEJ/aBc4yUek79Q7n5fd9hmhSIByyzXWBqbZOCqDtwRxN0thDhgeYy1AOoaeYXDJOzKWCu33KKlW
t3z13qlXs4ZNOTTYyefNwPQQ2JyvBxKjeZxGo8YVkxp0wpn0H9rjAtfRJm9sq/H9A1ELPLa/1Wrf
7Zc36x+xMyywGhLtnbCMV63xS1hMaYCuVcU7XIdEbZJWlI7H+1g/mWAhEwdZkWnGqc/xzAWDaQNC
JaRP05erGbBLVVoJBezTuDCV1Hbqia9jb8a990esU+xwQ8d2mXFr1sRk6bbceJeqmW291eDbjBlo
vRHMUK8ypPxvURT8nV860dmU8LOaLPF/aEOjab7NNcWs62HXJPAvK4RMFx1uFN8puEDnr/JMz5bK
EO7ZDXjaUdkk7pIKwh3o5JeOvGsqie5hp6CYsxRJTOdRP97z9Y3VkuYHghu+acAxDAzH6cfnnRd0
dn9NW4rWK0L1UGKm7bfws+b2o6+yD1y9oCH6ev0pOIQm0SWbgsq15vndztoHXrhNzcuGlC+mLJqc
z1nucizFlAjkblKu5+5LCIytyYdiUTJ6kT417Y8RE/c6yXbrewAfR0TWHbfwBqHnr5t30Fb0z8kH
rICvDA6RwqVzPiivzdofpMyhhFYFsMcx7tspkYb5Q2OAZFEYUQ69DUw0iPX2RcyvdI25iVaiYOa/
Chw8EmBuEkckZMKrdx5GSYwL8bdT1T0UgKzG7JyOvvjPAsoWAhjaRV0FtS/J+HE5w7bRHCJttBCF
z5ZTyG2SnwHC/gjIz+NwRSoU4lJZS+UKjj9C7+/yZFMV6EWZyiFx4R5dqaGoUIX68eEI5YSBy6Ce
3OMG4rMZcJlEsUskpjDE0kXGRWFN+cTg5fzmyBJipQHsiVfWW+mN7/GA1krpk/yAbHIZl3GVIK6L
PWi9t7MFjS5U4DQx+xCmwe81+nGpDzeXR7Vjv1qDJtA1ZIJTbp2oteX5T/yGXSlv1l4wb6e5mcQi
KMESBcMcd0OnjI0YYCWxISkjzkWfTjWnZMmyxb3L6rgXntduoi/2l7hyi8YoZjEOq/xCmQdEykY0
PYCtGsrAtcNGwnNwbxZ+VtjpuMlAI7wQkSmoGjU4B0EZEG5sD6zlcry+dmU5AQRo0lodRM9ezLh+
eHNaa6sOm0S6MDo2Ssws0KNc2WFWagStTH8Nh7ySoSzVUQNlMttIZiyNc/xkaJMzm+fdVGXcKNom
tSys9fzbqDcJKsWhUudS0cx8sS6U9LqCnwlB9SDrSVU8Y9MN26wz+JzcXEqEEkcVCpAIHFqZGp/U
GUbNZjkQW09fBGFu9VzDj4OcpokQOm8h+TDt3PRyBwl7VK5lSEvvDMx8rkjObrz3kFVEUMTr64Md
WPrzKpliJmxUJepk3JL1hPfHH+dc1TSjVMwndWGsimXJmaoPX/Abz7jiV4AGLrlxS5mIbvNkzrdD
+DmQy7ssiz7wigkvYYKw3w64pAJrrD8uidUVK2FFfPPGimfokQaMYqVXEOPqtLzd1wz67MMvCdfM
otwigPjLPF21vA7DwP9ypKGyFhfmnYsytBQhEyPBjFtQWLYtLPWWVqZUbW9si1UvBZCJiJUBu7JI
ckCBsiXDYEgm84VXpmEwLqP53h2gb9CLuE1JYKEKQWyICxMkZ5u/UVujm/OGv8w0XJUVEuMjcnV6
YYtZMghTuN90BEmvZmPpxvkfH4W0jAm6YFbpJSoubUNL/NWAV8SeUkrwCcpha52YIYyQNDS5puum
pSYJqRIiCF5uuCJMknEdJr3ROG/q3Ei9SRP0+WSnlmnvlf9JAGpUtGhO9EQSuh1YUkNVrlJT7qbN
aCfvYJX9pCPC0zOvy7IWuwF2bYEMhcRbxzx2NZUvzeL7KqzsCmsuRLjX6LHdzUoyb4QU60V7AsF3
wbhQyitOlTbM3p5/Mtfx0p0u49uh0YAejjKqWtN+vh+cg5cjd1BirglTHXG0Jzwp1MNfk/SzUWxH
FkcorEsqHF3IKMWKOpR7gfawwa5BLmv18AqnoLHh+8s6+bsBU6i0UYi23n0lri3JkBLlEyalIQtT
ZEL5qmPEir6Sep9YWO7JdetwMnkDAa2F6nQ060PkXxJjHxVsnV81yceuORd9tfvSeQQLYeJzTYOx
wdOUtGXP/jNgTNh01FAU7mvDIs5jZulzAUfkM/Rs9KKtUky3ZZ+YxWMYmBoId+vy3Z7SQ+bjsjNs
6wRteitsWzbMXbz+9cv7pu795V6Mo8AzIwvAWn1p3z85mvee7D4fk5LlTqyz+VR+Fdnd1aaWjDdP
METyw+kf7Mc12GIr5/8e4CPibU70zM75opLEe0kU+0n5TtD2dKqsgPu1ocNrNk6E4gFF+tT7Vn4N
iisuMd6zfVDajCkk0k6D1+q8y9PsA1P196UU2RExYUhi4tTewMg5hiXSQaDJOgzAuK+qMDEBbpw7
jdgCrcB53IeOvnv0jMHxrMv+QR2RxTD9B9AWY/fjieYQPdo0E9xBDiiGpB6FO5/sd06DHFrfe8XA
X44dHSiYewjj4ckcBIcCG0muW38AR3KEpPpTOlEjxvbLUphj+mYQYmPQGt1Vg9LICEOHwMtLXxjN
j5sCC4x4N1V+rigLFSPHVmS49chkVyZXzjDBDvveO7w3aQn7MoeU78l8Z3KkLP2Ml78vi5ju6mxI
JK2GBAB3eabHocD8owgAnnUhaOskRpGlHqVYoxkOc8cePg1AHJ7jg410QrYLMRqaAsneF2aIpSFn
Ayn/TNanxMqdOu+3hRQ9xXzw4f+xCb+oSp16xPNgfKHap6K0SGG4x6ZE9gp0XS6/fNHFd9sZL2Gq
npkdRVg+IrbfJ+f8bSwDWQNEDwXavK+klUuHAS1Utxnq4e3/ckazaH3xHAOZIQFfrBBrSSpF3ysO
epR67GXVMmNDJVtfdfyQEYRsODmg7WEmjcQIehwSDE2ZqFLYLQow3n7WkZy9VWEE7GmTEjOq5MWO
fkxGKa3oWHpXLVu0wuJAPivD7VbdSCdb8Pl+T5G6Md2z1NMtn3pVOL0gAcpOFJFZ2FnVSIVpSr2H
ULuIF/8pWCT5i8pPkq8IN6t6zDDkD2ejN/6Oj1pcsPXBapKS6t95xX0tbBc4zh5QxmozOvwgwte1
5YLFc7YbKrOatFO9STNukg3nquEwRsN5zw341y8lxU2u+HolUDHrGxpX/4WO7Yi+C/ImKx7dJnQG
uicHIUi7ADbq404kyvXa60MSP+AsgtFybfmnVw0cOq7Wd/jXbNAh21egFgklqXeFeUbZBTqlmEXw
5qGnueve2JOWv2ouJpdmZJZWsadlA6yDFORGiVE+xD0WXcLKi3hnvdX8A+dHSCfRlAgh8DTesodl
qOwJzJcFRJLTFHnTp4xroxyzMSLcL6kUrAqEjSX0dQyed0R98oGNiaFL0TrcpzkuiesVgG1hZbcD
8M30bbP8eHtCSE6ca6kt+LiPEWZEpyqJiUsx9+4iIXvD3HD/hOKXlHDCnxCxFpyMpjbzT0WhG05Y
Z62RM5wqNihdk7s2tv/SY880qoAwTCO0VHUoXksSP89CU2DkRPdiC6lNow6Y/zHEbhkcwIdZXgHL
cfkV/M8yrrM9SgrIxS/h4QT/qLmt+Kznbq4lMeCVnCKTjPCzc3Ojy5EFjiKuikiz2idmw11QeDLm
FLuSeyWab+wwa1bFXmD3MgY7u3E2/CokTwPXwZ1Gnoc/SZTFEH+CIYn6VCzTgcpXFujGAU/aDfir
8SeGDhAEQZgLpicWJWm/wfRtVszMB6ReIYV0NZX2wQAteREYngQa8GspdwtnS+I7s4DBRXnDmcoc
CaRfe83mWGAtZbBnnU1ly9VlisJ+IOecxNcFy5vQX74CZU9cfJOvc/mdnbUhD0+R1nNCa3r8b7Yy
iL/NBR/SJQrqdpb0WOX2lpZf5QyGnutun2uU/LUb5TZI0QtvY/gzHAASkxH6y/VZh8PPbgkzB4ia
3Z/Cz4/vn4r1RnIo1kgzUBBYZxZjhb/WtkFMTKjuBFng+I0nReUNsB3YTdV1p9sD7ujj4BhLqHrM
EX3Apm5keMF3XGxXJDuguH0QSjJz8JXNepKfd/2klI2cIwP1ewGUAlFJZhpgBO2SUawyvCFIqgVN
Ml0wU8mPEFJjcOa756G+H62iWTPShcysuJgcMiy/lPb8kag9UxtpAWnBgUK4j37Y+xeYIi3pjghQ
mqIbGv53Jur4vYy/NnwOkDgx8QSXHINC1MhHnpRuDEyLhrpVqP26HzPI9ZauCDtN3RmKOkoJEbf3
dD7exjWZdzXevN1TjBKGu4iCvdHXT/0k68iX5oCNyg8a94NQFR92o5cooZeaiHRfiN3H7zkFKtrC
tEznadKjf6mq7wIpigd1/CUPNGYhyapBfXbD+8w1BK1dyEWj4qCd6cE0Hapo8zIDXojaLll28lbH
XgP4kEWSZfy2wumlLgsxL07jd5ap8iwml4RvU3wcokfYVtf7cTYORH7pVEriYxpk6pApBVWTDkfJ
TR/aaV7RXx+M6j6DDDgieBudIrfwqLZztjCo+PaU7gybTVDzy7t6kG7NlML5SS3u8m865tqVn/2o
qZdbbfdT+lQGdOQAPS67e9kpDFUwERC4IhjIieKn+qPtbad6GeILyyc0TqG2eheNfaU7PsXvKPWa
0AfqlA87IsQNqk9QiUabme1TpJPnVEAoyFsxXEhbsgeU8SKfXQ2Z3cfKKyFb4Lilc8D8rxhzOVaz
osM36dOQr5nwBty8HkB8ZSbxIiUXNKLE/xcRDc7mll4bp9VKA5Empd/07ByiXogif5FcHEYa8/1y
5otJLpJ/bSnZYFxgoJ7bT0Xz/E3g6fdx01W+SlnX173pZ+Pi1uG8FQR9GEK0laz2/LzKsvfRvZy2
l4RYgEWvYM1ZzvL6GcLRnOjVD1qhJ4tEdkO5ksniwESuWRtH3f0N7VDLMs4l45rzsCC1fS9py2RW
Pi+mWFvGPn80SHAK9uphkbxbMK2cMk4+/tlsYPLiXcRH0BXStIweQc4CXm4LX1/M7PGO205YTBGd
cpjLv/CIzpLZ5OW55yPUDyXvgF1VY8E6tp6IByR4c+i/QFRALDkdIZ+5BL3WabMumLJ1e4y0O1SR
xCkOn0a54HgAPKujMf2H6qXwGo8O7aqzZkkHRSDxUJ0Euhvqgd/me0ZIfJoXy6ycnvjXqvQQcxr+
0gMHFPU1aryW39ERrTy+dAbUw44keh3cjyyFIVUY7j9gKagWXThRoUvUnuoNnTZ5auBKE3msHyX1
WQem/VNoaiyrxpArlz+KNjGuOdwmsmLilmXvrIAz3AwrbcbvTBfx2+mI4P8PJPE/pQGL8FPktjW5
98/g2wV+EgGwC6fT02y7hyKVMA0ZmR3mMZDaEmz2Q9TAXJ/pt+HeIQCMHsdrU9x6QZ7RkVPFZpk9
Rv0aJ79gRQiR5+zavyib2UGu6mt9ybHJ606Wa5iqvQb7QTIurBewrsVt2LozxN3N+RSYSum7IGhm
cJlylErrKnNP9nkMC2iKo/+hdaOfCHgZi8kA9C7JNjv4ANAYbD2sb3+h5rGqjM8JR/TkFxpNnEmz
kh8QLF43+hZdTZY0pfl2WWj5v5YqfYT9Bwz9ogtJy4CJF6WINS0kN9JhMT5SYSsv+4YLSYwZrmAh
OAtfUa8xpjp1u4LmKHvMsSpVMQzdxlcfHOKJmKpcMqPNoYD8k3zCKFMfWx2EfNTxESfPIr0avYFs
zqX8j+P/tteNsMe26O9HBiY/o0YHQhI6yHW6ETkkgJFGJNsiWoDtljIJtpTJ9sB2m0CI7mYFRbS7
/HIrnAT0xOJwkOWVM6JltDlxbX3C6LarnrixdWwQHZK6N4eRfJWoidbYJErPEIFVm4fceT9QE07j
ErZABlL6xvBtz0SAF2Dxb58UvbVeLtT58FI3LzSVMoYDP7qx8XS/H2UKFFEK3TIWm6PIL9AIsbXl
8D79xSPA6MWsUS/zLhMYOx4E+3pHue5d9PSpP7lj01OniW+zJvEqJpkus4GjEmrt0Ov/nTy/XveP
xLRrb5jiZG8bSlwL5IuBJ96HW/4toZCNlNlLxekyaWuE41EMueN2+BjUYvm2g8ZkEtpoPAHzLn/q
HcAmPymiGe2e7nlFxwWSYI3QocnMX+J344Q4ILc3KXuct8Ug94B7mm11WLKDXdzfD655hnqh8MGk
xgcdS39tzbi/T0Dm/SlHzyaLwyIOhh6SVAyBlB9vpE2x1rTITYHkSHiqroCnWuAJjEfk1FWEVe3q
8mkiOAzivnZzp/wh0SgS4fyLuYyBC4HJBMCbgsGRLuh7rbGBo8HF3YrfMtPwsf8fSyWvg6vAvPbL
IaT29V+vJsf5lhyZ1PUHfl0Pi9uCuK17P662J3FtvjJ2HTSHkh6eWsMqHFLnHEPSMREAdgsefHtv
Ezpvey6xZBuQgBh70i6uxjIGX9mOIFNLHmXA2MwtS7EGxWzWf4C50VbAEM0z1ylaPi+kLLsOwNxn
P042cA5euStEHQeh9E6NBZm4Q+3ENHGtEn35l1e1zebRkGNBtYrl3nn2IFO1+j3D769R4sDNmKpe
azxuCV4vixVlhAqT7CZVpWNK2rkqqui53RTbe2IPnDd/QhJyOagUsLcugNJnnSRnFR0P0cBUYmjH
VS/y8hGTcfpNpxe6XS6EhuuAr5fIRVjdUMsIK6y5jrNtHpM/ej5c4/+iOAyTeVPWGqYMtN7DnYvb
8RfO2nDH3Qd1lXj2cG8gfyIvBc9QJfNA/LsXqJT+w3w3O75w/JNC447EZORAcsveKtXyivtdkSdh
JMdY+jS2Xz4PpucZCksGRPtXV55Bfv3c+k5COelCuSUuFeyi2gb5ud4593VbXP7f2ONiI1HFRZY6
VoNQzRD30harj/XxgM1XqlTt/7GdvEgfGxa3Ottaa/zMmQ2O+EeRSoJ4/VWx251M5Os2OxqNNafb
4f/w2NyxpubmgzBoqnmKEOYx5tlQGvuEjp9he7THDftnrJHWembUaX44dFUvKflX7Q2EtcLkod7J
kiP77syzhmHtCqf8YqPRV1d1Ricc7EOyvoZTkaEklg9CvWrRIO9kaTXzBVBiNYOSN6oZAKrMhWBE
Eq67SlRr0/pwzCnlVHlSkESpT9CE1I1Hs8sLqzYgXwv+uglc/W3gH8ZvqJ4BIjAJ8vTBLNgGdDUp
tUWhnguQL9CurQiNCPKNJSRTrMtXLIyNINO2G6s6gKjJKXMdnDAWCtZS4DgHK2Q8cgYLPaZA4Xtg
q2JffcobTyCySlyfNdv+2l8PGfZHFeWnO9a+oPpQg/OoW9Tx6NnV8GAxYmKULfgbp0AYfbGHQOKN
XhMO3qrM3GO9KLtihRkDF68diqigfvjl8j1k6LZlUbAQcbhPlrQ3yikke6UFk9qlHsKJywO4+xC4
0oXmiS+g+3XKgEWRK2X5OZIo1gkuQsuMdi0BZh42sfBfEzbuDi7KHd5gKfJOOoFZO5brzqvQhjy2
MFBFeATxYDPGgO2nWSfabswJhTjnNA9jwpwUJmHE63gs8l4p6CtcgXnurkdowpRbseuLTyCF2tbV
3Ig7B9ZaOkHdUx3BoBDOMqD5rSzivESRYFzTyKnFq9a6Di+nWzerR2Ddb77KuOzUQQJYqj+ul/j0
yC0f7IHT8LvIFuu018rhPg7bdSib3Ag+gr/ay3xo3ONHN7MbohLEDl0Db/4wYLK6HXVgFX6qetdU
kz1QcQW8CjkvAYBHlQVgLeeuwGD/CtRgkP40p3IKZrPGa66tRTpp0J95ybumva7j0oW4lR49DQt3
/Y4pf/dHW5fl03mjXj/6RoM0AH5VdwPeNousc5G/9VqNvcqUH6q5utj1szWdB1ciYHq4uVx9zCj6
GBIz/mpfkrAb2sprLvUfrDGHPnw9Onmn+2w7LKOSNHYeWkpPl3SXg46EVy0dHG7g/1zX4eWyTB9p
L33cXWo0qcWv30LBGI4MTBLKWZbsbLzP3Ju9Iwq1889tv/xcQjOwyUTQ31ZoJsO0kOnTqUxfea0+
VDInX0QtnqN+z2cSI3A/OAAkojhCjLRoQ869YCMZvOgjIXgwCuzGFtlLo1293SN1pxcsHxXIdsaE
piFIc1l4bhCvxRaZaG+LIYFxHT5OBc56EcRd704tvS8zzZOIO3S1kwxAVBYTdRHPQE7SgYcYv7ip
tb7kjB8+JgjPkWX7TA+vz2OZKXwxSKHPCt44McLk0folUY02SqkbGAlxkzus0nPWMwhtqDqTG4he
Nluq4FY+Vyaof713WwUbG0tPcRcAdGuoV0AcztLwJVsEHGpOmRlYGh2VNB+vn2qlW0yOgMFPjFno
G8SSS0zzEYisHKYuSEoqs2A6EfG8FAIVgY6HqKZepKKpmLGSG3vwgzMnTBw5iXly4tKgzvMxu1gs
Hvc8+Su7nXBb+iPnrOgWk4cW/swi0QpENaneDLZHOOF2H+OjDbko6waMV7C8aZD50Dky1u91PP3j
LiJ28OyzmmqvH9M8H/GF8RzpRCZLjZqOe4sYxuEl22/MFzM3krQv9hmadIclR/gTUOaTTMnfFO/R
IpojEcSM+Rof4ikDJkM4gbW4+1j6WHGY9zXQ00rJC/K0+nb7RsglByBZodzafDMpLViNrdQHz3Jn
0ZdV1L8EI7pJDQOCqkWZ+p85zpazyi/lYZ3AwTQNd1EzTlsuOt323hryx4PArs9cjTLnPta4OMZN
nRbK4Q6jE3kWNyiLUDrzgHYoK6SU2gmHokLIspdA263HeGADXKFFGgXPgeF947K9FMre/2/06hgn
LRpcrfJSWz/+911CpvarbxeaObHTjwZKvyAhaevHUZ4uX07a+xIMgSojMq2mfdBnlo9EecA+3yE/
4fO30c2bGEqyiiFv4NDusmGbKLl7HtXMH+BwpqRUD46V/0sKfA4iI7mRQsatLf92x3qG1856v8I6
QaNq3N7Im/3Si4SFqGUvsMvepsu895noN5DWicNNUFa0saqzasePq8ALy3CUGGdyZOPxLYrTvxUB
oI7HFjYx+96WQ6gFd1Sk9mVsERbSjvkmQKOLSaf6MApiHwYcL8Bs1k1TVYU0krR56XpCRiIGU/tE
HVOMc9AHCXOKnaB+b3YoPenPGMr1AQIxvkhEbgwlfbbFYAwDPN6VgGUIcxwX357G/tb6iB20m5K9
4p+XtmgwheOyKctKbPSPkuCVfwElrDI+rYxminl3C58+ADPl6auekZs00GHuPJyq8Qw0Gjamiq3C
DQC8NJuSv0mUjfwcrGO5EjQzbi10PT+ZnwX+n/HUu6QGGwGUYyhZj/lwXo1OAhHbQQBl+U7iOmEQ
K2cC9THz4DjNdJNqp4hKnv//GXbuSF2Wb+UiMWMwc8z4wQKqp8NhPuSQDKs5wREjy5PYXcPyG9RQ
Qa5b/Zp33JGcDByAhGa/Smw3bJRGAAGY83tJ5fdPb2ozykweXuYr3Qf5Hlttdz0lQDulnwI25Nfi
+9XNPtd1q38THOrJ1rWP53WwvnzaCzhbsJShYAfVuaLbkDYwNRAva5R8RlySkJQS1+JzaxwCp0FB
VcCC1d8iYDWM76QvYbgSLqAJZlIcf7xHB8BeMAol5AHrcOUCMpPmRPekno4dvT9vbKVCSRJ+/gnS
HRt98gFfmQdBF+3hr+XXYxYAYfG9cCnlq8EYxlGGzGyF11B8zUyRqHOWrPpGukymBEESq3MROuL+
I6yc+92Y+P9lQinoaiJTtefEosMG7ABqt8oWYWBZA45VSSspQUJuBkLuTeBZVx1aVzEAMlxV9Ec9
swyYAlVXxu80KgRvQkvCqNHL6cuPNoK6QSaGPS/Cypy95Qf9t6u6ihU582/J3CzoZhrPRZ9Rlk1c
860jsOTiPor9VlEnu6gAQ1lUJovjhby7dJSMEyFPhL60TbLF0QpJtFd36I9LlYg6B91uNzNmaJNA
skcdFiDPM8jSzgMehf+efsYT/pq3WZktI0yVE8Q845arxVllS7O1m/wER//BntQNZVWGVT713Kee
YDdgF+/7Rb9+C3kaa0A25vJfCdMzWexTK7DUUvTSz2xn7e8YN7LjVkcHGloZcjYTSm7lW8d7ahJn
MNwQhUCMUzJ0FBplbmRFMtaqEpzCYfMQA5IxLb/mTSqcIUIFmNBsdbJ/frJ53MDFwFAOYeJqQQfm
Jei3WGIbMs+Er7Jiogxbw+ky0RKrpYjzZ0+Hs2ikL7bSkXWjY8JzoBij+3zIge2C4mTQl4Gqvr9R
2tkO8cMYjFoFTTJrgyWIBziiMEebnmGS6x7mozRAtlikvkRO+qOkAlgdzUbV1mVsr+/I5ir+r1Pe
MEQq3Dg8VohT/TBuapuRUYP+nAzuKD1NSI9qLJqhGwpvgGIJBimho4AKaecl1mwqbxbw4TAwQikq
wdlV8AuaQr20Flee/TZ/iuyy3gfez8XfLgXx1FJInDujDg2V4kbMq4lg5l3Mq+zDlDqQTtQCwSev
AloP8F7aQDBE3Orv3QVU+NLP5WzxfP9OulDmvXL8JshWEn7JSjKvtHBhuNRJJpu7MpLTm0ybdBX6
hY4CXJ21hd1oozWBdNY+iEVuyPG8QOst+vmRriM9jj/w19yKreafAFG5GBAlkTh5NuVqavsT4YuX
bcUfuCt7/T6kVJbAKgMif3T9x6p2cihJGqEbO73cfv5SXMghBGvCCcrd17Zwh9dWaCIyotBRqRb5
3wv7mpVP/De1LnNmCiC6WMLSyQdo+PQwdfPS+1iNEmUa9QbvaofdiDpaou21rl1BzH5ZzadtGG0U
tj8iOZxWEsRW/uqDcVgpTozwfj6e6pNUMR8WmZOVpSQ65QYyzIW4HIebMYxbvrb/0uYJE6F1AT8z
G7dF/cSg/Fq6OFfa5IxWkJHktAR3J/79f31hQVWFUZpUcdEw+FFiTVIWbtqS2bY6VBNntiaPW0XU
z/tnKAyBiAWPP9YfU7zQsysep8mjV05nWtdcME1HObWBw6PLQ4U5UBOPE61Tm58X9T4WF5r/B0J6
abb6sHr7wcQQ+T7SjpqxZ0AYNf1/CJjis6b7um4LlrtSRgPJKC5T29yC9uPm1AOIHgj4BaB/VUC8
Z90ti9kk0iQnmsv/MGbYCVHM1W+cjDbXcPmmN/bAKYDj/x0UccNR57o0mdvHktB0HYl1ILHF9ASF
9GVCqm5IV/g7dfA7jrtRoq5knT4NTBi65teaCv52vFpQyppNDY7ymqKr0VAyyYO2ZQnft9eM8pMW
HmYk5xKrs9o8Uhf9xERb+BmJG7JiN+GKtYPQHpdUTLxkL7ONY4wEH3Emz3NoP96STZfGaw5WQstj
9IsuRYcfz8V9YQcDIzDZBf2qXDJso43AfIVKIDc3EJb6WhyDfHSZqdG9IKQYfogWBLZqV6x9qsU8
JREc5YMaD5LBQLEl1dk1/LOGdzbHSkFHegz9lp+oPDiGRM4Z/n34nIQKDXSZLXIpVFVt6sOcdQHg
bFjWO33twsRxIhg3i4g58I9hFjg+6vvd4A8pGghZKqAXSZU+fA2uvoAQJiXePChKa7ltrFKzpMH3
oS/Z0b/NMPzqJ/ljs7CN/GgOeGxtMZr2TQW0W+JJM5HhF4JXqOdfnccu+hjgxNxd79m3S4eHaXNv
/2+mZHJQlQWfb9Lzd1eVclX658NvBXrryX436ftTxYLGrHjutGcHz3Ea+aoPqQ97tWjm3cfmPqen
A+m2Ye6a6Swd2ypPfoA3YARrSWA6rR3JNAWfwBLXfVoknTPSkOlfgiM8XnasGy4u72W2CDyffbkV
dbrj0h3X1nxvhvLMUNly8KMgPjYJobKwxXyk/EtTkruM/D7nrweFgXGh+bww+5cZwiiznsZldLuG
vaHNrvdzlmKy+2hF8OldiKDecEaWH9mkum/6kow4Vg5m5bK1vw3n6dIy80ibKLHk0lujT3sSN+/0
1ZtDiMjCqQtgol+A2SPu7dtp6W92bBr1Mh2sL3qP1X8j7J3SHBU4VFE/1m7wOUjjnTVH2d74EIAd
mj7PCkNjPm8eeGRj34kTQrm12xDbOUY3IghKmBBneh8I0Vsc7APfrm6JYgvlwj4x8C5Jm5MFwoEk
SAFS7BpU0DalcUI5t7gAJKrKyPtQDS0DTntODvQ6ibLOOfajUxT9enHNjVKOVwC9+ZuDx/oYYvoW
IBtGupf7mBj/vQYLmuRXFwfNZ1fKoLR6hV/5Na9c4gzzfbdLNsSikv+1yTciCC97DJB85pHs9bw9
vQsIslVmKSV5WbJ7LZ3evp2lsULZhdEmN9kcSzyEaYI38CBGIUFWMW/rczOksQtiHXs0WopEJC4A
B3FDPlrBVJxhDkmnjNis+Kt4+5EfS0a85ABBkDdhgVmfa2lEMVCsIjSxZE/2x7Z4bHo9QadRxryx
5MLtnseTAPrz8mKGyc5fcrwewQuJY2Lu2s+3vBqvqRqhgCQp5cS1UIoisAAA0hTlWJV1ZYTLKIlP
2cbkhV6pzC7B9U3WJAL6TLg9cBSjqWK/IuOvn+IbOuTRK9A8zkwrypZVbW0xefhbuziRI5Dk3eJ0
LQogKbf0yRTRpLjUY8fzew6Cy1TZm7syIEHJPijJc+ZEIwFR8NJag2cZcc/Cvp42FeqeUeNTGklH
Eoz8n2Ns1sNoeZ6oIDFJMBtsportqNSHuuY0oLaVj32TprPcdXbOhFok+4ICbIkDYZs6KkpoDrCp
okU3GkjKGpSNWkwbKp+BbhwpO2lVVPkhKkZ/K4iIlxvF0oxc2rR8TVfq4YDa8+0i4qd4FjONjdWr
sE7OCW64G183B5b6kK50V60IKmzdSxT7KQOSlQgBJbFIelfcQhg6Z5QmcLmRkcClrUuIw6rZFi6m
ph3ToZAstXOEs8PWmA8siu+yHxoEWj1FAobmoYi/PqrAuvTk59YPlRnDApU82mu95rvV2JaZtxfZ
aZekrCzCjoU5MFrK2Jh0Y/b4hNnbvUboLKgMAngf+u/YEyR7KTp9TxXKMFiVjhOxUvMYPvlW6vD6
ftXjkp9a5kZPSq//bqNLfXRwx8fbx7smPjJp1wGGr9N8GuIbwMzcoWlVrxzWwj4wdkq5FwxzTD0v
I1M/AePMCt0MnN3/KW2Vi+LouncWIXnNaliaEYWJIv0yYQc/p/ZVE5Tpcprqcl2tGf/nSlJqnNl7
3RdveDhiWMvPP2RIN7AJuHhe2ka+3tVk++q5X7wecExas7IGVGwlZQPJ4EC3cdnzFvRlvv5Lua7d
F1cHxgYcWzFWJxYIMj5ux5wy7y9go3UK9lu5fT2w+01ayulvZoj+Mo4txwr+pa2gVhb+OU2ve7hF
gOkwrkFVuVfCqP2pGY4pwmrubfTDJtXNKmPYJa7zEIL55fFweEAQCso3da7eF0lpfhfS/C2/L5q/
cNE5KaET2sR+oJ3frpzidTmDRKoAHns1IbTgBBQAh9ChNlwO55YMwIuczWD+S+GZgbaYygylvk1r
Ey8vcnRcnZUOeOOh5ekkIhZeu/cWaFZwYGCZ8pjU+Q3NTW/eFSftySYYox107u8SbqZn77H0pSAi
jcSA3e6Xl7WR/qJmTXAHhx7qqfLHWXNqa5ggK1BX4oKNEo3FxAVKjZKZHFdfOAoKIQDJb7JTtlEz
wReClACraxKHlvp0XG5YP+IdoYvfsRST2b89oZUvW5sKneOmTl6MCUQ6XYt76yYV9s1TfluwVb+H
lPCEpWqEoJQknLOgSisFN3aZ9xnoImnBVkc8w4ddBjYhL7EF5SzCQTJ0HWfzIntW0E4VlW01+X8Q
3V5uoo+vWRWTm3xfOnIW9nFpp9GTiATAwbJ6qTrtEyzDoGIpE4iALPt9eqrOTYLxZgkk+EaUZR3g
ahdkvhRirb3kMM+04hJJMjzrGuIZjHPsOraX8F2A7nF06NiZP5Dhr2wsujINAhXoeQNdkjeFvty5
EKLkxFMyiyQ3PsTkvrHEu19d8xN2wSyha5V87aKf4mlCmBnLuStn66i40uV71aQqaliUdDcvx+KT
NMJIPi6NridF99yatnFs8pa+dq3eJxMajbqfNCMhvyLHU0tR7vXRKYfsCKXT2Xt8z79XG8Fxbj5r
Ejqki0iXN/+QeJAve6z2EZUK1rnff7W+siVbUcyUiCL2x0AFk8tvXktljsZMNEANSfPDFeH7pSkg
Y61GAbB+CGM4F0FyUhg/IcSSjs7/CNNKxP9Rdi5U37XayKic/FuASzWe8wDihIwzgR7tQM4675Wb
ZD4MsglhidC0nOUp6mGozSdDKqNz2nlejgwUdIUMgr+oma5HKfNIpRb/uxFpvyvOeU+k97DLcECE
svQCNaM/cVnXAIFGpQAuaruK4wJx4cF2smNrXaqk0QR3+ppIP/L+TI49ST+G+pq8XY/d5IQB/Ghs
D+zktdryTWN5fPFldCU5aUPfHZrgd/rKsULHSmBfDKgzTFQc4yatUmvrqLYttaXRPt/VxhldSib4
9/eyKiiJIwO54QLVqd/57hrOVovBuaVyuClhlwEO90NrvWOkbSZHCmNffr0oq0QTEgZYAXi8shPd
99kIXfPo9eQ9Fj4V0j/sOKqE9coinxa6SJr2C8X3aK7OuVfm2KLqm11LDI+6Q9QiYV8lnVIK1Y2G
6HNR9HokQ5gEwMD/H3cLQQ9Taz2c0/8y3oh6m6BrHrIzGCJ75OyQ/oKFT6v3N7ePT7br/tznf55s
DuK8ok6PuEJ40I52i6xv6rYf1JFOMp93Cxz9gJ/sjm/2iriOrnQs0bVO79HI5ZtoVU7XYgxLVhFw
mrhqMA2p9vULxOwX8//H42u6XX++h1WHDATo8dpaGi2Gs6WTb6DvBsw4LncoJ0HhyXyUH1v3JgGz
DyjGEiMzmqZgAMXlB2F/oyCp67Opu9gbCLAP4e/W+TAUTUnBSAdeZt9B4s8cs9a6IlVQ4e+9kz01
Xjfjrx0InWTDE9i6rocboOihGKYYDDWqxWveqFGoy5werJpkj/SeDk0BP74pxKMcTdh1A8x5hh2H
JyOmIXbZ/lvuz9hJl/V5yuDTHd/lh5VJzjicVvB+IQxPA3CTX0q0R9Auq1biyszwvnFKiUKkjZYs
cPynMrFQ0zciHhiP+e/UutXlQSUK+l9Ez+EjdlwhCrdjCHQDvaREPeNnR1bznG3S3+2x0nlZJmQu
9UJBF2lRje691wScY/bS6G7P9aKL8YpKb3FtDPalz3QEGzy9v2gHZSjtUEFbB+nSvMEc+4/cqk4w
/b/hf2DnkXjxVA/TwNlYTlFm9rF+VgNGbo/gvL2PsKvrpVayWYJR58KERaGTSuGInDiZb0n9QHhl
rar/bpy6+NW9hk7L5binWFGvZrAqieAOmYYCoiTwv5L1mS4MuVvGw9kvwDqfK5phhvIXjm/GFWI3
HbewGyZq/t5W/I0x7yEQyWqSpAtbFcOhrz9Kx8h105w4S6Z5Fj2uaLknV62lukwuz1jneeuOaZFO
/XT3J2njlF7PR9IhSvI6GKIOZ2lMocTc7Q4BsiwZXHSJ02Yer5+bKzEpKdjqnhAqo+8vrRwSo8px
FZmPUowPMYavjFC8nyCmgh+OXCs0M0uJ7wR5J/tXnO3mudwNLpOPvaLpdbZHrWsTr4MXoT8ZfTEf
aAWSInE/ByoRmg+kqaRKvX6O658iWjtVhmzpLxfOk7XHt2zWB2u0d+tKLjiPsL65yIXUCd5B30Vt
tIiBDW7vwd5SNuv7w3nkpp+0lc3F2NTn7oOYleeDgAvNkHl6cjBhsfqtouYGmA9+zACS8XauNjJx
7gIiKkQVzqbBs0gj4yw6VBnXomUOOSUvPkzREA6S4A6pn5Kmx++QQ1B3b9PhvCY+sExxfPyXmu7R
IllVNMwmAVCzeDVXxqAprI9TCd8O/l+IPzRD9Z8L9HZyWOPXh5YIYEUv9FAlgIgcIUdYxkj2ccGl
BfoFAJ4XsT3w1G1F9sg1TpSZ8m4WECv3Zyp4Uz642RPZRfERdmFLdWL+Og1I8fW3Z0oG7WNW4iY6
AtmGP+9pW+QjmnoVDh++c8w24BP0AdxyaBe9K8F/f5kG3BOj2yeZtqyRLT0zOJAi5cVsKwWgRVcp
jPM5KJxiJAATLA0LH0pFSMQ+tSyzBLxSj/daWhIgatcWFhSr83bxS1Nsrb0bKh/ZwX3U2k/sQO09
FulCy+JyIaX3s07Xi5VNBIcrkRtIOTB2s2SghCGgvBhf6Z40yXRPE8NeJmYLZiHl0hrbbP4yXR+l
4v5uivAfWeszsoI2qUU2uInmipLKA74pzic3k0DK2nyHo1IxmIeJz4i8AN75wo7j5NWI6pqNQnVf
j2vHoobrlI9RmJhMdNbVCG2oSp5f4poP5GEiH1ki1p/swy5z7avHCAdGoF/02UuUiZ80CFBLpUey
mKgr7WpRrQ/rvtYK+JFl0SvNNprSls4MO35sCmKpHkBpETIEmoSz6YDfaJ6yDP7it4H5+ZbfCwRZ
CcSJdSwEB+tvTSRzZDEGXycvwjksFuEnW3QNcOOTrXgwn7hlYT+ta0RHz/EUbn9rlchdDJMEIVRz
l6OC+MdH7gAPM31lN9M0sSDbczG0/wyfn7VcGV/EWeSLhdrWHugJaw0sibcsuEQgz9tQC9a2/V/+
WdRzFbbUSCDjxUQyvZgEowrekO/CpSQy3g5C40ffPVhwBMlfYUukwdojZEJX9CzsQ2GTy9NR1dqe
gXSqfAAXoKFUXvxXzbEEPzg6PjdILx2C9lLGUZ0lg8IAVNfDwdo2+XQ1aakctwn5B+eC/hT30V5S
0knibsAjo88vz3nejGr5/9qkoTcyGAAgoIZAxvDYOXOqV7ko7Q1RV8yLeKBYeZ6PV7b0JB5kIF0n
GA7uL4bXlqoQgqmzY9LJ2lldDRx2TeLWX6+BImPgkL0PkIbzvkhLz9ihrgDeYqa3d9tszeSVzFzd
xJTH/9+rdM80BJUEgxrLh3LhdhAmu8tr7KWIw4NI3jiBvNjXxMcwfrmK01cPMOjCPuhSJYWpgNQQ
JIfsBdnGz7GTwd7fj/LrJzWipTtYYHfsXNgxZx01EOmDtbaQsaQ0YlaR0XgDxLuWraLx1+mNHKrP
gIPrvRSF5Fyw9ljs2hWJH4YVZBjgUwmpPuDpdAGYfvw0IFQ1Wyw/rNq0Us4eaeoYYvonVZJVYBqa
9i21/Egq6Obw87cJqgrDyH0Y/OBoaKhD4bklltwVB3KGjhPqbO2qTpWm4Lb5VlrUQ7UWWNbP5dvh
8j/+QyMRC9IHgpdzeSUnfFSKhW++xH05j9zeC1txt9Y5Zl2K7ozNF+FWxIsReSkdjvv1TzM6f9gJ
UJajCgTYbu0gcNKBvhjRzp9ao9s2k7/Zd0o+Dzb6L8P5In9Rwx4E5o0LgwrL0kzomLqi6uJWGHW3
SkFSbbb2Zj528JgVG3gOL74MluG7Bz7cSn+rUYAbg58RIUjoY/bGNUml5Ffl4Nc/DLcIzh6bafLA
mFIuTlPUYqN8XHdytgKVIZInND21hDhPZBPEtjngxp1f8fbtI38wyfI6zD4f1VF289I8B9CDXIBE
mr3wYWK1sd2nKQ4gb8U8Va/TjszcKSS3z0SJywaTHDnfVy0sldhcbpsEDL9G3mcE5R7g2dXDRzf6
xiFPPrU+gusOAwVzgQ6JncRpquBnjbyFYjOrYJkrjoJV+9qzaOU0lEDCW2+cYeqVFC9lUuzDO74r
lU0w6oEpz1VO2mDPypRqaodj7l0kwoYm0Hge+NwWME/M33rFmljtEh5hZ1LZYyjh+wZIb8HZ8Cmt
mzBbkMMRZTYpXJO7xWEqONedvy4sZrxTWbSX4lkS1ImmS3IQUyGEVFANFbRcJXivTZD+unDVNI+R
lORPdFTAwLanFMWO9W0eLRsxp/23O2vS3FX3EQePk2nKkXMYMFRVVqerOjlydrjb6hbgJ7aQfCMw
BGEOJgEo4IEUtXQWIjMTlWAjz9g2Os0xbdLUYWY/NpVyNGp0/HheGfmjQy4hGaPhjEE5u6v8pGk0
ctqL6rH5OHHuJ5fFXJJL/Ee6pO7j1gnj6en6DAAE4HV96P/3mBcpggW7BweKlzCnBE9PEJpxJkwx
WkiuO46hAncXfPgPrNNs0O130IeJ67172M+/MJ52kaQZVi2hIp5MzKdfvuUFjShAgrJnj2jmFAFe
UOKV3Kd1XNVlj4zuMo63sNVWCAI9MqIDIQgCaRVIQ/fYEwcNy46cUb9GUBbgwsBHqB6Y1LTU6Owh
FBVgbjt/62o+KtO/D65VNkYqv6k/1IID8+G/xEPl6d4bQagSVjA94qK8MN4SJOkDjq11cpcy2ZoX
A+LxAgTgq32tvB8qjk1UE48lGkZvWTOKdUfrtEcb/62M+F+JfSspSE3zkq2R1v2nIcgttv5oVwBC
RCXpGoIODJzjNvwybijO5s9jwt4pQ8Jr/pLCDMBRTZn7zTjUwR1CJdHMoZu5twO3AGGFBY9C7aDL
MCCN5n6arDOfUX3xuSG5HnVyyMwacaxmiAGbEF/rs+mfUgQKHLRIBeNPriCROCz0NYn6HzIqMt/n
X+I/RcFuq+0v1WwliR0bSQJlUXkz3M2Z4Q/orB80+uyw0mj8AYPmgLdRM11ev1GSrJXF5OGC1gQ7
ZrpLzrrYJBHS2oKsm7WH205wGzFRXxA49zD7SPHZIbF+txIndpWvCohsjXkKKYkLrdQ6aizCYc8R
f9fhhHZf5JHHwlm1MzH5fwzgDs5Vz1SzfzcXKf8YjBGh3jOK9jYv7zjc4Gpg5C73snyYr2Lu56Zl
vxiQQrosfNsPc0jKpFGdL26tpt3W2RQx36Mt3aBCvsz0XysmNinu2YNDZZOdM1uU8efKZvCSX5O2
33vcw1w5cSmODgkTbKAFRo9EWdM+7qGQdgdWTb2GRPc37ZNb1Nmt0FrM1WjDAuq7YBO+cgUCy3QG
ee0Igc4xalG9REDLV7TdyyBZGO7Iq0yaVceQrPY9lPaBAPsUvhDd+gFrLfqBmm3ig9biZCcyguc5
SomRqP9DZIbCn98ItwGG5f0HsloBNHmWq8k43YnlvN01YOmd5opkzXrDbFNBHxQrMedz5IVwsFDP
uGjVSyf8O1R4D8ABfhzrdEPGNjF2DF3wsMy7aO6f7xz9MO+vMAj3E/cWJl5IOTEKc5/1madBTGM9
oSYS1G1gUBF+502Gk1Tr5X6Cgau7dpbWykvJt5i1vrb5lMHlEjMJXkQ94urTFl684yzH7DRFYCx2
QXqO1GlV/VvmdGIK3j4chpdJV0mOJ07S+5FLTPssjvKk5mv3B0hxXKuH4qJlNFS2lCu0ymrp1nSP
dSdJM5RMe+q03eCpza6WRtQIfeAzdiC4LQxbeHa3tagUDtvoth3g+VE8DJEoxbpv2FgQDVmyA9an
/oUaAoS3YfC4wzVdzyT+N43cBaVqEDuFTwnzOl5F5ZIh0B7mnGHhIlCg+0ZWTHRzWQnpCTad1Xno
MbujxF70UKrqVmsp64Dm/RrnWrybskL3d34ENdMi/kMiUCpGpkpkPOYiWMr77Ck3JVwynvDcRHWg
rwgQR0SlhaBKHCU/HvLvNI5Xs36CvADOWTNsdulKYFXRbrGDY74hP7d4lwnlQBl0/g77sf1K1N4v
3MJRFaDRjs7ofenl5QZr58ZqTD9wwqrSBVkHkTXnqa8MDEem4Z3blMuCXz8cOu028HkYI9wJn9U7
ca0wwe+kGG8sMt51t9LPLQFMCQDllpF84bcCsidKXpnspTeZHTOhaFA1qLJsHLEjPcj4dYWkcc8L
L3tQ96sWbBnYPppHcZfYFBARHtVQ/B6bc2Ka91ANYAtIEna24ta3Q+5vRnGXtjSAO4IlyUzl/1Yg
XZYrHHvS/FTOi/PqmUdZi650SAZ6hWS1vYoz1wvVz2rdPs5dveCMFuVrFz4FjcXqBpB/U3S4i57t
AkOTpjOsmOHtMKz5RXpXAhXzWD/rjTq/PhJpwbvFMl89M9oErngj1mIwPXCtXU0iSsJtsOJwkB7H
ZPs3ORG1/5wKGyZJPjj1s7FbF70LATHzMbaeDdFs3B0i1pJpvIuJ/2/9niFOEyXSxPC0DSj5tZ3L
0Gv9WN6/SoeWfyao4O2aSYdHR73b/DvksLz2WN21/5KbB8hLcLl2x2m1BlwukQSB7WI297j830Mn
egvy7h51TxdJFjPiQbOjXxDd7k6CGk1w7KqP5ce28QV7a0JepxmtNtRHpWEZ/yzWamLnG7BqYfyI
H9V8uY9RniPhThYWNiBVnfw/ccpkzbyIgecqevKT1UCuaKeZJ7n6I481pEW0Y5WztPvK8BmoB/8a
6fRfKNEpQ9swvENAADuCtvWT/vqlfoznHBmCNMk1iEudjYFMwD6kqRxDA9GqAVBwJI8xT4hsW1LT
H/MEvbTNScHnKaFQ8gj5CHos+EEM1bscTShaQUgFZ8RhPeROKsNKBELR6ke/9ADjq0o/3kIOtdPL
egx5/wLANMuFlFuCAHtPF5LjEaB8tNkWeZYOgYr2nqKhBpnmQss7EtgT4UUkxeDFOP4Nr3AAgjwK
W6B9ht9rJ2+nF+CLfVubgVdC8oCVZIJdm+LZa+6Rcx6K+a1/kvPtrDD/RQCyMMCzLU9kDFkJ6n60
2E8Vy92iqa+NCliAYJ+QRLiKN8AzhknKBJ7O9DP7G1Pdy119EE/3mH04nCi8/4cORroY4PLNU9fI
9Iuxg6gxqOCgozomtKB4XGKyZBsO/s/cruYqYpfmFv58oV4u8GKwZB6ADUqB8DvFpn7YR605L91d
XvyK0lZOHbhkMraYIJP2gzBEEhxX0dyu4IKFryg++ZdJS3SSJsjW9AULUrVfo2P35MWMGLmLy4TF
zfKqBOZEWwyhj9jhaPAAnKGct9M7zg4ejZF3741B6ShvVtj0tN0pC3MYSjSBDFhxG0f0l3pIOwB7
SxsXOxAniAUo9CveOYO6OEUEgqUFci1YICkhPFYSmF98Mir9+6r5Uug7NOCQz6S2O9T/0oQPoZfP
JZwXzOpvB8q255Aba6plpuWcrY/kvhOx3XaMOqXmoqt2lgGRIe257y3b+EymKffh+bIlcD9nftK4
sGlcl5QS2MQgaXF5dj8K4bJw0sGSa0OxIZ1bQ9tleKD5+W8caGGFSXCWrA4uCWsIYmbOJDPfc2VI
m9jZFKzbg77BD2TkJviyrAvKC3PHnoruAO7v0af7bfctRBTP152c1bomwN6tLEfsHtLmCVtyK5XA
f7OIghsiBJZQGqddEG3vNN659FSpXHQg+9d8LYWly7twzzqCua3NZ5/gPB467JDMCg1UmsFKMyHK
zjHS67G2I2qbqJJoYnmtd+1WvVByd57TOWJwVZF6TAzrA5hvYpQNzyUgAg6Dw2pobBBRHwUn2dwH
fbzy37ESGcuohEm9msCopyPbwmfKK9e8xNITLrkeyuiSOBNFYjXN/lQbwfzEDncXYrwNzaLF4rcm
+crYv69hVp48/CoAxVmCqRAnhDxQr59BiAsz9cttV+SkshRmcI8HIqpKWGqTxFcgH8GVirpmYAdG
Hef8Frgv379gzUihk+llAoKilyZ49FS0Qc3e4AHYYpREKw89ig9PCm7Ha9U5n5tFKGYM33APD8bE
acVVmLnKGrFBa01t5jjRDbkTqTq09isNCiRB82Ci5izcZc9dw+cAqOR4cgDTjXjLeZ76Fz46HGfP
Mbio3H/FLbPL0rqwV50S5XRSTSoZ0ycmrsSJgWQFvzrkiZ2MpEO89I8fpBk0ugsix8szphN0ewqe
lrqsqtsbEgtUVjxWojRLR73t2iTbORdU8xS7d6ifUeAWXvBnX6LqO+yRbC5RfZwmMecod0RMpSWO
JGMdIRsi2Yhr5W623zPP8S7l5XJucV76m+nUSt7+sMTapQ/jszB2FjxfS8+STng9Gfq0bc8zCxdH
4Xk9TY0wwkpq+Cmo5Iafg/X3jFE6M5bYfKMiIeCJNk8oqOQNARqV+U7/0DZY5tva7vVMubnI6fn8
q9Wji8XH7xnwbLqzz9QTVOrEBgkisjumSBpD3xY1CPbnC1Esq4pW2jvsSxER0bI1Soc61YAwF7F4
tYk0q9eJ1Ddbd7q96DHh6SR//abTQAwQd1+JiOjoK+Qq7EnSX9WhgJAlRqOLVZzTyyGp2TapIV02
BiVMtS3ZFmEVSUojXSn7c2CdidB8VnMc21PZa5SlcIJ009DCzAIzRdifsD3iASwQlSFSuac4NxVv
4t1KIjDyaFjA9BmfH6bcCp+ZKe2eyonpBru3X9tCWevrPbbyLj2EWKzjNzCAGCEpcxvZGK0tZk7C
9AyFesaUbL7K4B30UhNofQUuBNTP/Gr2ziWWO2ghBwGmbDbozFS5HVeahl4rZ8P4RZZVEyE9r1pX
XV/LRINn+rON6iU1Gq4pJHFh9QFTKO2EK82bNik8OiJEAcuEp62lll2MIsJwqTG3b/dB98YyaBzz
wlDmGCCWZIkj49UYA7HZHJz9TF5UCq7w0CIOO+4dM3zLhipBTfM98/BMRe2irxTm4BMTXMDYUwxT
Q5YbDhuWLdNmZEGokrIZ9Zj8Ju7J9jaKaF6LlnagIiFBnUlZ/9KDVn8zGp45sbOYXTGE0vRusm+F
+GJ+H+hpSEfB9E1qS6Txrn8UweHHH8AEXWBXSHJEKNArnJbu1sruuQPqQSNtH4JrD5hcFK1HZopg
0pUdZirO6l/DkVF9FhKGZDq3KNeqPevyk44avun4mk3VfucJUGkrmrL73GR8p1qHdt9WNIGU38tc
8EawasOEZm/w46PFcVEKuI5HOMK8DglOUfppM0GrMcwVpyK/TUXuVYGq/j8KNsjxfXO8MOHyiIM/
BmxfdYPoG8hpM6q4km3tEWZl3mxZgFAA3cRXLx9J9/hyewg767GNgnRwkPMbOUZJhlPox5TC7e3W
cHQ2rEx1kenv8hocivP2H7EOds5g4S0w+8LidnOjC9bepEC0MRBTKMPwbYPaqJMAJ/KCmNY9uzbk
c0IDl94+j7DdPuDcCTOHGNhoFNSW1yeMaiV3iI9A1m8cncB5uZFaSoX4HCARpYoQM3Pf+4dCqDVh
IER6+cE9lTy7w939uMhX0YATlqbwSuLsBc/9Y0RO8qd4JkhdTcXmmkoFA8nugsAqmirKJZJZlXeE
PYPwKt8kJK2lzv5j8uwCBAaXbyyLtVUaX4Skv04VAf9McJuqWp0GMWgzajm9ZOK+RaNeKPl77TWN
TLkmFFcSYV8gW56816bYmhzjisYJnf+Q5J8mGP49p6+724L8NuZxPQOgwTb/AmBYodWii7t5GwMw
y/3awIHyTA7z/mWK7fO6JwLa3A3t11YpuNn4sERICHzLbw4a6025k7Qpz7OV9gDi1qqx4CEZTphI
dlS4HXlYz3PFTKpote6sWPqs/cab1iPpgauk8cCMPpYHEkZVFOJhZu3THdJ2X/tGY3/OYBPcmAgu
8zmFBS20DX297+B0remdQtzPfq4vkjEQ/wA3sFuv/LLm42LwHVirVtVRByoyhE2pl0+Nt+zoFpsB
XhD5xGFL7cZVYouujir50uJCjYNuuz72KweySppXKp5AWRwI9mpLaFjzuAtoxR/PtfV4eNTOpOKy
YqyEtAHM08ihHzRyptve5U392gmQDb3LYJSXQP/9bhxKgJOz4MlpFcDL7O0aUpECewj/jK/2qLPK
VQtOPAIV59owiY6Jtvk1kdPAtKoMu9CpHh9U5L9p+10qdZ39j77MZGKieKhcCHMCpJxhlECVxjcp
+ofPPhlO3wTTnJX9hQ6aqelSosTXu3oReruLG+OmbY6PfWMw9cwo3mXsXQqONySB1M0lehKy6U3y
Ex5LfmqfeZpOpUkoVDIBGHB/tZ7L+BZm6wSNilP1Ex8pwdGl2CSDSOz+Rh9jPoOUypYx9h8PvPuL
fxr+F54xyxJJZ7VXjGsvm4Xe/IOj2ZHHeEkzGmMIP4HP2rJv2q+hUcWHJagI5m9Rhxd1drLUhRYk
GqGDJQKlOpAqcDh2ehL+h6Q8mnjgobVoT7km7DevRJnFz363t5IluPJgVITuhRP5W/+Jtqm81iCj
JYiShWXF36+8BpwQ5GR0eR7GiS96XWV4l7zCW7Ch5jzVmLS7f5tNvGulTOqwoA0v6kMyiDBiXFfW
mP0rS2PnjpxXZFOBmarKUEvDzdZQjTPOcKcEugqANsWS4+YtquOZh5bdkBsBjWnpVGbq4NrHQn62
F16Njv7vWsJJLm7jy+hxAPUFpjcdoPYxqn8WFSfLIdtvWBBLSByzSp4oUHpDmS/prUppF1HHF1z+
Opcprb3CtxY1gl5gB2zqVNDW1kWc5Zc1C7yizmcrVElYMTgoB+XP4V76D2W6nrshIslzFWHZLbxC
pPN5smdc89cdl/HkhOMWDXJOsf+1OTUO3r/3xbIOOBOqzjF8t9axoF2u58PkHaRp53HMEGreD+n/
11FLPtuM5sWbFIbgFBmotpbiKSuHheXSmXPyFCXaoLc+mz/b2TWXY5DZ7xMJ8Pl94qOC3RRvWDoF
ZYOjHQBwd3qKFhwjkcFyqDaEWkP3AaFbuUWpjROb9Q9KXLHF0VekseL1MlX30xeJTCRBZAxY5Ex4
DxDghxTmn7s5/1iCa8D+4jrQLJCASJ1B9svcmDAPjpobxnw3YDEPNF49XDu3QkGe8KmJ/EfXbJ2N
dRf+rAZ64lph61sz42QsfRKeAjzL4x9GA948lhmVref4EP+KPORx8MND8bCtil60B6Ci6oc7Ct7B
9j0r4DWd2YkAzWFziodHcPHB2ACU3hnpSSdQ6eHYTnLSid1lki93hIxwL8xbvu8/TFL60JpK5lcv
TXfR/BDN6Txe9mjqGUOY6gFWftBuDO/PG7m3lCCegETRXAfF5zptxbQXjUdioyg02hiJ1CbhVbh1
Ac6/hPwRu2WjCrXFDVAbVpSt9Zjwh0aB8p46+UNUERKFp9vOk0H5iZAgzaE8Nifdz8vWbO1cy8i/
9r12Z8TMsRuGc0teCT4u8rojrJrq3z+JFsXrT8jKbdMIDBsrCTXoh1t3/D77oYemxmuOXm2Jqt9A
GrdGvaLEF8mWf2XKygu2zlTedRBAiTDYXfSI489+PmoDS6jxkSXvbDSNTQOcdfR25ZXjOdD1u07c
w3USIZKPAtArD2kbRcVjovJ0zREFBPTD7r3T/hcp2ql59P3rzwzXkAIuz5g/wUB7ExJ5d2zYhPJi
bf84ycz/E4zE+EKg2ZbfCbiV/Ud2+uwODj/wv6EWRqLHS3izCWpGRHFYrIGZG0xLHpm51Nz8TzZ7
TxmrEAlOLblHv6jImFPocx8+jYrvLy5WGj5DqJls7ttVYezgUpFWeS8lFQ4gRKxWuVswxYA8MvAV
5sabtSJwMQYkRDocbFDFUxTxtiRsayRLFxIBYSdE0uiFiH/9rtG3fkcvvHmgsFSLABsCcZCz5/Y5
cS7oQ3jhOxfOofI52FXNpPZSH4T4fFjVnB9jqmCbKoxh4b2ZvdmW9MJJMv9YioHvk1T99+hFqS0P
QtGFVE0PRZoAlbTWmryVyAL0A80cF8bmgnpfMNf3dhGru2bdHUgULTi5K7k10tA3y/qUo7XBEFrw
YleWHhod74yRUpX4YZqYp1lGaoy6GcYlmltftrBzlm6hK8K59zGAeuJ2iccGscvo/hpPClj2HmIj
8fbj3V0PDAXV3ArKoC/XAO9lXIb72cmJbeS0ksdMlNaF2p8hzl1as+8cXShxts6FULVJ6QH5yrer
SzJDGWHdkNS3DmnysaIOB78DNmNlrRETcCFJWkRUjXnaojFi5m9OKfX5eAQGjG4gjicrtD6RUuuy
AUuSy0UuwPPiAlKJl8uzC+Ry4IwqUl6Z4ZFcL8qs29zHWxAZAHpHwSfxU448d4DIiAT9thccUIUM
MhK14OVoF8/XDSCN0TREJUDTUFdxDsC2XTzEfxld3I9oNK/sMlnvvB0UEOeY02gU5oeT/gLzf9OU
/WAJnfKlU2+USwsx3tuEwQ0Dbn/Bjt/D7cD8XxGPhCumOJXAqXRJD6Jv8162sa0hD/b76LUicxcm
+MxXmN8fY4OecqprUU5tnP5pHTSy1nlUMf/IZmmlrmYAp8bDKjemg072dR8s/IUFL9k99PT5vI72
MqYAM0wg8IySb1EJsp0cKtzUeU+VAHPAfLMreOPjBzXirzN6FSOiGdFLKHcX2NtDWfoy2lJyhtA4
HpYVx8mRAULb3RffO/wzQGkOq58ZXje+h4JzFvp0uoI4zUoQ/5qAXHFqFDVi1yOXCa9DiaSOKG8c
A2fDQgq20lNhJp8O/mMJCWzTD2yB5L5OYwCbmryPXZ6jluJJ/6zeTH4LDhibNsnTdG+VjWNEW9rA
CgoU4W3h9AKVj02TcTqJK1LSbZzFYBEPpmTy+K3NA57soZ1HGknmdCejHkG6dBVfhAsNNlyeuH9P
A8Gan9uBGM8I2B9tUchlnh27O3taBgpKsrZU9gYv/s/UGHc+5pNfuEsl2sBhp1IXFoP3HmhFXqr+
qaJHoT6W59aUhyTT4ep3y7eRYUKbQHBchrjoTfkuuIjwHVoW3Pkpbg0EJYo4YqbsnaXsjViEuaqb
XxBYuo8iUVi4Ua5Xi7UUJ1270Rq/8fMmYV9WLzofnItTpnpXXtwl2zSJNdA1tFyYRYoIzCl+c/DK
KISM8fIulPtf4QWuJYc8ickCI820hdPeJsODvlzCit0wqfHeAnoyCWXMbLB1qYSifUY/QLsZYeCx
VhY4Fo55Xurn1wNUMHZILxjnaALSlp4mlwC3ujPTRo8QUQfc8W+4Zc5t6QmJwnYWrBkOm0lPNF3U
p9EJPVvkueN82ToBXWNubCzAitb0dzEi6K/4+biDuIK8bYgWhZjoLENsgZ4rWYglUP03zXJ87X6g
X+/aQgVPyLiWrcKkA5oMFAdV0aa3impaJI8qi3UMTxrt+/ihA9y1RkljneSuHGQfRdnPbvWRBGOy
BcRBYgoy6RolZylRwRa9Frk2DNJajVde9+9gEp93/dR8DNvHw+a0VoYZkoQXdN88d61bujOKL1hG
GNhKf+Oyl/7xoI2d4a519mzIpZzSAgOq0IZs+Ia3Zob0duifAWx70ksHDAYTr8rdQrkUQ/oan9Vv
bwBiEPac14xFX3qZEdXLKx1chUeKT+rBOTWRh8HUZlku9gD6C07rVYgXm4vnLiyb3vxppA4VEBZU
EhU6ZaEeIy4M+/0349uMxab2lxplvFjvP3rVxkfk4nUxjHXmpynLaHk/drMgkuIEymVhZnpFnHth
+qWdnqIqFwKd6uOclKRknnHAuTkh/Fwlxa9AjcemHh+nwjkiGowMKczVxBiONyM7zDNZtOmUXsN8
VcziZTgiQDNMzACwuDzSKdo77VquQLOTIQ0GQLuJsNkDKYtAeuSaL/uskM5J5PnY2KAO22iIsaLS
1vBc7RBOe69b0OpJqJknSjd081ltglTLHIl45WS543XHU7Owzue6/Bg48WWxBXwuXgX2DovGL51v
Hrs2p55kHAhtmrHcTavwRpUnJBe65ms7X7FI6qRGa3Ju8wmDIUHdH0n1gUEH5Qr9SYmG3A/v6vB+
mNBWmMvbvUxt8uq3Jzejv3nBeFoVqz4P/+xZAHlyYrCarPfGxDNJtwMIsmalJ57VEdJybn/sOEtp
CjdIN/yiNz49aT0kxm0SVx4ASZuUSrosSugFLF6ofeUjKKddghOBwqV1wvYxTMGlkP9nTayJcZhl
/rbOPPKFodZ/fTMrZSAoRnhX2jWyg4MAu6l6Vrv7gvNOs9dK3PV3j8yCwmJZe95ZudzWI5K1OJS9
sIb8Tk4ZSptt/OYGrgHlo/qkKdNW+LptuRPa41fRW0RRmgVDJLI09WRoTH7GVmXTTgrf1mx0Gv2L
7HdptvNcpNXZfsBW6sLVAV0I14NuXaI6P4etqiHg1FshUjUz670RGs5MsuLmQxYQNCe51JA0ImSu
oRvrpHxE8wXzSNBeFzjjVEBNJz7q0oKl61ExDpFRi47O6fAR0m6tcd3K11uLcQdE/LPkjuZ6mLef
tj4q4OHRqjKhl0jm8icPORXsb4Y7vjZi0tGoKdPjl1y9Y6cmQk8RGT0al5FzVPbPCWE7ahD+uIk0
zp+F+QveOROrkkdl6nnNZRzilNoIKYI+XV+rckPz3VPN7vpnRQRfIuN+cWvv/Y8MTg1Xy6kIFNTl
YCBFOuxTmRcBe/xwbBXxJWKdMDDWITYwAYHt8e3Jo1cL55Kv3Kgt2pc8cTZxO++xBy/I3JQTuq1g
KYJ729rxm8YXsOe2BTFQAoyLPdpUAJ7J6htXqe/kZX2GGYRz8M2l1n0Q0P54na2xdv0k/nNi1kV3
S25slQ6Cf0hLqDf1ADAZ+VNa0dfuUNdeOm3lpNDtqWxq4GaCNAFRNNbxpMNhKZUtmBvM1XNIIhBK
WEbBI2gZEqUCT89sCSteFUvkAkWyTscb4Iq4gvs5px5pQBE+4zVgGc/cLLLUd8SMQECO/6Ch9pKd
sPhi1maQiud5hGdPMJ8kuVormWwAsFLI88wMBD9TOLIHUE4hV1Bm00SRs93rKuv1dfUgFI+958Mm
UJkLblhCL3N0uB7XamW6tG2UkzxPWz5dQUrKF45TWcYXdb5oSDSJQkAgN3mBl/MPK+uJZXp+iYX0
Su8wR2oYJ2xYbb95FzMJS9FvBGWefBuSlkqpI57aJeBmn7e97EpazLH2TVfNUZPIv9YIwzDWuhkv
AieXejl7o8lF6bWgSjV50sDppoxrPweBZqOCnQ0OVQwTanzsJLqpViybmk16iF9ryp97twkwnq2m
Sj2GiVELARa08fgf4EFIjKjEqDhre9Hs3aOyKIarJ+H/gWX6UiR928a+2PKehJmZs85UYx9HSKRY
0xOjcanXi3zFgo7puh435d/0WZRhWAWgooiRbUasL95DikqsEqEpo5EjIfPj4akmr5iKm4hrByFT
vUrZ1aGqJjYsn+mqgAbIwdlzu5gqMoS4mbpFidWt0xrLWdcW9k6dVY66WvV1+GqCcX9Tv70MxpNk
43T+2n2neA0oc/YN3Ur44hwTTweuLfnKKxciUwjdo7v7PndyX5upR82OwULdnvyRlwlrLidtF0ry
J9XmH4fNAjprxCCheJ9qpeq+ITVDrBBfw/WwW2izvLpJ3uazBSj9Ludwx/Y9eo+itDNtU3ruvjnZ
6MEEyoFd30OmYAHgb1dwe1dRYUEVVYTJC4i6HWBwOeeo2T39kkUK4t27p5u/eFz4hJPTkuwYUAAK
2tm7LdeetAHHWgBtuh2gSzD60CUDHMXNYmBue5+8wo2l9soimse8kZgjq/4xw1g11FI2nPFS245w
02Vo5of3Xdg4VPSnH4Ve3G+sya/imhTt8MDyuo0jBoCzFUEMYCWSuvWDwcoGecVxmUsO/4SjMLDa
TDIMOKV1g8HxnmS3KOeC+4B08qgMCq2Arzh3Lup2+ySm0c03ijpBi0huWzSrTghUPEbeNp1upKoD
srfY2StkYKNcHSERafVyG0Yyj79xbvK7lsMsxiYeIFUoyUqmPgeUHv96cQIV/yTVwaGvFpsbQ1s/
0nBiqG5ll7prTlKjPwBFVrZ5tI8Qx2yloilLyiXXQfKSTl4nAekEJrOAoy2e3IXZFaMf8HrwP2SF
OYGiM4F+VTwCS0qdYBBS5w6VqWd6XHKJasTZ8ibtolfLoRJoHOtNyL/R9bAciwXmnbG7Ew/kEjp1
C07QxWb6SnpaV85j6Q+ebUeo8iqDLeP+VuEKDSIRaEBnrDWy5qyHm3VGvLq9g7EfYwxItUZrfxGI
fCmnsj6N6jEJf6Qx9bcSCdrcBYIeq5s7pNp1n8+1UT31GYBh8JAGVaPevz1TJi8o+ufxIkK7ic0x
cyiiKIc2ZYkSdQpwnwm8/u6yb3znk7a+SpQwxiHCJiwc5RRR4jCh4ZTPS/lR5gGOWIzI/gAUdDur
lOGPdq6YudEJozngmP8Ku4K8jYnU2k/5eqHos/5vgbalwrwclcW3IuWsQ8PAaYfNBk9bfIn05NSk
8gudvznI76liDgJv2rPNkyf3XW/KaWYbbKlP+sXHxJzMWCwp87/XLl2/iPtJT0Slgu5J2IPDt/Ro
fuEv8l3Mi+3tPE9cp7GKIKley43NMRsWgnncVUbKFZVFP0nDO2r3jGTLlLDMvUwI8uPGqw4d4BfC
7s8WZ0QyDxx+WKffGPN9X/lCM0Q+Hx2OmPNgm3GP9XTDnybDTVkyUghR9gbHdD4yFvNoqqKPobvi
gRQtNq0D/01ZYLIYrpPtB6W21zhR0fxCBR+2LV1oRlflC/pSSTg1X+Jtz2TRYQInTVyxJx0X59KG
B6QRT2fVA5oXN1ZnYw1yz+AnfhxHFx0FV5pX3oHj7CdO77K00bVts5qoBtSt3+D4hgYK86fwqWk/
KGO2pvKPDGx7V9E7ou12M1nTdKScTewKm1+mFxGjUx8fJT17Ak/EchM6lUSwTUyEXECAyEwnnrIZ
TRdurhry21KCPpAZZ4tC6D2SDKUIBbcdiZ23swwOg0vNROdxtgPo3lyJYIXHHMqfFhdSEbUWt34f
W5CDyfazHyDoEqk6Q6xUR/d6jftILgRnUoQENI9KaVYlB41E8yzY/8ISlTgUUAeo1ORAew/y+HdH
1hwGvDbPJHvn3Fv9jzzYfQ7aBQrQ7CmYfzxZrW+qzy3TIObqcbhNYi0oDSMle8C/sgDud43+G5ZY
npwb9/NBirz/9crJIj5RHS8dnnp/DlDzI6JLcg9RIF70w2j/9/+6YD9cYHykG+sZ6WY9HRouD2H5
ZhnFxKe9r6ZISGsMLTvIayYKji+8cKNQ07A3/UCC5qHXDgyIJWZoSGWVLp2qKvpe5/pr6MvX2zEe
RVG2UxudPiSYaem1OfNJmlOcEuD2Esww1MUJJvfAxLZ5Kdf3DnpKUPGNbCBoNtAkz+9rWY3sE9hf
KakxTB8LYgTK3kaWPKoNDPwXT6b96TGodi+1Zhg/8PomzwLt9hnTF8mZbBxqzS+4jhN70moIhRHq
06iUF3Y7Uay+m4Oaq6yj+pEZZEZjc0xKEU8E60yWSXErNt6N3E+nmtDObA/XZwaZfBLFu8Lq46Yj
2UFFjytZFa/oKvIDDOIPaNBZkw8ksvMTj+7n0wTAD0haxEyzAi0wKwuSlE7fuDSStmuGf5bet/0a
utH6iVZAj8AV/GlyTAWbHC8d9zX95zVkmTmbh8EayG1IF7Tc5Ta+3vrhlBe1Smic2Vn40uTSFc1a
ZqCTfUjzx3ToB/DJTz2oo2jdhattU/S88OJxzsAiHRHQyNPwjuFEbkkziNWMAgz9qi+XMWfOPvCv
2BBr6xylFQTA9ipIqRUFY143oEYWLmNNqhcp3y3Ue+AQHtccrYLjN5U0kyPrG1SHb1HVfSuDZEK9
e99WCP7MvUY85NTb8UON4tp957MIEGVx724QxMi2k0KFq1A0H+EtC09oeKpXhYpTgaUi9qgo+3+j
Chkf8vXOolBUgLqc79O63rEl1d0Y12ZStKIfxW8ZmtE/FEIn3Ka7k1chNvH9KP4S/igYiPJ6ctei
HRtL/ClTEWcx8pgjHVjcNdmQVt5zY67+Z7wJvTcshme+x9mtiYQ+u6K1idKMV7JHP82gy2mLMDE5
FaE5mmyjj5SBLuyvd4jiO1285uFK2AacSEtdCSt9G51XMcwAdBmSudaCkoyLHJYmFP3Wjug6+i1i
jc8D8ZVnzLLeI6MoQMlmpDdPO275WJav3mkSJSSnC7GnugQUcO6kF5X/PNLcagmUhHCxKLH8YjHH
ngwRg839PPeAyJhNtUaC2WW7OGEf7vaEiI7jH/OvTco0S8lUnPMB6kNQUW03CrKFSF2HxkgtZliD
U1iuY0eRrLxK1jTF9M16XoAUPeNc0SYA9CN7H3TYtroKIUAhJTA2Lb6KqpYz9ozDxeAvCgTkvxJT
LNb5R5bh1wMcrm5Kc004apjG5SYyBUN0FfMxxqeoSVEeasPhqIkFdO8b3LdROahAaHsyU+UAATM2
QAEZK+p8bh6MT2RGxHvc1W/jiDry7kLTb7Ov6DjPrf2/AiE65clmh2QImQdP9MVJKrKrTQh8XnRw
07VJoM4aXt/eCvcHa6NHJk/jgD5fBqZk5hPBJ2Ljh5tUw94QhjKeHEH4P79O9PUjyFAlOJeiXAlL
7qPUcoa2YIj9kUtsQH8CfcJvNA9SDHG9pfnD2P/Y6q1kHT3zCU3PTZG9ak8d+78NL91LPymxmlAH
pNC0rCCsxRXuNoz+xjnBQnyDnz58VtDLsOAcoXsYeakrGUI9pztngB6737kxgtX5R8tQxyficxiH
UYVeiiJD6wsoXYVn5JXXdNDdECXVodbTn1UD5HhO6mkHFMYtl18STv/4GOnf5UhCLh9oo7mpvaH1
RHWDow02l9kcKzELWP+XqZozWej2Dr/nqEdzmjMtWvrS8RoxtGDX6WKPoJN+9i1J4oHFm0NaLX6M
X4b8c56XGHGHN2fBSl1E6HBXQBRf7blYG4WGpclKCEzJZvwiA9OnAHKSNcpOHLGZ7g31UnuHnbT6
1kxsKyG+GzX8YyBpjfbZCrOnK6hNiXik2ogG46kRkLLV+PYAlYKYqbwebHcCs3T6wd0JU3PdQsCI
oAGRqvhSt4SZ4yw8bBKC5f7CeeSNfipWKN0QgVpFKL5IfaGvNeVTdUlVDh3GbRpDmnEhB18U0jGK
s8ZLihWA+RkjKeVX7tcnjAEdMuVX/LcK+iSxvTlAINIQ8qx/h8K7rrJnrBum/SKVAgpATPEBVHuo
Swvad+kDeRDiNz+EH99LPhnRhroYp1fuzFNvCOBT3M8OAFh6xguAxtrLGvsJSBfnblV16M+uPh+s
fWCdJDTgmYI+GRfSilr8VoxNqVJcd9aojBVZlrMM7Su5EHJH/lx9k0Wh9UZsZEO8Viwt6632hy6y
RpLwldSm+doA6dDjKG5IU2W7HOZCd5j+HYgNqflcFg5kUh9wSnF6UO97h231KnKJJbvY5u107xi6
/yfrPo4CQ5VJ1gDmbNZLrQhev9Cq4/f8LUCorzOealBgq3QbsaePng9UtFbDSC31dRxWgpXtoHzW
DrQqFOUF0iny5KFPId11MVpacT89Sm2HWHP4NbhWtQH5FcK8H4nlpeZ5KTySnM7KkokXHqe1ime8
DUkB6tZMGsq5Cd8Q3z59hPJP2yznXXUGweodLzLNG+AMg35pY7XjbTXnCNFjSSCHLV120mRGo2DK
QRLMWAWH2zZBgp4ct/+/dmtVjhWVdKQKWl0LKE77uXATmmMX03/+ktgs8WaEuHJvRu7z2tCT/qN4
VECZhzJIQYwBAFiDjPtzulfF3o8yPh/DJICA0E8hEjJWhQMxeQy/kwMd2mxOfdUJ5CGTco+ZcmjM
VK1sBPVXqto6pHKhLQh3OLAjIz0nMAxlHq40FN73DWP1UkqHjbU9QFeyyHNACXwsg/gUQM9XbBV8
kt76KeO3/h3Cbhdk/HULCLCaSYPNkvsAVvnSh+Qx/LbvaYzJ/vmOH1S47Vxrt6Hv6+ZgjTy+3Xho
Om696kutb5FmVRNLKt/4wxZt7eolPX7bvab+krd83924d00ArgIjgP/9k3PvpFD6o/dSP/+q8ho9
zh3UNKyUb/zkRgQFHultSj9K3yug1TowBDluZKgvwYglL64JRv6+Wf13aWi/D+ns5rO8TLncGbrX
jUoczsIPJiWXtTio653kqQmYBjAtFsfXHj9Rz/e+2/m5SKmbNR1lgnDGyrRFqSm4x0E1nwNxMciS
btA97R04RGpOIQ1TJZJSouTTDaHTtzrCLejwnaOnbuG65ujM0jIQsml89sumJPXL8rB43q4zbuIg
T2DvXx2GdarHx61AL3MNcqxDa7zXdrsZTuuCsK8vhF14qMBJkNq1kra2HkN4CItB/ACV9h2+EEYi
Aae+zWBvU6CPQeXjnDERAOeb4twZfDLOpcGQ4coo3Rn/bFojjzBbmE1fOfnJ/RsA2gmiaBZMyuOC
yXO3W4Zzc052WJx7xsvyqG+y0YKiVER+CMa/K4jAszKzXfZjAK7C5YNTTIeQtLxkAVgp3hq5s9EG
hNmBChBpZtiYBim0eOM5FIop8oMLamAFjy5c4Ur0QH/l34+6npsvBAHmmPZ1VDtHwOTmkxqWqiGh
WArBwQ0/YQuvII84RbUa5hmqZkq1Tx3NCW6SO4DNqN7qzdJNXpTN4gJbA+CC9pmfC88J8lAVatc8
vgn1qKDNClvD9p1d6/NwVZFxagz0GzJFCEoclNj6MOWdGiNVRs+IzIXsHSkb3Dkia8JueTNavsE4
a2I+HzVSGKEwkMZDv1JCwqbBWGL1FK/z08jIne0O3eEOlxwm0dYP6uHFzzBhg4UNNJBkgI5SqtQX
/YK2lgpRUrxSJ3NmiUUH75unRuEmurqTVYBza4hDTGFULvUwqQb3O1bsR/8jFdOE1oe+pAWzFu40
lhobjDQ6l6j6h8KR34tTCcJJaHNv3gm+WnRSfmPb2lH2EcIUIai/IZsq2r9b5ixuLez0/qYQ0IXS
7b7uTGtEOQzjbOrOQb/orTVwwWpPEDIR40UsKu/5i9m+SXOYsVtnsgwp/HTLlTvaZPnjsFXCPu3r
whcLZlFNK2+5DTsJcbCMUykGEF3dOcIfYZN/YBhDmD06/VIV2m7hm9xTVltwwxPJeTaO0RmLM9h3
FOyiz/1d0Bt80xSTuCq60bHeLL//vA+eogzQK+h8hygTSZA4D/fRak5+oo/SrOoJPhanN0a0wQ9d
G/qHkmOFoeQSJhR7GP3e8NqdqhB5qt9850FXhMMqaZviQ6t/pC2uwbh/cvIzgvjwzCPct+6JiR5v
KoQ1HrpfJRHnMH6MfutZRJiYBo+Qn4OiAfmO8U/Np0eiQKvGIFJk48lwXUYkc3I4C3wMOezctNEJ
WoJDfIqm4PRJZsxg6vJT3Q5JdKws8sFfwmkKPZ0xbryaF4I0dtMZmWWLPK0QTD3a1cC3OFvqY9XA
oUMdOogzWpRTYCoRNhvNRpxlfoe9bkx718LJQCk/h+vROVr/T5G4NMIHB6+WR9SLySRRh9ACrHl4
2syiE0KNqJpBlmgQVb0pQ0gRlKBOyC2Wz+lqUHPH13kujonKicq8Rih9criMnG+12N4IHXJykEKm
A4XJT7JxCQrdHVNRL0NYmOxAnnSK6H4KvGpwgzUbAVeK0Q0hipA9myvqzy2bm7AwvbCdI0Rmkq2P
a3JQpwOV4rqOo6B1uWyz3ez67MknMlYbZN8duUtcNBZL+U6Sa7UfF3waza0ykNBXpMg6NIMZto3f
AqfYFjdcsNV7uxGKH2LLlGOJkcez+9IPkFXTawl9lajqT/nK3kF6SWadEMzWTyKeoHKgv3l79Ezb
KetjA+D8O8yBHoyCafLleHmzbYx8TwvU5OFoQ/WR0rD+1Lo/j8i37/eIj9o3xlG8w0FUalL4otkB
+iksjhWCfOQ25aGEaFHgkUXfw2DmScTp6T75huN9/099/vE3cpkJo07QIQlgPL4uKCsniM/5j9yT
E4gC0vTdVx9iTF2IJtwrJOQL1/wQhYbDl7x6pkkwsJ0lLBw5LQb2Q5aqsJWLm9uWCbvqVwVoQ31X
OqRJNe/P381ADozjUZy9Iz8NOnERCsm+pxpKRPR36SGki9sUrGbcu4HCBddz/R6+tHLAVncB1M37
eby4STOvD6KAF17rAT7sbj4pXPlh8kGSnhXInd1BmkoMjz1XrVN6STAdU+iGcOUiwIqSVTX1iNtw
vH3q6SS5jcg40gGRha1e0SgX7tppK8lMYdUdY3ExOzBHJIW9cdbDCI8up7GBNZ//i2GmXEwoC4/z
eBecKDNQeoyDvpZjXsJmdtjR6wihncv9sPPCyEmDfpUYu5ykVrFvuF4Eg2QAYOSz8SCu92J/gjXO
VySWfLk/l5tpsnim/OTHPYsKP4smqThqx5vtJuU1Z/MM1WFcJvvHdxjZWhmk/+/2V+HiLtmYUX68
kDSFooqMdHUhTN1W1P5xqJHfeRl507SHFNKURQGXAFUeUZTrpNuQyaNyuGUOZyChfiAfYx7L4Dg2
hQVyvaUZEg/iWVfDPTl/ev36fxmlZpWzLpxHXkvZ69JG/le/rUWSjz4ZzZBnEcYh06KE8Y2TEIr1
wSXW417Uc46D7WGcI42Te5NNyLCtCf6ApagHfL0uQDW6SC61+DXwxcOPkA2TKYU0CwGQf0jRhuyk
RxcG9qWhv0zx/hS8/8DunG3s51XTkQR5ob7AQg5Y0q63Bem09xu+sE2hYtfKT/p2effyz9soz8KW
o7VeR2OV+UO6kkBjI4jhy41A+oMv8AHfP60cQ77ipHYNDZ1bL3edZexfJ+C+Sf/vrKkx03ssowqn
euuB+k970HTBjYSDENm5mwObLKLKLFElBrtRh4WCv3jy2z8u09gVhnU5SwsK3fWxxOVyjRR08oVQ
7v093urTY29HWusiv0cpNLpZw+KRTyWHzyY2N7+KwClMsCpcJacyiASq1otXIQgArnPTGPkq6oEN
CXf/vmCqqZ36ZHzWTd6Z9zY3b8rbhlz7ULa6gtpAPnhbMZEAchMhkTK7EtP5VeNkKNEPSt9Pf0oY
aogXjnnzIYDyJPaArV2dAWEEDVSaBLHaFvUiR17XR6Kk84guasIt3XAyuPKsKOUJ1+yZbfYhZH8+
x/6nuOOKWR3fclLZpwPvd+q2yS0cvqjQRHYJD+jM2EiXuNqy8ufle8wxcPuyF0IxdtcGwecEoRnC
iZIZW6/+tE+27g7UcA46qcJZYA5MTZtsRZQb/xLeVC0qk9uRsO3H4qBG9y3xYaYOg+2HLFG++CEM
DRYMzGV5eEOxEmcWuDUR/Rm/21igVKd85LiYTYkA1k2xHlGQ3a3Dz61gJPEszpDNKq/pBhJjT1Gg
KDn9TPYC97DZVRJ3FVtGKxPgCyGTAUYHMRQ5FncGcNJKBdTIWj3dMlFSKLKiUxSRIXGySbI6mfhO
qK/JV19s/D4Rjx3YF8z2NRcqWkvhZvg11IOk7wTCllZ7UdyArBCN1gmQS7Bw9KQU0H+u2KywjiI1
hD9EWgKYXbfZxE8i5vXjKSnwYH4YkPs+uqh/LVEmhO+p6m2XXxREdgRTe+lWiZmLiXTb3dbgOorJ
yBLWgHidSS26S29m98BJB1y0PMl/ixbGR7cCYfoRqjl0FP2ANBLt+wgU2C8mORGuIibgcQljXXrh
cdWbH1u/h258oPkpX9MtStd0Udy1QY9w0RBuDS3BZhDD/s3dSAzLor/RF2vC/1K68v9hkFwCSPil
yh3otuGFYl6+L3xzJmFVZriVmHn5ra704DWN5XgVFsnoO1fexI8R6kZU6bo5Zmf7iBK/88mVQSlm
k0tADv+u9oNDng6kAlso5jKnXOgA5PAxtLrICQOT49l2Xxc+gGmt/OAVa8SwxWU8zcIoB2nRoaLF
Upr4HSfYDRu/BvI5IcSASnJ28gXAtgPNdQZqjLRRRiFKPkqV6Okj0dI5mHN+tNYnotlikPqw9SlZ
eMX7S96bFXTAilBhURz0VEdwjtmTcvvdtvxq9iEPjUXwVGGjg0K5UbmsHL/YMXFADPDSDryaYPRo
OPMACQP4XpxPylzLUCBUvB/D6gP5V0sv3jOWg/gh900G2pgokVKlmttRAv1dvhDfCykgWMJrzjuY
Ic79Xxh3EmqTZqEiIPCAI+vPIMI4JeSB9p0wgUc2liFKf/mMlbftpnQ84nnmO0/MuLaR3CyGQ95O
7IXAvmGHZsexm16A1NHW4WDpZ0w4+Ll0x2IelrZ0QTKF1PQiaAnL8CX83hxXOlJa6Db1+QFm4vY+
yg02LCZpNbtkVX4udKOB3Dvka8IX+UKbJvnke6K0MOFeg/muwzecs70ElUjetohCRspOypA4oAKc
m3NrnSrPLdaZLkDkOfqKx75E8BYCdoISsG0/5WjeuBrzI5IVcF0VfeyvUV3yeOz7/ZyP/1UY6yR7
vPtAR/6e4hntVoWyvi7nWS2Mg+0F2ixjgaSaA3a0SqBCBywBYaxdR5aeaaU3yAGmO77nvxAFnlO5
cA8LlzD2KhT8Fxw5auWpPzk0TOsLEjb3ycqBbQPa4ZXkCB5dSooHzvQDPUl3hY3kNLdj0tgMZBTu
Q+0Guuudep3//9f92s3hI0E5E6IETRdtVbkEE3ty7O0Xi3GxFG+gVr0qiRw5hscnI2hiazUQ7DMT
NDb/4W0E4wExUIjX3Qs82f0nWbjf9i/vLWZ8adOGqcy5DkRY3e/wn/VzZuSW+86RPRY9IHnk4gts
GrfEyPsHJF5Sxn7sK0jrWxIOoP6seT82V7whPNWpbV6rnf3/OyFTFxxsrSawt541ILJeQ+dO3dx6
y5ulSvK3Q1hhOL3J92DSPLU/Vz7lxAiLt+R7qUNdRd9X+BgOoC19ZuY7XAhx79cXb8+NmOPrHQJ3
S7x4pTIgYRMESnZrtT6IAEvrjV54oUSwZXkhcj5D7VjXHd6xCCnjrEt/0TUtrdLRTRW2AEs2NjXT
XRG105KUTwdBDxV1k298XtyO+ak7JQkIPNUFE2aNR1YBjNI8q60Anbpd+q96pj3iMKyzKW8WXYP4
cyhktu0QD0Co2e5+dvd0VwOMM3LZH0TqCuKEfZJLD0Rxt5c3BfknuZTiv364YOPyvjkdz29TAdLG
GljDtlt9l20WA5xaP8/ufQGdLAavL4c8+aLvOYVtFBhaOzy/1GnSOc1vlNKVZ/zX6kjx+ZczAJfC
yWgxuyBp+sNlUPlpNFPSFYGrbSbFED6VHnhrPYjQ3WxMFk7z+lmyxc7zR2fC22C4bc9P2VV34Tn/
3QOXcWbDRwFJbeQ8JjmRUHueBYZq3FP11U2pmAvH8czHNtB+eZeMlWw6L61WN+eoXgZk8aS+VrLM
PdOqL7jkNjHJEqEWhovYbbtjXWRjN1y/sJY+FHvBSF5oaO9Y7VKSoMM7P2xxdcQqAKTboGzOZpV0
KcQ5QqDnkHWSKCsQi4Y4lYkYRIvh7wiJrqPw7QqI4pFZR2+ev3OXOjDPALEBtpldlh5SXaBsmcvA
CNCWqS21nR66OSoQVvi4prG4urqwClgs8Cvthe1ocUTAQEkHChYDcF/TlhP/Fj5+cpN5avSYqx3C
xT+kQzq7gm8yF/RiqBja7CH1QlIm7ckVAXKrPjIQU4G0WXodWRtjiemNBCyBKj17VDKntVeV0YKo
yhsceKsgqlMniyx3+fnkf9+p6+srqVzCu4pRnz9Q/Cx6KKLfzE9M6OFczanTWxxat50r6FtKRM69
S8p2JarjwVlA6E5QRnDEYHJAzChPXCfwENN1seIsanu4AfxqEdIonjfTNJ+PPDB27unoBv0xqo9Z
Fbtz1ux1mDZ8rl7VSCyxomnw3cg68M6BkceaA8Siy1RY0BoeXI1HZCUkgT1wYkg1z+JX8TIg2tMe
A/ZIfx0sW51Jw8qk0A4P6D/Oeikmm65az72lh8KIgysnEYG6o5+ZcpQGAHoX+mMnpjr1334kwMYh
pWeXolbIGfBMiUI88E0mWL694JQJAPqqpirERKjUyx9tyS0l8tmR7tPmxNVTbXh8+2lyGiVoYH+A
bUNc1qHznr2NZ3tFvsI0AkncsV35VFGioKPM8TT2FIxkBOxvkwLf4lEzMXzG5yr6jSX88IcpZS39
9Dy7i5NcJPQ3cS0bnvAzusg6v/sCA9P5Jlz4N0WYGx4autAF2IVn4UEzZf6ywIovs0y3+mvJdMl2
HlSsV9N6DJobmf9t1CGaD5ykAdcCQDqpKJYJeHd6g401Xk+crbQhS1mz6PHPcc71v6QFmoZEwl5O
vgS4GWLhOlqAVG/hcf6qZQOmfg+Huxcg9Q18gQak0igmWuZBfVOyDGO78SwPaseLB/Ti4fjplerm
/x3wIgcpPDlv5WqYgxnT74RUTD/x1I1Ie9Y65DL2xUcENJcjACyuS6ntnrHEmOjqL1k1BwabrjDi
LcWpgngk3Z1wko5+ilJWHgBSa/1vEouvAQzKDLWdQS9kvustao9u/bNBW2meH6DXrmBdlZFAVuD9
9cYroj/DxWPkyTIblboor6lHo41htADpKrTrZPbm13me+BSrZyPGnXZjuhhK97ChAZQRom5j3pPU
dtUgqf8PITH+7+yg8AX3WqZ/lZOoSXdEOjvxoNe+0NyYKW8VOGmPflUWG8HewWqaW4NpkEIEvRPM
S8Y61/wmzsgDiJdiltCVlo/sCpq+RCwpNdM09gzmGsOKW6JBNDu3+70quzWbyMCVsWRg0r+/MOA+
v8aAlDaY+mbivYg+Kt3i+pjcTXFlALTSB20xH+GSl04JwQglc28xjV1JGWU6WWOitjTJMYPLcKN6
41Utva3b97EtY1nzLSciYegCbpTmB+2cH1NgtjQBE01tWgA0z569GgDKlxrRD2nBx/cSFYRNz6X3
ew+9gVAvVIwPUapRgGrqwudn3wTUvuNuHLkaSmVlZdZFOZC0EzY8VYYcumqIBkjWjaLELvPMMkd0
d/Unqk1grL7QSjJkShdOtFXNnBgqhv5J9uYNZJsVVYFCeOLk8d8DgapK22ZyvTRK9H3A+F9g0qao
Ct8AIlstrn9NPp4Dpx8jaQX24cBAJVWgZtbkA6Lj7vxDtk/k4Xm1dKBrxLSpKBn0dCIQ4bmO0MUL
Bckwz+qo+m6ovFmgTL0gJRXuSUujgjDLSTf+hl2o+Q45IsayCGi8KdisJsg7twV4YroKRmGpHcx/
WQWhQ70PSNikD6Do9Czu67Ed5mmSoq98mLnk3dJMa6xgWtOLJ8isi7zmslb82vbrYU64vg+95ozY
WlMj47zTLDk13n7966LU6GjoElsklpYS71k15SWEiXIVn88rJd4oOIr5wwV/srrJqLfppaip3ECF
t6wfi8CgvU652HfXHiQkFwIUZBVYIhmdo7JW2os07aeTaiqDhwQH1YUxtWEoz/+ev+ij/Zkcm7dB
d2Q6kQIdCZHtZHe1TU7s8OiiNmeSGW7HqZbFmK3lih9Jrk2c13hCeC+gFVgx9laFOSsSbTIqJibI
XIO7Fyjjs36uw/dFMXIlcVyCYBVlycPYyYS1tp80WPzELEhYm1dev3exKcqNzOcTAue8ntMUYW7g
kIuoXqWxdsQDpFfP2OCg5gJHzyOV3H01cocSvm3Hys5DWvAHzDUdfhf4w35AkcrzFGDi5yixl3Ck
4wJsxFNsOLUpIDpFmdUSlMwvlWwxnQX+0LlVPm1Iwy2G+UjRleayFs1QDXKs3ZcTY4ulzsHQ6KPk
XL6CXUWbNonvay3MXCUXvSIkE9vrs7/gZeXh8eunrWjUwh9XXs1oQppqrziQddiwcixBFAXGiZeY
wDI+HL6DvQ6CIjH85QWJ8/vAtHOYWYTAjXFmJmfWr85g30gU/IdMCgzhzoJRGD8E/uucpE1nikTG
6HhmY1g1rruRtv8TG2+Zt5dMzMPDNMhAiJ4DnPiRxYqtgyGzavE5OcvuYV2++Zn5FqxIiPfMZGF0
kM3unYi45p6Z115wcSTYskVw/aqTKXNdoZfzOqo7lBlSBFu1VxZizUodrnaT6RLQlA2EneTUuf/D
a5EfUfhd5oQhQN3/1aY33XCgD8AywJ+aqIX0rtSStuWt17cSvUG3EJIKF9eLpcGSx0khqhZSCkLd
2Bnqhp3YXwZX1+QzQtBbgjngggvHNCBeGNzLmRKDGO3sBweRqX9JxXxKif1YqE3G+ZbrePG1q9Gs
DKESda1xe7lkS3IHov6CPkL28DWYoN+x7Ugs2e32xa4hOMAhUnNNOHnlwqczvvaxTC2jXoVUu78B
F6brA3LXeW//YWvx53alTPwRjXFryW88Oq/i7RXoyjwE/8dmuHSF8c3dVjffSkQiYkA4vPmOPMRX
f+44TTV51JrxsLX7m8mjEJBDCfiF0UlGsGn/jb9SDP5kUnu4VrFwUYdVxAzYbi7rVrAtaqNsVi2k
Ei2vb1SalXPDAG8o2wqaYHvmCu2spjEqYCFTksocp0WWUnIcy4MnSZmRsTP5gNECPsWkzcODqT2g
xXIHqIjAcLZumv7IDY/uOam3ykWrAA67iqZIKE9g5dW82v4MgupUp1GGcYY2RyvNqXEJx5foIS5l
R8mnX9430RAk2y53dTamb1/aFgEOuSrlKZFsJ3c91Vxyw8HLjxjdSHT6E9KVSryOvNK31zddQWud
YF31u8GDIs6Vxqa/OxIhjRlGoE6oPA/OqwdSGS4uEvxvBw2UHr5IfBsqYNndwbvuJCdirQdrVB+1
Gr9TUvaWc20eMHNTg9F8Yz9wZuWgYlXB5zSAptg2ngDWfELV5ZOeAScxpiU7t2n740ESSkeSPKrQ
8AewjqI/8uW5JlfteiWyc0QE7yIW/5BAK2kkhQrIvB0txcll9aMwEDEvXvaMomk2+BFZ3A4GKSuX
/70PzPSvilEHvr2uRSvUq2c7TxS5W9V+187P6izJ8kHtN991cOOYZ8zsclCB5BqCeJyUITIEaj/q
soViQvkMF2e9bN4Jnjw+s/5Dlk8gYScAB2WmkASIF6Aw5LbT62IdiTyZ4iXu4b67qhHJumPjHqfy
OLRmNmDtsMTGUJBDcNkpTcPxt68rhsFtubYEe+NhoRW+TKmX+BtLkL/bKAKblcNJ78eAcNMIGSYW
apDLntKTOPGynyr/g3eV/cvhnaqBNvNIwGeIb6P6irpTVOGpQr7g2zMMjFH3FG3UkBuZSWMzDzRo
3pobRlpPp18pR/U8JLrCPrOWJrtME52hvUkWD2eEaTbQzeOK4RBGT61tWLo20CUKnpv1nDH8rZWB
aGbsEgSC1GmHtB+oqsYTccCAXpFMMd2383dRPNK2dAawkaQegPaXy82NUWuavegRUP2jCpbd6slB
qFTWPYoNfH+uULuFJ8i71VNRt4sMqXwZqiOr7wAxLPMUqCdKKvE/xvE3MJQrlTrpvUOuiEk5gio4
cVoj9truo6oSmGn0nqB1nPhCyZ5fH+i3IfYSIj+PoJiUDkPYs7D62QIXl3M6/b2jkL740wp447HE
0EIGatW+VBKkrQT1Jh9mKwKXXanVPAloTgY6OjIw1F65zuYVw4GESypUif2vIXEbO6EAHc+/S/ik
+/+S1MUIM5f1hsJKqRYoJ71oYxFHgqkvDbKWHOwjEB6mZBmKuT8MmfVqsqmMh5emvgQgH8zaLWKm
UOO06XZPQohz/D9Hmbow+VHdLJORu6PMutvY+9nNgqYTr5c6ADtPavf+keEDLtES/RqAW2juL36x
nxvH0WofjB9mBe8gSscHgdcdHbK4fYXgHlQ2/cVlRLem05R8eREynANdShxVwIZv3NSRkDFn2WYV
dkmZFLm08EX44IlKtJ+try5KuriUqvgbnZxuWZKcWu9kF/ysG452dY7GOGnXAFQcl/hTwzKiuxsi
B5c/7mt7Sja8RhI0sNAuIxrmA7/QqJ5CE1sqJzd3k9wsnXM/H08QTKIp3SPwsFgmnisDKIK8xF76
lfuUrjUHdwqzDxdhQJVBbC2iq1b0odRcepzI3/bR1jzOpHKZt3DPMtBKMOi3u31tqhrVTTTduFSg
7gOCMPyrULaerBtVqFZIxnn9+YOGLlYjuqh5cjDFfoYcVIlSSxkmdKjWjsQ1yR5pS0E18Cst47Ve
NqIHvwmnAOnn6Cmd/szXe8mrxXJcLQ3l9J+zTMAbDb3MVR8kRJH03TYD/wLYvdenU44aq4D1rz6W
XfcWV894//PXnYmuBz0hNkc+w0Ui2+NkbqetOm66gz3ltyrbIHmpcYNt5ZbAr9GW1spLZZ+v+scM
luxVm8rzCBIChXoYf9JjtP4b6dr8LDy4Ts4IsJwE30t+DXHm4fZCNSh7+Y3eeuHYr+kZAP8UIvtJ
LyQy5vXmyF+nkJcfzLTNfVaoVU9vYGcJfo0vSbsdFUP6AdchQsQX7quLB7JFcfHqTuWO3KWKB4bk
cK+66f3KNU+q6x6OZ5B/xAbfvdv5hsfrSoOaEOELMhXIqw9ITRxuttnJ9RVFj4JfjMGjDczJOAR1
sH0XBiS0Eb+2JmflpFYWjgFCBW4KL2BAYQLFsSyeRw13jZOG6aBB5X9e7+BBn2fPgG7615dlUejQ
VlH4jp3XZ5QhTOEnEQXrWy8IWIBjtmSRCzALQJzvFoE4hlc0s4Sd3vGe68dCTfttiI2cbWehjfeW
gCuxC3cGlsfS+GyFbIuakldH3ZmzOEZa9Lfb4RoAReoZ8/CMPkjWj8R+Td2+WvYPROcubYsItZ6w
5HGFXcogZPDP6Hh73NRMB2EEMgtfPWZDcC43/VUZh9pcCfPRtIQ1bFSJnLgQrhf7g0RG/h8YOrd7
jyJ+rc7ENWBUNQpLtvSCwWaKg++MJn76ws2/gRvAH1j65bdtuanRhHVfLal0Z3L18eQtBpbkKtBv
lk2v4cUdv197j4JIiEnfaQpLhyiR4UbFUmKjD3XptB+/IQIowx6OIzMBB1kV/yy4RFV7apQbEvNi
sAGc/loSutuJ6ciW4HyPNXOvyn4WqkvATBDel873qRsJdb4PC6byND2Tc38eAhYsPPRzTOztP0P8
nko4+6i5zsv37F7rLcRmhystmVqV4a/NZu23MU3uAfvCQBqgsexyCxGoSXYZFRzecB8i4rWOoDmz
Kpo89Nb8CNQSlOgtKu8EjVOGHL3L7xlEyeDf032U7HqaDvxQ9eDtcECCVnpre14iYbM9jyjcqzkX
TbskTWDTfIQi7xSHRcbqubtE6ZvqqanAMX1Z+QihSoAT00FAR5Ih/gOkfChq6uVlT5mQVmQOl6X5
wYgcAOX9oH/rbCFJwAYJQUmW3Tj4/MQ66ywIu2eYxTTUtPIQqZ9C1xwbwj1SrmPfFlDnJcpa8hAX
ilxz3jCc7rRBIuuDyFSvPuKYN8QG01qLYKsIb3eGW4NwCTt2HwRfnDbRcyyiY2xCcFcvN3J39a2S
HXXszXrcbZQQlG+NIkpXSnULOK+Due8IaZBeoKA58u7Wrs2oFjYZhtO3wfJyRKsTQ/x+3enLEYcg
ZSpMQaA0aqYKJbFltnWdVzb6vR6YeydRG8Vug+5EvLP1qoUjWd2GWVSG9yKvZBJLVfd/YY8m+m07
5AJUAQX7SJzP8wQu+mBiR+8bnJpneSshDRaYnKoH4hNG71WNTH+jVfDjbHOPCHMCbQ8ColZ7ZPcR
43dNDNX3Lt0E5qPetTviJ+8lWoekOb9JmtYHIlY4eTbLkWH/ASc8mUPgcbthSWvIla0yix3lAx7o
zJq1cW3n86MxWdlOoHZhA7MXQ0FQwXeOWsEr5ZTQZe0G+37sDzARxviIKBU/O9LZ71udz84Y63pU
so6kev8PtHJcBbQeId7w2AhdeX0Cpa1nqWeYf8YTJsDBDP3pJC90pzKdVRAbBFai19cZmeGFUJtm
/Uw1Y6ctlqzff+xt8K9jGjEgQyZNR38zUdHRZvqS8iQWlGaRr/xDziyjs9lzdzJ0CZvB56Ritsjj
0BLOjU87kjZbIsi84BMN4SAGSl2KO8+voAZvdz2YQxfckyWiySkKbqmQNz6j1JZRZjyeF2CcRoPb
tk7rqSAmh72eaa1w9BSpku4L6B62MVk1Y8svb7CtOOUTSwwouRg8xEWVCoaW4A5rOltLAZT52W3E
TWbsrZIoEYcUeCO/VXbq0aMgtxjpXHyiATo0VmWY+hbkPKtUGCelb6xKeAs3ynnXf1r9ntn8Rhh/
zSq5joOq2rBVHIk2kzyAkMrftvXRGPw4Oa1VupD6Mw66orirhkpW1PaqL3v2q4YStO9Iz2hc8oab
tbmPJpexLmz2mNE3i5yiPEkr5gYwboxSCeJcitTO2t1m5CeLhZedQD+Bjm5OVi85BogNnZ9t58Ds
3kMJUcAjKF3xckvTLjbGgxPoOPRDIQVjdnhw6373YBbrGr+bvc5P2HbMtXMfn9kGh/vuBJ89Sr6+
K5j2L0w+HsAFb6m/3SwA3c+molOcyxMDORqzWjkmiiDOE4yDIkzBnD7/5r7N6o1Ndp/pLA4Tl/+g
PyA8RCf7PAwDIcWGPKtO5OV0TiQWtNcIG2I51Cv6fVi5ku7T5GMvOlbfZoFE3oOM7Iqq92gRKy34
jltxIFnCWrw2hdyhJShCV9/694X811TwK4ot6y6lXeaplRYA+3QwIOC8gNCsfbQTXtdiuJu6t8L8
iv0r/iW7kIpm3pNKB4TbeLnaLi5YdGYCn/PdKegtwkaX1COJvvmRl+r5Y/XdpnNMoWR+SvpjySkJ
BODwhTiMMnwH51JGykawqWyTyqesHD1nItOSRzMOuGhlwYSfPaEujSSYCs5+jVFtT88d4M4FA/nx
D+dio7UT8qrpjUV+usKlfYFfpGoTMGTuhlw/ZTvZsizMP0mzvLaJq0hj2wFQnlU664pD6J3ULZFR
d3/byXQOVO6+Xp2BxakxJzvD6bl9DQ4fn79nm4Qe5JBNBkDe59VfK0/RgabXf+KShe9F72XKWXxl
C8f37UoljLjJnLoF+vlBnZ3m1USooVFee/8gkGQVscvfCvEVhHzEaSZqK+2A0LVwtooHbOQ6GtF4
cBPHxHdKufUaue6sUoh5c40lotA3M1lgAy8b8xlsLLdC8pJeCSaDc/YahFmHgOemlY0+HviPS3Hj
VhMwOSBhIp6XCykkJC2PbbqmsX2FvCWuqiH8oWDL51r9Ys1JmpfifcUvNeiZVahq5vMe3eVvYxNu
8uC1JLVnSbT81bamHqK5kf1gBdCfli0xZYALHrqlvhXotnFsqN4HTApaOh7/ADj9uov/3H+eIyfP
VRes0X5AMkvHSWuw0d0s+AfxIBeGWPdQBgjukdaeMXNwHOR3MKtcp3EIfEyISK7mPxvbGMD0JtsI
U7aFOn3wkA+JJJbxBX6PBMz6MOdfv0e/lhbDxrEF6Oh3FiGulMOxeKjW1bNQgeEh3Y7rFgJD5TaJ
0DGP2fwfULcZ/+ZFmtraCqKcE10kDok9Ai0zoW0Af82F+xybehNNcWUXM79Ff5lWi/xELqzalGAP
9cMhZvHb1C2RXwoSpu/hNbSdsMK+eSe5BXcTkHvk44+AecWnpLu6Gt6PzGXKYMEjLEvd86FmeaSq
e+nxtYETfbZ1aLJ3ewyg6oSAjaIn4WrpBUhr075fwfsZT11aGc7gUp8BgzL+IOyvCfCq1TblpXXm
10Z3U0qY48INkTtRKTb8TpVGHDAPSkjEOH8OBl6WsbrCExx8pQhr99ccBogfAlGEBtDSouoG73Ee
M19SXfZGLNKjCWEcyn/nZoLvOniEkJYllJj4uzkauLAHjK1/LZY03ul5UhC5o9ZZyDRXTci3Sqkp
9xP/kcH260daiH2fatAyxQqbyFPt1JV6yhJ0pm8Gus4LQqMT1+Fjc7Cp1t9YG+QZA5wG+s0f9hmf
nZxO83ddEdlfU+g8lxnFXT7X/L2fKyK+q2oIJEHvwbfIdaoulMEmPlH/K+e/CzZe9DRqZbPjQQ6h
JpEt/7O4q4qysxYtx3uKjIAtXOptWI1aVPhMA7G2r6IAL2xxJoRkOFCV//2h3702nvJm2mGpiT++
a5IRG3fLdW2e9NG4prp73MlxjpFBxFLRY7KWYwpcGXvq0htKd4b1p9LgXfOCU/vxU08FRjmclBCv
0AbIWc+bGUsk3LH0kNCuQtLBOxR3uqPUmBbN/xP60LCfL3YXlu2XBtFBClUO8AnDFG9dlwCP0pBi
Ex0evroR2zwwb5bY/PadQV1DdATZmYeVll+tO8EZhWvqWnekI8mwsEziDfdfrNoHKoorkkL/iPu1
+FmaiqfXlj5TEnGiu/LvgkjgPiYjLWDwtlFb8+hIqb0YtEc0MzAjtXJn7b88EVzBUbfhSce2Aqbg
TYABIDpdWTtGt1SNbocBZVtU0bxOLv6tf3ynABGWcIsIM0vRqY6rrYp7rl4K3hRLrMkNi7Dllsn+
NEvMe4H13FLOCQMMPLxdWxki+Yh/FmDYQlTgdDbyDpr4uSmVVgth3+ZvPqMbeBW9zYTEC+bQkXTO
2M4dUi+ftP0XbDNoUqP8HH3hmppYw0Q5WdZ3s/xJ3s2Gp0kZKr6iTKj8xYyMdsdljfAWj6h0dzXL
Z+DWGt1ESaTBqWY9Y/jtj880AWb8Fn14NyTaDyvo7MihkPaebnqJxoGVp2WKek2M1Mu4vuOHwKSd
jYCP+clYLjLCjrVBKECpD94YphHy69eBXURb2/psFiOOE7fuUwOvlNrDKjOj9HvunWTBoJc5rvdK
dG1GSna+ocMuWrXeYARbKQVWkAXeZxC0VVhn+99DLg5OQHcRYqp7onZ2xF2NFkLH5LsLnB20DFCK
fChhSwUwXalS4MPhL1A8QcFMYYzOZx8HGAdaDllWXsnD4oUIhEQtBN4eWpjRFR42bedsKOAgsI3L
amn3A5KbX8XmFyBWhYi99sDJ3FpgIVWIKB1QX31m8Iyj9fR7LJVuBQdFj6GWY00m/87D6ZmIhbUL
MuTcUZBSHchzDOzxQk6CgvUqZVMv6Na4P1E8EQBAXtcjAESasUzhzJWs9Bo3E8eDslLPCh9rJC6R
YetfDjyyUlt0wCII0SvdUq3mtCmxwrBOh8mIKhKDXWSjrBJnstPrNhO1FH4I68p2v7IlR+brSIrG
XXZqyYpReRAvK4i/36FBol3bH1Q/RmDhnG8WXlrvQ1UpDAKI5ktngHF/CR8qPNKQbvCTFpdPljiM
vGV5aFQedtjpjJmnJlMNIYN8widiYEcVPm4fFoiV6Mcrtu07mJWTO2vb4uIwErxFS45XhR1mJiBK
hh9jUxoRp/G5f5747BOf/TKC6PiJJc2gGWqvE889agz/aO1jJZji4vSgpXgEki9YJQsQ3ucG0GeH
okuqmUm7lSY3GvEYwqZAb2iZYvrZWTdapLBce2lsK8xl39Ouunj/psN5EgturrFne/yl7csuuQ7W
LhbNWEaXnFROxdjz+E6UVqmFTSI4fkC9IJjyQTrLVGUmCcTUFK25ZGymmpyelcaVZ+s5lHGzvtqu
tKQLF5F4+U/7boJ2kApj33UXcPe8t/VNrBz364L3rDv2aF5gJwOHvFX0QAmo1yRQgyEt2yJW6F+a
bq4MuPnYUjSrP6ecUf2LnxIKQkmMWjelXUjDN+TG3ddoZkCaF1ddYKb+JSPhONi9Sg1M+600mWNA
48dhmSVUY0apLSAiJTkVksfcf16rbJrMlGmCGN+NvuwOnS+bsdXWdRv8qKRgIVZ0bhDob5dHblew
TxwNXh+YJXQBg1ybQQnhlDcE+yNjat1qO1htwiAKHk2AUvuGcpk+JXbMU1nOzx87OdoWmdnWgB5r
BneQ0y/Z38x+oGoSEEBIwG9NhCCuc75WZFowN21le+6suXCJOS+edEhfIfgVMuoOdheuhakTt+Tx
X9QbsswGdc1kP4f31xkoD6gR1PibYKMvlom45Z1dJT8uGdgRxDs1+tD4FbwM5N/fDmXULuDtprF6
58qgcFkuHRRppH9ft71xxC8e7tUMqQUMF11oG9EfmyFT1fVlDwD/WQC6BTJD8DSAQ1Mlp/Uj7jIt
jX9yfTSH0Gs7RrIUI+SLNiGrx7adNaNz1hQ0kGklWvAqr1PiNkWZgYNYyL9d4RgVB7N73LivGLBl
zI02sjj5H1+yx2e3zM4f/f7GmgH3/Bq7zF7p08ukRIayIAc/+VnB7EC+90w3tHw/IhTj32pR+yoT
R3tY26crLugeIoqPxLTGvqpQMqK0sr6EuwMKE1aMLegEo47l64/TE+/lLqwoBdHF5XZ5J+rLqdyE
cMh1LMYtELrJ5SnCOuNxDmMt3sv9Awz0NF4DZoBkqINmBJGegSqQAdyqzpK6J/QL6PeN64bxvx0x
rJHK28h2SuE2E6Vb30R1RTJMY7/JjBqXB86o77NwFNjrZg2ssUGysgfLOc3OjzQG68jTYA+F4xpf
ASyzfIIwN719OAQJQOn/luhf1vGSr0bAk0t+JfCAnJdjkM8ZamhRC89NPjD8avXI4o4nptk6n1sx
8ga0kjk3peqMSsDlBex/DV83HMwhLZkmw1wGSae4+TKFh3V0ZjJ43sNV+G40qptL/By7hkELF/D0
MOYERCmNb271U0UUoNvHs4PmXvuYjhruCZKwloiruw3Iu64++jsWv9sawxe/Iy5EVx5E8q0hJP+4
nfrqSAeeLr1naL9Cv/TT8RXOnCUmB2srmB2E5epxnCf4OwvvvNqAzNjGgwmS26iaoJPOCt6gaNoS
hfXPBBPq5qq+oKjzIn1KFH1IYlgkeiaJjXYC92oY5aX+tgv377PZicxjmJRwZ3ya2Uv6pRzxV7bP
IlAg6cz1CUgDk2qiHjkkde7VqrIKfo26DCjhD8y68TKtEsiXRUIaa3ESDDQRzKZoZwtws0IMq9QO
DUOuylnC2nEgw8iQb8z01WptFfg6KiVDJrSHsBdE0GoUSlspwxJC0HaqAVovm7J3g38vTl/loCgz
S7zzkKJZxwTo5ehOj6Ui9yfGWN+QHNc30eYtTsRZXTCAlNO5TJUlaqEp/oHRkFngiOAI77qGcGuI
yCkO+Bcgtg5NBdytZQrDutD4maiPuVmFhvLRMyNuK1mutEOO3gmBtuK0aJFTUs3dX6CM4bg6Axrn
8td9iwT7Dv0xcZsaPPVDo7zkml6s6iXUL/jVkt698xfrhGY0saxzvkv0X8eBhY6SEQyWasQyNzL0
DKB/iCMyYWuu/ppdj7s6W2J1EFyCXOfquWK0Jcmj7vAGOqjMB5CxjT8BcJzzND00blzj2VCnY6FD
NPVsBcZQsDMLvIeCn3KYNOBww1VW/tTldpj9NMQg8DT3xn55wjO0mCZ/vfI9+XZB/8yMJAjhy19X
XvNSECfffAWMcJ/HwHyXtk8kpIcDM+duFUjO7qLfKqigwEQjkanb50qforDxJkslaJEFRz+KwR6t
oi5jeCHplzCx0CINPvthE96HhqF1+p4XLTM68FeWKKiQF2hreKT9BzVVO2PTN58RsRvzZnG3BQXu
mJrTN+cBqK6JoN0Q5I3gIZDZfzG9LpWBFE991aZh4IcXcDWdP1fCnwINaM3qCNHH0ubq/WuVQftP
PhWF49Vba25s7jYBbSkiz0FPtSkJzyaRHsGGvX7+PmmOHyaxu8qnBq6aHBoEhsePB2B87a3h7f2T
R59RanMb5gmcPnZ7RuPPXLAOMqLDKPlR6OPSqV4Dbfj3xOogDtGAvLm5nGmwOW/BS2nI5kQ9T09U
Rmzmde8FFZ4Zy6MNEUOtJ3cKvIpGuWrwE5pAAp6ccRBfvUC2d8Gs+GINa6FhheeTv7giRWGdsLkt
e/DF59wvU+7jKzdSqunh5UfB/gcaxJq73QpN3LjufcMhsEpf1pLc6FWLGcPYrR/Nbo878/vqpP1/
WIIp23bL4Spl7rb8dEySM+YNaWboo2qPnS3a7a5u5ZDqHHHPLDfTKchFqtcV5FcnyoUJv/MY7YJk
sHqVX3BbQlggujTn20HcPOrdarWPEIJylY6c3IDWEspCfWDEMaLB5kDC/RB//4lG3lf3w0JZPc3N
P57T2yfyiN4s7+bR7AsPbQ2VdUPDwNw11CS/ck1MICz0MjikLtQT6DQImjLxBPQiK5VqeUrzG22l
P3Kv8mXptOYhWH2+eQ4KJcC0qk4MzFK9gFMHIfjvkgI4+Fgs3DcjdO0OdjyHWtMh6gpUn5pD9Oaf
wRDzt4LRfkhiJF1XwTANyQqD3PQP33QRRso+tk++g4TpYrDmxE0IZxThsUk6WutEnonHiZJ37WL6
Ajy2tqI6CJWrrSO9YCGhJ7hsYnnyqHZNgucLiktaF7G9jiQ7wrYn8rP54ru8VbRDB0NOLnxoyyJ9
nOqoVK4zBg4yAQ6SULkroSa5JM3+hmZKV5T/mKSUL/fxlc0TBwE/oshEbF3awj4Ofq4xZL3I/MwZ
V3F9sDwav2F6pTS8JcIkWvlDswOqtXNZ/BZf+7VhhP15CPzN2nKdixQmG29YMjIaDD13i2n77Mzs
gFa9XRDaZfjwDv+aJGe7OfPHhxLkHP5o1ZAMREWMyJ9MqiLoBzbJmqvRN1gnpWEoTadQ2CnZyZSd
9Cq/NkPCu/NbOSfgM7T44AYVEpZs29XsgN75YNXqfh+VMMcAKvvVpbkW4Y7epgcT8SnwQu1TKBtj
BO3cDKw8Hj8KOVlF/HN3+Ow4noHl/ijqJMiU0Qhe/e5GNzCt1jAWFeg+si/NIrUmsvgY1qLZEHuN
s+G7yNrGhkv/9yK2CVBUjowoYnJ4F7NWuUR70RVcJgyr589Ubvzh94XgrfE9aUD1xTa4apZaogsw
6hAjOUyVITnfyQOW47VvGgB3sqqyaye4ZG7pB6WfW6qx0eE3cpcy6ae1mElBxr0SowB2xDy+Hg5s
RfWuPMWp919sT70wAyDsXMeS12otvV1MSr4+8ajD+WjRGQ15tQkytkEGb7UAoODkvBHxUznvvdF0
1TatsL/61WS01nbH3FhTi2/VrhNGZZVad1Ls62wpRil4vi3DWHAxgLwx7Ict/1uzkG3RIZYe8R/K
z5LXO0WyNM30xtguPubhV8ydqjMFJ50iUKRR9td4BLmhpPMY7SU1h0K5MRuYdBaJvrgnk8EMmRpT
8Au9YqKEFuQtNxLOStL14TNdW1tzdPgUVCoaoF4bg//9qoEGTtlWOcqiab1CcZ9yySjOBU5WScJF
KLjwFrQHDc4IotlZuS3uUEF62urqRiC8tKE8jnat1RTw197YcXg2N4ezsesgbV+BtPghWQY/AVeG
7/rKLvM23+arPHykZJ4y28TdMrRMhKedNim4an3CRmoDGfXxsp68RvZnazlt7GKdvyL7M34U/MUG
4tAhnEnTHfLMLhUwAzRShKTfX+Cb82sD9bOznUjmwY0Y+nvcAnXnosrZodLSF7DsnxylMEInvbXz
in5XoJC0cSw8Hsu8Diwm8d9JqN3rJMJFY5cRUpkdfMopWI/yZhufCDOVbc7KnouMwO3Oy7JKZMZA
KUZ6XdVkidw+/KuVFzMUS3cSIuhtiD6a7xYp/7/GHGKbS4eFTwV7vVpl8P48kL73chorvT/CvSJS
lxAH+HUwfXE4KWmJ9XM1A0RBlgoWql5t0cZEiMx6e5Hokia3P5wGYUCmPUjPW0v0+XbOJ+rxaUIi
QOT3Cmh0Qe1Pzh6hdT3p1iEkMPEgyhUrOEWuM27iFl4bYXLJAFLQqtSq6PhREsj82Utrh1umXwhc
w5/uffT3vFckRY61O/CO4M+JUFf1ffDJW/R4YzYY1yc3lcJiR4LKxz2lr6/0wz5907P0ErjXhyFE
euxDbe8h5zPwiLNNZnH3SGqX7RSyxggnQRCXpVmO27PYL2xcVAvCKmlQr8M16cQZhHIL6CGGM1o7
GBBDJxi/rig1k8sCVXrhcZttW/6pBIX6N27BN5ZQtoz0z3T8w7QkGgHyRyEt+At/UZ0J4DDp+xfs
XEZjJyXZrhE7uID9KIDb2v50Ior53/T34MjyuvzDQ7DMK+vCd3xChRbyfCPTBvG0LB/6q+a+xA1l
9fkxQj/uLHQwBW2icsqksz/YSkFZ8Ze84Q23aLaeebDPYOqbQq4G7piHoLSFLIvAfGm6laeRJQhv
om7bBjZ92qkBrCosj1dZsKLuQy2d4VAYEphNOl0v2oyWGKnyaHsr7ZJ+EU0ogJEW5/ZsRGKG8mNx
BnQV6Th0NT4MnLv2f4VAJN9QV9VpOHwhcF3fHoqd/rHGPqao0ORFj6MkTfMyGWSAQ1ynnqSRSqrp
L6hlcGuffrxOI2M0QrIrIL2aznqCroUqjtb+ubNPPa5pOYGCB4k5kMD9hsio/93Wb8jmBbR88tYm
vN1VEpnH8x4dnhHqariAT2VdD235N/pyWny56PWGrPaiXJOc+qhrmkgvdzcNkIRMTczhuLaSG0df
r3pSyM/vBpZ/zIpQtLi+t0N4eZEcPIgPOeroIE6yZFzbznGl/1uiESieSqaGUYkJ5lgQJrJE5sqZ
6Btb5vbtMcBXblIzzNgHKgN8ve72aBiEhusVwKlJNphNXz24aI0A80wC5IPAgcLw0YKp4wsZk362
EbMjrkrEVLCgTEfhLp3zTUjNPN3NWa/+2tziIf72XCs76Q7yU0EQ36LXIIrUMGX97O0YELtPDe64
pRitLkqAQiXdE7YIGd0GsuV0EIIfIesB6LAwQ1fjR35TBmQ35IdQZYpCKdE6zQoMcj7lWpdPhDw6
F4UOScl1i44Ipf71K4pnouW87y0NWh9JYLVBlvTP5K2agRGPXj1WCZ0nOQOKkzPvS493uExyiDpK
iPk5ThTYhqnpiOEVr4OiFf2nThyTUIxvBRwww3ALVwhxAtFKg+xwLaRqTVUlm58++COVRXZkvvr1
7zPLEzAZHuESBlovMT09YY/W4K0w1Z32hszovde9giuFoc4JzY7urdUXPuaQTdhwJN/80MttjayU
cF7rmUoZw5DhoRZvyJ7gTyPJAyYgv0q1vrdOMvFf5b1FvrCWPtZDZliYJd5k5uRvZM7lKCdVMe8S
MX3c1H3zoGJu4iZ9XN+rXytvux3Ma1P8gdjc6yryC86Cpcmtf2lhzUNamRVWm9wVIeh9Pm7aEG4z
jVKqQrRRitvYSJslN3cVCccFr7k7z8ktjSFLVN9BrTAVeypmzIfFcbpQwPx9s2oABZ4SFElUM9yA
ofKvuLfM2SGNd7fIEzD9SPKQlFBaCrkpF2kTfzy5KYSiy2RzgkC7KuQauLIL6V7iYFoE/LpblrR1
D2sCRrE9W/BxRQ9k6MhBCTu2newZqXRPjPnO5/N6cVi5J2mWjjkz846Bm9IIw11q3b9wFzLIDc2N
bZnZ8ucZZyXpkN4NvFiEyTGYKmgLvv/a3ZdVEQX5vzAW7kj9OWgxuqym8iPzDmq82OmGi/+5Q0gh
iMMIkBx8Ds2H031Cpey2/8jCn5ty+vcD0RgBO/Q4UgjpfFevxkqmC6BhwQS4POTTqTBU/kZQ4UPN
Q9V3811DKzLbq365jd4Ro/T7JAd4kQxs27Cfqzxr7eAoppT9EiaKdVReHvooILVxL4F/0hQSWEDs
Wy46gGsveiunzrNXCVKotEXt8781yJmhLR3wqLu4JFLGoaWBQwubYm3IAWAKIHFB6rURiyP1Lozi
g2Neyc4YAcOJX9SKVJkdS8pRzQGvlVZlBjx6RQp5S++xd/qgxOWhKOaljYUITAwSg70NZUM9wBhF
wSGZhWlh8AKXRj7xwSevacDgTLkFzaQESFFvms+MldYnms3lYln3bDIfkkejwMjU9cbW5YYLr3pp
Hul09JEgOLBs96spfnuRzqAMQsZ2t1SMnnmOqFst+paXBXLs6FbqqFuZ1WoWGm3rSUvftmOqOrvI
yPV6F4hhHJb8Wp0Be8S8rWXOQArQkv7Oz1sx5PLx+wRyDuEFDe2nS5AoxnYp+/VZpd+kntzAq5zt
dpN8HuNh97k8Zr/Zj2LhQvSYmYbRAWKDGytc+SXnHiYQ/aTITrkWDg+2U3sNmkkewlWQN53tbM8n
rTaGSO3yCQFMaFYbckrO/C2RrcPYrlL7nSaomrW0dOfMjvIA88lBU0F9nD3Aa+OiIOvjVl+MdMyl
il2FNYQ1TREIivfiY1nTGhQIAmSXeHAEavbKeBMvHukt89p2yL4iqesddjwc2uuKUeF/HgNZIfWU
Gx+13Vm1+wQIqqDonNQXUirTXfJbqlM2PsaqS1d6gMQfFizqBwV+aBZmpaqcXM8jE0F6qrr7MwCk
8DCQXnINHRqSujLIiARVBthVxIq5H/JmJqFEwfuJpJwv2YBNOErsz9SMeHs0qJP29QsrWONdky8F
aKOvnVa6CI6IT6GfBTAJKDxmBl74lmmpJay/TrD9kx90Wv6CYh055SSHBAJzdZmrWaLxsLlEU/t9
L3Uu1wHouDLVWTUrkz0/+J1Ykref03n6We/E+c+UCuq0Vuhv0s/t84tzBwGKiUrcPGq3m1Efg6S4
kLE8ksLIPFUDeYqykjoW+oSjAjRyeI+hPWjMHSUH6qRXZyRUPbXTV5ZyY4bTOOSXdlSbNGMmnU8o
PslY+Hw0z+aYmSPFMkgANaAByWQ+TFHH+aSNjRPDfDUUCDxqCj6EOr3lpLSARr9yU1FSP70bEgvh
rv5w7OPUTSJ0NsdsVr8vynJI/uB7w+Or7mLCrz/RUgMm9WnbEZEiOYFfKVA2xn5JFojT67mfiH1k
LjlXKQSgPkBeEgDLqcpflVBFIwiYLeGyVOlxC4iWYepbOXer5pjpB/YUJ9C4CndxRAvp+ZfuHdpa
IJZlbrgFcN1z8SvPvLmp0OLUEzXrGTxxGKkd3E0a7RW4+/W6EJldOVIMdwldfT2sDII+KzLaLN9b
HTjzBN73zET5AkjR7EGrSm7RZIRlHpO6OF0FnT22iDe27GKQ6DpuWv0lqq6jTj0G+F66+852gEF8
Ymuef1Xc5OJsy4RTEG4yPC405RgbG49UVTzIda6dM3LEjD/JdZM2qNM//nkLbDUYizD9mHpM1pUa
oCFMIiV84BYwLZshTtZH8NmEeHeN+U56OVe+rdV7UCH8oFqKWXSeCnyuPWcNeRrQALMFeyQRNQsS
lebtanO1aLIDbu7D7gf95l5ZXLR4qHvlKFQ+tTqZIj8wZ4jRyiw/eAeJ/aO5DL8kdrQBVuM01+Zb
JfliVqTefnQEYQSv+ZHRXLyXawGNZtyOXpJeXzmFnlyx0Nlvq71A21aExrkT+XxKil1FcgKP3HwA
lZwp4SDjV6nITODfA7qog0MDN8ROLko0K3dCfVgjNQVPLbneUlc/LVMc1hT5leDGwlrjaB25oGwP
+64L7I0zYpJkZJQ/BUxIU/DueMzn9uVuzA+0BhgAmqIKE7xR8UvO2SjRLUcJlKuoz7Sta2Dtpqky
y2p9Y8JYtvkJksFi6Uh4M5udNNTI+Z5TQ9bkabWUN3bBxD8KksyffSHioEFo2brqYVYLMImbaPo8
5w3iiO0GVcqyufR3mJeTPon8SpgXy1mWXxe+J9csZuQ1gnDIfVGgammztFviOj0HHZkxVFLf+T0P
VxUdaMxtz6rJ5dxje9Pk9lJry3M65yFqV1J1Mjv+/IexnwpeA5mvVXTW3GcsRloJ/fXDNOQXZFpy
BF+tXn/QaiU/MzE7JZ/a3jy9iiBWYzyS3oNv4ktQz6j73491YoSaUt/gNL5yUgHHnr7fA4n/EI/H
gvZ54lEN3ltALAc7i3XGbfrj1UqVF1NGsNVBLhNl0A5Tnspk6utvjvoReBu7TLcQ2i2Q2yNV1163
/2DaQlGXsDVh65EEBndyiDdQXfz8QZBpZwxs1YJhzWh8OkWWzSzNirqpvvP8zgIcHCAs3+Ug2O64
biJKguYkRZXTGMoXqYnjp3rwh8FeyjaB5UOdobWg9YW35jNW86ll1St2bWjoxqm4gq/8Bcoc2AlS
yu4DtWB1cHu0G25n8aLA+va31q8jN2oRr15hiwRg+MrdP9JWnm0sYSZF2MDgG3Usg+kbWU7pkRvB
r3SJaUWFTOgI3p9VEv+WqomAiEGoU1HBpt0KU8u4QxeRWZbfElXl85QJFU0s2oegPbj9SpvJS78m
PyCl4GqTNn6fI1L+dspSz/DLLue9vX5etuqXSmfPwDkDn71ggtWV19toapySu9KXGGKD7fogG935
q+XCU5mSnOJOSb/EPRs9aH73ARlDPP+P5QrZt94PPL8MFGuMmNZtNuDK2iUBswiYDZ+8jmb73Qc3
ztvsUzDHB8ArA6TuBfR+dX8wrLt+wYr0uJuMz+SeRm4dYTQtl++q/HO6tM9zOO1WlZnwSd3Z2TZ0
zFnyac2qHlXjgXfGEJY0/bO9YoXosyB6PcQDwRnA6sW1W7ha9LP9Se4ZsRJZyvmXUJzsWuX3p//A
mHvOVrEZ7vgiffGbb0Hd5Nv6YDKyNPoz3u8kikspqNuNedbuiLOYIMrCgKXGojrKZ4SWaAeTgr6p
sGxGbc+DYIrwnS7I9IO1rNWqYpwGLIvNfYSRGs3wH0rjyTAK8N9RmjHO86VKyYE9igUUkFADpV9M
v9Kyedw2+ZmnRJimClNG5HWlQTJItjOyP2cpjvyN3BqrvEOTv9e1i/X4LT5x0mYj7uQfM14j/9Hn
yK815VcbA84ql5g2FhFc1pqVB9fvMwzuqdCDJeJbM7JHaHyEbujfAyRSEOv57X5hnHcCICnbLp9C
bzUgYJ+SFatACKEkxMeTRIkBblxKf950mGyvajBPSqFTfzey7ri47H24TCfvpEafje8deOejc4qe
b4bejZO0drfiHfRGNH4SKlFlh8PBODCnzwRFj2QI6LIuUayDNCc1ckwZ+j6RI3ujc8JyokURLkPh
mz6A0ffotZEuP5t8u98KSHQQgwOSqlaMLq9xGASt+qNF0+Ipg4MFFcgGpBEnN1akTstzKWYmsYds
h7NW+I4pnxw9kgA+0Spn7d47Xf4uHsQEWgg8hczuYJSxsLgrKLQAbpDOLkTD45fLqHNr7eAbxF3H
fzv0abMKi85Zz61fqiggjPabXJTtsaqB6uciViM+5ypMJ3sFoEDfM+lS14ZpCM0Qc2R/HtMyoDsb
uDmBQsNlJaLfROONOFIJwP7RcgM3OOdq6MFEnQJCD2dLWQfdavCReMUxFd6MY62umf/5kacSNxfR
orTjeiloWOpddxc19q46AQ1fSe0v3mg1GEVN78w+eq9aJ9g+WPNl/VZjBr/oGwVsBs/puPxkkF3I
G7y3tyod8+T5BAK0wumtszTXZoYHBvbivm8V+cFn9Piq1PiTz5wxS/UdmtFu8JCxqWiIofhqiPgS
lVy8Hs5av22LaF1fGNvsemDmteyXrD3vfnipoecFyKynUTQYUlqrSqULyz3H79fkrH4nSI4LksBW
TmhyJjZvgQxuhbBWh4qcpuH+1wa2HG6vn85TXq9jAAWRgSCzaQP4+quTDbnh/FKX8jxMBdFDetOH
/snRxeU0INM+HT6XSM+HSw0AqiiprUGdYe1v45dQUtv/gFY1dtEzCiSAi+9Smf6NKk+QrxHbXjZ0
LB5dA3XN4SN/G6hl54KH183QPRWew78GpJ+h+VLMXowrDKAz0KrdlaxEmVaBFdR1S0DFBkqi7Rmf
ZLzxJomm+k/Wbr9HncpbMzwJlkuK6iqgqdsI7bTHzL/a2IPVK2kkqvvtlBxnFk2iComCbmjyxwQx
TpATUyOCBwGppG3j0jnLm9aBiI5hoefJScia8EzSACMYei60iWNWiZt1fQscHyujh7pWFSI2lJWc
2ddg5Qr26XTEZBSI6k5bcSz9+6Eobmnfc/ljy/fhVMuQCZZKwxYmvWKmJqeUim6KWKxog7SYXl6N
NL16lFNi5KVJ1UX2ZOfcCs2MDC0BYNJqEo8GosZ2VeEZ+WRwHHJCP2nNr6ks54ShbOkk02gtK3C7
xRLvPaZjwVt5I3ER5OcXS5JlEeDBpOwtZv8tTdtxBPOOy8VFAfDIcVDy9fxvSOY8dnknvGUPOra1
l9MZH5bX/JCvAV49asN6tNp/5C8QnvxGK3rhZ8nIPbe1ngOUJQkGY950rAoRnP6sVJvYUvEQ9NlX
oQG5xNf5Q3aOq2DL2z4Oy6HxqzM387lSzaT2gXZXDefnEN+CnGZfwzXz2N38TKtmX7EH8LBydsVK
1VQCNFyJdZyvYr3Y0BY3gJc81GD64K3KMExJ2l7MtNduY77YxG8oaGhVblQpq2HTqwItKfsg18MN
QDdeAlA4xturJllVGCPU6N0GrKfMsJvfAzTI82OlFLJ7xK/tzbwCSMLTc0j0PPGdXKlQCEO+q24J
Vk3xzsiDdQL+/qt9dhrmpMXtxbaFGvfCHI/3ViCWA+idi8WwTbKQoeTo7pWrMCq7SUVlZU/WyrTW
8ormTuMktDQ3XXVZFYZp0KpLJLMzQN9AWISUkmi3uM+y2meCcPHQQxtlnuS7cYK5yRp82S7CvFwG
zpU8BIw6R42FXlilOnaM52SlalhUQfAfRwq1wkoJX2iuQdETr1jPytY0uD2r7/32WXjDrV5cGEOU
03hG0nvKLxeaBP5cQIEtG1wrX3/jBM5lvs0lSS59s59RUkoPvvo4WOTUTp+52VV2LZ+Dln+pJ/Xq
AL/fexZEshv5Ly9ePj7vPr349bN66AiPEXuU56XC641WMpJMp8Hb5ZpdwWDonMPW9MkzVWHVjrIE
VtUivPkD/NgbB2HZS+BgP/g2woZaZRMnsBfNpqsbCjsoPSKz08zBwPDWcvqPYHEBAAtWg2/PKQ5i
YObdSaVoixnkf3r4hIUaEArVPM+0ka2BtpFA4OnoB92dLoLgUwXq8TwYa9JoV19cNAaFzoUWfDtp
7MafcOL1qLGxu79t82R7e6g0F49p/WhPgoyauEPgQYPqVLs6hPLtEUJD2ICkZVc6/rY+CIcO1ZMQ
NP1vJZ72HID95yaxDiKb6tR7WKVtGKONvsLiqKlLpwPejoRXe2j9VCdi02LZ7qMJI07tIjCx9J3r
mtZlmonPDS1FZweylbJ+9HwS4p63oMpTyC1fj3P5yGBe+cIps5VVuTRayumgH7jqUEkZGivSVfzt
xcLH3wr9cUeRPXuQuEqs10yT1Yg4eck2mBYD6IsJAZPoL2h2Z//EsH7XHb2bKtQeLjUpMmJrP3Aq
BzboTkFwkCQtMPjkPrZ2e6g9GhFc8t/sH+cJ4vE8JTjTqFaq7wXS4Ezq5yTs0/49kaZY+Mqgg39K
l/6dXjguuNpmiaqHlvC/4hY1BV1Oo7IOC6SQtd1+AW1z6xDW7gFLKrDy65sLNwFTbptsEmgNq24J
eAv8xtxMfjzdniZ6f+VnN3LSrL8rdej9GBE3JtfLEAgcRAHzKDrMh9c8bLs5/LEbwUNEmVheMYXO
pACtUR7N9mrOak3cBf3Ky1siMV1Xie86YsWzBcQFaHi0a7cG4JXeYVRI1MJ/VK9p/X/UKGSwhxF5
/mi/n/nmzJerhqyDvQEbxX/dSNuccYNTz1eXGNxsYfZ/j4+PF0xaT7oT2Eo/4eJiaMORHQHy7DU6
TOwpZ5zg7N1civjqirIPbzKbxnh2RxwkCLzZVdHxq+9eFMRa6zo+gwV4b5+LJNVV+8EZFvmp5X7w
Jxg6j//pAwtQzfMGglg9VyknlVeUmy0ObFtFisiKnnUlxowN08hgG4kMy9exBqj7jT4wh8gr5wMz
WaY8lu7gozBGa/H24FSrTkRcuW0IsXIdkD+q83fIVqDTkXE6iDRKp7IaXptazSwFPzmwabE3gZMZ
s7cpI01zFHMn0XVu5qUQ9+br4L6jieFA6G65l9Mi1ZsQbAxQmFAkmUI4ZN0cSg7oqtHy57GniC/f
RYQ1icZMDyGYwFbCDuVmGwGCpnIApv4jDwyrANPIsNYR7cXtR1jtJH/45bwEMat85i3B89eo86Sp
GgeypsBEuP98h0P6LNdz4sE0DE7YsQR6NHxJ/QsvJj+kh9p91Woz69cvKhAk3pH+bk3vuIsQ1x8q
7kz8edN8y47XL6FLut5+DOwF0Aje9jU3pcY92B1gR1hjOHLUX5GbS+Ly9CFsTNj7Ky5/Ck4KXvJi
uZD0UnWFhhp5BPFBClxhkwPmSxGqVPBeF2z1acqL34Bu9bAUq0QKHo8oM+L5OrPP3rlaZE7TGGRq
vJTXyWcF1SZYP9OUvdXes1sjhsL5n9PPULnPaCY0uQLDI0obr9YMZOfrIGFXg3jjvcbCJ0uE8wO7
D8/VZI2/suvi1aJraB8a83DkHX81wr7GEEuE4CB7phUGRBdAwmf9EDXc5OGvx84wsI5kfKTUdsDW
mvcTQexxMubEVTS8es5bSj/b1bnvPUc9KIm9LKg1nnncCXIKtYgoI7Q2D5/CLPR6vFHMfnCqF6wd
Y9VNsTlIjAvsOu0DvL+dQJOZajOOfN4jEso37Y5na9wY1UzNJrxflYp9puptJ/Z+j+gVXH35uOde
PMB9HIjMekC9KOmhpae+/dm2yxQwlfwIpi6up/yvQUyx/6bFEABIG9gEq9IjxtqUJu+iv91gwFqL
OwGRk/1QdXkvbsMmVoRI+TAMd1XLTxTyBgcL+sIdVyuYHoCHAeAAbcbtImdHjrv640zGUhUzS2vY
qvzY4+NJWGhqvIha+QhzXvJ2wiuV6vNVSi/0uI2larAJSggO/UsuCYTZALhjoLc1P0n/b277Sbwg
3k4pTuaaxL4rvW6dg3gUJXGtAT6roWBz61Q3ZkjXjJ7FYc/O/Aa83YzY/Z8teMye9u14H4ZuoiJ5
5z5XKEJUZDftLTNvMJ61VPyIbPpkPSa7LlcK4Qdi++pFOlF/7sHB4/9R6sVIOum4WxZsYDn/YkEa
9F+UodJF0YaeD4Dr82YDwJvUqS6gZsY2XRlUANwIIRvriq2OLxLzDsplPu2ST2E/7fUnr0Nworjl
i9mhwNTA1gfZ6ypBHb6OxYRdBFdZ3ty4eWlkIEgi4fxvT+cokOnOBa4rBfHnvmWwWUVKKRtMXBW9
KdovmlzfUKGPsJOAPbaXSlE0YPwR8K1cNuwfm+1oSCEQRtqgJlDKsMgEeSbaN/xgmunHnXrKAgBB
kmIgwgVdt9yiExTFrqHtsGaTRy5fN6Gy5o0bOebRthqt/eaNLrquZQ4zvKGxCR0GNvFAaoZq7Pek
elB1WIvKNKrkmLIhuTeOp3l5SPsVdHyDtz7hNzEjt0aIX0gicWxkIemDtCNucwQ3diQkt4TW5f0m
jeL1vTewgros0OxaiYdo322WmmGr7afJjRZ+B854XzxZeCK3R6gm0qIHEInnXbDVIh0fotGmkZKk
sP8J4T4nj/w1s34ST2APe4MqeU+je8xZjBNjr+ITTlyzJSVyQerGr+1W7mh3/YGGeo0XFa0ILCDA
rqapo+lNI0wKcFGLZJerL4iqoD7Y9/Z8FjU7JCh/VRohw6WiLUv6frYLz9dAtxCN4JjUSB5kK8fK
sFoWb067ZgN9FKpBt3sjZzDuH3nAffhhCaYNgvZwIS9G1ekDGc7W9MQ4yGFH3pA9cbxgG7WgG5yC
I1V5RH/I69w+vKVbmQUpMonHYf3xAhMQwOTDT8QhS6Du5DF9AI/Ctw+//3yDohaeW0exHRMjYGBn
2WsRXYRWqZTq9L/Dm6eP8ePpUjqYb5ey0ADCCsH3TzWdiJom3V39Lsgr9H2jfsjRPj4ZQvKnoDXn
AyqN3+vTyUCPVfo+UZ7+mL2aMuphIjIIAepPyhemJI1c3h7F0pMbjJ6jDWB5Y4oHYuc99x/NX2TG
gjCVa0U3X+6Fn85nIFl4Cxrddw5WbFy4cdqanQJQ5LzMDboYpkrBZejTxod/XpZf/YKcxPg8eZMg
JES7veuA5QQK0/Wbulpr4lBszIa/Fsd7dtyQgbQ6Xic9IRELIUesfo1nnpq2XWjN1vIBypJHAvD9
gzOU7yXqrfvYI9LMurT1gE4/reC37v4bl7CABHJb9w4bEn+oTkCn18f7B8uH/Djm6/Pls8whcoxq
zgz73Kfm4TDe+mfFsftRjvmamdeve3Gkusre/IREwUHoMIHBhNAUmgTWn+kOvCMm8tLch1HS3ODS
9AQjC4mQPd1nlnJ/NwyCiTqpfnKCIPGjE4dvXyJnfh6nmOr6darzie0hC0IanctTBAVhsbTmao4m
ZXDK8lhr+dvNgkSrmmLP9SeLxsHtSrKcm2BTHwuHN0GFb3OMvCEcTZs0ATPgIsTeBsVJDitQmTLO
TxiZd1EiFXfJUwNt+5PNWSDMF6/xmvRmqRLBhgnFNKXZrWDP6f9P8D17Nq3S2Y+hbWYvreCJ5JXp
E6Qk/wknWB8z5jVl8nrePOGUoWzIPuAVEXTc+avDgUEK6HSbM/OBOTCUagHxxc3tcXHdiraResCT
ZgqwkrMvLEu3uZbeHQ4Gz9NFeLXGgfgee16cH4lZ0OSN48a8s7PNNlsWMzkQX2yk5g7gcy7RkQKu
qj+s5DrUQF3uKKLCwHJ3hN503qcxE7hVSx2vrBh2mPBQrROo/wlnbJksZyJD9jpNz59DYuCRdfKE
YHnonP2Q/yyx0YSpCxhUE295IMkln7j/V6hAjYUgbAfDC9hL4YxZKgmHlF66Ocq5ijzPSJyXg6JN
iYp6yaH/YfuqmarBmmY0VnBIlYw/Ro4E+/F8eyrDRlghE9HkWtNjlS3xgrEwJZwu0C5CBe/22p8t
MG0lFzFE7P5DKszzCdg4vxB97qIdQOVl/4kwN5Xsd8/0uf24SOVRSU0qirevvc9llpi5psYiq0FC
ghy+vmLZ/Q50Y7b4tuu2QjMICmV2fov54gxtOOMw8Cf4rzVaXMLyf6B7lCJzDXh+7YgrWJCjETgj
NlzfDb5W071DdJO+wmlwCTH1Yq2C1gyuKyDNHfq3F1bUkBeJPbaZ4xx/gzfVeflVWf+bB/o5hbzg
tzS9nnTLzOoIJ3/sBNXGzfi7tcwI+d+rmNnjAYbIbR5doD6fO519YYepsYKX6dr3ay4vN2XHXKWh
drl1jV8sC+ixi7Tt5MLPg94vKiVXWMF3V2BhuIVCs1F3b+i7UpCVRHd4WIX/RPqqmR/I0Oh3gywq
3N7/EqaYyN1bpcf81dWx4bAIkOb93an5mwcMzBu2HOyPqGPZbn+RwtfH2yjpxtPdfARmY3mkwJel
XwtDjDFp16QomgFw335SDsiKKRVCm3t1TF6u/tohG/bQTZgJPuB18XpCl92LfBmGyJ+vA5EdbQpL
gYOe3BckI2RKcvgQLDDkvy0Hlxf276SbcnPO55WFedXgtz5kSgkRLOGHm/QRNVcL6neUlLBzx94T
gtw5F2t7lUIOacskhBcU+xDL+0H9Y40ASY0m4NDFxHQqyxDCQCL8dcP3xfYzD+qWrsNtfTxhnRmI
PbbPl5ZZ7e/rCCwEGrOrRrMQkzBKf/UOGo2iDtp12nPLWsupAGcnbdPTgO3GzQQrR/QWDv9u3Kyj
7VwoG3rtQF640oQ+qkAzNhgNEKi/bIPMazjwqVSp7cHCD0OxR5k2Ml6UoprUYil2WJm7WEaf6wal
BagUrxVXMa5QTSF9WcsaKxiwLZ33OAMiQCISlKCCS4Gi3m/nvZctvdUv9RQC0sKyJCWob46mQb3K
x6ldR6D9SjjK+y9T6LNRLkveE30sR3kP41H5dFfhy0MwXfviNQTOzUxcuEicA1dpBPL96zC7hrZ6
Yr3923F/WIL284HbdJUtuWPyFwWzMBN07V9Yw+zi5Shd6mZc7a/MeqXr8ycCnoy2W1jRhIabpdkn
NmlYBoVlTe89L6BvTmbq5aznWInS1AzEoDT4Ts/DDaEiYJVIiskjV3mppBfsI9FWCAI0eY+9wqNn
HXxd8kd0Q0KSBK8Ida+Yx4XDECk/dDlAtjmL6r2W4QxkLrB/SOnTSmLnO2lSv/1GZGAut1OVGDV2
FcB2foQDRCpHU7M3PI2IppNxKz6C5ilhSLwhmyRV0wDllwYf2MaZEHSWw4D2igriNnUDiDdb5/A9
+kunZGNX/9MEoRAIqK9FKGp9anYxc2JoF7cnveuoL6dLqsNQf7I1HYKdNWK1P73wy0mQ5P2d/MoM
qwMhPtTsgCHdGSN0v21jHcqwaEfhOO6R6+Vbh4vzngjufmTkUzwr8lh+1JKRnuEpTS0JrmCCABC7
IoL6MCVePqsi6QV3LEWj2BRe7i5S7+CbXVZjg4GU7eafJSvHM4TXpXYqdBEpBt0s80XiRN9WE0ga
wMtwzKAFWoGm/rCU9jJ7cZRO5stwR8utxsxrTD8hcNYPpqEGXKYj7uULqlIG/5S54OHJkg5XQovP
CsSfBqn2YgKnujbxAXE6xwmfLE/tb0P7Q8t2/fim9blQSBdBJLhWliANs0iZH15e827dxbHzJ4u4
SpjLVzeqr3rWbuBJy0KDfDdGjCboTN8RJXPBZ+cgy4789Z7/ZJCNT5bRGPHrKzbuS+4IIRvYnolp
SyzyDx6lcglE+DKtvjd9+nrmUnKaPzsOK12VIA4UsAAHpcjhZrMrFiveB30tAbzoo2LvBJm4HFSv
+tyz/5DJRf2TuU+/RtIhgH8Km1JuoRuJ9GKOxh2/mO2iLVzfqsrcWoL/IiDjJRQQEdS3CIhh82t8
vgw7LJh6YsEyuFBUmgPLboK4UTfsAQlP8/x9NdbUb1tDTxfCLM40A0btrmMiupgQlGbsBMrDnJcb
VSdZAFxdsx1htE8j4X37SVGSWmN8KnxGkuCe5UPOLpiHQxuHXmkN/H/ZdywPUqTGUbz3XPR46IaL
kl4PRuqe5xXf+yyIbtjGfxNTCszoYTq80pEITMaq2VNXNFH1KsmWNDJaLgGPQiQVkZF/ET8FCDse
viwyeyzOsvM4wgilCfrByGzr/oeGozzXIRtGKZecu+OgyidI7v46kb3DLLpuo9Wlj7o1ItSLwzFv
NnfSs2iPyfWRo3WB1qBZCTfuwT9dqVE1x2xOEvdGiQOW3gIhvUxE8ZA/wHOWu87k0VRDjIhhTTKV
clo/miigEbaXOf1DpqCvCTrGLHAFzL3LwuID1tYbSr2mZHqxLU4lMse+Tg1+JjvuyvgCbVB/FL/6
NXrc9oykw3aty1as/3dOkHKQf63ebpcq6dvbhMdN6PqE/qy9kHfjl8TOhp9RdJtz7LyqXNL0H9AD
NYXI5V4h/81M772DJxrhgILw2EtGB1SUv0qfNCHsF9nP6+tZF0M5iHo2a6HlX4ml7bp764ccwBVT
aUH1rmMGacs5pXKhH8ssVjnR1I0OiJrajfSX3LHIfI7lREA8Rhqz19i+nmGnhn2JaUvkLVu0XN7m
JmJ8qNNb0TsRLWQIK3UJ//8Q8dmqLmfgttkd3S54FBiHoBbFQ1TlJQEt4E5mJZphy76PgDLjyeOk
XMST0ridSn51mKzYfYS7XoqYRjXTLAlMxniP2gtPPFhv1W+0ncpgkNFp2uNngEZPxclaW/DFywJs
2iy+vFU/F+hL1qEeB+xCBB1ZnUfLOAt+gLGgtKGzgV8joRS1q4Pst8nTHhgGNd7iSQGOZ956OEbB
/j+ob8JP22OYoGtdQi2dIsyrHHV81Dc7t46Jir7135vq33B7RoKmF1ywTZR+hmYO3erUCVYWOWtZ
cMU/64So5lrV3+pmBrPAFo1SkE8WiOqQ8M6Ad4xCFDF+o/0kp27UtVPVqAr3vZNdVGeGH16HPte1
lvbkSvy/r275M14Dja9bDTQTfNCKl3xk8U6lmT9NZ+5PfvPW6lO4DGQxFLJRciJukY4F3XphQj1I
0r4pjnKfWA7b0UkFAa0rM4aD9Ls7LSdeB5uRgjgAAwYO/WR8ZIQZOK58JzeiZEINWcwRfU0tzHwd
g6+718bp6Rs3/uD49SOE6Uc8R6UeGrWorg2rp1WCF4kyFAbmgsFeawSZx3wXBOi1nnPp+aBNn/Wh
1/TgNlU3Q1k1Q2IYGrZOe1H2W55QBS/hNH5G1WQ2JcywE+Csfuwru/2IoNs2ejNCCrWhbALQcspE
bfZ1XuEb5xkErDmHSgLOrocF5iCSDCY2/NOxy9AAp+/qREaNjuKlFb3yr5Dl1pSF0OhtPADDxyG/
LCOKr9PaAz1Sz6SJydK7YqL11OJTXCleSkluVMiJuwDxodG+g9QK8MBadpUZ0Q1WjRWh3DlIwP7P
kZHnwrs8+euHN5ANhlZ4A3TTPT//GHOocCI6LYp0Kddz7WyrjjomqkE2OTnznW+ZNPMBZpUm+JDh
56vCFbUyKl9jAIbbRVjFdRPFCmMsGePYp44jpdgftgE0xPc0NxeW5I5gO7Cv4fAKvCI5HlIm2VIL
5hHaKzjSqw8nPHEGvhjunUqHRxc3rjmK0ZzpVRAUEMdNigFGSKtNKt3coQ0IBu3BwwK2mfReH1IE
fkRgEUTgKRtpazApv7XDfVhabfjpGSW1KA1turMC8hZmmfg3U+lgGwKdfOAIJ2iStKnOtjzraq+H
sXMVwTxnzacfhHw++NxibMoW1mE7YljrWm3OHSBaAdZ7gdekST0zYRgpdPzN2rfW5Wn1gvsfaBIP
lEDDEzyaI53da2YRvWvxsSlJvqo6+kzKS+tCc6bXSfoA/gQuHU51X2uvb7xTWDSapGYyCM7NoTF8
Lw0XfGT1JCVXQlkZ8M1Wh8PwDqqaC6aoGoZYUwDi9fjxwEr6OWJm03S6Fjpn3oE8P91tr67z81Mm
5T6NaT/heykL3MXM1v5D6dQZfPFJPRmAD9FDvs2q6sA9qKmAMgKoE0tBrpZUXE+LLC3ZUS8HZjKf
m4DDKMVs3ZSnodc0RSvAMec6j7m4KXYlZix8QOF0P9aj4vOyif09/abZ+biRmKyrC9BGJ8OtrxOQ
ZVSwo3DaxNVLkfJ3Vr1QmcufBIYIDUZM3CAD0wcxGu/UPynyjnEZUq5YjW7ho72h6EYLiwmZvbt1
5TAZPB/RUyML45mby0u3uHAIdqcoyDr+Gv6yocRM3N+etyKow5Q8gYSPL9Nt67oTxBn33eY8rd87
SSRFdAxSc+efcSrbXEUxypgiSTsO3BktLzwih9FaVLn6EtA/OnR1+WzesRutd3U6wt8oek3+nci7
cScSAx4fRGkhFd3ynxZGGzRC2zFglwqTXrwmdPIbqIdstFDg/GQKrxkhYJliAQ4B9/7AAqwyNS6l
JMFAKYRgrOX8BILHTNDPEnkTVj8d1CJE/M1o10XvO4FAEf/cHN8hlQ/QNo9SrS68pFy1baVIKmK5
71DVExVU+TBT/Uqkq3gMaGgKwgy1WHOAvgHG0naJ9JqK+Y2AUKvpoo41+w7EOulj9OsqkcHmmA8i
tKd4T4vCip2y1GU4J6Elubc3EBFgYy2KHic1woRrHDbYGBUR0dL7qEsWxtxKg1e0yJskwgAaHTwd
0ReIzAJXrOXF/xJ7mUN19xQXMyh+jxVA5yJzSIAP65AVZOjz4m9px0H/+eghnKGpj9qBztjqyZXL
JRJ8Fovz/v+BJ2WF/E3c0HQc3JJEHORfJOHbdi19cANqx/rrTPDjEAAUfhFqY3znui5sI1ZIDLQU
gZDMBC1o4wBboxjICM/5mPcCFLc2FcVvp89056NW9Y5IKRlWhPR7maJzLYgulLhWCt4KXYCdQRLE
63+IaQak80YQSMAVrEzYIBu4Rrw0gHYK8nGHisyx5p5a/j/Z62fGcihJwRsCDO2kew+gU8WXVZgH
OTcGZ9Noo3nwybNLM3QorGiwg+wVJ8sarRliHBGLQAwaYFbmPAgXBbdx4jvRRf6kzNxjWeda8ga8
NC/30VqbnpEqTkrz9mtKl4LOFLBVJVUwFelBb1qO0o3jI1nGtI+SQwdot3b1mKpH9SDFT51ZUMUD
d/DkUwdHZ3tUszOLoZg6EIJazSOW9Qtqvl52ex6DaGQ7Ed0GePW4BzNqbl9iRK8i9mg/8eiv33GS
xyEBTRiDmmVQLAJQemejyE1FHmJAyMOBrzSdSB27ex9MbV2RWAkBmPVvGdm4UvGFg8wqKkv9w9dF
l+gfbkQBlOUijvfyUS7ZwJg4uKjMmkdwmID3TN1ORMFo5xXDGWkZynI3qxSKjRwOHcsCHclwAVpI
ptCEtGcFb5n0HLzfg3Q6YNJfXbM8HtzOV85XDnYIiyBOZNKYlpbN1y7kl5bshJU++aM9NQOaCuG+
PrXw2QO5b/x5SulIx0JnECheN5hXEmmwLFGhYb3KhhkFdnoKnHLlPjbe/gaidzkELtrLiIf8TJhU
XBT5kDts85jwBpuuxKpB/BOVIyS3qmv77BlisRYdbfT+b34neFST9uvUKv3Tdrksohk+Ne2xNeDj
TCDP4VWhVuuHulB5wH2+Z11fFpaFKSACecvS0MVXMFxwpoFbaC0b8QGbjQ3opb+fmkEWubspcsZK
PhG9EN+/Kitv71t4a4b0bcWgQWPe97ou4GyMFsH2ndlGCQz9DdxQca+05m7a3KsM2giB9EjYeLwy
S1s5CwXmaLVXr1DOo+PhjwZsgLi3kPa48mVs7PNwa44B2id2q2HJrwBA1zhj1PcwV5p8ZRgFLpoY
6lZq64QX0SluTCBeX5JEujj5+TSL8MexQWHSb5USDC2uoo0Zz5vTxGrRxplE4T1NO5BXPTf3dIER
eqL9ha4lPohiAyFjgN4GFj+fuKlBxhVuS4qF6/zkckpKB+Bx66wnBimm/Y8Jx5wliQA+vI2O9WGB
lYXexnwJpx0KctdjypvUmyKmxk9vgdQg9VTazCbLPXSgQ3iZN3gaVKxWSbZMHwY9rVzR4f/0besB
0T6nDZLwhC5ILBQ4LFs1CXcx4HoEiw9RuXu2kGpvzQpSjHHPyQD21J4zR5fUk8bb3dI1GwMtogv7
N/y5i2oOPUGGF5fBUY7tRigjvbpfet001nTmViuPQa5bNWGgRwJJCugWjQaLjoNsHjWvqk14+aRX
V6u1jTjfzmlcWJHkJ1oWetVcA251vBtds62sywsuyY4FQHbax6z360CBCuNG/EOGatMWYL+VfQ5j
hKQkLob9asqhA6ba36CxjYQE4Rl1L7qO8FfRA5AF1mTWM/EKj8LIQfCG8rsMZ/mKIJZCk0/KxGzO
ZqFa71xtpL1KoSZEg751NWxt0uTKvi3dj1aAr66hLg3ZdeHn9anWKikEBqneYJdbTL5nndaA0RsY
KYIbAF3xfYZqGYIryT6jjbIpAGJrgVHbtM9+/4AwYJUIs6DrHPDdBeNXWHeVVVqJwQxTapt6Z6J1
lbIgOkuwoefXqqUAmn1ecFWesA8GZUA8G4xodFIRFjMeOKjgQbIwLmT8/Il1qRaIXVLk5y9wb5Wi
mDJhPHLHy41azRmXZDUCBD7uQcPUGIWXP5o8tyj9fhGuhIuTJIDd9B6JnX8joScXXconUejtCKt7
c8E9Fa4hVB0khbzViVr8UbLnEA9US2UHV6A2TJvdVjFyUXu/vSpVnM7+gycRdX37NrCmZsswAhIM
jXeqeBY+HFmHSRk7AGdFzic9sMS5RRSEkXnwgst+Z5O/FIBjNxFTNv5GNeKHLUPZ0SQQdQupqWNS
aaOpByjfjDT+SAzoflkztG8ZkVQncKAW/GF+zuBpNVH9Mgw5Gpe7wZcAPupznrnkFRwO0i7t79SY
7W/EQNH1QtuavTa/XxH3WYesSs9I/ViwGmIYlfjvM1cnrP4N9gFUO+chPJ32C1ndtqJDbxZdHHLR
uFxx68kh46od/5NPpLKHaVwyHMP67QCsG1MrFLhETp/p52DWaK3WqJPbfJBCK6kLbEZgruwIghha
Ic85hInqDvcbrFjGLbwkNXeEPuCAenKfQZqFelCEj1Ttj4Bdji3jtrqkY1m61dfondY01u5A/Kmb
j7pGW7m3NrK7+97anzSACCjex17y2AU//bkQ+Xm8ZxaRfG7S1XQITMytiplfPUScziNwEvPoodLy
dzJZ+fh2WdwaFMbIQGRUUJ1OHzW1aNgy1JGjl6PbkwavlTUU60uecVWF7piEGwGTpyirCBj1wlyO
8b5u+P2VcC39Q60QlLt3aKXf90HgE1S+bcrE7h5Ca+VMfw+xCyk6y95tm1nh3pAdvnEQ6yyqbA9x
pkbYomyg8gSmJAcCltF+Fd1HeyVIEd7ohcmBuXnqNMH5rVla2slaCVcKKSzvzZWouEeeonz6lJxG
ZDhhLDjLjQ1Dqgx3/6NroCUCLcngDm7cydJ2kcjoMhXBGkCECX+H+EzWBAJgdBnXp/LJ2e4Ofu9x
QfVIx8XnzVEn+TU/dqPlanMgofZLhcTqQjN02ZxffLkXkgEY9pw1avyt9KViYOSKObeHMlxgdj4i
/1T+R4KFnJCJNpQSl+Y+Bq2W21vQUlVbkF091Ai2G5RvCUs83pyir/0aRynltv3gc/MjqSWp90y6
ey9ao9X9HmicqLEl1xZL7ck+FzQ/ZUlGL90tqxTSMMPE5+6ts/CsHEVPPByLgjHpWbxPZxKkwaNF
gcZYDZh20iVfGth6atSKMxMfhXOvKiFLoThmIjg/a3B34PWRu/JRgmVA9ycv2rUszsF/pjW6nf5s
lZVp7IOGf7xvOP47Q9JDip4ynHzIz5E7KImelscLaMWIDZJoHFqYxvmghrgg+DoE0ImyJJ2CeGF7
HscUmYc1vPGKtznlDj4HoTMpEqspyzE4Q3F27USCd19e+cJIWb6UUMYxwwhHDeSRQTpTyChyOjLf
5GbSMd4h4+pT3ia91BX9QPNDEmONtU7DggXXQO0we1R7QS/anxcSFviBs/yXKMurcHr+SJwkYpEH
OTE0Ubu7owNZXf0WGHCZMzxxv4Q9lzBT3GnWtvfAgK0tiHW+Mj32zaP3HqJdYAPRtxzb5phnen4+
eICyRc9fyCocWES69uY524lR3uVJFciIXXiij1dF4f8Fit51YUkNxuJBvwJdGA2tsMkRycSaOydc
Obsa7YtipGiG4xC3RIbmHmzNanNse0SJ3RaJ4gEw4Sg1j1NXM75J2jtdoEXMepGsAKIjxoZ0Syhp
r8szx4V9+KAY0oyuSNZhoUD5PrBj1sWSSLluekKM0DBq5OK4lV+x2fScMVxdLjdP1KwNXmehAKG2
qeZhNsudOawkv7+zV/zdEc4l5ga/ro/0NwHAuvh3Nwi3aPPmpeGZDR3QTOXd92FGn2Sd8qRN+pqO
Q3wm2qNtpWZ93sYDjbUqISvQ8bj10qZA+ZsKcSm9mO1KuqxUBtaeRzwE6w6Aj/WX1T7L3fdOHwes
48CW/r/FzUUCmQZBLNW7bLx8wd1cGjjYYG8slgKEYGnbUb2u9Hy/sXY8Z/2PcsgE2yT3QZch0i3j
Xj9Cr8EYnXw1YIXpa95nHypXHum3th+PRcXYbgREQR6y1krPaVlxIK3mLlNn+GHuspLKwMEyq/7d
vJ4rzYKxl7Pg0Wo5M01NdJQn1lcO0i/z770ygRRoMIg2nxcS1FvkVXxn1EzfOcs4unqXY9wKdPpg
fq9gm4/15xhJ5b9VNg1cE77cj88jr0foyCBw1Vd7tLKBKna3GOSF4S0FuvO/Lp4rRJe5w8Guwo7D
3iUK/RtjnClDygDK5EXwKvjFuXLpq2bf0a5wK4Ar/H13lqTf3lTdqujug44hvzrJov1WEDfXHZGA
12zVy3j972WFZW54aNe32MUE5APkWCvzQU4DwCeQS9rwKV8rKvHXbLYX/02DV434COMNFF9uZJMU
6oJTga+domdn7ToVgWChihVRJbJiRVihVtSdcpsw/AeRo4j4j5y8dGQlMTEbGGQ0X6HlciMAm3Ls
fqmKABK+sZ0Grknv7oW2xRfRGaE4ktg2KjjtZ5UoQaypgH9VbY8c02fhrXWb1wMWpjClVdy2aYZY
RlpUWOEIncxKjwi98MxErKCvaPAp9MX9derI7nfELWGLX9nC06bP05mOOqRZpKdWFWewjmWDINQN
AbyRhdECHEVBW45SdwtKPzXLtoX0Fy4LNz6hdNpWspwM7pdp2kwuMExdVokrC2O8gVbjXhL8Rby0
OTotkV+8fDHg/PmGrG8P+PzE5Iz+RnY5YP9HbbP79w6fCxWkYscdGh+CdOF/sQ51AopW2zg7zAe0
J3vPNINlL/iLrFysGJ0Bhumk9i4X91VAVRCARLC8UrVYcbo/eiqtt7NAre6SR69a07BICBvysH2Q
cNnrgcv+Ep/ReKt5+3G68qsyuodKpSJUKLbwaF7Z7IyuWNbcdFHp41qJM/DH56Mq+UOXnk8RQ0EW
pWL6QkeKIDMeblb678kMFD/ZZ6J/Tc0A2plTHowFtvRE2AFxepTzXeLv6j7hT0Rb7vAwSS9nxumj
QZG+KMgt5nrQqdZ+yWjwg2OwGMlOlw8aGFqtA14BrXkg+dh8nEeGYHqCEd3Pevph8v9dA97Us3YY
YCsW3aw1ksM1QTnVPvlVQmkudtWWJXqrFJylPR6Oe8ZMA694yhomQIrOp5UdHX8u7boei3MNLTcZ
M4szfkPkkdUGJFsfbu7Hwy6cEMHpUEw6OQW1vn8EI5bS7fdhWEj39wCe9VMrpxz+0Vj21ccDmoMy
Z8kQ5+S0cQU0xRjngd0vUsnsFUBgmsdjv+PdPgkWB4zBW5LqInUS+lsS7F/0zW6gTC9fhS7b+stB
xx1uyn/Zbp9ylWSeprzr/ZtdGMAFS1MhlifHRE6kIjGYFBNGTZ7LprQT4wLL4Hv0+WzYP0EvU+/i
bsOHrNz0RWd5kLNylVEmg3gQd1JQdu3e9oj2McapUX8rRlCf6Mp/lRNZxnxNiHoKbPkMAW01TlJ0
b1UEWQ4QmplFexq4aIvY56THswK1ifQxXRhCNLZaN8c7Bfsc7/8V1r5BBz10b3a5mcPO67lpIIHE
vZBNXy+Td+xoAshxOzsoFeYKyUcvsCVTXQ80vT2YGkFWEQkzw3st3a6z3phtXyeB5gfXbLltfgay
PZgjzZNdH2LLug8VMblTzexD8VeRA+LEj64LN8UogB/my68mbosktpNxGHsFPHyezqtkAPgsUk24
HWDtHCysevkBLSyrXCbT1bvpk3VKDuLWCyzzurWZpmE7bipB0y0qw16huisUiPDPeRQAQ4ge4YW0
qNhFVtQIsU2QEa3rxsbWZ8rIh2pF/klvc/Il6C3WvKq2F34MH4DtIuBzYGaRj20txgR6LfPOPa3Z
sJ7iRtNK9VAOE64y1+pCFvPDFxfQbPtjA7R6hn31r3FfXbVLDWG0Xp6qcooKbS74cAgFSz+93yNX
VArT/5y9jvx4Z8LlVVHg3wI+GiZPNyovXRNlQx2o0aXAJGC8fsCBi+/lTj18zPPcRqcyp9cRw+ho
/GdxoHp31BrDmhYrxP5I5kdunXNKvku8ZBS6wMCA9GQrtoVRnGkYCpyT72pLYKKIhQ4CNSec8Z66
UZWz+3+zuquBsj4g62JYGpTCjgiYGjxTIswuaSpEkkQgYAf5af05PZT3tNJcEXK3W1/jGGiHFWxr
fkqdvHhXusohDACUyGQH2GaFZgph93uj+SemIJ89nP4b8H623Qke7jkoTVQ9LRYCEh/f9Y8MgY8F
48GOUysaqNXH+QtxYjKPte/pL9H7/OUs1h/PHG518Q3PQNASdM1KdgeI1p5D9AmYg7pbe4Vqjwpc
9jibQRK0vmFfIG13Hfwl2FW9JJLzuuRABShu/UHppS2tyoR5MizHAU9z51iSAWK5UarvSaUZVdlp
4ErKYGdyI5ezJWzMvdT8ZVkVOkK9GxuJ8rDnlU+PL+XbNaHUSHP2A95owXJtfImxHYrvtHTZ1V6g
XU9a135qHkKqV4ryBZ0jwEVCvNo8HfclMNezfJw4qkQqxG9ZSKKZtLXXYFjuprYon3Jjyi4i6pDf
4VJ42ovRxm+Tyeus/m7MrbsnDwLpVZRB5QBFMw+7CrC3drR11UuRW2GHSIFi8vW8/Zit7yhPJTK3
iWtunMYBnmEHVZylPN5mZ7S3TGL7CET5y2bAHaK1aG0Wug9o8WWcHmrOEWXZ6ZDqdBbABvPwmHIn
iRqMxS2mWlXJgBZH8xdWWXXSSWThKsgS+Zir/TZh8crkguThzPK/NlwoVKzg+Hc+a54o2j5ps20Z
N3YjCM4wB4mQ2Sd7PGMEAnN7yzQg8zsbJMTc8hrnNG7rQR29+z9FIlvVvCdqrKENh7uBnWih+KqB
7g4rlD/W5AUQGCfUGyxbTBw+0uMZzRpGYmkZYp3BwWfcSGwx/6OC2PpZYURaAppeHOsb18MDD8J9
EzPMW90cNTmVtWByqRassCKoYeQVQlTkV9WhJCtEyHuaD8IdpP8NSrEI7z15vJ6hIh539sWR2XNq
W35QcjzqWNsqw3p3LrwSfAM+q5nf8r71AEZ//j0i4FjnyRkUznY6VqvM5uoa6UwpiB2mpaf2lQjT
ReoWN1BrE76H/flV2e9EA6cX+EKmcfliulx/bmTT1utmcBKRafI+WPEl8eB5EGW10/Kw8nxlD9Fi
DoZ6CBTpvoHT4tht6J3mhkmQgoGllntXjqyAcqDO7D5HePXLOAeRz4Mqwc39uj8fYApkY5DXzSfR
bvGv3R0/qCfDc6xs69/rzgTBunE5mlDcSTHoQSqBk1hE0wVPI/xyN6HTzTE0jLC5IKHekJj1XtyH
TFxsyK8V2Hg3AbtEGHiU9dVkJlea1MRHBrlFvKHDJQHwoEsaejIpvHQi2qCtUXZlLM9uCtyZTPlc
eNKBZkpse3ST732MTsuJ7IIBj+NZ5QTcfI2KWAp8G0cEy1cEY8nPb+lJkJk7Dj7KSgokajOItTr5
NDO3lWxpLlrJdUZFNc0esXOtWG1mJvmygMC5vCdY/KSRJ1AbtFUe59SJ7TIirzXaDGKbWlsbQMT3
BEichpNtwU4S491ebk2oxyALpt2dQqfChKJfAN8nz3kLsX+xjnfzfO7psMcWzDEpYKcHKaQglm3W
a7SgxA3bT6HEJgZFSNQc7trPOC2s8LeoblIpQTznU7xYPfy5wuGfM4IgtiKBL22Hbk4SYgY25GIE
tXwnmV3kPhqHAy9ZH13AliRYA8dNGiJxuCXEUUBpBUCqHcvXkoFra5WkqmyzOIduUY+RHYwv1JWn
vo0BjvZBbvaCAtDb4X8SU9DcIlQc/pJOYzlF6V08U3h5wgnglLkGV3UTMuznu8gBhCQ72eXq11Vt
KAhLB3N1R2zLex3Mnk71EkEl4x2ZeJTwb4IoLRQfgChiSRMn+KxXkFkDjSvIhpJvPu54XffZQeoN
eRHxr0oXjtByGjf7ugWL/EliSRvtEmlpQrP6TzCwWXRvNd3tGatIK3i31J46kfnTpjKeNCtWcxXG
kNa85bS1OVIEbBttwGQnLQVe+QieCoia/qNvMKKc5z9udKhQvo696aVukDFe0d79pf9UVf+vwYNF
YPhQ5wEtvCzJFoN82/ZR8A4KfGQGV5dkUvpnBqC49NTwmF/O5CwTopO6OklG9yoLYdukjxIcwaLZ
6uuNTXh2LI0ob0w1oaTxkGSnT13e0pJMN4O4ZincHHTniO+5Y2d4anqYzmIlWxtG5FKYFISNHYrY
P7/frXlxi8XV7XEfD6lnPs/9J8t7BSOT0cxiO91I/Nw9nFmqgUbZ3s3MLYbrtr69ytYa0Bfnq2S2
99/vMUVraP+lHaxA8qzgwjxbAINFD1FXjGIjcWcwijM5k+PugDPcHSvMqtVqfkGl+NhMOLYb6srS
8+niPAkBly3UA4e4/AzY6Tvspxe3QoAF8ZcL1HkxcP26VrDFPsje8cHsBKoQ9851iFC2sSXXEJKI
lvGeT5wI6raeFUgvpH/qN2xLqMQNTiMUvn3RjGw/0gGfD60Eeg6fz4jbQBCBSjmhPcH6QgnKk/A/
XhMpSHpdnYXxpUn7TyvdDqLF4iutwyG11eyxfeEknQ7/xzS9anCI0nymUgeHFonD5cO3Qsj/qy8i
ifWssqSDzZSO1IgeAdBRgk8BbQT7ZzrfulNOLTciSyGu8o0r6xrSTFSv6n8UGT6654zEntzkVQul
DzUaU3KzFGiJAgECBOZcwvGXkRphuOhStWpj9wQPF8h67FEIWdnBvop4yMzRBuQ0WTH/EKwpv1kA
3gTrKIA7Z+iIpc6LRVIGZYxBxxepp8PfAN7TPySP4a2cDZZuAAgOb3ubVvaD6EsLRJSPJT/ZfsWi
Cdm8d+NtWgnEW7TwQAjnpD4J9RmjiXQxcBk8bdN/fKtPRhddapjISEooEs+IJhwkILNyFYLGHvw7
El9gfTXET/73XYCxpUIMjDZMJ3f7wmzKQUsnWpFMvmeZn/XizMeEiUDWcVtF/zAu/1LFOAUl84MY
l48si2IK3OGL6PPlUeT2TZ7hfXjfFMWQJRTo42FQzhP6BpxVMqXExtOI/lM9x6tJg0NY3UO162bz
6+N+dqnoYSlirZgnuF344GES8pWcMVRNcOQvu9AY/8LoACtXSHtA0Hmxh3RKEbtiWToNFIbAzi51
dMAloJh9IuDSJ3Bhp3mpld8t9/rWBKN5tyFMI4X8eAWQFSGSwAdhzieAudYuRLQEEIky92K4VqiH
jGFU+kFjN0JkDKDH86lmwyCUf+A9T3JvTJsVOMobco5X3+zpxzW5WCsThWiQpHv9amZZVR7R2y2Y
bc2x0b1PrjaLK3zrg6ianwFSvF46JYEHA7yqwDpSw1bOGL9jFFKti52KiEz8an9Wl4pmXL+q1Q8p
BJZyZeYsYYbEidFqAfB48fkEqlL37k7U9W4RztlZMjuuUd5QcD934Up4HEl6k0/7l7d3sSKTWQ4D
ZxgmiRhlvWKy8eO9Dlkfb0gYAw+MnAg2wzg9JWWDWCE+iVsaqtgmwPbjYx/Dhpgx1EPSgEa90gIS
gEBPb0QA7AF8LMf/5/PbiDNenonRD6Wa5AcjWPdRkDuaAKJlj3BJUladREdM9Phzeo59Vx0oPrBd
2W2Fz5v4ZUPAUojIptIbXt2dPX2KihxHsIEdJ4D2oBuYU4Fs6ZF4DV379Yzbqbw5vWJibphgjt2Z
HfOvmcppe3gvFjNRuH2LcjI2Adcd+YsnAijmwtWB5NlluSGm1hcQYIPqJXV8ZDOCYPXM8eaXMZwy
kc2gaiwlQakft7vPTqpBZc62aZ3rx33SFWvQVQYewKzKjsedz9M4x9hiI1C1KHDuPqfXEqS2Ncj9
shPO8Bv1vLyBfMndKEVUTPFeVeqaNv4Iyy2kLudVdVYDoUfRaZutdOCCESmOL4KQWczXCkK9Rs3M
ZaLWetLQSGe9YneBTLwydDgUp+i3+ORsvgS4VhzJdHbZqSZWP0v0iWKGq8JHHhDJs82LN2ads6XR
hytlyN6fPrbrHAiaYm4aap8FLDFhD7mTk5byFG4NsNuCECNxApSmZDOg0Lcga1toCxAC9AW1H+ZL
jUxi9yR4WsnWjZTRrhuInxABD+/BWFXB9x5awPARAzL40s1pqW5M+zYZPtOs7kOrAiPu9hzCWVDI
iksjHuXgkJZ0GbBHtlWx7XKPhDBv1+NH5eR5+XD22WEGY5v/sT/0vmPT0m8yN7OQrKiiDViuJzBT
vplzpUC1IQrrwGPLk/e0y7PXpSN3ykY5mWyfvMVzOyKZGpde2y1VrywT2WIQBdWw6OEalowgR5U9
N5IdPBT3q2YkGwc9oGoz5Rx0B1Z1o1QR8Dmqu5KTLWfFBqOKO4pAU3WGFlY1AMzUoVDe6H6mGYVM
VwWkCBeov9PZC+r3+gQP4qBv5ROuaBfwNk5WdZ2S1hW8Y0KvQ4UZ6NcqBfU/x1ngaqY0TUdCOwdP
jqLWWV7ZwCsjp2DcrWlztw4/P6FW1vvITsHsCYdkGMWqamAAC7oVG3Gph2ty0QclT42F/b+xwo+O
JZI/peeat+ynsRS33NUXxOVbTAupx7V/yQuVftxLlELVbzEQSfldAjTcZ78RnoKmlllC9Sx2GCSB
T1YY8gAFL/DD7m1egdTSp+s/okuNQXvAokrdUL2SdxqaAJ2rL/z1ESD8cWvQCBLiONLK+dk0gdGd
hrGzVIEm91eeM6muUNjSTI6MYtYqW1REHlKUOJxnR/q3JgcSDWNP34z8zC/ednvbdp5yYQca8Kpy
EfatJQ19jNKnR1tdHhBvvliYgiMJUsnnSQM5ygrFOGnPw6UszszzVlYRcZw8GyG4ajcfJScwOb3D
kzqOJioiydhyLhr/rs17c3oYgWLehAuYqGmgf46awggF62xCFpgDQOa/WrWU0fCFTUfqCl9eYe4p
6+z+nJku4wrQJNvD9zRGVBMQEJHTVKVCcErou7BbRYr59n7GCsm/Rwbmrme67IzLmPnCirC8h8fh
YRsEcDYj7qqbIZy2nCXFRQMncl538DRgh5Rty1YlJleUNuMvdRtUiLmcVbJU+xRSu2xJa8IXletu
UxPdbah3CXhvHdjypEsrBunWqDPw3iEEXApYcgw0+Nna4XxmZSKzA2gp91KH3farq2HX6IGuHChW
a86S1jB2pdSZtaqsN9pxGkXDChybZf3lMSCPSwUYfC+MKcpetzInE9VwBfAfVfW1NHRfEi74gwAc
Y219hEiN9z5foqrNgNObWi7uObKP+DDDyzh3hCs6SBdOrSvEHQI2ZkRzdgXGGjf704AUwLfYa9x4
oc7JvO4yPWV5+9hAQNd8Q70gUh/J5fktDl/1wd+1NK4Ocwn3nf0J8Sti+RtY0LKbdZa9nTEpnluW
Z8F4T004SR1ljfKOFNZegGmdXRmaMczcwp++R7FTImJpZkk+QzRUEH5Mm5hGQ9MGcCX3xlZRVvqW
B3xPD6J3vaXWS3onxNLpufGbRPVujE0uPUtaxxvEaU3R74Qzg9TXaZ6wAbggUBakTmGp2e7FGCUP
Ev4V35nuOG7IM3wqCMh2Joxur/ibC2JKMpqJe/3aOhXKdkQMUqnFw2NLfancrfND5PE1psewXSVa
0Uel+JjSQjzCQv+xYYVBOjDW4z942BBr3AlKQgag6NJRrG/JDLkutrpweQIXtSJ6pcpKxvHYpiSp
u8Fhjwi+vwJSRrAGjWRAKf/K2dh4E6J7rcUdmfVKsQgPnWL9wwEYoUiBrQ86No1q6NFfh42EoaIz
+IUNK3HMnTcQQ3yTPD9xIvIYr7rcVXbj8K7/LdDjvdVhCT9PRkzH+WeDs7PmrDf/DaX+Q8tol6t5
qy9nN3+0oLM5hDRrzizn13l73HmevCgJGxuoUymo4F27Al5SgcXDvsA9KQHugPVPwJGLMqRQBCKo
ZYKrAN0Of25gBfCZUuhAQb5upWc/9Fagu1PMFfHhaSr1BFqGXA48X7NjUPk2RI1D4ST8h7Ok+T8R
j58thQFXOYzF7WnIm3vr8RCY2RwlQZudBqEy/dCN9dp1f43kNaP8THzqAPqX02b/5dwynhN4n8A2
nN2E4S0fk96hQtRi+IQfVtf1cjJL2FWtqrYdjoGm24ftpnURHNKqFVE3mCBU4Wv4v2/ofH6Eskaz
V/GJWWMzGJUv9/yQZqSWYNgrJsgsKIFaU+in9RHdNKiSoDSe9C24HDJ+6xs/xjFmrYQzdEubwm4p
K3n5WKiY1QNfi4faHXp7bqyECg6ZCNTrSbGoANB9EIZowN6aw002A1cVvjNiq15tmhUSesln8vre
GZWXFktLZJ4shzj0XzAU8jaU3KxUmoPhUaPWlwIfJN6H4ERweP2yuQWBz2oxhLxJwlJECyLLBk8S
CM8bZObqq3VT7Zr1f/Enuqjk9g1aBEhFYRZMP1kK3oYhfMYvrva55g5sYXyd4TyOQcA4h1Nxmk/c
sP4JCMNbCSMSGO29kp3c+cvNxTKgwQ/hprsGI4lQsiAa3WxKFgfl2cOl2RGAoBRYeu7SGF+in1U+
hwtQqwD1DQ4m1wQeAPsoQcxSzCwz2A4rwmw/8HHFUpkLZChDiFBLDfHd/XNpaY1Ptp7uBqiqm6rI
kIfn0tJ+jpC1zQPw8RAo7pgj8LQh3kJuDes560tBfgCiU1h5gjW2SZM/L9tK4rRUYjAVv2Q/PPtv
g5TaVa76asK+UImp3G8mKvLTrIn+PmllWSfkLnpmfPUyZDYlyPdl2/vVtHZh192VnocdMsoQtQfY
4kBYczPvDbcvcv9ycMFjiRjHJf47he2rfRWbeiw7GcukqOTq0fw0R+yJhMQS+bEP60kfw5L7kmv7
GdZxMmRVd0Tq24zbnYKg+09G1wMmX30MghXVyEOEsQyonAx+kIksUjDD/ENU/HmmhzGV/G0CAL+X
GBmwlr03OhUYr3/BPF2020OSKGIeVqfzJdfEIFFFVrnwJkWZpFJDm4a/4OzagKMnGpKIn8zXfB7L
KEuGNdPtDL9mOI1QHbtF9L5nf21PR4nle8GnbG6RuLXcNkzzwWYUp6ITX9a11qrIRKtYhmSIV+pP
/FNqUjJvAzj4U0J3cucQlj9CO6jCH6qz59WZ4i91/T16vbqs3kQEaGKXj4d332L3/nj7E0IVvIJd
TPnuUKCi5lpGcniesUXLuh5Zpud98apfQOlpyPqZb6q11y33XzfPraHW8Us7EZl9KmDrSSxWvHpV
LwPO7snrG+qwI3nW5axCv12sTdvQF0MP2mj94HFN/3VpVsXuhplLYJMA3KKgVm/6o01Xp5W7Bhje
6898YIsiD0KUHhsKA4VYcl4j8FAWaj14vqJ6DtDyxHIRyLC2xO+redPAm4LKgmvOnBGeSxj33QHw
FprAB1P78KSHpKfkgyuIN1Q7yyioXgXZCcM53gkGb/Ps1JCFmLfvu8ENAwAobeRIhwDWcgShtym9
/Y4qW6mFnhpzNQOGmPxFzY5eE4FBIJUM7z4e7r4wka5jluO6rcClzsWtrEXX0Q0u+qo889nOwsEp
ZlsHBZGKhSpgiV8psit69bWfMRjbH9k+GO82ls76ckt3dudXfLPsvuXGN7iZdKhvn9J0M2gtSoy5
pTDt2APUgmwuarofX0hovL8c7qRChewJ5q16WtDGTkp+Z4LfixQjTVWzwOowk1KyER39t7eylE2C
EJ4q0emftlwgqivP10K2lgdGcW2dHQW8v1BWjsqA5GJn2c7co4kcJCXv1bg50lDNS+HO2scmR0Ux
FUrPoUe35YF/WW/dUhrOjXaO/QBbqCDEcj08FZhoG3L3ftLhSRfyK1JluDaas1r3Ae9wCZ3Lio6/
nasBLs1ki3MzrJOYXecuWNxI3j63tk4cuoy009/fF/txWrpWgoypcDrwBuqgdt/xWcbkxyvGs88K
0eq7uhn+T90pCM8poVgy6dOxtZATWWDXt6SNzHGX15Ail6HJJjW5V8fgxZfAPftj/44pSKEqePjw
ipzemTTdr0KN1Wrd5R40IuU1V13LMZXLytrNR6Ao/AwXYSyqpKdhedB4HhN+fH3hkXogkpdAqszn
bfelDpHB/EeYnyCJ3TCPCnCEOXPLsHXLJjL6opGGqMtZfkHOiiAADZ5zKM2V3w9tVfBJKFuR26O/
babv51r8wMRxz4jwBLlae66g9KoJ/QjFu2KUAt1xoMfBumYaBoQG7gOw7OBx+xTZwkgFsSgwbkWf
we3DBlawpQGT9qi6FgIt0SILVWWp6xwewngWKUrL1Ks2wFL3sZiJGq1pfZiU9YS4V7++qkFmzR1n
vLrqxJo7jab6XJ1BOA1HfYH/7urdAtyvvgplz5derGwjIl768Y7eXlX97alqOLs9or8w/NQ4aYGX
6B9T2m8PzxZL/BFne8e9Z5gJt5htKfGfZdrfjNcs9uQZWonVHy7qqyMk3pKxXIamC37yepTzz43k
jUTKrh/U+zQdNGWpFQeS6iP9mDVnXNdsBKpqBzVE2FPW87NZj/gevpQyZqmFbS5+/Ei79YOdVXha
b//2n0OlrVDnc3gXi2EIZ5m0i3BS0T2Tn/fDM9OWIs31fDprnC1oAsnhml42PrlqBJ+X4o6rS100
bWoViejCfhy6I7jO7G7wpwhUDLMM4b3wj9s2wosxnuFC8QyLc1OjRypNCXdwoswOXwfA9n3f/kGO
HoEc6IqbL+AqHeOx8z33s/kqQ9M0YidIYsVD7EqWWKmtFD1Er3e34xovUcdBSvbfyVk1WSVBzMR/
8GHPoSccQW8/D++4UmOPha+sfszkqSdCavsrGz8q7FTSt1Y8Z8KGG1RZJXIoZbqa753eAfHdjRWG
8Hv4jXD4ayxrLmr+Od6IyEx/R3/oItxxrWj6l5p3pFAJyOPzU0GwGbiVKEqJYFN+ABAA3A0ipIAh
voXpfKygmLQ2V9zfOg2rUKDdFsxExduUHPNceVZqnsyLABwuQBqFzHVTk15emt2dm1EhDdi3NmE7
0pglxHW1d4yz0Xy2gXZ4cBY0ettiFEuEZ9IB8HuLTlgBYpZmW0wcNsa98wM+I3amJ9BJvNUTBdx2
4FUPxBWEyEC9A2TTib3vTgDm2sJWr3ju/La4pc8v2xGSQSZylC0d7WtFNoyEb/xCodTjOC7h3AcQ
Ov5TohR+gdDZTIoib6JfPk99t1BOMbPJ2K5ZMO8ARp6zNDJVPrbqVzW5cyOsLAIzBcQ8+0JuWZ/w
6Xnia2lpi3qkfAp9OIpYK8GRsph+TUdnrRhqoavp5boYTg0yMvdRArCUjz+jHaHg3JnTI2dWGcUQ
cqZNxKWcgDeBcEjBLyen+Q0OvkmkMCerjl3lvDT/Nz+75TG4VPQcvQiMseffK+F8T30PVJCAsnfm
LaP0pmdwu/e7JuUSsLV8O+0o8YV+PBJ3LRGS2p18IA/YPnXyPcJ3kIIrsvBomikWVAj+/nDp7ria
T0G5Y4oCjz5+0dpeAWwmtl4UXNu0k8kNkfGzzR9+76wAQ0prbqLVlJvve2UBbsxkjiDu/iRxcMrz
xG8SUgnJATS4HeMg27U4t00DEUr+AnRPU9ER0T8HGBCCz1lv/q1aZJQsX3vf7T8EZJkMxok9Lg26
C8h9H7oqYrAYkQbS3mrjk4kMH3tGWaCbRXflJiA6mXhpOaNdz220q/prPIU7/vSnjWbJlHcXAgqf
/NSzbnZNxnjNvpqx9GhKRIMoqDcvVkTR2da0dfPzqbA68yzCOu3IxdLrq0dXbanq2DgGWrKbkNcn
9V9VQbI3f3KtvyXi7Bbx30qCEie+Q5nux3pQSLIyQRcE6U6zclhVP55MBi7YDGSnjMqhq0t7rZ7Q
H/cYbTwYuFNmAewL84Df93hC89b1m/zRYOC6Kblcoq6iuH0r1L9oX+9NOhl5nfSAHgi2F6e+K31g
xJJ9x9dSMbUbmtNIKxX2huNAQB3iw0eCE23pkqKsosXn39mendp3UlnSzB2CYluWJRyJwfciTOyx
fstNE9zXCKD0+mKAc51HJtPXeySvXzP3/Lb4/6J0iDsgUvzXOURoemBgNitP+QO+Lq7g7iQzInJP
0iAD3M596cvw5/lSjpOMFJAMNIERd0l0lJJnDFOAaj9NJI8XqOKITI+hhC48zOo/ue178W3y3kCd
UpUG8O9hNHyAdeB3roIbh0WNuTlf8pSOxQ99ZdKH33nFb6VNLFbRN6KbJdqgSMOJjFbsYCoGjpS4
9Yckp3aZnXcVpPF7XVzgxJaVc90nxnkaQDjahbDdXoALYKUGXcMv+aRwUdf508yG+JmdpqxPoqtV
I+lZuaGr0UDQecuFhEF3ko4bw0kGALErt//v6VmmoEfbYjCl8QrmjJIMG4sfOeZwYVAbXm6iv9kv
Lm+4FIeR71vE3nIEPGTf31vUg2LiCv5MiiwGabaaz7w4YwNLJijD5HOBpXs0Nh1axMb+Chq9aNlO
LLO4CoKbwoNAVdRgAVyL5yVqMNiNVsbpGFsYQdJ00L+cwkeZc07WMkHVHJpgkxPOszncCkhvm+4r
sXfRK3c+jyNWkErCa6zvZI080wPTiIwHEuAw/8hYhOSspxbyJ5Y7tnWIqqxYb8I/PnesFXli0pXn
/iJt9eeNsdsPbwH6kuL6wYrLLiQG7G/kKCqCpMbPfknt5Z7fXy3W1jVVhHQZghdVjH4kjhcHOCVv
0E7nO20dS6z91xs5CrZ5gCEPA97k46AG5xSaM4rv5B6aLKw9CZVF8gKABNYVJuYyROjZmFWRdjk8
L6Fg8wm1eOJd5PXmodMLQpHJNfsz5rrEqMezBr76YuUInGZdT2giwCbtrOR4t0bv20iLl9+apRQX
zgj3PMmYb1Pt2vAc26YR/yjENu9C0U68oY+4MO86YoCVg/WHfyPY3hYzhdA2EDndu4iwC1UBsAy0
QMF8nJZgrSBHqY46TZ9OteXGvE70sK4zpWgQvHeWxnKvVHYurMh3IwpRr9STL4s3GMx4zLABnHpV
H6L+Zr/wHTAWqVhQEgPnhwBRU4XvPDToKJ+CrIIE131DHpAU95e8KJMUxbeRh2sj5hUGH/4pd2rs
+Hw/pi0qk+aFJ6KLivHRfcF4m3YObJtVdcLmQ7KOdct1MGRfjBqCnpJZckQLysAlFvIr8AbfvfVk
s7nrcuB1aYVVZqoErqkZTQqVUk27vu3dIr/hC318X4H056ayDiF8b49bRpXNyJifOCenvAbAa3HB
EsanrweR6zr2ScZ4grlIswXv14Tppq1higlBz2Yo5cAF/jAX/Fq4KkJPhtLl3VVYBhL873sBwnGb
qrpPwy2kPFdaNaogOZeMbCIyznv+8iqXdZ2+BF/DzinlUtpFI4cQSOi0PaACOnLttSxDzhSbuEvZ
jp1R4QRBGyjTPep5YdRtK83ErlS9toBn5XUWNtx/DfZnO4mS7g8iWB2RZZAm/Tk3708Ke7Banglu
IDYLREpyZhlGhDyg/rVPd2XQkMIA9fSKI/kHoMqt71oSbQW42bZ8RX2NCzmR8z5MspF+O/Y+vvj3
zOvGQJ/G7k/dEmBruDN85eRF6konjjqZrn5MCeOQuXT8L72SnrYg7PRgrc0yBbZThf6tThvPzHUS
ZEUUZ8BPMf/SYth9iM3UTunktDmdFAGHoah775fJACct5+dz/TJsmFIVyBybVxTaK9j1pEKWAsDo
cqQk1OUM4UOLNHv0wule2vZDqP6Z4aVIX90AWcbPFo5FtCFyoRhZf74p1+yYGGjK44eApEt6JiMA
KqgpmwAdwiujBVzcUjijq/vQMeK8iEQQkoRGb0zbm/sIc8lnBYty9kGSQisnqMA8rIak3KIuRIur
XvU2QbXmiKlMHgKHWcYQJ86q7fvM6MfLbjwWxkW6bJ584SE4USxl+AU1TucVA6v9a381gpGBlow9
YGK3/y6yRsldsNLK5chbKMb9WOmtzbvuJBcZQ83aUIf2v2ifkiDiS6Y+gpeY8Ff0XY+pC8umMtQU
0pFdxk/MPGGgTtURndRkjfro1WQU+UYXTLtA2ekmwRQoJh/qGdo1aGiXAWj5NhQwnlW83X9r/DhN
qqGMyGbjJ0eyR2gFKeHSCAfF1tlpyH7InyXsmC7Ap5xRabD8i082zAtwohPaJRd/xqjzk5VgcvFC
jg08/Ff5fglZh8hfWQftTX3ti4AJq2NhEqrlBDCBTCoFd7bJZ8FPOKHDzWxAJ0iLqW81rVfekct5
od8YaWPNxKU2XeiZrL8xEALqxyA289AfCeOOQS+jC0zhKNW3apad0dV9R+dv7CFoImJRAin68kat
/g+x29LP+twy9bJeyGMZqbkxxNK7hzyx55NTQrNrX3JeVq2sXDbN2U+fUPa9PurnGSzQhL78TUD3
PC4qKX6ZN7UVEt4pTjQ0lZKJg2S8MpRV5vOFgAor6DigK0o+/ERTmtHN+Mo6zke80i0wRedpz2kH
8v1pbTSLWsS/S15P7T4BMpNmPKMRBaBEb1G5aIdpA2AfaRpkgffn4dTVKp9/6ufPX6HlY7omhmAM
gmZroK1cmeJb+dY7wvdJDaNyTSCzugsY84E2yTlda8VXyqw1qe+/Dpa/wl7DcszrRGa20GDjyXZm
BoSSPZOelFkeM7v65mNJXJBoI3SZgyJSMiq777U3VaZMExXZRJDMfnKJ3ZRxyrQBow5n8LTIvMGz
82KcAw2UYcKwEsjyAs337LJ1CV0ylRvWx/Xh823yx1mG4ZCYwQmoDtJQ7MbWmw+P5AcZCd9cT8XF
vdkd7zBpGTUhQuxkPSfNpfCRd5HxA/YfAwdl6hP2wgJhpFaGfkYkv0bULeRT9m6FonzSMxkxUiHY
27pw0YdRpJGCPx5EGumAFw6r1E7GCnjpr1aEgFLSpTVkzaApFuypEyo5jD7WYNgtKnZVChI/dSj+
FPLvn3n5PfacBOWfJXap0GgGyt/HZIWm9uTv7iZBpR8IBpM9313njiguR7XM7lXqnFQELWUxHXKq
5rEasQvlw9XerfDZJbEdzKwie3xJK4aSl5MaWV3vnjip2/kRz6vHRwA0CPZqTyr/1PmlLAmum+VF
fdXT8jA2PiPCS2tO9s/HD86/BUoHuNomQYIzjPeqqK+z6xSZDSPIBI5GcSRu3YwiybcXLKskRXEY
kVPLwqBrswe5cI8Hmq5K52mpPHZTYJSfQ0kPvJrFEmlT15I4/A36DGyOaZtsSDJpcx9pRYKlZmaC
Y+uej9vQqIrqdV/XmSno85sGDdYUIEZN4f2UEprWgksLxI4Ed9kXAgEKC4lqgmFVuPDaM+MsxZV7
93ip/tTeuGbnyIkFezWrAWFg5L4wSSfcs+PkKkq8XIieRuwCiL8y7BxNZkUYpfgXCSLRYUMk7bCp
54aOJR+lBuv93ER6YaSK2mIRdzu+V4BUwdpXrne6pjRtOvr3JUZMCgzdqi+W58yLDDR0+drV8S9I
0e4t2nOVl4IX2TKF62yoGKXn9XFtv1yARSG7bIW1zWh8ZJfa90ZCtz5bJM5xh09bmKQyyMvySG5W
KLY+P+sDrHhCKo799GduMFXGaznkKg9GG2ZEJy7kPKsEdjmUJ1+xv4XhEtYU2zjcdzqZdrJuijWL
QHjt4WOUQb+GCEpmQLkbg/hK3l972DD8qj/6EfrrtNp2F5/IwrEcueBJWdkFx/G6zrqD+txKiXPK
atHHJtHJFgfy/ajtmjWeHvT7iMylW5sv9qvaWBF0DpKV4u7k97EP25s85XGdh/YccTIu28952Gdn
LZZ/tJ2PpV1SO4XMwR9EvVT1JEXYuJ5Vh2HXzbk/gfxhd7pGmUAwtzOWqJ1Eqlvhp1nDh+Oh8CuE
VTt52lHvanG95qXVymvZYnh6PZYcMSIApBIO3/DL4fslKoP69M/WPPDxAxraDJS4hEuaElxX+rU2
VLpQ53vkCIqamiPV+SwhgK4gF4nGFG9YP3rhrO4n6xEf6T7g9NAxLTvrrCBTcPldUWVktJGsWYV4
4+SweYNe5A2X2kLLria3qW+hqGJoBLGKJ87FLfpru+y/wfkhHWhGfToRQZB8/1QBSTGmX4KRns4a
qAOjS6OrdUDjEEKgbkNGyzfwRKqh0sg9HYEEQSsfYpI2A2cGg9x58qnqyhrKXmbSkqJICkpQrLrS
+m1SzN+zy+woGf/KNkY9H4Sz0ky8Zy9a9X/muzk99SJXdSl9eUJVTBqiDDlvofTr8HNcAiHMn10e
RAnkXZDonOtxuECU9B2riAIzDe7D8y0Cv9Odmf07/UGBp4CXTeATRVcM2AXF4tDYvcNYzprCRqTh
y+wV7Bf/NDGPFFE1MzJEw6FBwVsAdOvDAWo0vTW0jVUC2ZP00Eu6pzZdxp7tfb8Ng2050XxcvWEg
xAndPjGOzjpIFFKS6eiKGYPf8CzL9UiI85tG4X1Cj67J3yq+NEFEevXxoQz/ZoPMJmSDgfj4732f
tEib2+rnE9QE+3ZjzeYK+tMcm7Q8MdwHnGoMJVwJbOhBg3FCcn7wBHQtFHv6ypBOsOonI+bTzEs4
zys29h9j4eny5ewXfcphcGaU95O16We2pn9J6bYD75W48E/KPKBHXaUiNB7a+rXhg1cOOaso+4g+
sZdwa+C0ujBT0nYd9hPvbrY/J+PNWkSYNn+dbmNc8UW1cGIaWmK7pX1j2y131ossWWBRETrxz4jE
HgkBIzpONj3G0pFiNRG6hbd9rsTtQsgEIDc64yLPVe3BWgjGzt8ikflT0fQ2wkK9AMMiJubPCEVl
iDs6qscCKUZLoClaOmEwBsDzjHw6c3B3BykieHH8+D3x5boujyaOsGJsiMQHzSG+cemPgCagahTW
09aSfaNDnRK0nVCy36f4DqStmr28bnt3XdQqnMxrjrSGeepQJNiL14gieboAp9gYaPJq/yaTKa43
8+/j8yb+JdpGRx8jZWIJZmtFv1Ud6/JCk3mRFhJAMKkR+14K8xMVlU+tMGnkM0D7RG7IxLl44Fl9
fViZWEqe+YzyvQ4pQfgLMqgW+SYmoPFmwH7WJIlL8fm4EHuPgOIhABfLtqWc1pVU2v72EUm61fFC
c2941ay5mCRqcozYhRI86KtS7I/xmoBBDo3izboH5Z6qCSjtmf5D2Bh6ZS7rjqhRej7Z57n/LMHi
kzl+IqGl7+xhYnnYZQPYrnnhxzQDbWeHK7E4g9RNDaz8EWitb34A5+cbiXZomCrXTIOtByiGbf/p
NXyM7NHKTfRVTLuni7MEwpY4lE7PyAd1AD8gA8P2Ya4TRnY4vXu8BqHz2N7AOJQlW4+INPo19ajP
jQnGIPhSOj7OCI1E4Akf1mBI3GimyLT1s18rrNUZNSXiyXF0oh6H8CK+neekyhZJVFJp/U8ZLtZb
b8Bmf8VVqG+oDaiJjkxJfP825n00x3tj3zIbve6eX3YBkY6mnBC0EhQj/7IvwO8Je0A0nKH5/v48
bTfqE2meFC6KsCMFDiyZRQRDxErJrMLemSLphEjqynI7n84fI3yB2epMUAlHMfExZWtiEvDoeJaL
TbreVSmP4tjyAaysA09mYDDFxEAsbLQcFO6Y2/W61KxoFOSOd5AqRCAIt7MW3TJoVSxD1b55KcDr
XWUQT3TR5swpyGCcKdPgiCdkHvimVKJVGEc7HPtXXD1L0L6PJ1zFgvUSGtl9AuLQWhb2kzqp9Ozm
Ch/0XkM85oxs3zV7cDx0yXPMZZBobt8ohh9rvWPqCoa3uRCCT1f/m3HpUOAeQdCNUWmx0qaB8FkS
IJ4V1f45VLkYKhc8/Bfllg/iB71nsF0jfQOHlnyGmu5rl11w7FP0O704CHi/dsXRBiGYWC7dmZWf
iHyjDPEi8xKbkhOe4laUpX75Kssp7AUn9OhhqldsbJya08Kyqkua7a8EEM0/9FD51u9FKQY1ELw3
apmzrT212f1Ri2Gef6y3xH87UmnrWI5jWYQrpwQk6WNp3Lt2MaHlKpTiCjBchA5kjtL0k7APZolR
/AthCobrlD5r/fPY8vFMl0WQWnTpAAK8030PfklGUow/bhNXb/vCcuI+/lvz/gP7A5R5b86mQz1c
FS+Ihh4LvReHKEMh9n6bn4eVGzECrDBXDlvW+mUojtrGzUnXCm6GAMZgQfrHgVVQ48++HEoNYQ9s
GXH+IAUq4T7O/VMYKMgYU/tSqjFf+nciWvBZR4yP9kxZl2js5Vy/8OFC5elg/9dnyiN/3CHYrm63
LyV9KTc7uLr/ePZAuFF5pkrquPEq1eUrDTMRlrM+jnT8jy91ePRnINwgT8SkF8QTBBSAOSDMc+Dn
lGM5r5LTiP9rynuwTAdce1wcG9rCOX4Ug5IfXe7vEMgGS/GnOFzhsGPk+sOb+cOuWBKRq+OmKuXs
M8uckjaJUwU8aY6vTcERjUfc0swhJ0xROku91Yqh5Q9IK18a0JuFS4Lk1EtqNSu8K/qIgbf3Xzb6
FZtCsL8sHv5zdjdlxDe0LJ1alS0zL1te5faBQOMCom2+PvAzLxC8ZWdovz2KqUmzu/AoVsKIc0/g
URBStTlSzqb9lyGsKrEP2X7NrS97HBVUCvJQbs8xbEHngg06pqFShfyI1SmZNrnNQ0ougq07zH4M
BApzWXMHtMvT3ZFA2Okb9Obp2/xTXDtzH1wmZ7xUVJIB8WO8fZu9E2dLufXFByJIhVr2oSy7Ogts
Zyny/CuSOiAh7LDFryLCVcjrXGK16856ABwBVKbBZ3+ideqbXmRMqTsTfja5TYsWzKj5Zahy8Wib
35Mf7gyGiQDYADH6kVbTnJSE14piy0CXIdbZBZd2lplwqBB5QUgo1HedtDWqc65ZNlTP0qzI4zEI
6Wsaoyeo7BlxJcpaf8HviH6GwNiBhXJ0A+yqISWxuTNJ5uZ+Tf813mVcy5LUoXMzrtAFzCMuKaVU
9lTWBlRk3M/IryvJpgdH+Cd0HHxfFeU2xo8a37/zOedReZSfNqm2S5r09KFIjBrQJW4QaLVajkUw
7uH0HHSzvI5+rNLbRxnSowjsDg18YurWj35Dj7E1DtpJrjsQcQBhnmKPWaz/b2XzPk2wwrGvCvoF
Y76madwAH1xLguVqM6Vur7KMb9hhf7V2TecO0V0GBiZpJU6pQqGaBLff2TxPva1DKD7ddPLqG+mS
0VGTUvyB0EcCY03a6vYiC8PRDY6KOH3rlQuZmHCkgFEs10c2UrNDa0Wc424JIUqkzYpkZaZLJz9I
HXRIQRn2R1HXC3Qy0qEYn8JerVA9CONcypEJPtXZHpr9zJuGihIqy82tmO5Q2ewIL06xaT/Zs1Ab
PJbX/u9gsO5iD3A2iHkSRuySJTdJiyeFAhOoXgkdjrEO5QqFs8Vqy/uU4/xmR48aWy1CcGtfNbRW
Rb6drYO348JkRhFXyzWW5+u8fFR9TV5ks5P311H7EaPmRLk2I0Gtd0fPAvEIBybcSgj3afE/MbOP
yhGsDK+OFhJMIF10eiPTUpfw45W3AvoEEXYYxbG3felC88Sl4RbF299peiv5/b0+PMaxaoIHensb
HFeLPAGott7sjqCbed6AvpPy1fuvzgLonZt8/cA0GfF2oO28OxZjbs3Vgnu2jtZxqCk2ojdRG4Ig
mHkZrzGbEO8nDzc+9Y6UlMGS2PxA2oDrU9AEgnGjS/RYQf+0EjUifcVM8Mi8JC4bpVT4atIRSwQA
jGNxmoYFrb3iNer7OMgqY1/s066TbgkgPZT34vsWTzB3of0l5qicJdJwhU3nokLWy/GD6aPR0Ic7
D9pYvzEE/Qsk7V8uUPQUm94peBJJtQyZj7FxQJ2v1vcxi0NF45lPXFUS/ICoXFfCtWtJ4/kUZn5y
JSGxrm6jBbtjVdpgxL5EmY3MFVJN4pQsTAbtdAbf0D5m4llktI6f4zx5HsWvIwaF7slWLRjXBaBI
Ggq/D5SSmsNQwyCfEjCT/VGnNg/FCtadyjWnZfS5YRn8FHM9mawKL4FJr9/jIlJO/m6W/PKM95mp
qG1iKHMRu/Zjh3pcf5dDz3CLJJxYP/UAUfhUnXUMFOj9wC5jQNobjo63WtpDrPxi6jfBt5a7swVV
aY+KEuXy3ie6pz08tnbtSi4g/J3i1ww9a4Jw8xYXyOy6h8e4Kw2ZYkzYBsFDYoIfvBD7KXFX87Y4
SDwu4CNmXhqKlnNdBslFtfKk+cFaPfqE0QFwgcn6lF3Ad7O5/ns6BIdmQz6ZCw1RaBp/m/6BjIEl
sWLXMB3ZyN9RqZ1A4ZYgCX4KEeD/Ef7Af2cdLSHUehsieKBDqvDY7DHFw1Po87AfMZcTh0xBZFQE
X1/697PsVv68nV0ePtN86IrNgwZiKRa+JG0lYqNWdkTzOZ+f4BypLgGRZnXsb+j+JCfVu1W1u1tY
xjJFEIVLFsoW6yWTUue34eG1IyVokD2YcUjgYqiVKy03XIcBLdgcwzFV2o5IMySN5Xtg0d7L5H50
TMwem0C6LXm+3ySV9ayn6Vzuxaq9+07LvE7z6aZHOS7xPQKcv6lG5DyW/bO3sUudhW+yV+oAfRIf
zKyPzyAjBDllRStqDfoWTMBw6i0Qw1UC5hzdOv0d7F90tOZ43F7AGqfeFvvsmD4vf8sOt8JGou46
5TtIIvr/BHuH08yYYmvYXLzQ0goMwgsU2ABPE5p76GTW6F8Y9+e2w8aqiAty+EWX/QoVM7VybEuk
8u5O/C0XloU/XItTNpUU45xebWZ5Juu5cLCkQy/NgVZQ5cuTFEvwo4/gdpDj+5EUgxwRxgf4mR+r
/5qyFu4DMvb3aT1anNCerbmipTjOikahPpsw3o0KKCTlEzJScSGmwiD/hqqLPpxhjiEX22pdZCzG
hGyL4U6RTvt/vye5+P4EYxL9gXj5btng/lRj/WC80AArNN7cfr+2l+LeFYoIkHsps0narhx7dD3P
qyZ6dmNxHCoBCFpYiTdNgQHFGUer+xr8AF0cKYubBByibD/oGExzXz2nrDl4ZCAam52eKEqZsjrI
bHl/wZrUaYcuZTco0gSJbnzHa4FZNJRbrMniMDj/ag0CbUCzSrTQAArMv33X9I/4h0xXZSFD2NgW
bE9XSSxtKagihOiSnzZtF3caOJeFK/NpkuZ+Rn4+TFf6I4QNeCzkICWyD1vUO7+Uglv25+XQTKkY
pS1kTHItG1prAeWWEQXf6pNrfVlzK6LKPrsM6KEevgPNkdt04YaApMpw0yeHnD3pGPoBl23sqA4p
PZTfCNVM+xXYa472Is4F7tYdbMEu8FGUTAP0D0g0goA6maK51artQ4T17Nh9J/UhDftwShxPDNBM
woG30kTIbpy4vH8ci8q+EAqqge4UJ4Hiy38LFo1iih0EgqDfj+QFgC6ziUCmlLeoxKWJc0TAyYKI
XlIiBzGzv7YiUiieQ73Y7Ohp2LXPUfUMqPkFOD71jcFlECViZ2QYcY549uc8mXYUBiayU0kr0rH8
zyLxJkPUSx9tC0DdCM+AnC4bxrlQTNKq5xy+BlnMlB1TVN0wL53CRmg11c5DKl8unMOyPMmFzYLw
ib0YTwNQ4JxXKfnbpdM3TuD8HFwveOMVS7UN/cwoqVZIEDx759I4qMTlZcJ2NEr/nHxNDB5wBQrH
F+M+0ua/shgRZD/Rl0hq05lw/NHs3XEeBkwXXGo0lK8TcqbS+FFY3V1HaHWFrV1HJ2y7PK6OIt6X
xCPCIkVsj/ZJ+ZEOMTtptzuuEOIsPVjuKDG2k5ndnuNPYIZW9gLT0XpwC/kgt7tq2JWgxt/yn0cc
NkGTf9jDScyh/eoyX2L8Szaxz57tSpfI3068Ajjkm1uE30bQPMRCH2B3nosbtAcMvhy98U3lAWx0
Cv5J7MyHqQCePFkBk/zA3NrBswNV72Nb8WZri9Euzmo5FpCvKLykHvDjpPY+DJB6GoVNXLvrJCNr
HxosWqmkieiB/ELNFM7iy3ONgWnvXWpHmcI9830XuS3MMmyvf5feA7YRsxy0uM8t36I8tO6Giaf5
zYrwWOp9z0zJtMcckhFjCMc6oU5XSa7DJ1l/IuT9XUnjKRMdxbaIgkBn0MBFasvzbAVm2ywb7/W/
uuxhZmixlvZdum3sIyrxMBjcEBjqUMLOePY3l26gGRxfQOkuTDC6x1a2H8zXFhibJk6UVfrwGh/F
coyv82xRbhrDCa6dTY2V8rPc9vrnCJxywNb7e7+q11vj6+nWBdLemKjErNv4B7djtfqtIBKXv+CE
iUYJz4JpTk1eItcaoU5AvRUHjn7wDwmuL+cOv5W5Nb2BEWUyJabeM7pKNUTzvAhZ5ciBQgtiRypx
2lzv1/tZTwWcN0jtX+U6weyibQO18mLLLYpGa2c9euVKdHhLV57kMHVr6Lzg0cNAEJoHcfWnVQDQ
sRzmy+n6/eiC8Cod3A6Mj8vH9gv43JQOHwzmLVqBCDLSE+mOlon65R+tqpPzYUD84jGfSoa4+3nO
gx9h5Q+8h9L9tfYYrABImtvTmYe7V/o5XujQRe7qm9V8/+TGCIkBpfbKqiZApw/Fck1IxTW1LtWl
Ov3d++J00MGvKVs3zCu+IOQ+qkPWb0dB5PVR7LU7VPst26Q/oDPOorjQq8kRGyVjyJUt/vnJEj91
AQZQEktUEKGpu6SDGOaHLTUj691y6YqTcWvFaUKQ5x6uXNZauLJIFfdR8DWovr/ZZK8lBLWQMIEc
OtrR4IPYx327bwK3mhcqdjUV9WjybSUFmEN3SYWOhWbjqdFKynY1OVt7SCNF5bH3HkYrFTic1wVM
+to34d8SG3OeJxv41cgobWNwaaule/HnWBgPrPPEeAzv7gCrw8JwFa+yJVp8Vkb7GnAG98Ugit4I
qI6lcA0eHjsaivsJmCO3SCJFiYuJG/COAY1wLnfIvrss0XXegF7xJMbsAXtwt71ixT6B0eiGRhaq
Z9UwRCoAvTkm9mnJ4vrdoZZ+AGhfktJPN0eeULS1zDC6kALdmHymAuCV6DBO1UeW0bUgrQPHoFMU
ZhBTNKfqy8N2O5T5YfaXVtN5bBbiIsfbTck+kqRqyxKKXzaottfg+fZeCrwOiJ4feqaskOefyZ3H
4l479fjS5/QamsmVQBiqGC0FkL+BFTyUimLcdmI7YFFwVwL6G08o9mrCW3Oj/Ybix5or4jQtXd0+
95ur7m0ql+77n5wZnotj/bZwKIKwSM2ywR3Jn9d6XW4jPZdRt/Ew2C48fLM9ai0GqHSI2Wpg3fQj
3maDU7MBB7/3s+Eo52AopV4CQofvR24s3CJxUKZMSgYy+OWYq3QjV63m0MPXaYzKqPQuXZDTPrQe
dJBBz9AKJ4tWQDxa3EYCtNVDQGXIMut8H2pCnjs9okPyycRGnm+sLi5DWVXulOz0/x3yrxllfxxm
79ocGMZw341hdYb9ToaZ9X9VaIEj1RW1I+UMo8iCFbV5ASqHbHlJlvuYwTuD0VrB57Wk5YZ5IMgw
m7hKMYHGUhO6SMu7w1jpkIWK/1ZUivKDbwMYDHEQETGJhWl9LirRW0cV8gVcEzzYNfVzmAreDtQa
JCNKDFc29qTof6rydCaJWBPS2JuVoV/KXRK40I4RFsIdJ4p14HU34/mrfh2HmSXkiUPxrHkPOQpG
6tJeyX3ZflvuOSCRzH+Lva53l0xNG2qI+ta7ypic/VKlhrofp9rvi3/Ob1cERwBSyfaJVmdjXAn3
EVQd05biwOCHPiBaOM0o3IfVpjHO8bzC6esRcbprRONPdNiouBhI/3eIZL/FQq7pFfobsxd9QJT3
/JS5+DQukBiTENxcSczRauj4JXIHkmTi2WziNgl5ngR7HkGV8hI3Srlm0RvXjKhL02IGL2hO5jFt
oePl79hPdG9/dYE7HGOsgJgG4PIjkQPSIJ4+MOnSu02ObxSUB/LZm53CbbrWg8a7FSZWPDBhfHg6
F//Ydrev4dVoX+CQ7vq8dKCCQYcw77PIf4HOOV4aBHdqM4oenr+E2jpv/K9jWlFOaPCfoMWu/+8s
j4JYx7NPLZL/JJhPwDQ+ocBJ9Qx+RFMXwn7BR/TkzuZDxLV8g2ApvmI3c8lAbYrH+U2KuZ8wv1H9
o0bIKmf0tCK60O9HKDfYEqpzAPG5nydreMecQXuyoHaxsKP8Clr/QvBbWL2hPRfPIKdYD/1OS6sC
aZLM6WaniETZeH+TdorSM4eEDZ4SVK+vJoVP9j6QloCyI9SsevqyN+q/BE23hPUun6njoyDuHzlb
1c9o/IHwQiWwlUg98lsPhpPvrWy9cBTqP+rbeeDXyBKKrGTodmWMUYjC6V4YCzO7d6avtXhhhFBf
mLb0g2CltKoRZyF+/OwoZYO6z+in7zFN+vpqfpHtmzcMCvSE6ht+fgCy3g1y7nONiUuevc5wpRAi
GX497qDFLTBJn3QdDBkFLHqj1N5cNEJBcoc/0PE/hPSRjN6DmSWzN87kJ/jhscydsUrynLNqtJbr
ZrUZsTQPpIM1X3GNMpXN5lcfUeE6R7BLLBpkCfeT7kQttTLd1kMg+/+3LakKxMfilMWjVCygv5nF
tfqiCLckg47b2N8WXlT/hNe/OqHJiaiIRPOrFyMcBETq0/l9To928h2QdGwnKrw6LVlt1XWwEWSQ
uAgnKJoyXj4MfoEENN9JtXgW2x5b1kLmD9cMxoiquYTZUQXEPM6ZnEAep5WnYzCwtnM3aOAWiy5f
L4CrZK87R6n3B+6rRwi9S23R+jZmgSPZEeHSU+31d62dV4/LBx76UHkP1qmaicEzdKrXsrUIdFs/
T9KQbTW7viQyjllBsHePu+/jMy0x5eI4Yy6O9z8t9Dg3uOpENnXrEoKnwDmuUDdJg78Cnj5Nd1Mf
WQ1oOu0TkHID181CG19ck5GHdXz7tw6U0/Ok2F1NPZDnNZdVNzoTfhJKm5YEFBjutqjjgbAXeunr
ACl2iJO0Iovy5/nukDBrlz2fm4FuKXtupnaks8TH/wFYYZMqHUtxWLVYL3CK7rQOHKfPbWIyULHW
r2mU8ANHAoFutQv2kEWzZVujIBD3KNvFF9HGiStoKzTrHqeGdfHmCkIJLiNaQFuXhDPw+s6FjiES
TMPfPrnYnFTYxkb9ikB09jTcXdQHvQzF5KuNXbwL+lEn7O/Hi1qJU60/jK+jDhphLyxEDFxH7gxU
Mq/gcDBTL2d9umS4P1KSicFbwfyDTFeqXtnBGszJeHKynf1ED9Flbj5Vnt5vbGLjlKUn39bYmVSL
xbNrywmfeJr1h4xG2qQNXtIu7vYAYh6g7RYiRjNc/toVK0LTjCKK6F8C0rqtKyKLz2Y8AlZWGztm
JJktn+dsuIZV0xEPHR4NWDYRbqd7K3PCJmdcB+qfc5OZ6aZyiw+6u9SZQn0wPy+vDZTuH6+1yzwz
XEKJY69nzPlogLXQ0WT9aAfN3tRCRnJKHilSgcETQjEN6hw1rR6cUkDHrFzEQ6nImjp9zQ2vuwXG
Z02Q1qguNbb8KFncW0PdGOBiV+8j0FzBEt7Uqy1XnnSVT992ZPloijT+WVPQmDF8KtqsASu925XF
54Ll9pbXABHFuTbNVuap7YZx0UgF/NL3Ydaq4O3+Zf2f81kI2cu1bH/VFCBjHSZIrKb64AhxHWEC
68LrwHpu+6kF+3xRCazHVTesayfKout7EDEW38w/c4+r2CCsKna5QAorEW23ceOVaaXHpuE98W7X
5obofAnYCDV6FK1IRUVPwhnu2DgQMWYFggb5iF6k2hgdWznmH37E1Y8y44L5H8gUYBjNCnC+VGzr
zZUXxZ4bRKBm7J+yRRY4aFeqDk2FEq8E3dyK2Iztd2LGxKPEE6HggDDV1yJX1Fw3HrK0Cd5K7i+L
A6yGRR3h9slZuKSXujson16X3+PcKXpXIHYbXGUd3EYJcP8eD+cqLH1y7z4OKmxzprarZU3xdYN3
pPjtkoND9LS9j+kuzQlKE4mn7v7kGwdL2FON9MA2qNI9HUJmhL225cm8wQeE1GO6OXe+PbDPqqbe
ouCDrVEDmQG/hjmdSOcobjxVQYyu9hMbDP1sKEPHgmcKei6vW3XZDdHV4QmkByHL+0goafz2pSsU
X1YY/0XPigTLpYtvGhMLhViKS/PRlVwj0/636Oyw0ahZevDoQaldelogrR1uaYS0RZ+vAXTyv7F7
old/eGP31ctwkPrum7I69qLS13GvIx6m1w0HFgipXBf15JPMYUOiJNARFQpKIyQDoNyjPrmfckUA
92VRvw5kD76uHYv1c5xpFPAgLstQ+/QrpQQ54bywkrzDFd8iACzH+WRMXmmxSD4CuDr6CdUYE8q6
WQ1HBOpKwlqfy8Qjise3Ii8v4/M/iV2ksq9MPCG2cfbR3LnssUI1RkAZkFjwWCBMjRuyVPelKqo/
gfbxqSqpqzttJ0PxpIcSmkdxLh2wRjh1i45ZpKMnviT8dLspLxyT6oiVRTkN/rMO90c5s2HT9+wM
aTGRnZGBnTHEwfd3wpaTi5rwUgsMe+Vcbpb1/RcazR8iepOlFNhQqqq0rHRSqGL0kIkT3phHZTNF
55Dst+fKezMIOgYGxyuCZlS93/7YuIgXKvwhtb6tarO2aEBnPWCeCnOgV+c8u6eLpf9zVOIPpoK0
DgP9bUVvo1u5OzBf5jzA+z+i4BqXLsHXDK+q4aYVFtK2/p23Wj9fwQ32yVEi5k2JMMO833hpuyZC
KFEnpv7R/NXPwqvWhEr+TAsHkRBnm17ezdEc369Oztl1YdFD4b1Y4bHL7turyNVI0n+m3FlbBz4I
Tvmk064cGGq4JCvB6bF6bMS6sP+9VyW6NaNeXfFtSOm/iK2bbLc4gFlj/ossjwuI9yCA9MKyw/gf
HELlJ4ZWMsF9Ay9O5eNUno9AUe8XU9FO7TNdFmUjkoyBwWL42j424xEmKOc9YHzd1nA8/qIAXTVG
exTqDSwuGUdFKqocU4J5Tg8qwan9V583pjmAqdIQsLsY3Fekn0xRYa0uE0fgzJ2ZFYfD4aNMvxoq
636w5cJvu4/L2IPAOJ1LRkOdxZVhPexy1QR4Rzx+jzHTnvBpa9ZFpb5ahlrm5rcYbL2BnbJbTuJH
dQUvqgqsfMMq/RtdOofy7wQsV+xyVD51NiDA0RBqkvkfV/0UP2PB5kK88Zcxdc4J8Au7alMEcxgA
8EH+fS82QsX1YFetCd03dQ5WZrsyBw2qbPhvZRx9fSPSVRR2L5HQzFNzhm1+n5MgybHTyWe1F24h
jZMF8inq6+5O5GcKXuasIdrHcttApR+DIpL69H3/rHrslYtJ5pJe5rj+kO1dXI+/dG2qWDmYtRYB
XEOdKRCRsTvDMOcL+X0JVQiB0/FOu8pOJU7eK6XjBLOVpJaVOL2rbAYmOMMsrI9ze2/2wY7I7yTn
QWCzmlNcS7ZLDs/CG5YPwGuJ7qbnbpfC4Lwc/nC3yKkIpEdd6kRHquh9Kz/R0LtluIuBKYtXCPhn
+6VWZlr5eSDfuUxIbY1x24ex4CBZndax4ozh0FVo0BNR7gPI6kDTthJKmIyklpIQGly/oUUtk4P6
MJM4wTJmcAkgn+DJiamVw53GYkKs7qgdASFmN7Tf9Ykh3ls9DJs/VQ41ZBVWTAMTY9zxb1BNeDAz
49fepTDotVhDk8aUD7gmv4aCoInWmR+bJyUkGpjmQkbFNV4qtXnqR17zjevUhHDHCx8ET3a4uN19
Y+ieTiwnEWpAT2HO5M0cDOfiJcJ0BsBQ/gY4wFiMlCedFmameFj2gcV6kDIYGl++ZfZ8MVRvDTxL
XvDfNlbljY8xPyxss1ZBRGD0l5MnE3T57nQh90L5nchnkseTqJNNyh5YI644DWwqQSMaQIeOfQyG
G9Up3zJy35v9PqLVinRlI/CCU9c1JB1FlJb3LdoMNo/3rZCZU4SLBhjqbCpCFNVwYjOPCn8XGhbu
TTYVngb9KRimX092CfESSegD+Dmf4SOi+Vp4k89UAnbooPU9n+2AewSBKCUwAGIvm/6fGXM7sbez
VYn61hmTajSds5//YDo5maD31Sb8haetQPCgXC6wA350B7AKgT4iSjxedAuxae8UXbesRA/a9Tlz
HxCELCbugCU9F9RJU8DzHkBf3STneXTu7ieq7qBnAdjVDG3Ik9tXsUTL+HUeCga5gHMaQrQ3smSK
htpxkv9bLgPztJZB1Aqs8uEtsqY0iuSyGNUN9suIwD2+A4ZIlwZsZQ/8hVXVRwjvCSCT9hezrxe8
U8Eyvp2RQrK91d0/eZeTveWwj4zbyIMP1RwbT1ozLnsj3TyDnTbfhaOfxICfxTNVLAwmkFD7VGrX
kIj0zWBsK0VFp0umfcuJoPAU0MekPo0DyZjiHQFZmzPwDE0aSEXujSIJOOv7X/PeqOfFup/jScLQ
Oe00JKpD0W3xkvJzs7gJdzbC1P8VJw7u13hLsWmJDy5tg3gRaXFCb3xP6zU7F+kqr3sbb5XsCK51
pq/8xBo3q8pwDDXt3X5kY/erP+u0/1TRDUO1+vkO7hpAHLAZhp46W4plM2VbUQSezLEkhCuslKoh
bLvrSz4yLRMXAb9qRydhbsCrVNnc7bJ+3gWw08caqiWeeQKJqrDcuhEZ0AzQv72pW8EzKaByaHz6
DwyjJwLmpwhmcehvC8sqCuNMiOSwTwXp7xxIDgLY05xqlL94lmko8kxFfzdXWvU2/3m9xQzCOYMb
e0CEWVClTB0po0+PvNZk97tBX/tihLPuZT9QIvGwZ1E9CfoPrfTQd7otCATr3o/W58cGmmK32W+e
M9xkHrNT2asJE1Zof1ysku2oz+LwAwf+gGk7d3lZcrvub67cRYaUDfwPav1HPqS6U7YmY+8PhCrp
puECWFjYpfkEBtQJDySFH466AxQ1PPWBfOJ+AsgYwXMaso1M+t4pnZY+ivaigQXWcjbqbVUX3I+V
LZlyJsNwxy8lUIcFIZGU7IwpHfUPwt0w/XQ3P6Fr8dRrevuDppzPo21jHCvHqC0BZH0EaQyM6VTD
hjVRW3siMUadug9XE5SsvIssd29DyHLLh/cog5pG5xdBNXlNtBTZuNN/W6lNM9YvsMscXJnXNK6I
Phs6VvLUBmExG0d0ApKPUk8bh9nkWpbuMpF5YStjIcCndSooiQsxzhl7zRlYqz/yJsVTifsDU3T6
x88LMN2ayjLPJj65MmWjSkivPN/aL0HKJIMxrEg44PHHdKxc+OJkmLIbb972Vlw/9Prh4Fv/JEsg
jgBFird5lbBXBLDCqkRrqRQp3KqN0T64BekPImd7JL0M0a224/mOv/PPeNYU2CHQWcGK13NWVvPk
R1BU5u7iIthUAO8vdqSy834WiFQA5qPFtmFvWyHOmhXNW7Abg9zn4EMPZ0Lngqv5wmqKvHxqz4dH
DuEoBRUzGTWRtL22pN5ABmQO4LkiIUc0jKz0WdQME+HKDH0TRT2GxT61kojkiB2gN1JcLDi/tDsE
HhsekVBeJi4Q8Amkro5XlGUVG2XTUAgFqWerkk2INw2k6KiD4cQLp1o138aVUfo8ZvvDKGL23Hya
04pRqYfJIr8kd4e9gnwNtEuLnf7U6Fhk158/ZCzyrLev2U0prLJcYhJdcGR2sBg18U0CWiNGLcHI
5HUJQIUxJwvt+C31/OsVnGqarazYYdhmStgirRk8YyVV0xGIBA8sv6L/g4uRaB595kbbc47azJD6
86hdzBwMdFn704XpyZZaETLnsQ/ZaroqpzGOTWwLWb4uprBOEujBiO6Qi6Ok6DB291Ga2IMDgh2T
L6Nr4K9EDZveyhoPrjzOSYZx5YCo+i7SJob1q36bPYvLSa06S4947CxnSQBIvcq8GGR22ldfiTfu
yMbtoy7UuSCSR0yuGh30OoFm26AewtK+bPSsg0Z32OTtXIQ+Lkr98cQ2iyek+sSlaW9Fm7oothm+
U0urHN7dmlwbQEu33vOsRuv3ZhtX0lXIz38tEAlksPqKXrPe9b19bDIYSd62eFsrEPmq98/lgX1e
BSuSvDzaCHYbRMvTE05a6D4+F5e2i9qcH1OyUP393/QFpTChW+Lt4aPWJVBdal0/iTw9pvVqBMxu
rufom1GMa9+Gej085+YBKppEdnsszCN48X60KBjcEhISQX1a6BVvcAClZtnnpWzL2K2Ffm3BrRl9
G0f9CNTzQD2J6wVWgOpnxwVsAKrbwJnx0u15e043ieAdzxSlrtKGUrdD7yvwDD+09SwWH0PlC6ns
Ei0Gtn74Xmvc4R+IGZcpGFOU5pBrg2a0Jy4TttKl4L/oDdtUhkhe6pjSOBhX06rVoEXue5KpIAcX
MuDHBVtT9A0yetpcpPzJVQFxdSsmmknWxY3hIdfv3eozs2/SKYFRCjvvDrRV8jmSP30eRq8JLf8k
rTpn/azb/V4o1obEp+fyy1qQKNVm5o5Os7hZZ5I1d1k+MXQ/iSHgZz5HvEeIW/Mp7GdpAN8/X6hF
sdbpVKIaK4ICKCNJKrhW2qpW9AK/r5KGmdOPMMaIX+D121s+heDRm+cgzeRXwl+hVK9aMV0nzkK6
T4TaDEqHqkfbGvEZArawr36G727mb79TegSEIRH1c8U5UCvd5tLHB36d+uP5MJsM+1UX0TSyVYft
KbNH3yPqVO0bGplp+gh0E494zAa90A7UwpCn9JkIHUXdE7APrBAFDWYC1C/E3n1xS8XwFh99uN0S
gjVUkyDIY3tfgqK1r75Mnu0Z/NJPNK4ITn+k6g9nK0e2W2JwjG0qt7aoBvjx+1azo0DJRPodpkuD
1CazW7DGhKD+hUxXO8ZCSh2+jwLoYjZbqYGng4d4S+oHx4sWXmU9R0FS/Mm1tdyuin+KWAleZ1UO
QNRDFvDSKkxsQbjg7yVDvAaUdcFp+DxV0lO47YKCdvlcocahZ6O9N+5IRtJ65lmGqGEHQ8+24+4f
yuvDoo4b6UGsd0dCGczb/IX01NCQY8BslBmvCHxdoBxvh4UVGo2sIbZ4ANewbV/42A6Z5K6pnYmO
565mcQgXyN/gz2GK4eDYpxNhsk7Og3hQmaAf7utoazaSWG4TFgjB9RquBcpL2Pf7io80joIqL0Ps
lyiQHzPyN7/2M22ire3+c1yEjZDeuT4uL0RJdt/R60sxWBECGSknodPPEOohMJs170h5kRa0EIr1
+JkoagXzOSxAqeegZque+KlrcqgbQBHyHuCFB6xUvPPQX8TYBbXQGQjnKTim32JNK7Nc/iYua/Px
zBiwW2JRIkNj/LmTso/0Fgs4kNCV33ZQuqF31Hytsp7hCliU7fy31bX2d2zubNY29tXl06SmgAfq
UmuUAdqrdaRtea3paQGEMFVDOPKwVYaL6jOgJrY6K2oi7W54zeEUIrgizqjbEX+mJ8ZKbtTEcrN9
gkT7LDmggsoA3NLh640isHoj7ns2cpVIyou0cBKaWLD1m/blpNjrBHec9d8n8wnf5QLx5cy9WQus
4uMe3Q0f6oKcdyDWaC+urJo57UlIXTdpZDYF4zq5v2JDbKEBt16h8JiIc2J9pYbdDkPId9sg/V7A
OPaXSf0IQjvzxOrQlCWX5NbUAWmcEm+8QFsYX38KqHEVDpdaTssp1l3s6QB4I9QmoR2WJHprj+Wc
Nna4KnNGG3uZSjk4RwXmcHitxdiMRtaSa1/dCfT4OhX8CM/5dAMrwAJYRmrPAw52qJTB2CtmuPJO
5S3ozIwoh+D/7oNpFZdYuslNBCMoWefMNEhKRXaRFzBEfC17F/WhQcAIyeVLBzRS6/3aMWSKJ7fI
AuHTd8eQdZnH1OE5BkhkMswsWwobb4n0f0/ncCNADpAzKKE3OaSyaZ7em//qbsOGBS2zvsECdoow
cqec/62/kRoRhnU2zy9PEJLOByCfEYReliG5jTm1pS/dZZnGdn51lHpBlNr8HUhedsUTYnk4S2g7
ZvjwZnGNzzWRbd4QcUiC9ZHj+2CQViNQspZuSgGn+6Dor1RXACGp7/dZPWrx16LmbNWjIvlVAD4P
ZGMK3VhsCIymanfuKJ99wC5SSDkzwJu/WsCOEuZJMZILvBXmPU1uUWYnQGQrDNqXlLyytOBJAKAk
UYJKT9qtjYTEOcb74QbCYN1vUhWJO6kRayj0ReF67i5hVfIVImbxLbNYog7WBgjV4CGd0+lvpR5J
3cCqbBur3XxbIbOLyT1ydDYcnOehGHoYaHI8eg+XaanP9eylGjRdZRZ2QnPrHXdVX7S1fDq/Vh46
IVhwZHxtAvwvOjbH9ZUOO+RX7aCxUnxUJk0QrrLDU0gtEGUjNjfwruI7ymT9UtwhwSbslEdOjsGg
7eoF8TzeT8g/YYG9luZORGajXByjNbh0BtaUZfQPhogHIhT8PkQZnrVFU4lamEbEBuNz+yvti3ID
RaUr79PECa0RgbMvBELRxUupA3uoqJ0GsCk0z/nsWBqCo9zgiBYJnhJehF6F4ybRPcpHGHo7Mf1W
DpWqEOtkHATcN5SKf/A8aLZiYK/cqKQ1x9/FArXLY96AHau48DhzBSF5toPClgEpIJRGmxUF8LuX
BQ+1GiqMkndJpfE7MWAzCAgGEnN0j9+CHDKg8CqCAedRma5UTIB1bvIhUHMXCOoPVuavPG1uSs6s
93ttSfZseRkKZKw8lG/KL5mnxW+OLXVOPtgq5vH4dqmZgoCJEirQxEUytJ8yPHOg+8EfY/i5Ett4
0XT9MzM/PXp8dkqNCvQJiCb+yNr8fR9+oEz/GTlZPFFFMG0pNolgAKPfYTTAkGM3K/82d0/cKEsB
k4UeHFkr7W3ZRPpwfoWzlwGXa+S4YQDsMUjRc7H6lcd1DH2EsCsO8GwnKRVT/00J+fTwfWFZVOtm
BCZgPhRP3HQ4MGlXa5j6CSEQaIUkMvbzfdkCRfK61aGE3s+2USm1ENBrYMzKOEsoDl1Ite6Ooyic
p4poKZm6gUmgk7CO3uIcShw+z/yqvk3zpwl84FXtv3/Q9MU/hw3gANFBzSBw7wQpbtAARfemCLqO
DE1/Jp1nW575r2w1iIklzoZWf/ARaBSR6xIsN8/SQiNG+l/qcIKcWVlZIHoMXOI82bspBwmDwolI
yTOCYVHNjaqj3XCC6f9v7e3Cj5R9JVIyaHjXuP/NLjJE6fQ4hEvoIsWU9OZBiwRLWmv1RHECipWr
BXMx1lII/URIVM1OAvSBnskQgVi/1SohBot9SYd02fGurqCiBpOb/x0C8NRdyuwMVBj7ZQlFDz/x
ov0hN5gFp46nLulFDRDnvqfGvXWIGbJhH6gg6zMMbf/XlPDUdWqJsl9qWiHoUgcFiOczgAGLdyCO
Ae6VRQHbt0jNjSyc7xfTv4oGBdHKFkY5c+oD08iRoTk9Cs7mTUHcWJOGQ8UmxrSUdUrPFic/6wEW
YGmL93F2ZWmptyKNzAfVfFErq10c+CX0efTsZaJyAJnhkcbiykC53MY1e0b6qkoJpnreXjhy/0wq
8diJx/3LIeexe8duYHXtSOXoyxnO+ssZvxtWbXXTzfmr/erHZ6wyIuvqJeyizFtLt140OJJxKuvd
5JQKpih+BwaPhFt2xjVnT3+tCLb3fgyHR2DKVF9n20HXiqTNbmqyrN1O4kBrvFtNOpG+I35kWdrN
TIp9glIrq37daQMA/m2VGjxQk/9KrQiI5HlQewfuYh/wNwoKUcsWgWDD3LXxtBTE1CS6JetmTq7v
UHZIbBvEbVgjgFALMM8hr4CN3mYKfiDx9/a5wp2WL6Tk0F38gaRcSXS86OUsUho+ADGAtm/De0ss
Z6KD54FcbnK0CDEagbqeLBFrrLmfMq/vafDjg2hp2tClye6bjNslPU8/nx6wn/Vm3Iede8++ObGP
RLkzSrsxSymVIhyI8a54ueBVGKeiY47irFMre3ag/9Dsolz1F8NLoAIDbnC5sJ3inqnGMIdU6O+H
zfZKRn9SKA9U9zWRL6Qk3CE1qFNL/9od2LAZL/cq7Kmv+DSm8wNnEfF5Vfr+a9mp9toZ1KSBXQgp
TN3u8qeaSA8zaUsjoYBGWz1f0XNima16AAKxbnuAUfXB84Ts+hGYq6WZhvO7b5kKdRM8cxvRdimA
byDjenamzPZVGpHWCyNTN7PEi2iJFgmOCM1wSO3kzClt7QxuB9vYIwaJEwsiTv4LafXe8jxCv/K4
HO5zqvzcciefL1ytQ5B0xIKbnfD/BxaqqWi5tMAZxug+mKp4K/ZN7caOH4a6KdOrpizOEt5Nz5TT
/IILl+FXUyYrLtPYrxTOtGzqATjukz6FjiVj/U5PwE4Kh1RejNKjfgGKy41JQHLVNzIr/NvNEOba
YyGyOEdL6g8RBmX1U8+4Mn8bdwgSh1TkGLVIlkMQyQt212FMUhvlGOnBx4lHp3LpsMaK3wImkHnN
ZQJ+7uFPtNejyj6L0bbE1wbES/mRSJCmKtuvI491AUJwx3t9VwCr6bttYt/HVZUSZG5zzj/tuygH
YKP3E4isM46JK9WMIg9XiTJzA7h/PJJJuwet8ul/nCHAA6ooMElQ1o57dZvV0A2y0KsTLBjvfUUZ
BWMFZwOoF8uYbQr0WSBNSSSAWjQo9D2kHKy4oQuHg6W8HUBjHT8MpDiNHWHn2nX0K+HZ8PqVDV/B
J+pKK93rH2g4bVTT7VfTncKQ54W4xiqvpLjdGJfrPWyKjPgbC6MF2SMrzNB+WjccH1ImEGgRq1Qt
r76tqelLzl4ORvvTXtawtEgOnxe4T/uX76pBOgVcfGdg/Ke6SK5QROsQl3sqLL/gi6jbIf5PG20j
OIr79uDmikZzjri3sEkb1Mr47B7D+2Wrr4TXqH5laBZ5t3z8VMDbrBQi3Rkxmwb6qOhVmIV+NFPZ
BOEb2H113zQFJ0ch+tOXAGw0NN5CeCDEd92rON57muyTgPaTKHUpwQapeVOm3XkKOOGVJDqJkIVP
VvDY7zWIfuIfbvp1D1Lr2ZWPuLvqWIFXa9pPQ+xs/UwpL+zgRJ3QCvzNjt+XUtji6N8f92J0Q4Cg
uv8IS9zjZ9K97IE5D5O03MH0FPhZgC/lWx7PZB19zbEjgmc5OWLMkZtscUZDPlBA73kXwpWLGk5C
CZCBNBG3HROvs8Kgcnhby4dfIyKCuDeKX9odlFpNSabpR7uKgrywOUWg8SgdqS+XW2QvDlRAdxMv
TXazaE2VHTHJ3OPgARBmP55AAgtHKqJfsTwxmNc+Lr+IwuBaj+SE4DhZ3GOnDpBnIwA4Obkmur44
XXdx2zM2rGbWCdvDvwzXU+6Ruiz8qRLoN/OEWhCe6aDO21gUbFMC+GxbfPVzc4nl35WH0jbctXWh
rJN3c7WrhoqoQULt5dhbhF9BOSdzppgP1inHBPxoDpnM1aqG2md1s1pT/SzWVUUq5PsjMnrGM7OM
UmVqKXCjn2RhTioDF3A2KkIALOTtdYaoAgaGHXnVlD6V575T4qC9Dk3Y6y52hDuk7R/nviX2NHnp
moy8X9yyx2WzVOpPyE8fS+fb8o9StWvsikv0IuTMrSmxqsYPRQC3c7yFCpmpKAyUdL//G6A4lrrr
kKFjWR8c5+H6XwOYdFOJPogI7EVEiMwgdFcPx7cle69wJLdDS1nn6LmohZsQrFjxhvaBolHwtQFa
G54ECX2Q7lHNnsPQMjbs/5SrWfU0Q/iBAEV/nR/OULgTPWoQA2LGNVYadoNOYTxrHTIB4W4GVhPa
l5bmC1d09ksTZUwPTu9f4aRzbYtvrChf5QMGalcA1tO0NG6cE9hXHufF8TmDMA8P2jcErDne+CA/
8opNz7xL889UrKA0to1Xpg9/2TDpq+4exqV0KJWMtY7dHu/hx2ntbT2CCh3Quo5c6fi7baiG4oA0
WXOlWToDlf0eF7z0UgS6j/MsyrShzwSEuU7fQwN6een8gXBzr3w8gAkms0WU2iD8t+CjBKkn8nUz
EdnDs6V1kMhLOqVMUDkSm4Ps6C6zRAFLoWOjCCtSAba3lSDxzIkHKSBPwzKw9EFkir+xqqa0k8iK
nI/a1Iew4Knb/1BMRc+5hf5V7UNmeWF5DfyKSogCviWK3ftyyJvTI+UxWX4mxGqbsDndxZL2eg9y
2TsJGdJzY5POyfUz/93ugDDVf7u8rnRSobOF2KoshTOCKJ7mHZ+VEoos8co/pkQSi69wrjPIc9Rh
dnajsRXBfy240E1OJhGTc2X+49wBJmqMYICJbqjZCqwClo2JmmlfGryxV6Gj5gf+00BWo5rNxEZf
q4YKdBEMOUDq0Lk2ihIHclAtHSA83I5tAIWeeDEaI3ojQmoUTEuyKWnPeZQ1X0gyHURrUm0wQ6EX
lnMVE1BXG24gXW7I1FfBGR1d0DBO+8mYGNBDyoQ1JI5txYwU1GdvpdNXMq3qeJRgYWNDktCUPGTs
v1jZe6X0mWSWUUqD3PAoi4b3j0GzNjBlBCeRGDlchvQ3zZkDo4FuxZu3dXwLVZR3MktminbneX5U
xGWjjlwY41f2AjNCuu61miuF8i3oS3iBA/ALLVaGYyM/OCD2ZpBibo/8aaWWwHZUbfD7vxWyeXy0
sDcKi2n+kLFAw/SoI+UOweqm4EdVNQBOQktAVwQ2j95fxY9JO5T2IN/LL7ctqUBknySQHTFKKNVW
mMJCHVMuhYVTq9ky//kXPn+1ZgzJlsr0sfQrV46vLEpwOc+8JkuecFsnkhTNai1uuss5dJcl0Ij7
gZQ1GWFGYbAEF2l3ZDafcD4oADj5+nNN5S+5fjWH5gX8Pv/TLB0vDn3abTygyWF1jTgSD5VOhaHX
xDFRwC8r4+jhDvuELbRuuZhLG98LqI17ZSrh/Ufgczi946/B8cQdsW50D6HY7wTCROBAgaXIAM0U
WKUwaxNCuuT3nUUAP5A2iRmpG0Sf7+Ma8xKetkYB4M60D4wAJpl5FGSv7jDSIjT762+GdBzq35tY
nXsCBkBi5qpod3SlPmd6fYtwUtSclWp4F5Q8fCkdjaR34yieTv9J+KseioOsY6/YIjhRdVm3X9LN
BTn/p51nwcDd4Azuunfq32YtsvJrLx13BN2FANV7QyTlUZ+effqe9BuSE/W1zucFwEJYoVWJ7WhB
vWEwDb17M0cHdKrAqxfRNwAOcagufn7TyrnYqsb2SePh37Nyz5MIjBIEfaXtk4EtvyYRVvUcDWXa
EGeDtTcUgF1fj35vce3iKwxzQEAHe0B0rcnRl+9McgaVjewG/gaJAb9ky/R7EZcU9wcfVriWqqAU
sfPSvVpprJAZossEJTsmCVfOZVdvfSo38ubSfr10HVrlTQtwzPZIojMBWNFz8rJpzhwyoM3nDWA1
tLpz9fbX1Ei4lLej8A5wilgAaNBZ/daTmyoqw036hxQsBBECY76Qx/glrCK8SuJKzlxEcT6lLaYj
dP5hrLqgDk52oiE1XWjHc4HnFvduHSlbadoY9z89M7KDhR+MEttSHVP9Ndi2mQ7Y3/nQOTtV1wuR
SxZFUYFvO8lDrAr/DareanX2JLFvxYroA2X1cpz85fqA1Ntt5T1O3R/PQcPEiohePMQWH+NdoxpP
puXVDyIL7iBUnqOSnUiwzrjW/AtvvoP8B/ywVup7QLXfcIMG30e6eaE7D+4HFQrwOgDiQoTUX2ao
M/1tO7miq/l5OeFyYQCFl/OlUj3Xj27JOlPtvV2HcG5Ede5KEE2mwfx9yyXH32dU80RtaeOXufRE
YAZwyUqeaHhpIXpFEWy8wTmmDugo+uYSgFTj9GGUHr0pimDRSXRpUAAnF42nh9U3Z/4bC5HkVjPn
ya0+9VZvV+mtuPw/8/v0LkfBHsU9r6Kc7bRrdPaJxQMjUR+m5LmEF+jbyW92xtPSx1ljGOs9QITt
PHqJW7cFo82gsim3ZGwpOTFjsL2puWCkSk/EYku2Fy61oveJQvKSIqWDFkFLP1QxOuKGM9TggBHQ
p6+KfNElix53JD2QWTahfrajcL878Dk8Pn0nLrFEsHhIDCh6h97qEtr689nJ0lSAiRJUDfhWJGh4
Y6gliQDQYg5V2lL+tL2I3fRsj913phL3T60SylocLPVbh+0Iya/gLzVWwqJ4lqB6xG0lYRVSCSfz
MICAlfubPVWUdVwXchvcfGYeM0U4gRbu6LdJ+Cy82T0/pLBBiBr7FyYLWNmU7RKizT29GP2iildp
DQv0vGKGTL/vqaqQSAioZzM25tAQCxovXfcdN1UCXNH/3NEVPn5vEPyeb6/pHS31ZjQbBNgnxOnz
l/D+rtyk/hbsPP/7EAIctSsPNa7GG4xRnptvpf4RvUPQcpF41cW17aKRs7VRT06GkDnW35UbA+I0
46X6bUnpS7l/ep2o0rLbeQezAIWg7OvNWGM6fk5Xk9IVNXhzfKNhbw23jNxR3XE0M+jZPTHV0wMj
/dDtRZFMNc79T9kBCeUMpiS996NqkDuqIg+quAuNQKSGhrpqF6wFCC1Yrd0193gHKrpBCL15cF9D
x7LctNbtuibNSnQuzrw91OKsJ4pMNY9o2RM9phPwyjCc3gXhp9V5MEqYT0tVJ9yEHRlncZe441D4
M9J5gOlTqMFv8lgPavkd4oS0ueXbvXvuHCog46BokqHy1OW3SQHZy8kbP5/kgh0vulTbRus0UyGI
HJXEy/BbWIRqd3umwGit/Egdn4UoUl4HZ2/rytCdy35RTQ3U0QMCiJEmUg9ETmmzidAa3+Q5msuL
TU56bJo1ZkK66Uiw7rC/+YMoRQrTLHb3kzoFE2RKTSxbT2hqSufSCJ5jpgL5sF4tvYku7CLIrtE0
V1EaoVoZrUdslqXfbBEiKyxGwTn9BE7vj+srdO/BSDfTKifpFbCFLXW/gT//Zi7fc29pEO0UHNVq
x0+Kx9KbdvWrAnjY10y3V8DWN1mPIQoNxgn0LVArzEXfQFKBOI+eZrNVM4QDXdEMkP1URid62IRD
GdkAhF1ajQ1GBOGoH9u0HSnTswiIU/NBiBqYhsGw1L7Ll5R4zy1A2PPwTvNLqlzsR0+gbfuljJ3v
0AIPdfLhmBDosM6OzxOkNsl4cB6QYmr2V2ly/Zao0T3GUMTnI2iIb+kC+4OAnLB+YRuhJR0pOLGj
M+LTEHSGIHRkvXhl00x8M9ZX7zkywkRN0D0ShAb2pPUlvvcy2lsW/5Ax8n8Z6yINcmYwbLKfhkUE
Ml1qbwApX33lcORLUqh8idNtRmsFpuiTlBk9/oyJuEKQoPLMqR4psLo41tBPTz5lb9I61MYHMHU0
gM2/jQvfJyxX8kTLskxMgAzS9IWKCWqrqf6/oZcpK4yoJ4ZUYsP3cJSyhkC845gjoeRDjShQuV1S
VFSvEdzjTEp6UTyxgL4iueJa84TzW/TAVECCd1jnqUge7kpj+apoGPXhYmHYbRAfi1Car8zF0F0m
TIFHgt3COgebGIkOweOwAJyWbuFiMWDO0Yl1aZrIbN303kP9Oq6VNIfWksvukFGAmGjLD0hWO5wU
i0smySkxbkKcq05DOiXtH7XbO7j4+UqyWtpsad6lMCvuUYR6ZfDDVdF7uFhl802FWo8QyXVNHDG/
PNMmVjYVXaIGEI1ezto+LkukRZSXQeQoSHxF2TmhGgRrUvxxl+ElgcXR4jkf7rEyYQ10f1gRvjAy
i4xBeO2VV3w1+kErDUencgBhCTgUWO5z7m6HRYSeylYhHQG/B4naT2iMeYr0JzDmIN36N9DsNc0f
8ZtmH1iODIbC3LuQ+JoUgWyCNUfZaKITFV/ezq5Zy76U03fJCn7PlcqQ3nCDP+9Nh0uc4EU87Hrw
kfOKwz3SRo16454IUPUtgiwS/MNibfnGN/HN6jw/AFta4SLYLIAT/aumpdW7CmxuT5I7fMOuvBxb
bOa1+qUAl+MwzTbeEzGnlL07mjZUZ5WnWoYQpJmifMiHQP4rx3lbz2LFG6cDjemGgB2bfkg8B4US
9poTb4hc5GV0SogzJPVMuaq37558PgipteA7DJLsOrEtHiM5U75EpOe3hixc6mSxJywzuwzcVkHF
0JaDztb8CrowpCbutGhW1Pms5uyK7Z0bwMnTbRsvlFM2pjeUtY3BcoXXLNoG9C0KGBGchUOi2SLh
bhVHH0HWdxOsrE11mO/F3gSrVmaf8wrgnuYJgL3aWB1Efjy4HGYF/+y5Y0gH0QM8WHc8YBk//KuD
ndbB53rREt/HZoEsrwMzVbZsYEOzQrRiys54hv1jDw2VKOqbchQr/hvOogbiael3w2r9ZYm/r/X0
dB4j8SOA6FCY32//S5RvoQAvSxONobJ3OE9yNzUbVua01+LkfJbK8S8nScspPuSTR0G1NNyse58W
2I60kZwfpVenEK5t2cRQQpmOYEiyr2az2ejPFY6cz9yieB9i4n0z1CoiGkbrHHXQjj80NNfDR1BT
8DG59M7jvJlTMWtz+FUF2rP8LHYPU7ocTZln4kB52EIPGpszT42m+j7oeLANonSxva1ner38RLmY
9NL81TLZxS/Ubdaqr5ri3U1mBTmCtYJUH6LuCtoVP2RLhOOKszOVnGRWIlxN452rcOGyBqt+OYei
l+pwV7PUY51QL8cjAZ0ZWBxZHx4xMv/57eS6Wyc7tvf6aitFvjpby7eO4zL1iUcwnhONazzOjKBD
DuzULiKySlsIpBaOOe3SQDfE5iXpmIJlZnGbgQB2RxbLM7x9kkWVeua1Psy/S3K4gLOCy0QPYNt0
/RRpMHqQmp5CU6/gGg3P3wMbWGUbSfBzPNQtTC4x1FVty2tOQWUTe7H4sNTpGXRDO+63XhcAKJrC
gi1qGX2hMJ/DAcCARIQwDdGdY8rahk07WmxOmpU8Mkf2SvvuK3rfYWSyy/g90kJlB/T7F51kjsGZ
uyjXCl7vGBSOZHVwAJRMb3kveTbplZav4HHjwAJc6xfj+FLDbY51Oz8eS/jauN5ah2/gYFJpHs4f
VMqv8mrXvP02Qt/d7hQNnXeJbLYiYsmJ7m4bUbcuH6axfEK2jl8AFI9YxTSTnMFflxJWssMr3i9U
tVwz46y6zmHkQTDE0a2/6Wiiha0s7u9pTXiJkj6XNj5boUQ199ViBGadqXZflZzdpekxZwtukxeS
2BohG8ucmeW0f1NRBaYGHLDmXpyyxh5kaPERIvpo8/nJ0E6fA3hhikVE12zLJOuUqLDPuYKUQiH6
pUtjWlriWYRfzc8pujpQgyPXR1uSvj/5vWyNfk03yCB/n0TjLty9FSafSVUgmu+1IQEocysJCnQy
4GYJMixrIl4GqkYmazcy3G+8I1PXeG/uND190WZmcqAd7JP6xST3qz7O1Rp0Ir2zBFgKuiezSX03
smgfCtF5m6WAN3krtJNi5pgM1Ao1GEqpX281teXBvhCuinddGmLrrcznFrpmxQ20ufIgPPrxR1aZ
Je0UQvOKT49tjKcTZrNeML1zbS0LAR8YNon0VVjDMjvGG6vxgvEr64GQ8OFPPndJVzlqRuEnWPeE
HnKBzP1QjgDqvdtLFyPXH2dizX3JpL67a3G2LTqE9aUobUfwFSxnv7fRcuxYPI2qKmv2Be0NLA2e
31YLr0jgh2+rU171zC1BAHXbqawQ0Gizr3/+q6iMZmIw0ycL+vj+lhzTmHt0qI7RVJListmI24e9
dUVDn9sn1gfj7oXr7Brx72nuW/5J1/A8lHSEJE91kknw+KBp9I7S+OwfxYXf2yATG8iLCOEsjRFw
GqENW4IwKqc6r7h6OFPnEISk/EVeKjyKdfnCnb0as2QLHdhwkGBSAtoE9kBiWD27/oPMYZJyJrha
vRARedOgAyHr5BBnROopMEpj0+Mc8By0HhWBHzrcxzr3Svcypw53QCvcNsDSdHQMCgLfvYbPPIr8
f6slxKtRpv3jFcFDur7dnztLh0HhnEIVLtBAdYosR/JTmt8wDuxA7DZbLT+F9XkogQYNnQuht67L
e6k+Z+RTq9JQmnWKFkbJ731FPOxdyMlLMHv2UAQNa3qOmlO8Cn4UWflyVi1TWBegKSDHX3+N7LYA
u52FjvMuDD7/vmDyaqzUsP36184PzCoWuWSEmELa6QJHpdWXvsYKuEjROntpJ51svKHcfP17WYP6
h9zWcqgUWyu0/rVUPE4dPg17r3KROlH8i3oB6ttkUjy6Gq4ZJiIoMdGDbmvzIYwjQtHHMaxEecxg
lx8OKrE0ROxjAulZ+2X5VUu8b27AlfPsDetBvj59apxaD4T1D+W5hA7JBaYviKkSgJIrFs/Hvc0X
MZe9GiKzG+a7pdPqU+zgpN4LbwkSDpocQw/SwLBP6loVhj+RRm2fWJEkqrSiNFY7V7C+XcQGn8+k
ndMnmkmVUruRfc94SeRQ1ZbFTUurlb8qim1QT6DgKNxK9+a/aHWKN0Q46my/5WwaUcHKk3zU9EjY
TYynPr1qYnxwyCysbrbZzNypAX7aJ9A6liHsTOvPVYkCfA2B/v3XL9JnpM1J2gxh68UTcMohnU9X
lew13Id19elCRuozM2ryed+mluaTOE97sVzENhCH12S+7HE2Atr0armpBARe2lMGKpBpAmkBmZas
wIQvUy+hRVxRzyvoPm4mLKmPkBfBX8qYIW+K8b1H3ohqcyhfajfsd1WOlMV+/7jeyzMwfRklClQd
dKGBYhdnq/a7wNit5ks1/oZ6dxjrkbNbn/iHvf1pbA4UpWBixbHhGGW7+R9IlBimd/XUc09Drsm1
Qlv98lPt9VeZdaOZyJ8VNXtEDYph9ZVZKLn6XpeuBMIdsy2jEg1a0WUfrU8AoiThmuEMRwHU/bUb
59ZB8edjC/xSkGUDNff60JEReqBNc01xAWecuzXMHMVVpLvfam1ZjGu7W4BOi6hDkiF7eiHQm2rF
PIc058apZ8/aLXTATPcVFb5Hns83S4xUkjPulE4ZKxPk8rCqyQdH1+WN8b2McOivwSOmcRX1V/n9
oirI1l2Cpe1agxgb2BQTo64HLC2wj4Vl/vqm2d05oXKgqLmT3ZQ/TWnGYhlQVOT4Z+alSFI3aE7M
MIx52QSqLngyJ2GfnfvDhrY+kti1WHrtYL9D/XRqNPK+IXwViTwgrvF1s76GOOmCmhAoJGPI6qPk
4eLtqVI8grBAXHIvGnlXR7YPDN4LBASahcJHTRPFRv2foJlvE4ezZbqZHdZVvLxP3OTpVZqmazq3
PhHsg9JLqcC4REW1elswUWWUwUGttLw6mzq7RRZM7BJ+bGP7gOBaVsgGzPoqxtAZ3ZCqg3US/KIk
DPLgRWCbm2KKNUkWwPQ4fwbB0YorqspV4li0fmSweMZK4S6q9+oeQMS1/4il6KsIZkLGGLNgiMgJ
ZkRfSBte2D0pTQo9PSM642QNdsbPOAZoHoRWI1HBioH8perrNql5J4EmmAq/FRg9rrFObGK45iw7
+U2gHd5nYw3zqC2UJRWLGrp8LwabjzZTsSAMerwpwboX0nMfwKSh5r20lxZnzHCQ6mMrUJsjnPHI
QooLBln4hpYhIcrLJllT9pVAW5fat/+VO7AoVzl31pf4EegxKBmZ0IO7EwUu/306lshsyRb52SC8
pdQgo6zEyew5jHXHRxXBFV+Gv7NicT5JV7zMK06b0xjKVOffuoifJzTlJFAkirbyvUGWp8R35C7E
U+upff/XnZXYTqE6WmT27wVByy5jET6pyfpJTftuSwBvJMbQ5B+5IbwTyVH7QOIM0TL7A9Aqm9JB
Dwo2pk4EJ/x3eNYLIZOO3HOO5xBr056geTTLZPCUR0+00z4FrO5rBRp0JMMIwz+oAPzhSjx7H5HL
5UWfUwbf9DFfchaTJlWPkbXgUCgLGQmGwQKP5rNsZYiUceseqIhLsXGmayfUi4IiQYYQVxr33Hj4
G1Q7wJXslDMQgZN5I2bt1ctTulO2Bg1AqBoxviUoIH46mldqVOn4L0qKtC7WRTWNrOlhDXowQAL3
VMhCdNdI5dITLyqYQtDjXr8ANivGNEk6FNSlxipRFMZFGwggXNwoyNOkzwVvaDv3PWlwKpokJzI8
5SEncB8rrMA20Wzr6cNdHookEYmCKUvcZae+Aux4nXfu5pDDgEU0G5ZBVYFzY+TQJolIZ0UPwSVT
mxpC0VCjO4Dq4uWR/ft+PT9WeCQBAzNVtQtKnKFHMyZ13zZqUjO5mUyCO1oFZtNrtzrjGI1sw6qR
fFcD/V7FOLUWBQA3cbxbHxBajQerL78hefoiKD4V12YD0jqXmN4pcmgOkVLUmJsVV2TPT8T4pMtn
VavQ7exUIqJ1glVud38HhgL57Bke7lWslcAqHVZp2BM9wkp4MDc9RdAzxev+G0pjH1aoPdxITJfc
cLIVfpsUErGlS9I1kZQgCH1Loi/XNhvhZ7SxZxgQA+ar8tibFtDGKFpIN63XK1tOdyudKT85SlXy
ex4nsv9mUKfz+CiDwLb5nzHHXTWzqsf9enMZALB97BCOveujfT3mzfM3ovLag183JY07kapzLPCU
wWIxWTSaegiOOz2ucd4qSrM9OI2GNFLB4clJ019S9ANpR1rRT25ivD8dtn5WgotyR+QwNa3QCbDe
J+UT2oFhQsQeD1atRK+j4o2nQgwYTCqFAcAI0wcsljT3yo0yZ1o1kiRvQg3VARWB4urJtjYoVE3y
/ktOpUiu/D7hkAQzXvn/1inNQPg28bTW4PFj82LRpG1wu3zkI/E3o60ZxKNpj0z4nB9Fi1T1lkiD
fR/na0BtbU7WNt3xQBJAfiXEMl7TT8t88G5EPf20IdJU4+Muujwml4ahiDEyGJJsADi1f0h0OwUU
IoyIM1SbkW19MUPiK89e0oL+r1EsDIEwHR00kSyAHMVETX7IjA+06Am+p0zLezJF1ULFeVPAe/Y6
1Iv6Og3RuMaodEvYmNgCprDW9GAHlcVJjMam0xZlcilUx1+562gsPmABvZs+GaDESg6xKVEyN6R6
xObBjO4WaHsYiJasFwWscsdqtkRZGm1sH5KH1hchkuMhfTYUEl2J2+UrMyrBEtPMDgE5JYiSiIbq
6dZc3mH29G3ErqLLGcpXUre/fwBNlN5pR151HBCTyPFW4v2RkF9pATN8vxZy2ACnIktkPDc+ywN6
5UnW1inDIADNvq3WxS1BjjLV9LIvNqF952IFBXGY1luI6toHx6CSrR/i1sXSIVHQ+n+KKZO6Qnna
/XDcdKjSx+g6oCgfl0vgp+gQu6qmj3neG0QY88WfieYAL7/5DayItWkTxiq5xgdQlyTc2lfmbu8H
tzj1Wc9fhAwmeIfbH8GOxlXJqlgDy0fgNRdUk9uKlyc/SZQZBdIIQUiKYKn3UH2HIgJjkMwK1rMP
zKhQuHNTAS/H6YKvPTdsaLAmTL+YwT0Lor/hG6uUtoX4/QXlBTXVw5Ju6w38ZNT4O6us2zjRRR1z
+izmGimt099l2OVm3cnQj4l6fAA0X4qGGXUeOE7m3i1+8Al5DI4xguL6xO2QSNszc6tbCFpE5kHr
N19RKMQ+rfEjWCgAAZrsNNLO9FAWgpoTuv5g+eKYJN/PGaYBwDk82zz1H+n9bFvmLvYMxBlmZ4ic
u9Zs5tjCFOi04Isk72nq6qnNcBV9RxSlVCqgtaTsdmlYeqJ2roI0rl1TAhhPBT5fmIVbOQhGi37v
Ff48J3mLuqw7jV2wGFY8efCVAIQqM+630m5fC1VK9BjprwTe8JZtP8QdblKS98Sc5t3ltQN9smmj
jT5ZOuHfmHcinV2u/tbpykU4V6Px2bXHFxonHj7FIKubM6k4ATRkhEglSPxCpQjtTF+f84iauxTl
u5unoKWVFGFyURQE3pU7aeZG8NGX41Gtt7XZ8lXGFwEebzE5BlqMrgGKgd6Gwb3SALJNv4Qqrbz2
LzGkAFwf4wYVmlRav/WwzKSs9U43ewSAjAsbUoX2SG1FGojNrbUWSIhvdIuroy6JM+9LTZ//EuFu
NMm19ucBMeufTQ9x2OFZA7RuYXwzZQ+BpF86OsXmMXOwXA66naocaA/hsPiZN89zlT1Pk7DDrmvy
+L/4tGMBHsUw8/AI1kDwY1JIVIL69m1qtiqCs0Y+DPT1RyxTeyX2aB8UhNDfJCT8RMd7dcIa+lhj
Nbx+E/QE4pnSA+450xGqWlKOpCM02AaD960fsEe0KGu5Ji4aEiEmlzl6zY4wBIbQrFdNeQTYSuOv
V6K/3MfeHqE6aVjyyeLdZLyVwGa/Un5zm28Li7g/9R9X8O5tX9hqd6bKWqV8DrfTVGtXUcI/xDzJ
PVhjR5M3lw26UIb5DR7p9gLODQQCnZrsyM81S7BolVPYLGBeQiiV4KdO8nFqEmanm8w11saJKqNt
IiLkOGMFF9JgxywLhuVbzbeu+vbZwQwAmVjZcxQtNrxfG1bwEeHl/jXfxYxhH9rE6ZmjosK7r4Kt
pa2pHHLS1lzNYOcxAajkNh/OKC2JN+jF/PZZbuXQIRD2vjtiBGZk00Z7+HkdW/TxBUd7ioaamjFx
MiqqaFgLx2g167YJlu6JCLxtN4k4lWn1LKNTIYnaY7ClaKD7RtC+5OT9dWSId6jFKoANt2i9K7zs
G2+PN19yqnMB0FJHOUgIgzrUIPVfit+S4g/KRaYW9sgURzIW5ivQz0pPxPAS5CsD1TaAksU7ni7O
tFIW0XnMqsapnbpwIWTziilXhjwDvreglfauWWb1pkU3uE7NmMx2TEaiqCQhFyuY1NFvhy5guQf8
erA8rZCAIXLnz9teJsIJImQHdXBjjtf5kHJqF961goHbXBPjQ6G/z9xER0PaDzzqD6xwwIoO90aB
+hoUdSGZ+ETMz8zQcKvP66Our/ULxw7YhNa7+9eDkgnDX79YA54wjbjbFaTMFgar8g1OqzHCTgA7
vAfdAssghv8uHOquz/l44wBY1mJM2nYNPRMU89BcqCQlF5IyIIHmhT64drj+ez2i32W3gHwLUuHm
X8jctjc9lvr1B+q5hIqi/zKg2q3+QAQ60VM31qI+bnbmFJG4eOnlzGQibxJqh4zkiDhNjgVUbwOy
sAdK24JFQMagBxzAk1fp0o4dJvBKEI3PZ28GDSSVjvlq1YT9+CgDpPYG8Gj9P6YNiPp1DLAnSuGx
zeO2Ju2g55nK5m/Xt5bScgU0SvkSaM1ks1xr9rNE+/Io0CbLNbUnIuQuqdzEWzSCVUw8YzBjrecu
DcqRjLy2jKGs0xwqp/b3CqjVIEaAQSBG6/X6/uQEiCRUGXQvSzAPA6AeiVHZoJTYVkxvbGhiZqsu
hMTmCS5byYRSo5EtPELZyC0g1B1Q2FXDbOOI4hL7kDg4keztyN26uDxj+k5WTMj8ru4JjfVOxP6L
ftamWjlrrzjiNlsXmYEGETYLAb6PC3CPm1tS3wj+8WATJ523fk2B0IFS2v/8nnex9TXs161kZPnY
baSQ3Rfz9bJN81rRlTwbr27SJe+AQsrPvAdBobi6jFaQwGvF5WFsUvDUofSeeqoogBg9KewpC1AH
/4BCiOZVymqBrCbqfM6c0UsfJCdU72fU4EybgM+hpp3L4ypfNjYIJo9zii016mXTmIKHgVpFw0BA
6b25VRCIVWWZS7E8IQuoCgKGHaYeGTHtHlIgwFMZL0gyuHq+q1CJ1MKBYAR7Ha3BttsNbnlloGKY
GJ6fB3ljPDEitUEOouGcy4ce2N+UVb/RygUpHyrr7vddwiB3LVdCJvHWcsfqEnQT7Ox0Ke+5BaSP
vtSDrObgS9pt7GLN/Xslut6UlxR6kwm//miEPUma/b2GnO7ooJR9sIP5v4KWhgfklYqOZXFnmJbv
v1/j2QuBGRhKJe8EM5IEcx1aOb47K96FKNjnXBKns62Qbpvi+jcBb9l3BYEAhM7BNEXrg7tINrSm
OKQb3qsNx5PPyDgF3Dcs2TaQNM1kB1bICHU1867PNsma7kczQIQNUEaoNRZnZHFHZ/EhVI2NpnJW
1NwGnuj9fvUFrwSZU+vOvdEglmVDKvrW/QhLaSkCIqPE64fzywUb0f7Xu2DKyU8bXM2bE5Liae6e
hUeUgtwM4krz6zU9AGZ4paX7x6gUyQV5OGF3jaDmZwXADNneg98V9TicvAOE6P3kPzXsi9zxMhKC
XFKZWuQQMBVagqGe7mgNXMUPQmZsNaVdUWc5+DFEZdEylffr3Xz23t7nLnNYoRIkV3wis6O8wwSE
e+CRnZKpYhsGzLNywdr+rFm8o+htsgXLHjGhDzEo7AdFV4u1NzlJXE15qEsnepAGdq+0nZT6F+5p
oyIwfrIYBpoepPA7bSR3d41BZSxqJzrY+DYC68KWA9Uv1CPuvtzrpiC+X/cQfxU2mv1AmTBltz4b
S7c2tWuqltB+QnFEdgmzrdBcMdMLxkeKSv4+238PkhqGEshmnSGDP/Cwv6W2izglWL3LhBoST1rx
G+CIiMh8NkvQP/2VcgDHUoZ5JHwEViPd1IzX+q9nvvojmhEXqYSnLBaUKuNmMVdHtGybhC0cx7Ce
FJkolqWYmRUg7jf2+U4+cBqF3Kk6OZRP/yQ5iDmxHTUQ3KqCLZcIExULDrzKrBrWLmVtanXvcxO7
4OnzGl4cmZQZJjBLYf3kdVvM1rlyjhGLu0EnaiVKTeViDGVuZo9amZRcO6WzQEKN2ABTM3rbdFet
PaVe5H8Ng4qikSSKRgrn4VaernCBnlIuC+9XlDy0h5Qr0oDv+leFubJjbv1yD3W8i3fNr1ycQM1z
PdbL26d7NDzozkCkzveGekw1J8duWx/7vdq1M3DjtiBrg/9BBzri8y+maNRdYaTZ5cHIpSnFhK1Y
JDxJS/8bL2MwlKEaYIFWgcB7lHGp0CWA4q7AlKAg2BgPvMp5Deb18O+nxt3xG8tGMSSowFyPjg23
zcsVN2Fi1Gn0eLQX6Srsj4o/pVUGusoWaRDG90vaKCX0md3hWVkbl2EzRkPsvjMSyZyTKuBIpztV
ASl5tGIPv/Nisoz/WvSNKE0a0IpwSqmzScOYhF/kWHEaREEOzV1Rs1FOWiX40pbh44a5OY1+lfMy
zZkxhRwFOULilCouakIFkeeBWBF4qdgweayW+L8M1KZmAmggTn0+ygbF7DN1tGv0Dnx6IT2iVUwn
M2/lXA20z1lzuMDdAfAusklizOE8p8/S7XuUuFaEjzIhm7uPH/22Y//MijTBqcxbQCngVFJkye/t
KLbq8gZUd2gXa2QguUmlh6T4rtMvSGEKY9P5IUzuadW8spSHL8+Y/zcZ05BadhXT9H6SI9nHcNIz
RgfcmyDcZh5rNzAa/22iom9NxwiIHj8yxFqDm4anHtOEW1mqdhHTemd4X86TtLL9MIjU25erxdk/
XLJkNPCZFyQUE84p+KVCY08AnAbcy/TPR3Z00aClAtdn8w3JCcSUHE96VKLswB16KQKWvnSc2gdC
jiVQJO6mjrDXeU2fg8DJWcq5UTkoHC8R4RYPxeca2H7v/GbRCvs5nTnCwezQRhgOYZlwq3GSu9b6
qyT4bLLitx4rEbJmPZP2gx08mlTzYMVQGlQzcda1UutJRDI1K7QyY+D1cGXJLtX0TqRA671Eg8kC
bAPOJxxslgFzRUbuzItFRqiDq+mXyWF9hWpO+WFf4L+GsyGsnY4JdqDfhZCl/ApD7Qrzp4MZg2+f
kk4Uv0cBUWvqnlAHeue+B2CIBBFAIcYFPEfFEZvuz+0uTMzB54ZmOwlfVY2t0gu40IzXXp8eVnFf
sIeIxaVzCfGJJTacFPJpnJMSDfhE3/NyhzaiZLk6G45psmw28klDHVnGquOeIkgwfNmlAaQDHfdn
B+SKxCkixtdHCrbxKKHjeAJYGmYLJiigRQ+8D5eALvkbFp+rImgIPP15U+J088FFKjvhwu8Rth/W
lVcfWZR/n0p3PmNlLdHfiqQ74J+2RqxciMusvZDGLsr/cWMwEXatrlTy8ukjjYXlZ3hNRwxd3cX6
AJWQY8fItraNR5bNPus1wUkYukzkFF23CgSx8kUVZ+jn4UjczwTm6LQjSwvB0JYSmUaVgOm7oOuI
/yLG0rY5IywTk16ia3ZsPGVEHjsEs2PsyK/FC8dUhkh18KUZQbTq46EUz9jtuGGF8gGkxxiVYaph
9ktZuFcQME/xNzLXiqCtvZQhOMvVdWkxOvpasWviK2boCO9BfPpI0hJizOr0CtyuYjzBJl7w4ClU
QKT3tI+E51c27fvvOqllxPDnZ3eb+j6z7xO1DEupjgLWkAnKs+qHAPZA3zWcPjPvca1ionmEnq84
wRvPrScLL679Bkpv2fj3wCbHmVg0RL+KzD2j7iKynBqzXNFk3ZlCb1Re65WrInFgEOKHilB8k59c
uEVk2eMylJT9OOLBpZ4x5LZqbNdh6xwQxH6lA38IRPZu5z+EYzkos3HoisL2FwUckCV+ejHKIMIL
KRda/UJIV6Bfq7/o2Z9ea0bMxnE0nLVR6IH8el/2u6kGuRlxSEofOJGjt8vGCAphYXW9F0gPkRTV
8YPea4KW5RZIvjEnT/1xc5xe23EckGQPiPbNTyohiVQcHo9hEa4HMB4sfmsvc8Ds2kQaibvNn0ED
17L+sWtDH5rXOWX2wletvn3Gt8z3QQs2FoQEMcGC2KMnRxg1JVlyof8vv8pw8TrRHNCO43W4m1dq
PN8fG5L/5AZ3A2luzbU/Hmw+bjIQwZbh0CAc4ek2bKFL4iwjqQIbf1QBf9Ej4IhK4ifohj65YBf8
u4qSE4P52mebENT0fEwWKyz/xiRs+adkfkD6H8YzNx0thiSJgo7oCcu3OMbNpb6UQiWaKi7V9Kq9
DGyvvKY2WP53qv0cVFprntM2hCDKQtph29sJj9TwCXJLo4OtQ+uVan0V6M1FdVn59DzEokpr7Ta/
dS2nlu/fkWKGmVomKFHdAvRI7cqc5xbqV4XfOPuz/kDUPb8gHyTsfTWI0QoiawkR3wDM1ycG46W0
TEI1slze1+u0th8GqZ1rbvNcNGLooCVa4qhpH+6lOYVYyTppdHbCqkB/Vco7BXxe+mDn69KDFYY4
uTxmySLQ6ZPjTjoIenJKTSL02JNVIGuP0lZlpkCzBN77Qs5uD87sKVAIUWuVXoIZ/tkIBKxfSjgP
YjqNhYh/hGiXar9lbc0hlIretqS4dPtfs7Vnix0DJSgkzu8CHMdemL9smjGP20OPP01vhZbeu0Tj
9TeDC/bIsaeaNwwRcREAZydVe9gKwJGxiQmHwSAOt3fpTIJ56nmbKWVH5sFe048PG0VZzWhmWvXh
ItPKe7pWCIF93FD5pX/SJF9+2sKivJa9DHyWf/KH00sG/UmSBcWSY0D6c3ksQBXrZ+ETR19H/Air
KpojEFgYnScqQDMJIuNvwgAHIFohkGsMShVMrodC8b1x5VUiza4fEBo8KQZIt3kDFmbtlktF7pDw
rTdWkZsCFEr34B1v3T7fzEgA2ymaq67juSBe4ZkUK/VhTbWmNzqTokaOXJgdFPYQ80LNYzyjpV+U
h4MU0SErHmuMTIMybEG8lYayevxkFChD36leX/XB51TThi0QbDEnN0xH5Tj6ycwIcG6Fklc0IeTF
P3c7p+EBXHMJqd4z6WF1uxuOZOvFdG0yQHn3TXP+bRpEcFET44rVzvuIcF/72siCvziibR1w34YW
V4L/B0kHznN/TTpoXxm0eC0OlSwxyGbFYd/T6KySeTVv6KU/WTSQIYb5GN6bBfi7Za/ftdrRr+Qt
BBZfnbKqYesnroej4Xroy+Oe7+1qTQavmr/8zJ/9KVnl0rY0npOrZBrirHrEqSWvdJMN+BYRkKqA
Rcf3vFY7ATFAz173Y/ONBMObDnzhQItdflbeeiAEJnhBzm1hsjJNqGD0K57poqCeLO4l57sKWPbr
a5eT4D/+e2QRd1mr4Y+bxaJerkyKFalZjARCUGqJDUsjC+85nK2ZXbFxNwnXVhot4lBWXh5lEh6U
GvFPl05qlRwj4w1J0IBlvxoMVU05WbDSJW9CzQZf2DrKGkEc8X1X1XhM4UapkGtWIv4DRr3LIAPA
yZMpIQuNPL4/Pvi0pGKzrI9IJG4pr+YHyTHHpIRl4WQtPB1JvjvxP2kKRzOIPP1aS/reu4+HHnpv
Y5GGlifMDStswMhQVu3oOKXJ/iWgROF26ROc93vpLJEX9lcI8Kh9ZZV7OHj4qoLJj9J+qQ5tWCZk
PrijktKQ40MqY8iJqnNdkAlfgLWyy0/3Cji/RHDT4NqBpxcq+f+DOTLKimdpjGhOOmk3qMV05U5K
P8oraCe8j++zFBLkFjKKmHsktlcq0HbLzPT6wdSEDbrJoql/tfHOHo/J8v0VxYeqohwLS0+YsOG0
a0WuNa3eR4xarR3JRr+EKd0U7Qsabuh2R6OFeUcwDDyJ1ppS7eg57M/UCrb1G5hjiwVRJvmKtkB+
0rnqVGLw5fuqwV2TGGrGqwc2CAr6YHuLr6POrPenDiFXFPgv1Dl0zAF31M3Ty20gNccL4SRRa/2e
EB72UrDSqOnLyZ0zfG56iwYx288swef7LvasiB5c8AVIj8FT0QW8QtXcjEpvHumcME6pzj+OEmP7
4LbGtrY7qYmPjDI4o4dI1sleY4RVpNo9ZxRnPVHRVmNdr6HFBBhNDmRk5Sq5yFY3z0bxQlrpm+i8
Wzam22kBWxDYz0R3FB+hvmc7WwTYtWdne3S+sDyW/qaszMeBQTKXdWaRGVB4kSmC2D4Ml2s13RyX
+xH4i8pBzFb5zMKjwszS2qCqM9gvpZmrYwO2NXgA6kWks0qYjfKRGK7tX7wGOHxloju3mIaioOWX
vz2u0EKXkv7Zd0IxfYzEBLBNN9+TZ5q5kk1rY8sRq4suG5HG5N2OVDc3hDwP3bqPYYKrEHe8GM3S
kxBT2B02hYrVe4ORAzJn12fQMovCojHgwg5xeoKcXodHY14WVkSWhbdZeyKAOx0duO9GNDTbgbG+
z3tCmG7XULSi03nMH7NDYs/yBnMDRjyR5ri0WYbJjnhq6e0jtSse0LUctme6g+40eX0z+7OWchHh
1LLKXWg1ioTVioEGQ3sO6imy+bl/vwlmL1VPxBRP7Y85iFXAGjfDr+0y60StAQjxN0vW+FEh1v+X
rwdBixdiY2yVcjQiGRNi9nZ9xX/DvFD2GFZLhJf9f/Bmon+uvFagiZNfdtet9+43L3QNTPdTK+px
ZBcxILIs54FpX0DBf3WzFOOjMsbZg87KKeWuK+FaSHKtkgVsiAHW2o8pZTPL46YltvIABQbKx+dL
5axiaDL91iIsc5uyI2aC8jGqkEm/D8cW/fIDFNjVjlqn2vQ6kn1DVHBvwuCDV8xjWNyyJZobpxBA
+sEMbFtngGP2ol6z/Tde3DzLRduL1IGzTGTR2QwVTUbpOHwwdEKLDCnZaZgdQvUJ/HXV1MV7CkjK
F8fDqKnMPvHr4UYawKA5V3ffkU0s4ofpC2aQ/2efmESydc/NTrwIfnStga0SOhRfXnG/hHfS5XRt
jjcc53cbddjyMYAJj3qiRHHH3QrY83OyzQFWTrFiFFyqQ8xyaUfHs+mel2UR5nq0LzGkdjy4o6f8
ouDzxyMZWHuDhgFboDtvoK/Hjwx50UHmQYROPOCVf9O3/EIrXf+BWkbVf8ShHeaqbIS18ukPLO6V
p9+Yg0H/n6xxxcX7lZJ5htYLxGaerR1zTRROHBNR6kxiZog70LX1MPma4TfKmMq90dXzq3ZvdeA2
tZh834XREz9uw9/DHvdxdpu47/8Oswg4T6b5MLJ20I98O56TuxGHMXXhjmlW3xAG4BDc+Ebx6VEo
MEZIV2LPCU6UK29iZDr5SH5dwnnNQPwZzt4JODe658w2gTLZaQa/3fXWNsEN3aSg+UAAWu9Ab8DS
UknI/YMLoLPOsz9u5qUN1Un9bksUYvBmO0LVlxUApJQlyoYxNCfBF3EF4vIrs7c3PeYirVOevYxu
Fqt1xoyQQNVBdcKU+kD46zI5l4O4cwNYZp2sBf088Bn3oU5WT/KLx5oHKsLBbVF+0YmBg+yyCkf6
h/cQRaTq+Trwy0xDmWXzWR4odph6ciam4/hm3pizH3HriNPJjaGQgrZq5DUrMXuORMNInTQf8XXt
mUSd9y3zrZuOTq/+aG79mSKGbO57B68cLAclrhlEVUChw0M1zCv1P6AZ1m9wqQ4w7W0oTqOnWkKq
33JPPvs4mbt5LX0ch2DfFYAtBCQ1ucpvTypbJlDhRBB+OHN5oFXWste1dlGJp+4hiWGtooda/0cu
RbXa917jidaJVmoNOVsf4UnF1oH1tRYzxiDA8pjX2QEHFjJOemPBbRds+XGYhqHd+kvbD4GS5tjg
SxscYwy8SO5jzxFhHqaPdWK1r/mKoIc6xqZ08DOo0SRsNPNg5TD9O6fq/gQbdBs4D9Auah1n8+HZ
A6XruN2hKmOx1ivNlr1f/DOGIASylRO24Hnb25V72Nk9oT+RPKu708Me90yeZ4yKHxhPlbMU+aFH
5aqldOJdG0hnOV2pRpHV/Qz6mNDrs8EF/HILdv6hrZ02Pd66iez2eywDOxeZzQhTvlUZi8HTUHqi
VvpluNtj/JqSn938EGILiOo0h0yUlyURSE1H0a1FDN5NJqvyyhPoN5UfqP2ysKvYd+mDOSR0CaBb
ZY1JsU3RtOjGOardK5pVuWx3Xy4pbCbnpH1VaHv2tB/8ITZd15KiCEbGCAcN8mN+dPPbQzcG805/
4NpftqyOUrHQHqqYgJ1aAfhiBJqm0I9PfXFD6OzgpPujHuPEFopJVCtO3riG8PkEB0l9xv3IB4JC
Gj1qNp/e6owrJpBVhaJmtJffg/+z+V3W3isGOdh8wl2FrDnxCj4A2RCvvZYbsBl7YVIT0mmF6YZU
tArY/sctPt6RQ9KvTtSe0BtEFLu5GrPmDi283D3B/uXDC6KdGdTswYOCJZPVmUQql6pEyNIgBVpy
IVWzYAd9uAGWggnJLDQ5NzuauppcVAzGW/OdnU3UsW+Ja/EFtOc0a3h3SEa9UA16zp1s3ibqCWFS
9KETcI+Lp9sWX4Xi1aRtJ+EDT2nJwd5gvDSDyljMg4bokkkIyJCqntv0eVq7Ou3grRJ14CXhnxHM
Vk7d84Oj+2eA1IAy+Hyp9l2mYlfar0oXAmh82ZG0xgV+NgHpeaUQRGJrjk9OQdY5tF0wEnb5xxzK
tJ/Z5kOVJshiZ3+KaMi1vCp5Gx+9El4rAJa7k4u+eTxzAD/8pGnHzQ9V2F4aIJRQWssTNQuplQBR
kqnqrZxNAM5lPFOBTdxr1BsBkeOHzlw78ssm/ahoF4LjbLWIgvP+1vL0+NheceXcQoqWSozgas2B
BM6d+i5wNMeDGBJwR62mVcQpkGrjjJB98MeXqDlkcqU46mPUmZ0KUOFSt/y1zobpMkSPhIiTxuNF
ypmS8+Ujvrh5q/sSC+5ZiRFVaF6/VQZsEQKeOkTPDGvm3gKnYdjJGvXKEroKZLpZcWgc/8pROrBe
CLvVt2oSSm6flwQKIPJY8B27qGKs8fK529LWuCjkMzYw41RZOrwgOVSqmU2Mg1hIvmawkEHPVA+q
ASdIAn4ojg9as6pqAK2SCvxIQJwGI7yztTKyDtkPlkzcZv/J4BVUlZ2uOtbj9fWval8xTCGCN7g/
nDzaIm/u8gveQ4aGzKlKe256BZA5GQgKDtQhItVdFywWGkgGAxTyPcccPnAu23DBfSt/ZKBaUes9
GKuX/j0KZS0jpyDp/oJ70AHCo7E1vAJe2FLg2a1ORZJ504ndd/bflg93ZJ2SB26143R6sQsYHzBv
FjK9Po4yoWKK5cp4d+pYutReN1n5JU7qgX7YngVFPRvUUuA/ma7ICT1Zr7MSfxHSJVl09quFF0QO
+J4bh/pmtHhStUxcSmSpKw2RpMcsXPC0HgdmxM7yBDp53nPkljHKDTWSJrQhXLiDedkYYeXAxl8Q
z8ZT4NOw/hWgM7S+r+/um6HA5Zkyal53ZuqEoKz+iD56r/8n/Q4icuZuAMAfoXkQuhoByyX0jD2D
+Byi6shclEliEHadRmOmqEybd3TOaDCIL327PVStmiJ3e/3uMSwPFaoPiImf1wHtpOpdpspjNk3p
gIozeWiuNQXgxfBuf4Dpww+hUltrX1ehPy00oK1Z3GgHmQxWW2VBI0CtmHA00Ed0xGjG2xEB/glB
BWVvxk4AUOskEN3mWto5p5J+64ii7SuSYEDcm0SaRwGuAVUJd6XGmI7/U1+5DCfVgYWZAMLagh1l
knQBp98thGl24BuY07eMYzp9AO0wEoPbRQ47WYWt8DGv1VGKaWJAw5ZNOr/P8vDg5+9ndwN130ym
L/sQy1rI7Ocw/P4m0L7xuAXw+5iySr2eiLOnaRyhgLk/4bTqRKJN+rfHEJhf3hRk0xFDTPSc3u8N
SPPZRseFdYTgN5vgj8Tmx9H6D+KnYbRd5bWaaHh0SGgcFavSc5xS4VxmU8sbDqClUNIrJ8f2SdVD
BRcUwMFi8Q3/Jjd41DM26rIfyzdA/zLobCCOE2aJtzjC/nUD5ZWclAJjfN+h0MXiSv6xdr4TQ4dL
PpTIXcEtBv3AdbneskUxBzJ2bOriqJeVu9ZEMYXfdmAZ1i6kW1iVmM+Zskn9CKpyfzw/CEKlELKS
CHihi3ND2L+CE2lTDtlLLZyqwKsSfkx2h0n4y+KQvvo9f9SCGhAxq4wCupp+Xr3J6OIa+ea3UdOC
XY29VvLBjE5IBFjY0SwUSTItUkb9JSpIf7l4J0LVigJ2CvNRv+Zd1KHYJfC8JM7flsut2a0XKmlg
MP+qlGK3fi87CSN1zVK/Kj0i9YmP6p7SqmG2RvOOJNyXi2rWVZDMaUGNvr0jEM2Tjj3zQeVn/WEc
Y7MQ3+3x1ckOkoQbZnzeEQND31YjAZA+jre+TPR6jCAve09RfoFMqOdnpohTt4vIfWuXbOsLU3tW
vi+J3G1ZDNQwm0KCRGdfjtXTKIrLz9QU1zMWMOuglqj4PnjKIqQC1yu7wYhczBbrZg8KXcDaFXc2
Hs28Aylba/N/vb1VunMfxh3ERBS53XLh7CawhMlFuHxNf/kwB+DHG0qZ1o6fYJ4M/4fpKUSqTSiu
zc2Ne9CPdP+LD57ZgtWZne34fJPIAAeckOGBpj8UL9byylemSsPw173E8vsBWtmxlwxd5OP3Yv+T
S/GaU8e3h68wE7Yic9Z0gUSCBt+nRHneO/r2KMDDajiE+gviiIonStAWjmw8XgMGr/4xxG8O8SUr
ac5EcI6RK1i0pKuazgBUJongMY/yq4b41pX3K0qcGG/gmb4MWYJxrE83vKTkdrv0/kJalDEXv7TP
rjbdjpea9nhkEm1i7SUsGNGPHv+Iiw8mx/AgMREYt4u9gu2jUfMUhOgpL/rafrZZdRwaPzP5U9H3
RkFpL2pCrtUyCrctUVM2b98U6bY9tpdFtDr3Af0/X6GclwkWXFKP2bjzbGhj5Mz2R1QNJ2n/+XRL
2hM724KRvSxpz5BWiWjsZyA47QKWUfG8zSMjEdTS0vofhW4C3QLIYvSetqzKxtrCMJ9hzkfR64oF
Qsunoa/AkZ31vRSTQq1BpuVThr1RdnOBX3TuJwJk0U7HH7fr5/QFqfY4+yWJX34abl5XzzzguzQ0
xbpm9qNK/7GEEZeqc58X4v83yq0c7Z0sjAKSqL0gW0kI/s1flB6joOmDtth/3vQAhp2sy/RxQB4E
O9wF2oquadBi4NqllbmkROOC7IvcdWeAgK4q0VFPMwQRrSNbWiCgX8leMoCeucuVdoQAZ4jm3KEO
PMn83oyN12QLcuivbM9WHVZYZv6aZV5MOunHRzoDxIKfLbNqcNET0jE5y0N2ZOQCn27fsr/t7w2x
qPMeWptupX8UQmscB0E2rNWO7c5zirr+p1jM0Racf7ipIZzRWbQoSza5ZrIj6cNHBDgyVidJkWQf
LUUdf7dbUAM8IpsDadZAxOdALuh0dv5zCxiOG/DiMxTFIxqyvPDsepHZZ959Jf0CbKPpqBk96ueu
N6t99HHma6+EnR2GTqu+AYq/KRKCU7YyrgTlvQiYo8jFuUVn19+QycDhNjChsoborFztObkVogTO
pdXXALAHQM+y/fwXtleJlJ6KuSvFT9HTeDZQzqpIWlFiamWUS4XS1PDSAPDW3K5xPCT3Ic3pqZgZ
syZ9uPGCQpwDTbCvDuX/gc0uKXMMrRup6zOtqhxE1JEA0FxMcaOHsrSK8MGDO5K3WHzf5gQBJM54
2h5cWjph1NvYexDIGExHwPLzTpZ5z61Y509iJAJgjhMm+VZgVK4f6sP9YNMrHiVY/8IiB3kzgeey
4XJzCN5GL1g6/Zdury9hlxp2YL4Vwimglk4jUx7O+Kj8gYf0lTIKpVdJU9+awURWkOFAKa0/6pl3
/yqpoXZc2jkVx7IrieGWXdkzakIiayKeuf/+tag+16i4XmxluDgJJGfFZI82GOrJwXhFVKEWD2tL
dlUlSnFm7rmZo+802vAmSfgVSnRt3c2o6MFQhTCib6W4bJyzWce4glwZgrEMQfqvBx0prRuVwm5g
0l+HgllIs/59bIN6K7Vq8EN+hJx9Led2MlyuS/XenNZkjer/DPQUTQ7VpkD5IS96gMJas4IJxSMX
XksEResOsfhsh28oAqOpgUucRYkK3qQJJw4Mn/daFc7esau2IeAwGO2Tiu6HY6kvIk1UvzbQFQAW
jFdtwWvYKuYGDg2agl31DSjsoN6akf5e01VuiGfPNzqd3OpWbo5Pwk03fhbu2dZ/mpgUgDi0Ztkm
+NfTo55Sg5wcHB8Hfeqj7SC6YHpEDUNGNHOTAKq+eUg3zz2yFxLC96u3JhrjKIsL5v+hmnSDuahj
E68ZgUW9bNFmV8Rwr/OcaRtaoIWLlvXsuyKlOghVOyXjrPSCaU0cqL3fs5M908u2oo0tuJmEDo0/
6gGHLvYEx3KFrfeAzPJkTNOERjqQkVXGCSs9brAzHOWLwqO/wBanlC+e8oNJ2FWr0OcCNlj1S+RX
WaSVJopKYnwpuH+OhB83Micaiog0HrZNHhVBf2u9YORgayt3VETzPi3KR40tmL7G+nC7Tvbiq3cz
QwQhmEMEptUmmKI0ixKQo9/tVx+vz2WOrB7wGk+6cH8qHGDkiJqeE0c0DvGnl8ArZFM+DEP/M0nn
dLC90uqjYjvIkrzJ62gICo3EFAOJxF26mzT1JbfBrTkIp+juwHG+xaw8SojYhMMevb/vlP4v0yJx
ZcfpjMBDqcPdO6tkFbie1GcnzrkMDhKPVRzqVcxNolMKyi+alYjuGrv8fu5ExQ2YeX1pAlhefYXv
qzfK5S2Sh0sXVPCvweEmnQJVHTs8GjtwJO2NAJjqZN1oB4b8NN2+MJggiHgMFnYqT29zCQb0lt8F
69Em40IyFe07oOW/hWSe7vmQ5BhMZYnhhQGirl4MyOt/qfM5QW3H4TgWvShsYfTSDwwG3R2r8xtI
odlbMGU1eYuB02DRIIrM4ZvMmdqmdTjS1Tj1pPHvpzMVJMwkXU3BDgySNA7vizhY03kBLQiNB9pG
8akk1UGr89NwXItj8Y30zod8jOEluJLtbCA73Pz6+WGQIlbKWVa6idKNZcVDy/a+qHutTf8SUtjH
ta3r54SepDAQbO5TWWCvXDKWElrs2jtKX55PWkkhdSgN/f09wn5ZWX16Fyyk1h6SuAo5OxPB9XTo
+wt0aUn5gToW7Hn1oDvn0I3EAgZY0UqS1hAL1kUpV4cBTEuNXfEOeuhg5JSUvGAdtOK1VsLqapxf
0Zx9FDMNBsRl779MSkrxagvXlHzzQkne/pbbOGcsqXY6iQPuVzl47BRHl2X7IqvnkbX3o5cQGMMH
g9mh6QTPvj9qUBUdXePp13ia6p9F2wzgEG259X8ygXKJQRQdCEh+GdZlgqMQBet9gW8m0hca14zQ
dn9GYrZjVDXHRolHsTYAczsOz/nBF7ikSKUSgPuHhfciIKtybr3wH2Y0Hhyi8B3a6RN86i+BZXCD
QCav0jWBBSZLjuh0Ms7kpP1k1AoLyQlWTXmDC4ZDpByNmHAnd+chluC3aQlNEkn0HeO1Kpw3ipy+
rVEB3DcklvwmQHlcNr8FDOtqO8Xp/1znhdJxGjNuXZ6/cb86dn2Y+xt9cNiip+JEnSM8g6PHolvc
66vFsPTt8ehEiRH/iYMn8uNFNQPHUdjEeE38CkuXmWVccQFO6bGTzbtgbbW4xLN6RyFlWj3JyKHW
KUrdpaFKHh3Fn+Qqz8YgI5K7CV4L+KTmjmPwJawKgzEDOmf/cnE9XDa6OAN6MSpHIMzGmvgG22q4
LzgaJ/Naz3nXlUAkd5gn98xo9OKSgZ39dtaR8eT9TaPyHudbqYj8nQ29LncGW4ohZHTuVYdkwbBB
Oeap6kWtwzIxPzdUhe9AjxQthLYoX8KiFWgNIUeu2/PjaNZnWaLTaFdRJan21sxJwAx0q1NTF32B
HTV9IGHqtJSiXvqSLXxEALNt+KaoB+g0yQAA8b6Yi/6YxMwfLD8uj0VoA2BtvGbm+OiDn26RIoeK
EuXzN0LmDAc8KPw1zosMphOvT0QrZkg7FAYAcZjYBjK7JjoOgjIhPwCCFczCYcFNngsnT0e9FKMO
XObhqDkWAUwFt/oQXV1jz0BOMeqhao76xV4ZYwz0hUzIl3ELfDqgK5SdP8Bpd1OxsHujqpyUAK3F
HQveWoCR07QO+fY6aq2eMwDcBCK5FsKOTlAGEPWjfgY34I839i1brIzXvwCBW3WVQJBC+WS80fby
DyPraCtPy+OPG9fiXwj2037nyFdfr7t085bZ+KT9fiH9AzOFStsmbBVjqkV76tihyoWrrMAZAObj
J0MrYR7b5te56JlW0X2kZiaVijya/42Br0deie9jRsmRGOckD+YhF18vTYTZc3FSUSckpoA9EI4B
QGlnpk8A0rZK9PNnBlvqQgfpSSy6xXwL8mPDtuLhfFVZ14Z65rouZdVSt8+yNhyjyJlZBopZjcRw
Mf7f9YflCAL59hity7Q4+gkYSORPJxeZ7JWNUsyeJ5TeTaD+iIpnYm1fquqA2sB9L5zaP7ADnfkR
ugL9AKI+EEicvwcwjsYtm4nmGWM/iwXhlxfVKkGR2gFL/uRP9jV9Jh+g2pyvj0RCpoKZhCgUljON
xkvfPELc+TX5xxZuojjMlAG71pFkelgO8XnqIMMFqvoQqRGQphT8D1IaUDtaw/0zsJmbqUiqcBtY
jYqt1kexHmY3S7e4hXa2JOMiSjeFY48CriUal3ZgoTBNHw93tg8Bb16NDU7pn6RSy2ZPcl8giuWW
8PsqBK5fDN8gdrVDzaYjZQgLxUr4ruiE3zbE0NUfLNlGBFaalKZl8hAlVBheUoXQYrLZUpzFAyef
Y/lAsi6oZJPNtbakOmCpSiKKLGMn9ReProIMDwSJWG8lQwfr3enxFT7FAAzApUUxi3WrLpEBJbQa
t3DBJ6JEU+trhVdrl+VDUX1b5A+lVWbs1zaMCxTaw3sn8xMGymUAj8hIrJSC2hhj0r0pWB3jGneK
iFLFVYrcppO6WqivfNfVgWTUgieTa499AaOKeetRSDtwd7bl5j3aQMFzx1o600YwNJ11ccWuLNBo
8CrmDYaK6ERgObdWm8WMoklAv6z2S4ZIRTcV3BNltqUAVxdxtRfGqFiW3FNctSkM3kaLFgNkf37C
jZ8kVJWqdBFAJhGbtiuDGcRqBWvAolwFCav6/5iNtvxBkdDKeMhH72h4VOJrKMmRmTAw4nzKU7Un
E6FMEFXEHopPkMeRWU4EewiH2DKu+jk8fdDoo2VZB69CPdnLnUkMfVUti29bi4oEAjuVlzePJtxH
adKB2iqpdnXpFanXeuCjixhUIAPv2iNHrRrto3KoGxJmLxN3KXVP5e3armxOLzo2rp/pW2ik5THy
+nlHSFqeZqLhZEJZBXw9lUdHN6KTO/gLSjPvNUrNij7XUxbKxtMrBPA74qkeHidFscs92l03BZqp
231S97Zi+5HhaNzhvQKghsqBY8xkCZLBUYGjMWMK80sDqBwJxnY0xRpDUoQjSmmlp0EF+vtisdq7
oM6IYY5rqjkv8j/iZSg95y4qFBRsOcAmRHbyH4UbJ49f6OAoeC3bqG6tlWUuAXx89JurMZiKJSsq
iuGhvuq7XKhco7G43M8zzB/bQPMxOdERp6ScMJb63TJiuaJLxuCHri33YK68HwlgRIzBgkbInvt2
ukzFFXzEeuB+k6NjDBstW0OQQlcCUOZF26kFG47gaI5gdwdIEs+H21RavesQrwlWF0jPqsQ1YJtW
nbpXOfienY/GwZFB8FTBnyQcxUo7Zybm5hzY2Z+EZWEewMnyuHv01LRMqVKVIj8vIWCxGGzb/1vn
JhzoQ2fk8tEAqzBc69Je81l2flxl+qo6TGfmo1c9+/6YQJB/aXtDPgzSERi2FKEwyHgA9XkT2dB1
mQay+76GNLTcuot+ulzRLAVjx5SrtY4b68TI6dtOmgLw89zLH33JxYaq9qkqn+Y4kT6mlQ7FgbpE
6nI/+D6ipSwhWBgk2bcG1uDzbLWKf5ZnqkNziXQ1/UujqvWopI5+YZKQ291e7WT9URXRwB0WLBit
n3KUNu1HlSScbNpM97CQGeSkaPN4J2cbxqvAbeoiaObIuyMyYfQ8c3GidhhDsEUiW/1glE8IWr2h
F5uvkOjMYuA2+k4osNDeeVWM/B1zXruUBMwzzTAlUxFDIr4cPzzVNtPe16KdZLqtrjRFANvKp95c
ci3rSMulZVw8RugEslkclnxyQC2wtjU18BpQ0e6lFOcfLw5vFkfWJ1efhnMmcRbMJHPm0hiWUQlt
9wdx6wYSGzPd3ASFRWN/ens0jyENFEjCt3XPjQQkbcvdFclEXcCErEuo38dN1nIJfj6ic4SMHM3f
BY6lZnfy+rcjs7r58u23dJPDAd+EXB7QAy8y4VWkfbUN5EfNYtGlqhLcQjsWwhqXj9HUivwcqadY
diOx80QG7vwXds3Xomz5A1R4nKu99XoV7z8iKuMAb4omsz672A0n50sAbL/qPlQQyAL9wCG8UuQp
6j9n+JnbDZLPdmzS7gVrxW7RSG3/kluW08n7iYPbq+5y/ZrAPV7kHRsfdaAULVWHWuM05OWwy0UI
rE7mqN8LVC1c4qpNPHcukNlSIL/QEMhjk5hkLCMKxTDG0od+4wgx5WbyOo71n1n7IYqYmIkya/CT
Qd/upwlNDxOnp4jEnxS4EWHCc7wCPvXNsFe12dZBArL0q2+t/xbx05NWDRBHSbDt8LOY8oUmsaMA
LnSw4fSExB0+G3v2mrYCJ8+tdWelj3mZJ1sTTshqpVgQ6ZczxJJG3MBOjEQLRQDDE8O5LziLxi1T
9G/50IFrWBrjmSjroQVUvkpUG7avj/MF5emsZlJM6iUWTB9v8r0usqt19yQzwJob9Pqe1fMdao+I
owNbN9lb8gmrmNJpTBQemkSiD3dgfZj0AqVNcRmbRGSBBRVsd1Zhkz5GBmHvWdrNcpS3Ya9PRSUA
j3PD+F+9IzEQ4MZf8LPWsHuJcfDVXx3CMHjeqktyAqh/dkS9wDsF6BZHttGnsDUW8dCQIFhF+BsF
MLobyCuCG7Mf2r/Lx/5gR9juxhAI7qdPW1F0VnjQEx0jG1RZfo4KI4dlg8fGxuBIWtBHmDOfcze7
JRcytGAg3KhI9ERaHX4melDjR4X7DaH1tgi8PaYtdCF3NL4fvrwvEhJDyGT25CeVP7rhXOkE/GBp
EFWEh2xOG9wX/UX2BbutTOLTp30mPIL0yQXrY2h8FfL83xL4mCs0V3G1j0IdbzyxDBn63LtfEA0W
9dOfJdIttuPztr0VTtqKSyMTGclepeIP+TOykic5iLUKQM8wDjjwEhs/9CM94gac6y1kEv2vtzZP
zpGL3Yr2cXNiBWCBjJ/Zkdrob2oZTj5D4LrBMuiIgvY7NPkjI9rizGMkF8bh7S5ldJvZum2EGyY9
0R+zusILc30N/od5jzFeJcg+g7LKG8HTUcxPztgHhqhAuWA2hZtsalCiEzdvFcVHJQSb+HFx79Tl
xIRZ3KysWeTJaoNKBDNQHzmReYVnBUBN/a1ouA3vHAp5BIGUoPW6tDNVALo+sjxq2wNoWbs0WIg+
Yv9z80LOmGEKyjcJ0C2xRdGbE6eDuQpIkgavtwAoIQ9Tjw3KNuJmDmwimwj3qFr3c+ZVRS1ChJNi
HVrCv4O4V/3+1HtZUx3Jq/cpU72Fjai/yDH3v+tyRGi6jVOXVye6rjyxGJTHAAZXOmUESUYz+H/U
mVpKG9uLpaL/ls8BpPabpBMydV/7IDIphMyKgDAtT6AClJUdN9eYRRxhhbZP863v7RomBTzV08td
oRVgu1OGZd3HsjfouqdSaC2kksxJSzYYUxWOc8LjJP3QawZfYjBsOsShx02UAUBlLsmjL7IgZ7aA
Y2HTq+4PYhnp1AoRulqps0TRWkjvsGa8ayDolcqkuys/bUAw+2cYKftdLPZSuEXpp2U+ZpDV6OyR
4Ow81ji0Ep93qMk4PImEGPDWEerfJVU3YKUFLQrAmV7Iyn+S1B4gJyZgvcNPAifu0fEQGzoVLaGC
/eHThJvJvdxQrZEivSvZFSCa/8s6uEc8EL3yI9JsdsY0iUts/w98PX5YYkJPfLCUhUGDNW8/Bcwr
QHWPhWD3go7TDyk880Ymqcj6KfQn6DYcDVK0iQGvxtexuAE0vkbDZChtzKUt9KGPoJWquzj7L0TB
VOg7XotVflScERk3/U5SCM1JLwhdzECLCzG+eqxavAv707iCe8N0J/YsBAabM7X232WBGLPuYF6T
iPGyLPEoNI4e2vQe22HQHURfO/p8AHT2wzRyMi0wc2H1gImg297U/wHxn36aIS/QyWXz18Jv/zBA
fQr3ydMQEfPerhbD/k2Nuup8cqOWJmxNUWWn9LjMJVnV0XySIQQakyacZbuhcySoR2c/MJyDWnOs
uCh9Tba3cUe86RD+RJLFlS6uCR4uiO2w3AnySlwmdDx+F2AxV24XaWjXD26w8RwxCgU8/WvF2+Xh
VLgksJ0FY7Tp5OCV96hy/NRcQDXdhKZQ8+GZ0Xk8oop5gj74V2bz1gT4ErTA7rMX/DIJWB/rEnZS
WhPOzjwDX3Q3myMei4SEFojokgiIzbifnQTKIf5jOGX6u4AA7uu2JBJmtHx/Cz9W4zmV97o4in4P
B/RtQO7d6upzeJI+MCGwxbklW3oplx8RX5EE8vC6sx/vUko78P7jBKE8LMl9+CJDn9iC86sbgr7H
OSXLLDku6wtkP8RJbwsszNvm9KClsWQOunCS7uxjNbNvxOwxIl4dOPaN7pEwa9jIrixapif0/NPv
Q4qheN08qhEKqynYiAxbaHOK/hXjNE+5adiemKm6I+/XLHuKW0y6nHkyN/Zqm5L0myzNqIDUJcQu
+V7SP+XISNGh+dccrNsWFHBcoPRnE1ch/eBVli0ujfkMqdEC9S9TGD0yppf9CSp403wLwm6aa2dw
5DnctZcb9/3w3FaL777zOtpqc3rANJcbqJTKN7ixqTUIYI3VIs3CGiM4kedYH9sG75TFsmfqFsyY
k9uOwoOr31cyCb1aafI39Qis1WC4XyGIA7GJ3FJFkPh5BUxbKxTzTtOOuN5E8+x+LT98tq6BLboQ
G2Z7wWDUY5WoVOhd+MBgDQ+1Tc5u2JeZEwVwRyxkVSBkLLPxzQzYQzS22simU8mhwziOFw9zfWAz
XQ/8hj4WlklhhWmmPjydheDdJrKkdWc/8NsPa0XaiS4XlfwByWYrTgbJNMVBL/jiMVnVxaPhFvvh
3p3Ms7G8aR5AU+lsY86G2hc1ijjceW5Y1uJ5v5brdsTrNb3B+KABySmQw12Ln/uFkQK1/Ccmen9a
F5NqAPHNWwnagoeL8+kFqvTCIatQB6YQWNbfwavLmNGNPaxvKNKyr+cEr/g8asgsqs0FicGZ19n2
7SoRvbp7Sf2uL2caErdspaqyR3UlOToRtX7r53DxNxSEZ8CztZWptlCS8Vjgt5+mFcZqlaXnvUbF
TDvSqNTT6VvGIpo6W2mHanYmhvSKgi55dcqNhI9BU0zBSf4OX2fuTLFVnpdGcK6Zuz8AWiZi4g9y
Hwjwt3q3pbVUQCw013iz7MIahsh1rmR0NeUwncrGYXDG96de13kJ3QPUQd0H8v00SWc7EJ0l5A0l
cKPW4dVFi4QTFk09QE3iIpkVOgNZPKtPVe3lI/yxXd74U1esoscrIDcPfSW6F4GHqmuPAMKtPkKM
Or2fzbx4MpkX+X2Col4EH730DjqyOrCOliIUbEW05Sapf77cGYkdMNarI82ezsjEm9R/GaWmpGTG
1YHtvM9ibSl1xSej3OxAScq9mQ88bIZCVotH3DNTXqNVLaxWX4nteqEy8wggtNO6ukYepLIoGL8M
b0oV4RBff/ddcL/Asfc8YVaz6pCvJX206eTsxxjqPEQ/6iRLJArT64vzNnTLOz0hkuStZVA71Cr7
1yPqxwHRPO2S82r2nzXjUBLDscreCYddNZvICWpt2LDLQiMs9ybrhK9LiRS+B+8TmlL7pN8sCMd1
KZ1hgTxP3nWEwGcbbmSx0itPfxaIdc6TlvKm9fJPsfUfcTmHJDCp+qANJltrdwTNsxgsXbadqw8W
0n6VL2ktTty+DzJPqZlB48SpzJaiDcUUE6ENnAsBzgm0FG+ETyoBahHb0jvFe29DHv7UeXtYtkfj
hQKoIQuG3letH3x4awljnrspvLyT3/EQGHKnck4rW12tHormeNl+VOijWTmkWkjlMxr2q66M11XF
sl3G7S/sdUSsy/nz4A41bY5TsblIVrgHq4LRAV9qDEc64NpGOv/FMIt1+4zIpo+xIQoAaeVnocfK
HeTVhYX0yvuBhhXIBs2LeTXZ6N77avd/oQceC5ZmD+rWKZQjlCXv2786FULRP1INuHeSdbwQ5xQd
HFlAgM+fvCoXjDqe5Es+pHIiJt/gDQvS1hH51WJE+O8d8r+TVTQluhFXN4zUbjTHFBn87fQw+VUU
oVZDn4ipuhXlCAm1ZDEeATCy7ESmZcNkJax/JxnT3Gl7FKMQfjpE3cQdAa44Ku2YG/mHN5mG+ph8
s944WeZQWHPwN8luafm2fKD+rrDGgXeHY0N8QgwKvvsDa/It+KbsewMdXzgB/ouWhsbNTqxm7x+k
Y9bJhBFvgltu5DHwP3dxgzhq6HNdRwH0CUo42swBoEXt/eQGJ7L3pC8EeFUe++I9UsqvuAi2mBf/
zpee6POAdzvxIMxPjfL+KJ+OTxHTRdedbfm97H/s78xVXZLNJUi5Sa2wPubLlxoevOC/vjMBg9Pv
jSOd7XDQnHdBT6w4hflDRijdIBoi5nKAf+BW3qWIDKg1hmbbK6R3wavlYSgD7OTHfpgnLsFKmc6P
C9ocN8Nod7Ayg9XmGVtiHqCuYuLWG2qavxaO8V7yIfcUjjv37WykShgqoRWQthhasaq9YQ3i6yzg
zxLBUC5IYLFijgsBALpO53wSCxM2cZbKnEsVnSPBMlXqMzlepOwJvIKvLf8eakuyQnuNZPWcWene
Ss9YK4thMEX+Fx1uQCwOxy0kJs8Ikm9QVlC7BzKasHvSX13bLP8/uSsxGaCw02bgsZbO/tj3J9G7
p1tk7MgODRH9qjo6eBCNicpF8p+UkC67OWhu08RQmEIYTNgXqGKefSc4xiEqw5qXbyT5PY9qKaae
5zfZj9ciJLc3Lel/x5KOVNOxkRqxIt/B5AfIDPzacOMzAGpnfjEbxGhGFc/TT/t38S8utWbI83EN
YVQcO1R/XXxTlxyjHzFF/qOAUC02DGXJoW5pVuwnB4TZMcjLv+P6XHVTCD9xtT815CGu49+BBhFB
qtUI/pOMkesaKNG0AARqsR/f11Ul7IfSVC1dTCIhTwGjwrw4ChmUKbt5afLlRv8ABvgktUs6Ac7O
XMUKp7KXcPjgJBdzNdvnDOmEmSzUzRiuHr28QllWjDY3lroboLsP068kUgEefWLsC2nFhfk6sMsN
zf9mfvGatiOwqOFAZyvo9WhU/wyi1OMxsH3MsbUG55zkxaO/UVdU3u9DZgdW7ohuPbnzStB1ihtK
42agt4y9plf+noD4ODdcfmaR2uLJeqGHvDfbSJH00h0MhhdIodITKBVuL1ZyUS9kERRFsLb0kPBF
2MWZ8bqdPRNfCWxuettH8ooR95XdBTHCPGcfJfBmI49c5iqR++G9K/jDxAgR/4uKLuNgxgETT5ev
V9C44RsQ440PWxcfD/DLLnpkZZ92mlsXHoDaC54bPpNaNT3CSWMzRKTs36OKPelUqDHGmgSETtE2
nkCISm0Ck9kPNhx7KktdZae67RdXYGOewHkm8HZ56UaMYgiYF1WfL/5y3EgoxFzqdZmBytK0NkYt
hUwWwFsfDXsWYFvKOJ4aeyhHWhUkLfrjTfCw7tEj+TV7F/OqknlGDGgtwwDmqt055LPjrnzeLTK2
Xr2ZhoXaS1tOa3A5NhpG+YRLzCPBdHS34NX2IddBMaeXal2xGN1IC/uUoekyFKTWr4RxHTe0lQ20
hdQmaiRgIUi/hdMCQh4pj/6BrdSzcTjQV94vW1McsGJADD9bNUARkHFkcSPG9NHsCGb0xHSkL3tB
zIYzSamNh2rvZE1nH48THtE8Ve0l/OSsjQnqLg6oqy3WQPZjZ59/MD2WBa1wqmJJGhzcRe8WQ7kJ
qyq7jJjdvKfTs43zhqPdSURDxAbkrjtdBwuBn92MUKBkxNNOxwTFPLAVBtvXx0r7LsFGOiixtc6u
0i3ZN2iZ028Ge/Ar59rTsadTysndx+HIFcEvGcTTNFiZQvopUIlFeRdwfLQXhN/q6Y59AneoW91/
rqq7frc1xM7q0NLCJ6GeJ3r9UALfRe4XBTNNOZux+y3DgX6zmNKXDWVQpQKAWXz4vf5FSNYYSTYE
uvz0VbMzMZYHaFSxId7rYd1+xbZsEw2u563IlcYVYj9D2a/gDPLKiOCp+OnZkIpo/Soba6e8BWFR
6WSclbSe0r9cE1Pmqk/k12wMrs6LbWjU5ahbSBQlHMHwHteb8HugbxOBNaE4ixY0ntdtW5PKr52o
IUQ8mVTs4Zem7tmAFph/i2KrWsdi3y5uWKcakr8ysalFIpQEt+lqAIp7313u76f+6vZClnqcIxsQ
wgVu84+L6uXHmo31kdZDg0iMijdI+NkKwPmvX7rtMhzc/OJwYfLYUJV0iEolA2CswRDUQTQVN7zA
uU4Nccv6yb/hvx64wn7Ws8Tx4nCOrbeBp9lPJLcYRae0chCSXAzGYRf3kQCLetjitNU8lXKVOH5c
Ua5b4kkQ0j8y4IUnZzS3x44ahOXdI31fQDOvlcAuynz04UuM5LWJ7dZwCh1wtjD/iEXAsMIBF3UH
h7ieOt51P09sRrJ62dOA6Y1Xn/7thTLrOLl+zl2MaC5Luq0odvP8fgfe+Lm8/MDVJGY7VCVFlAD3
ZhjPyzK9Q6HY+5wtNw/0nw9rE7KArrxKvc5aqskMe9DHee/PU0GuZroCOOaSKNkWtyTI5dQrydWS
rYBAAoxuDJj/iKWD3ntaHoUN2At0xpfiaWRHv0GqUtEYnQlCoVjwqRr1H8Qmq4IKEXF2/LWhqXsC
1/06TfjRBNR4PVC7hbJM1IAECUkyYCccRIUQUgQ0UyB1IlpFKCLO3HtwU1F/ZQvuzfcqNFQvcXmw
w7EhMfaNq9wEuQmBOGimer+sWqqq/IqUhdX9p6NgEVPuLkh7zdbbviTHS5vBdgECZPTYqTuSQmrT
bC9fV+vYSbmEqML80GpbFwwKUDOQ7sjUmsXV5N7q4JZH+iTG0HzB9o7xBiMRyJCBbfEN8RNtGT4r
SIEBlww/UDlLz0l23L537CTcyO9EmRL9v6Firm4vjSRmalpIBqJo9gE7Gz26brnuzXn2uhSFw0eg
FjrfFJIxscYsSyWskCNSICjOya1L7/bcePH79srrk2CNvJwdMauSXaEBv++RtkHgJfTynrkbV3NY
cxkMYj+O9qj4fcWxALN0kP3qJdCj+W8vD4KojBPJTqR9xTApgbglNNtEFFkEqwv9mRcJ57Kn8A+n
tM5PHmmcplM4jegK1Svrv+ApR6pBy4kYAvqdYcaQkDQBruYiGoAITxHpIeCwpjiJeBIqbEj8SeWO
wPa+s7RfayGnCKEH9CykNvzQAun3k571iymjA/4Q2LPm6xqYo1j9F07iAhYnGthnKjNP5BLJzOKs
yqoLT04KxMB6vCfZcfTHZSCq2ixyrbB8Hnx/OxsHfAi1gs8NmQOQ2RGEQeBjWVD7Q18/cTPKWU7h
BUZ+6pLRKGKn4tE+kydrkCu1H4giDItxxcbL4l3XDN2YzmouiJkpOV9e4tptmpR8u1KIZKdSJUCf
VzDnb6E5RjTm0vSHqRMHhWHnT9O4aEM9midB43IUmCaDLlna1wg5CWEx++WgpTe3k/pzS0eRyFDJ
hE5/i/p9Has40So7nPou/Ybju0G045qki2eRhf8Qv5mePF+wkTjfTi89zLnTTv+s/fkuUUBz+lJG
2Fi0KUCloaztwViMncy+rAina6lis8V1hAuHexCgKmirr4NOV1ZR2jytE+I/yle5PqEsnr2wkiDI
y7vdCBvZ/FOaNEGWg34rYhQTAcRslFufEhnrGfG0yiXrrfCVcCQe9BnHsjUni4JM3EzP25mW3Uvf
OdZXpzfNzjQASl2To/gptFU7adA9wWwrAVJNhkQbJz8PpLwo1Mma5JCR0WfWRwaP0GLhqHPnh6xT
WmPI+/kLHkPoexfAABGsElC6eNPJ77SxF0BlzWgYcYPzCcWL3nUG7p+4CdhSO73gDMHvfCGfhF55
fGo+Ldwy9OO5RYEMTV6aiA9F9fcofbFcz1JDDtfpldA2/rBE4YKoLXwvcpbK4mpfA9LrPaivVsGy
cfW0df2py4dxZRfpJ1MzaLwF54eQH/wab40+Dh0jvcCdRcjyq18t0XSnUdUBQSMPjJEycuuaGppN
owZrSgq8jYsc2jCzkBA4+38vfFlY7IZJkIJDyztP3crBbQ6Ofj4yxcIf6pQrGSOFbTQVekLZTY1l
pNH4jbAwQagMgEkVUlsPkLzhw/1QPMspjitlpS7bTVLnX05J5/KYNSK0YhqTtnA2XrqvW+1gKxm4
dan6/8hKozNUzabugnLB+N78TTUH+2sBkLafyAYeXc0WVNFnGkd/iF/vC48wwg0NwCyStw6GW89T
2mVJRlXCjyO4e9nVgeiyIgjcEgUf+1+j49iuf9oKBO4yIMtxfeAazb//LHCsf6TWeWjPNIOGY7Ih
3+IVbFeKKQ7qF1PPjSt+Qt36H4w1BNVPF58HY0vDaydwb3g3yzJs0+cVYdXY7/7rjm1GHnPskOD5
QPBoNiHs9sh0w2CamprB54Pju/yuL2lTlIZzemFW+VRBU4V3Fkk6d39zyr+Iq3XU91huBK7l5p0G
pseKbZcMl+cMlc4XZsx2FP/RnogAiDiFLLLnkQUl0sTOSC9yK31s6mUT3A+5pFrjAp0WjCeTTfCS
4VuYVMpLXHeS92QP/lv3Y3u8wgVH7u4oP8HlRtHoloK5KHtFsJ+GkWI4tnO1Sax8aBdX2b7lRmFu
2S8Y5WVJuNPZg7N+FCgbdRp3u8Zenb2fPcJUxnb0ZwkWa9UffvlqTLUGjCunfPztz2OtmTJGbZX9
LVWw0sLuVwMoK6kNH85dEzLFQTH54ly2EJ514bQtUjXMaXQLk+LEiCgCCn0S8Dq7fNdAS20jquYb
9xAax8mCv/TBUbxHUgGb2HzAw7D+PIErrMLpZGXZqd5jZbsyuWNBTehBvCmU3u3Kt2wTJDksZJnP
bcDhzVWfN9EWexCsoU1Qhpsju2079XYms593SzG7qeK0StCfujfBoNn0mR8wQButjkWSC4C5cIPX
8h4qDwEBJ3vDvZ+Dw8SE6MyEnJphqjO0R7x2hcJ27nKP1k6xL1lrHrDpijf/gB8SaTkZaWp3KHTj
pMCEciaxEvAzeKA9XrE3VaRmmXLPcGNHLDUNzh0EPQ7OV7ItQU/jgqoSW1mwFW/jlKxKFkH1Y+Ul
GLZnc6Bg0JFGNOW0/rhyDesRAOto8ZVg9j6Y7iRZX6e3z1L89jEvjrbEdraIgwE32uihe7aBBjUT
7ah09puivR7//0pW3aiT/awGP26f75CaM8zyIXzvk6LjCW7NLaEMUBmspWa8Uug+ZF3uUEdmtgeE
Syv/bbqhQ1EF6ahIwl4otCo5BmreJx6o+cOILHVAQY2J0E62BYbiQrrX5kA9HcYLaDiFrKg+oHGl
IkQtj1jgJNxZkWXNIYnl5kM3fiRlbxFZFzMcnViNPjFpHKsOEWZq+8tPoFkqT5WBt5hjRqxkwQeT
EarblV36spwrd7aA4r0oym5IdA1iD7qZwgEXQSFrvynmICOtonVcgJkL9MRftoCni0kckNHaMbqq
d/NI3LnTvN/4jh5hLcgt4C+2QcfrnXlcdhqzzBukSvCSMafy2vtpLb4XWh6vY6+8sb83W0OIngiI
wJX1VQG+fgwnch72Eof0S8rosLyKpsO9PLNY1gzecHHgClpS4THowZXZ+yjJenu2pq5SDzHZv+As
Ln6RDM+gdtfTr0OjvAx+pZlXtWxKHoZJ4ETV7gqNkD2Lnc7zfZLnYgQXvE2JpSkHoxZtlZIzkk1n
yDwACT5bKj2/dgFNNVCFDoZCZu/jCD///t91pq9LKT563whLBpNYvVNaUyClhlhC7BOiId6G0rEi
mxCEBkztwJrf/O0eUMFKfyTsaswYle7Ng9Ern8XgpSzJxEX35tpcUnUwHkRrb/5rfSSgLTwjvIve
ALQQcyonexEusP25UJ8VOlwGU0wcft1cEEYlOGKUOHO6WRZsjyiQcLIcEpTh8VloOU0MJN6QOXLi
kOZBJf1PXvPreJhKia+3kpIIKdp+RO5xFzmA8Sqn1oIUU8vkW4C+eofSlUYuHjS39Elggt1JXMLq
OxprRndNkiL7N7hcgKz98pHmm4FsqBXiW5l2dN3FYV2USvpaaHskGzNc6Sb3JsBQh6GoCdocRPYO
pXpxU9IW3PyQc7OmQvX759DYTtSuvTPq2BvAz8RcZg/qb6/CHaa0xOBkEVkdPOanJJjne3TKRAyU
YAp7paR5pMk3jKX66le7FnyMpIsiqA+bS1xlxVzQBvz4IW8RhpRkOlSNTru04cT504fMnB/zI1JC
JnN6oUHUBvuS+mx1Hc5mM/BB02PWh+UUvqAjidBEZQZUDl0n7t72QsaoNHgLGW3/dUYgf8xjPuyi
VmOdbywnDtdh8pBteIAD45ql4LEVDR7B5f75i+1a3aBokzS2AyFAT4M5C/BJcU/qllGn6oGGWzZ5
oKV96K+tfYbUSzSo6u4sNLQtsbBsYFq5rndc7WchJb24UNxq8DGX+mc2lBpesYtvsFrs3dZajqLs
1iybofZrDZ0uv4GC/vjX4Iio6UIpV9YB6tPstfhrySsrFRBKPuPYdmNpArmU2T9Z0mVVyi0pc1oQ
/u18tSViVq1ufYMiP5o0jho9TfeTpJtglmqqnPD4HMvurzonmsnnfwSLlKFWvjCOyfhXKaRTl5eB
mXwRWgmwY1gRyxyrW5BRnwtpaJc5ulmDSE5HT6Anfu1LVyZfHo7xcuwoibPYyD13oRYu3wc3RkWh
TODoUPKE8mTf+FOkAZaKmHolTQ0XUK5u1A+0HtaHZgJ5ibhOY2Y88CvBvcWE5zbRPzsNg00UhCRE
n0Cwm8Ko4jdktBNMnsMyIqKWmiZvF5R80biHEpvAs5HmX/a51lDSE756WH6NdQl2L1uZJbf9nCB5
oSbqJXRCoEpj3hqsLJ5QXUMk1uQzNqRFqJ+03WVecVJcoftX0OwV097bLRs4kp6VVtTCfP0gF6zf
pntP2ylEH20h9jfiOQ6vfdPvv/2w6w0c5F7/p7QvfXwDp12OmRqu+D6pjJOzY6vaB0BAooCBzX7w
HYGRx41wqdB/J3eHraYllzf4KgJPeac73wAKBRIdFVPHRGR0JR7YFnv7+ydGrW2voWAMNVApzc09
HMrdu1MBulqqDk8/Nh5ibmBw8vy96yWQkvovExgkmEV4rQBwx97Q6JBH59I1qPQm45wDYdmtv22w
qkDi1uiYtXc6SiwxuAWwbtGUM9mXSriY1x20nYbWmVwLPjs+1jI27sf2gAUU0fgD/PdIWLDZ5ACi
otMw48d9gN6Q/eV7lTCoQwqGewY8dkCGssVbRVzpGMhcTPQRwSe7q/Sjg47YLL13x/87Q5kXB30R
nEretAzkoePvzGIK0xFyaCYoya9BKw/Am9/RBgY0q+SRYZJ9wUs4/IQJxb0vKQLs6dmiPLlUDbU8
rpdIBSqyPtP/JtR+BsTDIc2EcOQ6cX+5O+9iLfxVABWVaOD/pi4T2VyVfbZT/5opU7mU095FFsDg
rwZcwqUzkk8EOOyyXzmSgeuol/b+0FOJ3yxbnDLzIIyROsZ4PIhOcgR5m0bubz/b69PeKcbFrwjr
9ZhVDNbpiLD8cqwnNmyC5YphjsKkl87OqOgVZ6ld8vUGAdRCbdFSc+gvLBNG5PaH2ttaFiHharJE
5tSBmXAWzh3WfPSytyLLkgfIWmtM6GiPflxLbSFJqwMrqVjwWetISGfOn68lQ1keOUXFflgRyaaZ
/72Yocryn5FUBYfnFALjihoiygImz973oirfeGdo/+Joy28u6MoaIxkzzAFWaJavT7TAvhFTheb3
mqiBtyQf+d8fpIGFR9lrb34YSxXQFAiEtcpB1bkG0i8jHZxynUORcbPcOkQdlvV3+4A5tBacAx+D
LLXhyZ+pt/2FJpOfujdQbBFJl+qaXvNoqG8Jx354FErny48lfloMOqCy2GC6zcWXJC1gLqFsh/Pi
Gn9OyqSTiXfCnfnH57eAhx548nL4mc4X6Ppuy9pdl/T47KhHS6c2An7tsMe5DQ8UijjF78LYwRsK
JRfAdJidHnKI5V3Nfb1dVS6su5e47ndAj6Vtx68ec8PUwmTg+5WXAfO99x3AX0FqU5IhQrstueMe
uqM1Of+wdUIJl+Kyl2GCxn1CL5fuLHSaND45Xwbn4qFUprLurjeUgR3XH4DC777s7GG9ZTVo4t+L
ca66fXpBmv1FNSBPU/62QOhoLup7/E3gLt6qd5DiSTDqtMjmVAGpXslVgOSlfat8k1jJrNNxFwd4
NDF/eSoP5GQfTAONJPfZCGnSURSmSSWVEjmqbIWvmZAbe7ryNoQ96HJ+LeI71SQFbsRvLQ0S3TJy
fUKPbegzhDqJ8BY41A8zqxzgjQg+cqJiCMAjrBdT442cCHgIYiCPdvH6EKOvlYvdtVjqncyNQWfX
vNV78SQWcLFGmWYk76cV+tbdrPJ4huCpdcDXJRbTo1swts6RzLHtUXr6tDAasfLFMC5V+A0Mjgdg
OVMklFhK6HEaUThRg++CfqZpalJTn0K3KJ77uXCjEB4iWDGLBOwDiriSSS9KAlnQijYqYiXZrmpp
cwQgD/aJ75hXmgfzsRQnPu6a5VM0lCo+atumGxQTuUWURSNjPgeK1BD6+mWhdJqlwdUSSPaewzi1
iIdJPQdOAH4Lzr6FUN5iCDRb/ce09wm0thT/FADi7D8WjZ6rL8dsLaLT0FuRTSz+q6Cny+tUGzRG
ryhFIAEhvBenByjnr2XtfFPqNq4oG6//jfTohvRXWh/KBgGVoII3suq2j7kf0A8SvjaivfB3qdlx
F5138fW+Oal3+vp/4s3myOgmfYQAxhnjDAguVqlg8+CfecQvgv+ZtprJuHeSrJylJRZqFMSM01D2
Zt0i9tAEYrFCEcIbaqeZGSYSvtDmoXrO0e5dKZs/QlQ6F20fyvifvddEoVYUxn2EzlZu81PGaXBC
lRYE67AGxQuO726m1kd7Z39x4AXbcU/jHQ7xjn5LkUetJ5ROJwuYQYMl+jpM+O7g9a763fT7M60W
WsohUC+Gg6zzaWaoc8KUw7cwQTo1MXGzRnhD5gfECp6LZ5MMfDJWhATyg679HaCDg09rlqxaCx7o
oNPnZmH7aefU8NzyqQYiAzWJ6ATWIo1lLF56W6gwVVSHR5KiuMp8deA/BB0SqFQ0tK21mCK8Jsyi
Wl0NovMTMhbCqaaezc3FhIxAuhimeOjJh07RFtxYe/xBgsez2q26ggtPDINzUJ90ckuWUn0yTkdq
k/LCd0bmmnhiqr/dY5Mmn7/sMPCJoDOI+sEPtrx0x4ONFaHkThzaIXKCuiw1DKB+X0wBp6HcIfBY
YmNK6hkcBNFW5QH1IFm3z3Pu03F87yh3DpeLeWivGh5gx7wlUl97CFg/ZN2hprda6GX3fAHQfCfo
nblnaqtU1RO+sOvAivvSwQavqz8sPppqpNcP6I5WmmCMsOXi1SQok9/a8cnyMfTf+zlqlT5iFcub
b5UqVDi0hIfjGT9Uugyb79CdTUcYZMOlUSzny7h3S4BP6poQ0XO8swllHbuIaMSRLVVH46wmLuAx
5EL2J0MyRadDUqlHw/YIahUKw6JJzRhx8dhjC2wq7ad1Ixz5LE//2YCUf73UebflxOlqSiQQYei4
dlcon3oduTBxLzYJpUNkJ4/U23MiLHNHuPyLTI3EGg18RdKdmzwXmgZ/75ekns8jAPyg7EMnVXD5
5CygwKf9AajaOdw8FNIayEu/s8KOWEkiUrWjL5Fjw74EVobD14YGTEI/73p5WnQmFceNUr8P6iCt
dUBomaoek6euUetkN/UkZzMTSnsZAsyEw4bFxiSoVl1J9e+V/EYsDExghbhQbdIjwr4onpcGHvUE
CkvK4YFXJWTjyFSfNylg3ZnF9Qfs5yrsEgUD/voGr8avGuftevaJ/XfIdvLv7oNF9brrxXEAkSHT
l8RYvVZx8lEXK3UCfm7wRg6hCi2qgTzE9fCNMpOBcJ06bTSUE/iZXFU++Lly+5wwKuFxgTfwKuTT
PdPYZtcz0XCt7cWv11wnptaZaVeLKTZF1ot0YgC88mbrw4q7FlAGeP/oEF8W8xPGZF1/Ch8ktCRR
0N6wSrSNwjc1tbejooFMiGOnf+MMtVNCHeejXChTjlvRjtVOSGcGafOHkzyHMxEIcIi2UTpU+o+a
H7hk7ITCaGv9Bl9iBA8/wXSuTlsK7YloQJqTh6BDjg2NlU5rpyjB13hbQEs6srlEBEDK2+a/d9a1
5PVDImqO9i7BMb6YTQiITMtP1akAyBSC9iw5HsemHzjNLDjfWM6yGKSLUuKQYnpd+6Dz02e9WZtZ
DSsoF67dGQ6/62HIq8R9Zcxc75zUXO44Ud1v4TYoYw6s1R22tfp+gx4CxMaoKiCdi7xQroXnIXdR
KeggEdflf1ZY7sL8WTRLImTEpEujlr1bzips18rltTwICGVG0G8MMEq1wuoCUB99jSsGluC4YQ5M
JOVgAExvqW6o2fmLOUu5XaFb/kh1eQ1DiOWRhUoK4YKsI3Nua03k+GR5zkrZj6IDwUvrjVgIXc5h
/cBRWPkw+1CrRUVNFRfrNjaMuLbNJozOrCb2teFClisvxwYZ32+gWZ14XUmMLutSXwUztfAB1mhj
Y06frpb9tvJnkpgjK9523vqeVY8HnrSlXPeq/nwzRyyCE6/LTInI9G0elarw82Iuq+aRqIUhhCE7
lVn9zEvxGUZ0kZQTRxuFlGE0xrY5zuau3zHjXW4okKMQcXFfFK6zWPNhFtM3TqM+SJsvMjezpZDK
HRCm3LQ6Lfnd3aHKKUM2VWI15LKrMgz+NiLq4BIQSLADV6gG8okvkN/6sg0+4aJHqQA+4ULgJAKM
bCZ9cdjZ3r27Q7xy/uo1jD7Q+R4drEwMU3sQoce93DO5G7d9wzzZ5rmMez0lTuJPetVdaNKMowwe
8m8hl/b49CA48WCUbQIwlrm/FjEadyimx/lfkJ63ElFvSn3IznYpu4H+ZHA0u19bM9fSnWkjUqCZ
FZJKWo8FC+W0PGkNH+Ydu/E2c/z3UCyv1nTLjFrPNfM5P8JJq6ZEaqZ2/GP5+/i28/7RFX2J/n9d
J46Ws5X2uNXX7lPNxp+BzIKJVExUrpJk2wf8ZJC/OZHEHo8lH1CKzPkfMjQg9nuktjhn+e5PSUU6
6/ywXPxNUundHpOl2r35b3V77iV4Owwl+wjRcxXAcNkdSiDsjkd2d3ZcYNoaaY4d8kJCuo1hTbvY
KvlgKdf8s7d7KGxsx39wU8rnZY/l6eEh+o5lla9OUa6Qw8uqbmVk0ir2qb6cvgnswruChdHZHAsk
RbkD9ANyWWZDKqKdQ++VFt/QXv9rNMqrWMj1gzPlxogzrZQY5sETiowdpzcq8OjsWwzn+jyDvnza
U8b/9cb/GowQwqRsY/tO6f0ifrKLnM5TXu82ESITwDZrXp85UvMT3T4hT4D+I/0h7D3tqWgUkOe3
8LiyQqhv0Lt+OIJbWdKzY9+MAgx0S4bl86BQeAP7OoVFgqAcoISdO2NCZtEU09nz3p0iC5SsLUuh
IjhRIOdvWPqi5JVERP43udOztMZL5IYGI9WE6imxFs+Vdl+PNEjcxnX9MnQDC5h8Km8+/cVF2Flc
rTWQQMJtTsvG/bWDNpQCjies9Mm53lB0oiNffdCc+aWxCKJo7UgEHiPVubmnkDKllyzAuBI9I1w4
15h8FUrHjxCytMkAdLmNZF+4pSZvwRjTbmAeNZZ1ctLTeqHPxGQAGyrcv/47SSF5IYcXbfVQmLO6
lwkJmri12GCe8+gCzUEGZRr3DaLlO2AWkdSwErY28Zu2F49P3pXXhCcN1T5ApIKYu4RscS71uTPY
cKG/z3plcfp0m9VS4CQ9T8HyrM1yYiQr8Y9bntI6pryjfHTsaxudWscRQqC+1oZpTKcJj49kByGv
W1joJ9RhK5MtlXA6bKtul7xFePNoWbHjwtXrvh6iHilneScD56SSHH5AuDNHrnlqadAYDLH8KdVy
V6Fv8isOtyNc22HNGxZ1b7EdOzF1s9fTu7jbcGOPgT8Hr2t0HIHrmrxCQ4aWWxsmqDvcPTdJlVKf
O6UcIFUeH+kCTsPftEkGxU+1EioOvIf1qvySgnm8CXoRlrFttsTUmL6leTKWnAfZKuK4AbQgZTYx
xKJDpB1cNsWLFyKGtgJNtItKneGdogI9RHRnYLYLRL798J+6766aIswNKoJEzGAjHzeP03EP4f2i
SQQgteUqs5Omkvdm1m87MvCW+v0Mv9UYHedkPlbaR5RLwSrXuhLb5KQ/o6YAjt2LGtVhJnsqHEcD
JWguM8JlbMw4gddSqEeoAKkzGZq+cKoREb/0El8p/Z0hInq5xCER0inia6phTT+izXKpZz65PV2g
sP37t6bVXhdrwDGePmUjdELfBnoqreyLVLwnlz0K8kFJb5HQYT/PmQFCAmyt5n5JsL5O/zQKhAOC
d8vVnQE15xPmgBMYnFMV3AfzobmIK+sahorCUTw94xCHL0p8vs8rluugUBt/Qd2F7vCKCRCcZqDW
799zuXqZibZfnXZ6Fh5701CBjpt9r0vbgkhj9UeKFCjMPVHgbOpdTkZMYxnjhPTbkzxZVKvkoZd7
Z8T/1qhcY14U2FbMoMWj/mwA+L6J52eC2ZpVrBCDUU4so1ci178eocwZlLRmPn3b2rAZ2BtMH493
l0I+kSk/M9khHdtKfxCQ9+uLFSNgH5C2Aiouo+cuhag2t0pI9477xugBESNoNqgG80GodsLyihY7
kqst8kERQtZpmmIodtN5f2Q7EACNvb6iwQIEgn5Zm8uf3Bb/W2MKL7z8vFNKy0qnIPd4VMxqXnIW
xuFQoJbhzngIlcPiMfzz8uDDmwnbMOiCfS8YDg8VRiaQ8dAUv3LOfOMJoaQTrTGxyJkieQMujpxS
RXD+VYAn4bGjxSexcCeYiBL7em2IdsgSr+Dkq0mHNMpNENyouDIPTwmvCoIDn7EyvEl6eY9ruCSl
xKiUUmmmiYfclVoh/3sOJdd/bBIfieVUukZDybVIh/GJDYxAI8eD614Bk2tB00EBtuMGBpq2iCx2
WJHs8Wd6B/QF7ebU9AgmhG0Y/ZJv2FZaUHIzWfnWr+lceHN7JJgqoHKaxe4STxICDBOQVfhs0Wzc
m6uXCgJ+hX/eGjM9AxilUBvAq72TOdsN3RHr9EcXylachxwKhkp8Mb1EnOJ0eLpzDSZOqPoleWsG
1vLjXMMAJFnA+lNongi0W4sCZkt1iRh/xlB6aIShnCz6ygE75SJqmZXRkD9cueEorh2S0Vwz31W5
010EHi01ta9qCx553DGAKaTVYjlZomgqBvB9vZo7dUWsonAS/Ky09Upln/I1NIP2xlZ/vyvNCFVB
fJo/qaCwwUy/KONItvFlZzv68hWzFcdDiJDuvSQ8FcAS30U9X/ptfmdQp1nJ87MYLKYvtuP7D4uF
kgIeMCncivMFjlFyA8Po8cTZw9EHlTs3e59czCx3k1j4u5QV3GORvLtivBTx6bDQlAhGVVcD1HFb
+bzjNu15nB03G74Iz6IuQ8p/tpQw0z6kqPGWc+GPT7Ctdv7KGzWtx5mdvujkOQ8moDNI6Gz3MU8P
qA+PyIvYq2JFGlCCPPd8+mjIaaqoQquxlJ9vSUq6b126DZExvdz1ks1ffMaHVqhynnsvfyZsaI8s
zwhohF4lJ+3OMNkbLPz2W+ALhRR95FK626evl0bS6GJt3H7jrZ/RgPmn7B1zS1sJHuqMeyjVn/yO
xWoWTXU7LaIodLAfxt1WC/ftde4iHERSpk0PzxhQ4qSQqsWY/zx+5or1W49CPL4cE4IXXKr33W1o
972ij5J1RAHsQtx41OpXjZ+r5Y6H/2GetqE5Sr8kqGeu6wf9vp5NlewcMAveHMtgIy5uAEJK48d+
3wa6lAHSP1WYk/pYE6KdGhnpHQ5AJuISHOECNqJBSaDL7Y+a2vwZL2CUqEoyqOV63OQGLixMOspi
5gwa4JDXq+jV635ZUA5a5PhhJdHYCoW5wqckXusR/OdLvr/cUjdNyBNiTTOhJlJS5j6BiIMiU4AY
Od+be+FwbVDmCoSFSqmO1QB8RUEdfkwtBGDNkC2vWDtfk6gl2OMLuyznLgtJboHBsO2pcqRr4WV4
DAAl5xxwaJKJ+QfGnLOQJgxvs8lzh0qJDOkpwzGl2w14qifIbwJBDxGY5BLntsmFkJHo8/qsEDhf
IH+XX75+NUbxG8Ifk4rEtYXUPfHlPm59vM4di/AGovSf0avRof9N/2aGbapk8ul/uvbyVq49PG3H
v+lYaC0kCRRnsG6KGwVcB4QQtYJnd/yqN6/P88kcTkcDR9aKy5K5ifdHKxV0ZEWSez880Ty2z6T5
PC9FZMJOPmuT/mtOd6u/Qr9XelMkCZ/49xrUwlu8nwB9zXPN9Z54XtSfiBIywNh/BXIjZlASo9bw
XUqUR9xeqt0pUTdiZYYVZ+qZxIS5ghCJDqPHYfYXZx1wBU102nkvPo4+ByvZNc1rbYBkAnwIqloo
S83eqGsmhGUpU7JKXuJtjGqO6Wu5e0nMWWpdRMqjfbGuuHZOrAHVrI6hhKw1Ys5JrH/Azc+5kD0X
O6RUqhzUG3Jp4qpo2xx0+ZWmqJ0iO4dMTytocN6CEnAC6hy5qH9B16CUhcCkReDfqV2PXWesvFv+
WXF/ZpO12FQMKJ9A8oRYL7oU892w/voryJS0bSPUj1lwRuYUo2vK8ES6g2zL9nG7RdO8b6Pqderj
IHrTmKzMfwm5QtR6XZ+bFpzdoA90Pnyhpl90EthSF7BK/VftJdVcvTIn7AX9UfYk+LhbOL7plMbA
3Vg3pQNhC8VhWwMQqOudtwR3FBU3DvSJbDDWE7pgcENTfQnAGazphrTldxVFW9qjyOf0NhZc61Ro
Yoln6nvoDVdZMXXUOjEDnQp3ZiPU0+2yRX+oB2Bt/2nE4eqfC3jseFyVpvknEX/qqUCW916Xb2rD
c9QoHB11J97ORgFihdcabZhLpqW0h6iKsqM43Gs4dPVW3mVqpCW13hTmUlC+j3LCS7vsBGL5Tv26
tVe8LnwgvEBnmZ2PBwhtdPpDVbr0p57yVCS3mCqQrx/GrDzpeRt7s8XM+v3uBZRnd2XV241UORoX
728Ab5qcugpt2zyZ80B0iD+8aUbnGekuVd15BWvHqfA1Kjsg8iJ23RBFSQEjlM9DXLPnPQr66A9g
tR470pDozPJnDJAWjTAAP2yxrwn4C+l9eFys9o0+AmP4T9H6a2caqR2sKZUqaOHAQlsR7fyaa4lr
oUmziPt1Gx5nByU51QU0NFNVah7tFeS0BXyPo5pHSOOmmVPE89ocMe5wLSjRdFkTrO0XwNqvaoAr
ks5kxYEGsFOMYO2sOBSCrupp3aLPIj4em66AF0/FcArOPgSR5KK+qpAxi5PCRAdExI2P+2qqJ8MA
U76zNAfG+aV1zEfFPxewkvXaUT0Q5EnI9QizUhscRMwffJvf0TVCbpMDvKLvA9oUBBG7QH0u2gSR
wNIhPvpqHHlVSiWGPwZj/EblIM0iUo2Eq8XJXvbIoTC2wSEI82/hJiXWJV6161xga3kmhul5AzEh
HiYCkp5tYW2sKvsLMmdkgA0s6qfcG0CjJm6QRIgrJ+4tM4IfGmImME7T+1fWnTq+2hfzdR2Wd76u
5dBVVmloGtDj+C7q4FFkRF/+Tn0R31OQksCPJ3eRJ8NkW+rUfPURxvzJbKkw0oRu7XARe58xO4FT
bJ4+CJbiOpK4ZX9fbsHNu1rI0THcpM5brAJ2jC2l9Ss3UXHH9nFjSmimfrlvPrgP2rVpQbLhbiAW
u6khrZ7UTKePnx8gQUIJ4XlMRdPoJ3YkRd3iGSpN6Aw7iZUxDosX92qRv11VN0cN3WbqZ4WagpdD
uY3l5xVg+a75vA97J3KC5C6A6WzDmPbvYa3Ur/ToXA33QJsqW0ltyuuZvH110SN7kfyqdsGUCbgt
Nt6gDAEBSfFZ6EZvSzlUe+OxEhDWmSUVEfo2cIJ6wE4C3u3oln1AWbRoFZukahVxUK1X1XVPQOim
wTHwByPOtEFcq74vfqSklMRZID8zZ+jArRy3GQGRGD5fmLpbipWPfPF3NfaBaAPnM0zoVN0CNs+c
30BHDqGOAwG8Z+bQtI9yXqEiEDWnw4e1Wo0L3JRHeeXoL6n1TSOOZ8keoiNzrz/+yDIVgO6CEBGn
VPUM+To53rGapZQG1C1hJnnudbTSkhGZxMaDoAssKFcsGO1h1oNpPBbUIwSbhUUEYfcK8do513Mk
Ha680wsz1FvrXNrXchWlYEy7ZQbuTN1kW9MJtu6bsWZ14qvrGP3gllFtgGc1WBWWAqXXB+fHZk7V
sqekl5ZYZVva/hl1yP+FgIIV+qSTAhMixP+cR1K9wT3Vmwf66oYlbWc1WtMjZ8BCM5aQVS4fEkBh
/FiuDmpT1jhg5wb6sPKZS0RTy36SQy9kHJ8G6sjmK1t0dGqw51Pl+LLpdIKm8v6reMes/hfER8Hi
jU5z0xAR1XLcGU9H485OKXAAckTZM3Ab/Kxz7OsYzdq3BEcsbEOZJGuJ0/C8NEEu1Cg3YlHpfKQF
SFA5hD6HQ3KMyypdz/ydTbbAWIqSMDDMFlhj3BB+veRqKPk1ChR81VzyFW/Q3SQ9/WIxu2v9mUfB
9ins5L4XYEtnP7+SH59w+L+BNSgvYn96NfX2kzZ9LAAfYVlAFWGy2pQUEC6G3Ek5XbjsYjA+ZnQU
eATh8ZVUT17cJgtbIf4ZjKjVeoFKs5VfCx3m3IK3/EczdfFW1SM5F4475QNzsQQqCXmijlMkVSfp
dphbh9TLuRERP8+17zcMxYHx/EeepEVdDph5PDorY3BlUxHh1jj3WmmgOAIZbcQ3t68NO1LXtuBo
xOo8nLD8X4MT4+0Yo1HxNTLJKaCSmGPAPf0FN+9kTOFEFRnK1fh7eEfrOPxolbNAhP200x6eVDjP
s5T8YOuy1dMATelKmXUGWqGj63U7dMiRTVjEo2h6FHQ3RRC6XDKo1Mih0QQ1eqKl/aoBJVaNgi8c
Nbq3ieIdy7eolMKQJwjYWFhdtfd1ySszy3BIk5A5Gq8LvMD5GJGthDtvkpg2zVtMjwcICScJMRGt
w9sdkkcr7jrzwytpeSL53WoyZOHguqm+0QW0U5FGA4O9UKvTQub9JbMIBqqCnD7f3Ne46RAKUuud
zFLm2mcIOOLB8lF/UpFx736x0oIUuIVNPiP1HRjK5tfFYf72qgeEWjL7l00fiESQr0Y/QzTBE8CM
T2nMrhocR35eCYWIh0q0AXZHQdiTNl+Iz2IuzK7/T0mSLeJ/Hv5WUoz/Um0Rxl4twHjfiGKAzpQ7
3wQ46Q5DcK/yA0DRTWPsZzXOnqNynSUHR7RuUOtUfePJEXXeCFGbq7ZpFuxNTlfCryqsUYnpWsAy
OanhS3FAYgNKKCtAqLabQZn12UyPRtFagGAtm3YJ0djsOqJ9mUqHo1mHODU1mD11RKVV5u60/YYo
FgnxqpAVY3GqAcRja+lRfssWusAEKAZg0mXidjQwtkOPHw6kSkbdwUzB8NP014v4/o2dnhbBk7MO
HAuzVs1/awsvKp7n7P+PgMjPe2KFFOjNdoMBRTpA/MPUbiXgtslTm1SLrCHAwsjrt5tQDYTs9PN/
Trbq8kh1nuZkfWUbwd6VsEyeXGz5EhcfBr7UrSRLCUi1DYV7vn8YtuAuxMLqyeJbB5gJ17sP5Bg7
E7fUamTWBsmhSYcUPYxJGv78Na/0mxCz5srAYvKyiYqHv984UB8HjvVOGTOctReqSUSBN2GkniNm
NjBcAtlsp2QYBrcFLong373JY/oc7l/RucD0fLr0rC35BvP6j7fQd9OcBMS2lk1oXUm1vsswN5L2
+2Zh7kdFBwtRBlIJhAj5Vi1Mi4OIieVcQfCDLpU5FpxGFfCOb4Dv5TuWuvH7b4RD7Uc/9M+Hagmz
eltOfk+eNgbco2GcS5GVtieK8o1CQWB6HP+na5fKbDxgVNCszQ8v24G/YWkTgtehCVP2JtoC6fx9
yQ8TST3CR//GNi/+7Cg2JFKY+qTmL0hh6pnUdOb2cbOiPOlvccCiXOsYNL1oDtEkCxXUV/GJ/weW
LBKj1Bd71OobGAWHuocqHJrqINSxF/bcqbfnIjSZPtiY7p5kM1dzlXTu/yrRM7Glkj7gp2vagPgR
5g+TsdNWaRr22lUL8jIcae0ENsdTFQFwwbXmDiGhcG7hydkmG2ldZEDPnlRuU2JA0DWJqLDp+dF8
CTkBrrRuCWcOYgU4/JAjmVhxR9/AOqLImBD1fVPIxgI+YqLdct1tNNgLfaxhLX4rtIrSI8mePb7Q
9gtmXJuXbOObUHGUoJl34WH9cmrBEptzNR6CUBQxM6hlSNvovIrUHIA5SRxceCUr0uBUT4KiTf4K
YzALnaThHn0zAinTIwQ1Qzghb5W8af79+1EtdH2MuBjgLK2VtrMp7s5WGWMPENXzE32Cz1n0ZJYR
j8h5h6sNXe4adkRvDrVhsvqjwLa+Vk5hNMaqQ2idvPSAEcUGYYnnWU5FbAXZYirsiuqNL/YTqR1f
zPyMJ2CxVecjb6ZEjv0cwgjCGHBHSGClmOHOxed9SMl6h8QxsKvy5NMlSBORwAQ3/FYv5n4vOY6V
l3PB60NgSFisHAtivJ7JslDKmA/gd8OG+R/bjQBU43PRJP2Dc0bbvXKse07lF92JBWI0mZLUP3g/
efwD8hbn/EcW2Dkb2qp+9m12SioXVL6pNYAKrcCjoc6T10C1UUUayRi3hisjunGZlwi+KaEEMhSP
KFi2TVPZSLjQQilk9DCdENFwWUEy/GT5RtBJ5ItKR79512LFMzhOMKle4PBL4QVrxOjVx4crgdgA
17RGC/QqR1CSQOdhUZGH453xJdnABhwoewcASO3O1FWPkwinCBOK5XAlTGoKS7qByfr4EvKwMuIC
WU3yx6oZrMQnSYF/hc3wyDoHr7yap4UauRa2zF/GH2DQSoyqF1Slo4IUfrLp0VBaiPfmZkayl52E
1MqvrI1jvtl/pjQbiKV4pOgoAFwZVeWHQ20+5vSiYyxbW0z+F4PLEDwkGHFNExvIp6/t9YhAICCM
9seY7u9u/6T7CWqzkvSlGCI/D9EGDVzRU4hQZLQ8vG+QS6Nds0p/7f06t7JnfDOduyEBQEfALr99
ycgZMZAmsE2+hATPlO/44nfcZ1CEzDaTbIrLMRxr1WOb/RxzO3fO+jUMSooElzk/DhTl7yC9Nqdn
uCEJblpXKzGu+DCZyZnX2V5vxHS+SDtMuj1Hd+TdrBVxBAWlN9uYfUZoluEz2ImbKI9aUoRnjS5b
CvPkYY7cAodiaia+n1LzfR613y8SIeJc53SK2lu+tcs79/pa/T+AhS26mQhOG2NHijFd4cHKOStT
0/9EgTp+C2QuMMGfGfcoCifgGgNMmb/h3XCuadEedr/fIMQsvhEdPHIBFuUFzNMxrt/IDpi5hWZD
Y/uzGHyoyxD73e/mlHKYvxTQtnsz3qEx/VwhrAYNzC9HSYN9fApmT0MgWa5UWq4PR4RK/p3NT+sf
AAz0MCGQyVPxa15ESZJ9ZIrwulHkyyD203HM6Jj9hy0F40K5/tqxtXHll0GMXSCL9BPSK0Cpx/I8
xE59bQO5TXSd8PDDrFAlyymXzOidRTUp8+Vh6Nnd93F3ZR4eiUxS0D3kYnXNrtlQqarTLQHcO9Qp
E5mki1mX0lm9zAGfJo7/3WYl+WHw5jbjuZcvPRqnt+EmU2nazKvKYD4eKqNKeTM+wmXvQfOi8nd5
ZpX34EaDfKYOSRgmoJ5Sn/4oFNDDEI2pnMAL2ynHCy7JicCF5ksGd/E7sYRUGjIEh87z2Lbuu0uK
U2Os0tPsJ1GbmIQ2Gv5MagDY0zbqU06NbcVaaVtPP2vxHsGwuwu2f7jgPSie4I8DQar1JdX8AlhK
fu6IyUo16wp+qPBtEBEbDWjrncXQFolKcZsYn8HToTZQV89lLCBRBveYX2LJSGlCGz0idBU4Ni6k
AYjcKNOmX6iNmekJAJ7WkGxYejSCrt4SUMAmFtxIr2wZ2vx6yaMN3nQk2NYCexE3JUSPPnp1dfJa
UYIqZYKmUSSw/7NNSBwFGgvAXCvngmMM5G/fQrR7A2aAg7fKuQAq9DZV8D4FllS46CvbtFl1oHrY
N1SNSa42flxWoQDqrvnmgS5AK742T/lnqtmJxALcxu4wsooF9ARcrCa+Q+rPkKjecciG6JpMF2tF
dQbTz4fMfkxpgTlQtIStm/wiAidONOZIk40PgFU/tGMx0BXRd08blRU/lxoZ9X2mBaDSi+hATLM5
HzCJMwJIn8IK+4jF8zuht5P0V+K+Tn6MlPPA6KvniCG08FChq9f1fP5Gqs4WtKM9YHJLLtGGMeIY
R6KxsPzS4TDzcj3i6pr5tlgNHQBaa0Zt2A75wx6PHrMgxgnA0tTAXqTUkZ5LO8Q33KpP6/dbF/D8
sthMcxzKXzuyCv/MtsqL1YAeg8ml0VOqD8nl8NvYcpsO+QTrfRjcQaj3PdHhfuXRutY2PyB7XNM8
ZQhSF85epr+XqLU2O+w4WHB/awMdczzXxbwdsP0BezRSMXG5g5LlM+34uDbsU2OXZ9mX8k1fjs0f
KgYj17gdd+BGOF3tC2EYsLW6RAuzZpdQBDhKk3F/xuCxqzW6/lJ8/7aMXx2KnxDs/6eq9jW4VYOF
J4V6sXcUTxXwhD36ce1fsKSNsNKI7/sNle2+KFWzO0D0e6NJykvQJWVwc7HsfSIXzl+8+HxmDHsR
tGwRJFp5VQfklOGT1x8yfboJSRMd6Mnxao3964vmF5clgxNML31ERwrucwYsR4N1zF4RuaOFLYdQ
NEUxOZ7uQLScSA5FuvtXyPl5CLMfnTLBkYc22R1eXXNXl1TNFfJqpDBpEYfH270mc2DkLt5killG
cws21WVLTUw/lPIeM0NphwsVgcBqzzGRghcdq8uf9wBc8hh2Ru+FO6/sz/n8NhqIqFwfROJFdDVQ
TekbJStbKmI8X/oXFWy3xTTK3RBGWdgBS4ApF0pr2SgqxyNdLHLwu7z/9NOYpEuLf98y10d5fIP5
D+lNI+fYjpA9lDtmXvhxK0Zz+flc1MMB1dKLXf/anvFFlhINlp/Zmn6AS/9jLgUVFI+qegnPvaiU
wZND0h4bzwLdpPirC+ov5oEdvV5QsF9A4om5OsO6KCIq19BnF3pZL0YomFPY7SE2MqRPClJ5Nc5D
JKZgn819rFjQxe0Hcm7cvZxDno2l514jKY2kngvCqY351+CVPZFcmM/Lw1kJ1cuiAfmxhrctprMb
VpqAsxmnvQ1Dk4L6wq5BPEFmc/kwiJHLcqYNjCW3tDERm1EQUX48XNQjqZ9QSbLpf4K8pMYIjx9W
36OIz/Cp0bPTKzLJfAiMFKyFTILaK0ygQlttkANHxNThzWGYD2U69zXpSWpoI8orueaXoRPzHyGt
lMJ2dxL9raZiaaR3BxNTfIyQeQXbo752dQiJN02eDgQPYeQQxjI3nfkwryuDo8sFW0BhNft9/Id1
bcQEDKbBF5jXHAJ1rTz6tS+uVc9bV7+LNQjfuyqMb0xIBuVomEQU6MOdqgFW/UZReS9OM/f1bidz
mkAlpwmqGjVII5stlrYnWK7SY3EB++4Ic+rCJxb59LuyhkXqunf3psu6CYcNuudgyEtk/rJZ4pwY
N5kSgDC262aIfW6jX96GGKryI66ZmH+CUhWQDv2QpMKxQ/0x535b+KXqPMcXKo4ZoNMvoGXQqDEb
5cpD2p985A0vsRBtsyekqlWilsC0N5N56oC+sWWSesacZKDHwTSw4gd1YS8S8bXlP12Sv6CaPg8H
VNMiwEa2+wbMzVtaqbBihWXkXxcff7Go/AWxy4DodoiyMmNxsfdTs116EzEpc//9/AEzz50V/bUf
AHV3J3lcieND7w3EGdPCrbQtMibFyl9Zm1W9YCQ3krZd7dMkqPPWGor5XxwwLsVCu/xbl9j948Ii
NsbFHqXEmm1GGaz05Q8E+yvXADLKAwKnh3btyTmaeu0Ng5q51bcvtmu4YuWrzneucEECWo0KLlWY
dtwm0ghA7LfquSw5IEoyrDlqpd3RWZuX/+LUpMdi3B+E0/lEfwp1VyLASEFQLK3vnvy70cYNwIVj
MF7qN9zTrqbCTc9UZqHZxJuWZ2t16OSzTOz/eFFuBub5p0P1y63Jo4lN1OWJOD7tgj697WOWrSuW
UASs+Fx01/SseB71oEPyh50eDyQo3yJxxg2Fk42e0yS2SMdmOl3K7J9ZHDW8Glntt6lC2ppAWn6a
DXcwFWroKCRPHfgTia4Q1+ZyRZjV33dtfQyU58S3m1fMuY3m8vnmK22koGv2VAX/8YPtgMfwjF8w
p3DipfJ9FsOKCwzcxWReRs+N/F8bk/gl6Gr4FEwJiK4raXD6fWdbWE7Un3cIYLzoT3c3ub9toDkD
qgu1XG5ZdclpdBTaVPT+U/WNl87jmztcjLJfBXA9Uta1CgCpEsLJzqI3kvSP6ZV6D8usNLyLa2az
jvBFt0ioJla5JkgAcnxzL0ycf3ea6+7mHf6PellHNt4B0oQW+i/T3p0VKRAVfCUNfnIsJuYaEOIW
iqnavq4bMlDNTsT32GnKL2qsaiA6KvDuWsJDtnsSdvCjew04F+Uar73KwaITYEij8o+8tMKquW9K
TVAO4724Jmvc99jdDpebUMYGoCi8oT57DL21M6gl/cAaFnzZOB+y6hADWVY+1fcnyD69n7w5tZwO
GvJr0n4wETMesKfetIT2bkoEfnQsQ8Sv75L+Osf0AyVl1B+lO2gU+HM9kJJO1RReosnMYfvHVvJt
qfgjk2ueCyTQpMmHFSD/vceBKpzkUO1Fl9CI0zhCPH1vDxSroaUwZCOATGAeqacdUWNl+8wUv2oB
nD00YH0L/WilitgskQvDLE9cVZYRr1W1quMpC7fj58FuIWOYEZPBnnY/aXh0WG/LuSkSM57nVgI9
ljckDAc6/q+jooGassl7eKQmRETwMb9a8ZFLfB6044ghRF/bHQZJ+GQbSADgsu7bmTrkokaoMuUa
L9R+VFB/TD+2KPegkEzXkyze20EBAEP+jfDWn0TYPvtv9gs3RFCenNDQYqSaZ0GIBuJa40te5wk9
MZQGXUvBpqxQAIUn1Zw2G9DXCOgFqh/gUWPo5ufFm+NElT49DJzdEINfJz76DKXAxxLqEjvd8O6L
AKmHy83XqbBARS+ddlLo1c5NyT+4lp5JSQYgHhmgO42QteN7r44ZzjZYXvXm0ajm6/7TEuHZdP3A
ket1D2H+TTQNiSckJyFdCQOt7k0g0lPky04bZPipZCPLFh5m3gG8/PNND80hPdHGlVPEzT43XoW+
NXj5JQvHnDR6+XklidjRCSP57x3O2PRftq9Dil1whZd7xdxcfFufKv0lsAykZJlj/jwlzYSlUR86
i6Ab2j9ifzRqct+6SfW4OlrP+RkkDm0gakrsI1Ixi0eiJg41UY45VQ7beyGiHx0CT41TEN/bwKOS
BOKlCPfPFoCGbHX0L3NORoCGc/6sTN70IF7TrZLalbU3YpiOAuUQw80XtoSdb+9Cqeu06VRdlJhj
n/LAcKRk3s/AFErI1EX3cmW91rxTv5UbxrYsPq8o3Xz7MTTKJdnDFqHX9nUGFfRwcz4zgZyy6hfZ
HuMs6UwhJpVF1co1lV5RquQzDbXxnfAkdIyqJqvKvakelgghjeMsekfoAm9n9AVIVap1+zPdv98T
AQ43CtwfZvntwQFmyT4WPgWmcmt+Y2GlUc12dl4U41oEBLyTjxn8TbD2XJvxjyZ5kMs5QLThcNMi
f+nO7Stl+61aqXDZ36Ttf7opCEYPDZPaMFCaeWex7jCwsYTASHVhS5ohOQ4rxnuw8o8bun+d+fdw
JTWm7jO7FcDgGcz5sHYub/tMVTfL0E3pkRgr9Jq6WVXflEuTYmSQx0+Gq7u2If5H+X2gMHoXm1dN
Lt24yrrlSYEbRGQ3oEW5Xy2xOuFTSXr4LCOgKfbidEa6Dqx53AzlXVMyoWz9XE3aPV0rvMtNOY1p
/fnMgxMWLI2hRh7F5pdi1yZNjAqhi9gUtCjn05Bhz6eQvo3gvwxjDcnfWfzidc/FGN6dm5gX6ao9
MU+cmnaK0Pf4mMgGQ1+V92VD5GM1y2Wrvpt4IS1SHtBxBeCzfOsPZZ3qb4Jiedhr4Vy5cWbv2uog
0qraCgRqkxqPOyY/P7uI8jPne7XguzBx3Ih7RaOP25+l93gHHQUxQcyB0y4WwvFAHAi/mcIDU2nJ
3PlOgGl7BrzYjpABbUmCyR5Nsp4xis1BHctdcHwkA2HoFyf49LJyrCC3id8tvpjxTwF2gLtgG52a
hPdz5vGuy/fnFeJWUnc+rW+lpWNm1cscYSKUlWHEQauKAXj8L1TGZnOW4THeKqqEMXOkz5TqH+jE
8usQPWj0Mc7Gkh+3LzfN1z/rhRneSxU2xgKlV9AzVl+jHFKXlxF1DVFON2kkiNKoQ2L5mgJbjMRA
fCo2+N6Y6vf5/lKthHT3h8HumDe4OiSWUbJiC/rseis9VaTsXSAvaRlgKhuIAVSfp2pBBj9cjfgE
3E2jFmtSwpIKwpP5HitI45zw8sD5HTT9RdMBWf7qZBKJhyoWxZi5Oqte4OOsBTXbb6IpLhKJje6D
VinQkKwFM8SYDxKo2HY/SY/58RDVcfIDkyzosm4ad+hrfHoNsRZVKdLz9yauSiUYR8aY63rBGY/u
KHNhHoQ656L/cj67098WuiH/1EDayvoHRZTzoYZlerRjWaWCmmekG3cb0A2i6y6lFBZ8evgMS/3w
nOPUfMJNtjSJ8rGUR35V0Ikd61h6FO4ABA3aRbsTy/uvZtUaPKfZB6LGpIzMtRfl6Ehw+Kce53z/
4LfbRO98T26mirg2SPw4NfwbPQQlYwSplvmDH3eH9Bqj0KBKv3gwRlw/wGpq8FJjbFelVybfCUOq
EqzMPLBRr0vHQZW7HNVTcTXCVJgSa5XBT8BMbkGPepwTgx5d4LnpRfepZg7O/KOI9oa0KbgXcjnz
w7ajkX7QriVPJ5reKmolkdxMD2ISrRMsj7sSoYuhUyHC+q5vqBwwSQdOkmupUX0nTww2QX1N4jN8
z5JSUld/YTdPTRlD6DhMqwBzc3CKkJKZtKdIlOD1bMycKMiGFyu+Sshsb2HXvErpW2e5syddYBgf
AhQd3lTe2F/HBbMqeuCYWxOCG2xednchhinEZYIfhLyu1SoqCUkjjat97kYf06SfMwLorbUHVeZh
8UfJ7jnfgiTSuvzyX0HJ7u6RrEFHoo4JxQ8cNvmmkU8noXVKFj2djdg50UbGXxptiBcVoqqoIimu
nuq8EooAkMk1hxpcs8qX5f4i8b3i6FShb7Hiz7FctsZLeBz7aMGnyKjWSxMbDwZvgNiWrGTYN0RL
+pqwDpE/2R/1psuVl4uMCDLXWxyAh+6PJITJ2YqulxWINVP59mlOeQ/HwVTSZO8K98bYHK2DvYZE
yaKq+82VHHjoWZDqVFlkoYf2VfH5piUBs03UyyE5QXuFIlZYWThUDImKvBTediqEOXt+Ql1kTuRo
y/QJChQ+sY1n4rXSc38tdd8i5lfwL9XeTB/cM22fGdiY6D6lWknqbG+2T4IAfLVUHeS+lj2qWti7
UpbT9BYbsANVuVFb7ZjOo5DtLxk7PUzqMu483WbS6+HEwMijn/UQeBz63VSGHAOiyhkyage2I1qA
4hAG7CGzN+jFMZmKTlU7sLW2HHpwRlgR1prIrYoBGHQT2DsjkOn/t+JsNLy+NRiCR240c91xrWh3
NeUTh6e0iPdzC/bKEUuB80t3rX7zjvMJnb1KTykgWKE0e7o5xbCScQedmVqL76skgJ0USw0xb2Pn
6MSBSfDWyWYDflzl6+z/zGPk5Xl6PfMIaPmfr46IWdXmwt5INMJyXl1kpOksPJiq2S2Xi8DkHGir
ceIFCvGTSpGF4hKfNU8JfpM+cnj6NFPc6Fghxrf8qGOfYcv+pQgVw0aVQBI6ji8Ngic+q5k+4gmm
98ehpYM37uxFvUMS6rCcRnpmbJKIUepxbcL9eWjZVaYv3OIh8CvjQJCUNvhU1KrFYje1qC0HMk8k
+XZpwAiEi3UuSv2SFfUaX2gLDo/rxgwgBQMk3VHjfILsyaF9Z0+w4sIEp2/QMqNAs1aeyl/ypVL+
yyWoj+XcpmE6bG0cJhgjYybsYmAmNXR4/sXguJxcmKxhjRGJc7GDyQ7uf0KBweGiU8/gqdLFlsA/
mCo4K8rcWtFN1pqI51K4CJd//Ap3A14VBqowH+mIG2UAVX7cacbPOE0OU0Dr3PLRuPTtZVGFuue1
2Q4hjhRsrkLpFhI0Rn5bRltGbDmrwbqPKmyluT7ybYYrA+G0aTX8UhfVAFcPSP4G932dUVQ3CS2r
Qvo98xfz2Darwcr0ekO/fPq7KwWeFZ7wNk84YFgZt4hLyhM5N3PIv6eCuP8xmJBjgREqEaXb+CmL
TB+q1ioqvKeM6q4xOY3sIit30fO8wqajKtuPDRGAN9JUNcL68UFeKDQurVbi9o/AcgRy+8Do4UI1
hikpvONvvm8xM3iXLtCfoviuLv40rCCLlu9AWY2J6HY/3YuQqruYb60znEWGGn0PrcsfrDNMbIyy
HKeA6JDZBIYs7UJ56KiauRhwkWtf/5P/DdKgMntMiMFXX4fatKJUaytD1ZrkLWbYouAF9SuY3OWw
fMJi1F5BCLzANcm5Sl7d4Yyu9amN4VngFSr+XgdJjR/p6T86YkwUm7yk6F7+BDn5v/Z51mzhuepK
YwQlXNdmK+7BUIrceMGKq5YmUF23Nt0ZpmPMwrSWymE4pCXYEBFEdocvx8vKxpffO4GEGluRstFm
7UTo+1K46bCP70Wb+WDbt5goT3pbjzy71mmFfwCM26+aADXjNU+bDpqsHi2SJIgEMSWsrN/9xsi5
G1rh1/vK5ANCpMMQ3gIHx7f2g0ggJJcBgwZcahC/lTg4kVJKgrK+L8OzWkLdTmOjAYBp5HVwIuus
yfJNgAoUG111dqtzayndp0qKAwDPCTkH2BaYMYkPAn0uAg/Sfq+9nHA+fgAQ6dxKH50YCvQzbxna
5mHzsPf1+YQYUhZoOFdpgNUwlyW2s4neEGD4Y3HT50ljS0w+TKe9NLJEDffNiO66Bwh0Uy8glQMH
vKbGuBZs2S+0dCwW9Q9DGybyOPa2FI74zU3nkgjYmwV7rH8zHVqyyKmfZSVTdFAacXRGi1fzEj0j
pjOxXVFPdSZkrFSNmSIDTm2Wzl7/ufYgp/NEjDIky/t5gy+rNImGjJsuS3hCB86eQxqQfKyS7weX
ars4FI3uJuvjnSN9xgQqOdJFDk7NbeCqzEbRhJ/124LsV0Nu9bM/Omyl4bFT46VsZBqaGNtbeOQx
QQfZGspU/uJORQw7u8DmMo2C4O2NANAr0BpPvnJf0MZPlMvwqXzNqraq7XzSP7eYLlk0eHAgu19V
2CwkXnNME57MOT3Lw3PQ+EdLQcXESygVVf0UzpIiMTumtfoK0O4Z7Fuiqki9VW3IZ5URPr/C4r93
MXdjumebea0wM3hA8nqUNjT7lj5PRGwAijXm+qQsdeNRduP9sZeEY/1PdvFssfIUIji941yKEwPM
/b+IOksW9V905XGu1bwCuIPN2lvC4FRp23qSVVL0kRUJHxWyWcrszezwQoN7ETKgj1w5tCURWfvC
J0gq1Xv23rOrQ78O+IkiN0RNYP2u+Zlx1BPIQ+RIPl/J03/LtIRNa3A883sfNQu9MPAiN15bN4aB
g/I6AwAXWA8lwhbs0v4hdT5HyFGAnfVq5K8vGR5nlGeyIz/q4le+IwLHxVuLVbKFitOJG+ybnGlv
7NQfHLxyqE3HoRu+NZZT2mTxbmcaycpLQAJrnpkNQwtIfEXZdH2BgbDikcr1Hv+KURonzw6cP0P0
UVgz+w9ueZWXIqOS/oiCfLMse/aEDocV/a6wXQ682zT68tfyf/VPj+iw8rnc8MKxHxaPWMrhL1mt
lzyEuKg3aVcPHTS7SzSGYg434LqRDzh+A4+L2WFBZIvDPlL0KxtI0VHnuN+PEB8miLZJrZW3meIu
pOvMQBI065+g1zA/2PERj4Fmju+eTt8rI20Ozn3oBOBxrTPIgyFXx6C3CZodFjZHJeb864+Eee5A
8YSB8Fo20aPBoXkdOUCKzJBqdv3+j+hY/Yap0kvIvLq4SPd0tW3yqah9v9HR2byoXc7Mj+Y6ElWb
RqE1dfI7Hs8PwKf9RZgtAM3UESvtBpIrHCXkyZJgei6rzyzjLak8VeqFJxZnybOawyjWuoV01UM7
ZYzpb35TNctwyh0oWU99I5dRX9aojYN4Qm1CUx7v9jesDbftHMF0Az3uH4aIgy9Uu0usqkKk0GPz
w2y1S4nDr1iNtANQsIEIkLa1vjSxndd8UOW3lIAbwjVsLf+MbixNnGfiey3S98mm7xV4A0Z7riMo
W5lWU4AFM1i2sJScYSByl6e+KuFWhmQNjF9mXowvQvvojYXUIb/YbgOQIq3tdh12wRMK6qrGEnEa
56RX+xs0x+KMjM46mXw0voivQ+hu8InnHhcWp0kRR3fYqPNkfYFcIhfQMwr36Ug5+Krj8odsj4sF
lXZNTgBpwX4VrnAp7afpE80ZjQOZi+6Cp4VUqlHslNJV/Bs5EiFCLCZImAUPd2MamgRvcGKEYq+u
3dBC4EIrKtbJZnPYjG1yVu1QEPg8KnEp+/2ZDw5ScEsqVXlBUw/xNDbcZKnIbs7/DansWDuxDvwN
5MjN+8n0i3yEwJXt088gqMvBxnMq+6Ra+cqyf+6NqLtrqU/zqI2oJ7/tLfq7Jz5TAs479Iu3sqp5
Vq7/iFu0Jh76fkk9vzkibJ3MRXdRY6PqsegYCeaQxsuoDece/eXhidg+Ksb6i+ua5SWTwdCLHvKE
Nl2p2dBs3jCOeoAlAm2/HdLwB/m32XCr/E7ftPU6H88UM8m8ljS8zVua/LsHqVTnhrg1EgLQmude
yhOnQkGWsV8L6qIVOI06q5uSiaUw/ZBL1hLC25T1TCUaJo2YZAQ0urwqPZwfTcgWshJDpL/US4GE
isrYqzsFXhDLr2J/ScEasJBIYCMsTQsRKlwteM8XYyJjyJ2SiS7onFZP+BOKhcF+PU9FdJx2/ToY
DRYKlcSdUoTcsBFuuAXeZZIfizZ3+Sh+5l0pn1F21AGVEoXhEctgscHmwaX+DjgvVHvW883vD8LE
kwniHZmXEDujoSiD+nk7PI78+L473nP7JAqQ3Ve7682i9vg5TUsi/zP3eFoiGlj+toUbGCKXrNHK
ye2PjCBmUtZlncVJmJKSfpbXIgUQIbuneQo1efEhEOwVv/74L7mqHsBka377iKDvayVNPZ12RoML
5OwBua/Crmd/Iu4vh9CpiwOl7H7xkWjiCXWdl7JKcfk1yszVfwcfj9o92jn73/NGXcOiAaHvuuuX
7o3AvKiQLtGb7XevgeACKD+1pmO/IO3jK1RcUJGniA/AUoyhUhwwtRDvWNK4mylgSjj6/1GY+Z5w
Qg/S5UIQbhzYbxywtIZRKDFFtUSacKl9LffIsmvRX0bmldYHrY8rFtjcfYJ0I3ZMNyCfFSkqk+0E
gaMBsDnFivCjORZFOLlKG1gUV2nBvbW7IdbGJgGSEBtjj8qESU9mlstBUffgGY6fJs0LDb8CnMPz
UXe+yit91UCdjJf29UiPxLBp7O58E92eNgxz7fZ193fl0YcmP52kcUF5p9jZb7XIpke8fKPxllZF
+ilmm8y7qkNLS4a/dNLHwgTXUYSWRyWHyCvKterY/8GPy58kVO9HuitClzLfrqH5HS8WWt73QLXh
tKeot9k+7zpq1YQKp4mR8loFIIPwH6UyELNTA7lpH06nfMs8+hj/reSlnXiJ2F1Mjzt7h1HPKi2N
Yj7ZZtvaJM3mE5i6ljeDADsXWPM4uIiEK3b+jGs4nWuSIzcodekVIu/0r6K0RKYEvs/99Nmt0GUx
s7Kfu1aFKxxvZtnDJNWryQwIPzSx42eR1x67SDCcSf9mhlcM675YvCcpud6lFVKU2aaAO9PAwdYu
qN8bvSAuu8u1kfLKMD4/pt+QyoV6EciU0ktghtvJEcssZE48gOrAbs7mvywBcQBqCejj6/4LIPsW
rla1WGSSc1tPbwST/HFpJ5wa/Z9JzvYjfa+/NlmpI9jfWhRLu6ECHgyx9VsgBl2Pi4q5RQcNhE6S
oSd2LzkfXUhNpgrsLDrgCNp7IHgd9/0oZfSkTSf4TD7Aywt3877lJi965BU8yudYvrZ56znye9UI
2ab10w79Lu+iwxhyI9X5u5yA9naoVlh2ZvXVRPRm+YMmfV3H4tanYurpgSG2SmLq7fHp2f5V5J6I
OVjmfrbDFHofnZJ+yuAc+2JESlVrx9p/mGnff6UQ/rnLV7LtW14B9kWJpfuusOpgoUPKD5xVUwHz
RG1k8/zoCpOr42M/T/DSebIhiTnwkl9mbsiCbLjRJBeSFD8b04R7zp/ZRgC6cJa/k8aMDqARx8E+
ex+UGNlXbJygAb1Z6k7Dx5yg9+YEPgEK1Y81hfOVTCrVHQ1l251AyWqrzPv/5ej0ou/ENa24AXHv
/Ii9AVrZ/CLM7HxWJQ/wq3h4kQ8JpFZtcN0NQ8V2nL/4ww9c8FXkcSU0Ngq1MRyoMmXMKl48y9jD
l97/+qViOrziesl7i/6tI8kkRt0w4WZQd35SW8MDnjsjNH8LgnG62Bn4EJKyj/UflRyF952c4pVn
pCGV2j5kp76J+hwJhiJ02//b3k8zZWPUVJp/B5gA5ZzJk36/tViSH8MzXdgbMFIA1xQiWGSBLBkj
6YkWIXpr3be8NDfwhYzs7zsrULwvHc9lVEB4R/KOfB943W6yi9GM1SXm2KDTU/moG5a066qsS/DY
ejMzWdDdHwB7WDU8wQ66u6ixwQvXqmf9iRXl6gmDcTCKgLIgB+VRZoteZMY2T8Wvzdm7NUGAxwjp
1cFT7pOo633+UlEW4GZiVjwykAFgkXkrxv5s0jWBWdq3shSFstuZ7PVnP/qUgOQAh+okqu78kw/Y
3YCFtlc1O8CD1pStKvJFY7J66nqA7v/0Za7+bQU19T29XWEh5KtLhxAbLlrdX+XjDqEp8ML7fjO/
KJJTQmH8NstncOzvibKLYF5raCemvz0gbbFDAMJhLvNF1kLDHDnhWPLwH4WziSzhnaZvqM45I8Sg
FPuTRe1+onRhODHiSjjXNFDULVBAMGzd6SRNNz5tcH7DGVovCXuRhu9PnHgBZxQG9t72zsm9DSVu
MfFjeTqaD3koPtSPtTybl7x2yDnJe1BPnDkgNm03nLylpI24SRlawHRwhHi3ItPM0xGEZF0u7n0X
IxrMK6k6psH+bTxM11F7k/yYdiMBBR7OXyZ6qxVe/uGiJCHhiMyy16XCFWSswdOZC9hGxe2M4aGY
kC7ukt6M9MfolcI7i+MxivpJixTtS3C5ZJRdE3pWb00Q+/2dtFwFOq/ZO9kfsXW7kawlkRwergBZ
bI+GvxfIctlL1NF/OLR1VRYhNFWVa/kFInzKWbG0mZkBX/xcV+7W6zwDV7Hi7jJZk5niZE4LTb+0
R/zDaC15lcWRsRrcVAAi0NqDyH73eIROKktJzAwIfaKoubDMB1GXN110iwLHWJhL5t+iHiaYrcGP
K+tNOGcWtgETGDOiw/wrqJYMmi5zt2iVbQ6nuUvE1++x/3kYxbf3XSUHGotV3phx/TJd1hqiMUBw
r+QxtNiw640XgwOilWMm+CKaBmNvlVYRk3rud7SD+73GUKdbK/y7x687G1Ga1HAyuxSuMwNUiyZU
4rDH0+YSIi6d83CZwDf6gU4wfegRH9fyT+BKuBHJfCyghM/wuJcfthhaRx1UUQT9KUmz1lwEeuhu
Mg9Th2q6UYMfuGypp+4alqaYfmrVn1FjVeLDEXaAgC0vVoT25TAxtNox9vDDKYS9NxshzyrdJQY/
HDtH3KorQkkiLWsS3WD5Sj/TbH7y37QnZGB+sMRX5nCO4XNMG4LSjX0Yu5Kf48s6Gl52s7nvylxG
SL/Uq3LskSBOpN8koXjh3le0ODqFbqFg/vwzytkpy8i6xLwDYyUU4FpazobwBRdoe0PoCXQdfKBj
mQw9Rehr2TxYnpKJza7b6BxwI//uJI/7rg0N7udSoVG8TfXIAw3/8ySjyzqGzjki9X9bnTWg4Xw4
nvzvv3QzZ9AnX/pOYJb+g/Sg03GQU+YeEXEnMo9fjOmzj0dRm4uVJdiTt6A6mOOX9Geu4r/yovOO
8xjRfOJj8NUOJb3xqqUe3Vscs+fHep1HGHqRn4R+wfLZsX7T4GRL+Mdhvt5ayae5znsEIbH27uY6
hrUGHboIBUM3LwVkHD5abFN8Z1knIGfkYzco2M1vhrsBfdEW2EHe3eRt8KYddUXZeQD884z722U9
jDMcbzdkf3koeuHzt9RUxIE3cUkrAC0KeyqRkz7jHIWUvmXgfc8ZAc/qpL8A+0VEDB2Ph9DJQ5Nk
5C0WX6GRNZrwOCr8pa/VAxC5wvftFWA1XBxN25RAu1NF1L9iQ/dKBptu72oCHqYGAWO+RyzzMnnM
4F46Mm7NlBm9N1xyVYiJUR+ebG0wU7+vGZFX5n3jEwKcpIAeRLM1NjSmXhCpTJHR6kpGDwMPNzoi
JMYDTNPK70DvFw6UwePNK0CyugMsKy05tK8eShs15SlcR+INI5prHjvcwINMjiDtzfhWNNZZBCy3
eFkpFM9guGdMEGliDKZJZBrGrnxatPOxglH25y+RnY05F1P/6XrbkeMi4vGtPbc1v9dgkSa9TQ6Y
Gzk+gLD9uiQGufIpfj6JDkrbpbgMPx3qmDOmD8NXelThbLTkDhivxOLarjICp+mva/PxF5LvtmmR
BGsDrrgBuY6gaypRFjRkmBGSWb7cxrbkghv9/16/zA1jwwbYQm3esElLytDalemI5dI1203r/wR9
tiBaLwvu7vBIzwtmPQ0jf8NadKnQf9AXcO6vbeafgKHsJX6Cw9zAbYQ+2EN7OWe5s8jZaJt5eYBB
kR3mVQpj4flnz7RP/B+wwdlMXRk74C+29nTHlMhWNzKve2FwKIcusQxZxS1C7y6RKw4vOqG2l/rx
7xgf9wvR/LI+OWj/qzTtqvkrO1y+Yl2ifDHqUOVoei2ZvtPRNV+7fmRZceAPG3/f9URUO4JRkL4x
nxLStdL3mg18cRFYy8mipwDbWNbulj19JINaPBxftA1Pz/2ZzyTp/dEl8WVBtFBqN60hEl/wdbRQ
ZBkhMb71fLtA8V0t2QBgNQN+9YXeu1jjSYYIJDcAQHuf3tl4P8hVw3fxDp/VfzPqRLuOWcHj4iKg
/rRYMyjSJpB/dr47gOuYKbjJjxP7zgfp6P9lMyN3QbNjMdnKnpSyASHIlTBVd45VJM7zA1wT4lVJ
fogr064O+a7HbHX1DxKYStw0i9w6VENOja70O3xZDSwdxIQcdLF//9ByM7jB/XGY3xEkid/a4LUY
mRmC5Hyo/H9RxVzBRbIxXanAtTHx844fYJyCnFbYu+bGL2pOX0AlouW8EEPwftwTHU4I+5qk0b7/
zvdb37bTketDrTqeolCwNAp8FMaYKbI2PwOkYFIF7nH8LsxhxWi2QXRUcgZeyaFKzZHlRFH8mD8f
ok4hGxtnsNy/nkXfQ2VIqCqV5AytlItybP0cV8ao80exiCPX93iaSbOj9r/l/kJ+V0qs3HbvWjEP
IxA7McnwBxGYf3PnP4eMYXyPPaR1XbhacLOrRJNxoeZ4QK1PUxii4F1ZmEETO7uWptrhZB+h8+qO
GKk8EQGBhXOhPQ9yzeSrjoWFSrfU44jbC7QSra1iAlvTKaiAFc39oApXsk7OmG2XllktdHuxIxhR
sheU6zFd1mKitSpv9AqcLLv4J2FaoXenvYzsfEyV03lUdiM9uSruv06J2Gsv5lcIhhfyW7J5ek6L
7E+UskpmqZDdcut5vFLLsalYmyAmzDYKwCKXucr2dYztdYiEqWIT8On/ADnmL/Vb1gSs1PbcXHlT
gB8eLmb46ZOPHu5XxnoFbigr1yMG+KKunPSA/YFrQWpQinlAN3amhYBVbiUfsrJH52KlLCGexKFE
BC75ZhrIIbm4DGB8CxmY8Paodb5CssmwYSrBiHiveP3z1YPQgDL0cSIgAfACkgJxYPVJY0Jo2VgO
6yuMdKHCqACPHL1+1rIFapsfGQMP7sYfEXKM7YtrTqCjy9Yyd2G5sFAVwhhI9TlDGWwVhOLXcFjG
7GqlKJ/bBiD612FSNk30NX661og+fDP0VrNtxdThkRxwHZw9v6MJIwKuRng9LrIFDoEk/gSwW+rt
G7nIv0fBodUl1G+jUw077foHv1RTZzhCt1rJYcGln9f+4CZHbQ1Wp54SvI2XCpjbPCSZg2l+zbwU
GegF0RZQcH+cVVATd6dYfJT1fxJn/E2k431JSeaY0aisv03Djc/HTKG7sh0lrkMYlnJ7Zoi927OB
YpA6MoQgQEEHhGlSKyXQ2YfFpYmuS5vK5TxnYlaIYGy7ef9uWY/lRrvVI4PZtWFmrmgt0tRSrJK3
zMobQSasBZ0l9NUgSjJdG1FLt73y8ioqG+8ryRqZnr4unKyDMB6RTD+b09Cw6HEq7aUai7lUKItG
HOafuujuzuS4EA4snOzEy3sGt0UO98srk89OMcIOllD59pM+Sv6Ud+lYDbA7PzP0qDZxkwK+58eU
q1iS39tYuApgmSbcJoAZjtClZJdtezHMoOVPqc2DORLr0Ib/2vn9v8QaGZvRpS77yJO7LXWWtYUz
J/s+x9NFLu9Xdh4suinyj9W/Ktk6YXMj4bsNv7aiXdAPX1ePwQk9wde11lZ6hDZwdzED769Hmxka
dSCDL40qYIAbCby+bC9rz5yfhknmUqG8oRKZLKLCCJjhA7KCIOOQJrIn5o31Q69uuy/mYEk+hVH5
difZibb9i5qkSdk7U35oa2y6xn6Aw6HQO9rZt+S9hSSfbNYwqJw6WMS6AalahQ0phI4RyUCWiScf
cLAjhS5HWFpotFJap6Yl30ShDpJ5hj1vt9VBGfsPOxAdSm24m7KUTClVZDw23K/av6f8hzUMRoSH
wKJsh++a0Dpp7pKmn+37TeC1NjViyxWlBOEkF0iM4W0bsCy3qB6S0E/S+4F0IWtdZWAgLxp31ccY
L6C1Fb2GNB7W6ufOptMnElry7f/q06IcRobmZhhep02aocclXXMj+a605lD5eoiZDq5AsRPaOdMk
hykQqdjLMw4NaiVHUnOUpbuBsRL7RoO/qnl+GWLgpZLUOdQ6EQif8VDmBpEbccptsAjPvAKt7UNj
udY8zrJyaoUp91bIhoty1qw1/BTWHox7Nu889Gcb90hoWBGye0ZjwqQV/3x9T7ow5Nd+DoRiMUN9
Q55MzAHOcX4YpaTjzv9o/LSidCmVQHO0jAccRhU/2FRqanUPCkjeeVijWqMpU9qy1fmw6OVs0LXt
YXB5S8JLGRst7xLxeLZQt2xEZ6X+owGL7owyoax8NShp1BCjn6cRPO7DaMj+bLgv/hbXIarn1Ham
fcrdId1H5vL7yA59h/Vbdc19rb3CSh5ZsvRIhWASkFM5/ztqDzeqevyDCLxBH7CbUf5FzIXn5Xhx
zPllV9v3AOVwD6R/tunJ3+L1I2Zc5R243TUDAScDOndQhWS/fNRph6CydoK6SJotxWeAOtocv2vd
G0aMMELyEaI7S1BpZnflXuwYWFpeDiwAH2LaEIFAEzYBa1T0kBN29c7frCEX53NH7n9TzgiaMaoU
EgaVZHG191OVe2pN2ayuyIAfQXCdoetu6f1eAixMEIRM43nX5VCoc7DbfB0TVrirpnHISNcZN3+9
na/U5sELc7VB9ZKEn0GwS4HUUf2+AWv6MxhNoPbqJI5FCDEo5RgAK5y8dSM57zsSXMfUROjqVwrs
veY+5ZbWPmyl/SXs2aZlrmtcWr++wRQvRSqQvdnzJDbaXoei8OZm3Txv3hbcEWgxWWuCdmzrK4EI
bcijUS/9b9jfgXs18EpFy1DGdJZ2JpIcnKg1jQJKq+gZ5fbWBmbkV0SgqPkzYkhiQEhbnjakksIj
ydGCzzUE6PD9+hxcwtmgxfWDILTSPyE3+wGFUvQQ94AB3adwNXUPMrNeWTMT6nD7rFEBy/c2Cwrp
qTWYh/CFOzp1zdPvtEAnPjL5idSM9qeUNPCIr6OpusFQntFC6Ta+yb3HdpA0ovozb/n4dKJ5vQcr
C3NUaJQtrcRrMn4trjGlk1yzRoAj/4oOJn0OQdVW09isROC5U7jQa0qKhtuMa3nWTc0DuidO609f
glXL5kzbNHuKkFjJdpMdP15v3jfUo76xPvfvd89xOJcSBlSMD0i5t0GX6LaBaH9qPxyeJE0plg/x
NaJNVEXXWF4V6jMkLU0w6ZnFLjnBSQ9GWpnI4RlHyBZ+XL7t2nUjjNmSpsbKih8k2MhC7SNSHDSp
6vSPSkwfyu0O15qKe4/KgjD5dIb1Qff+renWi2jLz5rJF1XG5mQJbiEG7NRLPe9RdqSLX7PmiuVF
KmYhJObZ0F5WfXy2txZ0SRskIoPx7qVc6sxpJZ+XYiVJJz01M9dZFkiX4+xmjgFXaCMjWew4kUU/
SriQdUnqA2SBjfCAxdMaZRoReXGRXrTdinjWOTnufN8Ge0HfTs6WGkcfO1rjNVcfwgEcjRkE/Yn4
MDOJRTbW2NPOgdOu1nHd7+sD+Bja5rVPOiWP8X3gLN80wu5srSPwRcy0LMez/jHOxmz7D3DcT8EQ
40zZcDMRaKt22h3mjjl71XSiMzASIkYzYE4de0vaKzXzOsN9DusM+xUSQ/CKsvmw5+ZIj+wKiHVN
I1ScfKT4mGj5y6OhVkdi5MDRJHPsOFvVKZIUwsr7m50xvIFDIl/QxIARUMfAu6duKvgKmsErilHe
nN2SdK6OT0OCY3rVD1m7+tuajCEOVvgJ+TBVDmN91i+Gv1amqwFX5UhI1SgRsuZtBWeKdJKkVXel
u8662o+1qYORes3xyJeqIIyR49JUmiJCj0HeW7OHW449yX1JV1ljQPsK5BerHY3MfDqaqwxdhJvJ
1e7nzkjOFpxAMCb1Hu9XVGIiLGA/uVcREk9jYV1hr42uc6nHE+W33aUM+CWG0SNFKtgCLmrP0Kfq
BXp2tkjWi31Rxos7h6uPYE56StLMKRXN+tIBFDkAVHKpXOQoEkjejKPXVuPnkhUbobYd4R1k0vEU
8uPGk56Ly72TeNw6vor+2ynv8YK2hKAofK7Al8KlYloSgX5hkvBr1JVFo7JADz+8FCdVHb8MCEvj
+iTYRi98fpML5Rv3pliT8Ye0VltC0Qcg5AM8/MIzjekJzAACoxwno06ZuXJ8t3RMdYox3RI1e4JA
8qz6uDWowmYtY19JU0FWl5hJBpaAWtuI9tuXxz8zXtpun2ZQq4rxKXpZP1ycZmCHhSPDbHhWVkYx
CV684ym323+P5LDRKmk8RknPjDOaC32Kjzdt/GqOhinHXA7id+iX0cSCYZinVSKTdxH926jIoiFz
xSLuJqM4h0pvQhAfcS82XS7O8hlTYNkDjy1ju5db6dXrS2huoNJyqITSIeDDPrfN0+tY++l46QDf
tYSs2poUgInNUcurLzykaGvdiFMyIDq9yXkevhUmnE725vVuadMrFKoUxijgVFkMmOZUVfdz/jIQ
y1VzWMHnnQ3uhgjvW9W1NpHzbuXGZhE3ra1YC6hmYn8dVqmCbJdp9JpI2trI+RUZk89InfY5tItu
AaLKr0Mv7JkPJDZvUmwBI313Dil0Do0P7tTShCIRpeb0/condt9jI21x6Ti2RMNTdoUq+Ha/KbWs
bOPi80/i5bQ23Lqn0vhyLs4g/vo/XeEjNGFZMgnZPGzp+euHbSEkbOCHQF3SnEAyXOrFrXzfNVm7
h3vz1azqoiLsZ7rBHuM3L1rm59nAc70ZnXEVoqCCIm95kNPBc6xvIreFBg630cRcoMnVOZFNk4Z/
Ygm5FgDZwQRxm5zdE8E9nsFu1JBamxmDAglWML2fjxlTsLMtiTl8yi/2eNvDw+ipWL61mcLxRxgB
pzFoACrAiSppOioOmdFtPEbDULAF34e0dJ2fyfUgcjLlixJ/+y3u1HPYS0Yuh5o4i/+l4ATiAyf6
Pn5ijvEilW1KDwAf4RrmN9doUIorUv3+ChN5r9EZC5Rn2R43dslKr3JLH85MiDeI9VXRMxSuVgla
RVFspGFX63ncoP31+jL/XsdWwcS4TX0Snu+wyFC++R5yxJ3wC+1DLLBD3f2Sul2GEuOHg3zRL3F8
PVFi5KutmKAZDNmUEiZYZ2/pc+lAnzGbOqOUcZl+WLi1Kz8gRAiqpxXJBm33E3qLwgMjDDlbyCtu
Yy10dGdSTrhMHrTD7IkHlwtWZqfR9Z4zFdBWCx95YCTbX888PkdEmKy7i1GkHVEGoTq3ui52AW9A
+rxIdXB0cx2JxS1IcAw+UP2qKcdLeIVu8hk6gE6F9B1a+LSRWdz9pafimlnnYL1X3cdTHx/WBsG/
Q0scEgAdyEnwSS+hSBibQ6T1l45e2vpR81DHzGYpvlMhS0HOPEdhDgsUrKgJO4mWmjkirNo1APBG
k7i+r0e/XZErwRBT8WOGYldMwbeVV/xeeNXud52AGvfFcmz6dF2SDHmKKSdT3rgxfXCLaX2svFyn
w4x8UTv3bjbzeAeoWhAUSeGJPagn4mJsKZ1BTmdX/wVjVOFBZ1GVKyeNFzMMhhXmFegJut2v1yix
QUKqxlE9quy/+mpZHp7QauxLKbbtiHzgEO1R6EzCklY2f/4RdzKO8rrkVVnnSvO8bYEHErFcpyxg
0onZowoPB7ug6tqL/lqrVakWDD46rzQHav33h6k++bzK8Ekfdpnn0nTBA7Dh+K8/9xCZAOug7gAK
ajxhiktNNkErj3aLWRqGTpQ8AzYMYy1xl3qZlFNEouunLyLVitEysF78JIeulFfz+xL6MYWTVHq/
0Zpi/UL535qsL6UGAU9ilPe+8UlZ/u4SLp397YoI4fAYIe61JnBqHC/AsWg4Lcp+Zz20iOKz+a9z
/jQG3er161HKoN3r7D1Bd9JKCMRwVzpUzJQmPHap6ozpb/X2MwXa2OUcW5NyhzhdYU11/4cJg2ce
RsJzjLJKfMLLrBimb8Cgl02wcWBQj7oWtzDb/IyV4V5ZxiQiFY/9EoUUp7x4UXYC6mSEhhzn5O0v
thDmBbkiq8zR8omIn1fM8EsizFnA5G7MxcyBPM948sDK0Jojerrn4l1sD6yL5Yn03ME3COQd81DP
0CVkD2cVclh4csHstJ0W1d+up0sNCCzih5ofYCzi+8g6KZJEFlbpSmwAyc/N/KitbI1DRsh4/OYT
BKgLwS8cz3u/atAL3IT0rPjq0hhJPA3IFWriODx2V2uNr9gebmsKCLOpVTMwflZfQtl3xuTNIrka
XpmTW4Cz7vBxkP7QAivAwdDzu3jIIxoZ0aAmBjadsPJJjCro5T6XEPDjVfAMYqZJ1UxCaTwN2waF
kZSW0BCwpjgXAUe4s2tRc1meFzoaoiydoibBnCIr1huyLU0cZ6hJz+dyP9QbSe3y4Fmaic9yYkcB
aiFQYvHphcG7ESkA5v5goZuyDhnAeogjz+e7GK+2bJZuY9opyDE26hFsLCrcqJs8MszPSbwlkFjm
9maUi5FmmmnRDETk93tlawUqNH5pcEfmpjXk57tTxxS23PE7b7YbA12qyR0A8twraFGXUFTi1QZ/
3Duub075V5OeSCWRsRXxHxrDOWopY5gh0K4as+cEqh0lqk+9KQWPCWiO2jCDD0+s9w2tadLLy+cF
IgTox/rKstfXLL9SGUhX6rFyNO3mv3/rwMhXvrcwG7yFHDgKAok1TwgFNLYxaYTPYUe96FuPjJ0P
FxmUQX5cz9pWDuPWMJ1benA+9sQGm631nj3TwWakHGFh/bhYGIWjf2y6je1bD4CvNWUZIs5fpeD2
BJXSZ7IaxQTZje3jVK3D3LESo2GqC6N8pDPYPyvkt2s85QJmQF6OF22v+qIHzDM6N3bVU7zPkUb9
YMqc3JvlxK5x/L/VveIP6N0oRVmjZysNywD5SqvVjISh+HqKrvzTJ4iPODmUo45Dyzh0D4xTebDx
bISmxXOzlAr7/9swV/KFd4eP1AzsSENPNBgDZf5uyNl4sSQQYwp5BZtg0kxXy5Wn7kqAkBLj5Xs0
ru8o0Vzj0FPrVGV22PSpcYERNjQH5zUq16KFqYQJwDHVJ4vJoxn0NCTrKXemUgLFIwj2CzraYLnF
ZbP1KgfPJYHsne/T2oa1WTHro0iLEGDKheQN1CW66KedO+P5dfjGlAUupvGv911nvckph38IUyN/
b96t2Sd6CWYsPz+11t6GPeYboOfXN/h5Q4cOktHOxFQU/hygUoSnlJ9RNjRmV1TKsc+A8e74M+ja
h5LaxfYrqqv5UObB6KibVloHcrP3Cy19uWnXvEi9NPoeQY32dluszXX1hGMJlFpEgbWrCZmfE3VR
JPZH4VI1YCOaPZomZfwK8jWrXUwaLmVuirnMZXrNP3R0WgMH3in9anq61z5ZlunJ3/Aof4HFYD/g
c+pMHk55e3YDEDF4PITLZ4gI8GWIWgQuSNRYK+tHC6PjuDMzTlJBgx5jaFgN1tXeMi6wi9cqJRJa
ZxwyAPT37jJGftwnB0mZSkfIPK5P4v6y9zZq9a81LxV7oDwZdXtMSIRtlbiKYPg3TdrhsAEGpWV0
LBjKM+AYYTd6QyaS3WBLJXh95w9UaRhe1hw+XVaPflrcpz+kOrVbDzQW0wSeE6rjGTKgasVUH1oW
szsuSX56F1ZMGY1cYRXjkwvQOnHWxRelb5VaGdPF+2eKhMWekqKFf1LhDio2yGgU4j8JRCTFokVW
YhN/VK+hXwcDNJZdQJy7xkgug/ElDfLepEMVreaGwZL6TwuBGXv8Q75KDs/iUQ0+dftr9IbDJcGl
gCYP3SeyuNCUd3b1Nn9BqBEA15b8YvWBSg2Fp7uQWphpzBqSPcSch+GfP9Yj7nggR/mtCI4tH8g9
9VSfcgpCXJ5LvYvjFRF6wbCwG6nCOTBpjRMFZEfRmsHTeE5XkzVR/J1/F4EP47JzNU7Oj2i2NL53
fksMJnPP72iPXEejkV3N2s+NbDrhEfc8RAgjM2XZfIIgrXFD9fjQN5B9PEFQ9J6XGZK2QLlElORN
I8vjPslOvViV3hRk4BGqddcM1WnPOI/n3VQALPI0dkMYIc2jgZ1mRd1xdvwQPyiC5w2wpES031on
LgoNDrmuqmgaZhPSsc52T9e4H/N5mffA6s3by+ApC+dD2W+KMwzzE1hFOthBBG9DEkf6wku19fx7
s+DTjwCyd75DpuOQmNpDSlhSZ2V744DIwAE4peEGtTO2ZuJtk/OWvbl8eYyh8ScrcgOs3+Y70qBV
rRPacQHNSDI83xgnXA+DU9kpSQ4KO3O1karlFls49aY8C2u/w4cabwSWKAFE5/h01bLucVHW9g/5
2R8S2h7zA11PjydYPIhzSotatop2SYwWUObrqVSGR13HO3Iy1f3JYyq8uHq25dV3rSrCa8WoUKNt
Ep6uv6Sg2KV9DAlYO/tMxEAgY59q390h50qpCTJrw36C/DuGGvnRgOoxSTSmVfveMv+n/VJJIVJ2
S/5AKAobPMoNfN91Wdef07NWjlcejfz7vY4fPPbnPHvRDm+t5VytHBjkDfXvs/ZsMJiWZAnUtcm9
dladAS0L8FvIr6bM2YWCpmalt4gPFyYqeLs61kJ8ugZlmS/DQfTYKwJxfOtGZzu0WW/Ta89MKjAQ
qM5W4RWYfF7nl055J18hPQIwSxzp9J06m63Qw1VcOAYGMo09gIiSS230WED88BPDHTYuPlXbj85Z
Cdhjog3Mj3DxBV0+LfFJIhqcDEs3tByATOSMuzdke8bKV/nuUpy4Hb9xVKRsK7tSbjmXp2nOsliP
6UPD4HH82MgFg+NkuyvqyIYlr8LvF8e3eKE0lpGs56G3hF8U9ve+ixRviwTfGDzIzqiX2wxoye7r
3q6o8MOV/EsfhjlGdVCHpSM7M/RjB0UbW3YOsAHoPDyFvTWCxOTmoZtBLVF9jNW5buohQ7M/TjDa
CONbDhCCNSdgs5NHgPTTH+RV/IO9Sxc78LSnqE1NU758wyzQNzJECTqZPck+M3jYtL65HwGnz1V5
MYEltpHw9gWttPpgQ+QOHFm8FwjvBx+kV2jHY3ADbMaAg+4Z4wxwYAYdh6m7yJmpzQMomFr9CIW9
oenQzc/6al8KI1jl4NWvN47qegt9F1BMEXf11zldlYyxnykTJ6QOtFZ0N60XOgjACKVjPPVxMgQz
sOVNraKd6bFxwJ9YQU30vM+l219PsQ1dVQwsLKLeA5GqIeKPL9UD4gQ7ulNVbjp3K37qLl68e1xC
TP+90whs6pX1ZOHzMc1w+mzI9AAqvKtAlmUoWZj3tdlpHmDlxFmOw7l/B82YgYS/bxqHRbFi4si2
g1y87X38EJ5f+uzZ3gXGwc3RW46OLK7CKmLP3IkG6zhp3yTxGTsoiJCRZ2ZIQaK1oho+5XQy4zAR
ffei/iuKEAfxigW6DiDl58Y1mNaCHGFqmy2Awcit3d9uOi2iSPjAHIENv1QPKO+RPmVKVCHuWAJ4
e1+0UeM9u3IerYdxeFUiCFoS7IjKo5SqT897+TV2VDxAhPqUeNdXQ1dEpUlCrwcRkfrZxZPs7lTm
jZJ3MpT/GfI9KGg5iAbeVo6RMw+tchiUoXNdDiOOnsSgk/+2l01h2lCzx1I263j61gzqEM7C46/t
BS4MFUVDmHV0658vviUhVaqLMMH0Dzwawmb87NqOHE+iv0MKvh/eZbpdkyeY2SDFmOmUyB+wXrda
f0rCMRgZg3+WEEaHuxqArEQ/7rIPvIo1t83Ts/E/q6CdQu0BjxWE3Ehwx6/eeGBcC967YSpq8x1f
O68Awe45WbgZhp21EEhZypjKnhRBcDtKcVoHc0n61sRQX7POju3wywc6n5kGhktMDLKyi09JSXnJ
ty/vkk72toy6Jq44pf3BfpaKyn+Etj2fTANfR8i6GDEL+1iCDp5BolqlFYWF5og2Ns2tudlt1+Fa
3YFj7JsJ0RDakIHx6+KMEsyn3j0yQn2j5C/+lbGeVqepGIg5mdqXicwZlzj4KfeqJp0Rvb0AJnCm
06y2JFYSVL9EbdFm/yeJx4Dh4mFx/qg+uZuQPh/LqRwALtJ6NlK260wnjWwVyFPLM1jnb2VdJUaF
iQphFxA8d8MtjaPHnFAN29byUf95yyFCe82fo4drhD5It488rr1TvqdGAlobQIjs7O6QcVmzclSo
A734hcXzn5YQjUABm8EwS+6d+7brl7VO9pcsFTixI91w/KLj1GjDshilXvGub79W3t5ymSuFMp3s
7DJK14PdmTqNx60zDHDsVvZTgG+Ndpu187sKUgL8ZYwwo2xoV/y9FQVII5+Zn7dn/Ju3N+4wfd3g
Er0Tduoa8QodgadqCHQSRome1vAy0wBvfzOy0OPQu6QUyN+8NpondRVrvIkY8jEZPyFYajME3dcx
Uhtv720QlRfUC6MJGGQRHiN0p5atgGe1PHojOmAW9W3jpgqxAIJQV06fBCq8P6PvOmy94/Etiyh+
1urZvsD70VsmAJx3BGNwLwSU5YdsmNUurDR60VnXBt3c3tM2Kbtw+cga7ujpaDqxiKNUojmax/OW
A5TMqpnKIerBmFuZXBmNVKW2ws0MbTcop5pnB2cLEhttqLN39LuHHhqgHVTtjyn2KXfjrT9kqOBH
IBztgpaOemtgnZ4tFJLRByteFobORo7M3tJnGRuPX9cp7WlbD5C9k5YMVBSruePwdpRmCAxmI/OC
41r0BpclWl2pxHqGLD8DnICpDZfmyioq/DEAsmzjl5V0K68NxrjHZ0OdkcZEuMCsCNN+O6IDDW6v
FwvFoYFLCTPkOUBoRCocVUKm5WURweC8JrLJ1lqNtKhsL3AUklTLoHkF6M1cwl6ZGPfj3jm/dlFJ
yFRWbpKa0Vp/NfHslX8Pv+NMbF0bD5gPSKCZBACw1pLSW4JGaeM6GW8IybHYpthQlWDBhpFoVvZp
iYUr5ECeEQ1pnexM1IoL1OVH9L/3P7pKJ3bZnCWHwQf6VHDNHKzTDucmqQXVFzKToqHKWHkZ8kj3
N8mj7m3K8N+MebI+fjEi7s1X36L8MeNzCOb9SBaU0onxBDMTvMFnoJM23sKid3wtne86QUuggrte
HgsS/3avGZ0wIUTIwA+evE4e6k5JPk7b8fm/n1eXafD0xpPHbt8meR1voyvtSImk7faAtO0CnCP0
Pk2+dy6jR0R2mSK1DYaNTzyd2VP8SnnDNodrhhSoOxxe2LvBYM47hm10L8xq4ULpuVJeqsJ2Nn1r
pbhhBaOWTa0jJf8GzyLO+pyYq7+6rfXfT40PEdUma7cdLgQmLvQ6jHytDqWK7+H+R50AYeq9LWah
nAoDEvbSQ853Ql2l6Lx2LiGmPLzd4/B58HAMA3wGzR7Zeoe+oGgKO2sfj15me3V3Qf/2mT8/K5BX
/5/hxnSlXp4UwQBDUs3haj47TIVUkOJdkp62QLlTpWqnonScUcWSK9ftSK6LQmr5TJtgPt78IxJh
FflEn2oBzJ4oCDu1xa+2bBwpXjuC9ELICS5czULdoGJT85i/HnQuXivW7GRe5c28DwgZw8EFAE75
OYU/aZcfe56E7Y5nALEVE1hVkfrUCeB3MRLe8in727I37XjSXk0ZMm7HKQakMFnwBFDz3qu+IuZ4
AC36k8L2LWzyMCffCZrwnd/oIwIbEjKezg/rn/hcz738aNJNoHUMBAcryrPVGvrkCmWpNB+2Kzv3
L+a9dwt0Z7iznO2MIx/z2Lac4gPWnpWmyDbGL0cBE+ankYaQJtyoIokIGyj1h7WBhLBwhY4bdk7s
IwRhrl7fT77tb9gteqCIco6GBklLSwsSzoqcChTFfDZ1Di/47oR4B0/olqk431tlAWVu/s5BA6W0
RlvNkpqvh3h/u2rjH0st/R/FICyxrojlN4cbxu3vcdtcFB0FLk3fc0c9sT9R3J4uQbJJ6hMRfIC3
43xjHX03kiNyMQcYa5Sb4DA4fMfFBOWMTBzQT2CUFJ6VLdL0okKSHKooJsC5tQ3o1BNADzwQQiyN
PgD3hdEyB1jrr1iw9HDR2SrIwgmCwtcX8rMDMjWzbHxb46OnTw8rrgeUnzYVDK+Ngm0H1IQtSfr8
BflMsJvhx8Xz7Dy2h6KSRMCzk66gg1DpUrTMFLEWhlsNeoL5Wr7u9wzDaSYnBBHp7Zx2jI6a7cOh
w8OHa5ucG3Dwk21hJ/NooZ2frswCNUtod9CzN0hAUxspcXF929t79tiISamB753DBUUcdbRTMEQD
UV0VXiQ8uQ+YW5x2g6DxF3nrEphVF/xMOGQafZQQBPLCQreshCbWllEd8vYeJ2Df1fyIvkLBkeJm
E+pgO4IYnD/jOpGQoP7pfxt6aLCRLOu1PT/LV8mLtNVdmuCqVGwHnWhVZSUfSLuxrvqM8Nh9yP+G
1os5YprSKR74P44t47KKL3xPlRFgEYDmj0w8NKPrCLdJrRMR8l30HgXrrErmh/30ptnvzT8kXcuN
M6o0liaC8YlS9xBq3s0FmtWzn0I7cBYN54MP0b3Tq0UZqutaihgaiWhMna5pF23IVBNNTYL1YPu1
eE9zig1jPDoVWbDvnBarb3HMcdT5HcyewCo1LGNIv8FM1+SERAMLRKS7mqO6K4yfO3uRnV3cNDYB
mww7nmHPVaYrxEPpPCANlVhsv26tKhdtDNsQXcRY2ipD4z2h77xN5OpkD5QAM6EuVZONQH97p3GJ
v+cvVeqgYQFoT9/tWb+9vdJKEJkKUh3jRvX/EXVv/fFA3l0XG//uy+Xk5OLUUlbZNBO/ATd0vp0y
XrnJpNo0Y33yRsFaphMTR6kMteNgupvxWzS6PU/nQ0hTgD08bamcKS0JCYouJ3MP30HLrKHERWHi
bRHlNuOoYdpl2Qki+z2hUJTpwbw+2BrGDJJi6mi+7k9wQbUoPXVY4BCMCUB6nqqBysa9v7g7fDdE
whRb2pWnPXuQhVvOzTBNrBIkya3IqDb0C1ceJZL891rqdXVq2m56iIykZ5n9+m2iWZmw0ABdsAwY
yZdAL9VKq5q29jG1nYr3dTG3W8gjpzOVzUpRwWNhMDpVeGkrUGlRv8uE9nkAS1KsBKNV3qNuHprv
B7Zmhm86i9WypY/i/Jq3Fu3XQE9Hnz3NxjTAfyRlJf5a4SutW3hZGZ6edNRzVgqBpBe2VDhsfoIS
OmClM8+U8bymRoXwmVerCYmVt6BqGWuCOq+APJ5mDuQG5JaVX8mQtFHsZqR2xKquMgdrHboS78iN
rBI7DJfWxBHIFAIBPPaXpq2RoaJv635LZrr0K81O8AIfwOFsSAUwfufQKuNIe/MOcPVY8UWfsLg6
v24oz87xkNSIckdPxrOI0yNcxWlFj82u6bE4aeLKkSL7lKfp5s0vjsm8g1z7jjRdJFlxwRdQtuKz
euP9ckJyUP2SrRQ8SSpFT0+qUPQVEISezdh10T9Fy4mV/IyL+FLIIILgLv/yDCfXOBiAv6bKsYvF
FDwX3UcSq0TqZzitRwm//ffMz7NXY7Hvp6QDyvFmR2PmwBk/qRyhAAkhJb6Yi9j0ZK+4+Vae/9Mn
BoCiMqG8AIyGtX5E3E1XQLFiCrJIQpNVWaGG/6XDxeZS6HZ7wpSCNS/V/l5qQYttfhZVIWNXukfC
R/+e+a2ax3lvd8AE2f3kY8k4ziFsd0cjjKj1b7iiQq10l7RXJ9FwJUr0PSPwHnhHv1UckDp0V+cY
eY3sV2q3g/6spfHHitGXaNEQBAo0unhjjzx/K9F1jNYvp+Th3ayxf41jy+vik3SM8panm8SbRJfM
lwziIow9+7F6vDqSpTf8zAuonBOzhgOZ3zvQwjgAvdwbmsdBueMZdtQRSokqE4NFPhZbWTrksLkL
NOPbmGKGL2T64g5cyJ0sGqmsU3QDY0DsNpXFDGU3iAxj7eOZkDpG1yZT2Oqj1OnVqMv4A9pISmpo
GKMJz3x/eHu/Cgwuk6/oFBuXAHWxQcvwGTVTz4YwnBWgOlbmkaH9SzT21OAY1ux+G7cYpoQTpTjU
wmjgkLl3aCdsn/tyPhIB4bH9gncF/rE4GA14amONvOlTFfTpAkMCMVxeUZFWJC3XOKU5BWJJRHgM
hxtKyjg+rg8N4nhcLKHw5px/BkxTaQimfKZWQETaESX7ybKgcCPfQpFw4rKX97TliGVbDAyr4BfL
Wkvrma1Y5TqxjdB01gSRmbjX8EkriUGWHHcTIhzkcTg1bKW2V09azw59mQFkbCuHMS9yPVXwhQnB
WxTQnLgFkrQd0SRFM32PPQ8Rz9NngJcok6ZEC0373xUBwh+Nbs1hYdhOXQcHNzWgHOh5SFCmxMSV
wy/3OWHTNbRheTXBMrfLuC/hVGdTJn0f4+EPnwIGMZrVESwe5Bwi4vsaD/OaQg6nI0zxoNFG/Bvy
ldYoeg4mPXRoZBtRUijZPdw64Z/8ocioiAWVBz1nPkCRupEq5p8BnaDu/jUFra/g5FqiVrQ0KCFY
eoXctLjwtdxKsSs5BayezqHtafJz9b4YqQwhMqUrgHBO39IhPvN82O591GyyVtbVCZ54hfjkHE4r
7LLxcFTNvIXSONnV72CuM0RMl+F8IXXJYeLSYLBYFlJWcMuU4sQDUHqLcxYbMe3AkYKb8QvlT1y5
4TNAauoRmupTJPGH0P3PMo6GQdWMi4T/2HDOVRL7BuImTo5ndYmOVNvNgK6Rnlsk01ZpCbZkdbMe
T3EZ1d1rwhMqyrIURcc3wmJfVvz8bgFCFBktq3QNYyCB6lX36w5ByePA2354DUamithQ4gGTLobQ
DVjSSAj01Lzso0d+tWr3pOJk9MhyMxFH7lgY4gR4P1cRDjE+gj/yjD8CDh9x4zg5tsubLheWLHwy
amIetNj7tV8n785YfoypGrT2ZrBkKrqzUT35rJMfwpdNRSLroANYD4wqMi+DD/xo1+x6fxVnf+dL
fmC2AlTiaX/yOacLBR9Nh0VLqp6Wuo7NLGsr9Hx6TGRwn1k4Q9gJmIcbYhb65PLNuQU9IBHiiPRZ
u249tBYlP47x9omdw8xfVWclfYfD7nUMAWscDXa1aeR0S8BgmEcMuqRP2MWTCQDo0h3f3VRn81N5
uPDEt4R4sGXNFPSSoMBEUfMoIBOQgbiRKIOOWN7Tnqv3cGC3LHhay2BrUkxXYaCPvPgtB375Dbvp
20zQWkWhQ68q0IQrg1LEG5vY8BBMzEJXmMkFZ/bM5bOF16liavwaLT/weq2azxP1xLfEeXXxm67z
WsxftWb8w77duX2OEqrm6K15k5xYixQmBC97VoLGUmtUyJ4eb/1QViUPytrye8E7ukI9Jj3Kw0em
bm+aeYfWlA+goORZqrzfz8akP+DCVkrPK2GF4q9TtTw5lBWaveR/lZ3QlMFY8QpN2S1JVsZ8Ts/E
9deox65UjoA/Y2TnfsCJKBL+AmbqyIVdyHfx/JFnp9HcNXNj3yNVZ9XyvTyvZGV9UjeaZ+PZ/Lzm
SQmnl+tam0pJeAc8OvdlJ40Pn5G1EdH2XTIe4Rozy9kRdABW3JLiIXwGIo7FFlizWFZdySMsZm/c
lyZqRHQVXXadmgu6jcPoETMYyWEhJhS3dMjV2HaVr/Im1MkQm1OvR7qQuPnfQ095Y7somj7G/jv5
d3NakEzP1wMIoj6QeKeSshTjtCMQ+d+tsUHXLl4uywOjSbfwb2Hqd2+WRnvY6bnDM/Ht6Fj13OHX
3he5Uqh31UM+jHSmGVqLniQWdTL8p+KjoKNfBLLQ1n732T0kU6cmKP357vs8dDo6+XcX+jeOHya7
GqjJA6FthTjRzRgQ1rwG6NZP2YuQw7frtPtjPvjzoQrJqF+xyiJudprMNMvcBQ8WxQLBMtj8SpmY
TFiU4B/CqRdtRUZTJ/daS0arRVnwBJJo4jezPeQi4f7doNecOZ4pAaggUHM+F7IjlJdriGsEa0zM
lsDF8ZqUFDW1wqOSlx0ONSxc7DQ//xLoQKJYtti4bgxfbtdwviGVTukccql5JURNQoiqQFDeOTAq
LxgSyZGOUhh5nm1CaLiWkFAdusTSc7n6b+ApF9DyDDLMTBpcOnrYa1ZAU+8oCTCAIiwEJsu9MHoq
KyDLx5M5LbKDMs7MDwAUyuvmLA/pS61175OrrVSCoOOZ260uuLKS0VHtFI9glOxoPS2lwtW4F/So
TSuN9zuO5dpM7HnIFqtE41kCRUlXd2O/e85pMB4+KNa5SIMXu7hpsaIiMzITzuz6+fqf+173gehE
FeWIf+srTjMU6BL7d50RsH3xkjsAL0oVtNVr2az5AKzHz58DZ/1F69Ftk1iuCYA7fx3VNz1SmE7a
2xUSW2Jwpbmy6g9W0r7BTQdCFblcCtZRG1C0mADbTZ420uKyQlna7HVe+aXFP73WQZw3Oc0DMPCk
JSa1Fndgw1q4wNm6CtGuhPmfuafkUyUB1hN8q0q4w/N1vC1rfoN333ViVXxEdaitcqjXpXaFPC/v
sBtItSu+c6wi8krB1LJcWebMM0DmcptQHMe20LWETMVyofhZT3p1/ZuCicyh14/Up7iaJZ+Qb0P7
QmXnxUDWdnu7ncW2DdXER8+HjztlA+x1jdnXA5WnBrlOdv4U9DgMFEnsLyzigMdTYR9bR2c2+N+0
Rci3yhQjCSvRFEyOE+PIely7CD2K8hUZWVnoLCwXYUMov9aF5bimg9SPSA4kqsPHI0N6xtF74mCq
XWmVBfZjpRdrumprImmTYCeo0SsEsvJFWqNZ5zrR3DHtRv9dpoqIUcZEGAELorTD1Gl70q4vLCgY
60QNM4+OU1JNg3Svk+cg7zQU7VtXUDNlahV7lxMur4NYZKJLMt9l+DEMO8Kc5lr1ZZM5SJ/6ZUmF
bY7SCEbwweZYA0pHSS7semTbxn0VXpHTEbHBR9Ws5E84omBDUnO8H84rvu/3UUHsCOqhcNEY4r9G
NkzjSNs7XLhtVAKicjmsdo4KzShNiWJIXgnk6/nY7fxBeWQPbfXdPNlDLJnO7uHHWPcHEr9RbkNk
tI90D4nH8bkmN/C8SBMX4+aBv6Ym9txTiXWSbcNVBmYo8lKvwMtfDvfUgYiQPvAuhonISQAb/x74
W9N4l6oG5U+ASmU6AUxtDVQhqhVJqhV+8riQ4yqH/uk94HiEBkQrNXp4wp91xxt7/YIbC76Pn+jY
5G3CcmBcCV2mVz3NPriV56sc99aC+Prboeror69sv3LTCdWXj5hGukkw3kIqx/h00tNtWQhIGXIJ
M3uiVOf6wk5kvD4gM7y1uGGySWwmbeZL2dnDFcTxH+exNvWg2B37AfThJxpkY126GEiNJ/YMOVMS
2FkhXZ5cp/zXdROWdRBs63+eENc1b4eS7MlGdCwSDBt9gMU4sgSngBEgpzqjSkI8kB0FJY4ShfzS
RpcR/nfowIfqKeGBUrvZOzIDjOIMdy2GhX+RHeyNsfYf7uHM2LO9bFhpoTbCtyNGr2DJnSX5G59u
ZnYcZLKvHlGzsHT/CKTdV4R8GjLeZ5mLdMOe5TCxruigkavGEE7g637zZB3dm2xLL5y+NfsJzKie
RRUHtBWhePw2Trla2o4M6T5tI5AtE2Dq/i86rytflgcikUFL3outDWBOG1FrPDRWBA1C10j/XkI6
DSpZFEQl/kR7x006stIvkRFaUK3A+eNNQiUBhEd3PFvNV/y0OyPIgOPAXu7AHm8bkDBkNdCYN0WP
1Nrb4WgWquJEyHxAGp/u05/C9KaYJrROCPRfEwNVT1OdjuGuZCVu8AcUj7vZyytD4i3pn9j2LE8H
sHTb2xFdepq7eRWbG82Puvmw1DgjTbnT5g/SxDxAwiO0Tp6LZr63bNkfk2G9w6UYrJusgpzhmciH
ZdO6ct9yvc+vonwxApiH8lvGGYMx188DNVvwMwhzhXyxpOyOvAwmjLbiITwROknxb5AgK6Z+0gII
6kntnkfOmSrqFCiIrBMFYeMHL7BO5nqMk5XBVJ6nFkekWBTaWHGPJhpCr/c0/PYdpWWLGoZK7huV
rsH3zfZZkogfQSJGVIheZFyEhbgyG/9fZK2i6lMmyckxf2oYdUIolV0QIsI3hEbV85QfXPPhD+XT
HfUWLiMpHoi3/rsbKhCkDhCuFXbuJu5kBCMwKR3EevUidn3+0FFkIEZl9VHb5/PBw5mk/+PLNNx1
+Mnxcv7twfp37wUVbSJLnYZ0f4OuTyRX0Bf6LwT4T5rKj0+VmCetuobQT/h3vUSxKoOx+I8TEBdz
R7GYsdc6IKvORrP6HqDBojXTwYeg/gxs90OFyCG0aIaEo3sC6Ji7NI8O0PYzhif02WnvnCQ4+DsY
JhSiBxi5mXHzyQI0UCxx0VXKKidp/z42CMtqPlPCTs5DfBo0FlynTYiVvsBtv0zhyw2ccxCwx5wN
6e0ZL+yULwmyN6an8CHMx8nBO5lj4gzasK0UG2Dbgkc/2Iny38KeLMOkgDMWp+DLjnY/NxEvd1Zh
/dmS56ZkKffWNMQ8WW5FfwTemDMrn5yeo2jslJR+F6mWbQp5Y/byCxIBY+aH270MOTcm2KukF7Wz
/c0r3vOyofRJTeNlRI/bQgEu+Aya1a8rt7fEYcXpYglVwTS0QsEUjSHtpD8YW2n7mchgu0TjZLDs
mcDb47u1aevEhBRU0J+gh03sN5ynkwnyfwpox4wL22XiWCfXkaMdSrRlv+uNy7ZVxyfCAsq5GuTO
yll47i46OUeBdbEokEMkJ3DDsXUDbyYrcGu9nQWLip1GIsETHt416DiCqhhXElJ3SKeGIYCODvcZ
1h6ii0tvmdwub6CpjPYmC3UpRrZUGDZU2MVSnzkA9TwOQqrSFFlCkaP339S/wj6c1KCDWyQ/a85W
CEPiTLdN9+YWngTvLUBCby+V4zVbNCfFC2zmdrs2TDRQeTP22ma3QHCFsQPzzkWsCDQYUAZ2ij0M
jpM5Xsv/RKhfbMPjDd0JsPrCpWlBKFJ4xdQ4Zl/OcLbuE7G2Go0r2jk4rumfuwz3FNfjgOguz/7X
PtpkexBiLDtpsweD9cdnagzVtbXKSieTIkQwVIQd3Sa/a8mwxay7ZpUeqoI2A4CJI25/aa2SRjak
f6UqoGnx6F2Z6goqCxJ6nKGVedhJAP3IcWZ1ENmtqj2R3eFd7Qlj1X4R9fCHg1ls1CQboXNlVEYl
JbN2spdHxq6SsJ7MWhA17MUw5KTLL+1xSK/kgKyDbl6fy4UuGfuwJxgjIISdDqGXbbxuJlODGOB8
wB53Ik6EVh7G0keVGTjWHcfvmDzkn3BdKU8/Dj350wSmvqA4KQgm48WVbyv4ZwhG/rvAoI3vL/T2
DugEoT7B2W9WxCEOUqlo6eP3ReXlCw/x9OR0ea4RQtLOGVCesIEJc6LdgPNjIE3MIZAudwM5J/Jm
M7qJccT8SPBvBr6WnEBfgAAsjq3jPCBv/ws9wAYYyft6Vfe1z/YF0yALxUsjSwhLfonHiMcG+P1C
hz4y7IM/TQOUYLdml/f9T3eAEtg5Jok3W3/NbJf9gHvmpHeBSOKhCZteYYa8uIYnSiousUua00rC
Eer6XGCyQ+0a3jX8McTwyuTRE+VBB6tPOdPqlCr5ouKa95Mb/bwOXItqyEA5KXe68/6vXt2nyase
PcByfBab3ZACLDK2mKEe4i15M4BhYz/E2ln3Q7fLj1SyXrgiuiCmH5GgpCbCsKrAWNkA+c5nrPcm
oAlylibjIALUCPAjlE2wzSf5+AepMU47SNKaxYb8reRvpbEC9ZCB4h3/bMTOf7fzg20elMayuhzB
YFIBU90cjmRZcbRzQ0Zu9SE7J/IF/iD4tFRK6nXpUu1PZgXFk1mL60OgaQYAeObg5earK9ecM95H
WUhZTeXIsEaKA9SpCgeQdTvW3o44rZ7e/Vctc+ZoQkeA08eTLr+xozRyLC8R5nvbt0o2D/JtVB69
CAmV3cYZefNk6fXQ49ar6rzOL+i9VhJwjbA2Luvzb/UWVQ4O7RU4gtSrtI8Dc1AeK3F70dU8loAI
gi7Ra2P5HgVSEx6JBIN6otckk/2EmCxCYsIRryqTFHwlCJhUv9xOkRaxBhkAkvTG2f/vYt2uzns7
lEgIJDqc7VpvZRoolgMhebdXjq/s4fuYJlgEBD3/kavH1vGRoTYcipWRDRjjdhHnnsFf3nFVFiXI
98S1OBuB64cVeg0dvtl6TwILWZbyM1Q+y/pSOcnuNJPiSMJaIHmDawTD7AfV3g33pKpYiV7lkHNe
R7XivnTN/ysiLn8q1+n1fRa+YCjDUslvm1qYIxGOdeucaSs+556uv3WrRMf1b/BdbGTE/0mIyQKv
DwRtTVEod6fxKY2MXPoMRsRBfihdxHz9hcsm8NzDWIeLDThqq2pOiQp7X/1AJNIMg5jAe8Jyv7R+
l9r0UULSjLNZEyjtaPskasiOwug0DkAK9J32xVLQbsf0xdfcq8qK4xUmxLB5Q2lAAypUaWg+USF3
81YCNjUMVLQWcYUdl/p0rOi8RmRv+eOYhkKFmx7kNT6CNB4ifUDuADPutm2zhLjjwjSHng3ejzov
lxSmpT0AxZcZH6/fBN9jseUdAiBSTPNmNNwopaKRppx+oSsJQNxSDOgTRxxT4Sm58i0ByNCAD87g
hWgPg57quG/z6DqmsG4R5fsLeROUUNjF6nsQx4OWjD8dwpbChbOg9Bl93s9ZvnPgyCE9dVqtruM3
Sy/yi0kzS1ugVYJKqO/f3sinmk/mGLllkmrft6+e8tOdiHnwQ9TMrxXvvthYWE+K5HHzIaDJPs7v
bL0D4pG3Xx2h+D7sU57lnNs4bSTXxaBMKjfOwFxZGDG2mtJmfqHD8SCt3ieEblL5dGq86jSO3Sgb
8t8tSWm43koiiiMb6LHQ2vPWOExE1fOip6P4qnMzo0QA/C84JSHOhoisgwdWHtvobQNWP9X2iuTu
aYNuDKUcynf/bjL2v2AcrQ3r483nAbQ7i8VLiXNVtCkE8bY9gOtBXIxlpBOj1p/3HFUWXhPNan4p
oH0xUV5fZ9RcMRxzZbuKMKjTXW4/OVX0N5hkNcpiXOf7I1EHmpxu8ifNlMgxZEd+imW7+h7sElgh
VGNJ1wGFk3QqCsq48YQYil8JA8l22f5XxHD8hI8aEkXlSNlgyoRH5YjvyGcQOmppklVYkijlvy+A
SrONQhJhtkyIEKO/UlX5cRcOJUJ8LAsT0Oa9OjRmSkRFOvTjdk1dHxhOFPJ+fzH+RXktLIn2fYxH
66IGgytqj31vzUdtakZU1CifIVStSMdlhKfzdNMoxEfg1mTxxpcFOEqn43kIP3DUBPe2MCxycz52
ARzXHOdFg6z+yw3li0ma5QHxZO+LEslqyRqIkL8v3+SSkjm06rs/0THD38liRrAwqtygpWEQsVNv
UTv3pdcjIVOefwmCETbvkRPSePxIfydkLW6AeJPgovmoW0iHBIYXs4JmaRhZQpJ30ZVAJ3RrwFRE
UJ+bcGgT2rSowK8YicomdxdhGYOBJzAVYIw7DRNyJsKZblTt0JvWqQDXmZirqUGzMgg/rYF8Gi7s
d5UpYf/ksP04xigF0oD4wLyD1UHlUAY/XLVTyetejcsLaoQi3MXd2K2Uq2BB4dOs5+ohJmFT4B8O
u5+hQnms/BEnL8JlYHoqH6RtZGle7mAxmsrfPcQO+GvXI/+HbzrI+VPhrLtb/ZnFdl3RX4owbQIy
cIxBUOCNatzxNLmi+3m2zUHUomd4jW1r5nr/V/wyHTt9GvtbO76N2TUg2+pRyyzyw2lh4F04oQ3/
REa6wgFUz2F2JqyATG9gH3y2RmA6AlYtRaFU3oqzIYPsHyM74ZyaQnLGR6ryYm3RSwK/ZGhAP0F5
1kMeKhtyzwm5jzeHbm6/I8Ng5P6gZvvagLT4xC9jrgmMkrgzs4JdGRLWqwtyaaiD6w0bWFwYS9Pg
yeuCcnlD9X45KYNo2DdTdLncBwVGYomD80PGQBeFm6W3iGM3wKbxk4KruS2DFt9UtziFH1bectJF
mqzg+hvTTHISDjNyovaK/VGEByX/H9UDWnT+TVCC7IswBo7qLU+D6jUEwIQXhiWJKvJOGviaxavS
6nUfyFXnS/GmVw6eqF2kzKrsdDYoJcnBFNAskxko/TUQsnt8VJbCxEmgpqpCD/khBnrDwXld5CbK
R85VjpgdvKdUFnsmL3KpLUyNFSN1JM6BHE4JNKac+ljW5YvBiDzfVYB0QNj9qlhAngG1b+Gw1y3X
sMlvnpNLEtyvbN5nxhQfidM22Lif3tYwdDJLO4eM72eI2jsgFwbX7WcEwkLUDEglHyjX2HMSABU9
l0GcdkGtTxaJY/MwlPzQ7G+vsxQjtH8nwTfpUPORPSsmV36ep3D6/AU+SGNU4vv1BydtFKeEc6xK
laMLJGGPO5D2eGMBrwnnReiI1jwoG4FkGcgBJg+0gms/UfPFit/AmA4jb0jFqYx4NsXaX6TIoYWE
IW3LteMV49mippvPiCBTllMyxsDRleXPLhDqKfARIQ6YJbWiODYQ4+aj52faM3ZNH6DpQeXx+GiI
YwBkLDowRP9DO0BCKoNgvdrY8ytSO43DZAip8dj09c9XK/9BO7vb8+xhOaSk7Eae0zrLR0rcCmjM
udwIEXBnnWul6Ya3scvq4kByNUiaAWUEAPihPbhouEy6ZzeAswEwAdtB55Swz2Q48lTGAQ6Bbq7m
zJ31vMmAxV5FuFf6Ak+Wl6hgyndb7HnFxs1RrtZ1GeWLyLY0LhEk5JYn8Q7pRDmAHq28CI3gfhQ0
8HbiidOBvMv1z/5yVhtNasQzI3/x0dDYESkw+b15X3d7TkhM9K1CAqcZ8IovzdfOyGpQg/oXG5bG
DqRDgowhgQ6Sh2fR4zGzxFvsKpeBY5Olx2YgjH+rkfzY9WGpbEUmrxhUrrMe4oAj8RExFZ1UO3Yx
WQ/u94y0ELGsx1nyVHFWYp6PphkGhNDLjcfOxcyprLmQE8ckU5RyYK/87MCnZ+LT5reBKoQJE1UU
n/llEzvaOhPhMStsD7tO68qYXYSzHPmn0XsZ72b4v3wShD3E/8yQ4WEeyaE/DOgEhg488Q0XXp9Y
A/nyE+RhQzRiW6AUsO2CqKyPWUnqFjByG9vD4b6rXS5lwolXAHYEVqZgwFgILQfSF+QvD0+CZnSZ
ptkvaRMDiHdML7zcinI+jfajpidjBYWQHF389Tg85QPdqGzOm7pE9bFJOiwuSsz2SrLvf7Iii5vo
EO26VTbqXZN2Wygdt5Gfx4+V/GivQZbZkRqd4GfYI/ZA0db+mxdkaq9hOhTLkghRDlrIt6Tl6KeO
npngilUYsqIwgNqOkVTapZfW9hGBU+yvNl6OS4bjlyGYPn5dbPHmyPrOmt1OxxpB9Hha+qxagCJ7
kAD+m4deGK6FdsIC9h9ZOlIigQu4kBdUxnt7iTZ3A82YXT+0cA5ckRFi8syozOKZ59+feYBl7hmI
DI1B1ZZ4pbB3e6cBvtke5ofvrsJoZgQNqqRCr6+VPjlDe1RU6NKo99Zb9mZVqtQoEGV2s+4sXyVM
D+y9YOoMdFdXckMF9qlsyDO+1Q9k+ZFRlysn8OLZ3c6b2GR88Lux/7yX5k92HrlHy7f1qmzVzzeC
qwbVsf2WgosEJ2SQzY+ihtt+jUIgy0YPJwLzW+h9lFK+LAHsNZliz6dBRc9FROQvMrVUA28bOm9u
S1IWdKQOFiyIkHiNCI46RZjJfKjhpf9uFXr5msMXJfTImctav4Uw44LZFxXjj70veOQROXElkY+g
2dTAH6zujps5V9Ucqgvs+9wKn3r5zuDrsO7ypprppViohlz42O8jHanTtlHun50qPQ51jdFTegxn
/YRv8mrKBuTiPfY+XzHkrPIBXGZi8O8fJouBZ9qPkTT1LEgt39hj02LoZrY4LfjWQffnMLPsligu
b7lR4rcw3iriOQ/f0EmotXnF9Y0CTJTDCMYWItW9dTD0ye5HGfq3Cm9Kbel2GL+O7pDcERUgQRp0
fZ0kb90SZGIRQL5F5cdEk47ZxX2ufjQBOg4K+VJIu4L0T8XyRmMyQGBL914Sp5uNvUjFPgjwW3M8
OpaLEzeyjbrDXpqUxM1GGl3vPvm2+de5E48+tt29GhGZz7SiSPh1Ywg2a2vDrwc5EOHUc6Qsbojf
BpV4Jo+K+/wQBhllXIwLCrysCjb70ebXjEhlkXmzl0hk77buGrFwI3CS4TEY0Yr7PgTqG9/Htf7f
oPPlCfhcXhiI2RIAZUDcuXV1rqrF/9XFalNIs/mXs9wqugijhWU/HR7JeduKpMwiIfdYXkKA0J5I
POrC+eAB30gKCB/m7T7KiLKPM0XkMC4WyoiiFuy3WA9NVzREfJGRTz0OtzHYU/d5Co+rQgmLzdR+
qmHcs6+ApHw0gS4dTta63n14vneS6L97Qb1Ipb6xc5J6Mp9TISQJEAzAEOUT11m/UyWRS0jRsUf9
HhtfBv1aL+2w+ZC1Xsxl30UmhM/LJE0KYzSPGefF4/HrZ1LksvJJGhhchi92WHvBvceU8LKLz4bK
jGVQ8ocr8+tQP/Ng+RPKkJe7FvQcS41YZJdSkicaxwHnjtzroRvMq/9rdDKB/76lmsU2PKpjK2g4
VGaHWWaEdm6ABC6Oy9jr7/nj5D2EkuInZWw6/DT0UD3F8a7l8Q/1rVG+z1NRgZod9CsnwvAg0f5a
6rr0gw/AaVrDH7/W9kvy7ST3YVIWN0Qx9VQ4nzSXfBGbhqFBUWrY2gdkjn0pnn19q57cYvrnW5tD
sxgVQJGDvnefINztQHTdUdmHTDrUQSRol+35NRJth1jbcvv8vPEEqZb9TCSvmJJDaWSExAzaQFgy
R35lobuVnVokNEvjod/MwG3gOMNHtz6kH6y4rBAskT415T+4UY2RuBwCzgxMJIs1ulxS6FdH9VuA
VsDtpuj6W8TOZ9kNS8IofvUsfHlahF+wPMtE7zQnoR12Qc2o5J/zutug8d9Vjsah6nmiy22fBXhi
J5zYWe7StaOf+VNXiw8pbkidfZr4tOAow0zuACBY/HyETzkgb6ZUaY2AEGQ8Yit7oj3QyuUlwlnR
nGlRir7Z699maI4bjVEel681oWA6Sk2LAZ5W9SI1s+oJEGwO9cZxH1eacTNpIGHv7b+RYwtQ/p7v
sI+UOdtKyrJk0rGRsd/XMrWJX2nzmYNfEXL7m60FEBvm4Lz9lHBUqmu1tdo8VgMBCUsCZ7xL9ERv
6My1CkZENiJPSfXlBnLcQBBA47iVVoOKpXukrVYFrdDeromhU14hvv35p+dkQ11l8VWzBFpBuuW0
mlwdaE+K9peHewdJsxAqFtVXXxPh6RUtXafcG0Ij59LZJSxEJXy4xpi1s8UdZgbtiLgZ6a4cvgkb
vQw6j/ZLLTsDaVDQzghLZntMNcgBs9l8pvFpN9sH4r5ySfXTiQJ7tiiduv38teJ1INnZdgXlYllk
Fejr5C4Npj6BdBsCULfj0KwawLdEpZb+sUSqrhHxeGT1lBcT9TAybv1PQi8rhJWUFLLpksPPZe7B
G1tzOYHBJUzcsl/UNoY0/a40XNb4YGHglDmwVYQVLVDttrIwS4XjLP7CU86b1hJblnAqDirz6LvO
XwRRbk5V9GCrRazUOueY7V7oZcJW5XSWThfci7Bj0canM+O+fRKbE4cXZQcSvxrLIrcEACHHfoFu
xpjXpBAZeH4LfeHyxsOiRDlts1Ck+PO2PJS3mQa1w5+S+TtDBEUFI6wurvL2+7vWClreGafO+k/f
Iq11N64P6OvqDv9gW7Rtj4jl6k+e/+tM1ANNXK9BbVs8bht4jn7i4+Hp9D/PLcr8enRS+PPBbgpc
R2Tg+330kaP4vxkaxM7NjdLb/ChDiQuZ60WghMqKB6frU7CT947mR7Ke5vIvqebC1DpsBwF6UBaV
tCn9vIeRkOXGOSmXrrdK+WCMN0XyzzJCpbYuN788LFz7hkfNPxDzNCRZNYPO+t+PaTi8QQHOkHD8
wnYKk7swB63PSokD0rbts6khXdRSEDDFlix/HEVi9HPau+V+8SVZSInMZh/VyNRFi/Z+CDvEe5tR
w8KCtHHGfsMRav8uk9dMTB3DIKesaHtHBYb0QJuyP7CDTN1avFkh9RKVpI6kpVhcZE3BKdQt249/
1KaS6nGgDW9zqLOtpsaMGrR3vSECU8IKTozt5hunF5mJJvf/88LVwlSHtpagPfYMco6VfBlauBL/
FTTgj8vQgZYxtwmgkxQnfY3C80jCH3EKa25apHwc7YpOgsxi+jnUo4t0P+wymOrBpm9D6+MmjDpY
WvkI1o6GmX5L468RXkUxzs2vj1tzCX0DH79Ifs5HYZX7IOmf8AuvpWumD4WNOf58xFQfs3RuaRCc
NCR/S73OJmgeGwaNZggjfk7f+HrCtaRrCcbRrNZSnB3R1rn/I+MabxPowDl3rxSx1g+OkHu973SG
7uvxu99W5vsTqWCps/FN2siI313xVoHfQrHGqsaENk+f/5At0SI5l7MC21YQX4GqHKbVamS4qIzt
CS5O6XHdQpV94X+rJh+p9ke9AMV2QDCdVeR/wxyppjikhHCZS+8ytJAk/R8wVWLSpjhuGVzs7XOW
N+Bx+RiRJREKOBE7VisC7NjT1ZKwW0Yiu0dc7xIiZ4zuLfWfNtUeZedfyIeYH3ZQA37/CtS8msI5
39KFgbjfL1/2r9gclpRF6N4gWBkuWCMyQy4z4rCMquRwGsD/UZA3bzIErwoAJF/OA02zBjvHpE1l
loRDkly6x/YoWrUcKD/oIPIJYfaJIZQCv8iY6NCyBYJWa2VQVio4logDjSWBatDo4Xnyksf5cS8C
4zK4abESyHLsazKtfadq/3/VAOdP1kXBGrSvieUJ4+NBFnGXyLaRFHJecvPTv21I97VSlnQJoPjz
iboiH0Pl0NSJBhYh3ZK8r55P2VJaA5kJNJLy4289AqnMfVJi1/DKmNt3bmrxvqDJ4P5IJVUVeQLa
7bOQJzYBmmLli11UlL7Y8LrBQH5b0K4lWM0guoPaVBgu5XxHKCtd87lk1QDBXajvn9zCzrV51Cqx
HWBxY6HBuGcgOfC0ESYf0sQ4+oj/kgLmWaL1LhOf5hMw6Kqcw9SeFU2x93oiRpcvBaB47QraebVx
On6KApTcZu0fS2dgiHuhACHGvZlYmE8+pUCQLntKesIvzqQgRrQEj5u6GYORKA3kzhRoQCsK5+Ce
PwJLl9ESuzah/GgelC6MpWrnVlKtVVwZIgercKZkyFZrbTZCKMHQ0/u4ZnPRqK8ZgK4EDlU42t82
GG42l8UI5kb4MH5guMtnfZHEiv+WFL/Gzac//2R7DLSg4N29IEezYTpHWskdVCtohzzKOydXKA7Y
CjNn74kcOAvkAjgHbBDeS5ZOmMpQyIUJvB/LsVjjzdvTSA0W4gYbKAtwd/+4kvyDDgSBncL3lhn3
ERvhfwj4fLxqlzhorEsReCXdOwleMMI5nzevcILRaHEIgYj8+CQHOnOxVZ4a24nwZEuPfTVirE0e
mNYRJoYC3VrVN4uN9Q1eUeIsINKjggSi00VyOEtXkLyPB8VsDlpg7aTgHZlsfoyFE1ytd0AnvE43
XyDQx6UgcCy3yc+fCWa+kUfpAkwpPYifletVEt3BlTgsjRSX31zc+4+YspiwxprZt3lblfWbxy/K
txLYzMQ7doOLd3FT5eqSO/kS1+FwinCDBfP2w/AHUj5s9wQiwTmepERpl6pMA1wdW2JbJ59r47Yt
B2QVCNsAGVbs72SjTW+t8ivRnJOU3LNc0QZPSIt6ajC8vJtbuWN08CPr15UbTtA+StkCdAr748eq
OnVRLKSUmbSynPud1F8Ggub+0pmpBc1jqjo4sNnyuLYRY5ecl2iB3bQHnM1nAuy2axDosOa+3bcC
7hQ+oNGIUiUV2fJEWhoQNeHxT8ScL8HHs3EFsWosSzCFWaUtur7Wrgc5wcJ76/GknJLaBg6uqN/W
hxyMbOLoLZMS3W5EOz78S/EKYFXty4hrP7980paWiD7WWB0OeenRZ3nigfPJio3Uf8DVTNh3pGb1
mr+Qb4b/EU0lGPhJSvQ1PbEh83ErG3DcMNNTEMAkKVUmymSUo7G2Uk++3dM3znHHtTfvvSeVcXGV
NK8CBgTpMCCS7yZoLoSbg+eY72EFNay9ceQ2aWotINsl9+vNTiDxZS+TfjSiAHyjmjluDopa+ivx
Ry6fOdLBGOnyKN5sFI3wkEL7flzXrPBDJLNh9L9JGd38+YO4WF2Il8gHwW6UFa8rMUcHiuzGqtRQ
LIwZmWm2SPBTyfFNXmAdZ5m+yauQIkJjUiPg+uHfQ8Q4o90lZ0GjtsvrK/ahWZF+DSWGnCO271Dv
8SRT1wB1RxeKG++cMnxVHeT2riIJJ8XMh8LdakJScZP7DVRAamQK5Q34QtAMDwgdjAS68ExKpz83
rE1Rl2VeU+K8r1TuEMw63XWU8tPfEJi7B8Dkdu601zfkgNxU/6/KtfQeS4yx3rHQ7NmLVNQqPoWl
NkRFHeNOI6UeAKlz2JDM09yPqsPBmC20T2JEhIvccKiclexjkYuTHilbG0dFVR3b7Tt5xFLcjHuz
sCKrgMpCtyoG7HFawb3jgPmhu3sXAso9Z8xD+DdzklOIYeUiuWTKMxKCWbWzGN1OEeGpaM23BIHa
EBZopQD3RP2bE2fREi2qKEdpV7uzd1GKX4bXVUSnXS3BC6YgHwtCWfpIvDZIl0d0+kbtc8Dae9xG
c6j7z29Zt2QgZW+r0OPpB+oIeUob9WzRGtfvEpiCHTv5pgM3QddW7nkQriysOaQgR+OP65l9i9OI
1z+ACUY0GimVNyNC2b3ycEMghgPoxUosY+T3gvb4BAhvZ5GcwCsCg3roo0Xrs/oIHOufn1JBUSnd
lNbGUMR4O4YJzQoj5rRh0csZYrL2cB+5ujmb1P2+sS/+5e2pTOAc8I5AnvfqhXaxLW/Wj74vbGW5
lYhT5LQ+61BF70pqEdT5YcadF9aAjzEpO0JLyjfLdHQjh3xFVnJTcqsNZ6VVrviScdm/Nh+YK+PB
Xt0RSJ/Wpm9fwnKBVgSq3ioMvHUUaCftigMiqNCbl+U2dbjhfb5VezIFq07cCCabl1jtTxiCq+dR
hqVWPkQZIlEpquAg4c8wV3tgOqo0yQoFV33p7dA0fNGRem+0p5Ew7vAPyXsPAQ+rYLSx7dXlrKc7
QIS6jrdZoM8DUT3Wepp8rYY5CHW84e5Hb79CQmd5Yjf4Fgwhr/r6NCw/5J1NOxcLFaSW1p4C3UYm
Zn98h+lilV3gguyZKba3RydoWUGoHZZv/QUq4jM8jnIX8lAf7JZaTpVZLWoKgO5VPZY3PhJHCDBQ
t+RZPG8IJhQ9AFbVFVAFX0nxyCExKVagn7C4n8Ljz2SL6ClBzOiKAyyxHPii6ralAjM4ovLNXZ58
l9vcQ3CgDql55ZedYPV/Sk2dv44KHdowluS0EKvsja8/Of+xi6CX6E89PTH9AwhdnsydgEQPiHDh
kGxOR1PK80SuT8OPbZFGCDgv8/Tj/Pd/S6v7LcoyLcgCEcV0ZmDmKIr/Adc0dQ1me17eFaF99gIN
JVfFJccIWz+8yvdJnKPujCiXfunoQcbWGMihjFJjfjGaff4jeA12q0h04M8Xj3+Z3Ja29dJLIR60
SFgmnfOzeuqDroCHdyKk1MQ5c0ULmNR2fAK6623+kqs36K8ONgF5DIa0SL57gSStD1DrnkPuN7YX
zYUcurHNseFrBLC9o+RV3zQJehDAote+zsq1wYmmtaTFCmWZ3mZPC98Y3J6I1Ffny9R6oSVwt7hw
FlRE8rpM8U7f/1+ai9ZYUIkqQTitbSY78xk8KEQDyW4JpGtBb4CCW6eHGtiKONzqOMOxpiByyTyO
BagaqLR3tsEdKtjWtSYzZT0LffZKi1OZpMum8/VvKMM7nuRFmGWz2QzhmQoveoaJcERN385l0dRb
P4D/YPVDxADtQpNdEP1YlUpMu5rFf6jwhoCz4H1pa7v3hDYJewg3L1K7DOMbXB7ZkwskI5omawjd
bq4Ksencf5Cge4w1DLOQ1grNDR5Wlr+L3HWShPgb4TeBxsPiLR1P+Nt2pn5m6ITURgnfs+DSjSeq
u0zdGIvQzch4L5niQJFmNg8FBh3MUVuSM9QpfB6eUx1QM9N0RI6GNyf3UMw6KnTmWBWF4gEgyDA1
Pck8wmRwxIjb53jsAlPIqqH8deOnreIcpkCsidz65QpbttZJ7sBu+Oit9B7lZAHGrcinJCV2qbsD
zSPJnmca5jnrRy7okCspD1ewGSp2e6ocpiljyHTz6u7qf5BLPx8q31oWLf3A4Ee0VCH42PdEwAWR
0Re1rd08E9RkC+4ckJKEPBbQphxcjeG6KTa38roRTnyX5eZjeN3SYeb04VPFTbKj+N7iBjIEFxUI
/QWWqnTFa1hCjkCI9uVjkIOd34Nap53s19zxXzloy5+lw0azk03dkrQGMd3hxxUt4xwk4ykeLawn
tn2uRO/cx2495nrcUaPPyV75YPXzxTCe60YaiidA2lM++gPVJS2Ook83ghIwEJ4PxLoeM9mpP5ov
LHqGpsK6fYNZcWuf8FyMU6AbuomqGUWQkigG8nd5hurzBHYsFeUlRr82SQmD26AvYioR6/iqYqRd
Hh3lxNPH5dWt+x1AxvQlhMhRQUV1/JJn7Us5vSeQVEw8p76RwfFrF+HYROqQ5x4YhJYshHO4uTAb
BOzJK+z7p9IePc51RjQF+CeMrNXj/6NPCYWiKm2ZTXcFyDaRH71UtVkjsb0kFqKrKor2DErVh5bW
sSQZZ4S4GT1SmWIILgx8B3tQtc7CwG0uEaOsf46j/qjEoF1T7Xv8R4TTGoJ9BJLBgWrGv/bilXEf
Xp5tyiQopb2wIDYocx2uAmANj3kKaYTJumM1I5vyuCR8c4iDEnWHwSmSVd4lv8ZpSHJKQ50Rtq5f
99A5LPNRXfiUHcJhVCbnpUFlHrQHn3fCM7a7rO89k4jeeFpz5a1TagwFq1VJFfCK7kDkxOjGdLC2
koLEglJZFyvq+cirYLC/J+7IQ1c0aknaW+vnOiLiuLJ1zIdyHt/j1mBuDQs7bvF19eTpZYKBjkJ1
p6mB8x/PLdRbrX3njtX36aobgXGd4yAwEOy1EOEcA3sNaZDpCHHAFjCK7yiwfGFYkdOssRiYp4FQ
1q91uRo4wR7X73xJumGwkgqWRtL3dcuIUXeXchJl1BpvLcWjqo5yGYygsWLOGu3laQcH2L9/FG25
KrMi2ECMzUc52sr07d0bN1zfd8Nisw3Skwi3EdDHH6vQOZlx+qHNlm8gALfmLw9oGttb3Ag1moWp
DGipAc8z5nhh8bBJDosCzDwBQ+8Gu2z16BeOnnruRhBc5LxpDqy9CuorJbXjZA/qB1KTBGrruYbo
8oWs6LTFH6+vxuYOAlh0396ZqjGkoB/pyhyiSCZwibGEEHVgGz4ZK2dZCRQPygmupAmZU9GQD5HX
TECDRX3hYnu5ubFS81mlT1obBIG4kAlWh+IjxtRkK5TgVRZZ3BIziBEQgvXYENrBG7G8miJpd6+6
09xJFIzankbgUNC3hSOdwlh47BN+67hQ6ZqbbEfiDT/348kbkCF6PQNQK8NSpleHVmAsf4PXxVF+
kDpQxSTcm2VXuWan41SfY11o1Io0/Dez6RUcvKH7HRPL/6co58nhU0oP5+4S9bIeyM3Fo4kmpO++
mzpi84GNfPDnKviPi/jotd2b4J8sl8pE53wPhCspIyxv4XLUoKkxJ+esl/s6W33UhokSsyIOd7cY
zAAV7FJOHtqbRohqmOykTgsaH/HXKkYtGeHHBorql+tmeNSESy8q/5YHr0i/apOtTNAp4p1GIYg4
j98/TAcgduxD6gSvc0JUscJMLK+Ij8H9VGZ83oBtY3Ec7YMmTpDD+7SQx7dy9jbnkwGj543NSz9/
YB8wN0eZsjeSKDmWEBe9+rMEnZtromDSXxC2JJuDd1bQtcI+m8G8ajAaEeH7hz7tj+NfLQ8E9x/k
+LyCwFWZTCWtnqfG6z4QcJm+ydKYG6Aw3LTKmoyMNDeEds+cHfofbT7M9lSSZde2YTWZ/cOscuNu
exm3YaIEgxCH9lmQV+XZCC8EujH7mlqAv29XSNKj0dcQTevC5Z24YcyB4z5vziYfRx1l0m4Uj6A+
11khSoG1uCqlhg3okrFLZH2e5W0n6Pl82CXBOxfllGeikmbQyOcF4ViLsYmNZRrLItk4+X3aq4n7
AduuJbVboph/n+f1+ZU+USNe1tK/aY9ksDGI83qG94x2qeAm3014mK1TYyC6jS9tdJpqW+ZsQLxh
chEh/HQEqEDAPj94JSxd/XlJpGqTOc0e7txX+jNDK8IWU0N0kwUQaK/M3mzEGEaVtsei8j99aRxN
QTqi2dYeoh5htRcL0xEqd2cL/xFnOZwpqOcOGYvpDvgn2DBJ5CR2GBKL6xpGxnWGlv0v7qajB4ld
RdmpI/ltiIQiLG5oB6TKVBzTsamZSpABKGoj8U0mOmhltJ3JLPcKS6c3NrIWaYENdoSzaEvlCqqE
EkOHXRTOqyNoW4ZAZ1LEZkazyzOFLTv6T20zN1bb3iKSSbaszIEIGRTtSlZE7Pg5+pAaPFJuTMaL
iDANYQtj47tmoy4hk5rEaPWgEbXjSQR9WxP1uDsz2l6+lr6PTofVUmiJLiNpHqtFUOaolILuL8Yl
5aRg0mazAgFLMPgqW2g1cxylZYTh9k0owWPVGtQaFBsbjffj+bvXHR6ABMnHfkSegMJyS67zUoxg
Ytm0eI95J91mYXt0tsb64Qvad7KvfpQR8cCKissYrS8K7cjTGrzr5cRuTcmgWm2BLBIgiU1j/S6j
JMiIypSubu8MfninmOU9r6dCHqSJTPUCLbFQl0faTWx+iAiH7JOkfYbLdNetVB3zlCF+OM0u01vz
KUIUON6x78n3RUxJzDytmLiRUgaBOzI2o+uvkvMy4++jfYJgD5kcpIhouT+WXi0EVNl1JnC7Sz/k
ACFxrZG7Hxgu2PaKCU0fXHomCWKwnFVe2NPY2l5uQk0j+U9+xB3Lc5AaEh85Uav55nj7hFPiOra0
fZeDqZIhwojCcCEB7AmwLBFKTTdAryMWyT8Rv86o2bRYNtBCgk8E/a94HLEs3P40oB4zTtrTk+pR
g4Cv1urGDASXWA4aGXnrhy6waETtTLly6ki+1XQAvt+0dFKBfOk/NUP0Vzid2SulOzwEKPcI1lP1
kmtWV4pH+R//q/Klpw/JMEWqH8g8fT2CWVvT9ovS+sT7eiMIy0dpCm26pVAuxIM7ffDwQ3tjHJLW
jiEBpME/hF1v88eJYYwzSPNtxKVh3kuT7I1FS//GyMD686Zt0kIKTGJfWoKGgFOaQhH6W/zJhNE4
G53llmJgWzZGpsbC5Np+/8DkmtJj1T4VrPGjCxA5c56+u44IbjWMaOmMFK+Un/j2vbhlN1YjsjrB
OjcZQ6Z9pwOnB2D/4aAorZD2Us2HqzI54zan//BJF6OGzoWIzrbIdiAjKQwbLBLH0jRQK/BUYwdJ
FhZ4+ae0eL43DSnCByW35vSM8c//K2fmBxR6HOLYCQunPsyB9iZHXp5u1CBQqaHm/svYHY1/o+Cm
cHn9zlwNRNF1w6EhcQjM3U5wGnA3Vbamknrh3FVGdSzJn0nmLfIAbXTMjxQ9V8//EOLM8xBw3XxE
ZccxLvZqZN5JQr6ACa1VlfLEE3IeZhor+1Gv21D6ZVoBNTI/Y52iU1bWzBpkG48FPVxvFG+vJCe+
l7BQB5z22DtjD7gZhxAntgU8HXDvM6eRJPGx36oDBlMD0pSQCHrCO++TinynUhr4mB9sM4zYMIls
+IQjwXnYDwTnsihWP1SaZ+JHVTyS0I9mJ+Oagvvh8ai2DBs+6Pj5aEBBDwmIF/ok8+KykPbK5lj2
U9o/XPij/ZmH9Xf2q61iotN91K0qM3K7L6jFqPfwS6yfsdweRhxG+UE/uTYeJS9zYREJXPiXFVcb
n7Wb7J/uLsqBRCwkvc0MoQX1KzWQabimMiT+O1TgcYshfdEIHXPemVAI8pWIjeEXuaXtJS95iI5d
zhI1kgfrJjvnLHEPkk9uTXXDZnZI8VDsY8FcCE5y9OM1wbOiMKE4J/wCVWeQOVmprjjOqNINYLDG
QTGCGgvVA2YPELnTJbBBXfGg/3rvdC6btm5Zi7wCpW8qFCurC/ibOdbgLa8sjire+pUBmugrvTdx
teBwzGEn5DzThrT3JHEWYEDa9v4rD2CQQyjax00uwrWYHyRb5nK5Vt/OMVYGUgGQGaugrFU0717O
+yDmuIhv0hkNOnshVfW8shw4jt4tx3O5SFCs/l03pdCDQALT+Ke2Y8sfFmXhJzK1lmL4mYYO3pmZ
AJiA+/e0feruTpxjEeKZbsfcuPrd/+vR1RPCTdhGzZg673eeGR4xIkrH/eH41+5jWm06+y1H90rp
bWZKX8ZVZj5boX2JiWvWtMsQR3i5znG25HPS7y/MLNLwRHO4f/6/ApsTx3qU0pD6Lt1wdqqRU8HG
ZZWkmmyE0izCreL/os+TsEfaljKKb1b+UId8kAO3WhHEao01taHcmEokS1xm16AHMfhA8CZmFQa+
fZPWx+1lSebzOieY3UerdPHTsN594sWDjfgaPdE0372fBP8pmXyt+vS3wH6k3q2hgQyWJ1NT7sIp
YpIEa6eYLSSkvus4kK8OEDLN0WpIGv88UDXs4OAUimt31RpC1DMknHzfjZf4Cc08rv7oWyz2DrFT
+59bKj4om/lB+yBPhI7kT0quPlyo/9D+EZNp9zfAq41K5tat/056qfdkCwSPN03Xki08v3SOfcQ4
ZZaaBGHktoJRQTjielvh0iFM26hgSPXlgkRpLyYHQedK+0mtKzMLsj574uo3hM/fflOhgH7bjNg9
6+ukQj8J5i8RfsbLgDxCO77HSRtS3QeZmnFGWuEjh234kthCOvHipdb8v33iEy/z8NwecG4aXbHo
IRhL5PUgvgWuhJQCy6fM06vv7VxxoSXgOUOx7Q/LXCKePYgDunNq3wAtCRvU7vkCn7+QtYZSrTGU
J71K7mKlp2s8rDzFIlPb7jFHn0JHG3asfYsBZ3hRe8xMYWNbsdjn+leDESxY6uOcVAAJs6wksUUr
PdsrM8vTnPEMGGlpsdLCiYCI4EIIBTvNa+J4eR3LMo/VUjpJ7K8E3G9la4Im4OfJSn4sylDlWiVw
s06dvIJs6gWmbQY5zQAqQyZv+z6BrOiBKXrEIZyqj+4OGxy64RjsBm001LBSQBMaZ0IuX3ufPazh
kcIR6ho8pSVsGV/a+w9nZh63vRjNW5sEra2scZem2dxoN0TQhWLpQodbfCNZXJYFvOEx3LRZddZu
oySxed9tfMAELQ8MLte1Ua3LrHoVU1zgQjfplrgp/x71yM5RWoqV2x2TtEJOiT6k8vH6koDKPd3R
89xSnaSswxNOm9KB13ZwO9JOHVtmEQcfezwr5qbAA4skkPEZAiKORd3mRfMXTKrlbMCP11Fcpynt
LonUn6HJN6DRiuNxxZvtUs9H3dsuvY5DFZ5EBAO4RHiRvUiEHfESKlcgilRXqko5Sur9GGAGw9lK
6JVOmWWOLpmg6eoSE49anwM5WLw/PmgFHGnugkhJfuz3toobUYD6BOQNuAAVxYtFcqdKzCLcPP1/
HvXmjRoksN3SeLE22UR+t70yqmbUmKjYpFxrKT40JWIC+Iam8zJzJYHUY8qKeLqLyH/5zQ+7ti+/
uDoIVMgLCp+w0MXWoq1hiE0ueJRjUFbYaVOUJacbjZHRoIT8LCkE/gOADQlpycPHXFQiSWjgPIUF
IgcqzpUYY9lj+2WD/vllC937lLmBHDlWhlByRpzceDFvQeMGKeNQuteQW2rSTdwTIs7ZNcVN58Lw
5AHZ75tZClPBiXzTffRoXBsOvqv214BBtKVRaJQWZEGddJqKdACU5wlWV/CTuc4b8iDCBXuv1JdZ
vvV700iikDkQ+8j3O7o3DhgxVUeB1kXOv9b4Fgzcp7n1DhpqCGN14tDP7J0Aj1wbpjiGOxX8JBS6
xus6nobdx/G8FP5lhPKydmS//kS4hO8HzWoz3hczZmdIidJvhUpfdUbOaeXGfzYarSAF0qM3lT8t
7hmRpy8CvNBjWgt/cs30mD408b/Z3CS59xNariloY+fHlvczEcdtVsqYKKaxPSOR/LFvZUG/iFsV
EWwVTDMK/BRAqMnqk9WjEL6kC5WgCmyd29wdcgNcbiD/VJ+eyJ3GAaeTIQCue3jftoBIAWVen5sN
Ggs0YmrfMmtJBRo8nXRhLY9p2bBtHdzfHSaStvaAwT8ElLiMxWLAgr1WcUfj1W+4BuAV63oYd3U7
WhLBoLu6qjIR7reMExZwuT4QLyUPSSKtZiYPNFwIjoBQVYqwVs+O3LSxaw85njxgZaFFSkUNwPYy
F40O70G7xBY6SJpFjOf/WhzCoM2AsoscLV4ed2aan9LImGfV7Las/xJVzbNQ2h2yYsZfPZ9tCJNV
+xuNWhzflvawa6l48tqwvn3m9dzLs+UwDttUPBRK81QcuXu0Fl7WlxgKM/yg3N8vxDozK+z6Bskv
82AdZJyE/8anh2sGPHiNhA74WpvW3usCBRV80g9/QR9AaioG38t/648AWCOq7Tj1bc8sMmQOQ57O
mZ8SQBKi3A9Fru+E81aIMTSbS/ZXKkvwlZpDCnEivGJzDlsERyYcWk0M/rknQWYANycHMmzYn7TK
mOXDZgGL52Lrx/9/LI4N54XnDM6Hc5aWCnmsI1Kmrkszx2G9IufIQ2EP0DcE2lrnAEEjW6aVi2f6
izQWpV9l0Mvplgx6N0IWlZekAvQjoF8/tGjP2+fkFm1ZSGGNMy19YixaV35ijUatzZCF18xep+n3
9ndE4oohRkLFyJ8eX/cMklMOnSShg4VKhu+JKAW9HqgsCzqEDjUK3ZTvohCnfIKKwq0FpH6SmjHI
Rnp/eHA2GF/4M5i6V5pBlYmd7SVQAtjlAFrqdoZ0pYz8LhuW7YdtiXNKYTDjyvVbb8cxMxa8HqM2
ymdZpis1sdAusTCZMpy0CW9gBNBF0kOG3Vblru2Eyb3+xTfRIkO/8ZHI0aMglePjNRZswVVb0h3h
2aqipGeQfF9VtB4DdCHlvBn4CITJQ6rkSNPI8+Xzi1jUivPki2qB5gnTBS3NDdtC+ZDNVyyIOkTV
8KJFTz63Jwe+V8ohZhc4hIXbwqGPRAZtvT2rDT2hSPLWyYn6olm7V12MFgCAG936/Xjj/MdYZJUY
rDycriv03acszl5LJSujVXvpWaPXfd3Ht2LbALb1abGLIubqcOQPElna/Gd9hrHCdg+2Kahkdwtq
6DcIdWD8k/3qyh2BRw+31SJrG6/2QWSeviYRnTQ04hPzeaEZ5KOd2v4NfDKC9+UtZ+ChrtfSLHLA
NRbi4V6/g2hLDhnINv58HceJk2LEmOsGVylAAdfeft3YsSA6Q9B8YjLib00GF275ZybzmpWZhW8+
DbOHeseM6hvQpwzXwWa9cOFx2baw7FWbebX6mYWXXHv7FJ980SPWC+L27b62v/OhZZHopCGXBIFx
qHsnraDE2MnHJ3mbTboPc53GpPKopq5s3aA/GebcGYGMn4XZkCl2L//IqddTLxoxNmm0Vrpym68k
2l2LuS+SeR7R/C562X/UCrxxOqwDaGJmt2416U/vyQDq9hVrQaDtV++VocOseyfhYk/cON65otk/
0U7zX7em5Vtw2eairq/w5EKZpIYsF4134xi86db+GYz8GbjkjTkcuGvQoYtycPSg/+NL3JOp0N5Z
Ss9NkD3UiyqOaEXzqTC3S45AEEUCfdZkwpzMpCWqBg2v7K7LWC06nxs7EybcDwiqNuMIubXL1g/v
GG/Dg4IirJV3057wITCRs/cs8H3xy+mJMFELnQIfZ1cza8qApzkj/X3I2W8vXfFV2MLjEjpxGDKn
2cryb67gM7TrAMbOf6atOIZy9GEV3Qovc8i7spnCvjdUwc0UdnJ5I6LM23PuHwcZ/LplihE0MBxw
z3LW/qtjfrQuU0SN4qppkzy0eXq6CUuDUH1vBb7tPBp9paHtiDEyx8v7oNKRz9SgBlw820hlxF8R
7nhGRgzltunyY/pN0p66JN8yz+PuUj9PxLxPG+M1IEot6DT4VdyBKDxzxMW13MFcCE8v1ss1kJbe
vu2nRfYmYGdunPXwl/5JE6q67ado7YMTDZ0sqGKRxLf9doR52WAGLJAX+2ryF5i8SHrEH/pNc4TM
ySflJO9zpO1jaQtxHYLDhGUfZrMMKVkym3jLOa4i47J5aXulmD+VllEmShtEV6PtNRUmiPtuF4mN
OygLZ4CdTiNbLH9rs6/npsl2QfrlTcMQRdFK8t9zYa7HHf5q2b7woqX+TApcW1mjYrSciMam7mZ5
Gd6MV3Wgr7zpnmJ6sx7Ccl+ms7ifwYmSxIHLzuBKUbe6mOhQnuhqi7lVGrKbdZanbfjA0EKNW58y
71P3Wa1Hgkn/kl0lfGNYcL+K/eZ2zbx4Wtil0C8nR8rmAwEGaO0DxgA/3+upnc8mk/zsK+hrGq5+
MXGTD71QbZR1d/U8HWJiK2ybxgPCEZrQLXwHFK+P8cV4KggdslMlNwIIdlyiewmqy21cxyD+ZHlq
HJK6FUIIi2y/INCSxQE8XjFoz5eHChuRJ1J/c9vqtpj1LlJhS4Ra0HitixkU1D1IKRQzwh344KnW
RoAmlQPxiebRZsRmR+/4JhdZcZ+dJ6bJkX+ccbb9He7mZ2cFtY1EMsvxOU+BP5ybPRstw5G4lYW7
zWMfkhXD0cTlL52c12fMgNBIJE2XGLOX1lW+t69ox0FBS0rAgSPAd/ZnxW2RE0mLEUb8NPQR1IU6
8ssIZU6uCNnZvnSoxk+d0l8G0saj3U20+M+5IQJK90Dy3ku8viLVIDQ3VRMmmCLROonZWc1xSOW6
hwejZ1i+hlzF86KETxo0MVauDAV2yn2n5fPNsjuB4bV9DFtKNywZ2c55WL9SlmzQ6AMIVT2B6Uz0
4PNl6qd0MWBZ5MV8IeEnzfxhy4tYMkpZPMEL+Ix36ZxFttGKst3fuGJXPKr0DTejCE3yON7m4cnc
kcioI3o5+VcJgSshXe4WOcH5S6wjRJHCk25896SP+86P9ndhVz4LjKovNgkRyT7tH6PG1BE84AGn
iPIXCVPJqkcbtYJTp+4uAw479TtavAoC4MJZ1uXbtUu4OUvY+tTyQLe/KKLfDcfMeFzUsgGLkk8z
fZCoBOX1IdJKo4jcBwJp6GQziS8NQnOm1turult32oC0QTN9ORZbiGvhZDa6lJSOHFPCVd8mQFZp
QBhGfmwaC9vtPhyyfIUnM+h1GSl9QUn2sG6KENdvT/FxOMnkEJoGURSrrIygd17b3+C3slFkvGnQ
0BZ3JICg/1Y8xAtPNoAJakCkUWqIgsHHJfVDm9iQRpbjmssQjke8VsjobQpbt9ELzl8byIG8hORc
ITn6vKPHSNeb0M9fdeWy4cMnAFE+Ec3reOWqgUo+OKFyJBIx/iKz3iqD7frhAa4nnPZXUWDEdwD7
+NvLhrfZSdVCFiza2/SQUdO4ZrcfMlc0RGdGn1Fo9o2Qzu9rtnuB0JCFmoajNUlW9gYnHn0qXBCc
GaLsBojcv17+7a1P+ZIhiA2uJPL09EGjvtSvnKgNBNP5pijNqnMPQbsS18K3OblULx8teg/r5tbX
yJK9OkEqUIHY6OsuPOM3VYNpCz0ZMgxhH02Ghn6x64TqU1Cyfof13P0mf9GTYlHMiia+ERjLktii
CW5/SKHA7cYPk9NV1YzjR1QudtkrMG5GpPio2WbX9GcdAhIR2J1pHCA1+yTVARVu69j6CpRdPNPY
PMnU0lJEJ84mNOL6unvMBDzn8rHmUzXEn7u5o4pTXuCiKg47Th4FraNfCj8tocFFj4piN/zekQq0
FvboM8PTLdQhN7u6zKgxODwA4vAnD6DBUs2e0+MG2IBXrlW/7e/1VddzPWOadw/gXF8CgXb/aY/5
mWSEDSG64YpefIdh2iXnzp3ytgYjM73aZpNuGMZxy7ZKlMM3u1eaLLyiM2yIgFz3SlCaQo2xeJF9
0OAnhFAKCuu7nctgefDxN5c5iE4qqv8lV4fmVq/UkZK0M2oYiPwoI0ggf04rtfZ67roNeOG5zNY6
LQgG/Ha0gcDfieKV2rnwOHl92wYOzwmskDmuuqCG4PhTgxGw3BSTlg/R8Klnm5/xB4t1rzEwcMQt
Pahha1KXP4+KmeBDHrepmMgUX0XfLGXA9SYh1xAL4NItUVrpjrrzqGB4Por00H+2imYzHh0QvNG0
5fMfJRMQzNf2K7K+WruCVogeHNGB1EhuyissJw0ONWPvcCuo38l+bFp6pevZCFcNlXcIyFON/uZY
n/SyK+VTNPSpSaI4bkBmaScAyaqKCeJjUw+dpXrKUezkXgK2XG80N8U+Z3EOQI50FYPSh2/RLCGZ
zY9/3WffB0SJp+DUJrz/afOvuzJIXTT994X/pVHJXUNPVphoZ+nR6krVNWS/cEnk5G2QcG075pdI
TMjNUezupsuGDvLRyozG1ENmgoTqgQdKPh2JbnykUIW0uCM0sdKcGfp6CSCe3PLJ87mTsqj8gL7I
CLB7RFi6YJMptWF8Qx6Hs+64pHF0+pHGrM357Khdzng9NZPJFgkbKOy72Fm0ZPvVsGykjD1+B0Tf
ZYSOs5B5aHp2Ue61qq4jrxaiT+NFu7lSR0IAu9w9uyjyeTIdLcWF1xQ8nfHHbepdH59F2JBdf2nB
Q9l+YeBcbiY5rbnz43n1UcabeAC4xqND+DleCVXDM3CwacndE0R/n3BGNPGOpV91mlJN0nIPEHQN
GVwQnw7ndXiSgzxFLtgnKSNPcMHx9HlXhZv6V60bOk/x48S8t5zLSqx88SyiFXpDcYNSTtYt+6JD
nfsiEj+ctJNkIQ9Vt8YZSMX5af9wX9wall5PpASeEDLan6ESk9NdxvE1hBMuqr+joqScXR5KL7AJ
3fxCDI3eBVCuc9+OwhDAxw/z0D7aoHQmhfA+C08Mf1HCKsAROWaKS2OWIlP2ydlGK15ee5D2PR3X
O4E/BueDLEkerj9exx+uzeq/zyR7+uK0II3j1Wu0wWQMPmWNAHuR+3/O5JZH7S6sCvANKW2yRsG9
hmxueEhZu8OYMRwJ9+l8M+HSJbs2x8jd1f0F/fiaK0dWo8Ern9haZGaKP01fKHsIdKvz1BCiwKf5
ONmikYU4ZXvHs/yty/lXtyrTMXOLRXq87KIqeHQ/C3dEKIsWiYdzYhpzH04vdpHkaWvNGf6dqPtk
ZS/U144aQIyp6G3USWZvjfwNUWNNdavoWfmo2TmlYFx0os7oktQgMlW6eYvMxAYXWMHx8XJnMoOh
N0x0mPabYT+qrIrwpitRAffuuAIuwT84raU7axA37yvrf6hw9AfHoId3g25PjJdDSZWGUF1hw5CR
l8OHnyo4Teokp1u1reR5qtMSkuuWn9yZ8h5I3kQHUltLkhOvnq+RIiwz/Uabwgsg3xjiJxgm00Jl
59Je1q8NIo4WI6lshDztXPyr5mCOT999dY5Z7d8i0pCHwyjnzaFlX6tBsSV0RX1g7KoHqPhGKwRS
n5yc0AcbfoG1OtcuUbfpi6SDLOHuK2NKWhozuQfoJIeEAc51pfzbK8hE+YstCtLsjKNLONvFhoP7
Ytr2SA+GPkvu70bnfdHZP06ywoZDutcH6iCO1SJbtt+qV0c63C//DCUIxCZImw/20CzVZQZvwJkd
MplOnCmZquKNARF6uR673h3q1OMpcAR9ADQTqz5UWYH5OQ0Otl5pvkFrvBBHHGqtGk1ZY42fbNTL
HH8idzAP4+WZDuES/P46vVdQveYkj92A8bL1w0wLRiVtKWbibIZBiEE51qhM6SP48ceOPPoRWr1Q
MlG/FNf/A8UPhIMuJ3qj5GG3YBziBJBeEjo9sbQoXRH10QYTzQXUD3H7vw6+jvSqxgXcqqfMGxHS
eI68251LbkrqoopdEhcDFba21bQb+lGzqNbOK3iAma5DXPWHr4pY31hz3x0S2j2RVMu2R/wdri0V
q6+UPtmN8wgUoHENIAAOouV5nEYpv5ky75H3tqpi8Vw+BEgQXw6wUxKVYLbz+dNTdBWKCrBOb+uW
7B+EWY99k3tazxt4t8ICt+G4rtGixjaMq3zdQsGO+hvjM9MJioA+nZMaQ5js0ia3t4omItfSeT+r
OXxqnTqSaeBGyvW/5DsRKttfkQydjkT36LR+p8cLVukTh2VRTZBttgFcujydHaKczBK4Z67b5HKJ
0+CwxvIb0BPHtZL6xdVxsaL4mMV4TB+LsL9s/GG6Hx6KD2caysBPSGs1nAgm27xSjsuGWSQj/8wk
s8poXlEFbXCsfuxv4pvLhd5mtzxksbHP5YHIavkuzlZGxwH50mAEDgdthw7c4+D9kyxuZ33HNdqU
a5mK9bHFQTb7w6Sh08YJHvP8MY7yvwohzKqKDZCTycMDSxh7UDRQwIJ8zuso0+SIHbzMtlroPSTB
b7SiVXMlt9x+xMQo7UImFo+kfyYT3SnUVooZ0u+P4yB5IfLmexp0yWxOkNehdX7IeBtgexB6Yhg+
dZxXNAPmaO8R+8BQVXVC8LRA6qmNoZ2djymIjnb5iyYM96pQDxI99XNwZUEv9hZk6PY7BGYzcMIF
w/8N9sTD4IIvF+L2Qani7WimTM0/AWwDsSmKHtp0UzumW5c48lUXhtejCoedTf9P0jepEUU/Hj+W
I6jNZRRS6rCCdfcO/l4ncfvPe80g6gULofuRxvnebBQUD0pi7gs0uX5ibbLf+VV8HvhbMrJF0n0L
o3t7JecJsoueUZkRLG7rKjJuckpGcyo9gBmdnMn9w2xFgecawyGEcToQqtBKagSAIj9J3h7BdpsV
KJAOGWjLx14GM5bMl3Yz2ZYU9uXhZD6dgQbxTtEvS5aRwb0e/B7pD2aiCFHSVg77hdnc7GP3o7H0
w/Fo7KErhr/QVTd5y+bkTWP3Y9BxhTa8tUVckExelggTDtJS0DIpM90l8FmmN+kQcsrSoM33ySDm
EduJWMwEE5Rnx227cmzWfU7Yfmwp5NSC2FoY/5N/c6+Sjq6zzIt5II0+HVkGPfaEQazEf7IXlvHv
LjaavnoY5pwpKWVgGNrOCAHDiouxpDAgjiUyqg8xraAF/fxVHOStywZdhGc0Qre2kU+gEwoGCtpG
hbq/5I1UdQssMRqy8wkv+shDXZTpfA1bxgv/k1hJw5jpoZcF1cqZRhoGVCGGGQBNAu7eUzAa5v4C
kbhr+bdqYOaPnPARQ48nSOJVFRpqjMjRCKdukGz5sBSCilnF9k6stPmbk2harzy+L0LKp+geNqox
YDTo5KrZ9cxU6vpmyxqegQ4JU6T2TBCOKCRicUa9EtDyCBn+8YMVD5rXUfIadZK+uGqcnqZnsMPZ
qeOZJiYydL6XxLp01k2TMAtsxLRlKgJvU0D2yP+DlLylUBoi3WLUhAFV23PDiIbcCdRd4Z4BorA3
umN3Eo48obPHUPMqg3Va4GaCUYeo2YnI189myoAXf9kvM2pSLfvDprPKBL2BWkM1IUkp71zWLqTN
PA9skyOyVoy9haIjfnvRUkrKehWa1OUNIcKiw2PuyB29hP6ZmiWfdpnCrhTK+VtGIZle9QP5M6rz
0gEdS2jpaIMbVDOYoXqkseQf9btZpPy8OSaL1Jg7FEYuaJgN31SxbGk5BzQjChCpMbq5F9dylFQC
YgU0J+CC7NSIcXMtNgjUdi9eCDsVitbmJEk60MI+D1A+6zF8zv1RxnjTW7AU7W9S630U896S2MqQ
TKrXBNidZG6whtnAvqXWB8r20BQ3oP5VTFv0vte/Krvitm7B7BNG0V186wGM0cxJ7JpktDPZfNGX
yykkElZxOgZyITY0+zgp3qB6TAd4mPX1H+WlbUoqJHSB6WMOO0x+uBvVIv8QZNcD1ZzekchduttH
9/pHSADOcHhUT/MyYbdm9QzpOnrVjt1hMLSs04xIcZuBdttk4oA99jxe+BIJ+0DCFvVnpez/RLRs
H24e9ZLO65hN1xNmp+4EdgPannJTM+/8zsGWlY1u843WP0ZrrczkIRCiutX/YFkNfIMLVcS5fe8Y
ZArId4SNVHvZSXfAian+aoOtIfiyk6QLs1CiQ4rPRAH8kNwgkIv6+MHoIwWN2nM119fN6UPDE2Wm
kEY/9B/+mx7jQEvP4P6PjY1JxDaETCudHCiNtIyPmCtlgH8KlcqUdfxtn1jb5f9U9ie7Nptfm/HN
1H/kNleHyQX6t2eH+nTw7NaVwDQKw4SUwEsu1GpXEmVbY/HtL5Azh0mIsduu3zIbwniX16wS8URo
le0s1QKEACjfje0JWyjcdkPVttMGsfEJqqAsYgjNry7WWOHAg4KPbIP+7fwORqEZZYGJZ0Zez4Xg
2gdFof1ak6dX+qrPF+kDmHltKkXzBGZAwvLXwdyqzQtDmlAQOAfieXazZLrQMkOTtWpABIb3OFrb
IRdZm77d18TwoEk048YKAXAiw82WMW+QB7p+F6PBP580GS7cUjKDnUFgTCHwcJGRWjGgJggl0VeW
Lu0HBLfolkbSzCebbZ1RBctqVRk5eZpDnSDzutlEm28SaY00C5C8bybixlq09HmL5zY8S1QvEwlj
NwZgfAd3JnlqGUcS54ccS1Tn9+KxeY4bDcRa1j+zfdQyyIu2RboKo6ntUirVpzDzmnbqh97ijV/7
c4TI18ijEzrmaWsGa7PuDwlvo4MbPpfYrkUVOKcbWJmlM0q2riwn+eo35zxbiTPQ8PAMYwvncfU5
UVJ0udjBaYGqXzHEe5rsH+TiHsNqMXGYUb5j37Q0eGKTFNJTb+tZ8AcK6pb01kXtuJtElYwBjP1Q
dBeX3X2ukfuG451nubEmRE5GutzbqLNfZOO4BzzKbPMd/cb290IKDpt3+kKVienh+pkaGVCpwkGG
NHj0gfm4evShjt4L64u5hm9/j9i9CAYcF8bWScpRK8TyKHsKKuix9Z6NnLPTv9RHIu6LkizJR6OA
6dRBlqw0WT2znTEx5azI3r0dxYb9d9ozpCaAX7sJ07Ae7Tqqh4CFFpiFCXf9mYn/LoNKGKT7gtyB
1/UcWk9uTUnCoxKrmThW5tYoef6DMuuVHQDA/CAdQEoRZbBvG87Ym250HIT05soAsXOQT5G3hx6v
F6G1RWeK/oUYKTzK9uaQK2BI09gUaOAUVQCL8O/hmQXFtsomkiuYmQFHZhhDCZdEyBl4tnMf3m50
Z/yY21ezxf+S9O2Ln0/tv/CzVfEQIXPH0MS1cvEcOKLFp3gmmGlBj1KzhLrYm9xUjh0/1LA8X2FS
WwZXaLH15ZNS/76iJfFLPR8GZLCIYf2DPauiIuWJkSe/27L9NN607QVsQx6RifcnllJuWh7e+H88
/0b+N4uQB1Klmqc085M6/YaCuP4lRRQTLEe11XdZwe/BJcnqX312pFEPJFRh8wxedzc2cUJYcGyb
9anOxLepsYeLTRWQ/+un8MQnBBWe8PSdpnuuxOUfcRnVxTXeNBmX4Bas+eaaohHB2wD9/n/fvbqt
da4rUTndn0aYynPPj+ykfH81we/Y+TJ6yvCeyTuVlcWuYL20YioARNyPfgTfj02cP5x1GkVdpEPe
K+IzZGI1Hro78RAbmadSgQNXXdrqAybqtZNvj077yQdr51/jqDoE4VMPc5bJgDxxnyYLC5HRgA8R
KQnnHWKkYbJbI7GlEhbDZeG+MOq8RVYJcDef92mG0nk1mjJ0tpwdDlTNRH/yAJ1Bjg9y6p/zymsG
rZBrJOdinU0LF07lFhzsVAH1k4k96T9HM0nE2VxQdjQU/glVpaBO6x7doxND0uwcw1aQK578M1o+
nouaeN4g6KXk6ASP783jGFmIbwnGi9x0HEqyPvXdGs6A+a+oWojNr7AukhJKg6wH17NcKzHv0UeB
7MkE7Sxe83Hyn9nj4Mi42/1DLky8xWRUJ8+/NeKxgfMAJl54UB6z6yw1dI6Fv4oOBIqvivgpLJvj
wmpWW2/zBHx37+Nf+uPVN/aAPeNayMFq7pnieIjck2CoWdZQYZuX5GmXkpCC9HMWcDxsSxQDbO9H
GMy8FChVGm8H8k9LEEnfmtFHc6e4zMKFnInezJ2Ex9ORGJt5keLtoZ8mxpMPYhulj9epXhgkfZIS
d2GrbQOfxL8/QtNbYlLF6RQMVZew+DLsRz4KTpMgA+mGMb2U9gshtmLNfkZU8YmCZQGdxcl7MZOS
WOK+Ka065p62LSBDm1ll+atBrtPvhaohfYZsL3vnX+xRSUmZFkWVdN2HLbaG7PHAISnWnuwjIUA1
LEsrnJGZFBuD1j7H0h3WAPv1Aox0Aai9RMiFGaMm3/RSfkg43PKCV35Y5PvF49bZJGkWaxkFWfqq
dkgOCjMJ3SOGBKQi6k9p1nbDPAyHDfr7q8YOnz0tNDnQAdut7/SjVVBCfsqo81T3pNJM7XxvvYKG
DLWGlZF4gOjAvWAOjM6kFxDN63CBvDw4DQyL9bCfvIO/iTyQjFNGyOS2iEv41QA/kvNBRgyChptH
+llKJY3aDzBjwhi1Etlem4IZhQsRWLhqZt8au9+7X4n8LCO6EzLanGd38tq9Fmhjt8qD7ERZCYmf
LguTH5crEphQnbfCor7xtGNXlsV01HDFAJzUtiVY7AxB6STwMH34gLecf1oAxY0Zy1D3rhbJF6QG
FvFW98ENDVk2H883GLo5mpoBw8f7SnYFuD9XO34s+ATY748O800f0HkIGB6PtsRZZDNM0MlwmWTs
hUaZkC+rZGmbVbqPrtPpQflAgXTKbtptWyz+SxEdAt9RiXIb0bDDtV65PS5yS7e8A74p+7sNKzVb
67mhHyiys/hR8xNHURbwVTnNaoyTWlv7t6C9bzVO3fKoYwQB59aRBcy6uEpKTFdw2SdylIl1ZIwi
F3g7cPLZq7TrW0p6xTkdTbcaWEMXpGbgnp2jxw44jiIxqj7dJtWN2ZeY8qMx8+Sh8slOLFtbBGkH
MGiUIskyf+pfVAqQryjYEFAWhLOXbbqUSEQ7AY1Lk1cTWi+XVEGhvKEV4U0eyEQ0hutZF6l1RhFh
J/5PmA8URKbX8JlSyVfRQOQkrLnIFtrS3opkU02vd2g+kh7KVtRKOyqTtEI64B0PAWTbP0WOrbdj
nuGI6lY8oyvlAuByI9/tuidEYJpi+MJUTDldleQFPx8ifGUt8G09xAsZCdCPOAy73qkBDTPiWkv1
3wWQxRkO4V97Bv043e5iqOCNVR0pQed0B8x24FLP1A9/eLfcFqERyIm0DWVw5LGLwm9X4U6oTz6B
6IEmuqmmkQKGch9A1IDYzUrloPJq/KboFukMYEsTsG8E6UrQ+zVWI6k7pvaRLu6UBlszXqDz8DV1
xkq5NgkVErHHT8HPpFsfS6xOmNfEvgbjyoH+ohmHPQtl1wuFRVFD7BivuBr9o6oAvmgeA4QVdvkp
NxEd8aeSO+Rf569oY0QJBVVZwI6Ts/H+I6Ws52lYD7k6yFM2yt5BWWtpOdfJ35uk4npF7B1IvQUg
qWdzCfLlKScaF1tnZJ56OYIMjjR2TP6uF+UDeLaNdxngJdy56TJvbQrPSMwl5mpTSLFe2tEJe2yy
6Dc4gnuTUlmUkoIL4xKW6oRWtjOeOuFp6J/8H6EuodpE25dVZtui7ZNpFmsQ1qcMh2Wwyv7HADLo
iqqLvfzlsN2nd1TSLqRkmwwqzS4NP0CPvWvCQ6f0o3D4PlrmraXUqTqXeVHCqqCbgr7o4Uo97Nkx
jdhO6T3hxG1aa9ZLH4eleKkdlmPjMjnyqk1NqtdbZM+4QUTMm8hO3nSUOBj8Yv/TB/dSX4i7qXmV
MHwZXpBEZe2VHcrR0zC8nWlsD0q1t7p3YY/1xiBfAF6bfzxu+4YIfdcdiZflWSq5fHcMASfna2e3
06ADHZp9n3mdEUgo4yKNiQenPPdkOT2hUe/Vd2NsWr7wLUxzNz9dw4/M/KMiE1XywEx2Mv7+WwcK
Q0O3N8BwGjhYu7jnKL7UE9Q1ktD+Mad687WYQgBQMMQ8Kchqm6Lu4CM+t/PQ5uydp5ZdxUJBecA5
tlcP+R7bnaoEUcP8qcNOY4AQ035IjMvtagsie/0xGu6w1CvcbiVN5fTmqAiV3lOWDrTxndgPPUIA
FIFf8vRQSlL4fGIentYBF2nLHx10a0E1O56xRFXb7U2sEfP1Iar1Jul0Q9LySjayk8dbxFq63smt
YNhRzB7CNStL3jsIiEXqROByxDKnxKDxWRS8Ass0f1eEkEqNna+PTO7wSahWHZSlAh4x9/Yl9vFK
SmEzA8peHMDFCq+09whrEjrTlQXb3CMgBd5g0aMFaR44fv7bDTgmcUnYJ3uu67S3hMFhODHJ0QaR
Qh5oC+2c4ALMDJ5I0vNPpbhTVfKNtmNWqMASHPbLoHpPCy8CvISvAfpOJSSYMZlhZZMMsYfbeHz4
Jnzg3NXTA4kPWyGghVJm9/8N1KiJAgnAD+TfPzbzu8wN8jf9rrCf7wwWo9xtPAk2SZl9B+Iktehc
2v1OXYWBzfIzWbyucI9/14DXfbVSdVwFjXoiPCvRg2m6rfEE3WC5n9jCByEdGVxlHqazGUAQ6a/G
5T16Ke5YDo7KQaFtMbthpHiThX+BnEKs/33OEeRm6SpS/ZvzIzmUH2DGU1DrQMzPdvD5FBWVmCdx
r17mSOIXnAzd/II3p+Qj9nJtLz4y5F8nsIQpL9FoYJikSbVhS7Uk/rqMicVZEa2Rc1JYrNrK8Zfq
jHHGHwNhmpkc4IP39mhvUT/dJoFc7mJVYbx2ccocxLljS+Yt/q6wbi1qA5NxMgfZI1E6l1y4R0tC
963R+DEXY2Ds6aektBwMrPw0n7Ona3ehwa4A7LFMboybOQ7G1Ip+N3dZ6Q4YOsgRPBRQO1PRupQA
IfYOJrPV7rzgcwjzByLzPZwDo0dr8LqT4vCBtiyVzOmv8rzyIUDiJ5wA6Xg/pDkDPSbzkHwVfBS0
80P0CodaN9l8saUrQIDjbKtLJ/c+8pTwwbB3efS3WKlwp5MgO+KKEcrRU3HPSxPBColNhyBq96vw
/4eAvMBvqOoWXPIp5bu+Xh5p4apvYEKxH4usnikD9qzfQQRBsdEUsFA3jARDNjuRggYjq4n1eSUf
qtIteu5F00oFW1lHRji1lBrh5whwNnQrvZbQ0e6vGPWQoZUTyrQO135alciQlZR1MPpBH8eKopYE
l/pqhcNLhIadvNSovT/G4ljafS0sj0MWoV1YVAsLanRKPWC3qi33nt7XlQYPk9n3p5MAebW2Wczb
czRhXkIg5vrDPaCINAlfxH+fcxe/8JR8/KLSddKeGVmgBbQOFESAx82KhFCXzUFnOKVQ0a2Jt/3U
6k9rbj2aig8lrFKsybiTrkuOHmi6z9vovDe0HuYdoRPtoWj/VMn/iJQafPvPnqJ0maHdtoYZJ077
SPuge3YET8sDJuuyLhZnL4RxU4H7wzomG9tf6iDSlHQ54ENtJnw9wu4FDpjVwnVbS6PEmw5URtGB
tnLSonGBUR14SR3WPnBLc3TmH5WYJkxpVWzRc5QKbSKtyqQ7LbGZI0lV45MtNDDff6LYoc/Eb858
sj4CxMuOEja6LPv5GXeJs+vPB6cYeLLx3S7jWAskYhn2RcPjj+hooFvymZDVPfgiWL7IJENaOBEM
LGRXnpoldkZrcL7JMMCpwRfGcP6EZpy6B05FS54Nc5luH+HYe4mWsiFXoqNVIJAfoHcMc91Clkrt
ccOXk+/LbvuNRZJUFwX3EKh7qiVidXM4i2ExXVtxWW3LWBexcmaibpYMdxdAv3xUvE7JstGABeJq
JNJQ5xJjkJGKEoi1eqz9I5Oyy3JSMuDSHeH1CCpy/wXP2ep+AIrjmcTxreLgfbCNZy3Z2Wg7rowK
Ayv/nyR9ml0FcSDfB4aDY4KiDEPbxYwcMQP5f67F5EbNA4tJa8KYPAimaY8o/O1RRlQQnVkEolJ3
4xhNsH4nSh5q+BVI/OueUGQoYXMTH3wR1Xjb5hCz0D7VvM0bMwt+jkGbb9mkuTGIFF32SuEZ2YV6
4LqtKcmhxSee0Vy8rq35Pek6dP8RE8ITzwWYMcn/65k5mds4fNFedQTwDbZKbwn4p3PDEMCRB/qd
s/trdCmualbezfVSuZZFI4bUrKVLxvZoqXXPvDcekHcUBfhqcbki1Zhbu3rPkOcSwMbAc9wOEXiA
X79XUKoK3vIhTp7o3kUwl6NaH35dj8r6ktZGla+pG4oiOcIkqjltbiGp1IFWTykSZQyzgAMy/bZ8
6mqcqvXhaFQdqN/2+OymnhKs4SkqHgU8y0KuEBb+IxAOdgc2Rg3OyL3Wt8vE4VyD+HRA3Np5M1wT
E05eH3EXLUZlPZdjuH1043xjdsYUUFQafbWVwa3QtT2ewQ4dQYFFCqQ2/n79htPtf02Yhpk9fTYd
KM94vaU7LPzXmooIHRSk7ZiJQNp+9UbyeZFX4/R8uyii7/LEjbCfL5S0rrNTSW/ROS8ZiVmJia5T
3KX7YCWgi0nLSr1P1CXS5NNQcTeNPXhqh3QC+PYnkhFdlDBOufQefmGLrKAdP/NhNluFwiR3a6zb
znAzx9T0iSjcsbPF20hJiN5Cohi0d68aUJ8vnsRSVGKlEFRPfDW4R7OnPnJtx1/JU4241x6TGkK9
nSQ99+DYSdsHq6EM0kiNOnZ6IGIIsRS/Va5RH+zXJaS0/xwKOswl3a1oFbEgSFTYZtWPIg0WE0+Q
ArAPmIqWXOOWf1kYrZa4uRmQ08uWwv8jwrraCKXzfjgMvIVtlE3uMqq1a5gXlAXI5VYFPfP30Vfh
Lcg0oUOSvbtsYK7IkNpLRaIuK3YAcfRT8RJ2XFknPoLMOnV9od/hB9YCndrXn3qDjjU1ztchyp6o
E+ZDH/txEb9WSjWI+bL0O9oWrnUMTpwboTZouSkdCtFTatpqRRJMczynuziivglEFinByHfc1ZH/
nXW2s/6JG8h38C4cOXnIPjHEzvFEscMWlAIfTTvwb5FgHgWiZPJphQTzKu7ISX9ICmkAP1F5NLbG
0c8IDmox9kvE5AYsFJDnazXuLktY+l78lzRTN7UrMDVilAB3Zj+Vw0mpUkWI5bsflfGhAxP8d5Q/
mJ4qt9JhMlelmGg4Doqy6nTN0r/wCIVa/AYiFJdoko1vecMtAvzbj8tx1e/uWtSzaeC+qKXJqNCL
qm2VO3PPx45PI7XJGBqu4iAXamLNCHR//o6NGvAMXeKFaiZ9E9ObEOE9ODeQqoNwDKqsdVKCGXPb
exwlEeEHnEiDHlVuPN3L9jP+HQOLyH9LwpbNA7Ua9BR9rVPmQDuJ9kFaUj2Vqlc0epNRL735SBSc
SZZvZU3ILBwBaIG1y6Z23T6euBAyYKhzgYeERumGxd22jgRI58RGu6xAOoJOyqF4bG1wLj9zaexP
17y8jEOVwnkr1Qx2BcpTfJU93Vlbf4Luas4uAIyVWOVkzQSKrDWiMaYKK7S2MmOPZcPlRrk79OWj
CLgWbY1pPMH9+xyBcgn5DP4iVBqCTI9SfxN842qbBXKTxoLRPwQkJd9Dl0bvB0PFvk4hCPtFqhX2
nJgZ5hzCG2oSJ1XnURmXl+8+mfgilJSMBlHj9I1ZEUW2UoWpUrOepa5OyUGsPMHDdBc96woXq/31
NaI5jSJkOcekTaz1E0zv9GWQQu+Efw3rSbnQIR5/uw3EBeA7SJlV1+8dU4sOUjeK+BK/atUdXHMk
T4YZ4EnPB7DiHNcU3oP/S71OXGGiHoOyB8Gk37nZBuCTZdVYKf+yUAP3wAQABHy5k3vPVwyWjMJG
fX6GNK80sHu2EQaIWzg9mQ5LuGjmqHv2xEXJmqHO6KIYLArGNAdQZmETcWGmZ6ZWL/JEUWW9iwdB
lwaPz7NkuB+mFy4zSn2uDKDAfZ5s3gHMDAaTKpgyBw6i8xQbsC/u+Z97kXBx6RgD0UOnSnoczakG
7bZJTYRyToyDkG1BPJ6vA7Yezf5lH74wEmVuhaCuqbKs7YeTFZsqns9mdzpCFjm0zKLd5gUKkDo/
FKLC0OykJfpjExAY6Uahz7gE/2CWGOi6GGTYbOhDPI9/InHhgDrnM5TOq6/Ciq8NZ+hU5MyavxBV
JgPKj8UxbttlaCeZfWXAthXxH9uC3CpiZHEY16srJOAmjnyKogkI1qmVmeeOfPECc5Y1esTFk4bP
X06Ua/BR3+lU8T4eRy9NImtjkWtomz7RRfxSmwfdXyTA0mFHPYDzf99+JBlC01LR8fafEONIQF2k
PipzzPLztW3ERlM3GTB619XUAxH5JsE9KC9a/7+rokUFQz51eCCnJsZIamPrsE7bKaNPVVNkNkPl
gEtqN/bGmHOGyMv4q6oKrzkjIQy/M8OryO+4zO16YQsI8Kddegd8mTRsytOAGmLdUBoOjOYQaNuY
vx3sRb2ddHNJnJvarMBzcyaemFlG9H/GzC6JRgPuLSMXhFXEXoGxy9f/AI6vewjCfmRxqfWV2IiA
IhbH4uGDGvrSC7ktSrQoJFJs4iFmKa1uTyVKbwjfL+waeRI3asCv+Sup4l35Rc++/Bggs5l++Dzn
vBGBLDAEHRfWOwvOZUMyK08NXC9p7q3NN2ZcXZpLMivSN40dhiHVqJXUDC+CzY5vRrTxnIrnzXpw
uY0aRp9QvDpdimMZlbQxDNnbauYtSZH9SVBgaVSIrMDL8YNSIOr9pSWfdZrl/biiigxhf6ar7kRL
1+HP71ftuY8Ik5GmrhMJlk820foJ818VAsU+iok1QVi0dQrB8x7tzfBwGQwdahkzmi3kfgfvdtJ+
b6LymyVGUYhppK2SHgYqRQT+80d8E78MiOHeVfKiKnw+9kG/BtS7+8VOTO1NnqZUARFlrWp5GUIU
rln8aIpeNY5Yl1qCm5vWydBzpXP18fmuQOo6ASg8rXUqWOPsa9lx0h5nE945IeqLoQYxSAcMLZt+
INc+xqlK8HUyZPCzzbprX/f3Bui5fQ3hVT24zH2eRhD6b0cA+IkPxi0JD+1nE0EO2hpKTpoPSSt7
PR2lFTDZZeRWXGwLmcQpgpmvw6Mh+Jr16whLjaJCpFPBwLNxgLFEFp4/VAbu0yEfcvWxVUMsh0RC
cbukjC2x9KgKUtchR5Mdz4dkr6UJohdN4i/pWXotHcM5qcsHNgbQnu1VCrs11nILzRgKFu93oDN/
90z1PWqQxNJalyFI2eTOA6yzRjs3W1NWQg1SfxBjOdwEpC99eXktz5PeV8rsmed88/gtXVUAJkSa
V9d3qCLVyYrqpr1G8h/dfzh61wjrzL5bSqgYmzbKS1wQnQhMVOh0UmINpsOrgjJ/t3T6FLasNIvg
aRt2k2gYYF660+CWsHPa4qzuiksQ4QO7Gq7qo0THf1lJdgbfHfRmGYnFvM1XIGCsmjTC1YBdESns
VCnnDz5nKJhDzo1si2NY80OFj6h3d/ipXD6xQfOjOz+tUGbGSemiYAPxXoSE3ot+f1I2/Fsx9hOP
qFMYWxLzG0WN8l0nt0bxiv4eCN17U/7DmaghCvBlndl+6MSPqD2RvASqz17iQwMHAM0aeWQX1U2r
c8wzRObYil8N6ducjswz+wiWDigVDsSn2JWntI52q6StxuqxXGLmZ34DpFozjuSKiSBZcLapvAjM
qpgurd4JEJfBLb8tqA+kYIEnIQEXTtWZRiaEnnRzMMxmrGnYv/OHzEZsdADMmOCrZAoTS+dFBlqt
E99fRNtnLOetnSbuqdHqeGZe2mZHzUusYjR8pz1PIMtVcy3Rwl/PvmlYshUBldOisf46diiRkeN6
kjpdbS5Gl0e39mLf4ceTIitROM97JEM3L68ylHD1+4dbxTOgp7Xtc+KpuBmN3CK9QazBwcj7JOoO
ckYqUJZT+g3TV+ZwFreiGHrsJ8Lb+BXuyLygLTPkfXfAAq/xnOqlkWQShaueLFndKp/CytepdMGh
vVlAHlC6FXR1r7MYa2TnAMHUd4X5IoYcJd0HHLS2K7TwZqK5Qg4vAzSOo+mP9cohUXJSlb6x6HWd
txpXFqD8PpbyAjw8GOjUtWgeMWS9oriZiKI+HlU+iQhBa3mMwhJ+FNnhDQEd/E6vbGOAzZMjJRau
m3Ru7SF/m9eKK9B6VBB94iToHMVLjcsNlI5DwzsLnAOtW75Mws5t0rh4CVRPtytycvBxFwAQ6Sxw
DBf9AcxnM60QyotFx06fOR7HN5a6QMbbjfeIMIJ04p1paOEx4/cEaXunjLSS+5mg5RjKXcQc21r+
4P4OH4WSwzR9XhzYqKpd2h+eS+i8qkyLjtkTzYb4sWO2ZXrmSdQ0sEO9jPyEonEDdAlbeMhLwj9F
hzBT1HxsUOjaFw46Gh0pem/oP+4IMQ45RqYH2UEHNGZswVMrTqWfpSZsU6azzDfHvQ1XZecWX1Co
2hWlnTfrQ+cfe8IQAMMeoNY0Xej6rAFuFWCwQBUTY9FW8LGlpjHsrXN07t6lbyuFB+pttV6rAmuE
iuZXvsLNg/kEmH9K9qwZKNAGTAGvNpDR3wZr9eVeb2Acmm18nNlamMR+xdHS6GHXBD1SQ9BHecDq
U2so4rZvjSlGenHeGkIt63u5Ny53Up1SORI6E8b3jGTzA9zjHHF1qEeNrP7KzyYwQWTuTPMV6jEk
gPX2U11EMOPKX15Bt9gXHQH/Ma/WqOuancZGiq1wX+Jy8y60NpMhGpOgwjzg3ZvUnO3F01ehUUoN
lhPjMAeTWO4ihptjhs/w5KbrVNklwOFbcwOaXaqEypBnH5ejwUVEP5ckjLSryFbrP3FlRbwPy2RB
ZHekZC2bsSIP4Y4Y63x+/Y0Gjm18Oi595EZEh1H7votg9Cs5LiF8Ru628NaEQw8dFSN8NIHdWxr/
cKKBXxaDSCmmjuuEKnhySDZ40tWuciU1+4OqEAOPWol99phY6Q0ifAzsIOLPEKIHOOIao5BEnejw
RK6QijsxAthCYU+Py+u4X/9zYRZ/1xprPPdFXK15F4R+OJ3236VWO/FaVRdYv41g42w/BwmbjwIo
smP6+S3G4qZFy93qcrBo4engfRSM4aEcAwPn/2jxlEWThCmtjc+KN8/OriwTMyBlCMQbMeC/ZSju
pPj1MAXV2oR2mVVRYaYUs86XdDtvWJJAuBb8CiR2LjuPLPk5BvrcmEBFLzKFooQMXJOEd/F1K/R9
Yas9ePhbkcQK4k+Q0kL6SQcpF5CydPc19L2UBhm6r7VW8OaIjzAMHk1AQQUfPoM/FW80wSa8dp3t
Z5Z9hp1l+8FYReDc5Mwlbh9iAWGr+XF3udW7HizPtuEPBqsOByEYnSZFK4sndmJvRTabEScLy734
fXdqk4zbV1xT3wAZTvB+D5wrIUgp2ef0BJJ1s7FbrmZtK6S4gCoy9DQb5dOeEwyU/Gfu6S4HjBkn
QtRfemMU0DlodY+aB/xB/Ur8S666uuzNT63Yak830fCwaQ9GXS3xUOmEeiT5lQGYyDXwVrRE4Dfx
XAe9hP5zqPvextElJWYsYfJdyDrNGNhBqRxwkUc4EawZXNmEfZ1VelNf9zG6aN5B2oZCA+ubQmiu
RLAA57w5QJLQxJqQFhdWHGiO8cJK3SWfqV8m59F72DtcjLIxgJA6EW1NfJJc1f4jxNQE2p6woZBN
1ETbZE8bTycQs5+MDFaPZi5cUVbcxlKbcyOmBKxdv5Dc4pv09K5JWZLCEKWpAqa2RVrFvp82TDRC
nz67NeQfVVDvjx5tsghfu+hl4tp0fadaoY9E6W8wddoegJJS0RTM+2rsSLVo2tRfH2FVMRH4NHsx
m5/JT3S1W9MetN2HrkBkb5W985CN4pu52PNCzuvWg2yAUC3Ip9BW8Fsofp50GfaEfhHBqUng1Wtb
9GVXLPaHbOyfUj+2SMEUfaP4ecUzPMu6QNB/TtZso7OZHgPH56kttyKJhLQllzHCudIHbk8d8Jye
bzabjZa3bj/Kk4RiqvkXAI+l7R808eZaTpUxhBGFNuOuVLfzBaF10QBbtjFYC87jS7XcAdOj7pe+
u1BFJEbuUTxxmTv/iP4lSYQtDmA7V2QVNAceLCcCfpUqCXp21fytpY35UXEBRmqGS2vjgd7KgH9R
VbWAt3L4fESVipfv2R4EKdnwurT/py0CQ+7J0gx4hRMeKG46I2XCPBvoXaJ+NRYU/JmdaMclwHOU
2kt+/eY6Ns4HX4+SdDA1VEuLdXktuNGxy9t23DPS4977O+UCGXwH6Xe2ux50GvcoZ2wJ5O+ZJUKZ
U/KQxYggTnvGKsKXpnplzau8zNszT+iQUQSHncwzrs5n3J+I1jPatWjwSy9bc69nZ4R/pSn5mmPz
SBYknNwSmNDyEaGd6fr2L5yz2SDd+c9BwZhdDyNybYYCT6dQ22pMACW48rqI7/DO4vN2jMvyy/ix
zJYJr4VwiZNAOeGRH1bhUb7TF0hLQnuhzR/iu4UTPwQk0V3aE19BiQZxO7lG/RQ9jt2ZreKbfGvO
37HNeyUuK5FV8kiZLikUTDMZzxRG/JQsLuea2Czd9NBnNXL9s4RNjVoj8gJQipq8GgkQRXTZqKL3
YDAE/Dm56ESfrc5OQwFHCldpoYQQV22sN1H6L0gsmZOqugjh1lLAYmznqaYvs6Xk+qVQrmm3pgke
8ByVM3tvBZkEBcnzswLLXlwFs9/CofThXwlxX6j1uzMzRFhqXvf3fcnWPzmWqrkIR6d5hJfT+JWD
tTpssSQKQjt/capWUyawy3uPuhUo5gTJlicN5ni1oTl2SspYKym4cfuoBUyjBXrwqpxJoNCn7amS
+w0LkfZPm8R+braZkbbbJfCg0Sn3s1vvPE5y8ucXgVopPdXC2W7rzo4MR1fv/mLzAkPI2dHZ2z6o
jnG/c1yztQFbemoD3zgIsIyxHnxjtI7HMpKTjkGXMDpCYVMin7frgqt7q4RFhak67axtSysXuR6N
Pm4DX9nX1TIcYPUszK3xjE9f9leE29mMoi02hreh0t3kT3seBiQVJY8WeNGiqXSoP/oZvCU1gcP2
jeL3JmUaQ0hpXALVHPKqr2F0Ow6D0e/KruyhOZTjlUVRWuaqU0YgX3rmR1E7i1cA2m2N7GrbU+c4
MgVOz1UUOTMUo48JKL8gSCoX1LfshFYW4KTSgSd/olnod0xC7IjN2olxZBHubO5yARZW3vRT6978
gGeVTuy9DAS8CdAavKMPV81Slxj7OjHVmPGFDfbCa6nuGmWk8SJU8xmg01tm7FN413iXSGV51O2Z
iaMNxN83w+TqIWOL4AfZvKGVeaefv9aciY89cAh0ti6x3LE7btECwJtu3lyP2K9n81fVDTOoqNJQ
ALf1vgOW2NXLdCrYOiGquwo4zFJ0jjvVxlkMrrXTsZ5N8ZLjYCkr6ogQS0wv0K6aAhRmWEYuwL+M
kb+f7AJpb/CuIUc91EVwF8IqSq3jyb/WAZMddFizsAe4AlrrhsWV/jPk5wpWXPrBi3FUmXgkGjbn
NW9qUfKyNTjCNWhMtZ1cbJYJx23ypDmRiFnkDYnRiZAplcH2pU/DwWRzSfcV4zyTxWlkvDOk4K8k
KETWyTppJ72pScqQTg965IFBQMzM7uDZafCER3M47BfwL5AD+hKjK37yvTqq1GYPZgCZVNw0MjZ+
O0MduENtDDjKYzGb1FJ+nJUlWuxXBnkVsJVflBLo9bhhdWGhJTgmQwOxHmTDPl4fggkGizSojmNJ
gRmwFyzOKgoIOfSqDkqA7wWfPU58BuTNNdWACxmgETI03d6xyVqBdS48nCZTliocyztbVzFjBb4h
QGbu6jxwY2ibfNMQwHOken3e1QPN8Ic9jBGbuA4E+kzxg9bZFimLyNU+XBgk5Wu/hABYK73RtTEO
0/2BjFonD7ZSEGlNasAuYqj59TVQ8dtssGAlpI2dWvmVB3NfvhiRjj/c+Oph/9Dp9XAVpKuutDoM
11W8w98B/hLox9cMRGgSfGoZH2ljW4v1xAGEfQY9dkb2b/pjYgHbPFZ/q2dM8FnRT/k8r/Bg7Dao
gVPPJDcvu3XcA8HS2W7utOugSiFuj17wN4XnTeWo+qynRwNIynQqsIjCY0//twcjtTBo+j3lw93h
zsBHTX33vP7aDmKZjs9QeUm3ICYd6j4LAn//JSosECMiECV+mW4ZDOpfXoYo3eZrIdqLv5wzIWku
HauXPwDyN83rLnEUgxWDWF7yQsHdRe/7q6TTojhuZuPM1MZFAbKxYC6vJ1AU2C16693Z5xuKSGAG
dNwJM7Dj8dw/IBrMA/92XXkDb9g4BiBHBdMg/4Tc/LFxZtxwf21J8CkjnUgAUjRbQGjMmI5SSVYa
ZDHuIo9b2V4r/cuBBfReHRCIuut3tMlwoAS4HeQoQndPOK7iITnwJMyADcpM5lyQzTqRrZCvVlYa
/15lzPn3/Ip+B9hXlKj2vB+xqQKoraDI8xs1dgzU7eVh+li8z0mdE5jRQa9navcu05/LAN1iUU+e
OBkWMXunp9LgMHfwOnEK5laouUzqgpCjLzbkXZqILeOWpuCMIFtYZy8i8G0+PKFa72DbSokwSgyg
wU1K8YyCiQl1vdhs/6wt67eNSgoD82BnUh0GejMhw//VSO/bFVpTNzOusZMzfJnySeiWv+fVeUs5
BmvqKsrSfy7Gh2KWQzfiQ5gJMj6QclQuVg+Sgskvq47yKkfmqsGOneggelJ0SwGitHdeDDQWOJBZ
1bdtYqemUKEI04OeT4y2l9oSeeULdd5XRSVtD/tD4LiuFbWPzQ0EVapYP1VHx3ri+roHdUSpAonY
YcvpdrHcNoXJ/O30s5tK88UG/bRYQtx0PVMv++SUosduD9F5avYckdA3SGkEsP3drFH/xVKsSTcy
c3yzwslhDDYD4GHuwZ185f2SaiBiAPcf961UAZsk4P15meyHqZygkk0nag93+uZkId5mif09dN+T
li7OSCV77OystTZf5LRgBnHbTG8QxXPIndzBrdyQCzlGyUEQkaUqlUnI/GUm2seA38QiYFOCTobL
vhQPyY8Fp7J+VCYqQsLFHb7Y+KmH2w2kSp3JorXjjZy81cUMCKS3g8V7l+tFyi4Wwa27Fm6/K4Dp
te8DMuVopt1nsmGbU0/yOsONUmjl/+niWF4qiuevLDt8G1R0ALUJSf7/YAADxEI4MqJZog4TiGUS
8JLcFJhwN8/vU7CrHL9yNnDrkuC+e2KDX9HUlVDw3LLr+kyNsaakfm/lXqkKiXkaqokeFLmc9Bmf
Eao5szT6zPVShz97Y6Iwnhvy+w9s5+BoT4DPqJB+SBOYv3T3yrRZnnB++AmM2AXmLrkUzaOLQtSl
yK42rbQVgDT7UNGVa8v5Fy/8gAK9QV0zbl7YWP3H+YlqnSr6Un5PE04FZWN/zVNTShwq+JV6vPOc
XeoGc7/Qa25mc9j499MRAZ16BHnM/166QxZrRPzhX+h4a9xCFNr4Ts6pwv7MuGEFnRAWnI7poYxw
goF2dUcFtWrwxEAnbylhcIC8yq4Z3viyrgMtSD+8hB7uIwQXMYYDPKAw5+LOh+eQZVdE7ePY7/Jd
MFVNiM/BBR8C7kazJNvO9h0ilObqSVxkW65uLMG5v4c8jalWTDdD1sUAxKPXUYzyE9kjIhc1kf9r
7SA4cuFHaaCKsugrg38i0mu8qvFp8yzxBD9e9msKtpX8vDSERgRmVz2qMqiOikdEQYMviPSUA02w
VG3J3WKQkZvz3RWbmMjLfkPF462HAGUt4GCEC8UbOdIc6x/+ddPL0YsUZDtFyl3YCUh77c3uYHJi
wMNa7FOGindCoIVzhm6BUuCM9NlxI6JrkHYdvZHLlqkzmXc/d8wEFfo3TpCsVJYOGZOREtAA0aDz
kiT+LGToPyVZCAn648Z/vWiokBJ/MdVb6flc0kfx097SQxce0Ja4nr7cKO8SqIwgN7xZhmxgsA00
TkR+jnEeX+iCBiPmNmA170jTp7bRQ6lJlaYQFrg9ixXMa+nxO7i2sGIv5jlmzJqWNxP9OM3Pxe+Z
n9LRT18/9b6162kGg0R7wNg1Vdy9ajZiJWXWaNGlZ2Xlg9SyuV+mAkIiF78WrLHlVEGY68hTgx+M
Eo1QjPqHKE9qgP3IEXQ5hH091zholzrbbaGZcehC9WSOO1dJpegzbEzBVopuDmsBqSkwlkSjflu2
6OBoMPU+HetkLaVJjwb0oS4riv/42SdbCuRMLbKVJzkVO5FvaLh0v4L64dy+GxrWXGG8Jk71TNai
APQLBSHEw8Hgg+glgByDthTCEYYAV6G1OBhqP4e7EgqKuB0U5VTDScHmwYVXWoL7x+VRoj+57ig0
gco/f/oYUJOn3TTjGBz+CFGJE5gRAfa9n2eRbm1QtdK2oXRieh34hrdPD1JGOefqR60qaPWZHCI2
bKoaYxOTI22TaN4a48/Y1JjtbosdyPD7IZlpIbLoUtHmF9Dnz0FHf4jn8ALSaLTYMk6QRLS65pT9
UVJJIvBpfbJmGTwkYgxBkjz+9uW63SUumgrB+ll+gDEXg8AUbOz9w+JInLJnKYYNyjC80xwcx+lS
10+SS3wlyXfiOVBB5BZ8hG+Mrj7/oIpEPYxqsz/mjPDhUxlMfHeEdYQGs+1WrHHhXbBCmxVIsJPD
nkFRZkQaL++wp47hiaY/wSj8UdyOTDjoXTfIxm7mJsVrenvKaxDA40JTyM8YOI+6t64Yoz0dktpu
cdBV6YXdCpUgeYuar+731mpygMuvPbvh8DL8BNlOBwYXdFC9fdPHqtm0Op/JprR99RmCVBJPPDbb
HTKlUyj3x7FBX6xqJ1k05tv87OnKnNOB05W+1WGwNsfIqEm0A1M+PuZVa0L6f4VWm2e+ixdWIXBM
QHBDNel4BMVn65kIpc3miBft37li+n441k29mWHYI4jBUAnewebGSL0zhJWlkj1VhBbAEOxmQ+HU
7PRmNzvphum+UIjrH6u/rzKyzpRLbIn2BPGK0HVA9nFEbqqhYShB93VXRV/wFv+jhyeEOUTtvmui
pD8OypCyuU6T9zJ2LG9rn7W3aCPYJe2qb4ig7ah9ZetiwVV83wii08erAUnI3olHGj+d0eojrWYb
CUUw69XMiExZfACIUV2YBd9ZZddpf5kIv1CnmmvSL1iDevnCGsJ7PusQl33+AjFluTNYf5si7Ja/
Xe7nCzSw9pakpIhOzN4lmnAtElhdqUybRCwtBsALv+BRefZmydk7fHvqEMQVZxZZ//f7f7OHB5Ho
ikrsSFoT7Dw1n8CsFFlaY/+EBW6pRK3tPbF7BKeXcmeBCdF85ZKb+wGtoOXgY9to7hOr+UG0lO+m
8nMRORX3l5hng4/SZbhF/A0gWEUWX6f/gHZ2cR7hPF0Pftgr2kE00e144MuK8Jj3rJiVj0y+ZdZu
5Zgg1lSytxFWtcPg5rHV9Blx4ce9QW335T8yEVkZRSKRJ9UsAV+b7NdccOk5QsF/yLcQsD3lTQ9L
0RD28N2toLPzY5mbRUKgy9cNXULMWz6aJepvtF+Z5RqpiDAC6LHuLlk3mnUpFfemFBSJS2OaRTKk
h+drF/jTioS9z5QVLXTbU1JHLBhiEOKpN6K9K2FeY1c6Z3J5rHyoLuSI8wiRapScHCRp5625IPUn
+PnBZTDJynnS79KZeo3lTTunoa8wFog0o/2Nwy/gIBa/N5ix5iTrHHAwysA0acLWqgxIQUVL/vmj
xC/7D7hnp4kVMSrY8w9a7uKo2frywiwCySqEP2NDomxyEzYVMY1woi0D88ADPjNKtWsoRF8S6KV1
LPWALcFQPDr1lHm2PCvtdpqP3ryEOlK22GcU5818/SsZ+ReU9jAqbgkhsYnKCcsZgZeZ/tXGb4vz
H6B0qSxvMaAsF9zU4UfSdZ1R3+GhmExd2oV6B4yh9A5jGIAJWYjKe2NCO+JYPzHZf8iIgSRqTbkH
b2EITtRNBvALjqGcto4Dh/vIpahkKCj2v5Y1B8EnUsoK0DJEXEsEoXfGy55EsNK/4xCrSBxm4yS9
f4sxhnOYfRvlTFQaaFLT7WLf4T2xvBZ7J47ryIWBaVdG0qHZZDvVmFot8J+tpmw6jc59QSt0cml8
yPgbz2fTyUkFczw85IM+owP6pDWnLY08jqQ9maJdhX1cEz/z9OcgdQTxhUAVEBHXk+pUIK3lGPLE
QOVMr8fnCgcjMDrkwJf4/83BT+5bp5TOkxtrbj3jfuoDPaJlxAO5UHn1SQfPEAhSTgfuDzjJwZpf
ymoSvxKSDro9UDWOmeQB1gTsDtnDzyxdYRTb0WvkVKRDrn7FdnK90vC11nuHC6ytfKfjpwHQHQVF
++7kzEluZe+8qYOMdj2gBaO4rAjkUu98jDt+G3UqaVZ3Cqh5LF+qRg6KJB4+yi4YMtCRR+7LQD0r
uu/4d8v1IBNe/hAjhXgH1PIVxfN1va2Zlj3Iz6cJb7z7RS3Dv7+BPRVaOZGnziKGbdgSgJYnzxVc
PlIs5APOnavMUvda8Gc/kOojjRAel9rFbtk1XQoVgTwR/1Q4/BM6DpwBxaHZSET3rae1q3sPy06c
nWfC8qSU1ErLp1mk0jOXi1vbDYHJHQxkTv/6H2Nb38v7Fp9COcFq8RT/NESizoXRzx5Jp9ecUrPo
p90zimfyM6tdfXLhvIiDW/NISQ6T0yHV+MOiaAtXB66qShkn9ng2Ct8Dc/xKNaBmHWh29psGa22r
deiSN7ppgmKlEVWssnzHH+/y9JQZHEPoug2CmmLA5Wa2SbXcmdj5HHvNK4e4sHrHSIq6whnwwdFM
4gkrtVJEpnsLYNwbVPeGNNLbzAF02CV8wddyDh82B9LQv3v7z+ceuPp5TkeLvQQKGls/rEI0a2Oi
V7nJG+7wT2U1tNZD14XEOyAPJ1l2aWw2VaiJewORJJ3SGLdJCeA9csNGYlCa8/FloDSrOCpgR/6o
FWc9g9aE49xupneUiFASSPvMp5KOf5Uyu2TokYQVBRNwy2eY7IYqydtix5LO+t+0sQiXVp9qFtHg
wyoHkydt8UVbiV1C7XXDDzqcNZMdSIwaIEFGQOP6bG1S7obQLQQ2VFxvjtXL0YrfA8kxp4zYUwi4
dHGXON3eKd4Qr7xBuqYyvmgXtutyjIsAsRBc5ZIMPBqIDkTzwL4UKyBvwlhYHNbBhBZ2pDemDhyR
1M408P6nD6JAS1osRaUTfimr5SilUHPQGBF3aoPL5E1DP7NHqJhhSH7aTc/KkLboNvugLDWWyoRK
tApCJVhLCc+cOQw7pPoMtmCwLPg9xb/ruS50H9CxbJnMJJ1BuiKFJD1/ZayxKLavu/p6cl6WqvQO
vsxSjwh4+znZxbCiRVIQhNzF7pwUjXurFWlfyfGCELZI0QNLx+SptdTSYFBRpUywP28t9NlOFCdQ
PcIOwi043Ijwu+ki2slHJrmA+K2CtmghwD7sdxCacfWKFqUCtVxIMKyGTW3KkrbuJq6fbxlR770D
LQN6eyLzfrbKfo+bsDRIrAW9n+sRo4oAEMdM0JQjs3luI+IfQcmH8UPWj1PxsZHXNdGPE23VNfoo
IP4MooVZWAwYtHqaduNa7WWGK4HFmPaPu4SC78zSjcsGEXsXc0ULjmTq8A+PUmoq9wFkhNOzkna1
1SaPGvV/Pd7auVIhIM+GVYcfJILj6VN/KjjRp9JLgXl+ZenbHc2j9Pk0u43rIVV0KUeQ1bKpkQaf
uocHgVMGdqe+5qJeW0iLZlRlrpuN7EuUutqyIShgsntjunbXgcBCPgRmqylxswTfhF0FnsS9dB4K
cDZT7AyVE5xBtKDx/P/wav1mB8yiH9RANgY+P1QwE3Yo6McaaBxnJzKINHPzyEjrV/NFMfnPu2bp
oCW4vM/raBMPrmauuG5b4XtYxL3RkYvpSr6m4hM6GJ8AGjmW+bBsF2amBser3yK0BzlVNLan67lD
zppsHyXBt+0b2J/q8LCoXikfXAo1j+/FoCTUh9ApB0f6MF41OnATHGep/ypAglNlGKOD2XhBFy1D
pigw+os1DkLEdIz8APVQJRj3QpKiAps+to9NziVQSTtCHsE6X5aIpTj8Sb+3dXAjfUNx5jO1ZFxj
CuwQ6zFNCfOQIgoDAsZpslmFG/b2AKGCtu//TtvTlrAR5Ur7HO5+J+HjtNaxg3XKfiVTgRVMUoC2
l2GbAfJQsd0MGZIsDlZWXcGjtpz3yLN+1IuJxgiOfhmlcg8IyuThYQyXFtpNqeC56Oa1FPEL0gK+
hs8IJx29YwwkKLSDfEMqdpgKH8Zs0hPzAHNiGJrICfV8Njs7bm414vz88NtfRQBeNz+0GtMekiMx
mQ1WkmQEQ/zNh8X0GeHEkFVS7RJvejeRfoSmB4lJw2sz57Ym8YTwjSrhmxPfxn4z4vSJWvjmDrtj
lJePKB2wYRhKUM21ja48BEFjMv5oJDIvylhNHYeE9NTRx/TG2zVMWsaA/AvCg9PsRZ9zgaqZXOq0
hPj3VMR0uIQnVa9n87cIjhETWOZnONkuLcsiDa4gMSksbtY6JPGTVa5cOCHxgxx8PGMNwzMh9ZaU
weUp0OXgoTx3JtSH2sDkeqKTRkXnyd0cQtEYN/V4M3xjm0ctdx5jx0YuKW9SMm5uHnC2aGpaAcFS
g7ikVn6rTk/d8cII4Khh/tu54qE9gPJU7kz7aS4eLeGoq884smfKDWSyATx2aaunD/7ZOs6T2DQS
wRmV/TCDt4BlwL4RJ0iyPlqOf5OQ036PFWmjLHr6aEAMorg4An2gyvwFpFmRV+p58wKimslAeAtz
pPp5DKO0FUiXxJhQJTmanTCXqDC142fsojeHb8XzPMyMhxiu//xxMzyXZKt7qM9pDXFtPy68Gb6Q
5kRyb9TBj3IMyzu1iz6UZVL1VdSjgSflX6YFx+PUFb4z1g3tf1QpEDjVOSir2iPBFnqmSDQoYo2D
k8GLl0xUQzVEukoUJdIcEzqmNrhZO2xK86imF3hCibPEFYfBrtEMKwUF8erG+lSJ3q8z1/9JNlen
OYb0zqMBT2WaLbtIZyin4ZfCWIxlZkxS5zLNHejnyOSUg9fJxZJUcgAXBAG1JJVQ8zCLlV6cRAJ/
fgyU/d4Jq8Nqr1nv6Mtn3t7TxjpMfOpQ2AL9xpq/QF7tupiCGnPiyE4b8wOvWA6epDEfNajdKiUc
ag5SEu62IFRiu+/MZxSTk3YVpoQdp8+agH1ji4lfTfgfHcr4GRJdX/bglZvW+kio5Lv4FvelbnkK
tgkBVF7qWBBeAnqUNC8I8PNF0F8rujTjM17Ic9Xz3QtB2A9NGQj9OCmy2IRtl5NByZ30NXjH74eX
ijvXrn3Mxh1OgJQttfez+FAsMmBu5j1BasDxqUDeproE6MbCi0VbZ7KOWtmpZ6C7MtEjzcXzMJZJ
hPwLBtRkJhsqK8dYqJypRYIlBpGw8EV46m71EfzTDrmwGCU3Q77fnmPhO7xVubc1yOO3Vow0jkt8
chkrmu6U2qS3kWQmyoVlcN6Plr5gY3VKmx1KginZkxcoknDwFvdxMDQJJ3P5VUKOixFb0du4DKfR
DbAGoMsiEq4YUUqdFBABzdcRSQYpAQ/u/bvH4ULTParYddMMznn9ZixB5IN803/XKg5PV7mwhZwM
cnzNqJd8RbyaGHH40w9LhINI/t0yPjpCPlS8930DmimHI4SKQG94QyjoPpeOORUF+9PKgAq5AnC1
/zZUWya55F7Nght2bGDiRCHdy8OSOf28o0i/06uih5Hul34L3Q+y8iR+GQOQkB3kC/jYpwJKR4LB
MPWkmsNPFegt0W7333/PtQCQReim4rJiThiZr5xnuFQfd/RT7AUK6cgHnoamgbjfbfxVzjaVI1ff
H1ifKLGDR8O2r1b4NKOsOnSI5iDMV3njyQILkBjjfpBVu4u98P9PN/gnJz+nXnMayu8tt+w2DBwk
z4BeUQxsb5L1WClER4+tbPLzYSWP6pGAhhQlKO/JInK4CfB9O78y/ZFvqFDHafeJGStW34J6Weln
Dd+W+hrl920cYTM54RcsO1100P1ymxHzsK4WlgTpn8VOL/Ps8Z9qslEVk4DBiI6qA3LrrjVQhhXZ
IE67OFxRhv8qYV8PeuCQhtqJnxTXfvoa88tx/7SiMTj1mLfJI5YCU9g/cyWjr5DBxeYOLD/raikN
H7BTYPPwyD0/sbjHrUVQswlLbNpwriWIE40qPmqb6t8xgvwx1YjscuMZfty7EXawt+gr3zWLMbBy
Wx+BMyRU8H2WzkeGng4QgYBVdDFKgBfMzgBcIIctDJp10LbSCZ7eu+f1MkwJ9OeI102WtjNOgLim
s2b8tV7Uhlq1/9gVyhpR2KBrMXka6Fa6y07voJm335qvM2anpmliX09kq4QXD96sJeNP7bhzxMMN
je1Rfth/09u6tId4RZqFVvKrO/o240qhwtE/t3+SPpFLzNRAMMZrN1VhnSqVcTYCil0pb1CLxyd5
TOoTK5IGRQP9qmLezUWCJTZdbZrWax4hHcp9Sw1O5FOMJ5ZnvRmIV+FMhXvuqYcwgfnxWHs23f95
FO9KEUseOCKvuYTJUvAbj3RUtd1U+SGJvghch5CpoR97v8Oc0Y4UYZHS4wP05WO11YwDnpA9rLKa
IrllUrcJ9YrPlbaXDVr2IGUtcFQp9r6JcplLzcHCTiDzQ+ue8zhJDYurVuwLPOyUj1fEG7ASkSqw
XHITrs8vVY+mYeNHpbngsYWqKiOtLA+qVvcUIQanXH8F4M4n+hSxDL5kCgXsh7Ruhr+0+YEPyaHi
pB2VM/T5dpQLNhSDKwrIu2rNDTXLxPeiV3RDBVnOm/IAD6oSlaHESXY5XjVeln6zahp+FlkZrqUP
dorxn+gLab9h2Y17nFymIA+Tzfy5ll9kfR7MCSNIID1txDZTREak9s271m1La9QHAtXwTnNtN9Vy
08SntGdLbSTl8mtsHVj2NwzanT9YDXNEk3iw/vov616MGnFZ/taL63zK2JLIJHP0uirhmNHC0yWf
mJHrzJ1oqMcoywXYZCYVd/ghZpCXNjCaImGH3dv3fsvKlNvahJb/FLxxNY2c/DPCuLhGHEcbYpOF
E2mMSV1rDTMH6gQHk67XI4nXhQtNC3bDs7Nd7kmEHGZzNk0AB9eIp3ga3UJ3K32Uc833qWd4ip6Q
19nHlo3B7qKgFiAOL3fZDhgBVfrxzchgar1+KykNRMWt+uuwP1ZcmZvokCJqnWa7zFIRb31e095b
sAAnm4hZzvM8Hx+IkkU/iz5PGjYEKzRx0FWeotmR/rD81XYzYV0gLcgOoRquofk2YNIXFRmsTFfH
wXEs2jJ4VxPHcHB4TNaUEm3bezjMkHFaiDWQN5R0m+Awy8D+DXvhAL6B+WVpRQMy+iy3TxHf8Yda
QwpsJiOtoW7JMkgHGNTDohAwd7ewd//6TJy3MSnHUnMmtEB/4YOH2oiSGs1lJi/szZJygbrHO3tk
QPJe5r+O/ZqKfJ+CKuzb/TPe6AjQokn4Po8biFF5y7aarjREjg3c3dpXyEjVj0hjhBITsypLm+ZU
NcJrRv/YKxCWys3etNjxWP9kloZtLocbLBfLRGy174JPmbN8Ikh7wa5Ee5/WB8TI9+s56kX8IKT3
1ocUUIMO0zjWqPA7XYYe88bLyXK3kq//IjQsnfz/AUIkQTvTQy3SsezbQLK47N9/BznNCTG5iyMv
m6Lrx1qNqyxjX+/PR9Zb/r6AhMpVt3z4Y4KvZ9rMljC8koRaO6j4XYPmWAI/SvX1bPbOdMtlv9Wi
nPur62Cbb2qN5kJbvva6VtKVNyqCx0mcvUahcqYdzw3Yd3ORz2hF6Cay1lQ3Mum4mWTbgaw2nubE
xB68xtiefTcdQKLR/cPX7Modp6CHwMvLhK4Mh+5OJ2LtGKs1Ntyb63oi456XKIUrp9rHihAlicP9
u1k2xiQ7FMCm/qUo8SCzTVRnIN+2Mro4Ljicw1aiDzX73UZdlJ8b9sPpbEJ7eOMCDUD6S25gVFAF
yshuyRLwWwuqE5OjHeZQYQPWDUoqsEukeBL08s+5av0pNWPPCXbpzHSBYMNqe7VM98plUHzC5NHR
akOzidMfhEXSFxqH5mwAGUluA+JEyZRa6ULm7hgMLxgGSjhltV7Dw8avzNVcwX+Z495QXhH5hSJH
wqApM+MYR/5sHChDLqYhcikGT3v+NZsdemqikB4RB7oxNYa2zfI3f92+qTQH8i4IwqelBhJYdenO
lmjjDQoT9xWonbMJRiqL/GShQwYBZE8hCeXpBbOIT69HZ0+xX1b9tRkMzBfjqijXWUiQHkhq0Gfi
iQDSxnIVoBGm2TigwrBiesGJBKEKoj1F47wUPuzjq4gbsrcdiHbQhE5bJmY32uMEFIwadoLQz7o/
ecvU73HRmNXi9rWt4G6C1HC3SoG7r/c5na3p6tTFZP6Wla0+jy0tLzjsTOf4A+PpMWGoTM2Sxb7O
0NnnlE8bw5F+hfZ7qIYoGNdXoqGGKBVzb5VJdvhaeRriIXc+m/654QdBkjI9SMO7g3G7iism1GAn
ewgEFkapJi1KMmUOEd1qGFmrM84X72TbKQ21zF7/qeZG0kPkm/6y6wveW9QNvQUmEnDaOrAIm7Ox
IQjDlSIPeSY1/fd9APdc3zyzbYzSbnOzaBrodmu70S6Brx7qDkUhEjVm1yLvg00iKwYvYRN2SqyC
BTiAftzLYExDtbu0xxypfb+4i8CiBYSoWzlcUxttOK8Cdm6bNReTNklgbMNyAZH4shXGGg0ShJ8S
/uDBOGn3mxbAIDktRSO9mStFy7m3sR9CgdbD0hJz7SzDBzzIlPf6BSYEUC1gVkSNHePqYAipsCxu
ZHtPK7GYkwSFec6dWQtB+tgNU4r5DVNLm05WADyndvG/MbsOoDzbWoHNpHPs5Tuq+ewg0j0o5//d
lZK5CKHBFaJ6U9vSD5bDqWpgX4ifj/eX8IPqLfhjs3kD0ZRCgEJyxtm/9XVx3qx1NMOLs9UKHszY
EOOj9ooKVQCIveTZPhb98C2+UKrTqL6AF/jyu5eymtwrzvnnZut6LSwKZ86xyOJk9RIWPRHNr54r
2AviC0i2WUkmIFCAnFTWKkJfU9iLZI6KzXxxJ9HZJcGAVympWIHzjbBvbCipDiog5KlgWUNDuLjn
C6GKEhjgi3L2OmZKPCoMLpKfQBdV4ZOu2tAvIAQTOABqrQ2hl88blpISRVQmQjobnMM+acGKPb1a
CZTtUrvPjZy8c3fI6M8KHGjHm6ORxjG/3yJKhSFvfAnn6qGabG/y35NKcvPlUwjtEg55w4xdXtbA
2JVXEXjM18JN5tORBH554yCECnvNqeQ+3nJibxKoDQREaIrm9aaHmizzV6zcPUBV0vit2DN0h+sZ
X96gPcrCPA2bS8wcImWwE6g1uLWAkFjZojhbQfORFukTEZ+n+LEETcDLBaquI48CsKgNILMejVUg
9FbQX9qofJYPJCeFKVNgb+wpFP+JegxaaV8hTwIqe7W8fN7LUV2lmgkt4MwrPhGAh3kGJ0oSZ+k6
6sxqf/h9Np3e8HwxIvIstcAEochEZ0Ff3FfOKQf4RjBrgt7YK6EcaRVoSH20Ek83ChN3hKePmvkS
3kD1RnhykCK1SdqgECjnfyOGMbRslXQFshf8Z1wyOZl3b+Ll/74m3MOSfvcMs673s2d1WHdTW7LU
Ce33DOTfqohYBATxX8R1qaVDnjcm0AOsLoJOyjydd69P2KPXxFakxQqMfxhchvZ98PY7+UhyEhtu
Nkl6xU+1fqnUcBjEjkRxipTZGmbxzOPlRllo1VROfMry1GbDOMhH5ixexupxGqykDRyTgmf91sFF
APeNsBDaTn3xMWX6OwHYA9oV32uCIY+i5AUPyor1Rj4RWTbvef+c1XbqelqKMA3Btyfv6jiIe4xg
4CGGsypo4r7lSQwrCdXoBT9tuSuJXvdqBJnajm43BcI/U+ukf7BAeng2PbysSaj49tRuYnTLJjGG
FTcKIlzKvm6Pc9+Wo6vgW2g2lGTqNGfKWHJwhxoykk6sJtrzUGL20hqXp6er8xR5fMt3w8uix7CX
AqxdfRy5G8G5H869wiCbQRLJZOX5FMec14894MakUIfHZwDB9XXU7NI4v5maUBBYmQ8RjstFmISb
7zvOsNhv5TGqpH46f4IKslun2tjofAPAxherWoOGzKAyWz2uJX8nC7DZaoHOGPpHvskCt8lvLgl0
YuNv0/9PBdZcPmWLpAfps4e6Z/zZeQd301Y2AWduQHJjxquwNYA6LGR9s0Ia04V+KRe33zJ8q5jp
pE3Ce8iCxLPQcRXvEMHOJzSf7VF5FFE6ObqQE/7DylRTDZThohiGx4ZBDJItBL1c87nFW9kcPc73
JzIFSrci8K21Le6WvRaJIaJ06MWYf1uP52bDV3YpKq/51TPsVIei3GFgH2QQuFQRya6LPUTAyIPm
ZB34nQTZnEec38fVtZHdQbFhz2g+TpcEQq842gxwfFnO8NdDI/mtTHbXdgps+04SQRxq0kUXAlCL
ob2X3go7T9kwUyvCeh4zbITamwoYIo5rg8wQ5LQvBxv4YQ+c4mzG/kurWUQDz0xoDB7JW6uh2gvx
uvJtDSkVDmJtj9zlCE2LwOrDWIJOFmDcTetg56OxJuaE7osaR4pwyv54HJCjUTyewC/URaKdFMnc
sAhmO5aEUAeiL706Y+H7dPXhdbgV2VwaWayQYlRq2+4cD57YiBztxoE6Jy1ePEF/jGBXuSIZrjbf
lyAZl3qoiL9IVsGBJ2F9JPv2/7soBGyygmGNdHyCTqH0Gse0F6AuIYcvUk0xz+bdQ3stwh5BCoyo
YjMUCcP/JD7nh/ZIsw7rolkkC/KJHgDCqZw+/AdMVRa+3tRiHhUiwjU08bbo8E+WQM7gbWKkh6JO
3C49lnfMXROFWxn96r0q8vtGm/FMf0kIaeoQnEBKU5c9BFDuVnYUHepMAKEEDUqRwBJ8jDQjHiUN
nr/jbenWNDxQT90aKvUuqCzSXcCSlMo7HDbXk1JobY2DVes+bUTSOvWmsu2aAajkGRoHEcAQgm6Q
vhpOa1MLPyxnsk/kud02M80gMMC/lh7avjq69KkGxmxjwatpAp7PiFPxSTc9DKkd0z/GJ/XgtsLo
cgFXa0KyiVcJibOkKZMu79IGRJGKzDV6XLsjIGd2AkIu6c5f+MBX/qsJeh2qmPfeYKuHl3Te7aNq
SV+EnouPAI/ll/+3+Bj5Wd7CiZ0qa6yHhD+hsrsdnZ0qn7LVcqdQNX+TmwcOE/EJLx8j+Wmtxg5Z
ImHlHZyGg+yCE0AaHFPlZGjzboU301RRwXcHQ1DTPlxWn3OO37lPuyD05F7n7uWYggkyARdsfgLE
WwKzuIk+k9G7PcPIfBC7t97YqM1aq+DVUxU8PJwCXumoFiusy02VTQ6oM+QUoFIuxexI6WbqbWYC
B5CzeuBqvysYvbUSJKRjbHAfEJZirWRAfZ8IkYJ4CFtxhWfufcupa93WuurXipKjbFsyzVsejZpy
VnoKECBPQ9tpkMa1rwb+RFMqtqwn2gpB9CbDgYnc2IJ4bMzz65vLFjkiKzqbM+Ws6+kEMHyNhbWV
cdkSEolZM0/1eleMencyRMrEm5iCPRSiyLFKI23n5falr97CZfP2ScZ259uMFj8OledyFmLE1cq+
QMWR/pGqwKNOh1lnwtSRFjVmXWFl3s3X+Q+p07RPrni4Tuc2hmqZ2x6qaYTDFmCGrL4CQ7rQqJft
m9ErI3wz+d4hPEToZEUeluJXFxpyJnJsBQQ7axvTODobrkJPjLr1FoafvJv9c2u4oq90mdQWxT5X
M9W8b5AwdZJ2GPFjrTBdZ8SRgV8JI7c5+mLGbCeIi9DvJYUDh9aY/Bj4ttCYnNKLnihxw/Bei6Kf
+JgIzHdNs8vrMJEb9F7V05Ogbr8y0WoimTbrDgyU2XnJdxgchssuvI1RQFtKm4dcnt8CNXtERkEK
Tj6vfCEtJrFb7Bo2oJvJOOCLMsiGxk+Dyv8HRgC9Ot/Nm8jp+Ntc94Z1u2VIYabL+lDVGPR67eFZ
lOlV+Elwt390sw/nclT33vRGfGbWbDzoJs8B9qkeTRQvZBrhqKugqFMQXJW349SXVrqt2JZR6XS8
+62t4jIazT+55x66X8AQ3DdKVMzxSSVPauqhdmU4+Aq2i9rSyJlf9YQ+dBMzgtJCdJY5dytZYDC9
T2tjlPcYv4kcqm3iWO0fFdRweYaU4iiBnanRBc4ykr62FGrVLGgTotIn54wjOn9GESc2P2H8S5rF
cqPaI6La9ogWgOyXu+g+z0ie2c+C5UuowEkvyAFTTMuw/wNHq9MrLECEMUeh6dMQgQ1AgjODpq9x
dxzjiWgHdiPBtPKgytZHnX3UTHxLD5/nZHvGJg3WwOnPdEKXLjYIDLcGG+BDqBx1R+/gcJ/QwnQY
BPwIi30pB+ID/2M6p00rHoXuE5xr3MSYIbXZVGTWRlc6uji77QhTmG78JFIT5efIF48ISX5XiUpx
Obs4lXrtsEQ6QIpjJyr0vzSlac3PT85mJri1TO7PqJoAKNbrTA53EX7ceS6IqT33KmY1z8JRHrFA
azR/Ews9WU3ZFNkSZJQoBem1+wT7sVZNkKRtVbbKheRQD2fP3ThrfvdZ2NSYlZs3I5ivItwvAKFf
0N/z3/LBDj4wXQG8AVQSvSzNpnRJ1kXTsF3tjnZalQevCZ29ayiX2CKu+gE/gH5RlzcR4PbThU9b
1n8rhLZsBQ4/DRDZCTVQgcxos6jCgY8qyDeinuQrbMn2H0fCj7FDWUzZTdSn8tgBSVMz5UW89xX+
7Fg9wi8FolRQg/DeKhdYTV4cFZ9uqQjvZg0y88yMd4KMgFAxyQW1vFX6CcBFtr+ot4zSs8vjz86s
hiOoy1YpzPprYbPmn1g+7Caymw/SmZ8zbDL8AiWJgEqUAjLsRgLoLzLk2nYjPh81vsrT4tmcMbuW
RJEUcZVz/EtAuY4lgWcd7uHgMZjLktUodQvqlebCn0HBbIfyWIbZamTievf9fOUSHqIJLs+8+rt/
gkPurMpayyh+a7fShem+bLAAYRs/gJLAMsU1EfGfj94iJ+OWSGmonwPb6YSJqlXh1IyOgxeV8Oe/
h1COkyjalWTrmfoJmqXvXeZ+XgtO7ooex8NRHNsFbGD5dYBB4myi0I7hm67AkqnE2lXEUBY3OUGl
6FvQKNJpPwWZ9xTp9LKixCnR8naQi5Ep4urcds/lsWjjXuvn/Ln0AZ1E7dErlDVV3f1q9hmSXSmx
OLDx7QLAO8oKrpGy6pgiekua34OYDuzUJZM2BBublINTFSru+20/sLPd/oRcQmG6f+RlKPC5/mw5
/ohQ/wjPnDg0FLjEie23JI64NWyAC+5D57tvO/ANk35dL0oYvWLGcie4AiKHNKtKOFHpGVvU9OEw
O38FD0LkW/rh5XQHOpkJjOoCdikqZ1cteqC4yyZKQ7n3ibR1G/iXvTa6Zxr4U2wWx3DjPJrbD/J5
BLRuoDu5fF7w2X9a7KFZZLlqaJnw3lkVqWwNQZeoWMjPrNsBoCVjddTKqcDrLvR+hAqnzYjh6tiJ
b8ZSa/bJ61AfuxpgBK2r8mP+Y/y8FFhOwWdcA7JraVbEkENELCmphmb7KYq/qv7PgiyCGSE1bPux
yUnLWvtcIyYHUdWzZljDEEluJWwle4WhBw1DO4moK9m7RVOC4HNqaVRiSuVSPdCYpv04VGtplhTf
sLv61qxJzJrItFRHcZmPTwdmhiIIJ4FL5pIWLGahHxX5iECENYwR3Ojwk7JEcmfkzefsmI+gmm1I
bRDwm+nKWF8FxpjNX8ujByaQ6LrgEfbG0K6P03z+H7s6ykfvaAm7wcjHo6o+FwYY2t8oAz69tUCY
cXGdMRmah0sCvFEq7OC5nG2iTf1LL1M6oZzDsIUenC95i556LU5d7CGZIpe/yyUvq6SlwkcDVVBZ
3iosVbqw9hOwoiAS/7SnZh0hWG8crEu+d021yaDLgS8yVZgAW6kEz7s7sdviWvanquQyjOQIeJI6
CTst3WXHPctTnmDE/60Uks3xY/4S4T38JZWlzINJsMfzwtZZ/mEkgwuebjgZbEWTSykyZHPlpqiZ
XRoTmq/2eLfNIVgmfIMIQchy2vjv8QU1E3oXTE3Fmu4GBK0yTFuRz815kuw2OpsWZT9K1g+Yph8b
yVVcnbFwJ6zCEp4byDU3ZyNSd29Xdy4vX4Hi8hz3FXFeHsdXx81SGVfrT2PjPqf3pykS8SPqNHk3
ox6mL9aHp/0kFYPBuZ5mLf2hMhMNsq8OghY8PLlEnyfHAZ/Dtf3AuwzE++KGwSKNexDr2zzYq5uH
YuoEcowOttU1N4F6/AJjDveePa5Z6qasYP68QRrdhRr0q5LD2Kv8TjK1RfH8DvulDSDTBlhPYZ9x
YOw+u5U0YkL5bW1/8GVhKj28Cfp82ULx8hy14YjX7RKP0SnudFloJ8g6dIywoPvAsf0/VOIGGslR
EYJSBTk3kXU15ynBTHQTqScThjms7JdWfs61Em/8+Z/vyUobU4JWm8hqslmMzLftZs6WvzzDPkoB
tnqj7v9os/41nT0wxtBGCPU2j+xQ/qwBVaiU6SEiFJ/VOGKXQex/VULNJmNWy5rR2SApYro6Wugl
BYqfrD+44a7fNALCMsA/m1niF2fo0BZVzf9Z3jqZNNPffbYYVADGfQ1Xcl440+3alBpKLY82AQ3z
Ds+8EA9i9+j6eclhdjMq4QaDMjsBkv0E1LKnM3USKHa1PhTZHxxq92cgWZ+3ijVgKvG8yh/IlGKi
EnN0B/TvV57BqCKmP1dxGRYKx/ddNTYoVfsT56L5UEG8sggEImtNYmT2PxPvTt8mUwWNTDWoPHcm
GWmMKnfc0yQKrbqgYGFypgoOj4v4i89sjIfu04Xr35Oc5IIgVIOMusVcqZl8Yo2ZAOpAur2d0mEH
m6MhgHqyMnjuRsZX20lvY4F4QkqMUwBtnh7v9ra9irBiKORlbBDA7cEex5xIpgYWukz8lWtkU91A
2AJ7Q4Mxs5tgjM/x7+H+mymX5GPNbrjVDih2PleUM53lsZeavlbQihUFtYNe4EJZsUM0dnixBx4N
GK4EQZp0yLPboBzehpGWqyTR9XFGBNrYyw4x47LhOS88WJRsmRfi4RIFaWEw60IUpWfMuUWjt/oD
E5pKSwWRcJMXPpagq7X2p9lQ1KOGzZ4VAVuqjiJxuWkBFH26V4n0lrpHLTXZOMmUh9Ku9WgzZhgf
zy68tCpDy9YbEcDlS8PyRbEIj/iNhhdePpQe9sfi1Sty4yZVYsaf/2VWuAjkAdBTzKOY2O2ithGt
vYSEey5YNC0+Lt6r+mSGTH3Rn+n+VjBpJ0l/IT6lFVIM8cQnP3dH4r9UyaNW7l+8x+MzIUgzsdSO
G+vF2uLoLP5E4tOGgCaF4TJszLyDlqnhuIS0fhrxjhPJBZSGsiHjKJNHE+GLnp9KThSdiZ/mkjUs
mB3e/Wf585AfyvN8vgrOwd6ytjB6ixSpajHc+uVMhveA6RcVM7vVmopkRCIQqowhiy/2sgX91Vrt
Ovi+9iY+aBFLGthkkk526WRdrvEvjaT+zSgp4NqY0XLkSJDXfWs6ay1851Z/3KfYAOGOuOZrxdlC
hukznuS8frGftA41PMVa9b80ywS0nCNWryM9Ec3qjQ299dfHfbMH5p6Z7eZtf/2SyznYx1OwJBFj
iYjbJl/jLvF3q21H9FW8nr8/BkUL6TGiH8qTonU8Ruwty+r8ogAK/y92Ir83r0uT5G3XvG/sXh/T
azBobpDzOVMmA0I55pZDt+uBcPPr5EHwrfKExRM0x+Gbgq5sjaVpJVeRAqaZD1YFyKiIhUoaR7GF
AlNoHYvVu1SjZjT0FWNya0NL1K60tQY43j84UDmhVW6fxjDIgcJfSgYVObfyIkaqjjfOwZGSCZs7
IWjuHqbMeP2K4NyANQLQiI9ezQlupmjT3oE1NEqzCwVCNMb5K6cR+qSRjgqb3F3nJO5hg2PdEMMa
gxgeOEgw6pyX4uEI7T79qgbr55vPhK5N/33JS7bSHM5fDTDGL1nOfZe7+XdeIv36iQLCJ6+0HrDC
WfGCNb1YjNF0tpyyDg6Ez59NE+z5mczg8OT4INltadIhY8ABFM4gEzfYW3BHvfg6L9jYsU8x9j89
W+60JUNsjghDDRSrDC0bA93YnN6FdQvLQuX7oI0y1kbiuISRHe3GBU6r220pgUzDd+uQIKQipJ2s
gWM4shLvHHIDBVLd5CDjMdj3Xn/afdyTuqBlgaeOcjnLzd80JsEKWCqwsAJ0GSd/8o4wRBULBJLh
b9DIsp1p5V/R9eBQSQftUG0wDSU0jHbERcU3jCU+SuLS+dfAfQb0eBtQm30+QkLX+pWU8flVzBwM
BVtw2Gmg1rol1JefG8aiV3TODb9NxG6OzIAHgQ3Y48pERdfwAy1dq0NU5u6IRH72cynGBjWK6auJ
bA1t8TQFO5ushP62lOI2CRRlvbaP4ptZ35YbjGoXIUEmhOSqLNM73CY0kzOMxGJQDSbJRUpKmyQ8
Y04IlUXGYNoQECCY7RJmjHbeBqe4Ua8YDG2F+ESrn+xWme1NejUUTAoddnqd4tdM6pNEXGIlUJkg
fHXAuEMbO+RLerIFflBTb94hxcgsPPl68ehmrhb8YzaHEvfz8U0VRTXR0Ev3rQp7+8kNdtQrfcpl
diCuym6afJKjEXZJDgHU2LkSbs43vsBa0CNil6m90E1Jky7CV5SGctTFGsiT38FlikopLxGBzyoM
GLkq3MMi0YRk82xzkLIFPYPTiiGOzGcD4GvAy6UD1nCEA8G8RbWydFIq9jf+CA8s6i1Cviw4PWHP
/iYvfJ46vja0B+K4f7Q7joH6nBEaDET3hw+DTM5E49Qxv393hR/oEEJzOxwtRMsbF1Fpdy9IQ3Mr
9AROHMxwlrP3FmJlUwYu2ZAZnySG5+ZFvJEYdHCpgxYXrl+XEdAl7yoQ7ywgS6Kvmk+knQPIjAjb
WTFvVNe5QpeAAlN+d36MBEPCtWoxBbeQoZemtxjHGoU0M4rNThWA1cukJ1Mevb8HolUUUvxUFdrS
1ZDUvNznXo1RNL9hUFWOD16CxSjUe8MCXyVa0YaJMBVobSj8xUBkn+/C4OEU21piU66rVsFSvw+i
VXyLIncayoW6EBNBskbl2pPhcJa7YVvBxFsfAgrvras4ktjyPnpydB4grCw/eyUKlk7mzNbWwIWa
SAt8064t6Ks7opzbWz3pmeYwzRFlTad22J2NEn/RzfK2GHq7Lejw/ucsCRVCa9Krk0zkEzQZnBGS
wEifd/nVRca775PKyBBoCuKojCNiD8oJ7PArtGqLz5A7Ol57REIpj9YnQWmeB7a5r2dSqtAd00qS
XXvm4WEYVPuo3E4V7gn2YCnUj0Fvc3574sxN0P+e9T33UZaPhvVF8vBzDNk9sn984o18crtGtxrh
lYycro9mlFXqn4rfG3CpyWA7GvJdOQpftQrmwOGwvOCS7dW3yFe+dhTbuu9vEcy6CTG12LVjwjO+
4DZz+E41b2GIWBSpHIM+KRwAzwTVsbLv2qSTqDn9UUKG/czpR1fkDexgrCo9uF/iBq9OPL5SXWj9
6A2fE+tQnwOSxkbMCZO9osZVfaWGermEVA8FvNefnOI2A0fE5qeW+UofcSBD62xWldS4tZBCZWwQ
LZMTNB6ZfHbiOGAcJtIBRtSKfezOxss6J/Ur5b3j4GdjbffklSbyxr15HbBKdFnCMfBRsQeHskW4
87Jir8K79cQgnSSUJaURPdT46WXF9ZJH123jr6gF04qry56No6cyBbKLqyn2FYaj0FBMzSe3ja6u
LqkelzxFrDVk1geEfnaxRXW7XbLPBoiAcX+wMtsMBORmXZbL27V09VdfFInQbfqGlrhfatWZm9N4
ovJe85Saoc61o6zZ+UW08KFXnDxn8pOSbOquuRWn7RCXyozjpaVOQ651dTIjQkXZoO7QibjrpQns
uDRBjE/dFLfdLkCX9DeERsz/O4FWsRGTxzRNoJBoewDa8tf1x75Yrh6irY2dsukNXqwvUqh9VmKo
ltVGqXyadj5XZ5h8GJWLjhb0mPZ3z4pgwisUqq3eQodWcL8/mW6tMWy+Pu+S3lfZiiiaV3NRn6dG
9ihXiwm+DRi2sHtwsYH0YG0UL59p1ECCj+90S6U/KjIIoYQJ0G1VugZJ1rsyoAG/yxoDll+Qt7G/
RnK2RR/JQZjVqDitagzxW3uFsC5OvtLtzF81WRf12EJwO4jf3HoFfAi/kUoVMZJysq4AWCL9Jwii
YFaTOKYgb5IbQf2/xTEzqKCxEe/lEh4GMT0Akei5cBEDgkRxUqX+lN8XJqxtV7o1j0pewDIdOiOZ
G9IwbqKZI9k/J32Oxkv3H2EAAe3N6zZtf10HCBIrHjCVFk/wSNbtQSYnbOjsJ0ns9NHfmVF5GfNv
1JtL5QmYnYxG2SQR7/fqIA6m41r5aXcpNI/wwkyWjpEpl1YmDr7rWn1uTE4JILKkqo4QDJTCyqpJ
S3KA6Zmu0aD40QKCz8s/ixxgE4yBgZbYM0uwBML/Xr4Lt76Mx0pN8WKeGoGJ/z6vM1UPEy0yQ+OP
RhCH9UjxPw+pH83hPRtIXh2GjxqXP7UEnFhP7xpxoc19/s/vQZgfO33MiI3qlOGYU3qQyLDPK4jF
ynx6p/ASe78H9IG8hfgSpYVXSHqF8HSoswvYoKx+j1dEYH8Ojmt/bN1OBXviR2uXJ0oDgDQWOBUJ
ckMAoMISBiFN+UQHUoRNj6Xetm/87JH9JO6a0aGJxYeUtfU9o6NjQ3OIaUfT9TDwpp9jWQHxDSqZ
I9E2ITu+PdAEs4va+8zDfHA4HJooQ/JTVfHSnqwVRddT3dOVB9BM1dYJMeP2lNKPOAwGhlFVonBG
xeV8d73cwGrR1lLXATVJqz3CjiokHbQJrQg7fsxZQui90EsxN6qhymTbw81tBUX2RROyWJvGQhFy
vmpvzs0JBZs1HtEiJbZwM+zuVb+0ByUnn0GZwNPpFhmG+G0UNLLgqXYQuA9NK4KBH9WZiy3rADPV
glgkvLLdVuleNEyk3yA9cntwZ4fKLtSI5th7G+XcAjLRmvtD2LYIE709GbNbd5DB8HfQ4L05vRdF
XWvHRvGZOaPAbKRvU7D5mcyfu3hHI3S7hYvosEXx6yWxe+/UT13swbQw4katqEQecCbJD1DhS7U2
0pZuL00qiDhyDuzLZhlg8TNhGj9u9Z+R0YoHlatHO0hrdrOHUgzafcE6JtoBOe32OoCat4doHuik
rZT8lRLC7sbC8LBVTMmld13QrmpyQWT/kJTQdOUA1nfD0B+UoZP6VGZlg57ZidL4YK41Rb0NxrGn
EIBdD6HjpfMugF5CQjBKPy+RzYXEvofUFYQ3rjh5vrlEULb8CFQ5cpWLpl1pKleWhLoDB1HgwVKn
WB4oeiE/V6Sn4vow9mBqrzC800GTHQhP+P+sHf7W/7yoLV9yH4MdH2gC9uH//D28tE3DST2fm40i
IN+K75RwgIHcTUu7EJVm3ZS1KIAjGaOfgs0tsCHZ8d/hQgkxhxNsu55utmKwxn3vQhOo68+zuof4
wE+6at9Ftmq9dk2eEwZZNZNtFRnXu9YV/h+FcOpQ+TCmQ12GK0zG0zqUYDFxREhn2CfHwFBXF06y
0oAWCGJMBGE01uVrgFgJG7k9zX2dY6GqVditbIIGzMXPGbnRjFQwfKxGfbXMDCOIZmr0HZejhHwy
PvzqpQVXheTdLDVL1Iux0kgFv4dQiR882MBwCD1Lsgp6e6vSfQF0eWAbD6AdqGUSqZKlKwzH97wF
c6473lskEycAFasb4CRhNF0NE/tNI9q3dEP3rU9RcTSViNKFxggsJHW3iBORgD9032dgkdQxuUFG
81HdmbCJ4e1jJgHU9LJWJBl/7wIMTS1+Ecq6YwU1jVMJ5KXEvgHT8Vm0iYOtUnkIXUWb+IIngZoE
VehZO8ywFYgEikydQpf8zlZzthvc2MunJWC7W5zbJ1Jfg21bAxv6AEfXZ1PrPw9Pds2xlFj4/eUm
4ZaYY/pPrVct2Mv+JuxfOsBNEshwUEnGqVYKpwD8w0D6FMPybRsad+4QuNpMcu2phAhS6eHEHkT0
3jhlNUJ6NCWHUrtlI8seavPFNXgl1Es1ZQamOCoQF1noSWWqiVnuDTK5oS6YeoswMjwHAcFwSmb7
BGCIE4ZuKryfe+ockJB+f2AQG3EZyXqbieC6AEIFyLAwWCSHbErsq5zj1ZDzeeBUDLYGQALenoO5
qbq3DFS2trqDrSuniZSB4ZkMTg/3sWFfnjiafpAgcsPEjIXeUOi1rLDuTaxjvuS6uFQ0XGieVCTN
INwIZx3f2lkxM+y9GYq8Ru62ipUcEGAIuqATrNYsDXvDUFRLPwP0jL4G3WoD788VHEix59MUZALO
j9y/GInXyx8AtRL7fKNGDfKSuMIZ5emiAV8NZX2Q5xewqtzsKnOtktuCoB2zC9YsH/M7+gNcSNhE
7uFfz+arw4XLuFFW6/5S8xnBhqyU9VCmIHJQpR0kMFvawx1Apouu0cRYQXgxYbXLYRiS2rGstHh3
B5dWq3EmtnGbDDV/Mhzu+Mi5zkCZ49hOY5tpCVzXCBv2vfoe7OcQcBI+hRa68V6ngD+RRtIG/vNf
IRYzagI/luHYEWzs0+XWX4yy4ZFQ39g8DP88QHMDNM5Ytf4QFN6XDfhrXG12OxRDmJZNeOTKW/dy
HxtHD2vw2FoIR8FYHe/Qz38uy4PkE1yJ8SX9QppQaD406clwtihqq9QEXkU5cjH+G9v0Adp3D5bN
WBhxyrObEjGw+s3U61ZhxOULJslH/LnTs68m7OvLjpcougSpFid7kHlVmf8/zGYfgysG6qNlt81B
2Lm7lOoKwBKvn6mRfOf7Am8Veg6d45hHYRX7Qave1fbKjqfztK3XTqcpvX6S4npH0e9TZr5DaZG0
BH/ArMBdro2BirIr52KU1eafXxhHS4es4lCBmbWwlni9BDQGa+QnMg3f056oyyI6A2ThvIjpC7Km
lNhxMjJ+UptZ6kle9LT/bn4I6KhO1IUtBBvN/oTVysQzCq1zgvM1w7kF0iHFVNkW2XeVghV+wphm
QQiBdJYqwyPnconCxEXAR6f3oKkPBcJXNF2PVDj4VXPuHC2/qm2Pu0MAG7aT0nh2X63yjEQ8M+qK
ArBswZXpXdi83qedr/kVASNiOrnb7QRnfIWF8BSI1c8SoT3fpNEWj3OOt6sywdUuLnBh6nG2D/5P
JiaFd7NeFLZeDsudAW2HOxT4dFPtwV3cQoemskyjMG6FZbHn93kH9+Tk05QW5FYPET6IFFThpDAz
QnrHuRfWD+xia/efRmw3oPptxXyTMjJYcIo2FZz46aWHHVUIVfZh0NY4HLEd/K41jANVjOuRHMl0
oW1NKUH7schSmAe2nIlyM+1MY7clav6pHMaxI6/g88JzJc+QqCf3dn+TQMUuQfY62PBXm+FFwALw
ilmlxBAoNDakNCBxYHTX47oG9mvsz2wSxUQbJ36wHvwL05pHcEUnJ3G6zo0//emR5V/j/aKaOaBt
nxUYqKKkFkreliLDLark0JMaOgmik7S3tM2/m1MlqLwnvv7Q5ju6Egt64sV70CWPVhkySgGsB5AH
WVyRO7j5Mq292iy368k9SA2nk7rnuFdcR0RwChKTVesgWZZp80Ee7+D2O3n+mwF+sYRAx0HPVOPs
kQ2VasdOGEod6AprnRQwNCf4ZV5UUfmhStUvhiS84Iqoou8QXTotEVhTuvgO4RsUjcP2eZWhilR3
tOoGgxkzySw2ldoDzKXSLJVN7PZBmCzQExagQZy4iWvy9dUhVWN5SZNVpPS23+hOnIwBh21bB3O2
QplSCTEuy8Gml+5spMseMF99oh1epWGmne44HNIbOyWDkgJb05tpie+v/FzJ8PYd5HQjAtz8xhU6
Ag4MG9DQOD3ZEnkg8lCPPBE8lLOI3JfJkX3bvPGYNMnvqnwIn3CLyF8XyUh5oIO/kQxL+Mc16tI2
JUsKxKeoZ1oC77otUFM+6dDxKWBrD6UANGamPgA1gTfP35uHAxMwpgqPOF05Zr/100h+bNDuThZO
GJYJpTlmYUe2e8EXbdyXBrrONBlKsgDsqYJDLOKFALl6iafb08zIlnfd6UjXLFBk8jd4zrLr2tLn
GsSmVHKD8nyVTZ/ICqS9zW954DnASI1HEJN7wybEKKNuFQ42ZBiMMV4bQqP7QFJQT+JiOJU8jlnF
pGN+UiobkI5zHRxuLcMgOxhvHukpjw511ylyY/AE+S0FwBptREB4xqucfpG8wYh/d/luCB7PQ+QX
bqQCowghCP5TJkXbneKGkr3LmXgOQH+m93G5DQZ3U8RTIaFYSAkKO5O1Pm2YbhhLjA+6YQzB+c/c
E/qw65XlO83qQ6Phe9PxSoj2j6twyOyDve4QED3kXjZvIMehbswzfr3HTu7M7BBD0HzWSJeXwaTx
Jpbp8SdbM8xvrvLY/o3oWPszCwh0Gvn8vpTjw5ZXhUkwOaaoNQ4fBTxwzyzoSbFHdjQmCFBJDZia
OfQZJn4z2LWMqSn9N0MMy2BAM9HA8Li7rRH/YGR8H+salsg91LjSxE6yambq5EDK0bHGQg7aANTG
NSOF62rxPBf74N/RsV145dw6Tz53LT0AZM86pM68Sj7PF1dqkcVBQmtF2JZnvDThmS7EcuvJ4/wK
GyjLfRm3OfG6w5X24OayZzxelLBPR2+8nHtUMzS9q5u0ssLhAYTVGmwWjPQWX8SED8ZphEjXhXxM
iwt2eJ5hQGARxwmEg3IRnxj7F0Umq37wZaDcQgDJGUtKPVM3MtYFjwk3AyMrICT8zygBoQnBUQ66
4Gmcrw0/PZBS9Z+g6rgN5+Nb1gbE38kqwbuzxBDUs1lAzPkhxOYwiH84SA8TfUgQ5Wjy3MmSkCX3
Oltv5orK4jK104Q3DWjnoSCI/S41xRPMF0hAGXiC/bb/u+Y/jDKyqwUVk3jhBmiYQ1BFuZK1aEGg
UEQDGPOZWcG7reeLACVCDuxk3a+Y+rEyZMm0K/vgJ0KGojnoIIMr4lO1FpzcGatpDswxnDZYfSQe
oirkoUubbfMLPtUtZf1KcwUCbxiwlTD1Bb2Rj1YPOMhpN+cu0vXzr4Fsyji2bJlkNftjGMsswugF
POZgedDY7JHMSMj2ppH1wP7q0pxNaX8qF039stHDD5ClSA0BdBu6i2ZN2Vdp0/AUVyxTlmMUF/mE
VsBhDYi2ar1L4z2P0vRcpoAaHg4XMGLDj7JZrXM5/yOCKI6dlqtWxAEUnzW0JZ6Vk+oEblDtUERA
qM6ddYthQERmFj+HTDdPw0q/m57G/7bNVVTuW0muMOjXIvFwgIQ0IsnJFi7VmPTW5S+HtJFHR659
J2k9ZEq6AQJCSfqcStDsF+GlI3ofSt1s8ZjzTTNxvBj+KW2jPg65x/BRr5UJbIW9aLQms/J+wAmz
kwcKGctQK4XmrMoOYqbr8QF8OKI8WD+srILSvEmxHb+uHfoXrTd/+oLDNBqhxeW/1/7yeL2b4b+Q
XIVvjOt7ybSsEvZajuUmYfe3OWFcwEj3gj6JAfSEo8flTUXfYpDyyXObVezfVsn8gwFC/cttZxAC
Fsy8Z/aYDuQe21ad6b+PRq/mi7jFXZZBrmYWInMjI5Ky2J45cdTgh8KLtD3LEJTpNAPsRbYEuMbp
7BwtKE5TJq9bcOYykRGHjk9GFWJNYllyYp7lt30Nv9UhAQ8mec43gJxbVc6mfR/C84ENa6w0Izqa
3OSKJr9vg/racKXbi+SzWQEVBNHyUtAlcCoD9kPjYs/qNqw9wXl5Ku31aMg60TL2MR8qEkdrKYhl
sfCSsqgjKy27KDjdtdh0QCSP3bVHQNL6HjcT2or1gS/CJSrSfvuV20Hj6fs12NIhOEkKR66rdok1
eHf3StKLyHuP/YVd0nixG6sTdfl6QwZ9FiAz74/LcWEnOn2DTA5ltfOV2KgngUfIiSzJtS+APxOr
8rERkkZGt4Rz29U79/pTDUkVZxBPWN+lZ699zSKHE6/y/T1+McrHYFl5BrEPX2yJDm4hO0J6mI2m
gm90n+npxPKJsFgsds05yrwe3whGLWFp2SbmpVqKBfjyuRGdhgGkRQyo6P6hA9tWchHZeiU6v2pE
eBC1v0lJ/NTTQjXrGue3Pw8HBVgs+xP/4Rtna9f6LE3qymQCDk+QuVKZD3qYbBXtDS52eJ87KAjN
8Bd/cSaqy51KWqijcYIRqs+tJWxZ5NPL0EdINk4qv4kT/+onTV+HWv9h2dOb9Yt1Lqlap+qXSs6z
Yld3PTtKz2ja4/znKvhGkkpSlko01xTBb6YVnxYsnxa8Xu4qP1k1kkGbnBxI1KiUYohcM8c8lpKG
QyYBvoa5/jRreaJOBn1JXLI86t4+H7Ky4yNj91B5eaIWJM5+xK6jWJN7/t1ZI85qMFVIOe2knXZ0
GH+5THLHsYyNm1/RzAPc5X4BP59ZJjAtkpkoPhREjYUwauPrYxXBjDjKhqOtUWjzIiVuwWAAbgdD
KYDR/MMW4eYkh16zxuSsqjDtEFvEGSrknvXw1C+YDDzLo6wzp9o8LfhdekvlE7pQYg2xsKEofH5w
jChwht+ObaGEV7rS+n/JBNXRxTDQ/ekFtAnHsX61H3hWDc3ZGooDfq9SG50I+Hw+1xeCTXfj19VA
y00dagZ/OpiDv7u8O+pOfJpT4Hwzv6w86E/JN6rc920hngSiavx/RKgrcBJGhjDNoDQxmAy9OcBt
mbkSBu2nSxWbKSee4FXZFqcbH8tnGvEElUv1zcjNWOBdaj1hNl1RmXiI88+lQRgqMxepooE2NH8S
Shs7nXHtho51dLx40bjsTOTwvAYAitblTEcDS4cwcMZQ/rqaDn+LyMl2JnlWkAMYBAG/2C+nAv6R
9AkT1ZldCQl48wr0y/7SfXgjKIcrEJFgrWFxcwCiqLDj3P8Ie+IT+HTE6ynNDbyJlDqfYqVFX1vr
gD+s++WCPZDJhpBtp9IMLPTTQRVxdxboQVsCndOb3u8FHtcVmVypmZTVsN27pgAhkFi+N4nf2XA1
D2GuACfRP+LZuSlVxg1jMJzJfMnnP0LC/AK30/1s5R8HGRdCAeRYREV65b/6N0yEiix4sRGKty1G
l289KB9+rll2ej49Ayiqcqzupk6mB2pZmx+6S8xIiWVxbQfV9JmRb5RXUiAjk3nkbioLSkIMXjtQ
XnyxQWnlmiByTAiVq17RpS7mXIx0dfpASc5o+jt/9hZzBtgysdMpUnoISJzD/U3nUHFnBMsxy0eU
ivCo2Mt3XddSP29Ult1gljo1cDuUyqwmZGnCtjA3P5z0XcDClpa/5JQAoLkZyojUn+f+ZBBLYgKU
fYqR5DLLpOXrY9RW6ZBvcouL8EAfKne5muOAx619JHGiflNTIvuMRd9Ndh5Fy7lLJ58gFKUs8ctD
hRioXlQHiOWpJifFF6Ov+NpYZKrhERAMFk2vsYRgqxzxhUDY1BDhtNRintKjJ0B7ct3pexoJlL6s
z6PPmlXGbrXngqaOlqmBi912f8m21a+/h5VTMncWRa7xJIEPmk7i55JFpDduvI2YAoN+hXocclW/
RMJFxfISW8a1IdvS9NKD633bAGuGqtmwhk4Sfmt7Ub3ugPrtg/4MH0124tHqazsH9Nd6Sw57Ktbe
ZWr98jlox3xp2IBJZMvzU+bkurFGhPz+9zMkfOklwu8jWMhrs9ilImS3//iaV9OyXqugE7dZUY89
ixZtfMtvxn2Xt+BE1addPd8yvFbEdveHrpwPjDCl7199KeFnApHXReM7KSOMKcHqvQ9TZMjcDRH5
V1BD1svWLVoh/U9LmJc21vyaLpzJ+lUs7yCoh10xPBkZzPN1uuxlf7wzLrvR9SChZnoDonlWHVPp
JoBSKsWBbUtDaaRgmdYqmT8wfKTprh8/XoXd/jyCV+7vXJeMkoBdE5QtbRMV0LBgwmsCnet2XAwb
GJ2hyCKHwRvj0Z2CyVIUc4V00ygllICh3Kau2oz/IFSUrehY3cOlfMqJstX/tK/3gKvtsNrC1vag
NTGr0KSInrdQxtHVJ0XTwY6vSXaDEc++8EF6CCImv4pl9oBOgWWcHfcdFx6KPAxj2Y2ybavba3kG
YzWLCPQWLOPY21r8Vsv//zJNLMDrHiLwT2ZkGSXUorCnsmRtSteJUZghfja5FDrRB323VmmfaURv
VJyQYUhzk8uuXfpYUwQkzRdKjCim5MtScx/IgiaI0iChH/J3MpmzdEa1H1cIUi7IGMf8snKnnMBl
XzVbh4/hd5HuL7QN+GD73lpZM5O4XqgX6yUTucAKnYKNkl+pYhOu2RPctPDmNX69l0YvsXNnoFXk
TmEKTQ3dleDRHPVlgJXzER8SreB56tdc22nqkjqKxHcCVOGTGeHj1qmt1JBcC13IcPBpYX4iSGFd
QX3SlQeXWMba6e/rTysrcvF5FnDpoVGHh0RHWE0aSc7PQZa8rGSyhMrdFudiDZCaRLzVr0njPpg3
zEq/riuNi4vjpCldP7K1DAvbeJ4/xKb8v7MMYDjIvymf9B9n3y3D9GOw1dpk0T/btPDxfnvEP0YS
aLPb0eTDmJQTtaWY8vvsw0NbjxgORqHUvzszu5yd4Tfk+MWBWQGdLlV/cfdFg1mSABp/ApEQ9P0X
afAEqKuFMe51WEm8ln5acRv7JDtyWIpIwZStz4UMdepCGlTkH8x7DSgJ7IO908a2Dhm6tzabr4Ii
WbMzc6OOD9hl6jcHqBAUjV6uoevy5X1ZLuyjd50+aNdGevxoe8Z69dHFntBdQdVwNXyztXjJ+Wau
6uG0GSJDZZOpVVcANGZDhkz9hQmW7Vn8bNDhI7Rxk2zOdTZ3Mg7fIE+7TcaY4baiZe3jSGYufpNw
3tNCRTMPaX24ncczaQK/NsovUL8vlwGtnEDUdndnYqmQSNx1RA/EecQTfmWKK1dDn/z94YZfHcho
u7Rp5dsHeH7GKM8mMhDpPruz23dA8n4nlwtnQuLU7f8Kv7/IKnw/XNFWhs1qfUMCL1d0x8d6OjY7
TBSOtE4NLayT/vuwv64dQ35kH4+aVcBSgVBGlh9E8JLjamEKtj0nhC/53PoOnh+r4NENH+nXynZg
XHzHaHdZcVYDWpQyqBEz9eIAVpisLCIoLdUNEYsXmujM1xbIH+qoEZIKjCnfzOoDhYY5dvvOEYT0
D8LDtw7QEbWcpz4PHYQSnU4oixhZeM8QZ9aA81YaSoFo9BqlsiauO+DD7EajEh0Fb2Lz3PFXBfIX
iroW3E0v+GXivCquP57g2g85Piqp2hdA1MQU2pXR+eo9mgTIR2vJGLlKRIE+yQpsEf4uoHVW7l/K
ZxjA5QLl/JEUfz8zGd8G43HbO9aMOsIfsL3i3zEaDU8gXmBgJzk5pO/4xCaM/K0pMXOiTq42g93C
uqRCDHKJRPEUINQZthFI36NiieunafPBmYlhN819j9NsqKijktpq6KlwyuLlhi2G8Sqb49SLgJIT
t+qPWvwn5anHDsXzXq95fNycfYwhEreKlZCykDp0iFpVN0cSnznCfOghwBVWOr/eN+zjcr1Dj1Fa
HqVB7WCCLrF8lAF5ozXkCzeQCIXgJxLLRoB/girGixNtm7KP892jT/xvZF0/6PiiMCMpmwdTW57k
eJ+3Ss/y63jEV2BmUvQMPwIdGI2eMQwh4jM34ahFjTjiIQoTtWOfcqjsEPHpZl8iu25j8XDKWW/z
ja/UItpDS24Xs+zQzGW2NRM9X8hvwMW2xpcwux7KeHlh1BFls/BZ9N5T1tY5+yYZFaSlTwmwCgtK
4RcEicD2qxl5KjDF5tLNsL9kHRde+aINWyfcws1ZTA0MItqIJPOlX7ZTYhb2AP1bwVeSyFVsSVEn
nAWE1nhJK/9LOQpRVdJXyK/LXth9m24DeaObybFsxtAwQ+MEXk/rvxSvlS2AzMiK+5bcRT9ThsE0
qH0ymXACFL1RCOAMfkHwGKO9U9Iux77xxLK7FP4XMmVlz1k/9uL4K4OTmxRxHJ7fmvc2mGQm3ipf
P34dRgT2FxnywcTlzM2fckBmvWxFJFUGXtyS66XqIEDpF3VsoEccInT8cI2DAEiqgMHkrPOdTnqy
T1tyNUQJa6BcKrHGspxqzD26tf2F/BTkpf0M4IqieLPlEG+9qm/M156wFRpjy74LV8MxoxZ81pLm
Qv4a8Skk3FO9Z0WjeShZ1jpTyMYjbaUZ4T3h2Jt67G1ZraUup53xFpF3O2kElAw+utzi0zXOLq3n
LwTXIfzVZN1FYrXVyXqSOPxUtRSNTfDYl4Te+fp08xpasa/ui2XtLEUWpTOXQQhSKv/S87GjMiQj
Ow2kWxEupIwXrlkR5+xM2NNcyX7Ai7nmQ1i7fH8FV41nHyGEMsThTo8mbn6LM52fOvjXuUypirTg
ltmTOvAmGbhddA6hPjD59cJgOjjQ+H2tp+HV9Q6mnhktcQgz5a1UBEiRWC4M65Hzkdfiw8keEKWn
FuPcQVhfvyWZEKkZBBqO2zQA904drY8MN/oGAElNgEb0gvOVzIKLZCZo3KQ0wo/LRMdxKvnNmjOO
v/AuGK8/PCPhr0BBj6Uj6bmkqk2MfvG51EkcXTGE0/scoV1HP1P6YAP8hNomvSiS5AoNXZhvQ/Yi
Q8r96mitEl/cUQbY7+37d7Yva/tpSYDFrLK7nOH6mr8zSEoFYg2YN+1r7VTUzGqnl16qVSn1G2gq
/5xWiqE4St2v/lJPmXkORMSKNq+QGzxvWds2u2FNfoKrMZws1SFCajnvC/fGDPvhzZ222JKmeqZn
6i+ELC9SxP7EKVLGx18vSgbSUvSm1HbxlHcHxQ/lAYF3PiOGJeHoB19B95ORowmYjz/k9M1/P48U
BsjHIlK+iWpsJZtos38H+HXaualLMkvzusLKEgo9wLXUD+HnTWyfrtrw8qTKok3h8nzjhuGRDdQl
xNVf076E4nnxtXj14LEStsFVf7tF5WnXCUHTKu9ntPy89e2wG2LGSqSGN8H1IuUajEv7sK+/jZo6
IxnG9Y/PC3F/6OXoiEuZaN4k5zg/ef4m1lNT8EQcBx1zSVXVUJ+glxLWl/hm+i2AA4vYwABEuhkH
X0/Zqj0X1L6SbbK3n09myKUCKfrjykbaHUY2N+BuU6n5N6SD5f7c3UmXTz9LEYdXxeNijbFU8x1z
OpZj0sFatCacR0+uVZrBJGbTBURALr+mjFqoVIoBAj3DyDenPA4vhtQHu5mVAhMXdj2I8g8VPHsB
La+VZAdlxfcAF2NJ+b/0dTeqGc94IU84pMtG18HFdK758WXVNbhRQpamGr7wram2lscxKpjcM7TU
ZKvK2HdYhhwCxBGX7nglsQhjoEh89gvAb7lROglP+Lr+ZUt4FllJpOQUJEA2PyuuAaDtt/rW9q0c
/+QnNNqSZuCmVKqjJXMf/2rH1tsBv9aNe9yZ9cPUv+HDiInHHKm9nRimzEQw0KVVryzAIPyglwZj
pvU9ZQAGynz/1IwAzOj9XlMQUqp79VpgxbmeJ/SMSzqRt/MipFR5kKRILqtmT4T5FAVk4lPgzGG3
++9VuEknYhu0xIsJ3WZlZO9AD7/uCocZjHq3LxUS5Capx+nCYiZ9OmUjb8nP2NEi+Ijh1PCqSZlP
ilj/FzvlXCPJe5iWVjEpSvVTIMRpW9xrvHZysqbTJedvU2Co6AUfS3vD3WasgA3CX8hq+gSRne+w
0fQMS3LJNYY0K8SnUaOFbbqR64dls2nfwzAbAt1TrhZgminCSRHxyhhsIA8/jlcbnAgl779LIFll
fLb0rHf2BnfyrpF7QXpkujyeapmqTnIimiX5DEZ73C/3cPQB2y0BNZy4fMrCImy5DLhh1Lv+ZXiJ
IiS4CIlxpsFlC0HP3uZmehgLeZXNLa7BhD9fvyl4inAd517/2NzwiEdOtY4ZqXu6xM/VLfGGjudr
HzXUJrg8/x2LMWYNLyOsVbPCmg78moZ+dc84Wxi/ml/I92xEoCHRKKz+eQ7LgHjFDslFNE17b3fR
wtALZK+vnuXDmadLfYoS4Qp1aW5d+Tku/8OuSs6utY4WOIw46o3wNq51MLufBQAAI7JLyxHvCHM/
utVR0VFAqO6A5UA0QAr9eI4smDwQj/N4i5Snrtv8iH0nXFANkBoatZJnh8wyVd+88o3CRKa0P3ZW
Gb7/vhM61oUrx7nnQ+yT+tkPu7A4uTm/FISLkmCKPR2vim5O/OlYUQsVZ7y0le5qXKBb1zvSX2/+
GQT986aXa2SrEemUd6YJ92lmuouEUkmSZO7YSMZOoeliy9kUEQpVFmc4dv6EbdpnxgqK1mLWKxKc
/ormTEsbi3IPNRJ+YDfedcacLVxw50C01+W7FMsLfMN8Ma02RyYd9kbFeUg5Qj56XHrS1Pix3rGq
W/aG03FC0tpr6yhWzVORrCEfRWfbw5SAo2Tg1HdfbnL41Pnd/m75MDtMMB5+4GgDdb40cobyeqVk
h6nmUzlbn9h4eJzOuWvySrbqejcxPMLJPmqgmwqz5u8TlgOCOh2tw4R3IYR/JwP+cfWOsQIMDnAN
eYqJZ/g2mKqMTtSFWsgJN0rUlH/fqNXBWQCn/z5fncbqXGYI2Lvy+5tCsFX4MriiHyCGT+LFppWd
7AYAOQ7OSKPoXaao81QFzPUbp/MYscbj3DPbALZCiOmfVnQxPopXyjhJ/XnwIL/Za2KLJVyHmFRm
0Dk6lLs4EvMt3bR02u7Z7syW9B7HzprJOPKGol5qV8cJit/549NzhY4ZhbAMb1KbbYIkefPFXE7I
a1kJSWUqfp/gHf0bToVCErUAL0eQ83ZJOgOimX6KhZcpssZafaEzJP+sRWacQaiLPSMGPts75g4y
vD6vQ7g2W70CgerpIMYeZurg/6fz4ZCnANkBbl84jXHLvO8eL30h7GSsdTGYVheBUmICsEeyIz1T
Z1RPCgbdJNENPnGgZqgC9Bc2JUb7kfyzWEfXRIbxHLwaMM9FUdRuK0S+fiSqeJsWkMUVD+E908Wr
IpwgtE7pA080fCZK5+oCfieMJ4bOXC1qApovl+E48s87bjlyAwNZzQ/my0BMOEZhhNnY6G9VYCrt
OALKX8GDxViXkPvf3BsseN6wvXGWB5JdN4p3wbRZdbNZCvmk/brVX8ph11FqkC4EZERwEQFJgF9v
zet3Fo95NVjZodFC22wGGKIONcTXhX4Yel8CT4Wrmuhb+MfC8mYg+iNfPuM8fEinmbAf1EKN3Ys+
c8ZsEz2UOktE8ETdhCpt25je//QqOwUAUQCHxX7XKObKqMQNkRIRiGczEai9nruJw5BPf0x/7R+R
iUq6SEv5tKvfM1WX6NJz9DjzUfhkBzqeGwtuTuauCWxDGZnkOxCwdDyPlhEQF7f2+0fW2SiFK8B5
0raNa0oI6nSzEoEjlVciD7sl25nQpIC1kQdj32MXvVSB4nS0ANKaG1AC5rRXxdveE1PqGlHO1Ou9
FXpIvnTsEp2YA3kJUJowgPWZjbvrTza9M9iuGP3+RTt0X+LJQ60bKSaGBtgIpV9v7NmDViGxkQdz
HIQK5SLTWtdovbd4asOmstrH2VmrBBq5zJaxdinLvnK+fDOSbMSvFLEpNuSIIfRxCesxDyZm9DSL
BqDyx63CXOWvoqlYhd3JOuOd4qSN+yR15z0NglZhlwW//0VznxzTQ7NH+zdzToQ9qT8oHWS+Lcfy
i+DbYVBQntMVwNbUqjE72Y86hST1jhIFv7yyuipon6b9SpwcGCYV8HI4KWK8ggIVrefMUEncOHs8
gKqrdaknzZmJktgJT2rDtMFrncEyiF7kscHBi+rAN8AoQdkIQJVSTlO0FEktzX1eVjUEtI7+XLGU
rZY+o7wd3J4eHtKzDvU+GZB3yITlwrCfgrRh5KaVeUiQvY1PFlLmAXgotL1rr1b/FeRu5ZhzR1fI
SXhoPOLRTwqUsBgmxP7LlC0FgGrEVh50e7p7GnFJ2TuEX6B6j8E7qD64nFDrlBgv4lezPdpeUw79
M0uUD/dvRxO0//kNqkU7HlTtY0TFi8eN9mOofCMNc/wx6KJHZpW21Xg1Kx71km2nr4L6b//LSyBz
00qVaAy4e3OmRJhF1WNAKM4+zgwHspCXBdXy/gbWNtA2KAYNztQdn3OjBiddPf0Q5ESh2TdMv1ht
UIBWhZXe1z/HTpF6cRiCFf2SHC2zh2nRj/eorg/Mp3/7cE6rsrQZMz2Crqsi1GN5SPmMTo3jrSg6
gZqnsXAnCmU58IyNGweq1eQm7qWVwwAHpfdei9RbPSM7YGh7FJsLoz61PD3AmhsSP4arQ+fiGoeK
ZFGirc1WBb0ZtOfpEzWIX/jDqGozjycpfU67Um0ee+P1AakP+H+Nzkye3XYzaPpSiRW4oyTCqXFX
KTwLULSzd7W1TCjR36j3hHbJy+91jlHV/A/9B0CbwMqYx+3fnhWWztDcwVowVLWMltUzeoUJzeNv
GNFcHXkEf8nAzBAYkgBf1Ny8swurdiZfcw2aZwuJfHjPmXh7japKCg303eFKZ8Uir00htTXrPh5T
7h/uCXWRlMjO2Rw/eB1LOnuW4i07FI+ZnbpMcyiusGSiSYI9zhlE4W7MmUeXgpMxVgclpW6nSL8X
QolwcLM0FD83yxU8Onqr9zw5YXpIOjn7+U7NpZUNIomawmMOpZiVZvITkkKu6CfVbeTMfCswfB33
CPmneOCB06L5fBZ0/S7jYqc0ryfqhb/LXnMFPutg/mw9MEpBgqL3pxLnvZ7G3VFsIwOsLgijssBC
7rbGlSCuGCIVPzYZnO53Bxaeo/CSAhLSI6Mxc0OIGBwq8FJLr4jJlmZAFNFiEDRQMbyZ9Y2MeEBX
jS1CMUMucGHuvCbIlXq62+OsHzylKxX3xrVvF0P/7e6e2izvqbxtUu6zyb9vwWijdghmi8JVwgjz
ifDA6OSdDKuMzdJ1TpC/3a1+ugV8OimYnrxeR8fQ9y8yZmRqxClX2GFpMbQLnwWFOSFU5vAu+Kme
nTb6PjV9O6XroWX9uacqMUnyVgl6ec/SpAzjugwgy8Ee17agGBlMdM217CkpQyW8zy/niZ2K4MO5
qBzmK3GcuEwFpQilVF6fzjDyYULOlRkoyL0dO/AHWs1ltmNbsUMrVI9Fi+4SzTO9Jjghj3pGLBf1
fB9rcVeXUJFa9So+WkVK2C0aPGZWoZzChnHSD7GWhc7MdloOEs9NczIfccRRZEGXdMZzviGs9IN8
jk4A+nRRquZ4zvtwd2uKm1YK2ifgKpREmQMqvEpAED/8NnstjTCjw3FUDwSo2PnmIX2j9b3vgeDy
enN6wPxS7+P6k1dgUnEu+rDGe+EM+OhtqjAytOWluxEXo/IT+E0fAejsxUu/M2aDtorrhYEFIjxK
wjtWerEuviGlWbZcg90DBm6O2NBSnv73neBk1/Sgy1SBOeFQCufwpQxo4x7Vh8OGrJkRJkFDNKYb
z8dxp2IaB3hMNSW5ZTBJh4QM+NXEFeotueVlazqup8FWPbHIqqo0X3OphvMmWQiiG0SR85Fgxt9C
AlGzNFVzPYb2JG1Fn0JT5j5vyOliFv3rz+TK+qDMpPLFp4pzO4tNoivAWHS+kvpmQHXnhQfQLp5f
7Lek6xDWyGJPcwfEeiD9d70JMlmbLBiC+zxHlOPkdq5OHAEeYj1HKvuSHRjFe/W/Z+1B6tyQzZo8
mid8g2hvCWDKJ+aJjSKdxIDZI6WAjygn53Iy931v4T6HGeDNC2SzQ71hJCDJsBeN+/5YWsslKACl
+gPPlDP+8eCYFbl1tdzm+QO6PBYHsuUVQpIy4kn4VHK+Tt6B8bwq3D2Cp+U+vQpz5DMjUbWiti4q
BUPcXs7SGGk5sIMs624gwN/7om/sDgDB0t+SmHMnB7Z6NMw5Ja+8A4Vy4y8r2L+zAT71U7j5382q
UHHqfQFB45XUA1WZbz6T62jH4uAHudoG/cUgOworSX2Zv3V/plXaaY8dIVEHwMWoVqDk6T8PMqXP
y1IHeM272qPLFu2VESfCWeJodxQMKPCciJvc3vgRax9EhAo5mutaTkrdlX9+2gp7FkuSV0ODasan
SeHfkTCfx/fqeehf4Jb9B9iKdVZBx3yF5SjwvW5NQvpqKHcJMNM3VTFKzhGVv49t2Bn50yc9ZMSF
C2dsN8w19PLiugWZ8tOSqD7Z162JjvCcZef9CWjB0au9sAVPLNsMrhWR3reUcnXklWNTSTaE4dSc
Hf6qYJZ4EqrjjgvJN/cCpZmlye1If0plS/awLtBOn+tE7kd2p7NjS8vpvFuElnA1gICXxKAlPkj9
nsT27JV+KNQ+aAeA9+/x62BR3z5sS3qClsl0oNeeHKNS6BBKcEbkQVvXSgOzDXKi0DJjl4oKFajR
OYaGIzodomaCMoGfRuysqq1LyAnN5sYcAgepRkyBwZ1xn0GQ2jy4UVwSuermnhRUOJpTbBnASdWX
YaYC5rOGVSn3eRpY82vMADMJNs8rRUaqqX5LM5LcSQXFgp5ElG6iP8kku8p8iyPseLNIvhVWpdcD
D0z84P+HDuqOpQa+snZmmiPJkToeCcloNEWvzGT2zhcAKjJaJ9Kc3uWW8xykDl8bhUd2lvL8Cywl
tSG/VDCHJBrH4kLtLmW94WOAiP+JNXr0LHxRl8vAR6ytafe7GhOjgZtYcrgXAeLN5A5CmC4R69hj
zDzcJ6O0EeCMPA8Ul6R8pzJ1I5eDFnQIUuGMVp0mcGYaP22adCqWEMIf9QOgKBi78ZioIfB1JeFc
6awvILxen3x9P5W6IIKRaijjwd62SJt9phwBvED9mCDC1cQSVOJ/qwHhFbNLYjg+JWCl6/nnWVVB
SutVL3K3S66TlfK9ndgcD1OT5gPvmzpiDjDy6piApMUaOOgHTSj4+tL7Q0PykGZzYasqESG8tCEZ
BqXuXmSzgq1mw1aDKuM88ftXbh5Em3z1v3mzsNgLCoT5cJ7BV+rvdByXdNyxRtkIeNFwccRwp09t
3Aq7s6e3BD9OSidm/EWuIEVhZMrsowGqGr18d6I19LPoggE1/CcKNFGZ4oW4vbqBwHFvmn5NUyLZ
tSgxW+NCjhuLffRaj/nNnzqtUa3ZzOFqnGrfSH5PdXALFQ1XneUH3JLHmlq58hlFXmFxUR6WRe+v
WHJFCwJPjZLqW0Yal7ZVriBqzltM0Zdvrj0HAIsmusyNR+TvxN5yJ8g6VxszvlNXT92hdQ/LmF9K
mCDMDxOnai6WlpYZZP7y5jERJpb/RQ/enAFycGvn1/YKdbWWJLXc+fpCYq4BMY+x+9jhiMuAMZCg
52C5jqVPQP2rijNP0agu5C6oVwAj+emghhqAZELAWQO2GsP8w8ZnsCeQZ3Edbd5sugEBPKonrRaE
/liqG905mgk3wwsGGUpc43oa4yr99lJXwTSmB9zAy5nZBypMKiGBWu9dKhx3Y4Z0y48j9edqYjqF
i575fdBKaf6xzLSkWoNNRPve5wx6zo8uT/ioAPJKyQrq53QIzpYSNupvOUVLHEG7KUhlAyh/z8vU
1866F+utXpBpBZqpUw7Q8b0SENNJTPDirgGrowmViP97G9O1fMx1tO9jQMBZ+FEDUccknzpe5gvW
sfmA723PabsPIN/r6U/agapomQkpITsKBep5yq/gtO1b6OTxva2ZTaKo+itemsmJaTkha6+2lhKQ
boIq/0vREXnaonjjvwsyIuoeUM52ROCR1p36EHpI7QzDverZwJnlMtgWd7ILFkG0j8bZHhML/duG
d2Ucn554ZuvgiwccvPINQxm0U6uvmcBYcIBJDu6WQMo8xZA2imLUlNjrStNzkV16/lGG6FBnhwTh
TOSv6Sthwkmqd/t1+4hZna5j9DLQUcl1ODbCtZ6zzEVkqv0X4llNkpYHeqLP5jK4VW1hgDL9KUiQ
as8HI9OuYFtQNzxEc94gr6HYwPQGw35Q0TeJTcIhxqnJkcjBz6RDkd2M8lxAlQCz3/y/+pGlOlGf
qjfMPJ+MwFiObuaTtaeIoMnvDqoFFYESUpvT/4RKnoubsmSZ8W2OyG96KZWvMwlWq2ejvPg9FZS0
++8kMN8IgzoW5tKW1eBvTiTnhQ9Q7h3SO+gmFQWr19pSs441QXv5NQw2DuVhEa9kUyHZnOnw00q0
eSVC2f1OclbZCxeuPkoTJLGWcNfpoh14ct8jMIRrHpxzTl7cJKfBwqCiuPRtUbIxMOGgjiefFOKE
NGPaANP2EBjmlqIFteah53FpsspKMa02MNd3pUNv5uFEeceHVMUwJSv9xG5SOIQaD0LpunyFcm0H
TPWcB2TPDkg2sfQgmOOoKvIUNnvDTGkgzucfdsZ5qLVNjkL6J4MzrsFw1e0OA19abJ/JNmxU1A5e
DMkL141sMUcGW0b0nzDr92/HCyZpw2upurxB7+6OysNr+0zP6fQ9YzanW3pat2VNQTcz0rVIFyEX
+z4BjPSLd5Q3Ah4b39d8CeXMizKHZIwOZWFEPMIWSbsD4F/Ra4uST4nCTy6VyZqIj1McYghI3sjx
2tanxiXgZsQB6YG+r6vv4REKc0q63GRGY7WhE9TkgObT9OwLBajtMZH4FkmmlZNHqhTirPHnVQxz
2xh5r9Sxtu2HwxlTYVax/1tFYLUkHyH6IKhUnEU4YEwfW5PlNTKC8mNw/piVYFW7zCbqS3qpvC+0
nrS39bsuXbO8cryPTd3AYtzjt9K8NCNNAClwHqYGsRQgrjtksC9ghuttaBXcIA7iGgHsisIsEDRT
37wte3ImqSR70r5jDBRbD/dWq3xM3NZaS+8lyD+DU7w71/b6FZV3GAQWVqOyx7S6EH65bw+oPlVx
La2d0OncfIWG6v8vJYL7s7HtZWtwlynxL4OTBxiXXk9KdJ465JPcsOYD4KYJtL7Y4j841l5oE1LF
VHx0URvupvTGEG9tuFtuTjCahI+D2hM5Zv42SoiDKL4jmusbc8N4TOcN5XgGtdbLdqeHdC9VVOAW
Ec8Igjf3ibubjllF5gqQ7G/lDeIxpJefbREFSDxvaDLc4LgPoOTu30FStbcQSWYXoM2YqgVM82wN
5yay6nCOmBe34nfuyKaJ3Ny2vfiegzzIwrqdXfQe78NlP4d9R46xg85hU8ThRYDLGa+2lIj6kPTZ
ETwOEPkimBwkIFSiuoJ5rcqndyCOKOPMQILYXtPU3j/kf6o8DPEe2ZAT4USCjOaxD1qa/mesHJYj
TV7DHxt30Qov80TyRr1hQmC/mHoQtGNPTnem94et/earVwahpOKTb8cBaa2kIiozi/0HTSmL4kaJ
YNAlbSVQYHnETm+UZ+DaRVJzSTZ63/brqYnOHcnBc4Kw6TBX4b84fGthnOV8QA+b1wxDDYjlLgRS
BVo366mWCDCk9lkSD1LuAA+op+4aPx/n291+osaIqNi1EJGUZf6pL4R13ZXBd4ZJ/Zfpfzzrf6YM
JGMzT2KKrtNmMo6cA+JfnyZRaAjp05BWqPWYDYR0BA9KRX4fw2Z/kmunvBCaZjVHZah+FSt8c2Rp
dF/wyr02jB5cU0iv8XGLd7VSK3WNVRUY1PEJKdws2rg8l/f+1nSzwSasytwhMz76KhsIgYPjTL+a
NaW4LtjPkaXs5SFX5Ke8IjWZhoF2Nb74PBV9qTnW2F9ssmx1X12Y7txqKYmslWd1iU7Odyx50JN6
ExhBYaT4/fdCyUGr3O1v8H0mgKlpZ9v4IRXmYVACKZsSklXp3ATftd7ygxtzYC0hoLUXPv4bCF5U
fpRwz9ndveCdHSulnrkwyNcart4EDmh22fIstC918KHRF8mi3QfHA+m0lKs5ypOBtOhHdt2/72no
HS60It755X92wLArQ7IerH+zvB3kaOImPetlhiFQpucIyI1H5VDA3Dmal6OzuEZb4ITdfhUb6T2G
18A07lxwXPyaOct17DGkm8Uxlgm0wt0o/v8QhLbX0hta+ehxx1woq10PfoivkBEE/f5Gmx80Zm/W
vXt51VqMRkcO/UvELIGwxZKEWyiOiEY9hmZiAx1yQhAuOwR1P+3mV1FTj7zIRYaq8fkCb0QdoJJV
6DShb81nWDsQvz71/b1AE7B5LzrWPLY+jfRjG6zRKFxqyCdgdazxYor4DX8u+Mz4/5tBSnScyWTv
4kqYQXvDfDBbSLF/XAXG4UjkkK9qxjP5iG6fDJ6fCm2/pwjgYNeJn3lOH6ND3JGuH05qzD8vwZE+
AEtuNovx++a+cP53hK3Kx9Dbf8xBVsqzcF33MfYvtz7z9xe1OBEN/GFNjv5VeW6s07bhqwB+QC8Y
OxR1BU9QbrZPgyyCX73zpPAWI2ffIXP0OmHOd8E7PKajB87NQCbtPUh7Kpp86jOmmV5uiOxj2JRO
Yjr/hfwR8yez8e2TfP7vspfDtsbc+GrSEy11utSUuLlXgX41oohm7uNTeP8Z3NOwCrLz6PA4ODjY
zJF31HkDc9/EiyJWogOWg43lirkraysZHp7CgS2ggewJVaeIlJ/ZoiL5W+2HyGSfmKSlUYYE160X
10VB8obnCWIpyKifIQoyYEQ1AjB+SGD4lgoTAl18SelX+FUHr4AoF9qqlPlzDynVtzDXtpPdr0Z9
p+p6oGuBWtS34P151YW8Fma6T/ZRpCqg2cdzc1JAHet7hpu9oBwb2dGz3+wtN+II7fEIcWXAi3de
LU5jtKQVFxVpidPsJqCSChaiFha2vgVJnyOXgb6K5cL7Ruc/2y43uAveip0n1hUlrxKvVFrB2cK3
awA9SuwLF4v4oIjnad3g4xSW/KCAhmjo6dEHKkRjzwMDDBsj2aPxRBVlIg1lS6syyFEXpEmXNUgQ
OE7lCuMoJLWFiW0Js4CrqVHJ4/4B4KN54tGz0tbBQRYJX5UAzH6y0bOrG1mAIClBWacD0ip61kyr
9Ho5e7887b0ZKLVbOEvlPNJTPNa5kNUA1iWo2M8f2F/3spLMhvrwyRCoGr5k3srkYTXDp5scFpOa
10vhIqVQRqw1CFdCO+y4DblRvLPugRgb+IdQBrXYpYUmSx+kpuEBhyml8Uds+kBolReqiWZygsUx
+GvYZoSCpAlC+Sx9alQPD0aqNsvZO21pWircal/ShdUvOAYnbO6jamUAupeQqOk72Y6PJ/osy+IK
wzNGdf+yqypYgbkLOSJt8fjq6Vw49JFj4dzTri9ZuPodIrE2om68QdGNW3X0RkKPvbSu5NeiZtv3
Za45u2FuikLXXR+z7M2fkvtmUx7ul8V/4JFzk4yCGYWjG+LutBlIFImijPWa12/25c0sFvPyUnfj
C7tzvtmDofISXpLM7F0Pl4gNGP37pTo23rBXJUDBA4saQAzkUEIZ6edUiUsuwlOBM39Sei0Xd/H0
DpsyU5cb3MfsLMgS8x3nqbZfDPMn0urWaqYmccLdXTdmnHEQewDRDiu520M8FMjC8/Eqax9FKUPi
bQjtu9WKuurp2D5ek54JYQv7tIRQcwyF4QmpdiWswv3PZzourRoREiklKdHRlUiNm2M1cOlmOy8i
IxDUHY8ujJaD7b5tpXFIK7h7Oz2tZT2ekhswofQ8bO3SOfOwQraw2S8SWxUa2Lw7vfU8xnLDAlGe
nCGAZ0vStXWcoGq71gerJ2zIc1FWU/lwr4V7+O/8Q6HxNmONa1BaaVnrbLFrymdr+Sfnce1EqB8h
lln0senqYFwyF+0tCv5JBfmj4OefuF5hLE1YGJRC9QskcobSnirM7nz8fhwBlbAbXlTNBu6EJ2Aw
ZA1WQy5yk7tfv1Z5uDvZdLic34JumB7PNKBfaZLPTjps6qWCR+R5MKqsyEZ1QovrMbaWHyfKKTew
s/tXQZxNbAlAGw51DwyVDs+jrC9NYH3tJtqjoIP8jG9dKGehMhRFysPhiywa7xsE6/6WezVqkVlp
N1xl920Hj5tHHeSinYNvZDXBGVs6fqbp4mLEqMkK4d170BcRG/fENpTrwWV4RAO/R8f+fD0BLz32
bynKrlgZ0yCBRPxYHVP73hqO1969nkytY0idJKBO/+40pdcXaGkvsfHkN4dWYkOHgcdfDYJ7zDXU
eWLtHG92JSIEVTgIb03wLOUih3v2mcBOa4otadA+9DpkKuvfgQXVmkbh1CnAy+FETVCsGMwKfDcH
zxY3mQdxJGWzC35q5wGoVCMFhFLIvDmgkWOM76qZG43lsZ9FvRi6DMp8iBCvrrGC/z69lcRiJNX7
QQRH/w5dkFmQdCed2BHoGKVNXa81S8++7MwHLd9M7V1WXx26MpaN5n25Ifxo9rnHREc1PZtulfLk
bGNngmocN/OSS119v9/nzLDH7zMIWSb7Ift9IPccd2ISF9M1X+VC+6M/S5igLKn8jjg5yVjgfagy
r2l2rYhiw0Nw0uAS6qcm0TNfsme7tcy3jndI/ejhbqYNRyjmUlcudsdjJzoh9QqrucY0X9zNDmhI
y3Zbez9zTYalgttSMjI2/C6nc7EAvO6yN3JEIJwcGuj9jh6FLEeTu9N1+nmaF9WA40Pj5cWT0mc7
dni4bhoRQVmQ1trmfTia1rgRoa/T3oA7yDkuO7rUTcpA+lpyaMzb0Q0Kpfw22CBuTg8fhRPqN9QB
0z6L7/bO7P3nHZPANPP8xE4/RUIcy9CgTgMgaIlfsobBkkSz2I/jUa8wQGPvE1E35T7ca08z1UwS
Qmwy8G2XCcyiw3QR08j3djQH3SYpXe97wHvItCBkc8+Hv6qM6lqsrfK1iy+mVPxHg81vYS0DiMpd
tTd+m7OSMnRXqs9SgzNn0QKqZff1zq01KD1OB50l0Ep2NcGpP5RirgUPBRaReaVPxegMoqSCK311
oODB9jVo9AmBzeZYtrfyQ54rlOY0ynU7nbk+yhV4FBjjfRbIbs4nioiCNXDXCesBDFj63L9BfSlj
UKKunRGz7RfyYT/b8FCfRa4zorKdWcj4HYoxKgj2qMjLQHGdBsoL3lpzmbdilJ3JeWTy7wU4UU5R
ou/JXcqR5gz0YA8o14ezjSnC9llfYHV8+H/bEgVNudVWfwvTXIABEOchlAWkRk4uuZLYliKpi3lL
Fr/6Xi1gI9dYamtP9cd7QXodsED4X4nIlmQa4G6QHNlVo939RxL71uSdlaZqYoJAp/N8AZpVmgqe
CRMUTzGj2RbQDfJSfRFnmfCbO5UQ+QKcIBPJl+Tc6KcXBRdvMGi9GBBqraRlFd5DFKUh9nnftP2v
CknyRF5rG73BW3rBnJjLIB7m/Eut9So723yjDHSXID6VboATQjmuASJmiq8LKTQpR4ZNJL0F229p
9GXL+q6K1Xy54EjA/N5HkdB8TmuC+juoSCAzpQ0BqhJ3bk9McemFIaRsOjIESuz464n3GimaVQh2
ymEflAAzhlAHZmLn1ofTMMbA3iecIqYT+uENsw1UMPghtkm3bh2dPwDhu0tIq++Vo5lzs1agJbEu
+rW/ZV6G4lo2/4xW4knZlWBRzy0xExXllqbWiqfwZh1FnpQZe+eyT41fuU+vwoSd0n60QkDYkrF9
A514SregLIcaL4cQelaKmw7c5cTUXqaazIIrDMqP07NmW+Lb1kADMfzi7nYoTCcK+7tm1xU/ASMh
7E+vargeAqR/jdEbhunm+EekHcpg3URm8Bvb+KeQqSwyHIlPyrDHsCZYrnDO1KHBmC9QL2hy8OoW
mPvgrhl/ajdN/dFHd8OHNclrWiUQnSim2UF6ug26yJYGTeNBjgRoKqwSydVMWdf8euxsI+fz4gsZ
2RnSqrwhWtqUIRtMew6umo7Fs1iId2AojQwlHyamPDCE1+hN44AvtZ1f01a/Oztg5PNGcQSU8hx5
QkVzxrSsyAgRCXMppvf4Ma4kJLXTFhXuAUp8UZKmY5fSqXcUqzMCyqk6A2VU4GQ3gyDosN3pbxLe
rGRQPRY5b6wV5XuWuctr0so6kHb3uYBn+J0JslUEs83kzRUiqibQ7VVBBaqrbtRVMVGFanyOrVem
qQMcfJyDwe2Z7+9fxW8J+1ud2/E71Slspp4Wy0KVT7U1fvyKwUqlb4dmUuUndLdczSJ+iNyxLza0
Im8IJZzGBnyNgBu4W0ypc1lD5JP5LCiEAV9juvLZeSKZTIrAjMAh5L8PVUTpV6AohSGgglfKdYlZ
/sMRjomT2ASSyN+MNNpUpaJfOpprpOAUDpom9Iqm4NLluXMs6/zenEvoKWANJM8cIpQclmsQMfWs
Bx3O8O97RumVmDYvfvYaUcObxtQg89dClRSz57GiHEWpBXOsp8rOybr2AL4fzXuAgxFW0eWfwOE7
6ITMPm7cWYQHdZd+JeBaRTutq7FRunrQ8jahtnWteLDVdJTlV8iLOUFQw5R/MxFWqVu+UiFABdU2
jt4fGiuIqfTO+OoyTLpqpnWqysRMwXrt9ZilbtfctEtSFsmwsUii8+w7AfVCYk7MObF+Yz7Sw8+7
BoaU0TfkIP+JzHyXNbZ2XrRaga7CNHyjqvOhLqviMsRNI9rGryAaxp1E/dfdp8OaYeXr3lDA5Xed
/Hqcaedp+Aa/UY+3lKq18Fi/8iWB+mVO2WfG6DRGzZFnDgR4BK+8rUo3yk/Aph6I1HlTn3LZ1nSL
45A5TXzVh8IQitp/HC6uncD86DJ7ABTcefpiNn5dBi71gS6o7Za6Soc4qytaV6COV7+yMua5cY5l
pp+nK8/RvQItBbmRmltXgs9brT7QdZP0ybV6SdeU90Ex2X/Hkw6WrTZQ+bVAGt+PrIu35T737Vum
8hrAUq6o/bEIAbaLbQUvQltSSA5VOCd0m54pb3x/FpS0M1l+uLm9OFBJER0RbMTloArPtFvkOUa7
KPM8O29ENrV9+sC1c3ARyaHVY2pYDR5R6k162xI5xXemzoFM42Pl5YQ07CvgZfZL4R8/IBbF0NpQ
gfDk2EfMBJmSNhLcYZZSmf80T/bWRguUUJcAwQ7s7X6DzAwTlj5ollu8iHCcSuRoywpbuG3i3EC3
ynHUvwIdfKBqgnF+2fVXf9ipvJDM3LInK0XIDFsv+rsisO/GoQlT6PBm7ky2iOI+W7qCl/PSnyfu
EOWOk7+zylEbKZpaWB01eDZhg/SlhmV1iR78tmoV91g4E/m54SmBowdaX5bp3dy80d9qnMQXMwMn
aumif22r6KOrEbkAONvCy4HEiZG74V4B+NSN9mpAsAhSELfxzIjKtuC0Js/CxWY7aRWMsaFJqDSY
c+H9QedBJNEVeAkghVQM6JOCiq4sp+IY3FfJlYXAxHu31hDR6ErTUFf1yAGo0pIcV31mUF2Hdg+J
9dyLVYwZFMN7Z21R9P5BSlOcDNyLwI6SuIFuOAvubMWSc/oDWfHRxWQ2LcNC0Ty1VzibwMrPrO7y
zBBf2Dy0X6sLH8RaSrWn4pmLnnpZ7eWkxHD8mjR6gs2YX7kuafSiPD7BXf/mTkVM482d/BFziPuv
ebnTeUDBiVV4havC/6f2oGUJ50XEt4SMIQlBaqXhwx13LSi0AcAASk6UAyNoQLKUFnGFxqBSt7f6
Atvg3S/rC5YPVQaF0P4PKdd2S/ot8nVGLME/gnQ9PXzBzxUnzYCi190pxg/yktn35UfZdrVig4Xc
maYePOoebkwg/xk0/sPZ9oKuNB9D4AyHDBN7GpzmPc1MbQN9rXlcAPpVNtCyXowX+Bqkvp0+nDL+
uHAylMCJkB/pRiPQNHnXhrmwrfeUu8NQyByd2pOG7RsB1V+40I8/O5BZ7sHH4O1jKkHqsEQ5Pzxp
nXv+PXKMpWql+7xKvrqH+OLMDd0g6T2/h6wkcHGCIT2dBa3gowzPIgT+hFeapbgx0st7OInZsVga
wklv82J6ifSahgEhwZZ/OHhWl+1DKOMHh449K7rJQr67hZH13+8vRU5yuPK4KY0O0TMI09zm4abj
dsZqXPU1ar64M+Lr830uuQWGZqzGSxAYfEztBCImYipysKSqt3eVBlM8DR+ujmkdgpIzZvS/J9eS
FwFPRGFIEJoBfZdLBrawgqw60b0p8lioVZ2EofMBweprI4NTdgb3FE6JLpvCu30k+cKgltlv23Dr
0tUJhHMKw6B3IrLBCNLc3op0/x/do/wHg43GyqgwesSPo+eAXc6SKm4Y8sZ2ue+INYokQKZIUmv3
D2QKEpu6gPPldQ6hp3cT/GF+pTONTlGZ7MQqN5xQCKaYwWzgTOrpt6MGSqQlfM1Q5pScTElLLVMy
8A2lUoJxGq5rhpCX0bqMQkho3Kzdp9avdJMhA8IpN1ejMwsrMFDPke1oHOry773GHSwpiBQLZssU
UUV9mNwiHkJ6mQ/tGxyEMxPhIbKa8M7UWXKnuFjYF13LyIXpH6NLCI3PnKLziNezs7qAFnCPTp01
E3HF1sHslngBEcHRRGfYZGlEUT/fs1/Ljsij2TMSVjh+xjSzWVQ7kJV+NXN6EEhAKv9kmlSrRArk
WGzzfWMo+vbuk34GjRsDTtx2J2vcjtk+3cs7mwZtBJ07ia5ixbooUd61utL4O5idqK8skjE4KDOp
575TXPqeMN4i0kfsZGMF+fftlsiGRLlVTq3Noiry1odbMfzmnJafRJxdFomQQ/KlthGNYUh+CdxA
0Lapjk7XJaahtE1lBBw83f/cVEdRBOSQJbPmf4n8mlzbldWPHM54QcXy0CKHbMsZK/Z7NWtPQ56B
Kewm2pr4aoXK5guF6zW45HXruIY+CFCyDqasv9HWa31rHkZR5rmma5OOyabAxDTWQ4SqtvbXnSwe
0DKTzyLYLHqTYD9WfFrlByYOOU4oy101lD8RGDswmSlC3meJuZHVOo390xpyoPLeJprPpHV4LpM0
XIhOlXTd5O7nJHGlx7p7zsF6eGqv51+QQ12vSEk7hsIvfzKue51hV4mahTZ5lTCLFY4MrS1OVQL8
DdwRmIZFDPbXNFLAFrO6wXKzfeOI0tpI58YXS8mli3UqXfcAvF+GnxhVAnmo7/hRnEzUose0LLM0
KE8Q99hnXjkEW8IproLVfJwRBviGJVZe1ENF1xDNYLY3gPNSQKSawJgrEVBsMJrM4kOPVIKq+G95
IxbNpAKe3osPQ1d4RpFkot8zNE/okI6nNph2ssphlRroyCFuQO7ZhjFHf3JPUM6xR2mXvniVzorh
N1Wi+bTPV3YI60FWuhdYy87JqvjFTIx0Cwv/zQRBpx2udqcrMIH+Vg60DBFFAsMfZbFI3KBejG8E
d5yjlkiSmjl/Fgz+a6R0hWVoPufRjPF87rmVs882uUYAA2LgNdDWVtPEXeSeq52SIU7vScBAI2vU
FOXPiy+qROPFY7WD1VM/JKuaQr+2dnUToLlSUne9I94qky2UhpE+NMaNos3oBPpC+yPbbjLexTci
r2QqQM5leuh4IByT3uwuDssOlJfOCDDd20hCSuh1ZhsWkW+YRGNVT2VZCix4y1ml12+K722w7GvF
Q4i6RxAYlDYurxYZpQBG59WVPnJZXBs2jP2yqdDvpxrKFuUwdGGmy91qI+DYSvyY7zM725lI4lAG
Q/On9s8tkuPMKWLmW2LwHAov6BwkWfRE+0NrTjPYUt7ZlUom82QPI4u63YW6Ebg/qKqQg0X7Lsz4
6m552LoLyW9wNisW7uERgx7hQ/CCaekrmrIBGl+JbNGQaXTVbMwc4dKYzNR/U7r7ed87V6Kflf9X
q/336GYFh6XVPGoyepq6uvwX8Nx3Y50W16c23MLIKozjMaj7YVvkXiv3FcoJkgwD0UV1eT9sCf2Y
3P1Dn6hf8fzSnnyjFBbxN6Rxgw0/57BtmwoB8wA8xZWzdtvF0tkvHq2tdf4bkxsiJmTUpF1aqwRs
ZiLWE9URHxL1PQZsIxJKgArwqMOLjxthYy6Z2saEuMlerBvQ64asD7Q0WNeRrlDsSQNWuOSf/F0c
P/HIbRUXT5G+LvqLf0nRQ5+P4dUwDInFxHpDFr2l3wjxLQD+cpjX37PDhZQY+fDV+yexMqjvmvud
mrIagpFPeQcE7PMoi/CackbVg6AOier3JZiiUEWICEnqBODZ2ZoqxvWqiL0cDdxZyff0++e3O+kL
tgKKTjgps47FXUx8PHXQffrycUEgpHJEPkvYaKCvhTGZeVamFC1uRlxchv8scFv608i72gSRaiJl
FzqsYfCvaw9yBOj7LKyrzRDFzPPvoWIdPOtXHxNnDJgdBpBbtflD2fhdrXVCVTHxWo8YcoPgvwmj
9KWSwTxUWDDoOIOGxM6iWgYYQZkKDBDUsd0WyOuRJDWeSKb9mb/SEOXW+iGJrf45iornH+S4WkqO
VeXx6l9AGwy9YQxsNXriS79rB6+fW5tjLOE8o+DXykA9pPgP/3FcXTUwFqCag9axeGGz6t79fqAX
+JToJJsm3CfmeWYhx8qp3KFCZJbiMNu1cz+xbfNLZloLzSfjcPvPdgwoxpFojAxz9KMfKWgGNeu7
Drq7z7VQ9pjImvt2SjyiMxqeS+7Eyt5DdxhD7KskI2YGkhFvkBy2rMic86qM+uK0i96KUYoC9VpJ
axUTd7rEjVR1p7Zfu6q68O5vK9AHvz0sddQKUfJeSJTq0std+uNoqR6IhKWmBfslO8oZEQAhGyy8
CDKz+r/y4J7tcKQTdDIkrzbZ5v77JWt7BBOv8PzDKCoirmORO/HAXw2paiwG2Si6kWRSdRPGa/NC
rKNLIPzLQEHvubTaDX+o5Xaq3PmG+mbRRNdl5HaHMCNpRF+RUJOiqYnFyInOUvIV51gfHr8A1zDO
12y1FIOYO9xTEwISOdcJWog3tRPVpr7MulXTSm/rnN2wZobRsKIJGjwTJ9DmwgWc7G1P3QUB76Jt
A1FyYOJDviOjlnRR3sB2zMKgCKVw+RCwPHtbgiVOR1G3kQWBfFMkZ320Xg/hjnF7FlcZsIh72hEH
UZllBXezVFevIe/s2p4XGUb9eI4YpNxfXzhVn7EznIYdFRL2puNtLB4TfXxivEklPXSjHBPLlEOs
VM2wjzNTcnwgtaQWhJ+lXoHoGx7cIFXMlTxp3M+ebruYApxz4HiuFy3V8EJof6ytErmodO/7T3rs
8XG7u2OKhWq+WcaXw0jQ2Zqy7IJjsAMSNZ1tdZfzF9xoFMJo/Sq5959JbcwFofkDv8Bo4nFqhon/
1wiik4HedCb/RXQ+QkIvdqWQlH1R9/6q+9yvjy7Ba83PFP9g3dbPKhHAMHMNIAbFXuag+k+CpNOP
ivETSccP/bTPdoEl93X6kLzVvWxnU+DKQngjN5KwMksZLq0Vhh/vMHP6hdoF4MBBs8aHr/ABBvAk
FV7J6S+Hl/j0YZ+B4es4eOfj/nnvECA/nOUjfYGDhTkvh1OpEOpOXn1QYhT1cK3bx78cHIT8m+a0
TvtWNArR1nXjysyObDOJu+tfLG2z5POeffMcx0Qtthw43RLJqvLMAANwhY4gyGeFBwKzVo6I4BhU
72lYXw9QYSsKgdj66JEhxMeaiHydfcD8iq6G4PBoUhue62WVVvaFcWPcBKge6sYfzzhtH706IGUk
Q8gYrtFM3ZNApvRo76DAH3+xrUU6nvgILXXB3Bzjy4yL5+3vExSCWewH0xpKnE72HkNl5dgKKDpB
NGlZhtXf99fJMSTM0WBHjt1iBSCGYOEex91IM0SqMSIEjS9dyjiTGCzfU+9aT/IASN8036X3jUoj
YB2LMXHl3z+puqRuhAIMtGL/0GXckTkbOqR4Wl98zLpylURd1kydaPl9cW0SDcCpQdLNdjjSEE9q
gpydv9WjggLnt7ebuBdoFJ2G9u1BGfwnwSywK98ui8I4T7GWwkFmGZwMSpiJOSdUhTK2yf7nzkoc
8iIBlcSOqYFfFi6uesJvwchRZL8SSsgwLsGyj5AfXYwmYbPSBDTela1tD93/5WQPdGAZKb3mvPB+
SU2hwnhOWy77gaowMmdB/0/uOzHkMyGcG8VjlBEYXof/ZXKm9Xr82sKaSwfSmdcVijAZjEfr3lMP
YPlOnt8LYuxu6NGbFbKV6QFhGYQqFmqkKLCRZ4iJGy61Mrn4nxLOIFerySPWgolj+UcoC0F43MSL
BDDBG+U0PIe+JhHWj/0rDFmRFRusHXRcXnlaY8ALn7/xvdmSzTUDGAlyDP7hPSc/lm4ErCcQrc4+
aiMLv+pARE/P10em5UiCQaCsPoX5tlCEjyyy+G/7tJbX4jBD0xaoqyD0V/g3wohQr+zQp4jeOmBO
tGhac+Kxx7JxolNQvjQ8pqOs27zdHj+wmkSlGpbJZVWqmeOzGm+fAfIp6cpHap0/+FOYcCAq1Rmx
uNHWCCN+8gHjFIDjKcjzE6xmqkNivbvciX8OIEVB1f28lDyZrxMwUQx55mCyYno5u6UZggLkCjLF
toWq2SA9oUjJ8vQ+n4HaICnUxvd6u6try/m1Onc/vKXnErttuxv9OVQ+kDpBBPvkCEoFH4Hibgnv
RM360pVSRyHMcFKyfb42NKIwGCJYIrePPhKmsBKv+4tw3LpbnJpDZM9TZxXhfMNAPxl1AzWGhlDk
HcVGeaQjZ5oNgWDne7GuhD36z19VbjbG64kyL+XpVFKsxlzscdUNvtwX1EVoC6p4jgjubMuJySso
3+7xiW8gK1FiACyMR8AR22F3RuLNeq3uYVXKdHNTvK2UkGnv9qGDnvQXKH+GOTDRrRmL0IrIHvqq
zUK4Ms1PS6aigww3gfZ+8+oWPhUuvoa0HfK5s2driAR5rwS5oO4JvqqDucnZJSc5KXehV6Eoi2Nw
5Q56rSL4Xd62f8Qa76HqtKKN0TTwdZHTbC/PW1SMr/BEVZpugo74V2f/+TUEq+FVC2ArPauTBzs7
Vwbm1jQrEP7SHE5Ok7I5sTtOz/74R0pjlefHlGgaSHxGgUENfvONRNQoZ25Jvs8VfaaMpkL1rhhv
bIwcKK0MjTu77vNxVaZ2Tq/Sl1VePKd0ti1QOCdA+bKbs1hdJd49Qr07WGdi4azFwRZ+a480HIP1
VcaMdhWF7FAx5eIdJpV8DstJahGrKUdxhSPgLX60OZ8bnFHnL1Bs9MR8d2vBg0QOjVBVR+Qkg2RT
idkNRVj03NeifUy8Gqlb4DuP6asIm7zqgHsT1xxWPrQZlIfiNC/oUQeMMsnDArGbDQ2rQqZxr1UG
hvxUnc1CToSiX0wxY5CNYdOEJbOESKc1FfsPm0ofEc8PwyNPJ5MWpp3TX9jihM06rKvt2TuamjiP
1cBpqBrRTtHZLIukTEZ4rtsRbIoxVQxHMkMxaamSFMgqZa2WXINeRoqx40iuwvV2usyAyjcga9Nd
Wnde45VzVISnyjSG9Wuhm/sUjtnvXd8OqJXkj/Dy/nUvJzxr7P+1ig9hYgvy3t81eyDuhUGV7aaT
9EyFURjUpC6IKyoiDVUYqRspRH/X8BoGh3KUAB4ei4pMsgvXR/IeDW/Wci7Uw7SAEMfQczFi9EWn
MDE6V2JoMnE1ll0MKeMmCya0XubYO3bwmdTiDrhiRHLG6u6ytAO0bqUwvQwIbVdoyR1dEB6j6xld
7jBN7GxkiO6FFy82mRjbuN8Y0CibgvKPMu8VyvKZs57QxAX0WL186bSQUmV3Ym2YXqheeQ1FvLNi
EcCwN/v1wxCXyWwbeC8tBFdsQLtaQ0+jQPSHlI2ITyNlzz1gvoDrEC+iWDGrRK4SNZRDiP69qyBA
wM67/F79efgD+TrSdC+0eY+czDLOC9deaQOmOEDyJVwQ3a7P18XnoByOCFxZRbZG/h5oF1XTy680
OR2ncjkvtioRWvkxWM2h+fgGQxNasJYzVlqBorkNSFrpyNJOx1Y6VlSbdcLDlZI5QToy0TKCvYAQ
B5nx1EqjB0s95gi70d8PxRBPL+gE5ExHZruzOcTSjDpNsmxCSEIzSojt3xBJgfL6IU6ZAsIYWAmX
+DpBNE7Bmw/KJjBOOU0jAwb1DAzdJjRwXpQoMVYWeXRDdJZSE4oEwvFlZQpZUP054AHE19BRDYGt
SIQRmT3ZHfMQbh2jKuwq1aqiVZTQsQ114j+Ref30GppAWUv39LKS3GaozDh+ToECyr7emM6LI9gJ
vGwruKyAV/C2gzhAc6xAovEreda/MCtQV0ssScr+Y/YfV35cvQtfleOF77H6ivlfKlFIyymtzxiM
yDoFXDZRGzfw7TMnvY7pZjyRKoCyMrnjz+VHSdUbKIHNkZoO9X/NNB5/g/1DxJgfQxFnp1Ustzcg
Uam9JC8wJTBcA2GcLzZ9/9A1tKpwMdusyNAZj3Jh/5vxGF6JPnw5ryZKcvglO1TSC5eiCTc3Qt3b
4bhYSVFBsGRh4RVQu8olDYZED1CDzPSTvLks3I5i6la24jcmvOQ+DTHVC+8330wYIocal6HEQMXo
6CeJ5sYNxXunPMkGniBrUQYMvqHrI9R8mpLXLqHa+H6YTpawpOa/vC/6w0uiCz5QgE/95tPN+G6T
M9Aw5xC946i3hfgnzKp2uxgX1c67IMEiHGsRqmCfkSy/r/vpe1aScTtfW5hRfGbE0M9xBDayavQ/
taFwE0PeseuoJqc0UsU3FXuemq5DIhk5nFp/F5yE7aKH5BP8oSouU5agJMpwJ7c88qZZOyefgZi0
b7q9SMxrIOTQQzum3BMMaoS/8WStV3fZ/L4mIj8+DvzuE9xubwUvfhEhxX4J3itZ203QRDc8Nzh7
M+ePzRYP4spqOeC9LGRWcCTwLK0Lij1N3m1ln6tje6IzEJICZoiA0VM6JWUQAfCFIzh33lpNctzJ
98UIRcC9qkBlS87pbPF0Xg+UEGoqezOd8WZCGe0sHPL5MZXwTuIgwSJR1mOrx5kqtnrqKtwnI2b5
E5GNEzfGrugcSXXeSNqnNLce1GwrQ1gCGLUTBfewW5tydhXdqUZUBFqRg7x6Tu7QhhCaSRDJv+b6
HbYTroJMk2oO9vuhc0wFm9mphkeIojDjF8+BrWiUGUSqY1EmyWYJaAF0wLlVVe9TUIza3PH0/P+2
AplNqG6jEeNGA9IUTM/OW+pRWX5+xNE8wkT2gqt9sP08zclb3ehr063xKWgasukZE3DJ1wPozMT8
qS3WBWRrngCc4jAejnPenaZvQS13OtjwDkml3hzA/y3W+mj6+Ewf9tLROsgzH9JJRjwI7Cdyi/J2
rvVl5EvJthwgnv3Szon+NRaBmBO1asDR4DtnjLWc7TcimxliMSZYe2M5ZaNOGbIDvRCjaJg25KLp
wlWyrWlYqsAm3d3f9Xt9B6GY7ZxCFT50oaNhag1AnM3UNbBCU8Vq2UcDTLGMx+ILkrF4iiXWR0q2
wBnQw9Cb1bM+h9EhskJBxAYZekbdyloYcPx5D+zgxfmPTANJP/LPRhUV3G/1XZbKjAML0THyTBaX
CdCtN5MjdIo7a6KkOoi+fqlraiV4IsTzmjvN3p+rjUI6ml59MyTQoFEjoE8IFU2MEfQ1C7jeLaWB
k0OvJti4TRFAy7KuhIjVTRyJCbvstvpItWuFidT5wwBD2COy8IVvsKKqV5Sv6oVg6j6GXnvYWTFa
yZOZca+I540Z6RnPk0HBP4/btHOev5DnGDie/Tsbpd2TjZlHwwufwcD6CsAvTfWcCKNWwvt2vuPu
CZ7gBZSAft/IeOD7IUeW2z98c/EmPIXtQC4jS+2GGn/vU0hEY1V/1OQi8qbZOpUSrkKxeSytH94Y
Sx5fApADnmYBECs9MhD22SgcofRpWYz8ezeL2anvjeiOKxlpiSqqHjHze0mg1GvL9+kiqvE+6UNg
ueFXyiAHkOjcKaxcdYtzYB+inFYtUjOmei1ip+x/tqXhptsZxvpS9m1DO7jh9cIhGBUxB/iQQUtm
3A0pjj5rdZNWucnkFjQ79rj5YRoq+Sc7lgzpUzkMaEn9LH/JVGi2Cm3JC2leYbTt/g4oouVHbwYQ
IsS9jugwkmalyOuIYv3oh+SYZmonjE5b7R5Xu4AtnO/yntL9cLHw1lCFPgiSNkc5KcRlX3mSVNrc
S7pfHK5yM9m87rGlpxJd6pV/MrGdpf7L0JxAVTH8jkbzvqbsy02tR3HPCYXxBXW/JaFrb5Yb2p9i
oUH9LRu9TACbvAMj4Uga4xXFS2WMwqaIhkG/YJqHkXTC95e7495s9XCOEU65LhHZmlcozHQpDT6d
OAitwst6JxL6OuMeZ61rZzcEk/QEj/HRMU7QaYn23x7dQFSj9VgqpeC0wEPxwIxb3Mv8gHq38oBR
Y6zDH5xlsHClAqwoj2/ytwvrOB8Xn3VA04aR1qVD82eG1sDlHtfjo4SEfkMqQkAoh/couy5P6xkK
qoCA1PzhUlG4+3OGoxdXfJiGlRyUgCNgfUme1ykmW76qRI8jyHHNjIAkTcrudoa+2IEtioM+YjMb
s7jMkY1JacJGvWthFs1CHJODp/FgSGUMqzwoEpx6rb4r1FuhMbVj63Vnq2S6tpBt8QztF6sO1iMi
UUVaN/8BwY5Ks/jLahvoWD6+WGHbpVdGC4uN/l0gP30lx93nqyi5MJLeOvVZCIZ8VfEja6q5tiJT
SMnvKXUWNl0WuLNEVgKC3au7mXWRCpMvW0TQLrstK/9laxC5F9snetZmKpUJMinSn9LAjQuEojbK
VppkLhJM2E7KGmgp0C8kfTWD4is5KTxGAxCYwLfa9HTl03BWLEGesZy2dF9tlsneGwy3RPqcqyuu
hHL1gBpGEqGnlqA5vzu9uICKwSgkcOi6lmOXihrZLKNjNUoEXDTi4N1ZF07JvqmW5ZqT6LpCW/Tk
oSdCSoP4An1N1ZFuGGXNcFLL44GrT+sUIpm3pxo2Dx1A8+40NWVpILDYWNAF9qv5Yu2B4td+/g96
bNIHGi8/V+YntpkL/wHVef5EDOfXQ3kClyrEUieI1j4PjDrNc4IqGrXjeJqcstXxKr2j7CsA4/E7
DHCAOEmRz0tgb+ZmvaQKPpMMk7roscBqJcnEcpwvrHa0te7XfpIg7mcaiQnKqlY0XzTwyM0WjK3b
kZVVanSGB2p+jIEMgGPNUNkr0TY0GaumYrao2A8gN0KVO28KYjiChT9c4qMD36sLkWjaKcQm9ja7
PTMljUiV416n66Rc2pgMuVSjqmNjC6h0mIvFx7b90OLGImlN56ux/sNvL0L6izWXfmBpQ/SOcRsN
WdGSRJLVvoLFtLyyMZle31LNLl+UR4+EBTRvytixK2clbGbbr7fXQdyOQQU0sBsvmn3QpQZM6+R1
zIXxvj6BaY7acOOGO5sSFXDr/6hZlEDTaEBp70NBSERsd7BZ4cQdqKu6mHVCNp/p2inPq9MFJ2Wn
HCef+vPmLAmm9O5+vKSyF8MP8IXELlkbuNTr4VErafdehLYQpgY3vleL9ihtLOaN4MyIShG2kFfS
DEVDoPRKPlJRM4xlJCWKIC6kCvqRssAVnMb22ydkWcpcL6n1/L5WNlgsJYhEaZKajFsD5eVY4IX1
JBAgU8Qok4mEa3BqYFzarVzU0FhImgl4BCarv1mbG3qettSgBQ1Chzx9vuVUHhIIOJOKmPl6WcAe
bOGrOgG4iRw3cf1K7vgih6RUeh3oJjrEbvXc4k/5+3ULfDqg1lYjItr1gTO/eNLJMMkkgrRTgWUs
bDospDV0MXITLqhUoW47Xbl0wIBUnDwcz2LYIntIGgASlKY+Wkj+sETpDDtudKnMfS3/Ab8nj+Ck
6l3sxJdKgFLY7k7QB+shYcOHq+4OdW+qpM2tyWrvrpB0xhvHdhhxQxf/AxovN5nause3dvQzzzfF
+5+soXDG5X7kDoK0EGC+PbJR+JcgMYBCwl3g19AFMierzG5GVRslIonZslwttgGv51T1PWJz/Tqw
pyQ+Oj6qwmqFZo38lSDRTS3o93F0OoX+YUJy6acy7Wq0acpa/Z1ctUBVociCOZOuAHpr0rdt6WQ2
DlxcvbXsiHM/MID+6C1++2GEHbBGC4hx/dVSoWjzbKv7pX5qrCCZr0aHpOZjdR/wpiB883VgVB55
eB01YGGv2uy5knef/QmXkPzavJY14R2NPz66242/F6l0G/olkkcuyUh2Q5YAl/WmtP4i3iAljdWY
neRqp3Shd7dpzhuHal/3m20s5r2021z8682nLsQEzmbYnq6AFRM+rs5cEhzLorkK+fSU9KcWZMWS
4Z9rgpWQBX2EOe5tzr6vCSZejxQsMvsQhhhr5XmX/BhPLIMrqMyOKe/ITU8NJJN69PKkn/4MRMBS
/E/4O1f4xaolw861ZXc+mzVmy5aEo7dMJV6lEhGH3IAxM2NoWXM7L49zitEO65klwoZzsfTUlS/a
GuCF+RiL5A8YfUXZt0wws9gq4kyvjPZZuSy5yPG5sKHuWbw/wV7vCh9K78vefbdl9bUKLfv/Y4Vf
nCvWjiUaxg7LQuNAiOJgS1CXaWZ8HccyVkzv59X1A2GeyPqCKG/w84SiX1qyksuSGI6LlqAVpqgQ
FnV4aSW64vhqCEokEj32sQt0YA59BCNeARy9bTGHT9Cbr6W/nmu7xAAKTaFsdYKy/JAt6J04oHb+
TC2GfDzl6rljlEFQyOB8poARW1vB8MOMgq7t2FyijvUyx30/6BrVU5db4UvDcubTEHGPh86VIfhZ
hPEzDL97K8ezfMMlKQYTTr3VUkYPW3roQA3eFG74pMjYmkp8utFY47NHUjfNSugHVm56l73Ii0bZ
1Um2cna5pDULWSd0qCPLCiPRE+P71PpHW8RgIj+hp/2oHPJ8n5w9S9kH4mzla/1wRiMjdjtEEkp8
8YKfia6NP5MFawnH+jm2MFet530FHnaPBEimoEsP6lBePRUWmj7gwBElcd+MxR9UxCFgAVGL90lx
oaavEUbKGvMIod3RKapvZdP2NV/AMSuV0FEvdteij2PPp+LMJ9dfD7/h8A1tGzfMkHAXeffj9sK/
rCXVUTsOx8Gi/wBUGypMWjkPl7Qjxxf9JeA86irVjLgqzzVkdJgfZLgs7lzXBVdXeO7hMSDamvDo
awQY62eH05Ad7m/YT59ZiGfzSLRPsXHWiop4gHNCSrQGdvwiaooroLifb6SQsGXjNRLlSkKLLu5r
zfMo08Fb39tIRwXh3QIBSYCrq8bTbk9wcM2/Fej2AhM2ha+l/LRQufoc2CSR/tQNqVVTfzMD0cgU
gTQvSCSnZVGIEcu/3z0eNCdI+GS+N2Rgke2AdaOugKKzLhoGzUcNa5dUqSv+CCIdzZPAtR5biFAJ
TcPRxqZoCKtKqF3cCYODV0rkTvC9R58KSILZYmNW+Rxc3Uo1PiWDq0f2m16rM5+egUkssdpOCnQr
a+LjSRI6r0Vxpvtx2Nbvg3HpGsl3dAp55f+hUjkKDlkdyktlXws4WLj/kiEif2DCnuYgcCr+rQLO
r4IIMz3/LBcak794eeq13mkx3/tYtEwJvDIY1z9JQuonw1st3zjP03I7zaO2sDEKbI3KRk8piuXH
UrWlpUCb5Jgxi2Annmbz3CNhPq2AcGP91FTizI7axHpiEFg2Mbq+LjLewQlp6m6KUCbwXal10/Do
NjSTytOr3PRNSCEXp+rBniB/3ORwYGj8Ov+lXlOtKmfvhhhVT6IfJXuCbKiNW8+ov0Ai7FTzzcuk
5mdQ2VNkEHcm4POJXslRkYpFtjF5sUilyEi7FtFYR7AAfar5rqVsyVFB8KxvU0Z69/ke8lAU6Bqw
6wFxavYxAow2gTPBvT2VNvmLw3Rs7cXZP8IfcqL6/kL15DID4TzdLgxkecIEclGQCCFpYUNSXQxa
UYPSeqp53rBuMQHCmdDBdbj+7mFiKRbkCsPmUGrN4jRRH5qPpAOYsC9fVESnUTsw2zbb8OfvaZKG
SVxQ+gneSAZv/53EnlA5/NOClqJTgBSw5orikFg5cFCw8uwfUHJGerksTIdIvr51/1Zij24lBNGt
n5DJu6fYGt8Yp/+Ufl3jDwZj5SVBa6GP5AcEkSIjuGU9SXdnq7Ben76/teNpSasythe/7J//UMH3
njyIG8qm36Q7DdTHiHigAyxL7ly/ocdLl+T4pb9tQ43gCTtxKzN8yumnJBdr3OjIIngBKMCyOhj9
eoV40UcFDF0bp3OdO1kjupj6jDd3AUVu8OArRfpvbjpBoG0SaTLmwHynrk3RFFB5ymaG2w7cq3Yn
zA3SONi/1mt/FMQ+Mckbnijh/rp3n0Q4ewI093YRNd0RnhjGsTaU4WUVy2wN/m3+rqUCRyZGHwDH
/Ik5TEP6TipO+dwAW8pcXI4+SNC9j6Jnv4U1VnvxVfx37SLFC4x9I7ZZO81C0es9w71q1Z9MfAVs
Zhq8JgS7aBgEkRo/QkJPcjbUGSgKsIulE0M5DmCXdzT4ffzPoebgw4aZ5S3eFqiF8GtVPeHppj9a
DTFNS2YQtIw8G5PDKoB2OxGH6ivBHCs+OXyK8OxOLwUYymJpH2BKwo1mJ1kIFGDae4uwL4xRSEhQ
uJwfryzc5PXPICag1nhFECyoeCv7Mzd/hWk6NdYMiG0o1SCNI3lxWXgKKIDjyUdrHLReeywUcPlF
yydXDLfvnoyWtqFByrnYmM4sJziuP3Xv8HGxFM7dfvC03oDmCgXegqZM4hH3TTYU7NqSdRaGcjIg
KJY3M4rtsSG4ZdGM6Cmg7OsDliMJvDDf5KBUyh1Sk04PoZuCG3hTEFo+7mUlBIwf7sW2WJrZ+/XU
qRwIpx/MjXNCxrGwGnfp/zbLM4Pm/b4yJgJtjrqezuDLHQwitzk8YljMFI2q0Z+CviVLt4QuIMN3
a3wRb+Hni2jUDOC7vBvZr1zeh6sAj/yeOXeFmkOLbtiWybya0q767jKLFFOQmvlkX+IMpSw1+N0i
DMe2hj/Xf1veJakiTLnG3s6tdUj1DmlrqxnMwAvj+iRwA6PUxRQ04FNaWgWpn3FJxFCwKbrfFr+y
fC/83pQXAymMyNUHYOPL8dTEVcAhhD1aQgZrYIlEwO/6mJqHmcMa/urxF3NdgVUzaEZir44OgkMT
34td68WJybbZzioWVlY4gVexAGNysbLrxinw0jGEbqR1XIyXdF/01NMg+hkQZe3oFiPr1n1mTpkJ
s0q2kqEhbEx1T5oXtqNPrV/kyz4ZOAVKM6gJQNlNc57PjUuhQGV3SHi/bGtziZcOby8aXHKiW9Mb
hYAUhs+AsC3y47eUkE9vsnjTRhpszV0mfmdR2MqjtvCVCsbLqqfMRZ4rVoDkTiCNsfzqUR6RcyDC
lckmnP/hcYzJqZJRZLgElmKR1Iyf+/gvGeotJKNC+/v4U7JDpP/7kE8lChTWvGZR78w5V+0sM1Cg
gW1Wgs+ww7MtFP9+jYdvbMyVA17IdnSCj7tOMw12i6J+JQytfNRqvqFgmHwV5qcwliVk9umM1sG7
qFTTOiMKqjEDLe01tWBeiVpkuakqzNZDnIABxsQf/o0oUg5OjzAjk3tLDzJUbjqplG6Aqr3/gfj3
uMXZ1lpj69fCI87MJYBaHylLOUywemS4K1jQQWwjdZono0ZiDkow/Ar14h2Kn4JgkMu/LoW6Dmha
1yaJDJOyH4KtRaoKsVg9U7J7ds75bW7PIWSSVCZI4KR+ArJtIY2Xda0wCsc9iSTe1O6WUdIg25DP
nayMYpEPgPc4Wk+jIfoficCoZKdl3nKeCksC1i12DWZbE5wLtafpjkQVKUYwp8kg5N7IXgSdhk03
3FiPhLmnFxD5IIeoNKbSzOe/aVjyLnPNCzEoYgK0/CYxe4MzYksDxaqgGPv/cLEP4fY+yuHAX4Xn
WqF5FM14R3zWHz9d1BhCFLl67uYLmN9xFdpVVht404G9JTPlqwHX2ZXvEhi2vkh16zVYHsEnxUjT
tA1RlCUpvZy686y32nopoeqfAKVKX2XcboUIcb3YgrEQDXrc+TTaH8mcm4MrKC6P3/sc0eFL5AQ7
h6lIfZh6sjNwBM7ardbRMnx0Df4GrjioN/aKd+dlPP7J8wh8KSx9fgaAwNrWhs7ppGhJMJbWKr59
ISrrgk7q5p2lzaLdkLdU8WJv8e64owfCZoaU87kJB9De7e9ycY/PC6B+YPwOmmHaIfo7TRDbMRMQ
yPNxHXlx5BTyzPwLJPF7QikX81hB0w0sEMLQhvk0x5kBzbK6wyFWh7dq+ofAMBdlknM69Gopa1Cw
gs8CNX1tmv1zkb77gWKZy+beawVPUfeZWQBAl/H8MsJiAcnf1ms2hQwpzQIwuky8jmqn0CMCwGNr
skvSYfHkW88pmjFFAUTdPj0x47DnJIkTC3PzTcKcYliQqgoTchyFytpwd9HXdtOqPV3rXd4oIG6d
JJmNAN9or7TzIcgp9dtZHHIhIVreBQ5v8AS3rKN1R4nfVKICBCbIiCCbAoHn8VZY6q6ZXE/r8Ocy
WQsYfRyAqRIk5jAigTxTk2JDJTfYYvC2Qm9AoqG561ebEiHCOmy11B1ud6wTNXcPdf8vmud9odbK
AUqZ51CP5xvvM2oHNDawiw3hYWxxO6WFmPu70u8DC83Re6SKiXLJQDPjLEWzNwcl3hZ0PrHoDjeL
LMatNBVe7mgDFHGIMzdUT4Xo50u8nO6VJdf+2b26/e/7MpkuSzPiezx3pX14k7fjkjg9PotScPG8
+P77RcUKvUYxlYqGyLKPIZ7NiwrD8z+p96ia/L0Vgm4rHDlAGwk3eCit2t8KWV1dUMvC1DgoyF/J
WAhP8SESb4mzsYBDY3FGZAyroLgh0VYp2Rcm9WI6otSMTypTfrajHJqSn3R5/ODIAu5zDVUANoeY
2qI19Hq6y1MLFnQJGIYqniC78lsE8A834oDJtvVgcjMBsSshGD487Ugk/UT87vHA3tnahvrrVoUn
CTAXcanZL/FDwjIx5Z5o9aFMqY7E8FMgiePGJdIy5URCe8nBtcHg0iaPqZUmRk2uel9JLXez31wA
3Sl6yK4yDJBhWQ1O+4GpZAWB4zMOLd1vVDDUjMbGPI5BMSdNxijz5wdgt9HMlieai7jSMqXw0qah
uxRNwlhHCIdqsJ+tsMO/zDJhoMqkidwkMzjKph/upG0RJjurzKaJXAECzaDrOIV7F/NxP+smyGKv
BrU5kntYZlPGJnsXiC0jJUm//E6/CfZVb85E+Y4VW4HjsOfcdP9tbHifivGkJa4l1CibnnG4uL/Q
IdV+NfKrhYosjgDeaRAuXSbDKHvrSkeSelC1NAE/LZt8KqQAr6IrqJqXBz2lLFEUO1dz2CPW5pxL
2zHzlt8qK5JgfHaEVYiCUacaU6iqIhAyOq/Dpy/d7f1ifHYHKF0PMbzfECL2ZQkYnR8BgBspHE+l
RmgU/9YdRMSR5v7iFSRgmoCEHj+Dca0uakKKO787EUza2W+7OedMVRqxM86vkR9+oR3S/mArMgor
DhGRxC3xkOaAH5o2S8SxpriICnMCHVoAan2uyxa2khkuum6GQhSQBZocVh4cv0ECWMWNWnfMSMQs
ue1WGPp+rOKd9Ot9MC9PtljbKLngGiy3XC03SMYNAdD8oAiHD6peMZdWrKlVXG0sdBFGK9em+Gzq
P1btQMFR4Hqf4hSuF44a4XQH4h+P0hexUOs3NgOdzHrquhjXt/uCRiAvyYHy4gxu9MRtoWsSDehT
01Vd0Mf0s8aeLnCI0ITItxQ9Oy6ucL5vC89TnO9G1PQnXTjBqmPy+TCyTANUDUBZ2N/xw8M/hn4l
YepPePfaD4/6zXjyxp2fFP6enTPBwHLdAu5p/17lx0elqcTTdD2cqONcCkMvGuZdKh+ud6lH5gZC
jc4bQ9mkhJ0kFkMhdyHMkfoFihpnowvJFdNeWYh8vkWUqpuQeLBZph2CPpkubpRbMluI2+CsGSlz
QqgVw/Bbm5Y+weRLOT5Whiwr+ruSAeNzppG/mFFhGzry9Cuv4ppAyEEvhbESeiZtwK4IOUA2ntQF
umH8GKW4mCvLigVvmvmpz3vRFK+4np6fX0oVvFaA2dfzDFmMfn6rzRj0puut2op0OhD1teVUuEMP
jYWcVVvvEtj35MLMxvXrDswU1oW62Q6JnR76KAiUfRsFoL3pGPTcLqadnqqtzDA4MIo4oxzUPw8y
jmopmloIge4sFx1aylU6KPx0pS8MR6EjUBTJWGOl+6q65eGIB6tiYrrOsz43NF6Z1vJgCLnkeQX4
Q+2RSGt9+SRIktPeyBvIa5EPThZ+9pkvR6OGPZim6+iY05j5MjiuRX1M2p9cazTBurS3N5xvGBDc
InMmLzmr+yZ95wEo1nRSX+R1chw2QPzfgxSA0KV0GqdWJx+ejk/aSbh9pKwIv5sIXGKdtPK2sRof
zXtLGclv2ExKDXQmQz4qvGWf1HMbWjKDBWc1A+clAHaYr4LbLge2JNO//+cc+Wq2rpbTqrSK5xyz
cWCanZKNHY6kFRTSjQJq6aQmtwPFfKvtQweMjdetf2ym0AfHdWjCUIhY6uFL2kRd6UG3+AXzbZXs
8Zlzg8gu7xraVXQMepvgUztB9canlprzDF486E4BO+xhaYZYDOFj3KkJpdzTdhF74DJ9BY80VANA
7osWKXSpBub3sMn/5uEc5QKCi9wRFzElEkxPdZwXZ4D0xMB+VEwmypRp1gCINaYNwoRkFtWoRvZs
eBJiKvsI9OE4/zhY1dQn4v+qfnv54JRqNENCgoJLT7aPRmuPoDF+t2exVzetETUE5FuMUBzGhD+M
dOFRCnsk5Stts22BpqJEZHF0g0ohWTxpIgzHphr46hHqDGy1yj4jueaOixIUmDnV3+Y3JiYYeY+f
9OH9krZvEhcvpfiG94eGByTw2jU0MaJnsdjHLvmqFbmk/HPU7aS3idQwTEqm7Us+Lmyzbjm1iUmv
ifFnC7ZSnWVNFy/13//i8upkcFPi/4CNAyAVYX0MlquHKttNS4YqtXg64xLZcY4fQAJ8KKrs85J1
jcg7rZVdbMoAY8L2JUFPX6VXrhSR9Q3yh6H89RM9bfRlpJD6uZCxR5lC3nyrFAN9cmh4Kcd38cAS
6e2YBtNNS9svgWBjo/10cKMpUEAU1Pn8UgFkzPUMDKXkyPTFxJWeFLGCMYyoGa43EdWLpH1bQR3w
NbR4sFh68gqrScl+gRsG4CP+29WU15UEroSE0mKFFiWyYY2Ps1h2OEBKUp/xcipLe5lAKURmLGmp
NXJG12QBeVwrEAIx72m3ao+AduTNfTc/xwBltVjobfxtdy0E9di6JvtatCpJD8Z5h4A0ZBKmYXlY
SJ2qyJsZZ143BQ4JQJjSmshYzM0e428CISBD6Ch+GdiwFhyNPVGvtSZ8ErqYDV+ott3P2fh1UI+s
xkMLTUMWrch0q5CIMj+g1mVCl5QmJXfUYxdj3jSDMGkpBHXckPMoWt8ZHeZoWqMbryCQxkf3HeWN
HeYKK6+vpzMuboknkIRlTodpVzsEKmcGx4RsTTdSGA1B+tQ7RLMIiBBFJDqyDEHlBgsJxJEG2mg7
kUr63h/6dR7eB030uIRqnFYX6zM/7oyDsSbM4Tv3iblYgFlrcXMsMzOxkdbz4+RPPOVgDdTU44c2
c+UvhdLmtxVIdJFoVfplpgE6NKjrp05ugJbOdoi/Ubo+Dr/8nsgIScJuO5K9h4aGSvkav6EzP/bR
St4t83acVJvMU8Aq87/elqhzOUvXhrGYOcIT4vXgIEea+s7KW6F/FnDbRiOT7RUmnp6IoYADHERw
iddj3VlT1jhMYkGkd1ieSMh6nRFk7DZnAbykOO7lDPj6AOP1XR5B8oUD0CEY6ScdDpu2J1uIiaXp
wrBZiQsTIXvujCf6H3OYDBIH1ISjZ4du/rjXq8vK20Z0FwgQWnSWJy49mrpEfw93pUW5DCB0YMRe
2LXTFUIinVhdZyjzkKeIre6cVlanhan35Or2Nf8/GRbqB2m9mm5hyp+W3B5qcigOr314ONEc3M/e
VSifwewnO0gVaQ7OphW5SOpDGBU1kHG87TuAPMi1rorKJrrouoNOTjNQXYXLYg0A0dkCClx22ic3
ePqRsij1T/WqgEiesDZVgtUiuVn0c6qFyryLaDu6hNzqDMVgexZt8JsZI7KxwCUUL3YaD9seCaKN
J2+HYeO7Wpip4LfdNvJrWZ1TtCztxFO3x5qHa5wi6v3tGfIIacALj6mQybypHOoCl6hRr3mT290a
khvU1sB0AKtwdr9BteMeCeCKek0o27tFbWu0ji6qDmkqIJwo7JH3Y5BVTJ1DVuVbm8CDNVMM7C3R
MCFTEvv3U7KfKEHnBsQsy/FmaW1aWgAQzsFusYmVGi7Mhmw9uI+obHwQ4NyzIFC3GNB21yq/uh88
uzlO3og7mm9QyWP7tkHZpcYQ033B8FQE/dIXSg7zA2FDTm7VQ0djg+IQDyTzrtHpcgku23DvIjup
VBv1AgM8TzSEoxM8lHziGNEU1ug+kySi3ZSeEcM58FWUxTNp+C1OtqBBIsv7bUJ55EEhOc8F3WM0
uvIZhKShYUqpk0JkTSWGnFGXLIGe6B+u5FtvamKz97THQjhn/KSmsw2RyFzXLvoOlNd0W36x+PGp
OIzav7vBcFllcH/iUt94xFqZiOUp991xu/iXPB5Om3NTsTOgore+YTzMak61XwePJ305pbEFbfAU
tHugLRlBCMqcbC3NboPd+1x6/XBF2XdPri6LXw+hCeNO9HBPndcNyCgH3MpcefXLewRwrlVgLj3J
cLjh7k7+IZO7K1P7P1kMSYqwcWr+FrmS9+WD2i3L7HmPxc70PslMTvrIXjskvQXQutzSZMp5XRbf
yaxRKbcivussV47bB7IZaUSNPz0cgorwG7K7fBs+CHZMfh5BziOc+IJW32v/chu/wznQnEqPiP1Y
xaym/8CJqVAugc2Fewav72GO1CfRI/8VvFNSviACMEKBvLqXzp9rpAZ6avBGXk3FxsGVdARVPuud
VJN8tvaabgvpenJ9za4rXBTpTlze6IxQzZJ8kmBL9lbbL1CoxgdI0fd0d0E+B+Le0O7hKI67lKQC
2JQlsxejHd21TFvBD1BE3W6fxiHSOeVD3+lCIejAz0nmtLmDPafL17PtgYriKAj0QKtPkKzb3tXa
EcnE6ecU2mOJr9Wco1XpOrW2d0JmZpcKqhBnI4ZJbo2VgfyiogHW2rdQhH9R83xtHsJJLxPa6E/y
3Ur+JUzxYbTq0Q/4rSYbyt65qXOWq0VC2nTW0KWl9Emvl33QFbnJK/wWqLBokKMYuqQOFbDChDYr
2KNkQZTd4Q1zgn3yKeQ+Ai1TBfcJPHP+5a7pqOzl0hFc6WMw4rX+295uAN2Sxb1h0u0VrwPJdrnZ
QOkD3cuysKkAvarvQifhfL4GSgq5ZS5aPo/Gns5c3ctf6cgfPe5iVFFea/v15mFURvO7EzWn7Zyq
GYdkPaUcxWIIaUZQB7b333J8vjoLWKAeVTUKMrtW0hzNBWXgUjhyDLJ0Ys4K1H6hkx035/cFaMPZ
S/NOh6UalyHWv29KjtBhlBpMGRT3/OHg4TxdOUnWsFSXKVo7N86UTZFTeku/D38eGoeoHKoZ80yK
qNKZcgfO9sGcizZHe3p4JCFFs5snfTH8pC6W2ZI1ED4yNo1hnwbeQN6Kvl9RF8105Bs7lyh4C0l0
YrfXo36K/NQL1el1V0wH9j8qFv3iOxwlgPjjsHBt7+2quDADi12zqtVzO8VJl22VSgo+yi+RNXxN
hpEig/Z8twXAOSlfkZKQv20EwwTSSXKdGtEvYVUEZOJZe4zpsDSrf8o798pqUsHxID3gk8S2p880
ENQ5bG9sDu+Jj53uNOoEqT0OY5q6EasJnEvwUbBwrr7mfb3gIE6z4miMPPm8tzqVIP3bkV5KRAIk
X+JZvaeqAJWdNl3zHYnQ2zhtsmhRGonAM2CF6Jws0e4lTcK20dpEzfElHWTMGcTZRGWkngOE97l1
Y2CCsXSGZRuswv2kJq9J2XTjliOXMvnmuwrXnFzMp2AdPT186eUaQYRLlIOg+kX6uY6dNWd8MTiy
BwvUzJXKKcPMvfs2aDVZroqc79mRJpKMvaXYQrdcjASW43Ugi1oeArZnCWcEBsxTbcuzFenH+MQr
1+f3Uxf/xd0B4+VKP2L9UkvTg2ExbLBqdjUdl4Il5kQpWbD8ydEwHFgNiKaeWVJ4zEmM3n46kLTY
P/KdGN71cp3EODxbWaoXhfWWahPWRPHs/ZRGDUXhU+Wc6Hb/voq5bjYJ7GdaxyQgo+HhfimRwPUB
BajwOL4ldfUc7nghQimn9t45OsVvh0IRw7nqBTgULhfieixnlzRH+ej4iIiDMbNqzzjebrDb6l0u
hJkHZwSsUnKyJGe5jVLzPRHnmJU38EYFYBH1oHL5bNaK45badO2tKWqJ2rgFi/HeHzZiAYwgLfu6
3LhWR+lRxrbDs2kNXiaoP7LwE3yUjVX+EdJay8iHYIqcWi2NVEyiNtOgZbyIkcx1kqNhrDttYBT9
9lFxOKx+Lsk7/uANSZS52KKWTKG9H16hZyKPBeEzzxbkumtVS0O+qu8AKniDbtyDvUfqXN3LiOgb
E9QGWNrgA6mzyBXnNgQ24auSyY9UXnh8cFgAEpQyKEfOR4vwUFFs7KCeH9ti7KOkH9Ytl7hj9p58
a9bWJAsG2o4SpOjpYbfDd3adHR7pxrgxA0UYAbbiXSxiq6pSSf/ICsXvNxifsJDGK1453nofrZzw
TNbfyTVnqk+UwifZHUxdoR+TTn+c33Mz/BGGnKePcIagD6F/Uwfa+IWaWHiH2ca0DyNGS9S781gg
cu7FIdOp9h4iYReyn9LKACAZ3dBKfcZS6jFH61b3cJkA8zpHKELVl8VS8mhm76Lp0UVtVkYljy1K
x5hAC9ViTTLLeq8HJ5gecGYsh3Ejk9mSM0+8aKVAsgB3JQFb+inXDjsJWdjKIwbayzAcMqcX3qzj
yEZ36FfqnG2lAAjYNkZJ1o8p1KVYOcTdKkLjEqO+9fguNs0CWJwDAZqlAHP50G7kBH4SnyxupT9j
85BeK21XPnXckV70U3v9pSTbi2yBcK7oKth6gxVMuMkmnlHL5Dw8n4nmVMHMf0dgI4TF/LeZIw8s
JUdx1szKz9KL9bgAuenFBqR6jTdUzHp0IaKvXT8oJFNyhpYUXRu+mTMKDUCJFDUL5oBx/F50gZij
WUT3nmRm7nF08TnJlLloJv0Sxaitnu5wukW2AdOl8YDyqUAmcaJOCe3zobMgH4Mpws8LjsM1mcjc
4mU4OwTTDxQe8lXm2iAKs1uJCHNcG+/sVNDH3mOT/wgb8zxOyl09z3J1gCCbRt1BRmh+GsWFMzah
Jn3pYlS/z30VCmzH+XDVmG3SNfVU+HTLHebm/AD47T1z9f5I7imaSWAJi9fr753cPTgVPtMYrZ1u
ESLYRzTnIeJ3zZIGSpzjwS7KZSmB1UEi32XzzQmRMVugX2tnlPY73XbzYLwLjGbEfDCQN7iKsVck
/tP7mbvMwTmiq5/U+RvmWcIno3PBUIdVe++7hFW3FeJk9KQL/dxZZi5geIccKwHOyBvCKEbbQ8nn
LbdvReR+T04u7IvX/GI2BVQLrvUW9t5vfHauvzhflIxOnVAy4QfPuXF27emaHZg9px+BLqx6F62q
v33OkJja0Nz/yI0XosK+Flx2mMqxTWaGWHCNjHJiAyc7SDiIfsFKnKgpgwZyu19NP0wfcHp5g8d3
ran/tClCJEAOKhlocwjGqfZCQ7RiVHYN4THU6FzsiMPzHmLhRI4+R9pWoDfGDQIpkmBPmK+zePhF
E42aCfFRQLtf5nmZ0hOfki4l8pEFKzGv0GVv12WlnVZ8xjIFWUWSivAo3nvVnAmXCBnSYk8z01Se
88xS5p0mzpwvuO30oCyOFwrZxPFnF2hYxfGQodccEKgW8TscDMyVnuEUXCjTpjTeGXdmZu0RSB70
9j0TsqqLiTF6RF90Tln8bXPdPz06Xl+uompjhW/Lw8nrLa/zPZwW0kzmsdKoUN9aAxXI3yYWNalQ
BizcQNfJ3Z35Gf/cPgREhLQ5teHAP6vPomc9WcOgxe2/xS3EqKyFiwUGCPWxT+nqmRoQYF3W3FOS
PGUPS5mdLILvI5KlXExQUyHkLkg8ecBp0nYEHAmohn0lUXzLOmdPDni0+el+/ngXDtAUlMPG+2d5
3+hVLGtaqVy7Mm8rXYwKZD8EtbYl3DcPn1CwqM8XzDaBHfKgvupnZ4zPHsoLFSOSN3HRMvYOEvOO
10W2q1Oot21gd9oxb494ApiHJ16KPxbNmLuXLl8HRdwGG285gJjstrtNPa1bs+DXt3z5MWlRf9WQ
7j+irGNT93Kdv8R507OvAhvCh10hYimKbF5c1KV7UoBCB2i+gO1AkJz+oXrpj2Jgj4AkYJfu2GPg
hU1ql4MdORoc28V0C60XOThsUxr3EyQHh0rCQNt7riUzWUn+0TfFgiZh30RMgzpZh0Pb7DOKblfu
HVQ+J+s7501Kt9E3ktwvRHhXRFEbqaAlzTslqXzx69QFQPR31mzBzLZPRSb7BrfAuHuGNLkVTxAd
4kkUQvOlJC9oRALNDDJe/v1hLhYzT6iBcYNcMBpxJgguB6qcicHQGB7tsKCae+9sk/Tza9CKlTX3
cecuNKnrtNilVhJrXurUMGS6FYtRlYwLv++QLN83J/A4HuQyb5bpEYTgrGxlJlif52A/TB+1s8bv
DqfE7KyRUnzSXOrGOrh5wq7YeBJNimaH7pfJP3eXWcgVd6x7KBqiXvSEInklylf2KQn812GEU13J
5u3ZLhsKmUMsmgSwDIV0ARL0++b4OPvECtCKVS++lFW3H+hQnKkQrYctmol3i2qnRfO4VF7oHBZX
0a5I5bXS8XJZ68gCdXthMQpwb2K/jDT+o5NJIV/5zrfEMpKfEHkQbzPG6kIDr4SdnXzvge6cfYkz
MGOzW1qZtJPzW/L+6x4mmrV/UGKMNY6t54laes0bImygGbH4NRt2iV65rhFD1JAdGL3Vu5nLTQUk
VSc9B1j/Xp5VXAxtedXBJEx58cSAbtcuKbeWPOar3OyMWHfZ/Xu3liTtgcji6UjBblJG2yGYxiGi
nr3q6mCQPQM+h9bmfaH+52p132/ghhCO+eHe59S57pt06wxW89vtaYVPUTJwJycqhDKplTxxuFEM
8zSQY7FO2IwpOCoWeknxH2KRaTu/2WWqLj51vR1OOZD95ap5fqFVCfZZnJkIcPnhSNPrVrIspqz9
qXDYRdrK1rpXUv1QX3Lie4jIxSgG4MuGuVvaQoQhofG6muVfD9qCVzZSprtN72r8noBkHk1XDTsQ
sN3+t1WBa0MqiBNCgYb/diZDRgFKM+YzLnaeG+zNW5qfb8QmUbRt+1QpZhkTI1oB8dfA0BWDa3NY
vuq7oe3+m5DJZA1fWNk6Jrkx3/0lhSm3vI7dRjNj/xUPqAaSUlID0t3cN/xVtv2FVf5Dh+YQG37S
ikfcklgcauQiblE3FzMCNBF50Of5xkS1LYXyl00udDn3G9wDWLLVQXCyrHbSafnwWM3+cDow8DEA
oiVgDONK42IReU/0N6MZpckFHgaOQUcsIP/NHXnlzEeqi/OXN6OJSGqcJgAKJE+R7/DfP2WnmBPp
M9HyFHbjc0sH61DkNi2s8xW5RNgxYXf2SQL+oPpzhHFxQtAKuSiqt919DILaSbGqudcZU8gisVai
39QpYeWSdp+DnI3zAsR/qE5uF30ACrm8Trd4e21H1nfXiclTlVqqHYQx9zSuNwamaV4evQBxD01+
DUiKWxrWPEQ9LkuRBHH4dnedsvXvbHTfwugWrVPHsej3Yz/wKDAFVS4doFejeoKVcOnhuYdTMUyR
qsGmbk5wUaIyMiwsyf+m4hLSm0TYjLLWAl87ypNyvMKKgOy84qjN/7NrlSFB+6s+Dm7zbWVu32Zd
s7er9mu8PIjvC8mUbnOlQMySVYfN2POv8EIFak8NSLLM+9eqtt0ZhqTzyKrti5Hceh6D8RgeQv39
Jrvb764qhN2fKwil8suBpOSHZeU9/V494SKx5ymCD0iQGNYzUP6Grgu6w+zqgcA0/uwxSUAGNv9r
vDFF3q2z5AMzk48oMTGpKiWvK7JYOnm1GxbRxBNdhOUlK6WYsbFckINcvR9Y7ABnX+54td0tgDrP
yW9Yjn/9pJKzYM3ndALCQ39uSmasg+7KUJyxB/b2PyTe5UYsvG+twxoGt+ffzSZGolP8DjQdZry2
7dMX0emGLFR+xV4KjxrHQVEpNmnAjPelxdbibEHcd+sn7cijWT0zExT8nUWFw2t7tkUeOkTl5jOj
jLZN4i/8SZLblc2tUb3xmwBdpxoLlwI93dT264/bzpQPXX7+d84hQS2xwHru2nAzEoiyZeITrWhF
CCUO9t8y120+85aaRs/5thvzyZhp0KYr6MtXxk4gp95PMlx/R6xbPnDnMCc7Z4PWav56W+KxIeJv
C6mkMyZOWP/swhnwo81Q5jVqcumq125zOqpOBamPRtDyBpeLV7PvRa1kW2HiegcYE+1tjy36KOG3
Au0OFZ/qFQDebykEmcaM7/6EP9q/QSNt8RPj+A3OG3fxSAeApeVQYt+wZpGTc2L06vFfc4AufwF/
inqaOBTpZ6HLGA+yR4ycbmxXvkrLrhi2VOZxBBAtf1dEmRA0PcBxDYOE9XbFIT3aELyGh/IvDbK0
ETgKG3BtnBGFYp2FiNcRU0T902EuP9bgBceIde7Qa92d3OwcQJlJvE7Ql4ySaFRtX2kPfG85FkwE
GrH3u/CV8d/DNX+WnkzfhVv8PXWQIxqYil8Sb0tOEW4A3rIZEz5vdHZ6kTNKWsrTj1qXH099Dk9Z
wH43C5O28gfw9Zt2BTRXhs3jgSme14vMSRp9fNAYXSS7N4zVgC1SBRAyi71FnRGFgRShauMtmtyA
1ZfofreDZnq6VPV1Js6LcucQCl/HJtOE+8V/J91VvBNDUh7A1Oeq8dUed5GCQq/A4lsSphdOtVS2
sPuK4n0fMckFmZyn0ROvIg9gsCCkjUbVc0CTJtWwj9zcRlRCvVbX+cvqF8B6g94HTdBMU5EB6/bj
L7H7FnTh/LBueRkl4/EVaGeAiUnmcBSmIseAJuWVsxBNerYXi7JgwU9nkn7Wh0Ub8FdjmsBClVME
LwZPL6c3ezJsApK71vJ00AuFB+H2tRihlY24iMgLBwa958vskDEXACD47p8TEUVa98bTVuL9Kcuy
Nt/2Ytqq60P7C5hP2LA8sjrlcqgizWLSSv7QTqTz55WGVy4yxPGYVGaXZPiKAiWngP+6W5TyNdRz
WFliQgsA3JvUqMQuLyRkukaWUzcOnQCmvpdPpVqtMZoXTFjosxfwzVRLC/vHdWRajJu1ELBv2bzp
E2wNfYL3Iq8ePEnq5vQMZTlNSxjKMAUMIODJ+INUHQPEd6a35m1uTVF8HO2rfDCQ/n9FwNnbx50K
Hd85UedrDuXVa60uu4JxgJIMIphimqQ8P3CVhRJ0X04qfU+T7WP0Mcqb2leoaiKQOv6Sxae2x+/6
WvFG7enyBARo1VrbTeqjTqLBUeG92Kax8evLdk1KhbjTzpFK2zNziY8KK4iXVxwzZDXpkowowIAC
XNNL3NjaxxdK091fW6KcrIbxZZlebTNvZgySxmbktyCc/W7J6hA4sASJ0YvWQse0wijh3ja0k4FV
rUEKjtN9DOigLoG+rpLZnoLzbSdHzlsIlAa0Ope3/8CuzO+JBRDT38bx8JgdzCMejwh++bQUeK0H
omYbbFgaccMemaD39hCwbC8ALxOQNvP7DqOKHr1P9shydOoi4vIIC9pKSevsYDpi7CvBR6nhRLbr
NSKc/uNC13vqlXLgtdBLoZX0VzZ6mA/vxP4TsGA33BZgZjGIeCUdQUuxhXKntnONDBiQrd8ru9ia
0PXywdSrxGqfaA3hUSbClRQ5huFKngpkvt4Se+y2q3SEILbyYTU3+upX7KzIfXy5tPjZF/RU/TGg
Eebtl+gwJsHaY0p8iRyR7C0GPW7bwnvXoAxcj3u3agg/fTWheaslR8VWpWBM7a64sLzmE47Jj8U8
PrPXwu/w1xEiPHw1JNijqrw/I4X7otgWTGbWErhMcdS+6s3c8YThKpS6yjsd55WwJzg+e00F7E3M
V2LGywPOySoF3qr/o6dFynil2SIAOHw51ZOd+m4zPVCEcT9FcQsZxEFlNNfXtRjsV58jKf5MIkm1
2ZLP9OuzJ5sArHPffhNUDebcCTRaFiXNPHwp6y8d/81v16U0slxrVktJchXezl00I6Qo4ZGRl59H
L8c/KrWKJ+LtFgYJgW5/pgXJumMLqv4VddRjiA6ukMsZyVckE+ImugVqSqTlxRYnRlHFecnAJtIP
bEgPupbvCTsR2AfdF/IK97tL6OrDocCFlfbROMS4SBhNwtXJTG7HO4tf1iw44D9NicXCl4H3yCRG
nUw75PaG9V8JLs3rK90iZYVLAGOIlmsU9iH/zzqZoc2lWvrlKBdj1bnsvAiU6XIwFOklZ13J3Lh9
6tzGOibwWDY8ysN4KWyoMtsOCrWQIA6WgVzFlCfiizJ3c8okgKiaY5pMhq7ltdSP2GTDPjOOMHX1
3bhcjzvLmiKJsMwWcAefADGkqUVaZVTD6BwKae+lXwApPfsLFnnZuC6qAJbZkhms6sONUXF5dXsB
4odxHtF829uXXbQrpv/sYu8/hUAtYE84rB2ux6w4wv7myqNUSXdvdxUHN87KUx4cLOfuQRr6b41z
m+0qF3fVV0aIaxlvk8Laoq1U3hcjEDuMshDbC1PMGPPn3j4OWt89ifKU4Cp3JoFtUbj56bBXKuSJ
e85nOAnUmdjbjSl+09EfdCNLLgk2DGpTisGE898tZmYV3D5TidrPhGSI53tHVRBqKpudoulo93tD
TmSXZRuOUjLj3NojMkj16pECYCN7/6OpAepZ/vsJ+a54cKDW2uexjrlHLiga0+TssUZLTqovMDvb
/2skOeGANt+Kag+iRBt68rCn8gX6JTkriLwrQAow7oFS/cte5CiEbZP15cLrLa9kA9KCV97nfJ6y
CD+cQzuTDwpGEdtKAAV1oNh04YpeBl9hWCoyu0QNcutayfCmndWK0kSc6+qjudNRwJKIe7NowAxo
uQdBfEmw/dARMxruiOvOWnG0RJJ3ICE+L6STTTFeLCDMhfvLjby7E0/HuH3Eg8ouCYC2aV+AmJcI
dBGyWOeJbeTJKzH32siGDcszsrL3/oqMDO1diSlP463IKGU8o/Hq/5NRi6HlmX9j7pxzmvyM/7L/
iB6semqLGXpoWfXBPxrag5oHyPI8rLMv7v/EeSzBsGueLHPA0ROOL8/0db9MzYsEnPulDTy/chEg
G/CVt3vIoSIU/g+g2D7cxi5WcSin4STLDMvN9OcB0KLgxWizQhi5W4QaHHwwJm2i+6lEAoJYxO2j
Znf7wuTD66vDGslFmQD3M7NG4n4aDNAy2rpyg9Z5msNCnbKTd9iHKbXGkb2zjwsfscnNDU5o1Imr
J+YwZFQUamag0btMVlS8BXtiF6nlUMtuYY+yJWyiu5fLYeyyYwKQsv0rUB5J6aP8O0DwugdBWicc
pCO6LB2wD9ujzr73MJxcVVJVJ0Edrpxr3ewTcO31UsBdEmc43obh0fBtoXnaaqseLM9fXnTW9opL
tZEnk/JxrzEnU/g23CU08gNRZ3fdxxApfank3oxEJpxRLMT6AgdjsCfSyZhaU8b+xkQrzPdi31Vz
knNNoVzD4nUMIoH7mcbVAqUDCWQ4BQmtKIcMXK1Fmu4gNZ3AsfHKiLFfZ5EDyaA+29q+IbahXe/b
9R27XqZpRqkXFmN+pTGyFYK3OohojllGB0PRamNLjtc8vFmFMhiUcki00WPx0Xa8JwEt4vpllaqj
OJdqy7Y7BWYuO0y2nF7EnODZy3fYnswEVKAY2U17Pi7rnKWhf1zHCUZoiMvDzO4/QzeMynZ3XIvZ
dLTVJOttZF0wycQQdHpRFEmS+e19KerI9C4Cgibe+F+sO3JPw1VACIBkeZ7BkMlaKI1ZIJEwWjjQ
8jQd2+MeE69FupVnFJyKFNlws9L0p/RCcqCYiZgecjidtj5XK3yi1DuN0eE6nDF5pShkXjgxFrjU
I7BBE0TXSo31ydeCIXwYbc9M7Z7Hx/YtfqL/xTA/btFLNKQetquP3B0ilhPG85scB7p60hXwZ62Y
JGxdvWcS/dzrHsn+EDYEemyqfoFZeq0aBfqn/INe4yNz9E2qYGGXZzLcl0lmJSErVriB48FldygG
4mP0coCmSf7cZsttJBcet7Wj1IadOXXwkfpn/IiOBhIbCetJDLsBDCM1numsG5+7pbHbpZ4XFC+a
Xmg7Nrc5HBYRw4WmqwuXWeQS7ISdr4sWWxykpnO9ms9EN9JbUkh2qxE9eCqot7RwaRRKJBMcQ4Wh
gzsNYKHrarvpNI9Q4j0WPs/Y/3H+Kn17fE94+2nG3H7abDvgfZweMHnodv2bWLq6QW9pJPYyyv65
lWhTTBcCuJiaiuPzXVZCNuFMdu52xljtNy9fCXVnoHuMp69Yufkn5Z81XTttrUxPUhRbFf74N20i
ncbP2WTRJJXwIlUAxMvESqi6f/9qeM5TMBetdCTS/zjUSpx4psqoVy2VQBNOPBU8IE6oAvju0rrR
pCZhW4BwgdIIfeJVF0xNDUlk3Nafojn30M+KrBUwd1ObvTv+YuYT/RI0I782nhMbycfdraLpGrqv
JCFKnASiuPs7M5LDdhfX+s2NcERAqIvLzuPB7Nt3wcDu1nBZaN2cJj9izGnqFOI/8D5ksA5mPSPc
ThmU2/4oHBL0rwsuAS3bXIEn2ENud4LVEYImlqjpxJgBeVB59+8eQ72UmtasqumnqmTsaiK96NON
IMOtNQpcZB2FWY9+aANkrK0Fe/vzvlRpHW0nxHnoWsMO+9ZoLrbQWQjpeqi9mHFHY6JcauG8qeZ8
6rj2mjp0rv/y3lCbtGtlQvqu2KY+cf7KKuutlmUTgof07/iK17UlLHcFaxvWI5ZxV9RtAl0WND0Q
bQxyRhedikUTPxdD0HMozQuhuJyTH01JyjD04fKoEf4jr+mi0o3PEGJzYr9yI2wVJjcbigYzQdQZ
rRpSXv82l9/FAMYdwmskvkRv/x56N1HUWVB2LTyHP3mg7ZOobuNwV0Ij2lC/MZvgXcnxp/Jja6WM
3FVOFvMkIDo5dkjTL3LeCgKv2b+DnLvYWTXGO0ILdvpsTjXiW7wdQotAj7iISCeOt+JkBQa5O50l
n0efUJ1ADu7aA33oFx/zGqcthlI5kJn9VIakxJWPi7Pi5qi6DHHCEHQDLXGRWlHYUmgo3FxUd8ka
FWciF8YwUD9rz6bHqP8PIW4pV/O0MiojzQy9ZtbvMegVpcSkVFF9i1FMDmxbKVYpNLgTQeLHyQbl
kCNUXc8r2WunrR6Natfjw2KTh+WrTakHWo1eXRZFjcss7xjVwsQjWLUqqWG2E/F6J9g2Y2k6zKTJ
Ll7iEgqK/mFfGnIeykuMl2MPwnG1d8n3cGKnPZqZcJJFL59IawIrAK8q7rpUDCm6zeW9KdGj4Qnv
7/tV8WPHCXsMOJ2Q1XyfXfP6snum5DbDqtoXSCeMtcF+xWexT++d+4UD1Nyk7fM/iEXkomgudxhB
ACH5UnuoO2WzpgBmtmvCiP7DKB46R6ZrDVteTRU/uoidU3x5uULdA1fq57aIcjDBqP6pr1ye5a64
OI/7sPNnwhlqOJNwhdQw+HVvVDkiE9+J0ACSNkC1fzGzM8dsVYCGbwoFfWrg4sbOrmbZLewEzRY3
kivleJZdhcnP874XWDG9+FcINfhFRgF+2gMz/f7+5pfpUj4rrm1iBsitwZAepdBWioB996WzA+pY
lMgAUq3takn/t/tjDMA4PYFJa3q2aNbqjV/LLdEAWWek/TDFrHdzVoSShmLA7XvYtL/h3qi30A2t
I/iKF4kBohHQH+0wtnYRK9ikZrO8hJhED86n9wTdTmuiJPIquJ/TTF5ZB8sDaYR47UlcH0A1+8IK
i6IConpc/yULjrwgBKTZWprXKYU2acz1YqpS8C+SlnSipvWAqOl5JrE8AUSLyUowwQK76yFgtXL7
5O+pQ/zBH0cEEqwjyBJd3b97RM7ZaI8/RQcXlvkteHxKjNM+QWmt9aLfdB6uYtIRa2advcO3yEDr
4opc1Gh5dVa5ajgQt9QCQlGB7Mt36lS5xUanJBV7PtPNGuHpdwrEaIMEuIuKLgKnCmY1Xp/locws
lNIhpkqAVri/fG5S82gbtYw6H/QZ6kV5qMB5SZkneZYIZu/ClagKf/4j/OupBSw9liV8FR/+hsDM
370OQSKg4HAq+VVEj3KKDtQmaYtG2gvvN3ZLjytep5Jo2NfGbZGb6o1JY8vca9wfgTHMmw8rK1is
8qfy3DS8/tIgafj3K3R9RykkFAH9m4ihfMMe33bAHy45kK0Sdwe6V37UhKrAeGalTS5+wk47D8Mc
yiFVDBvU3/OadZ2pIEN+92v7Hrc2D6pl5RzKqj4DtaMLXBCYmG4h4tV7Yyl+my0qsIjQDMmV8oJZ
Feq7TS5kgD+ELu7LSe4xStNV/iZ7OPzMMwbrnBHMFhS/+dOYMq+huM87XmPfjC0CoQN8q0m79IjH
avcke+0UsOfwMHslFsjfh17tB13PygFZdrH43HktNbfxA7TC10W3cABfhmqRZrCdIbfMELV3qefi
z+sKfBDjtjD09cSrlGfBGtsb1VRV5YhpmI4iPPFIXni176HxWeTxsY27UyF/py9tSh8rzoFapitM
fExDVzhjV61e0p75vVOegku8M5uJ5WIS6mVq21ptWO5Qd9qCWbLt3cI1zciVhLam5nk4X9dyzWTM
5ZJMNiI5qVVymKH4AbsicqaEh4LRNCx+ItXdDMUb9ERpNw/cnx9qMKrmkbg2oO37QwcwsCl+yf82
pniRSQZKCaIwd5I/K3J5uvk6I1jCk8uaBDHFonx47bxxf4Blv2vo+vImt7Y10Nm9ckMjlAsgMuUq
3ljBMVRDA78pkdN1O9kl/XCFkGH1K3B7ki9iX1f46GUu8iBQLKEISUUZm4OQMvmVnVo6yPh3LBCv
qj+zUBuNAhq9Ypgr4HIeCd3PghaepZa1w83wGXemVqE0UJW949Z45mI0KVJqv9ov4DKRw3+2TFTJ
EbLtKzqpo0kwIor1W+HeuFA0XHW8kc+RREW/r/tJw5Tw/U1gt9Kq8kEpRBASSwd9mTi+FRf7G0yK
NNkhfs0YXFOv/QhVrwjEJuXK3zFwLh0rZHVbaAm/BqqmASJrsxT8KO6plSLRpqhPRoBf3+d5qIBZ
kruS2gJPRTv+7ZAlj4nfHq3iriqvOtlP/gqXfgxqgpHEk3Es/H42KBw5E1dRiN1OESpzupgUGKpp
JH9eUm5fyJ01L1TIpkEe6hvGUZrjsz7tV9yeCe8F2NHRVE5tSCgPB+pSbUbMyaPaYZSx624CAUkC
U+/Vu9lnoFdOfSpZpT8+AmikZxQa71lRIsGgl4zE+3V+3Zuc8m7/nnVVrAlsaupAiyDWcQxQnUah
NWxFw6EScIoUVpJTBV74JyzX30oupfGHsFbxrvxgu7IibEaLApV7xuLAgSwk8ZJ4NoV+3QBWjes9
DXisKohko7u01f70m2Iq19QlW9thXvxrz5tPyzAWUNYeUOWntUzNHyG1WaKSxbfD6EPtoJZ85O8N
x5otNaWUhL0AQW5sEd5iUfVURIjlVqsq/Wkcbe0SWFS70Q6Cj9VFXY7DGumA7mdKAmlDac1Jshuj
i/1eBDBgVc/A6XlfPtNY0Cxv8vL8aKp2Tte4rCa3/orCr86sCDAtslvhzDKygGDg6ohnCs7tXlUv
38TEn6lnRkE22jkIjya4GZZL065OEJKXgKSijli+0AAf5MeTkYNmHvdTewHzm616F3w3A/WFjP4t
zYk1dheOXinx9vy1mBYGMQK6CiVrllCd8CEI7VOEanCFlUPqfax1cTPSo1w8CFzVR+/IVpIy9xbd
CZr0MvJjun4LGO2z/jGGih80QkLAUAwA1rYhWFElLUrjdOKu1X6Yr/iaCHfbaSyJ4sP7YiaXHk0x
YW4uGSg7U7rUqXmUt17/I/qGN00PPbuXtuUqg8PJ5Rs8G+UyEJvd/9EKHsXbVw7DPcQCsLH/EPua
2nDV3YWV393hsLL+804OaBSxfeV2UUoABlno8AgFyRWECSzQ/n7deEj5/sqraKwXqp5TwJKpCkbs
oJ/zrIHlrvQKbZrFdfM9BEu4CI3yEO2zrLp9/RGLSGQTrkbLoFPE2toeZc4nzMnlkg9wyY0I9iDp
r9r9ikikwVKE1xrzyFkA09JsWblwwUQ9AXaIFYcop+5H8xCNuhRAANFpxQDBIcyL1T6qn2ZHp2SM
ZZrSSZ2mhnflkqrdgwaNYBMBIFpKg3DRvdd1HMXS6GEmdhLp4En/nUPfbRsbCvYMTfpysqS+C2kl
oj8P7ELvhtsgztIySSEU4spD8wX/Q/rCKEIK5LV/Y40OH5ui/cmi5/bMBsqwBie3CM6JGDDjy3T9
+KMK6JOktOLJjU4UWJzlNMb9OTTJ4ote4L8mV5JbjnD5DmIu7X3ZbD1PW71oD65ZR6yv91rY7UiA
2N9Z3CnEOjhNAankiqo9z66MOJV6iTQbNILdC2PMB1Gtto7bWa0nVFmwetOTM4BAAqiZBOUyPoWx
FNxGGJdB+9xB3uS42yDShoBe9NC7Ww2/mBaR98CEExjeqykQTre5a4BvXXBa5OV1QwsRawyWjzSN
TtCTtCkznLPC/4ovF+zqZjLvgf/I7fCfnq1nRiDkFnj4aSFiJHRhT0ds5Xo3OtVd8jXP/vQ/STIq
jpEP/3y/Saf2kzVoi6cuR3g/HE4ggd9FOcRKrwu8TeBsY2ZkY3Q/KDqXboc9VFNsnGywrtK+CmYS
SkFOMHT1PrmXqY3DV/hCGSC8WADkFE3gHUWb30GA0FaHghxp+mZrerQQjfY7/liWq96bQA3Tt1/u
p8HOcCXwFOnG2SqVJO5rd4Mi0nmq8QUNGuXC9wTtXMfy1glT6geo2rwYnWxM1MoEm97/5u9XowFI
kZVmkkHPH+TFUmi2Ul1KkMHXsWNq+XMxSiUQSuJhAo3d/ZjXlWxWqtXMsLrYxJXMgt22kIx4Ecl9
ypRIeNtJMnoc7jSl8tC1TWvPzE1d11wnMCRPU0rD6bwhBGwRczMhIrjux+t05RFjz317a6D0gRTJ
uUN24lCv2AczRiTuJid1MJOGqW9HkWaelZA31/pz75GQ6RbNHB1SanfG+Zg9yXFbRo6Gei8FROsC
Ti5rPTdOPCSGM8YDjj1YjBnFpXi3xxbHlbDGZnD3bgsewg/vbWnHwwC8599iOVeHc1AkhKXgloNe
wICepOwZ4yQKZtprnXNy57ugAKwHn5ovvyf+jVtQvSxe6LriOK0MMwRmC39rSH+r44jeEIlqxfgf
cajpus0jLxj1X1X0JMJ9n54Suzq+G5W1OoYCzuu2F6taUayJIFu9g5x4eATdI5zKAGEM840p89Fi
AQhgmeeLcSdS3+BX3HZsjiNcufGfUUMztML7izmcWbzUZwy8oCB127dBcmvXl7ihlf6cx6DC8NVl
rHWv2p4Dx56HkpsxvM2J5UKHCaigbkaTSAhbYP08f0+IbNmY6uUSDdkxgQsN6hYLOEKu4q2tNqdo
KwI639APLGOS4qvjQW/5S0l62Fao/uYjFWdW23kAmQp612ds+/72M3GQ+lDI5A7Zy8ujnmuwgoD2
icyhfpMJqyPl/YjXZNIljo2YOPVvnKouNzlO43BodgXh+Sr6OTTYGbtO/YoyRA1T3VJmxDoRg7sj
ZoG1UxLDdBevhSA13ngAqvmKSYCMHOznOm4Inwe1NEEIsmIY1dVbRsvGvL8XxCjZqQxr8x7i43Z+
uAnOWh17t62eRoA1cBgWjTcosAyvP/tXiDGBe+4c2KUZnNloZbriL80Uvyp6lLoEfa529R5WQFyx
dqdD/OepB/QcTp0UeUENG54UfGWtsU7APzDBgeSjGZ2KN5EQJDn+zWz6x8+savhwE69oa5HGgvNt
39+67EwQULYluR1Ajr0qfwZ/2LRHH1ODlsC/xFKTdCOxfD9xTtkG5MWPm9z6J7bez59rnKXy5rTh
GhlBHbSHqY4RxpdI4/RVdrEPya7cbiIaowLg3qu5B4M6UQkTc23BFG/KI0d2TlMG0qMUEW1FdHlA
GsuVSz9yru4ubOnTRWg7/RfwLgrU8Kkc1RI6j6NbZmzOpQqxqGe0FE0549kShVIq0X2JRvCZtms8
eMEKp3P0NbJKmEy2Nx8xxX25IIBnv2f/PgvGftQ/FJcCTzuOADeuVfq7s6iJoJ3t6Iz7lIRcof4S
zqRYBQ0yUXTCC+R/OkddNcCFgrmhZw2QunRDFH0SQwD0qVIurFwQQ0egBwh1q1UcZ6K8roaglmnF
4NhUdKL4rYsiZVDnfDBf65BABsK/Axfx4QjYH9tZQQiyX+sLYusJ7keXNk0a7d52A3QRYBT8SC++
kXxXhh97eiyQr6LbhdH9HVik4vMMWg4i088rWjGRWY2VxuvyVO/RTkW8p8inQVaGCM92wdkypVk/
2uPo9dPxOBZs7OxVceaxchGU5dZNVaq/ucn/9dl4tMd82IjVGUlMzXKTtiP8u7i1f2kU9YsQ+jpK
SBVpr0+5kRTTupqZVDPg7DUO0Z4aXAs7yO5cKg30+0QYvwMuDmNe5SEMHK0IE/9MIopWHVoJ7lN5
y7j5LykHQW7o4EBT80ZheBmGlsm+oKu2SKtvL2n3Ls76yXH8mz0ESecYS1Z7rRIHkGK23CQR7fih
+3bOVqLiCK317J45Nm/+w7ALtQlQ5bi56Ew3Ho2/XMHLA6DLVbn8S1uIKBmGP7EbmjgcEPb/cv1K
pPixS+E05KrJMQ3xUKRtgCzviPmSt80igO4NXI4l2SHOgk5mbSBxSTkRDBrcrDH4dEPc+oSNkMIf
R3IUNbE4naWunyZQuI5V5ye02IuK/wAKaKv7gMLu2IULbka+wmy658JU+8ALUhKpe1386xu+19ra
j0LeFTpYPVhmbmlrzVpl7TwaKwTfOYNUHGWJz5K/cLD8YXl3W6OaCU+Fs1rSkbosPLF0YytC18XG
2Tump+Vz3JFm7fY+u+wtj9AmiuY9Hea/wTjETOptMyof57Fj0GhAPldWOM78OZHCIyhD4kZzoGnh
RttmZEQWED16iqTppM4BsFdnvcinwIAdd7CTNfSOQUjrICfaBoBRlenv9OMbX7OGUXwwz8CY3cJO
zF5qAjECRZMvAQtiQZ/Juv9OlQo2h0ZV2QBN/59zUEEuOAfkzMDANx5WLY+Sz/W7a3pO3VPmmBLD
fQU5saEyhykuS1ZcBhiqKfPr3vRKHnqcFdGPE9Ywnu+KfIRCA9LNjGPfsvm2UFR/kHk1uh+jBwPa
mHXtOGAcB280vl7W5arnC/coZ9tvEYw8xyfSRG9BJglviWzhr+qyMldlLHTAtesMEESwuR82zocL
o0aKaoevK0YzDC6zBXrFEeQIx/bOitykLyDIOx8JeWujhR1TWmvoeteM2s1wCrSsiCcVe5Ov6S++
lMa90Z7Q/EnaQoK3n24JUHrizxcwlFMWJMsiqKBRKUyublH0eU48Fs+C42syk/PKWdawLr34yTe7
FhZxmpQV7/Vj1DcUb+mMH8ssuNtSMt4mFvc91au55rLtV8Rn0HV+X86lJAPpe+l1+bS8NwA+VFuK
0vKn2BUnqIjMATUCoAoDX/x+NjHzbPH6NBE+2/xgW9tOvTZ+EEYWrHfTi4QgYf3xAJvm/TdKWKcU
zvATzVw/f1LKhEErgni22LjF1Y+V8qCpsgQ0KmVZn4Nd5SsWl3XzqfT2xwK91DxrLtPUz/707ocV
XoyZ8nMQhgk22JEaZWwVGMU246HafxUToU7s7SHaYHlfZw8QLmDNk5N/ICO/ijz1JP9Rmh9tYvrp
6PDvRnxE+NYQxhzPIKq1DsmzJbBB+WAKEvypnmMQpitx9larw0HFkohsgLBfMrCSUhau/WVOqKTV
RvTfWAbT63+y/9oU5jeF0E4KqUvtm0y6r3zDIdgzft5A+6DWxByOBBHAjolBznK5JKB4mCWYi0c2
1oy+mE0FKYHaIWFDfMxqD8GBruRwZTFqt0jmkbYGH5UUFN2EqNFvW5NyJInL+rDolQe5H9Hq00BK
r4aWvqgWdR2TuzHw0GfL5t9HtAZ1JhoZuk0aCFpbO70q4hNqVzw5NNDGAWoKkGGnC+zUPtlLdQeJ
4i+mc2Zcw73KoQmrUmiG8OTDQBUGVbypSvgD1wC0+EOfrmUWJy1JjZ3P41mA3a3juF8ljxEwFlRW
ruGJ7P5LPhcELJacdW5SuRujJ3ksUU3xunGobAOSnRaMP/+0OaKtwpkQOX2Wmo4l/qpSsmLMDhiO
z6sU8TvRLocFbLdACcPH5Xudskl2eU+zBkBaG/nh5/DOaMTTfC9fkyb8KEkMIFnId2jEpGz1kHHm
HCVROOzFs0CKqIZtJvHEAQhA59uNl6rN4QrKrih1daGh6ZV0V8rJx1aKU8PfTuqrXUWVU/e3u+Au
qp6/9Ctq3ukqYX6Wv5Yvh7aulsx6LIN/TO65/1jOomA7uPW7rd0cDUBmr5wZDD7v8v2rxLPqymXH
XnJByIHSzwMHGFKTZGFki3SD9kuaJF98Y75Os9woVttM1wLsdyn4W4QuogWw0uDkF1Mw2ov3KDkE
8dcHqvZ4JmowbUAkLGTY3FuobH2DjnLXPpatj7l0thEUOTfHW5fagyK060dStKdSeIIk8W5ykJw4
gN5dWTuQiGWDBQgDdNPTh3bQmViO4KQCyMRNuTzkjTOQ3f5SP62m9rpYn3MlE4nPkgzf6puBHWCb
u9axKDAqKFhhA0D9LX4E+cjtLRtWawomgF/eHdtH4ItTztklWgB5G1E2r8ckGLIlUIwJB4hnkR6u
n6vH6830TgOTCTXELmd9dn5wNY39Ij7S0K7odBDoxz56aQJbh+dTPrtZePM0bNaKvY0jkgT+unfx
3FAvt8QuNcD3n0Dh+75k5SXXqsc3gUcZlq0QdMmm6UctuVLu88vPbgQnkZxTlUeKMKJ7vPNDlw6c
8AWJVBuxk1YaC1OSjX4iWF/AXzIy4Ab+lVz5iHJrcLnjsiyx9GiDV0maN22baJ4iHKO5Yw4c+j3n
DeqXoCYJuowTr2Qa9Ry570BcpS0vUX1vyz1UnJD1j62MJ2XQ22d5HfbQ2odubR971fqmb8XJRgo8
Zruug0A0be8hjQ4yKG52eTes8fDCXeBTeZEMtdxjApLig1LWSN7TwbqZiiWRLg45D3IMbmy1gBuU
ifd28l42dfSOciUZaWbQroLo/slitlUNb3sv2l68tLd0itl1D15SowetAdAR3HOQ9PXzVeHFiBTc
S++sC0Mr2PZGBOHhPQgbgperANbyCqtnhXU+/Up/5xjEPoiUzQ6AkHwMBTchCIboeOuqu+TPc/C7
693ynCfzgZK35JG5ehyo9M1O1dnFudG8Xynp6slv8r/aK+19h6IfazlF8OOG0M0ypNPl9//wnbYK
4k27/MfG5QldNEgaS+YI1ZFirCMlnz/DnBih/iC4jYGdXYLgfm2QIS5GQ2Z8yVJfXRgg+wHmgj8A
B2FtJxhj+CT4H+evLN/ZPRenUpVszc63ioJwTxlDd8Eb9KdBUv0N33xo04KC2NWYFFHbMmySyMD0
lX0d8EfDBqjK8xuuHwE9TZP1DNRnagyp6s6xPZKwls6RmgPakwdBUxzs5Ho9ttMtaflCXTLZQBQ3
xZvQs++jaRr6XytECqUYwJ5EJ6P1Fcy61fQxkmRMgpG8U3yTl0pMHHg+eXj2sKVjyhV9rO4JS3V7
KacWMFFAZyyN5smsVScu1uje/vft257RC+7PMCq1rkxNjd55uyHwLVZdD2OzzQtou+9n927s3yWu
GeZXSLjqMOiggQmNc75etBd6HLMpPzxWB0kYRNNYlLJQM9szhtY/X+HpmZpF9FujNJYqSBG8yqav
UcJJJK6UaCFA3Qa9Y8KAkUNkjuQenXaIHIBAp5/tcI3oyFMV9F/aoxuDSmiA745srg0VDL+NBIAJ
ruUhVppgnkvZiT9d2fyqle5ueCVUxwvGlL1vhl8i8GMwrTYyJPnZm9QMJJ93R6EB9cZJGSPX4HQ0
n/E/CElBFAXUe9A0cQtY+2ign5cc8lhJqGXGxvhrgfAklJ/qgZBUvAdaJmfWPq5B1yw6WGtbhO6T
LnXLSvVt1ZcMIF92qBHJej3Egfeiw/If2bKlssMOC0gncvlzOzv16bJ5d0iq5cDR/QO5JhGK/v+R
Rx0tFA8RhVm/cTyqUoUFa3EIF3c0wfXGcwoe3klGKg/OZkP9mHp8lyenq4evcH/qrPPQM2y8nO7P
wlCHal0bTaM/Jp7SYSJ2S7fHanTQo1nQ85jjAE09njbZsshhyllMIp0RPQVQF6Auj1s3WtAfW9y8
nRhUJQ4bme0OkBoElmBwFwtC7Y/6+E8GlLyYzFR+HCqLWHIjh1YTJk0Jr8LeCzTDFauQ7kGdbCzY
lS6r3il1Gvxk9BxwLj35ZcI+X3NS6RqZImiYYwKaujTkdoDA+JxiEoUDfU+DZ39BNON69peByWNw
mMJ+nkEq1yOCFSm5BDiAiPGsr/nCFMwjoDHpqBg6pOQKVnAXrytwm2JbyQSpNyVrqPHXIMOCPj2f
Kv60BXLldBknanUroNarIHszejVPrmUf0OUq3IMhWhnsly21y9pAFIlfqxedfoypjRMb0YU7SCx7
Sa+6RIlTo+wIgfMQZFXt/07+aLqXR3IXUZXLkmEQP+dQd/JdBecC72qoM9RxLdO3W0NkAIwr3esh
MRYxxXpBtOqad6AYaW9jDRaycJXRq/lpNgcW/W8+ohfnY7ACqD7t9I/+rxJ+fvFztkd9OydaHkBL
G4GmTNGRY5S86Ow2iOp3SHx2Csd1Q1R0yXE30nz6q3RItLmGOX8lb5lGQkngFBAb0bRxHitb8R5k
tnlwv/yQZUjE4lnFUxcliSGYnga+lIFkHDIIxPHmo6LsuigLvS7CptrkRQZ0+fTNfgbRLVUg7dum
7rpuAS5208jMXb73uUdIgspNgSg9v554hriZq74aPvNL20m+2CQX6UETp3KSxcPtbSIfW+kKtZ4k
1IGU7NW9HPXdHZL8zl4b2IBY1pQaxpEw/7t54jCbe/oRL2jFsfxtq5ChzW3WxSAr6czdxYDP/3ZX
gNvgejNUDvWheNfUH86i6rvlNpVAKQjGHMrmnfItULtEygVhnIee36ClRjA85QBkArCPtsfXslSL
y4BRurBWf4loYU0EzZTOKUYhq20sJBDabQ6q+qQy73bnjivQxkEI+43/HeHkTcOs/ht2c8Xl0oWi
o7rUsAEEySi3e8LLkknNI0P3iNhNcsqDSKBiiiTciNRLA/ck2gTWEXNf4uinwmUaQrR+Nv04XYhL
oob9WSjrv6i1MJ9ONeC4+Hjy9ZymQhSe3VlIcZdRifWYKcWcUV5pJK3zmPQ533BGKtG5Cm7vZQIT
Pc3mKZbPIdLT8e+7pEvz3t/dt/RhVkzlSoPYYw70UW8UH1JWQ4MINH5ZIYq1Rjjdi2Rb09+ItIC8
8Vcl0CG1psbrMElJYiiNrHoo7kBmHXrcfPOFAfRYL7HAT/Tmy3uaNeMRiGLBH9uOOASB8EJiRCui
9BG2oCLdRSWpBeBx44kw1UwUPc6hnmy9H09SfcWcquZmbx6koPyXh/yMf+l6SFyadrYabtcIuoxu
I7z27i+GCakUNkYYRzfZLCWlS1o/tQR69kwUcME4dAMB16gshf7RbWiI+aHcqJW+/sydHiFiS9en
9V+mAjX5ScmZbjprHHUW4CRm5yCnyjWLrfjpYLU1PL6kvuch6j3v0e+6utU7uwmuuF6iUs81Z8dU
PRbxHBMKSflFho3/16Vwvgq2lHb9YXkfoWoKNqPDbNM5U1wgX1PioF6PAr0zzhxJcUo287EgqAO1
sJGgOtqYX/1Tdc/k6bra5qfD5W+5OS+fo2IC6dlXaFoO4F25QvUOwalFsGpSNiEqXQLH0Dz9S2Nd
ewP7W/L1X8YWhcl52iY5sKxbjcM795X61TSGo906FWbwyhjeM+mMvVo0wl9pA4kR3zCGjF4g9OtQ
tj44dd6NyUAHTtNuSyt3ZXq1n3uePDMp20+B192S7RkBIPIp+QIzFMqB3XxE/QPIWf9R/75hzQj5
mbNrLByW7p7UGJ7J0YQTSsP2hf3LJjrYEHXB726jtuUvYmifgW6x6EUuxOprZcHuHrjErScFa8IF
gjnyCwxHnVQCWcgGaG7u3wUtelQ7unKIYC6P8mkgyApElFvRXXnQYYjhMI9RQwnATr2p/cSQmN7/
BptZJWnuXWS+yTC6Li3S+HDon/EoqqHtmrQeAwonGZwdCb8JJ8Hg1j/fjIDpkII8CPJjufWoQLcv
IXZ3fd8IeWyqMmlj4lkAmF7FjmL16YS78Ypyv1iRdPntyATMo8ER3hEIuo1Xs6/6G+FDIXCoIHba
gbxzGOMuTTBJs93AHpCj+X+qw5NZELrVgm23+WN4B96J5ASeKLywRcDt7CurT3oRpcBAOsDdmPIv
/kNgNyhNmYkBb292b8VdiwEkxMBDFAVaynx/09cXgeWcyrbsxlRu+GHOgGrCtixZxZDh3HZdMnE3
FBcVjU/QWn9bVNsEDzG/1EfU0DDbNls5yuNoPf21RtuM+dfvPCdVaZ+baeVqQeUGLcNjknqRxKmy
VyX1XJ5uH2/LrbPzc1icNWlgz/O10Bz/wvF7q+O4TGVhOlAWqJeuXFdYmHtFhqBypdjNRuOaOTBI
/IPpJtzp/tIwmvllVaPvV8LoxYvMI+z7eg2u7delFAQn4l5nh/GQyvwNFiPtjIqPqfo49dMq+x9e
X4iJ8K4So//efT+wDA4HQ8D2c0XTlBIhxxsKJrsr871zVpxO+pLIw5oRMTJ7fOG1blXfKLVr3dsw
iFS2gv0OuUSGoWlyoO5RMH0V35evMHmiYufa9uqvxOOzG6fM7j47yR7HLgU9cjWAu2lFu1+tRwXC
+otneSMI+ylLeLmePWXK7oLBDVeQ4SoMMK2rY3eMZTkrg1dDboWcj0dyk/g0Um+u6+VAgfq0dJvA
GeUlYFUII/6w/vvccQkDzxrnU9jJU7Y+mB32K9BxN/vu5InUdM5Xgpue1ex1nMViBTIZqr5dWCMP
B9mr8rC1vPPAAPAyLnuwArKm+15FdU11nraJtLdM1v4drfd7ovcY1zDEBIZA2WPeF13uTdVjSuhw
QVvVQO6ozt/njjszTGnAHr0vIkIV8Sp8x9ETyybOnxTy817CLPLY5dJo0hjq8CUe6Dr3AoUUWVQc
APN6rsY33RNs9l38EH4OYxH3I1eqzhAO1Bh/I8Z39c7sPoM5Y98fuPtiFX5BsWA1k1YM6/HLf+qv
7K5e52Z5IHZgvtZ5UPdtKzjrtlVIYV2nqjypr/ksqrQ3rz4qiHu+SXFCASYurxqog+omYuexiklG
/MWt4nBj90kb0gRtgTnLed0gV4UmONl1iMxHs1xgU3IlQD8I9+oGM8MQdf2FqUPGzDZpzt8zS6HM
t3bu2D2awLt7czVwL/avoPMLkQd0ZIObTzsYt7l2y9O7J5Tsfu+1zHOUJcMwonxyJ7y2NrjU7JMH
Qb26w2U5jEOpqXKdmnKVG9ZHEjL4SgqpdJQplM8A6gjSfDQBwbWA9yuBHFqReH//sksvYR9WQHvj
k+g+PzvY9QIksEGWmzHUlUCMWfEn/4UENpiKQN9q/aiEamzMF5pgDH9pKrrojP1s0iTiD1ICbXDq
PzaGCC/btycGoHrB+ibd/flnC3RwhvaWZifkK6hCx4Dpp78+535LKkr+JE8W50CL/2nmEaNq6Mji
kvMGlc81JYzPL4+k52SG7JD3CYcdCZ1dw63TJnomSl/Ac1JGKFmVZtYLJ97MegQiTG9//LfuQ1Pc
aObjZRcZukB2N7bcMBxjwRFwCZDXKckmrqXEYezF4im/NnRATGCDAKW/Xx3CICzZ7/7u9P0mxlEb
14dd1oeTOZ9YsqzCzkT1514UEEl3M+12c66A8QN7pLals4EsOiIyJ3mCOIZXBaaNMzvn1roIMPyp
YEtDZt1onXI2oCV1voDxrpeKtsTabk/XCuFqr7EbP1kOsfniwnpU+h+j1aSv4M8ebOulaKkScl0g
oOcDirH7h4+nw/n9HV142maY+lPLM3u0l/ixujvzVVGQsztN5oc1lUjCJOrQXgbDW3sUp3nZEAYJ
BXiDgxhODC5X6kxXhwoNENhBlvqbE8ugKETqLyHwuMimHiMts95WOeJOnNnggWOQl6UZzinB/bDz
l309c2PQUma4pzrwauwM5XG/xNeA3594GLPU3ITunYyQdiuE3XNP2dGINzDYlaxHCOnrK3v1BxcP
BPIsJSc25JG3LHX3CIdVHW5IoohiKT9VAdSFZV/8OCeE1/POyopkXaF1Jy1ey7qebWCDLs49Q7zT
P3B2kZmfqxoUWafJGqOpd1WOPVJ3nlezELqoi+NForbYz7TbtSWNUYrlzFtAUUr1jADUu0OfGXjh
zX38V4FVnmeNezderKnNYM+gF3H7jUch4FCW8OdOnzWV2fgKmWnXWZhQaRMLzCNvySFaPUfLOAQe
EMatXnKsOmS/vXXvJ0zhwpaqqcs40INUuqXWow+x+4Kcdpi2VHt2siI5HB318Ll3kj8w1VDBn8BL
kUWQ8JepleahABa/ohl29hy7hAsx6SP66ijbv1t11XdZU59k4jFNqlW1zbFn519i/dPROtQcA2si
yUEqr7Itwi32o29xIxQ+MaBmhB6E2uxUMD4qRGcydnmrSC7n0VU8ytwtFxm5ZOA1/JkuJHh6MMpQ
yoWPswibQMcCfi98/VauCcBZwOlwQrId5P6StF1DP8DUwfOrEgTPMgSIekvtt4zdjaUHSvN8k/aw
XZpK1yakTczV6BfhI0pRg2cGMh2PPBRgC8opQ7RA3UYdtKdcjo4rEapmnWnUmw8l5BK0puI4K/Zd
QKrfF/LUb/bCI7WJ5w9+/nPLOddtwnEP/7sB7URsKax4H5UZst/ertkdzTMEEZuFFV0cZo9eMg0R
vNBicgSX7fnF8oO18uyMmA0NHdFkNQ1GvGmalUlyHUg2A0g43XyQu+oAUOjsUDoyJEN1RO+T12bP
QoZWIH/gjQgvW+JgjONY9uxV4IfBkQxqg4x/Q/Tk29EXVb9hBLn2smYW6c53PKes8/adBhyQKQdx
fS0S4rBXe1AZvacuZovif3Ky+I3VwHpCpG9d9IUkglEN7AVH6xg70ye4EhdY1f+b81aJxPW5TAZZ
2OpL/2KRgj/kBIrPaamzt9VVSgV5vnOQ3ldj+RlJYT9D3CWYQ6Z8QSH6gSW4x80R3n3wcXBRl5E5
9NQtvQ1086A6iD3iwdlIN4v5TzvdclngeOdnmcHjxU1OZ6RvSdjPBV2P3sLYx85qjY+To/EsU5Aw
ZnupI4+AxCs8pn9wWIVboj2UkkY1yZDcxxBCEY7t3jDx4UsNeyM7yLKIfHR0qpVQk41iyvSqaVfX
xiQgad3EbhmvPcctoo4dWfpMDOVnY0FFQAbtFfOL3952POA+IoCKczceng/abMzDTRPRBD7c7Nr7
1uVOmZRlx/+AbQNzNrMgv1bD/jbchtH1PXhUCOBPUPi6gEIBENJlq935MrG/8bNlHMrqMfPRLxdc
xPwZk5ppGXgVREVLQzTt3vTP5ktwwsy9flE/XlhZJjcX7LOT8HzTmT3kvLL5cWM94Dua7ep9hbqq
XUmbFkJSgrStfic6xkZ0n4Sg7gCGRkYkxSgSAFB6FCFPHZ7wsaRBDmt0OOHQBWLEEYw1TxAFF01F
SAT8R4+AztKtq7Uel/PRG1p4JVziY40hWsqh8QkHi+Qvu9M+5cmyB7tyUnqUgPjq+vBmRPRxH4DP
MyZLQhzPJBeFKXH7p4yvAQTN1kjG2c6B/pU5Z2zaSfUhwTY73RIExh4uRx4iMFi6j5Bu0kQau2wJ
/SeeNjpd/Kfb/XgrF0FjpuUA9GHsOm4jxM77JtAMwU2IsOeTiH7XmU6OsgHVwtAVugwNXpTj2xMI
ey/4vLDm7ncG8LRCMH/+xfThvs3D3H8cXwZ385uSKKPJf7AobbY1qo9oPR8CYo1l6eiL20VJItPi
ms8DFjmw6ddDWwDHBNLlGk8kKFB5w7JQXg7dSd1CI+dFqvf6HrPL4xnNwatVPJCvFJSjuJmK73Pn
HG/R53RBhKi4SUVpoVbbF3j0LEyU3Wc8G3cEWesz9814TDh8e29yOHRK8UxvpxfOKqY3CP01w0lI
zRkwCYF2mZ2bCYxD7VnxVgQjbUyiddCkQMO/Cb8EWFCXt2vjfekh2t3qEy9MW4rXNbRhZmF+x6jy
FEtFN7n7IlZscRxkHUFEemrxwKkvJJlyPx8+4Zqim/MKT1C+98kvVdGp0WLMOCdVOocaB5pb65Vc
+1YX+c/as3XQ5BlXyhjEzuIBxj0L5WkWtq9tt4Oqxe04KPeQpeAJoTDiMyAO/D5STRjguIXKP+D0
rg0d4E2qmOBHF9JytYMT6Fh7YrAFU2ngVTyRSzgyyyqi8VR5H5Simti60mfGYZMxPz3Yd9K1Qu5f
aOqqB2I4p5Ep5qTUgbAap7M3NMuVKCpP/x7Gpsd04G4k9ygCVYQT3DY4DoYt+D3AyGOi0L8w2kgo
tdGVZVZGeCtpaa5wQJgubjUMQnELP8nMs2J6ruNHN4Q1vQ60MeUaj+DLFzk+mTl6jvKAHhQQXKGT
Llabc6abR/3f4WyyiOXbOqnq2VEgUXGPV4FzAqhc6KH0Fa1vcezAcnljhXKIytoo3fIDhx5dqHpa
VN6z4vuPTGrNC+sjh5G0N4zFXy2pNnuGlU4lZRljftOhfRqze3wKiKih3x//+GOfTL9kMRvFyNo7
E62R93oJjcOJa0kv3N8IImqcyyHJmW71rjxWaQze+IOjjyR8h24iuRXkWqofGce27AeMayexIjU4
Os6pQ0dIm3yxiZZdwqzzV/DlX25P9TnfW0ugf/tNpQ8zTha1+2E2JC4OgiMTI4AHznCHpWc/6FRb
7a1QXtwLOA/dQO4PrH980X4I955pJFT+ygMXS7WGPk5TM0qhRQRTLhDrblnaTCccrAu9GH5ldYAx
7VR+GLZuw41OelK+1mwenr5BaqMszqzEYsuXrRrCqGLS+RXfhn6t0z2L01d590FRke1grW8/o4te
O/71JgXFrzWv9nt5+3PRmSUdWuRp80s16iGAH5nUA4pqlwwIUFGCIEJYwFYUI3nlvhqSniw2yy/4
unftfHexXo+616LuFdcuZ0hqRsAVf11rvn8qsjLn20UE8dVTyJgTVYhmZ84tdoN327BxQgukiXtK
BXC3dAzACIoZpLMLiMikvGdBw4tqhvXrd/Pr9I7zmMc5FTWBXP0zNVCrDLRj6z48A0Pso4NBSnD0
UZ3MqLQiujBUx891lbrM2wOD3KrqKAmqK7065OLMU/EfAxBc4awjw2y7EgtIr7L2qwMdWSxMpdpN
uC60H8YXzEPFiSkf6No0ZlecDk5vF2bsKpMOnKPJi5Qpn2D7epHGudBTy+Y7TzP/I4mIUVcmXO+Q
otS9ZzeX0uj3kNTH/DFn3wCDP/2nbGz599YrA3K3ZReVtxdJILvOOoTWEHmP8dak95vRf28T/aGS
kEmWdW0ggCZieW1wMAY43rJ1z0bDzLoOCWaaXssEB/yK6xeCSE2pxY59ExZyn38SwxcLviwhVSaK
DPczOq3vWWOLKG73Mwgg+s24V8utT+g7iS7P25xz7xreKcdKq2KV1X8a1yqYwoDeBWFu9kHd33f4
Gm0dMhRmSmfPNVufr1cbjmbJebiqq7Abl4DiuhhdWzzWy9M3joN/coWGgCTi6TMQKNH3ArRKVe6B
DqP7o6VyMKOLbmNFBz2n3v+z7obE0t6BlloQcbL1ow1vUjZPB64i+8mFJf0Lcly1cDaStz7nx/+D
bxMLKYiF1UD/GgMZaBHTlnMu8dr9qPbx77TEk/TeKRkcNlxgMGJW1++r1Zo2maa4VGal/OgMGCFx
m1/sy1KKqyUlJD6Xcw2JzZmfzcmt2v+7px9OzDXZea8Qaha52FN/HKx40bIxuNWD/HUJ0Cqvan4Q
sFsD3ddmF8akEIBTV8K+f5y0TBLwr0cJ5/cMV0DyuiiXnSPInjiHbJ2dxK1Klo5JHxaucFbBWUaE
wFVsc6QniPyGdqhTOGWspZaIeClbHviKFcUB7gsZWkT0nj88AI9ZIoHsomUPngjMJNzaGcJcQD83
GSZMxRYevhu7AoDAyUi75gnl2UsDn4fSEYyiy4yvnq13kItNAvY+4pLbjb8Ab6aCijhGLipfAN0i
mcxffUiujtouVv6ztSV8W84tYnA11gxmMMG5v/oWZOvx+jwuNzxGkSaKylm3DpJhF9hEmwcD6MUV
wETd+ZXQsoQgzb9sXk6ghwA1dF6V63+xXMVWzb5Xh2fyTdP+YRFROZI1jim9HQpJtAltlvu7JAH6
e5HamEaRmKLm9+cmw3AoAqg08fz9zPi2BIohKV5M21n9cDj5f/3sovbhXmXAvQP9I4L6FhAIEPq0
TrLZOhMf0WXeJPLiVfzZbyZY8ml0mnyeoVBzsvy6y0r3ZHvQ808f6/swAxlV9B/55BX1H+ZhUL/a
n9yK1/nLz/riQlRWOfLWb2Kurka19Vw228LdCo8LQciKcI+JWXLRRDUapPTlaO3j7OhY+yN26i82
ZvLj561DOVWxK9YFz8QuGvVyuPoFFPHOp/Cq9sA3VziuH9txCgZ6fvdJOn5pDTf5qCns5eqIl4xT
CznxisOgFk6fZ+M4BQn/SSmjDjvIiHI3CQR+eXSRKJTDP8m744HAxLBl2LKvhtRPjZk7zf6Cwnfd
v/ilyqPlTqun+VORcRH5nBL7lT1YPzUELFIG5ZDG4rkv6V+s799ovjXxsqCdUre/jDkOD/Uz67hQ
xw3n3HWjl22gtepkbrujPbonS5/YJr16N5DZW3KURaCAz4HejornLEoXaTeBIbCpSah0u9n14s1O
D98nWqXyCAI2zFTEZV7CwnQubf3zzLho5sh/VbnQx4xDyFsa6iBEF0a29spWxs9VDiC62Y7HqDHE
AV3PuRnsA+s1bQdp2EjkYtAFsJA4A/imH8hyqOZrT7zTh2KzG/9mJct+Ew7WtNi/QuVSP1d54BLB
X7ogpgc1uUPhknrgH1O3uKlh5mmBZnkrXyMmw7e29KuUgG4VpcAH4DuUtuOX2Mqr3P7iC2R3QnKL
FPwrQhFboxj71PmHwsVmkv63EYknaNEs1x1a5hUGBl6u69+pbk2mT9CpXwWXXV1RHRs5Nr9uvmb1
pwgEen3+mcaZKGsJq6Zxr8fLFX5lB6HADUFcPtaie8UKuvPAqjfOMXNLC7UcyDH0nBeBHTsqBkQY
oKmaztKKPXlmm4qfUxTqh4j9ad8ulRW3xPi5mZlPRICyoNOWxzx45i4asqBE5qbGdYaj2x2F8wPf
E5SyDYWa7e/ZaI7qJIajimq+/cQFYVj7ec97TbhOu/no3c1IH8MZ6NDvHzdz/rmLdr7JzCX1Z1p7
GmrG2ttegfjgfHM1iAT0Z3mlMpBCIveisOkJ/Qu/heG8+lA0Z3XgN/ayI367l3feT4TzuDapiQNM
Twytm7rMp0YLDVcpQruOujp/+U4VEkh75oQcaLtYStEKAYgzpBCU3ZGPPt0mGUlLHGqYsahyOtrL
TCggzg9gMT+f1f8tFnmjMYXJZuoMNRjcZz6eMj/L4Ut83igrK8EHzhMuWMeyIoieV0CnT4v+gSU9
Ug2ayIqFMFvF0QINE0cPHJKzXyhNc5rq4s6JoBt7N9jSgHVk24XHe3MCCVYTDdlREBxpolZzRUL7
0g0+peTTWznQouzrSn8YXFCOSTZ+VTOa8SxVgYFOsme8Xg0Vu74Q1MoR9xG1W009SQIk00YX3wFG
MHYvUSgWt0DdnY961UPoIU95yHY7V5jziLIYEdZXhkRM8yvjWRj6IufB/mWYvITBcZ2VcGj6xkCW
wA+hwmXdUgG2DsBSGhNVdoRoUT7h/0BVrGwC6Fd4Vov98PEiNZ+UDLWduMycHgDUWtzi/UU7cFRK
MikBCwWgXjIcljofG6uC0rSzJA9U+DVoWuijjuuZC7tSJhAeGZGStaRWCRTNQr+bqlGfwFY/Bvqa
O6zW8uz+y2fQz/xJTs57/JcZlcvXCl13PUBCHCjd6JaaDIdnHE63UP+EENnJ99Z9jRmQFS6O4tiU
Dqj1+WH9LI731Ile5gmJs0J5QWgrh/x9TtlkGbLFemLr513cT0eIIvGW2YjGuW5OZT3VfhvB4REl
waNv6J4H08adJ7cz2KtjzFWW22Je/pT4xBHapsfrDibViHu6c3YZv1TIvHOcpkDFJ2xogBqemXv0
XY7bGMLgWVmQ9WU+C2WcDwyi0/7CUtjFn9NMeMyIjWZ7kXmoIy8uFV+oSoJqXZtooS+Igdb7gjmM
v/4ZTyJGxufvoEFG3Faa8UoGvxxhpsgwm1Wkw63lHqytbDbruFjO7QEzTDOHxszJOtJ+Og3jJLN/
9b0AaHcOkefy9dcrmAaSF15caS3HNJmMHfmybLu+idPfVhjTzFOVeHBiLN2jPz9b4bK2+Y3Xz18P
ZLOagk7n9AVkoAQ8vkv8lmmU+vCbxkdnPLCKcvvTMCfcXi2o9RlauLCNqy3b/A/L0Fn0RIt2znWH
cwbMDwww46zfJkgBpakgIBE//cl607Y59GRkKMy3uAy3V1iUV6BPBjzIAYq5I7O3mhPR3cXYX17o
39XdMzxC+mLjp40ZNNdGeymHj0YALSq10/8vYUFlqXdij7YH2pLiHhXHG+NyzwwQODZ4XT77nneI
sjcfWigi/3nWJPVh/hHsgF7IrEwJAFJcBxCWdshOmPUiGRU2+PopsPmus40REggcKBTT7fXIXwVI
KkWTd2xR9ahnktGGLon0z+4h917FvqTk4n5FRGqiftn8bP/ZswXAJ5EjnOwLn2O/OPknePVzRWhD
CXMA6NpXOwFV0Tar/EKKaN2bu61XLFQECX6F6EsIcSLOdm/x1F4bJAkP1n5qK8eLHy2LE47StVZ2
0GaK1e2EzTYDT6KKpMw3hIFMAvNb4FH1nEiGR3rfhjSyQ6FLnSjCEW41dfoORXCy1lOeFmXYd53C
dg+i+GjvWh/DKeYI3kZUcP24vIfBdTLmvhq27Y4q95vcfCEyjSZmv4jMozzKME6GGX+mzrR4NRbp
SLCvaEBzpjqUFHefn7LY1tKpURKwdWY0dyIy0K8GOHzzD58xKL0M9iArXoQq+7mQ4qwg/6399qCd
xmN5hCYfZi/9xwbx87ZIg4tpIZouX1S/O00WOA7+KBmQWVoIhI9+ohPovKIPQzG3sK+v+nj2+MJD
azSeQYwhRDR7Bz96MpaALwNxe9pL3acPx6ZUmUefDJWg36zzReR5ltXk8M5BsFSI9rPJ0NriOIIG
exjg1K9nMjHZA5WxswNq39/2XiLJXoH7SOY3IF5t7NXn3lmLMYarSdze7dCSWD5esmjHyFDyw+O4
ZWxn1PvDnDrHw2EAks6IFHxrdN94+NrtIdwxuUWm4vvfYBiTrJE7Q5xN5X686oqbGitvPdNMioVK
2RI4xAKntqKsPluO388ti1ejlAG41fOgblNTW/NyBruykTT0YD2b1rVVZHis9f61R9SIgx56BZsj
qInd6/f8eJPKTHZPwIiMl/I9rNCjrBgc112E3ZygnqPGCmEKpM91n1nnAd2Lz4StP77IPIXwodPz
rCZhTR6axannh/sCn86eo/h2PHQ58C54EDKuk84jIVE/16ZH+N3JiLxtZ4PCy3zNiTGJL7BYApi4
FCZkGhWh02bLCfCn7m1hL7y56HHCG1lf1BFSzxGQ+x6vbA1KfLj3z1p1i03YN6KrIBgBgYc5iLjU
m8X6kJsQL1gBxI6bsftmpMY7mtlHRkKMtC++VpVExcTTVqzRHJkPtE+a6bimuq/ac+j3OpDXJVf9
kSV2TrUvOciPNVPhoKmUNWHR9yrbl4lCgn1KYvz0gDU02JWvW9dJ0GJGc80z3ojhgAHTiovAguiZ
pGKu1ZFK8e/s+/OtnGz3Y79Fr7U4M2T7Nup1DJe4urvf885xZpAhj8tLtAsCUS5tGSV2O1/NJ3pZ
FOzuD/XL9ZzQ4dn+d2fRlshRSBAqQzG9wPNzzGwuVmWXeXDquekFcD7172Mm2eq+X97HRDXOsW+h
Odjy39s/k0HqovQTFgWRbk4RdUOi3aqZHpvIAdxpnRL5FDz/zXQAmSBmnc6tYwAEZem6L7i/UE7g
i5Mt1JFjZ0+2WJNX6j+sK2OsdWcd9JtooTpv5Jmpi9nxo9IgEqxZW2CrWp4P+ebcb6km01LyeaLP
31Hfq1kcQdQyu1Nl9E3OE5EBfk8+I7+B5RN1wVIoeR2OTezT9VEfjSoRzuP/+EzwT/EHqUV7eI16
3s+T4+hIZOSQxdAUnrt0m4gpBKQOpOYpbEjvl8QCvqsK14V/F/OhFNuUbi7V2wsWOGkgSedE0AvU
EMKWQeeh1oNoHrVmFFYg+kXGoMnVvf4MMmgcqB1Balh0hgu/SZINQkrNFwsesFZYKMhvRY43wfbD
n4YTEKVbyGT+KBh5Fml5H7+aGiVuK0CHPWjrIRuJvdUKYWFx3GcoFT+XMGX2nUvhzr09UpyRDEAp
gFMqvhwKP+IX+gp0ZFB3hZXjDzmHuBuu0esOLYSx19TMLHJvBcVx2wNCpILoIwQY1lNYRF0F0WmI
+8htbagLHzbaQvUE6OwTBU8dr/u8ooBfHJnFkqedOhYP9zSsgVGFd+J1sxv7iWSrEP4948AeuER6
VG91V/vfDT+EQyCfrortwaahUPRntNMyQzU3OwsfhFL2EJYY5qlfZEJC6OiJSKsu2sIq4BisHttq
9cNDqUf6HdQKvu8vTbvXTUJdaw1+CxvrrCjEbH/Aj4s12Gf/T3n3i04A8P3lrnIvU1CwPHvOpUqb
hGgPI+Z2f8XSYTqsaIVKvxCOdu7bdztB7iawq3ODblYYPptEfIeMWBqtBJxA09azJI72imNVwXYT
3GEevH7nP253i1ZV3es3p0V/UgelgN4ruJXsNpVQSNTujhRMwM2muHuxqQi7w40BKTdsiXDucnGd
lcmJUE+M2Sed6KlrWwTQxMzdTX7WCE//MxDwQ+NQtwVspF47QowZzjZWslVa5CnuIGZp9vvm5TLb
OGZZrnnODWxIC4mkyfjpdyxflnQDmOiZv0/YYEshyOXkqiVnQdJherTis4pRUSGqlNK8Sk6cBhd0
a0yRCU+LQkU3yxJR0Yr84Jo7kYoHpI7h6eOqjiqC0pddLD9DpZVUqn/sthFzzqAiesnvuHp+KIqf
2mJBKRpbjHyaumlNnEblFF2KC13KMFbDJiKtwQn9nqif6w9Q2ZWfgniaz0WKRAPGVSxQ4RQ2Hdn0
cZzcbG+9lY7kHKMqV1BcL8uXThPgvIsGJ2zH8FLXeDWifY6g6JKQ/6DrFMGqVUu7CYHHpuhU77oK
Be2of8mYjzsjwpUsvSHV3cwZhFjZ7UkjmVcIXhFhJsM1WSodwh4tucsc31487ioHuyAox5lpeyHC
pkOYwtBIS+e8l4pJCN1ZtQ6RL5VvkFlXrtOAheOZelXoXneZQsSWxat6v61EFA14ENz4N/JtMs+8
wBc/0iyNwitW2VYwkIfHo6kHuEiAcZc8crPiJ3R3Z4dKzgdwfxGaFfN05sCCQTuk58G1k6t1Ke/B
HsRQAMIfvAfI3Rh3JN+TlDkY2YqWH9i7ZU0iknk022OoAaLDuSDhcDudNsAKM/gnNK6hfejiKSbI
BCqAuWQqwoGyKVAWOr6DKlCnHzoNtLuqzKBceya4P2JnZLmTCJC/Cooqcepq//aZf5d5SrdCspUc
H+snCbC92DsQDtbn/PY3KbUfbPy6eBV8frWb/2AjmynRAQEHnyJLAMYZScAGoioh8sx5kMJ5ndOa
JWliXP39dBJKMuBFuiqFDRQ0yIaIAi/t+giqyajLfcWKSy4BmZd32vSxskHUhkOYNZnpwy4vWRJ/
ExaqkAVu5y22hIv9BZPsyK3JzX7WxgcwhEK8M73CxfT38VtAwahzo9rdSmJMe2WLbmbjjf/fgBhA
2Yvnc6GG0uG/L+F+j1KTXpTHGsB2FDBtBi9VMniaw9ORQFXdA/779qN+mdNor9Ra1JGjeDMZkSoF
ocDjLg6H+ZhA/CKptpzIKj7Bi6gJscdkqFHr7JZoYpx4phxrGNnNcLY6SnUYd4CC5jYOiCkyrjBF
+MwbA1IEX4jp9DX62ArZKj6Y/abhCmCHPIudF3KOVWdB2nBN5Mf9r+IiG9yOeSangOzx6uZB3yu2
RPubm7YdUHIdAQvM6KbAcdYv0zOXNhIrcaSSonbcs9Ta8Ko+EimMnQ5NUBwy8jZazJSSj37H/70g
hpubq3Jw7iL/MoPBLO4kLREng4wGnOa7P0wDofoSaMelee3k2cFH5QM72DGjRQE3uxfgwRJHrvkK
+448W2Nqx0fOvJKUSBDrhQQHFXUkzPiQihMN2p4ZZyGjET0tgQcSXUPQc0QUe9m6pk6wf1XyzFqr
JaPubQWtq8LxpFNaR8U5VBBKpmFfwKu0z6N03s7Jt6ZPL6NHTByd9+4S9b2oixfbd/QG6y/GNcQJ
cYb9Nq9aysC8ZYThAG33fny2h32dwlV5eEGNYQ+PuIZ1wb6+jRxKbciUkX1YOMVEOw43i8Qsjpk1
QsLULLGKHK4Rq1KNP9nX63IMtlX9AiVkZBy6crmR+SfhItJv9YW4upDiZOOQisx6/xXLAA4sIPMI
fW+ydYn4FptH5kePkwtn274iEgESwng/TGz6YsMcyMfkgqGsKxNHRbc/SORPq1B8uBmIi7uUK6Yz
gx4rAUBjFJW7b5DXV89PvPp7OgLL2GSi726ePAFGpCy7gMw/Iz6wctVnQDrfk2fFqWcv+A5mAa6H
FkvJAN8cBkAA+fCqDVpW8fvjZgcj00Y8PeiGSX65vFlM9bE4kpeXe+AKtQTRDrf0ZDTFobZVy4wA
wtn5owaBNQfmVLA2WlSjsQ9UWK2u+mvlh9iZoTcVRjiYAEZC7RNgR3Z6WKLenRAzt082m/hSdGUP
dyj7bOAZvD0eFHnZTXkRoC/0T4aClZHtvExIwHok9V18T/O4BHokEj6Ovx1TGdIKZblYApptzKdR
Beib9Kc0LXdGk3LOvO2SP3xpkq7wlY/KMhlThcAL3HVC+gIxlLhMHixZYLefXQt71glmQx92ca4t
gg56c3B/hXgfBVKPMBoFF8s9mOILcNajIIR6glSVLBb02RWWnL4g+/u3CqmxzI+7IkMhf90LLz23
v3jxH6/mbTW+0Jvmri3h8odeMTUPKH4u//0k/fAJ6ovSd7QSCzn/qCsPWdMAcqBUtkw3lG0lzxkG
ZJ4oem3lkt8a1EBsuqJPznefCJuk74sk0d4ifWo6gyqg3t5TbGbkUMUS4+hBXCd8hOq9s4vnK2c0
cyeY7raQw/g5TJZ9+CZKZPYvvZBrDIrDCkJPtGx9NQnF2YFVdeXvhP9ijTKGNVC2u5lxypVg2KVC
MEoczSrcZj9pQ8gn8aEdJ00zQJKbI9v4STMxVWklXPlIJ8uXIRWSs11gjBcldEOJGpnBe/z7VQMh
6SiIjDJXKRUaXfsU9aNqswuPifWGvumLqUsANpSuBcKXYT+XLgIO7rK0dEdW5R1LBQoHeDC4zdjJ
K4dNoz4Y7Dmesc7UDY2NI/SK2WwLsWMq2l/SacC7aIa+sWOBsPFBMAaLiV+3Y8UjFFJRBQgVFddJ
Y7sZZrz8rinPc470zjvm5zToY9iRt361ZQDdFC8xj4DHP+zZFbQ0fu5bNU4dGr8Ww08Vt3cBdmG7
EEHAZ8ElibWZPu2Xs/NgkCdzHRgyhpt9abqREo5Z5I3jrfO9iDgqtRzzcgWiYi0L+ZRBT+OW9/wM
uZogdtpb2mE/jAYV5uIqVtk5SeYFBbUiGa8HzZ17TrzT0S0eSm0Fo/3kOg6+7MsrbV2XXtTKgbqc
Cthwwis++xtNXASAj6pfVRW6MPhe0NKpa1n8MEdn1+Mpz/Su+kED5WBIHby52eNQNcMJQJ8dxv5O
jh8SXxBUTf9GYwH2QjV7XPK718gOfKK8lV8LMcPS/FTu8FggaIyiz5EqBpXfqyitkPXXkKzRLBQx
l14CpZ/2GGYKCTf1VwHAwglCmYdQFThetZRQVziRmhdCGEoIaA5y8jElcBF+ivm9dab+OMfMDjpW
38CN2LHBka9PkggD4qE8L3GtRDyODIq0eWBtkG6gyh1ZN2j6v0SlGLLJLbbSJr+iH0dAgqf7/VfQ
5iY87hYbzmy6ldEt/V2WmyeOSYDBICtBiCxeN0i9gHFzpOnoNhKf0BO70GICH+8qFT93Erx1WuD0
fftxvVWWjvxZo94uQkw8m+90qUjc8xoPYCKiv8xeTqO/5gCUkrbv649k2/Eq2/533hWBGKG6Mouj
ibWZu6CS/wZ7K+dEnxY4KTomiIpyk9rNYt4950zc2kGn8g7za4TjV1cQlc6gjN02YTtfQHKsnM6z
b6oiQ7YTPc3+1LxvWW4OpJD+EqidETvRoSMF78t+HaxZDtf6L/lQRQHBOr3yhRj+6u0O9xy+r//F
x8VAl3+nzySTqW+kCef7hLWMa6lGK+tfdx5EanRRZPfL+NTNhtDrMvX7Kg15iV7pYRrXG8LYwuRB
sFitqO1R+ROYfD23CkHoSWOUvB00s0GMj5DyQsAbTey/u4DpOG2qU9EVMfJ8W4FTYVfXuB999dmL
W+D3cIB7NCUOcsmbL/IE0xX2uk35udgHW0K+ql6oQay/SygDFBFnPqqzOLsXXJ6dw3hljaQC6sJ2
zLpKaeH0Z5Y4MS+ti843kzSitNGxtwSqjMn+5+M3fILRoAS2M/mRlhuB4ZuDhjTPdP+Ec+n+kvCI
A1i9k6Wux++ad+yxzHgeiOnuDqsjHsshkUOiA43byHvFItb9a3eHDnD6ge/X6+Z4QsPu/JeQXCTm
tW9K6Us+yBKsAr/3/rBwgUQzYihytKgfC6fzb+JFHvFegSV6XFFr9p5O8weSzU3wqVxLyuVNllX4
BUu+t+do11m5RmlFqGXQ/qSg4mr0QarXYLvEu5A1yJ4BumxpoUHtaf/94YaQTzaHKpakADXuVlsn
GeSGFdCWY1x0yik0KOiAQ+FfHchR5oZw6cwFBwi3jEGMe78fd9nK7sPEjQFiO19QPyDBDJsDV2IF
uxxdTvGcqwzyIEqnwyHc9x5t1dI/HhqFfeBn0lTjXtbiNoMCuM+nzrRLzZUyJuHepzgFcOwWs7Pj
D84Q/NCZcHm/XjWigHUXoKLGETjWaDfSwq09f9R6FeWLiInOck+Zrat12pBpcvJwF97k3clUrDR9
mI595XLPAldhenVFsXDrryBB0zyccoVupfxcOj57fioANcFg5xamx+vCiDOkloV2s21D9Stfei0X
Igjg4Cq1SUL9bla5L8py+b36dEv6ZIR7O1XYAJcIHkD5IU3YU9fSJuv2Vf5sAPooohOFCHmh9I7p
ESVvBVjdCelLYhUbzn6k/WutObvhzA2xQiC8ASttie4+YGktblpcVLIawdxPzDRSn7ohSLNK1C6s
vbc6yAaQzUTlj/+Y+4dHGo4FqYhBv4xyKo1GAtCsH7uvjJJj1kUX8RrqX10ijrEPL9EJyftOAKEn
B9Jok2/alZow72nPBcIqX4ISDfnsf/3fcw52hIrl08+/G7YBCD6VzGUBNHlMq+bIkWlJQsv3ZtYS
r6+Z8CfTNKdUKUQxAFSGo6/wnN3WLd+ZEXYE6GK8Oo7HSYWZjW+XBqy9RCHSNui/w3UidwR3FZAc
l9YcGmKT0HZPJq7FOG1srWrh8Vn2FsyX9VgDFSboJbuPhM1fYYWpvnnfI95XxmQ9BMnQXF27+m64
df/tGsrosSO/fkNJhan9+ICCKZQ9OKu/hxY1q2Vyhpf1S72K+m7HYoI0Qqo5zct//MIN+6M/kbfV
ToXawd90N2lzsU6uXSr5qmtPyRD5kF96Hv+vnYsFiACwJKirp4wAtJybACPuOcx9TENgWVJSHdIl
fLztI3owsjxw0hNCU2c/dEQMJ4q4byMjRynu/bhXJkv8z4VihnkSvGaWofgvBrMcGU1jgSZKWPIk
NFsB+B6ZNKzdmfpx0Jl9Fl5XooUwCzefWHUfgLigTCqPxXlp1XnBhtgLjaYQNBRGszFcZSrE43kx
j5UOS4+qGUENSklOuYNlvoGr4/d+jOerwkG5jQU+bv52T91oRWrIZ0lA1Ez95QbEpXwgyitlTer7
G0VXkfso0gTokFK8ZJYPzsKPLYN/XVbdYrY44mGKx6qeE6VHGM5d4Tl9voc7hKyPl57qVezWQ+vf
1ev7IPQIvPToS4TLWzQk0XzPZHbKrYOoKLcfGMwBVAniycd1lMqnwegJhCMZc4ihU7KoMU5mB6BW
xU9SgObbW2x/2+3DldtOQmnU/Wfp1QB/Rkk35XX+bIqDCe4h8KtoUmzYY2rhT+l1LWTehCNu9X1H
u1ZwynTmM9zcD8EVRx4uork/yKGnDrbesYGhy9Lx/mptknMcKUROQ9A6UGLPRRBzqbjDPpAxiJTj
F4GR3t8NWMAo2j3GYsYz2XF/+2TUgScHIsYSAXtlm4B1DT6cpA1DF/GJ3TuNKoHVMfYg+oVVtrPZ
Fexo9eGj6ytxy2JfAsCiuhZzCMWI1hCKz7bcw6m7pRLz8H8su2ToJewUCkF7id1vDj3tmZeXkdLn
kDCt816de6eIGNVgKr8hSvw0b1jp/3hfMltEepKvM4DLhbNtExH+3zSxLfmjJmkLOY7tq0AuBeEt
oVa5yQUgSzpAAaUoaM0JZrByacf+lrf7D6R9pxmfgm8MSO9W9VdvdpZGEhCEmTDxGSffs4A6DoHo
UR3oHNkY8jGZ9NM7HY3qZIy3/a4b55mMf0sX7HaiRtcfDPoz5Xf506MqT5lD8sOcqVomuSC3GDdw
T0mDEr5YQk1bZJttZo98zWWb2I9/7liB6JAyaUODNpBSQA4h0okhuRoX9RbMZaKa/0uICIQPgOea
ZeycWPmOgPdPttbszO5twWUEbFXuN2ptwS7LxXE2/UTNkztZ0SQ//PjFilJOop+fdw8GxcmSWy/V
3AC9SyrJM5WgBR65OveqlP3ryAc6lkRhdKmxllFrEagkKx/b72dqgvaOMpT7SyDAVJGtmmss1Olm
8wtIJ1DsIyxbd/ZSlHSrhz/97VgV4ODIj1/T/vwLpyysxpjZWzXdAxf5sV7PTU53btr+PwxK3xrK
a3Zvevg27KP3gllxkCmZ8pDB1ludt0pgkdb8y0WW5EBN/yTq5vMORpOSN8/bsox4jdTDadg8HCwG
uFfem4vBA1KZt/okYSVYFqzJjp3BUelu4QXK8VFxtNVko3NKXgz/moDVbDrRlJS58xGvvzWNR7RH
SNdQwGjiQFMfqkoD8htKG5ACOCeRWAcs/dRK5biS0Z6CKZCU9Rg1RkKkZLkAWt4rMaM+2vGktv4D
NJNK31hEwS5Unp59IVd3FBNLmdhpMCZA7aeF7cL9onYFvcNce7sreJWxIoqL9xjr0Sl6DCAvpLUW
0z2kqwO3klvOpH6V4STzcDbSIWR9SR7gb1tBb46Lt9nihlj6TqqAH2fOX3bprStaiKioYbxXBnXZ
Fke/HpKm/v5pX95YUML733hISR+cvAt8oiV5AIHrEDaTdIsMjItfel8di+UKjefAxcpnRfEE2jhh
Rx8eFXQAEIMxvoADKf5fYCJU9yFx4uLD8OcmEo0U9d1jc8Gq0UdrrhgE2aum9d3uxJtGiMzWPCEB
x48x9llhg12vQryTHMH4PLu20LA59xK0dnZV5yl0dBTGPjf3aBfsF/KsaGPgJ/GJpxmMJ5Q7kmLi
6MvguwwXMAJJMQASmqDlDu6swr+Qne6SABn+pqt41fNjgOm/ho9++Mx6t28ZUCFLsbPZuFN5a47s
tbmzh0yPsjZEFdOI+l/mcG6m+QmZqG5V8cxneASsl5mUQYi9ktEI9hU8QV6SmHl1alVsNNLM1VdZ
56VTPZ4onmNPi7eVtmF6cXPj7R1mW4kJ5Zoc7WeeuTQ2HvzbdvTEflp93GaQ0XlrjVQqU5hwpLim
JvfveD7VG2ggI/WU6Mw2bPgj6hUjjOVqTbs8irSmmGc9Lr0aVw/Kh4nxGgAEgGGxYqvcIeZxA2wM
FfmJdDvGGxZIhpTyWFxcAyBeVB3Qhdugpx7Xmwh0wbiOboJ+vQacmma1jaCQD8+JuI6c/7VitOcS
bXqJpoWmoDAowzB5pmeLeZ4/rv8E+bdwNq3hR9xH9piuVExFisw2uJd2Isq+E0Sxh1dwcNb8m/Jl
COoKJcx0UKxAzjJOcdF5laL0sMlolSBNljUxy5ZSunUYOoMC0akxkIMEBR7Assmw/DmPIkRkXbEO
3+bT8Y9lPaft5D6biNuEFanVzrPXss/5Xg1mUGbQebIELAdg9NpXQNDXBA10ESdu3MneYlX58c7s
qO9M2jbDZYEwCKBLQoaskhtU0IKdG8o2TrSkheNSDxsaOn4B9vXVNk2x3tEIWA1OCvEvTpoEq6Cz
4AWyVy4xNvboQUIWTmeoPuwBNzf5Vpl9Kgeio2o4R1gU8BB+LBU1Rt/QWG+oVHILlNRELZ6Aq6JS
KEFJ22OtuEHQ/SCwBVWYDGs0UwrwPWHTdlMUpnNLgBS78nGK2uDLgNEGJBEoK7otO1P1mR/kcfnD
NIFFi43mvoTzvtG5qp/J7FXhj2RXlCHmZ7luHUDR5hsKO3AKn1WSDG43pU0O28GhJIOytSypD/mR
GejjzugqtdF4MHW5fUANEBKgzW3wuPmC20dauBgbOPAENOPpCbMIrT5ShDIwAAP9MS8ztaUz9kS5
diCk+qORKbMS30Fc/Z2iNq7vC9ce5/S25exL1YvJEJRIgpMIlZom1g9HAVYJLqIqAPkOupXVU9bQ
4KbCzqnCM67QudttAXpiLHKg2Ae9BWIkNTv62w+65jwdu6vnLMgWxlfiev077n/ngdAG0HC/tMdx
T77v/RwJVJ4VfxNPvQNZoLG9n7aUyTvEX60b5vuV7khiWc1hvNKqBUgMp8E/sLmoU1HiVFn4mkII
CctKwZkKMwVn8Q479ANUqSo/gENr6jldnOCry7Inz5+6745FVmHPvjTYES9WOkE11SZqyzB6OkGQ
FWsCe3CBTP+/xYDNWyt4lCHWA6hctysi70Z+JTjMhaCJfd+sgxsRRmt6i8Ti4oaTvMfcdAF0ojxh
GlCoz4Zfv/NjrX0bqt1ziTyJZ2+99RD07kRmNapgkN2YHYMNMV+C1YoI64AyoOxz0HfcIWL7IteT
2Mb+cBIWpwSolLkczfO9Ak+0IjLzUPZrInKzE9BIK/q1vyXjoLu42effg4jNUkeNnuWiOdQsWik9
EoqOMD/mrVO0i2HVoIJXpO1ceX4Zl/vnVE8uk10A5pgd3/Zfo8AC7e0s2NPwAQLr1LAGHKrG7cvL
Vmlo1I+4izWjXjPpZQaX73vmQII0SRSwLb/YGoF/S7u3EqSD800dGl4tymqj37i6mlQSp6OymkCE
tXamblfqM+g7uQzc7E8yFibCLqtCtYSVpJfnAunRLBISPKOukzKDmXEfNmp5+1NKwi3TxiMpaJqN
I+Jq5ZqdLYqsZHRxH89lBCv09HcSVHs1rtgCmpu11JMLxy5p3l2wh1vHV7JqaHrFWnVVX22IOgI0
3D0MVbXr8VPrdEFRWvvZaee8jZwH1oUy7/S2KIUI53B427PKR4xOTi0vKz3jVTedDZ3exvwrRiw+
Oliw+kir9ToEMOSEE74/GoYXLZUdVVXloeb3I9ZWkqARuwB94sHl2tfQNJ24y3VU4PMoMjBwORPQ
QzmIjIdRsqN42M5rz1A+ODOAzG9pO4HRagqc5F8WfDqLZPNo7jjDBt4i90+cmUySmfM3Pb/NuctE
4a2oyGglL6z8hX+cddVBoAfQM+dIvFWN4pEfJT10yNe5/tx7TtgryZ2CetUWa36xgFz7Ti1c/80G
Ol8aOPRpwTDnNRRNrSWgZWNyD1v/GXqw+xMfa/xHPUsr913OVLc/epVnLqEquKI4zriH29EU+ZlF
be3r79pIYosXjYYPNHg10u+VvLeMuzJJuZmQPvjBj/8OnbdEetjT2hLgI8e9194GVSbMBNnrT5Hw
Ufne0+PobsOG1nNbuP/HDyWAglaiRFtRPaRKFe+G85jOuSGP7VfYqBcFPoSuQoWZK0aBo6qf1A53
nWbqibL+GbEKv+IwuAwAjLDbgzj0XveyFPoQs0HzHxhIQfZGpi9W5YrG5E60XlmVti1cQztFOGxN
xlMMXeg/yc0CEbrBvLlX0VuBn9yHSnx4Qf1mL1Fv9x8VtqtdVzpYh1LO1LuhjDN0WpcbPGhqmPht
7PqroUGhb1xw2POFqQYgl4vXXACXqs3Qh1e0dnxyyvhf2x+n3KhG29T4/+PQLh5t0eU0YK1SLsXq
+ZGDrdc77z6CLLIF59z+mMyO9H6wsyxEmHwraVWVITNOVnC6Z01tTzo1JyCC806OCmYVcIrOeWNK
KmvRtPsbcKjkY1bdNsW+k0RXVw9vfkxSmZHTgdpufgKJbmvD0n+MtvYvFaPkhfkQkK3N2UvyfoK2
7anASm2JaF6biXwZaojex+nmZYIVqJDnpZRG+55KCgOE4twkM2hnkSQ0e/KGGuSm00GgD4JNbAxF
Aa6YbwmaFr+nNt0eYj5QIzqgJEAhJeQc2HR4E0KHeonsgTzatjrq/wcfcUU5WaYsihEcmUY/lVbi
S2a8AJjhDon03A4rHOqZrXLtsr7ki0ifxhmTDTCS7wLu58wHppg2eZiZG7r4l0eYn7F4qYAHvjWo
uCOk9PLIJxeGPmDMw8cTl8ors8vJe28w5vC2foopEfuGRUimB65GG8QJ2JJovFFrIucgcFVD4bH0
uCKhYmf+SpOQ9qDcfK63iWB1J5JG1q0TM2GxhGo7xO3h/QcCa8V1L6pjkPUFsniU64Tl0ucjhWtp
vhl/5RsdnaJROmK4HLNhO3rlWHcYMpMJI22hKoLyi50FYb9M0oogWUvPIb+s3oKSBsnEJrD5AhF3
hRUiKGBZ5LQCFY+rEIXKJqyuUcnpCTazNdStmaEkiNTZRozde5wNxaIIU+AjC8AZPgmXLP3UcA8x
RPXNzTLDg8MsiXQn+tl9V710/Pl/+qIrRsrQAdi+EMqlOWn8Dan+YAynxgOzbA36ENNauL07Nl65
GyLcsEZICByNEe4/e6pCbjYpNH2tuQtSmXtpjlOhiJ/KdeuiSK4rEpHmtPsiVpkeu0LSeR1wwx5F
mDR9Duqc+SxAR+qSXE/Rl25BuOqidcC69Q96rvR6ZaJ79WBTlRk2MoKOSH51zqaTWkAzRAmylga9
+wqLEw2ZvsxxZBpHommKdz/kQRkf8vVZ3odAAbQvUqSM7iiI5QIqSMPsT08W2ZmyhOGhLjEQsIoP
Ktx8S1gbYty/jdHXlQgYpMvkoqucyQ3TzfpEAN+vEvIpvDcsxC8S4qLs68dO/ppyqTDRbkBkzjyA
SGs1cx4RS/fvrNn3JkrFahp77QtlBGvDQjtkbMcx2C8nrIyJfvzptgok8zQurBhWKSaxpq6MV7mJ
cjiV0ThtJUKwpPJ/JEYnc55Fzzwyh3LYjYJs33IdJi53NpjSOCj1JNi6Anbr4xDZ6c/X2ENBtW9x
HaFT5YMjDUEbNJDtU2ktVMUGhhuN942Mt8343MYTpMsCNhWNsJK0Mo6RTaL82MnRd7GnJF+GmmzY
549Rpmtatk5jOTwDCIFIDg22NkXS6GeklGYsobI87+MyRTDHubr1hLsVZKGA8TD0SM1OEkk1fo/4
4A/AQbP0rPvaO7qkESGwHZy0ogdJsSaeWlBdJ+v6IGrg8dR38AG8xfA3lj8hC2dLj7Js0aQcEvW1
LurGTvf3FbErwRTZJnqr+/ksORXg8gg1OKUpstu7gI7UOe3npQ90841oVPratO0VCP3luxklTxYn
sbE1KXj/eO9kQJY6Eic2REWMi8rKB2cmGzMUxW3nYg+OYQDsyt6nSWesNRV4pDg71yvltAsMN2bd
W70ENT0tAqhQ+pkEd6cSsRIlHoMUkBxcEdUinTdr9N1pkkbaPqLlvujhg5pTi5PmOEdYAGivhPA4
cLh5HpaGei9Dfi0NkWkWpjPc+cLB9cGEXe24VOcpzXTg0JlCucjgiqWRRTacMqlm3nmWqbtSq7Je
6BJjvv02YTwr+Ko5BLIWAZT/Nb+PXh+fNBRSKE5hgvavPOfRJ2hGQtkIg1xRw1y40ecgSF9KJR/A
7UV1Sn+u2yfbozfJEkQKekuNEc4vJ+39qIqWR8h9WaiAueENC336AZFVdhwveBQnGrkZx+HMWqVT
3z5jsWyEulKn1xHfHHHePoejjGWOSSW2hSYOhUKg3zW1Qv4nAWe2JsQoVowqV4ccmBvD3c2l6ASt
k6toSbF530shq95pVgNPMAd5l/QmwoNkR5wWZHLYELmt0vPcOh2Dz4XVKRyZrWAAbr2LYMtk8juS
ZVlbYVL8Mr1g58uOyaMK3OW8d/R18kRMy7q9BRQHWAW5JCrkfGYVEftei72+L7u175JPpdtOzKk2
9LLG2uxkrNAr006DPsIj278T87c3OwbQtQHFY+i6PSyK78jrr1y64wF6kkVVAWq/bEgdTy0t65oZ
F4IeVHM0Uh5uURlCgf9muqmudN3CfasUpZG7lpT7F+XNqJUKrMG1aF8EeTqhDXhbDRP1Mf8Y+k1m
wWyOSK8aEBvmIfSjGhinZHOizyvtSMFwtghI1ilX1DBTTHy+ZqmmqA/jZxakkNv76CCdtSNDfh17
NNsAb8aK7E/baY7wsO30AupE4d2LiEn/VMU2tmpP6erK0CXu7KryQp2Bl6mKGiSxqulQVgothgst
xThWQK5pzOVbHNBkVWkqkZmSrgZ5v6xbXS1vEGH4WBA7XS4pptceekI8JgPCwgExucvLyPeIRpMX
O6w+89CgBgddWr7dRP2eCkVrZuIaP6pDjclAYUyXrMeyEY/pUsQLjCsnPgF7AGgipUTWzQbQCndq
Rug0JlfQIuXThFiJ+68oG6c1RxQD7dTX5kfVcxE504yvRTyKYhYcswZ8dRdywu8JkFC1t5cLK1Lc
1oWc4WDwjpiDMAGcqY8IgXNIPsCiOtkHaIkvu6wAHAVvLt1DXXox163oEtO3gvW62TL4f8mzxr1B
LuIM3NbYxZDCfuKi99qzyee1haaE5Ij9Bz1e/oCf/aWf9AVRFdBWvTkF32AlaDGINvSIzynFWV8W
aQcqot2ADFOs1iN40ZrSgPpuLXA0Stp4fWSFJk4Ix+naZxqXVXurY4M73SuqooERX0ySfEcNVLx4
gzcPIkG4UwXxnOOkgLmROmLsObuSFNuLIUz8CDIvXT5KTIPFlJs1KM4EpXgrOIXNvQtrFJxAz+XE
HRO6+NrWG7L7wGE/kGGRBWd9oRx3+0jkEOF949lBiEdCdNBpXTwvf5s5VkFk28W0bFvGkW1tOb02
vCO4njYhQhlLWzGmAbOz9rSqKglwH20kMhDwsm3ZF+tPf/2DStnm3/0AeEmggUqiUEnm9gNy4enZ
g6wCSGEutR93xmVOirOS++tEX7BmPAIpBJQKdVJXYWG5EX3H3WTH+lvFhesF+PNKCLebe2ogokCx
CPeFyQkhtIIMAkYIhXpgL9cgdqpuwiqpdtc2sDAeVkqxtp0fXVEenA2UxYpLiX7P984lY+Ph1uC3
sA0TMnwzAJ+8MscT7uHCT5D5GLVCPKIHQQDeD1TQy4ieR8InThyL3U8RY5jgBDJ1Y+u4Slh02fTi
XxRglzy5wtGuaKnbn/jZs8Sox0cg2otUybWECRyPq/ey3qKBrUfei7WjSJ1QeZkBGVwCowWCvuxW
kUkw4qm+aSG16TI/zT0U8PAoqVRb4F6DC+RdMt6cKfRRuWMDViBPHMNdkw1GLkylf+Bzzd4G1dtV
ZPmWGEQwHJ9pVWamBTY7i7fvuMitGMBlRGrzq+9KQ5zDRvZNvm/Ws8EYQoO8+JNQtW8eiRzn7wbW
kVojQ7aewLA4v32kTh5hpXQNndnl+3yyUnlFyw4WgHNxb7Pd/fKV4jihe6SPWIaQbjpB9XW6Ah6b
2aJvUModcNkd8N+HV3T9FAMgxuvBoY5Z8EM0n31bllh4Zz1Zat0vSGph+ORR7aIeerIOz24G7fcf
fTPQ33WtvHMJbqEHYVbC3EMFPYttCqVM2CaYrBpGJbBsjPjk653M0Oz3twkrOWjb2rB8PBhigCi4
kTwd+Dc0wF6Q6b/qxr74Qs1+x0jt6hKKX3XVNSu99SoJKh09JsD6Nxnou+NVDdY4rAR1bv7FU5ue
9NOLE3zeEoaA8rxTP4L3mBh843pAAfBNTkSkKpXJx5yPk6gLTaa2MQ5SkIzAiyS3++3JXLTuQvOn
xOOhk3uNvzv9zbBY70qaNxA9atVBZBqQvAFCYZNVuyeXmj4uejvq2vCqNRcfe83ulIYvFbgrnIyy
w2W9OSTlTf+HsouWdj3lLxG8P+zH6yf7QgkUXVeJxQ8AR/G1qkUAxGEs0REIZ4KXxBSpDAm2uXu4
eYfqjl/HbJl+y8rY0TT0CEQZeENT2T/qxsoGiEgC0UiiA5wXBLgrmCN5PdXabeItuNm1tcNie/WP
3Pt1mSVnKOgFkMxlKkm17c5NrjduOu//UIsVNK38EGkdpOkQYUHKb3uIlShCjOzJOKVHVYmcB+W0
SE8j3WuJVmIWujNGpD99iIY67oPKibwCMWCZKAhJMXb3Ql/rlV+MTPa4UxVccmk+daD1xM16n6zy
MFzG7pdoPgF6jg95Jd9Cyx5fgLF5O0iqZzNeOTaMwTGzFpahqJ7bOOwHRLrkdRybQdSmkpxc6B1z
MsfYKa1AAwLJ1W+JvcMgUZOhq8rxQI6LxeUSEvj+fmj5PiGPiqaCVplsSu5GekQUFG6wRgVlKm2F
9CXCb9R89N7PsIbdrqPSTytJ+KrNUbzDsEeoozJX7TeusAYNu6R/pFvpYgn5jHO3ZZZxvbTnGZPK
Hq4SqfZ7BCx26b3nAqtcVJKT+vZxBZn8LFwhJZtxsdLevtumhqhUZoz9W9SKLDhEp+xZaVEdHuIx
o+Sih0whzka1LAN30/nKqPND/rDVFFffVC/XQyfUOOR++PmY73Db8J1rAZOGeLyOU5syopfWxbW5
mDzN097CLS4zVS8m0rThzWZWydFp+T0NO/tiZKgOM/ZtFO5z9XRuV59cWOYg6gtfOq05TKoZlW0X
5xtk8HlHuh40O1UHHc+dn5C2VWLqKLjdX+D7j3zbrizo9BwAsNeZwgEKDQ0dN7KdjcataxzHvDik
Bb+fvb6wQzmFfVECd7/DZcZOstf1AZhO9iTBLwaoe7h99HlbmrvufZ9rZLJmL3ueldT+PboQOyYf
ha8IxEhdog0KPzdV082TbztLR7DG85AoLKMo3sZM4CstD99Mzd9hmN78rhszU/NTQiv0ufl3+sqc
khKvARGZRxaRbSVc1oGISESqhv26bHPShe/DJuI9Sh5eOb6O01foIOu7nMBXt1e5J26swzwLj95A
Yrdhl4Iy0cWrU0WVzKJVhcHnnPrBY3uqEM7E9JHZ2H1d+FCGresLUZN2Ous42x332CWYWPribLfA
FVsccuQik3QqUUKwbCGWAgSXwAbA6YZsd9tXqeh+IjxbG3PL66kmecK3oM30cYrxEUaguJn12OiU
cNcy1ZWmDXzGLqn61pL93riG1mhZ2WD+IWfMB/ZuxUnAnND8DmD9G0so78MVRYG4ub82tt6rosbP
I2g+uIzzf/x9QzdAgHc/tP+DALIXwncQwPZwCgAM199CBfL3ibrkyFjDMQqVdD15CFllcJZO/XJV
CCTNI0ql3L1MjSAYyf4/hqHln2BzlyyY9zoedUNphzOCFOwEEvrLQdzvNuIp7QGA1oZTBXlQkvh6
AgPmD+b6qNwHdunXwZpLMbNejvLdjqsg3dPcF7s2afIN/EiKWAMKLik5uipsZc6Pb22NLT6G5p3n
SFtNdtbJGOLEDlvnOAj26JaIL9XPbc14BUbVN/i8/WmrBM3t7R2QQZKM6Ahhme02tKhdsWKlkQ7T
1GWG1aOhOKhTpyA1TtYrPKQ7/g5i2u3gCQxbsP2ruUwd5aB4hdTOLI5YKRJgBH3B4j2dXAF/LNV1
hSJf0RYEQe5HrKR3f6bObbyFEnFNSw2lZtVJM2AheVY/u5c8nihGKuWoj9lVVMF2v1jYKPrTkbUT
oGye5wIPPMbeWovn9ooID7mdKpaKLA2Pwyn298YzEMblrPQ3TxO1XWlfBFN7w/2gq0OTvv7sOC3a
ZHteqwyEs5qI4f4N2vVvG+N/gyzSjk/h6jf/Z3tPCYc97Zz6Gpi8ZmK5bUFe7JfLtXbXK4Bt+sjG
SaLqYorrAyTwVeqgxjduhn99t40dsGfKk/i0qRktwvHxqOBIxAp6cruxQ1lM77+jedxSKbnylvJv
+99mbc9Zss5as/QctChH7HT8BRJ+o28EbpV6PHoP/sjKc+DLGybO1sl0u/sn83Xp9lwiL2cIHy72
4BRTQ73+vDZwcoj+SUzPvZaJdZnvVOzbS9YxwMW7fSSbife+yO9JdUvokOgEidqZcUcqEcQuaS0g
odf8ZiC1k11l4wRmV8Fog7tKKrr4a3Wrz3mps1sAD4ReA5/AjMzHTi+bgDGGK8EjL9L9zVstVSuV
+aePeWFqa/3pObpoXJdzFxNkCo1BX58kT7dT8g2+KzVgs09gg5WMxkBDaWRbYvtZzI4liyB5ocmj
urmOeqmtAGfMxwbDFHYdLuI72Hv5vw5p+eO4zjZ02N/EIwILSp0fu52P/2Iickc6al7g8kg26ZMM
oihG3R4tlJqrWlz+hIaBzdLgLAg4zA/BemgwnBP5H3DtAjKMsWvSNDjJg7oh0ln0ZGwsdxg2yQXu
mBDAPMP7NqbOuJEpOeV/A2e15n4gr2IFDPVl6Mp6JBebRlW39Ydssvk9bUoNfTbLySOX+XkiDf9C
+UD8ax9S8BfkuLBLIcXvYPA3w1Cbd5gFKI83r+ssYlo6t9Sf7E8Q3fVrDjwGDe2NvpfLlYuCTB3e
K8DHeKVqXtICfbBZQRL/xHUDo8fZw1xvRSgs7KG4es0V+5Lg2kQnUN67QUvVQk5JCxZtaLR0YGOD
ol6ycz1ZpIPLqef/BD9Y1q6Zz58KICy7dwTWkbZNy/+8JBylhnrmoO2GnQBy+LEv+4H/LMORI6lo
vDoAYt59V9yby4NqQNF+yd+CigQSTO2YiKI5Q2TX5pTuU61nmm5syEGBEMtHibZepQEHijn5uTQ5
KqW7NDBC+RUge/cSbvtQ2x7gRhusf1qCb0IixLyoQxnFRcvGzx2tkDbRZrYQXZ2k7DigScIKgAzs
39/om/dNrDI7zopfOO7xy4c0INxCOenDBCN4AVMSrHXFgbS0Pj2SNIzbN8F0w4DDmxTtTHp6TkNc
YLc2M9ARiEoobOd6ORVAvlK8KfVU1K8damzLKH35KEqGrJkM2Vzl5Mqqq8vtnMl90kxrjUJ4yOkr
WJPYTzkZeKCIzjyfBd5krnbgh5WznkOBivQNjGex4c0DJfLkfHuJVMJGAIpb43PaaRm+Mh5/zZ0X
KNg3+a644+/7mE3a5d1fl52+9wpikVMMFcOx4SDpeWdVSaFQfV0idJEvRx5dFVs9GvUR8x6gDoRh
gTT/EI4dX5jMMuaL/rFCT07wRw3pTf6JeWFYE9V9dV+XpJLxDWojHV4EZgLzjoA+f5HqgHBuhvde
OGYtyj8WTiFZPmOpdJPXjnXklTbWZJfxiVd6e84Dx9HJp1BWIFA6hdtiuN9HAysWkN+WLinS6rdD
32CCaQVxab1RADCZU/oFcviAu8jwVTc27ew6fRr3mgaV3ZaKVSK1nes2Wflb0urSnEb7pT7o6U0J
XmrOZa5u4hD1zIfRew+ejqugA3wGNWa+go00JdAhHlGgPQwu/Rg9ZsIpL9eb/EYeCm0UQyNv4Q0u
KfZ7lXyvdJfFwmF/4Kaw4f2Yi8v2NKbjgKR3OqqIF4LvdhP+YXHclt4OhB4Zh78DD2/halD/Cpcf
K2X3ouQQg7YSWboDqN5G2Jby+oT5lTIenJBh6wOA7z+Hmk0SRNvz5IfQECFgIz7mqKOYtR2P5S/R
gy1U0Xc4h6IcHc9cP2PbYQ5sKlKPxY6qWuj/Oa+lUiFXhNnWxxkboPreMDVwHnk3h2wfhfCV17zf
9KQfhAqRPS6MCrrzr2OfUVmNK4yfyJqBq2SJ1WK+OpuDeCYVy6L6fh32VazzJoLQN+jgcVLYo62k
cP/ZHWQx1h5V1VauI1hT7CG6026JvKdR4hM1GuCLJvg9eDZ15erkpfyc1jUCJGBK+AjFcQvu4TuA
1pmzN70G1E3GK3tQXujy8L4D2an9R4qo8zChOhEHgiGnCFQAJ8RYZW4M9BBiujXmxFSpqd/RNWLN
0rp0qrEloAmiel6jnndOL7aIy2ooM5y7/NzucHZhvrEMImUlMv0O55VgPe5T/uEvOoMlPVwssu/2
FObQ2JMph3MUNV+0dvArcEwAI3+nmtf5gLIwFN2z7RrW3aqik/UTuro9FCNu95tSSdxymg2wc3aA
9ehW4yLb5MlOiJ99nidAXMj3nhqoMXwqMeUNVJsQH8U63aOvHvi00z0gdCPG3fDwtp8GsMqKy2nQ
KoazP+oPG385IrSbhxK6Mhnmjpb9DsMoRRYYADQkfS1kHzVu2dTFMSMj9aWX+6DMuAjB93LdPunC
bA/PdbVlrbLuhPGSPDUhD7h7DCYiW2om+5tgYiVF2BmAEf5qO+70cL5HFnOoTWfOzQbbXkeDiivU
GHzA4AmrAju8DFRYuXo/W6mrj0hCOk38My313f0NNnL/Cts6mrn7yiv0iIzcbD3UbpF+qm/jC53u
qR/n3Zdqw2svsNhMeCcp1kdxChgB5ovc/Sx/OCJfZ1fGcQIMGkJU34LQDZEl+ZzZmyaTrCvcryMO
nCYN8+l6EGILK6GrLfvFrZBe7qLHvtVMYwF1VBhwRkxE6roXla+fyzK30FAzSSZ8BGDztCyGFEFT
G5XxaVlDUOWAvC+4ewhddbXXdbX5SZ0zdaLXjEQslX7sx2URE9XkVVB13BMTukAyoCXofLnYEQoE
7CMYAeiXCxLqx52kr8BZPnSP+XE9OgfZeCZ/UpLirFRUtJgN+PAzZ87Kg+Hkor3WEXqywziH1bGB
6oxork4pv+dS9KnNyLuROhj4Smxv+98rCTkW4w9cX4rkJVq9lu7Ty1lyu4T1KfhcYjJZdd5LLSyp
Q4/VMQ2n8ho4WFpn30tOB56hR5lmsG2VMcwklMem9KG8zMuzgBUiIUQzKzKdxYJYVK/H7XDsSOv4
8mRlbVIS2fIOULZdA41ltBtlP7QKzvPMcgMxCD7NgNTBzTZupGzcskGi8wTrbr4rDuXacuRbtkwY
u2Uu+PR/ZJ1eSdxMgWiCVzMxZDVRsYjfeBo3ZxIvxJkWg5I8jWy8wXyLOvi+wmxcT6YwemrFoDpb
FvrtIsnYZ0iBvSntIxW86Jj/VGKwl30bHmpMcsJ+q39PV+6vaylc1LvJNkx6vZt1YHDtR/Aq44+Q
p54Enta4qPRupcQhYUIFjk7ZW4xS4rwhZP0BzhSTuwCmZS6e5wMShwFM9GhXuYoDf8vCCUtt2D0b
Lyy3xE84EOeT0ViR//ipx4cVU3fIROfMGyInanrsZx5L7k4+3D3/4ENc8Jwu1sS0rkDtGN8ExJCt
tqqg69T/+YGIzTPBkKiAunOlE8A/aJqprP9+/LBhP0/Rd3wX+vgXSxCLaLOxeFZRBMzHc46jIuj/
G2C0M7GzX90+bVYMDJ+nW2Ep9XLmaIlZYVLpRSjHYQbmp3g0KK/iRaGOkLPmqfcgG7xzUPCHrJOE
Vjd3p3r6HZvbxDN4vN23V+yaZeO3DHQgd0b+qubc0bKC4Xe5JFMyht1nAokbIhKFj3RmvoUt1WJd
7LLsPZcHl4r4xRTD5+9karf17u2BCJMl5wQhhGw3GyOaXKBDDJI83sH7Mq7wEXYd6Egi7eH+J9vj
LLpME9F3a5+cBadNt7IAr2geS3MiEZid01TgLqNBwE/XV8vajJjVxUcJwwGd9YQuKvBpSfdMatlK
F2ZYQSJJNNGe4qqG0bQ3Y3CAh24Y+rZDANeFfKTfyXaupmFdPUbMScJ+Rw8Mr89ArEZ+mkXuW++o
Q5aE6VooONptLJPGRdLZ+FHkbeRdhC98IWm12FgBk1zqMC0n+qHAqq2ASiNAALuj/2ZS0LNgFpJ9
/ldggArhB5deVqcEwa3W4Vy60QqO3bZ8AOpY6kLJkx8XE1j0kTOt80Um6lvEjti7y1siqJTM9X75
riwY23KjASrEvj7dxlzvu1MkMe7xiy/gOqe7RzaI6rz2C7Sh/yGyO5pwWS+W3yd7e7WPozZl+uCK
g4dDnIMPeKBkkEAYHYbvuGeWUGTNkomEK7bnafKrIKkUldDiPIQTakDS6uRLgGYTYApmvoI5W9Ei
oiKLUqio3b78NhT/OzI8cK7WkPYixqbhjIgk/kyAb0PA0JhvfrluXaumytE2ttvAeKcAYAqZtwaK
iFJY5WqK3wmLKIkU1m0t7bJJW1633KgWTb7U9GAtTEF40Cz/HrFTzd+FOl1xmfpn5Qb5pCi3aNfq
8ANnfKNJjT/5Ld1jbmlaVDe6JzyC3ofmcqZmVAMY/bOuZncOrbhi+zn8wNPLRFNWMDSzpMchN8S8
LlEUQRMjS+8+z3UL47cI/q1hRuEg6RqilyH/mce5CxkBRStroEybg8faHmfD3ukOsOLpP4IjAD9Z
GhQtj2x9WyPKvcHElS8g2+IdOzdZ6cj7DFaH48x0koQL02La29PpiyzWU6A7SwabxZmZwGs06l4z
IbDJ2Cre7rQus15OHmtcpfWMf8mxSj31k2Y/j9fRh6lBX92giyIlA+HTApl797vMh+ASneBpWCXY
kA/0encuJi4AZumSehpZ51gzdkrwjxbQ8K0T80cVCsOsGT1mpfJlUyCRmfpRC6mD501C4cnYbRmS
rZBcpXhJ+N+hw1n2UbKo4gc9G6J7w9oWqBFiIMTqU8c2ioX76b+HFgvAAjLZULKo7QVUs90neh0j
LiSyYHn6cefMJUAcD5baHGqTLxR4VeVxHErLBHaZzusgrcvg8slNZGOzu9XsLISu77Nnw0A7OB4V
tCLM37stBYErzK79FEl/cSZMr4diUwZHLPHBBKgFzHUKa5sEljeYrM7mBEqEjX7tiSkWNC+KTGtp
HHVOTd5XgEfMYNMvr8hfsBsu70FAKHzhJxX/Ti8fcIj9ohFcyc2Iz2RuinTKXzYr5eJN3QQs8QkA
rW4F64keDhUUxtjCUyqgzBle46yE1sHSi5ePM9I6bkxTspAInQF7ogV0k5WB9Ckwo97EMO6GP6kZ
E/Q3nJSTJWDceRQnY1o3H7snNkpGddqcSRAGzIS/NXZY3DB8ecORtALAQkkLy8sguTtcUkq5EOBa
5rLhXWyJqf1J/NbwOe/5fqHbVnq33eMfL16CtdJ4MEr3SXIDUeePqXcpjqgptbZrh8LQ0MmP+VVo
NE7nd+COZpmDRf9uEvOnRyPkO/+0UN/vkTdCPe2NmG9nes4wiHdfy8jAfzMskUxHjSKQF2vBmmGw
acSYmGtkW5dqc1XBUck6p7h5Ic3pDWHChl65yFxUrod/1Wxdn1wCfUuf7VoaFJPyill4dpuNo7h+
QhduiZl7f6LLbRkJuaDBcVyisWvOybKU4DbeWn0+kc/wLhXtW4tqKD0ua+wOCq+wAUUAafbNJl7B
7RAF7da3HqzqQSODi7PWc2BS8zAzigC3+LogTU8VeSXyzi1ZMSAjhS79dav2DObb0scPeI1jr9O6
mK76lxmi6p6hyc+qcLQwiPoy4Fje06EF/2d6sA0YBNgkscJWlWAMEnDbaW9H/nKxvn5n8O6F1Nhh
k/oTNzlY5gS6//HEYHJxBLD+sTLjSAsGUf6SSw7Ytd8nfojGMyzoKb1foQmF042x6kcM/GPTh9H0
Q0hYy3xS9/uSHMfRPcq1q3SFJCd28f5LXskY0SUoIARSUHmbQmBrl/cvWMwlePO9Il7hqSVO3AU2
v5FVg/2SSYz019dsZozLDNoHzGYLlZZbmdNIm51rwhV6l4mmzPoW8C4rKRIYZRgHyTZuLzTnP66k
osDkSXHs/06B2PK1Ro6yO9Yj2dFPdrodiJ/OiZ5GtKO6/tWqDD1Jr8jXxX8Hz4ouypuWIutRDpj2
kMsHhPZWXonlEaO+Yl1GbTwnaeuPC1Rp06kFoaPQAQS4dcbK7Dps5YeKqCe8LDipjBAUms8DjFuL
vI2t1dxe6S1R8Ivy2BRKkbfZkJd0xo4HmnBQLzAd2zny+iPL38HorIuHONRYMvy8IyNBZdv8SRqL
3Hs3AbA673XKJ72pW2ilbYU5HPKlWgKXKjv6oQr1V0H13b7hHrvmp2sKzPV9PThyGlj3B3NwOsS6
q5AtoE78F4IuSrage4MQA0fvUcy/Mfx2Dyr7svvnvsJDpPkZ7e9K6Y8tx7ZxRl4Zgd+bRpcMeLgr
a1iQw8zh0sQVGJQ3IBRpAD+/5nHNsZGg59EM50bxi1wNjbYJomz3+/cRZJO8GEA2qOgnXaqB0i/S
1VdvI7f51AABasH614MS83esDRtUuTc2QuBqrynlGFv5+98MlfDKIsQWvQrqmSDIjfPjc76vCQLO
bMFjlNOHKaA8IINUZfXA63NT7SOKmx7KCQQU53S9RLsf/EC8StlocU9mmhtYJzrF6miiH2yiJxlh
oU9YicvTtBjgtBxu8dtUQCCnaJwr2B4WBblabr+FVDYGU0OZ9V7uuuB0MwH/UQaysqM23vM1Li2Z
fN95a+sQ1yDAsGLqI2J61n6iP0jIoxWOn4RZk/EyInsm7DuZWvHnz/HtF76CaMJvdXap+nKuZrD7
KCrV1uGkREPMVqTZjwCmzyRWQ9313tgDq/DK+eOr9basRLFDxS9C6y0bUwG4wsQbOO/b6XN4UXh+
HlALiD00L729DvYl1NV6GZy9vOlUZQYRLFclhEq1aQXRnrRLI4QpX1sUGcA8SEycd4yI6x3junUg
2MKxlXANrq6XgV0jJLjDRsK7ftnHIJt//gTmiO4aK7VInkl/qebRJryM3kkvJckhOTS9T7xVamlZ
Rq5oVkOfpKnSEYZXC8gUD7bOzmMJN8VPGGNSXHRYm/H9lFrxzWUwzPSnCZy2dajWJzKp3u9AfYSz
V0goDRGHdqrV7td2M3ZL+x2GHXaMpIiGzua0JP6wbtZ5Sm6Dz8gMGbWc9Y06PwA2RWgrleG/bDL3
n4E1WW3+KkbQ6N0NNN0Y8m2Xj8926Ig1k51RGNK+vf33zCbkyIg+RyFQAM+gYqhS3GHsTwNjE6P7
WhZNpXh4C2YrXcfflGIMEyrdKXCkI2WRdHQhOlFy2Ed6CC5aFJhGPEyoQ20/DDhbBDuooYsqxQgm
ioQ3h8m5gUNypLTffnV/mZICTYceFBl7rcdlt4t707IU8CeeacQlkzcq72yNnrzXRmpCHbJ39lZq
gOIJAC5nZSuu5CJr+tmBlsTp9T2W9MihSZ6TdkRkQTZIIgVnv68fPZeJloJJOujZVsz7qBft+bfR
wb1pCYbot91fCPw+du4KtPu7bgZTE0o6/Zq9t3tKXBirVTN4xXiOSvbFdUTnx2BuP+2XjR0GArNe
iloFNDkaCzRHy3EpiKvvwQD/EyrpdnfYbkJ6CLE24ajWydBhxnFwrFgzjN7kuNj9ttWs/Zig1CAS
gVW4F5kjznCTkp6t5O/92XD91smMW1jMlmCO4YbRnrvVJqjgwcYWQzzFKbA6nrFE2QoGXINlmpj0
FEFiqPrdZWCmN8iTMGP5RdTEyfgGMYFSXJ4BHUUdeGpOGFTMN2qiL1AdEBuvn4ERET2vGyZyM1gb
zGuOY9nY4NvRPZS5H5K+2S8Wv7PfbbYeb9I08JPpDuE7SEk1gBitMBg2YWMtBKGgqq7hr0g1Oo9y
q0w+mzsdbByVqQiIvbyn8pHiJYKgOyB98bR8PZi71IRMooD2dcJjLdaKY/7QKIaIFCgZQ0W8MdGA
8vmtWe+Btp+vjLpXkXM5KdYe9GdldaVXBZ4/oLF9dTENnzpo4Is++x75UblW5pdU2UobF+w+i5G5
LcS8YWTad8sF8/VDddvk03qHhCwK9IEgTKrUU+zT0mELXMVbaHdy9o3LFJEksFllOzzKCH5YEp9e
y55M6ChS22vVhT7uBGoW76c3QmCX+DnoHkAXOEQlv1zHVwWqrbQyOIivTHyckOTcRLR/2ffJ7k5C
M5/PxxXyc+uUUNVTtarJKafZFuqS6Sc8uP2hB2S/7n7Sk3H57MyVlWpq2cD/1IpgHuPc3wP76K3/
jc0HrUzWSTKKRCKuv3ewbPiBKpo0WuEat7c8gWaJiO2f1Z9IRVLBlEaLg61YaU+k9b/CBdhpRNhb
339cJvdKIJvBTI+/7theBror9oeO+/MLxMaru/l7Kd1K9Evf8l1pgd0MzcVJtsPjEaxxKI76O3ev
9yD8+L/WvHUNMs8Es29sRSNEq4L7TvbcZlxOSlclYYdbw07RY2he/7VPjP18d/FkTL7l1PEcGXQq
sEJRv5W3en6cOukDeH3hyimWPsOPV4ef5OABBaxDkBhBf4UIxRSxY0/5jW4/OLCAIjFKHKsTD98O
A97Q917UtJCWQtWSNTFzA4TNui48rmYujpCFSq1TDfD6zuKpTSefgTTuVXwObRRMDLEYyAai8cWy
xdGbn9VJx+WQC3Y1C6VUJpufVqrqVG4krFnvQQA5W+zuOnPvPuXwQrKiQJVyshmr7dVPx59GJOec
W5I2AT64v0y5WLkf5tz+hAxFd7xfnYlHdk8FNOuYGD1h9iXcSaoWNNx7vNQ/kke4uOdwpfZj3/Ik
pa7tWC0sgNng49CM12gdHOVKxzj+zehiIjef1B/2LQpjDvfYRFBlO+emfS9ICEUHeUIeqIr6uHm8
6dkXIZtiRx3qq8T0y51kDrE/x+AIlEZjL78NuGnRNEVuMyzUDiYEGDyj7c93K24ul8uK3ba9KCxe
NDYbvJrbXNLpxa8ZX2TyRggcAaxHKFmWA09HiCOp1xD5x9Qw9MGnJT+hltxAVGrY7D56un64Z3nC
axLiO8uwQNm2UryDwWBrR5uYaf0PDjmwdufFxADQRxYOwe8trkoLvdwTsIknjkzkLDZwff+A6vyJ
+494wxZUICTW0rfp46Tbu3BmaOm42qjjRyyXPlT/w/cRIV/ToijyXMICCYuk4zgaf16xbNy9CYdD
hHn14+QveJbc0dJjb7xMfmFzK3tl0H1QFaTnmCjU2c4RWJQ0heTKEOWN3zuAW+YyfYwxSkuh9MM2
32Ag5PB5jEv3cnIiWMn5WM0WwG2dkxm93GXL7vVRPxYhyR4P26JDmsA3XXFqpjspibhFvq/VUz1K
9IQ6tn+CnrQ4Ex6RYyi7X0ZjLpRs3utuPD2Krqb/sWSfkhl+/hXROoO5kjh8GZ4TMZTm3qgrZy+M
6xDgVl72+old5XvaKK4fnO6uxHKbo4EJnRWHRl03nC1K7Zxx8e5oo/6Lt4URj7wRWgvEuGjlTXjm
dFxT5enfed8R80xu5BLjL/Dzu8KSvg9iFyh2MJwyEmVVKQ78IaawLwpmDF5deVZwUfUfU4a/ct1S
yYtgqIaXbqxOJm5StuK+7l2g1lpYFel9PVYvyhFOK7Xk/dbrrOCCxqWR0SC8V9kA1QmE9yVDIylu
i63Yri+b9u4sSMuGdjc1Kx97EKBPVKqOsP2Szphfj1a/jO8MsMXXeL0D+phflktASuQ06EfIgY/K
k2A9DxAuBdpUvBh+gTL1NbXOf7TLmtcuOZFYn2mf+EsckGD8iHqGNQ4LywL+/Y3anI3BlGnl7445
uy+itD5S2cukUjLMSITQCH1gax6e2shrCQ3f/PJWZtR60THO+gDGCNAH3x7iF2jcSDECtgbdLIdG
l+pLqG9Tm+Yex/Lzd81Q1omfjphr9WuNugU1MRJyrCk9ovp69b5FJLZDAWcB9Pd56C69mAn6cxwY
9+7snJ5bECYMyelQrC5j87b2DcAlNdhtBJbrfAv1cL7zMu6oBKoja9fxmRKeC7MBikOHvnHs7gBo
6dyE/FestAJPLPP8sPpL/TBkTpznUeSF9Zvy1CR09B86T0HJMgNm5/ILQIkLFrhfpeZ3hOHFCQxG
wkirVtDR48iTH2ogTMRO4aMe1CVi9bjvpoP+mQ7aKWBgJWiDHOtcqsQbSAPeQhs0faAQNM8FXEPa
SiwDl+0SDpvdX19y9QUz5O4T+sjUekHFutrS6nqKNgSybDJuJ8uvJ2xkWM1zLTanZCysnNTboqcv
I9JYtdUwYkVEbMO4IJOwJjuzOtyvrE90PeQuNsgm6MOp599iB7YqS9nRgWnJIsNBsG0bWyjEhBaI
+CMsbu/9LV3dM2dDkfP4+xL1AX76IThbp9SqExi6QKX8UJk5ENmEmkhG8XD7FGfbgde1hOr6yY9E
cInOm4QwVrH3oaxW9B0vOSaTFnZarlKfR/8CoPp9qVghqs/h3RPN1eAF0d9ZEPcOllLy3uxb5DUm
NEiGBlhcraeTIZNgUQdlD98YOfBaorYrrypL6ZaldTSdO51q5+ussjiZ4Do/QPOY//pOkBQ7qepr
uagTH97Z64DYD3MMjYDrNthaVbbwK3t8/hBXS0UUMSeYY8+QltOecUfF3inJcJ5TBcNQRARc+vsG
Pdiq7V3n5V7fANLnAWeK0NwV7EIrs+Yj6SZrNqngf4gVz8lIxLkiBDa1pJ3D2XaYErMY8+d1s2pb
d2NJw1GU6wQEaQnxnOQ2Cs4FeI4BrJmtMN/4ojJ/PsqZEnDLnWaEYjwNE/gWdcD/2mHD0WEHoKuJ
5cl1q+WrtIn2SJzxe3UVdCJYQ0htOnnR/J9QMlCIzQ5THgt7SVfawL0VDLilMKn2aVE7PQi+Cyym
5uj3Q3uHcH1ENTVaqI17nuMaUjyuhoxeDKQDniOD3SSWxe4K6ypPxtU8Fgdz3c9KKvaZa58ERkHS
v7glqL9jcATTq0ae9zqrkRpsRfwyjst0bl8VnfoHaSYguueNDShTLl/FmQd6744Q6NSrvbJKswAc
4zWXBcNbP4QtvOnsfG/LjB07Xn8jcdHIyTaxUMMJKUM7v/dHsKfRZDx0RAKKS6NpYUbyvWM9kAK/
NNiuG18vIvzlQw2NcbW6YE+DoftjQ+pQZPNoerLc8fN9luizdwRgZKXN2zNn4tyyjGHNSLlxRoJa
Rx85z+gy7juxQPFtXqH7BN/bOt4TTv+EFbXR4Un5CfEniFPmOQHb5PXpXK2rYPmIAlpGsz8KmeZ7
iOm9LvbIx0reif/AokA4IcUvI8B62ry0qjCx5MWu2lCgvHb7jGyobjHjNRRXyh19B7hvGDIkYXl2
3G6nXWNThH6OWsLg186qunjGJ8pJP8FnkFfOGYZ5No97oeL+XQJRzsvL8yqF/Jen0zub5VXEsdX5
JaRceT0wx9OCHMZnAGSg+o4mbTsZJj5M95rWO35qrgSIgiRDtSOKtmTEnsIC/uMroDUsM1iKoY+9
ieGHWTbyr4v5C6e8NPJIsMUzASS8B8a5BctKtTy75SLvFAbW3D/aC9K495Pe1cbfhn4nLdNoCKWw
052Ai8zXoM0KIhK7dKaROObkYqQa9lq690uzGn6NE5Hmf24d50xn7231UjsxYwhmkX0iOZS5zALI
SjOgRIgMudV3I3hmdFf8T3l9F2E7+f1wcgBDtgc4yuyLTuiP2OEYlTX6Ivv/4ExYYIFB+DvC9pNV
6KDIODDR6jPV5Slqlqvt877Lb2DERv3QJW/dvRvYOrXcZdmT2N+G6Mq5Az8XDD1CF+WtnycXb+c0
Ob+bHd8Z+4u+R/LF96sIrKzr2CIW+KGYm4tywALIq2wT3r/7UKwOApqd6m1BlLVU8t3pTBwdQ+zR
mkG76s13ih1k+UjWOMDDybDEkHxO0c56qBz9ovmLYihUD8nDEDhlHqDTbWE3uNZuDkEFUTdNrB0/
1ajGicupYze72VnOLBZJUPz8sWMjpE7e4QWIIZuVqKmrxV2rWcL+CIMgECKsGvsp3JbjOVYmn8J2
vGzBbLyyomtrHuNkaLhom4FkZrlWHoAt6NDo1b438Lu2ThHxb/Qu331SnPgFt0T6px+D6CZVsFQk
CQswUh8vU1PBdPB7KSvQwmYxD9SRR6+aJaQihXG9+s6jsFbE2iy8aFaMGxHCcRVs9J/CfP+G/0vn
+fVKK0mRGGM2yT3zUZrsrf5BJMpK+aKQzc4RwpfGbymlew7D+5T3UwEcYphtCz2L14UXyTl2CLJS
fxnC1tnl4ZYAJ6p18JNStyxsxHfuHDOEIe2b0UdwoNcu2D7flQ69q6dSDrcRobFD2PgJQ7ABciNR
QS31PK5qON2D22R97ollBSH6NjwitlKTv76tMgP+mHPSdEqwSvfgBScfhqkCYa6uGSfRsQYKg0bZ
ygXNPfpNV/2rEpdcP1cMME9PYl/UIGI3hhmGpvPuLOLOJa7kMBUo9E64hVKbMQNHPAzEf7aQ4+qs
eEbeBsxfZvj8tSsUMoUWhX0HDpDeRHagcRccogdsXA2Ui/ZNfM+yJFnpusWM0Sy3xH5+x/ry3rP2
RGGYJL+FuGOYDsQXPe0cUkEE3bsymau5z+8bjhDLkvzrqek8Qo2D6ra+Rtod5s+v9YAGsg83R8AF
gw1h1dN61cA8k43DIK2yWwoGrqwfDaZIHXceFCn3L6ciMFy8tM/uaWmS9UTj46TzUPnw0qQmF0EA
kNBI7oQPGl0VCzNhkQabYbrMVkb+2sFRNrV/gNw3XMc4FqesfwYH8q6bW8+jsSFW0YAWv6XaysVZ
dXEqD6S87eyGn/NXrBBCOKRUZWyk5BqUqiFw28laVLhzh5E3lEbWNol9PJfQBmANpnQ9W+Y9bYY9
UUlRiNXR3qyqssQ9714aZKBnjaJyJmtHLO8fumHLVCfpt69PxJUGJ8WYCl0CA/5kGw2hyBmq+cXY
j5HQCmlQXPT2MeI+WDoNsRnw3Y92bhY/b6HV/cQHae1ekRnyHVAZYUEo7WmR2RGybd9yyr0Wa7GY
v9JmLiJ57loq3OqkgkZxy3uN9X5ys3vd0uH7iFTTpB4Pk5Lo3Qijv3nqNMKtaUzZ40vsLON1A27Q
2sCekBiQpKwZG1OU13tQFjixqGlUPg6mvbx4mH5cVdAnw9vpxWjgzxOGsGvp7hPEFzyxltSoDO+0
l2QqNJ95xu+3wxEK85a7insVNC8tLpHHPsIByTYdDTjm/tzhF+ZD56DhR2Xn3foB7II4EloqusR/
fPPgRHoc/xdbbaV5MqYAKe6+MfQ54o5gTTlCOb9ApGcBofFGCyug4hEUyUzqD0wWOTdlLbzKalb0
AfyaXfO8aeE8f0fmQ7//TVajYGCWf1YJztljMyqgGaUXRfrzE9zch++tmNj9DvuCKW3fx7gThHUW
4kkYlMXdlP9SJoxWCUA+PENboUi4Qd2ZoIvCgt3pFda09FU1jUBINO3jMeosbHFIxIoV3Yj2DhZl
cgYgFpkpJjpHaDbf6DiB0yUtxLRqmbcyyR11MJmfVlmIc6w7w3MUMH5yWMe4Qha8U7sWnjjFfMVl
KH+wvMSm+IJghc1SewaSJKb2oQdmm3nGHFJs8+o/vJgP5o32e34EFaQM2pmiZ7uoi7m5gQq7U5C0
CBtyClknCYVJnsmMgvglZpEJcrRsS71V6R9yc0FIn6F4o7KgCDmGGhM7O3rtsXF42EhoLfO38xvy
ZhWjz21qvoUe1z7Qx4MkRdtriq3TbH5nlZixesHchMKZkeOX1AAcxb8sHSLV6qA1r4g6lpmKRBgf
Eaa/hXk7G1H4HYTzzDXmlcmK7VnWS+M9nbi4MlAWWDoAuHDagA9thg4xlLVpvYO74o2bg7Vhrte0
mQLNLHhPud6365iX6r4e5eLlxoesag4iNUXVSe/ol+HgCfUkseA78M7mON6M6idpeKLxWgvmJcq8
4nyAPecE7Tc9qjFcgwvYANncwBohVERNwD96wYtcD0owSIULxb4XZMHd9oWAUfDB/XfcMyaqmmT+
Gkxka6dMpnFMQkbjIXhIODMg7ma0GJ08U/XbGs3/FyhKyE5S5WYsVz9O7rDPZmwXxhXswAzcxe4J
056e6jvWilFvWxYlfrVFEejPE80384T8EM4Bv61dbC7/lrdZF+UQWSuTRQ7nENng6nsdZIxwM6fW
e49ndtfyxDkhhO78KvevOl4q/Rlj/w7sFAV+XiW/0Zu5N2ZNmNkLapY9aySYF4pFM1CCqoTaFidf
u9AHEOVBZY92k2f/UsxTiJez8TscM7QBMWpRBIieu8FT+Q9W7o9wPNhTP/u9zGZ1QrvtxTmm4lCl
3HnBI6vODZPUW7fPfUDau3e7rshm3pF3eWoAjKJWR1VpCj5cN3IT28/hnUV/KjLDS39X8lGsilb0
PRtomv3KiRz66UmZLaj09Mgh0R5h+qxdNtAE3W/fs1VJ9CUEuURsyNZZeTVezRN9EOPiMs/948mV
SyFiB8zdYnrTh0BdCFFMTQ7jVFPT2sL8S7/gQpaKEzJrSeGhtGA8ZwRlyZvV/gk6RWxIdIYC+Mak
kPluvsJWxTiBwdiukdsPo5pONTvbY/QIDu1JCgE6N4F8nUGbChj6vm4hw+kuKZci/OwQW/cgSCAg
He5+H6HPC4IXekkyROo2aoaSH23mMtZEFJu9ASInn4kmAkN1Xn1ncJRBVSQglFLxQvWJ++1ZWsGU
qoiv5R0rjDjPdZaQNCvE++i6ll/1nrBRjXYQ8azn+FW5DSdDC0BdZx8CuRWCvKsmLGqAXeVx3rSO
FUoNoI+yuD3UTf9Zhd50MxezaDrY1uyztSjAIghBLWdYU+YfiYRvy7CxXbp7tz0tNUfJGgVTB7kE
ME1TcHngeWmul1A//vOppO6PbKKFAJC+XS0u9wI9MzVkyJ0JLyTiQWOAYXEne1Aqy5CxL6stWNXo
OYKYyQyNiCIRnfymZVYPvo6nbw7T64fwoBNSgfrnveB3f/WnggcgXdUUZqAj1xNcmmiNjPjepRxq
Q5MuzzxnFVlJ5u55weqvSrd7VLI9a/wbvSsOA4cJ9hjR9J7W03exmFcq2HmDZMYQD670mXMGrBxv
ZBF/lagFNTFIy0I/4mdIMuYHH5oD4dF/d9+sa7ObddpOkSdvkrhYdnDm/zeFhTN0cmE68HgMJM25
NB9U9mJ6QqOXasPTQjvP4hSMp40C1y9GPWyZXNaHysblR8d/oEGfuij8RfDM/Na0BYfY7R8XnvcX
oSW2JH2wlmzSArWCpNwNVcFHUcTBW7rb5o0nnsaYdBFICce+jMQfTbumy9ONCS3dNELzHWnwYUNB
ikNmmYUMTS3KqJEK9kpJpLoP1ZoOx8hnDJxus+r88B0EPL8Cu3D1nbOJ4jLTPXEn7yVfKtKlgz97
o/U7sM9zThv22HWXmKnAeaStTLVO3HSG/ZE2xt6LRvRjmQPN4ow8MkZOepyOF68fPF6o4JMM+nG4
2pExkb8yX7izVPUd5I1yt3+HPcjonTbURYnFVcMVPft/ty/oDXr917iKTekdiBJcwUnqYClb4vzY
zO/47fhNDDILaKLBQc+vdZ3gPXWPLDg+Asvv4dZaGsnCVViNv/O1qiIw5VzOJBlBO0eDL8c8ETEp
5ndUlVUQ+ETtQAgJnfSSz5HUrmbS84r4gXp7i7WKQFYFZqOxDr0/XQuzxCgm5rwgrx3fH3TZcWkm
u2km3ZTsS6U8n2oSpJSrg8g4vJqEjyjTP+1ExGe3PfnOphSTWjpZB+nqcALReZPlFJsae16F1nty
Lj1WI0BY0QIKL3Bg6kcU3f0vLBhIi/KmMEIiQCrvzwmzsSORBn48Rv6GGGAOuLAr6T3aO/nc8t0R
wlFz6j7ib1hCa4Ok33HxYTZFjSRvWStrR8/aKcNU8nY5wLl7OmYi4GIjXDYpuvmzVsNP177XkOjh
B8JrWQi7HpRF8iJurE/sq2XGVK+0OHezWdIqVkiRVMhnKGU3AET+b2zPPa7mn1azN45B0YjOpBv2
2HEGpgWLhUsqyov2CBy/6XUe2+S6BCAwQSo41/hlDC/DcJ1XO46MBEQl9Q7puGq/yFoeLkdLbxjY
O5/g6au2GO53hfFDKuIv26JsQ1Eh3ps1bTUSohNS1QqBJfBSwShWsnp3c/w5He8B1BoOSe9mKpvz
DLEMn3ir8wJPqyLqlXMYuSX2UDjInjI8OkLdIX53oo6uCzlCihwf1GnveoAmPiBiLhYNQAb1+/ov
2SkbjatALxcw8DnS3/JDiL+HG64QyW9Le72fbmjCb2coF6TyD3xhjJ7P3RkeqLQLfgb8zDtvibG1
YAMNC+gV3Jkj8aHL4+pPJi1UZx5+9bQePM4XZXyUW4WQkZE9SMeDoVp10uDD3Fi5+xn7rTHT9792
RLx1wN8acWAjBWGFFqrlXi49FK2eiRjRH98za6X9lTITAPAglIKAQbSLzJl3jJUrsKuNT8DymnrK
zJQVfC02w5UAPiJuIwck0ksvipuaFo/wvIyLeV8LlmaW39xJF1Jl68fGGy8oHnVJc/NAJvGyaiF6
JHE6TqDaj1IQ35WRnga5XNqgpeqS7GJPuYh30OMYoIS/4NqOUzqVYEcZLXolcIJC3+hVVErTMiL8
WiepCfN4xR/Al/lNJkXp/azk0YCgcEQnB2kpFdAHDqEdIyT7cScRGbIqenr1z3yQ6sXY1UCQvmTj
S+mgH/w+4f8S/BA7K1W41gYpau0Am/B0YdUULHfCQ05hvnv302Gwm/yXjz7m3nX7WpEBtGZpeWTf
5djyhC20NRNZ4e2FxyTTkoxTcHqwv9pAH9xakkmH+2a/7NRQWeGthTX4EF9nfBMTstf+mL+0dE+m
MZJtmLypLBmpVOlwJdemR5A4F+6ubYRL50mf0UAl5KLordMasc7vvnQtmcVif+dEzRow769icG/a
oUWO4V1y8J3hB3HjOjzZnn5l1h6pOcXqw3GBvzr9AgT9agCWtjHq2NdR+CeXizv00K+tqD3KJWq+
11Mbfg6jnS1FYUjRC7y6qd0daetiZlQL3CiCUlLv6MVkI/hGUDjB1g3hJKgfwMIKHMmtEHyz4ij3
nECVXbizD+pHJ2HOJDY7ZylnNEQbNnB3AV1d1INw1Oaj666rM5P++1nzC/ktyp6KpTKdQOzoPb1a
kqljJWV6LgwZBmuGEodLfB0wjV+ruwr8cX/JOaxPtm8Ab/OH+yMRHhArHNYZXymi7JqG8/tVovkQ
1R6HlrkJNkF+hoaD05pywSn3Xu25Z5rIFQ6JGGDXjIC9+CI9zGw2+UIu4l67YGh3Of4eZhowLlns
rEkeUxL52/Orn7vJOXL4jPDCsGerhV32vsNMq2FcO/vlRuBj9Hgc54RXTw5/lVCULrFSfBqKb5JM
9/MlEV/SdvuPjI+y6j7K+Bndfbq/1cAzsg1ZH/rcncASAptic74fYb3oJAnxJ2RV531o9n7OPCvd
eiMG0WVInGMRO2UPDUckxiAm8Zz+XL0SqAOXj4qB8UK+6QmCdO2pVIbU5amE3VIE5b2m5iGeb8dC
l4lfauASeM1Q6E4NJoweSleytfdjDHL2EAMEFbwYWEneKHGcbd3wddlDQkweZqPFCoY0/FTL5qkk
P0E8Z5I5KrgKH80bo62V1psSsxpqs/u7TIEMOZUApznQSyHNxr/SB92GawZbYBqYgjMcea2VJarM
aj4OS9wBuX4zQDPxqeW9A4lQm81FW8LHalYgTzKNXySalJsipeVyRBPAC8VN42uKVxZQy+GpuTyt
g3dG6Ux/OgIvgGB/bm5TJHJp0HIaaTBXNfnboy4U/5y3VUn+m8s4dlPEbXgczMn4dcgV/GSc9YPo
8ssgdgN3+8SIgyzvkTWnmMOTT+sDcQCyNlq/ZW9ki7RTkbWNH1h435owR6ej+b1cAhq29RH4Io88
CJCvVK4V9c7EFJU4ZnSGj8WsFmKC3dRcnMgw3ykVxPR33DkRF7+lHREhKxPqPOgGrCBRmdqzBt+w
vWNEB+eE62zf9jy2dxazHtkNER/Ey2pf+yWWEQudaKenVJ6DAR8zi9pmMR5sJeoNVgApgTJSYtVc
D21IQR5+sdTV9Vv0OAMY3Zpi5Gye6TsG+Yr5va2PeDsh752kzuzg9MI5OlT+edv4GZU9KLiTwlf+
hHV9aKBWIdmRRc4/w/d0GTq1GNps9CU88yldstZ1rjtm6XUXmkLJpuCeDIwXv3VIYHPYXI7tWveo
CuqIaKke+/nGxorQeGV6Rf6u4hkiI8p85Tx9uVPqS/Ds+tsu/WXA3cNcp5CyE+Od86wQVpc9a8kt
TYo65YRs9ORqK0YMnaof3s9P2LZPz/7mQ6x6YiEDtiTw9r3xx7a4ZJZPfkr6vQy4BRJh1rd/mgD7
J6WZSgzXKP7yIamPmNz9z2QNplZdR3HvffcoBjCYrgs1YhxXGkJy8RGwm6mIHOXxkF4e7ha61qyW
p3QD+4eC3fOP5PKclKwYHucy5M7b+ShU/byOHFujmplfPznKm4zDIO8V7UmXyByJwnqGSo50pm2u
K9SRmRUNdgoNXLglOkujVpLON/N/6w054qiy324vNz8RB1eajJvVcSe0u2+00UxGu1xbnp1xQoRH
F1Qmxm6ac/S+KRpXNOxaHvC0UqNWARoPoOb3SYTqbqgHqTmYwDLTrElypyTU4/iIG9iqdB/aIc+w
ZUns4dIgp3eXFO5IqXyK7sI/47juHbxVJEbxk+ZhiE26eFGz5x5Gk6tBKrCseC7oqQb4w+3EDWDa
M7xz+z+CSeF6jeg/URUDEOXcOL5iLtIaxOGIanYdT9U0GRXSbhCxkZCpUNlhMiPijwAvjar5d3cy
OTyEhg9WArMhi1d+AlqvSe967oqhcFFqgZU7MwWhBQvc5mO8I8RNTpirv7bvd7Rb/flrRt1OIker
J85p1H65guxxVDqmHcCRLtilVKPWO2ftTe4tbfPSBojKOkphnH5seAQoDDbDweQ5zGIiwvluoD63
nNXOihnc6BkN7/m1Ff89ArGc3bMXun+lfYvH6dGEXF0vHBprygv2oFiv3apmwOJNCKcLxdptFFLc
npwlWmxVrHEAjGittuaqqFluxtnI1EbF8r/nYwpAZCptOgUr7ZLakLE+o5qmB+BlTMVQU2K08mrU
8mTpVqejJhUMPJgC6TmetYf4EqVWdAer+G1M0XEjVOthUYxAdczhlECtbsbxTEIStyQajgpNNsLX
PwipC/HJPLGTcjhfhWHX46FrLVFgXlzhpMKErIO+dVN4BqAw6mAEeYSiBvnITI9ivpRtTqX8dFnt
AviAK0synyoE3E8HR7Ww1KJ6VgdSccH82q2qXB7zwhRO55D0mpfKIhHsshmMeQQzbsChur2dPxjO
fTCvytt84/9uFMNAN0GHio7kkOnr2b6daq1wx5VsVR5I7j+R37rvQbLpmiwyJ+M5pemeq74VCC4W
7qk2PsxqRxF04kcvSY8W8iv8mDX0UBhUf17ZW1ZbumxWR3I9+nlCI/YWwwZf96+BK4jtkkfnPkMu
BZ1SxBmyhp1Ge0bqO8Se5DU2NcW5AVMiEhS78dWP4/yLLONyfXuOPDmbEQbEn5VBvbolYLAvqWI0
HvLf/YKKtJW3l2hgE3yUCNzYE8T3fN2DukrqxKdInX7O5Zfvj1wO2IaO4GelkY/9t3/VQCDM5dJP
W/aDxnJV7ob3yTD6pVG4rLy334qNCbt7vEtmu5nBA+epkeYgvsx2kQx3Uc9pP69Si+UKOh73G7Qu
zgSLZbkyatjhnC+cY0KboWMXJLwDrrVFuwcovh6po6BcT7AL/hGd6G/7jS/ExpdlgBWFrLzEBYCK
XirWVXLbDUeYDkXrGBKk4e2x6VeqTqeNp9TvjNflA7CxBzTohJqgjp7teM5gP9xk8wI/+Co8hV5s
XNyefGnmW+sWPqdJhapLg00u4oxChNRMAdCSbH4yaC7oH6iVZQeEJFira3wUzELf34WS/Gi7Yvj2
i14neErLi16v3ToNF08bbnp3c3aIRJyA759CFUis0kH0lz6x8y/64ekTEJhAv4bN+4WNUlh8E0gf
9GEfE6ntg4sAtlmO/zZvuQtwrivZQQCgkA7zV9UrEvUDBJCWPN2a/BfQnA50LiauI/E3rrN04Xhu
UpH1zdcMFNv+798hbn9jQcyYo7Ypi97eqdHy1+VBAlitBVcrmC8zIdte8LAIrLPm3lN9c9O905tr
Mz56w/oA+ZcQPh/Lk1JjC0gmJRqiSADecbUJEGDTcfhdgY4MoIwgP+u4gKsv1O09uqq5wtxZvUjL
gv90PJEmkXUH6+XB28gFvaXNnuA6ES1gR7Lmqzvy2ZjsNPiJprFdFcy3sQ4AJeOoRLj/bkOMvGjW
C+ijkpTqeGGS/vqq+D8ymzol0XOpasNcwuhRPLlcDknnQSj7yECYWew6QvpYCntxkOLDMvOwS+w+
078RwHfADdYk5JTVQKatP3OlTNdVQHO5vkoVaL27moKRWljeKnVXtG3o3Ugb0LQaxyIKFzmhIEhC
qbg9yQyiPzYfH2nsfpEDGk94+5zct8Gg1+SfrqaVEc9L7OkVz9GjmXbT/u/3g7X1r8L3afsqsBlF
KvtlNg1PoPpdSpH6N+4o/X4Sg0OkOt0snFZNLh9yccrT2x6BEC3jpFQU5qE6xCHtQyEyiTgHZvYc
SWZ9b2GumX6LLCOSMiZFW27AjJ7traLUu3EKupoETq25lPVwrdB01w0ANTlvyBWEkl6PuhM14d+D
ddkhjtjTzf5v6zbRmuDA9iN+a54JIfopMUQiOanah4pJqWTb4Zg36aWnm1MtZL0BraqCxd38owoQ
fVzKgAuiMs92ThtZwYAsZNVFzJMd7AZjAxUuoGgJ8i2CzgVJIy3MWf4HCkDtl9yIZweO3TqpIWBt
lr0aal3tut+G8Tg0UX1SqNDS/nGAy3M1ris4y4rQkhSourWKPqI0aG6rQnILMBY3hKW552MqZ9M7
rOHVTRPzYMyjtRbsgeuj7xuuRNH7/uHgWpRT1w/MX4TnI/BS/zBwfDsOuiO4bOHtzFOSnQDWEwui
BjKc4wi5LGfQwO4HgzlA3h5YfKvQF73xezZmuBhJPs0/3NBH0UumnItwi6g7Ik49zaq6NP8bhcSa
zBld/AyosqenP8s7GMUNiykkg4A4inHyKRZgpd0aeYWutH52eTSGSVnDmCnWAREoaV4iOEsb5YMH
JrhrlTmpfKXGoXSP+FtZ0RhRlyhut4dyVg7YfQwZ+T3tIxGsljc7+p+2Bck70uFgrVCYn6D4leju
Fq8zCZMMuH134d+hG5W/Bhu9/Shi5Ee7HX8yvquMCH67olI9md27Xod/NCTVtf6QkWlDhvTYyvbz
z77WkM3U5AooIAJLHcAlb6H5zlZQ4YtCCA2zzkWlagi6lS7hXHRiIcxLAs3BiTdItN5tL6LPGwrN
ZKEfEOvCGvj6wnYFYBXGyTBybNYTVV89O2/Vnn3KYxv2tLuN+emTk9c+aP8c/vn8c+2bT9/lE5im
9xOWpv681GVC4xjBtCzJXSoeZ6gOQRQzYWmxSVRDyu5WfrdWMPgpIX8uc1uJGrhCZ3YjfiWwiOYZ
dLXl8GMbOdx11vS0ozXWY9aQNH8z62DS/QOUFKynYom8aGjtp+nDmJPGcgI0IqKZueKeJykt+GHW
aWHLrB88DlFF/nl6DVd3AvL2TpkaRGodpkkwctmb/GL2kyHHunqUltztl3Jr/chAZfxoC1njzcGc
vOgv54bzs6odiRwM7SN5iK4zCEGQxKAp7RzQCz4bGoWcQgy3yxC4/4oF4ca2D52a/TnNYeJfxWfW
O74g/RWtNIAw0M0NiCo/BV4PrSOmOTdYmPdP2kdtvoOarhB1FEcffVmbJ+zZK6a8dbtkbvS5FuKR
qThSTvbPKfv5QbApZrWvHfwsJQQYxb2AG330m3jeiLTTJvr8VQwCqriEhHtVySnrhMSoA5cRpz92
+eqCPzAZx8W68KZ2C6jBE9e36nukKLeifgr9G1tA4mkU8QFfn9eYrCc3WPNhRiu3ZRa6jsDjmPuO
YBk1FTsHZDcc+VLm6cI3XpF3PkqAI8hzPMSFqYp3Zdue61nD5KH+txhF8jobStntI+zh8LqVnESm
6XklZuO48UscoGAAQre3zBGHfJJzGn9R8e8r4KOz4PkuTN3ZBbfojifXtCQuHg3k6LmrKsgpOppX
iLuC6qcnNtICsvGGj8nRZnoFAzZuTyMMO6qb07wdgpQr69RyjRcFAVjOk0bnpt+5pdc6Bu4vbtl1
+TEdCWZX/0NZutspC+HGXwdqqEKaEWDrHW/yVwn0Qs6ECAx/aYLYhG2A4bL6D65cmhsygJm/d+Tz
vDbO5NnQrxW84RUichzrNQ2fym9hKxhHLrOwf5OMtRknFktT0QD3q0PGsdPz5C6+dOaWeGgEZ6m4
vRZEUUqWpUl9O5gN33tRGaDeUh7LNI2hn5jN7oStyo+gekW8sbvN2GDa5GoaNwsWi/gsverwWhz/
wXeWY2F0BmknIRvqTSsPayd1m088YyE9llfhFlThrUgCdqSJB4RMDMNI7PPmPog1m9WwV092VAfQ
8S+3GItkf/6jvr4W/zsi+RFquKm1auf3I6NSfto3C0YJp9uWqp++EvZDvMcwh2zCVMPrbgVpwRJ1
24e+U9Nq/6GAp3048jeXqRSs27SFt1yH94tKmiErb64DjIrP/DlbJtUyPb1xbDMoQGUQLOdnJWwd
+UaUi09/ocNi6x+xxKSxrmtQ69lpI1++jKPba/3dyt1JlEQBUVRFnytKVi64nP9oPf3hkufATbJJ
fS2jDU5ZdRvEOZK8ua5CajgyI5pst+QWLWOJBMAnZBUhdlWfNHresKJiogWgwPyWZZBQ6C8FaLT5
BKbmPx56rQ5V3wW/hC1NtZJ4qwqtGXp2WjRwrmV0dZlZNjpfN+0TaKyyfn4byWfbohfpWUVtNp9u
RQ3ZsVdaS8Znk0pDBkw8zPtKDXsYqX7R/i2Xw5ylbBzdQLEfU/4ieB/+561rDw8t0KhJeg8hSIGk
33ng5MQX+udwXUFDRVXQgGELdA5GhL/1LKJZjr1kkBmuc7go+ChI3pSj0aoU3Zzppc6CmUz07PY2
/XqbSbfyvRTzr3RXl1drrsMPV2f1YFzodIuLjXvDXtnxFd8boI+f2PZ2zNrgX3JncOv5Xr7nc5tw
aCcSq2qArhmvqHb2QA+cvihFiNnyDyPrD5tYioEk1xSMDsXTWAs2ZHgTBU5q/UwbqvGx8vyZbjG2
qWrtcPlV8b3K0aYlCF10/iOLMoko5OSjYvbCbzT22BlPEgSwco4IJng6nF5o/ykgdUVuaUdrlz4t
sM37+SQg+kilS93WaTfzBHFTwHFKlykU5dRabmFJ8XhNqX8usQgLH/kDtKQ+O7MOqsv08J5EqHI8
tkUG8ipqTLXeQJM+Cdq4IA8GPtNk62gZPi/9LA2aeu865QmMiqD+TOAGhgXxxZ/n2FPY9KLfR/KY
nHt7qkifjErZt59jSnOebBXqYPoBRSjIeMnJLsesp1l6ieSFS7z3Jkk6behmrdtR08T1IyIUICXg
Lqz8LyKDf+xstAB+rLGSKO/Eu2GPh7etJ2bGm4h8LIhcXONo31m0zqU9eZv4g0SA1ny+C+z/MmSl
YG09D2jkGBPoIEcWHZF2t/hp1+ejsmPxH7inipnMiQrbueBbsFrDsMi4ZkSQBDvwgrVcKr8xHaIK
trN6OdY+cbKc/gn6QPnZuEN7LtqOCgMlbhC8+rx70rrDN17pUcpViwae5/VwmHWFQTpXWR7ewhRJ
njSARMiansYSE7qNUXtdMOg88urw2aCP9Q2NkucHyiDkFtG5spBLQt24qENNvoKH0nzBgesK0gvj
PirCkUUebuoFUs3ETN1ma4gHu229DCMkTA6PsFTzexgcxF/3gsmLimD9tdyyCb2+l48pn8ByA2gB
CetRnrrgq406Gtseb46TZYnvF8Hmkxr0EOLdhD/5knEscAthcizQVABeR/G1gYNvZNEhOACSDoQ3
05S7K0U3zzgmRB+InaFmy7ifXEa0Mr8md9gP6nDDRfYOLlL5UdTbQSrh1b9aIbBkD+wK/2KZhg2y
ZoYJp6vGPtsiub9X5wJCGey1PQ2lhX4YGrOuJAYSnHXtfY1YABCB71uMSKMGYkBf3I9AVk8oi3Kq
knvv2+DuiHNXLSGkg8kB7FgfeNHFBLTU2Hf0WQP6uFlpVevEtmKy6Kj2FGVzGoao623L7UqfauAC
3jrxv/m7oAuVmAsvYATX86PhbuEOIk5woG3x9BlJj/dBTp9u2AsYtpSqsy+2HlkVkAeonNKkhhSN
ixeFkWhSvbGLiPRFaL2Xh9e1kawoL2XVCaI8C2flyK6+vb+PmJCuzU8DKXZgL9fIKAkP2RpcyMZG
y9m8+2fQL3gwfG4kP2wRCXOjNilgdNCUKp9xfMgKu2IGiBf+GVJ1LPD5DTYE+H0eEIZlVLNM/NGb
4K/Uy5h98funchF32+piKWZQ2uogMXhepA/bRWiy1bM2I/cJENrwcL34oAye1YiEm2eG0CQRqj7e
kBpfS5q7Z8I+xlzCa3fo4XmX2PQNBJNGF6oVozImPIWdm/gNLSANHIXdc2z1h+LwghdCWpWviTBX
I/tdb1Pv2OnzZauiV3vPG3vAHuqlGUcMC8NYrNmM+PAc/rUInloSOb5ENiYSc7d+LxSUHi7XR/iW
S90mNnKJg5Pn7Qfm8+i7t3FU6/Gf4TMgZ69/GbnzT+u1Kvv9vHoA4xI+DyHopqXRa/biHKv7tFHh
r19+/50x569hDM4H9++apfi4pWCCwUbWWDFco4yyvoPm/PHbYcyLM5mg89CVTkree0ng0m3zre7r
UALWO5PzrSPIzr4PZ+IMLQo4Qi2nnzoVluOeDKEL71mmnjOCBQu7Ye1sIUlVe7LwaSc3Bug4QUg5
8596RtgBoL1J33hQoDfLYaXMC2cBaUM6xwUlKFiTHBYXPIUs9DJELk5Vqj3hKsGNEAwBSVNHjW9t
gCSJ9nODs3jYeqj7icKqbSOLDPcxKMETQ8hgdwWnJeEgHhhsQQRNkf2MzFfT1BFbFh2v3aG3FH6J
tiZjyHI7kw/c/FFT5rxuHO5nN3XvD5xPDePIS85j3jimaf5V0Lc/aT5pXGP3raqvcBAmmFGMtXdj
4hMtNRnS3lmNW1pNsBzmadC081F0BdV0NMnAb4ZUsx2krG7IkheoupCRYpy0qjVObUSFtFuW4nIR
y02cqAFKu82SSiVYcTKKA2gbpwOHMCXdp9lDiQ4LlrqzuJHmz2mNWSHkiiph5jEA2e2rQixrHNVF
PZTJLzYA16dhUULtQ55R2pzmaKrBUUgthfm+k5TtwQ9RY4LnBP70gaRovC7nNFe0JcrVYF4r9Gc4
2/73OJemLdaM4hOWOV7pRFZPrBhN9xQLa6BvH5+K5wpG+zjbXk3ahyhUOiamjMXPvrRlMZ2cuTTd
B1JWfpZ8+wscrIkpsoLOWQ+2peUe2/bRQHtZuAmjPX1168yWy/iLib8TejRh4kiQ6rOFuZzFrray
3CK5/Z6KcuUTlHrirTTmQHesOE6pMzf1YDXdUcVlgtBnLK50eEOql9dBP/sWWv+TkU5tAzud/Mri
ZwtH0xMFUdjz+G775xfh/dZueq2npALwUFPIq/L2VqqP9OR+oC/WMiCjMSHKYohXhjRar8KUQk5D
h9fL5MQjsvXlx1ySZ9Uf/8oGZPV0eTBSdhIJMS3BV6UY7Mp4F0IfuuupubWqp5ULKj/poyqgk6Gj
7oJd16DIN3CHNY3kaMSVQvBG7SE+Iq7XLCbUv7RqzdBcOBG+dY0r7Ua45IWfCCUKApthrUfAnqWY
BpWLY4L84B72vFVCQmshj0cnMcJ6KpE0WamYDn8Pqnb8LRm09QF/hW3+bHGfXQRupxMRq1M+Of1N
ce9p9UOyvYdum8JQKevUyR/J6N9dY/698j7fMPhkD3AU+wYpePIr057hZYjA56m7btHx9q1WB/P9
F1dMrn9Uh+3rCmdaRz98+YD8ScaQ4IfkElpmkLrb6srORcvZ9je9Y2U905kNbEEBoETwO89iWf12
gpysoYarliEX7BGkBMH34SCFgUSzYhKXpdVUD3iGvCrzJ6hp6KZf4ppNIgQ+qRzUUqWoqUoJYxdI
0XxPWNL28JLfPxneyi/bMtjQ6bC1g4dz3wEM+hhDwLU8N0+mrUS0ybXQVuL8P5alTBKqOzrHGPMH
QzTxfyMH+YN/lK6QG/FTJc1MUklJBWCS1irm06vd3HATedFeusiXV5Hol2Ou4nE2/nMLNa6rxMTQ
N4d1QaVIl9mJOZ/Sw/mTyNdP6kdm5eCABhHsIe92p7Sr5EE66WoOfkxBBQM6tS+l/uyW2fslor4c
PwLZpYM2FUc0k629O0flm59ODI2ve1rmqJ5DGyCg9WkEls5DjeDi0i3oBf7epm9b4QIX+/EiGI/h
JNpa4j/BE5X1XG1XFen2iyOCVrVK2Bj64Te204ERqNyikYvjhIrivBZCNPBw3cj8CtMYOBbeOC3B
OiBkrOh2sx3xmlP9rdtZcfj8fGYVdt5FTp+UV/dQUhy5oitI1QAuC6fwYR9b6Hxsp39jDlj47dJL
l4Cfs9ebeoxl8iQxkBMVGWvVSb/dUvTshqEsEjS6PuPW0RVK1/rSTX5d6aSaZ1jsW9Frw/KsMoFQ
vC6cfENrl1yVeMLCrt55IxZj9WR6RzNq0B9SUXsUsBg9+TrU76w17h4ZFZamkpr3MvVru1pp2ZQk
VNNzpp3+bS9JCPxjzjcvhqPsRR/Plp0KSUcf3Lyf5UDN0J99PFYDlh+dosoSIX68dAgxrmrnSilX
S/pz2x15ktwYO0YT4erpdVMmWr7Hx78k7zDrjAcy+1i/2mIj/I8N30T8sfVm7je8D6IfBZIFor6A
8ytwb/A6codvSvuQmhFOsBN6f/Bd8L42dXUyHRMiXLeOWyA7H+fHZU5eaOxo7+ZliXZn8/+H+weT
XXI7alWmaECiHuiUeQGlm6LpfmjHfcSAWHY0hEMwZaR88AVUjhHXdIEmyZ6ZOjPyo7PLvuq+kt0K
5FbYbARUeZ0BiasqVKNYqUsCFJ334BjsCDo6/oklOYQW+Wu+w3xXPCe5o0YLJlSzmxPdUh8eDvW/
YinN/YV8pVuT1Bo82aI+dCMHolTV9R28ROYd54HY63KG5Fl7EPp27tuio/fMpa5S96QSLRr5Rn8v
6aftL/wA+q8XnXqrCOPVNswg8HGNGW/D63JJFpQhQL2xLT1h4eNJkJfc2fw2SiHbO/paaC2RzinW
NZrzF8iW11UdLMa57t7ZRsjbseZN4A0acPG8KhNdwnaV1+ladb+IK77VuXvt4BE5pu1a8ww3VfMy
ZlaYt4tPrB0eRc1Om8koY8otxKGDDOVx28fRmfUnYzQMwhzcwIN7DrI538U4sTfwTf6dSTVy4VHY
7RJQWRXiPDOr/7lQUmV8LdueL2yJgyMa7Kd3lXMbants6yHuwrxSYbjts4zfCWOA9i2X8n/JHdly
JP9UA8R6otj7+VgcupI2tV9PV4KDlWWFsxBiRR3kd5rDg7bsAy+J0d6tcbTlXqiMd3OH3ZMlTie/
0PXYnmlEtVxoWUrOX7Ihat3sH/Zt1+1CZHXvkiSiUM9xwGUS8/MRZCljnAH40YcZFdWpicdj76Cf
ObUHSjLECLWOZREIQfl0PQVKMARN/WDGVZoSmZYj/yWVmZQur8VUdIkmmrougg61Iac6H0AqwPl4
X7PQotazczkctJHvRK1kwjwKPhZIBlsNjFhkWMzkYMlJbrWRh0Xfia/nWaszoqof3v6MBCroAaSu
0i6DkNin6toaD0/HV8DyE+v0reJpRRMxgO/6tLTJG7MpMqrQ8f6+EHJVKJruR5pwgkUCu8pD27bA
4R6OG2zuDixYAwWcGUPBCwfvW1iUdH0qEfJD9NK53vorB7y3nRH1/YvWwaIbxthfzHDO/kCVU0cj
gX4zN4WRcvONhMOfVErHyVJKxaCs6JBkp+gexMDRAL1K9addzod1lCPUt8bGVZFNLYtXEIwv/+OT
c1evEWcJiaF1zZBrT9/RcmGrkm1StB/+/AOIVduv12XZ/YFz2MjT0dBUmxoPTQJwEGbm1hEM6LgV
3Be6NPmUDbkFS2sGisUZjM/cSy7o5Y/zfUo9UwSCRyvcWcPAbeb/i6UBjZYjeNiuODHqIxsHTWFO
8lX/oQiHnkuIQEn9aXchmVInweBSsfEfLN/W/keynUD82Xn7f5QrsRJQATWb/MIQCvyIkRDODD5N
AWqoFRI0p8t1wBqI7XZU8SsSf9t+esZEeHFqVWA5O0y5Lrob+aFbnLMlojuC3fF9fNaAJKcpnhn+
vttlJlelde8kXnz9rk80uGHWyNT8qJpG16fxhyVMm5YE9WkqFyeJ2A6209BFwCl/R92Wvg51TrZ8
7FqCqRQPDUBdEba7v2SvTO0Yy+hYq2OI6imCTYH4zK9WeOkKJYaygjHIYn/x6sQV1BFqvXmQ0Nco
y+dCXlMLa5EnINb/QavCEstTUVLOlC3W+e8nsSiLNZ8Z7WBMwH/ZrwJS2Wr8y+EGr9tQ3HrAKBNY
F/cfqnXqJeCwQ6WZ/dEg/QMcv9dwzEQXPwMVfH70M1CUxri9miJbWtMa8T1ahvcSWpbC8jrVCynU
fKYc5uAto+vZcBlBmBZTmFqwVuiBJrZpfakYPi/WZDUV1mu+9jkQMYSd2+eQxNVqIoMeoSfyfhhz
bYJado2ICTEeljtusybdAotHkquBuO3iHgrY1drtw4vfseVS1WuxUCzO2Cd6I1CW3rAerZjUKjT6
WRqJPlnzkI3r7ciJttzHVq0SfcaDazUqLYttg9tCCUR1LxZFSomxigMi1BqUVZhYv1SkhT74cO9Z
fQJc0+0FIPNeJCVnjJqO3MrQO5XE7AfcSjac/hM98CK1owQp0d/eW0kIltJSA458raw1GD7F4V/9
1TEmMgR1AhLt9u8HeIMJ0oWXq6wtVQFF5Wsu19/H799XXj9zCBMG55YksIT8fyNHJb9EhK9q7UQb
nEtxGSKjRs5RnnBtRJxAxKkZ4uP505j7BJ94a4oyLDBBiEVA/uKpjDG5F7hwfgUh6dDXEbJYuO9/
1SysBlu0RvFZl+wXBMCBwvm5zjHWe1xJJ71+J7xHPYN08tCAs6IPcgQaiPp4zPuXiormKFF1oiTu
lIeBhc2P+p1aFGfPv/qvUbk6dw1HLFOrYAoa6JxFWomZfK2fjBo/VXH4SZecjguFPQMSWZwyvVib
46xh56gBw4sKEhepb3D5iUR9KhxZhpCSRyRKhaVCD0u0ylSc4d0VMxYW9O1Ctf3XPtVOM/B7w+ae
4YwFjsRw8d01rtVnQc/ER3hqwQ1pC6OYsobx0btbB0WS5G4gobQb6kKcQLaLi/RgS0y93m2ULeL+
WmWgFblEG3+m4Q7ZunTao5h7+lmc1eGRw0FxauLlWz9F+w62X4WPHny+QFrj1Van9R6+cSfpTC0a
JmGLGIddvm7hISrP7x2Mr/DkOzgsuZFi+LqZKDAUrZNfn/fl0U/xmOUzjSBshljWWjq3mN5ah068
nbT+AQtVGHhVHI2ICeTifVHFZIJOgkDjZvHk+jS6Jh1FKO/t5EGQbk5XZN0pgV9ynFGzQyFXiIkM
2oUKDF4vtOy96Fd0zjSo7B9KGaizpm4oVTb6emLUtEMHNNMRbd34ulvxnwsfO0BervjwOlqj2IpC
zqgS5yNVu9CUVE3DI6Ft97kMpqmw5tbiRjfcK4pHSm2M30SCar8RTVVaSxQ/8oAjxytsq3EqNYkc
Y8XPtKboCHUlk1pM6GWMMifFjPKjRkjT/BeXCcqla8A+318JoEOfbmvnfny8vrQ7qSctSznpa9ib
8z4+DK/1BnPGgejnplZENjWZTXAmPJ2k6YO1rvpbeOSx9Typj4jOcG5yhzhsRfVf12x50CQDmSKK
k3j2fZFMD0ic4C/cVAcUaAR/MaeaBN3TbMm5OtyCAfMKn0qRmIqBJVurUMNMxfhNlfAOPKvXI0Xo
NUglwMvoRBrfAvRbgfsOTyqY/fTIs0wmzQ+eYEcuGPoXA3NF7wr9QnfyJ5LzLsV47xdFIidHtsOo
QWW83v1a98UpeWwDm47lRWwPB1bgXXGxBouRowkow8rg2Ip3eLpyXf4q8rHwXhvAUOAjDncu0eOy
aS+TU4GzIMsVj/haSVUiRazJAoFebrmW3O/Y0MnJ3um6OMMZ7d9Kg5Lqd64tGP6Qx4T3+K5yttiJ
mQ6mw3VWqeftK9LuMn4Q2MtWgfmd80zFpBHpxgYWvIcwV1qYHNlXuymxITq8uhvDwzezAPfiyFpe
NOMgc2/j7shNSVD4wfGNl8mXVqjHB+h+KoSGPtLQOgYZasRm/c4F79a8kUM/PGEQ38Uj8xnv4oX9
boFF6O6rG5HaCcszW2/U7gtPPnV2w3/oZK4FdEtaSy/wExAICI+M858i8QKOMA/lsqJhnYksbKpI
6btcu2uUVBB7j+FWQMRjmqjwsUeOKYtbHZ48FxNNgRy66269pQdvT17nQuKjtvbydnguSieEanaC
WGUCxiWR+/xyfT6CG2K5/3+w0i7v1C8PCuGXFNkt7kWRTRCbTXC3fyueDevhVgVVoFQIbMRXN1uD
iCt02BEJgEsj+6hvkTbnM73TcDRYoFC5rJhNSTOoq6S2iPH6EJt2+mm5AtGWatLsa3GCg9WJO/lx
Df/fjHAwM7MosqeuNJufayUmZHklEZ4Q1u606d7Hr/KCqS5ONHnvgIkL8m27DLvRl2/vhKe3/Fy6
6/zDhGqdADqJEuiV/ZHy8VF0TMR+rKgoE3DkR/YRkyhh/PNiMNWFipd4IChFF/xTG1zwa8eky4O7
vRRv/z4YBfYFeyFht96irP7uapITbwsEYn6mimvaeZ+oZEJ45HHO7WwaSvzq3Z2XQkmfhB26HuG6
k72EqZoKqKsbwWrmAnFLGjf/PkmnSfGdHeWohXY80koG/rMiIZzLzsJ7v/MT+SrbyOkucCGfW4gA
puSTowuIWgqP5qOq3nCZ8WczWnnIwIsM5aAGksXMWvn67SySXL0XDPG6dcVC4ZepTmI0MMbNt2oV
v3rmEHkYRLYR5KtDMrnggybwIQpjxvKuX/UM5KiknRZQ3Eay4Z2X6xVva6c18cHcbFuHv2aRLt1M
wMQkMM8EI6ZCdPtbN7doVJn8RCYuUrqvfXgDWA0sUQmn50Atx6E6TwY8y6yQmxH2fm7H9hnCScJM
zzHR8XDp6T42ACmUiw5HeWhGcthlLr57r+A9AvSRj7NqK99IUrOROQ4Yvt8mXdg+v424FVfuj/9u
ILV/H/5gljMTa2boT19NSg+/2SmmsydqhS5EMM/rN6qB+lvDSC/ayfoW5kqNoFZODqYDobvpbTGP
W36sMpMulGyIcwhgdFMWlnsOGdPhOlURGFFjQGwZJxBPVpXIuhIDfX03gEodR0a7m6R1x/I9gUzN
C+iFNMIhqWyifN0tmPYljLXVVFz9o1b0LVTyqCA+2GaBsvdWHq8voQIbDortSAa515sXJOVTiU22
4GwJR6VkqKn6RZN9H7sMOf1gBeahqPkJQZA3PSkvbeJuV5rYDkOrCIxi11Jv7/WkpkXzx2ClG7zW
UHNq/fKOhaFxlX7s9pM+0rLOWWdQXQJ+wGbU6SNt5xHFpswfJH42xaI/lNSFA1wVIs1nHcmWVjlg
kfhGILVr81uVjWVRm8of4eR6Y6f9vzkYlqSJc4aNjUULdaIcizs4DQfGB/ylGg+AF3KT9YcM5UA5
z5Xb6pxrw2EzOTzOYO6CXwEBCNzcUOrHJqJO2cfVoKgrutA5p6GJ3I50mpsXxSgC/X0PSjRYKPHy
mx/l5U7ftztMoAnr4fw9HB+CPuK6q47a1YvZ7NmEDpPdeL1c1+AvYCijOv+Dxj0wxG3hdC+ixdEx
I1pfiubJD4KIOGNt0hX2quwv6UYetL5ZIyh0Au4YGxECvPoMowlR+hu2i8SZt+w2Uj9qR0hmf35Y
b6WWV5TEHujG1GO77KuXtc9oj8iaJ9KskbYIaQ0fDMSL/qtNHA8UDCnbIfJR5u5VOH4EpDZeryjz
ixjgnsi/VD/Nn8ecg0Twjz1jIO2U9PrD1yTrCYLAnjkOm8Q4biC3wxqgLSzPgXNlsj47/i3DjwQQ
DeAhI2ifA3U+9rPIiCMomSV1CRCp3FuIzAZuswRBSs5xEnbVqa3Xwwba3OIivSBcXSS/5uRbY61S
y/bfxDSTsKUWE+dLrv89eHjIKK/wuZG2ScMSNrbm6gHAeJdAJEtr970yp3A1HRZW4XUSyiHseSzQ
qP/2SW7LXzb4jHRVM7ptxbTNnw7F77BL6ENUh/HHbWr20ppfNVObbSiYEOD83Ai0r3aw2HZL+OsP
BaNoG+rMfcqX6xyvY+k9R6AotJvyWZY9Hlk1TRtXyykHsVeoE4fMuUuTIYR3jB4x2L5QEEmNPkCG
r4dGnikKP0piLW3TTTkPE/9LUeQL2wa3LnO/BwMQO3YZ6RiAQbfIcMJJMiQt5LVGyjQNbo4Y0iY0
eCYnghrdg3JVP9A6CLC3NOOjAibZnWzhtmuH1VV9TiFM9cdKpUyaUWeeC05Pq/Sa+egkakCJ4oPa
OEL5nPxZeETo4DVJU1wVsnGWelZdHE/b/+T3TIPwsXiMWzKlap+crKvVIK0CqxJ03nXHXdZF9NkD
rt2QPuLVfBapZyRUVrvlb8jah1Y+eQF52ANOUilp9WZwIXCgKlR1RV7j3qLsfHTlDi7+nbeateel
CCYAmxBtRYTrT800kpzigXZwapqasM5R4Ff/0nWuzZrIbL4qbN+xOfcBZ5j2APZ6A4tMk1KVbJ4I
iqTheGoR+7kU2fpfu76K8DnOZET0A7Vqej8qz6Ke0w8bgBpW97/GFU2aO1TSrJrU/UCTFkmSfdkC
RcqEYfCLYBo0gyMZajhVc9QWZeB7XFAaUVXgo+pI/aTqWvux9te/CLgzeg4sOdOwDSlPIBJi6NBC
dClEKaWWjrXl+JTDgI3GzhZpBBaY3CQxkOYnRDhEHyf6NtzDhLeX7E096CIc2rj3xpi8K/KdgjMc
PKGuvI11xkOnisPQjEErVh5Ld58aysCFFqzy6kt4UZkDRDbmZDY/Zo4RjoTEfOY+V37yq7RE7pBN
8e8ZCSGQY07Iv29SGphSWN3H285khhLCMsZdKOuBpXJZlrLtqcK6Bj9dtFrLy7fa1G2eTn1FXcAX
y5N3ldO72iN/HNrZpUI9BgQ//yLljWYHh7nTqhBRaIV0lKMqUtVqZYCSQ6UTc8LsuCr/TdUkktpT
3cGBLVe9rza1jMPCWK8zIhoW+IKpg2oRXKXwByR6tN4CDjSkQHTysGqwpD3dwvOhZAAzYS7yuF3j
R9PE1h3U6AF2LOybKuo0tIFynV6tGXO7wgiDem0V6z6OGiPMjcUM+T2fwXTv8JD2J2+1cOf/5Z0Q
keIHBgfZRRY7mMWLEjK5E42xZgKQDtfDtmXq59d2TnA4Tu8KEjKZqTJq0qzxF08tTQUWiKcOufx/
9xp8YNzASDwZ4m5pl6B1CAg+cC4YRhqEyFJCdYiaOmMKZo0xhYMc2CeDFiTQAdjW3NgZ3MnBiOgZ
nw/4IwwtlDsiN+cUh95cWncx9oeK2q+i5nKNRc9dA+C5q5CqLZYBHptQ3f/xQMcbUfCbElc4vY9j
9jYxr2vEOuRSBIpMH5otVmmPcof1FsVM+dWbmtoAkfz90poP4t2PcPuQag+YfVRmvjE0y+49K9JU
9/Oh90T4AWsDNLednJJnbiLCODO+9P2GzKv9FA4Iv2s0ZJJqVnnxGK0luJmw7BV98zpjeiOmewuG
k7A2uryFsz7r6Ln4/tAGJZyiNYrL5x4rtu1Ngo1LMrUjL64lUiP2BGhORuDdXBZ+4N6lD+aeiSYH
vipyITWywZamnUqREJmTo01S+iYcNEpFQaqhK5VipX8pF5V1SQPenIUPCNXMSu+GsIBvDfDeaZl+
w3Ya00fyx4k945ERcP/tgOl2nkyZN+2+mjfpqWKo533srgTOQSUABw0mMPFKXVgcKEHJt+lU95tn
1mTt5d4DVLy7epWMeDXVChOq5R3LTRvm1Eb0198IwFLHZTBgXAvwgknuCo8SFcX2pUqzPBTm4W4M
cE76iFTcl8TrVRsdnnDToluw6rhQ1ZIYFxxs6ry4MrrW42rdeN/9qyZQOfR4i94EE1iSEV3V60D7
Fufrs+0jrrNl26aQEUwEXd+AxBidDLdzPyZXiXggJtWBkBvRk25tMeAtUQ+PmZWvaUzBiZnlWfyT
bm5ID8PWlmU9mgm79V//cbDJZ8GIgn14bqdAU3BfB2zHTzzSVBCdLZkmh89jmUlbtt0oRH7zzZFz
g/JE3smxt7EOLXAPLDjL7W7gXYw54OvIKVmutgm/B6enmRLH5pZBnueDGZBdplJI1mwrQ2m5VR+n
WDPY1qSOuOOPlMq9URJHvy8es47kj/QrfCUD2pH6D/ZrBufGFtz6izEx4YbJBfYq4CfLPqnUASLl
1qbZNPsLIy/JfKRAfoejf96UnoutI2NZqZPqQQJsyT3ghH2cdZWgic7yqX8QK2dwZPx3OtIp4kY0
uKfvNK6i/L2HB41vKOrisQr+pB2ocWuI8gLfQYWvTdta9XXzN9WtePa6qUJjTNYMzOAsPB1Lv/oN
r7O47uBnkmlo2tGgvYynQU5l7Lrv6u8yXw105hGA/ACgpfovpZXp/OtpgQwrBP0gytpvHX/iNZfd
43zHm9C3ndEdP7MMAvv+CYztIqa57SB5FoJBTSezgliyt4h3KRCxHdssEaiJap8bLu3jNaXw2WhO
0ZVNMCMpTYZKTq4RsIb5Ppd5mlzUfqtYKOMxlBDsFDnnHa0HJ1ARDBSbpX2yxaHzXkPAsAxDoAdA
3zC8OI1X9FXRyeM4zaYF4twWjid6MLwU3dQaNwtFLyctAqI6uGXD++oskXckV6f+cAHVNqa5R0hz
rw+QFlFbhpHVI8i9ieggdmJzDkAw0ugWLjiGkUjszm9z6ryFnowjWuCKNjZOTcexlCpfloJWNQpt
m+zR0ZkIbnZBSfYNnTgMwBkVZvCugUmPqZnxvy9jHJakFOzQCPeO7wScKXoaUxwNCdpzT+D9Egij
o2D/hOLpk2A6zXUGTR3/DroBPaAXCqUbzGjhs6tPMlDbd1tGfaIjx4gjRPQ5+s8Jz7C1oCWQypt1
KXhL4Q5wA7G2IxmCTetcWtAU2vr+i1d9kphtL/iyv3Qnf3F7X7CBBpSbTAzTCqYKHlEKHCag4+AV
tlCiSaum9bhKE7tVU6uShoacaYkXI4/bG3cLFuARkMB1xhC/cpGMaHon++0jnqrT7SqB+BarbHDP
q40D3iu8DpCDxRzrCj6jYpOz+m5Xqqxs/hSmOtodpZQHQ5Y8cLbdJN7IfOAgbbl2lX2JLmF5dRCT
pnC6LxUS0LM39W9UWLi/qLhZAkanpx1regFuSXGzJv7VMwIgFKDtC7bBruYsAjDE5aAPbPdIgJ3H
luH55zbf995dJ4Zo7k7B5ylqXJ5bcaZ6+nTyIjY3Ggft3OixC58ffOBcWfNGiMYae4MS9btT7XM3
Bj0mHqgxVLbzXpbSOFJCsG5esKkCq4T87KgghpAWrqp1HDpu/znxrzoQzLMX+wzrvnSId7S/+LPL
c2Ld3sJJpjyY43iOZ7WpRKL5ZbdsW74Tl/MQpmga2zlWiK2nrekZ6GUeChxbL/7Ra7R1DHFybdAr
9pvPvkbCJR69ROjXD1KiDDtIwFYWddtdOj7BUrLmWNkOGFTKXXyr+mh220RpNZ6eB5DgNY9J0F4G
Om2ZNejS8LuLVxHTHNLcF6wP3WMiM2pf9IX1wAWm/IsuWYsX6a9Qn2nWIXwixYHDg1WIbYXLUcbG
+M0rS31gLh62Rzu20bVO1jGQz2k1cgFXTSlb17ynvcrPO2ltQHNJRwZoOfRPeQ/xWRFx7oS1GKiK
t1PaQJonBL8/GlZJYYCs2n6fvAY2FPX57gglvLwYJlWwJp7X0EcPDMsMcGVAm1JctXJeJjKmmA8m
0TLXaClr+qUe6BA2374F2MyvTboei9tvlTjmmprp+PMqKR5QODV4L24gmbXZx0oE3hCrnQE9IzOd
STqNA1WlFgzdXjJ+udioICirLctWI+stQWql3E6bW3aMCWxxeeTrcO1MkDpcXzfPourfb5zmBMwa
83MaJ/Ejk4iyZ3ZFGOMtfkVgiUsaa1TlPMbAWsDYHA+3jq4jrKZf626FSHX7j5pQPLd4Ya9QFOiG
mt1OmOCYznLXoCEn69XgY57rn5HcMxjIWjuD8oKz2MUTm+BQ3XnBuZmb17czVZ2OoIdYVuZbOSy6
lW6qrUXw4OQUpuUlRBbQxQiyiKIMq1hcBG8jcvvEYAFj0mt+ZiHEpz9fE4UPmq8ZfbH2NW4LG+/G
iB5QiVB7DUZPcZC5m01CBG8dbqw+WD/NoGKZ2sO84CwmeGKvMxwwjKJV8oNBNAXXeObrLercblB3
7CPhKy1pbghzpvdm6eRtp0XIGkhjNDXdLwwu3dhXOJVZL78InMPoGZjGnmtpbS+h8cv9B+rSi+kQ
HSvIA97k5tfLqaLmMWAd3QqKCs9EaoO3drhpv9Xf2fOKBpKkZa4ukm/fNLxLPYsRsAhc/apFv0Gl
OjbUsTY64oczfBY00T/qdFb5ec23F6iThzqrBW8CHktgQj94u55hfuJ1AzGiHiQfi/M5uxl9x8BT
vNl1HwFtHFQs7VeHY6WWuFXLXFQsVjRKCwMa8iENzPVNzSZp/x9vFe0FUTqqxt6cL+ajkjmj0VCo
45scg6+QHmXf1AwDsXRG7C8qmcjcN4brOTry9ntOF4PvVEaXBS/uXEZjUyYe78cUtbvMwiI+OXjy
cSZ0p5lnpuGyvxsWPBi83evtDh8B0rbnqypxKAOQm5iEvexsa0QXbuHvcxHyO7s402KDXroapnJU
o8xY/a7D8rEw9r0izK36dgS3Oxrkygpq+up9t4JXsblFfG3QCAYEavLykkqrvmO7x3LelM9d258q
aJz5ELRcZM3TWJ21aK1QGORBx0qR9AUobF1aXPfaXoyL7hlm1GOCh4rUdGlDr9UnOaAdGMB43F4k
SH9zrvpKwxSXcSI9IVSFZoi3bI+0dfdxrs7J9MQ8sDjk2n+t/m+s9E5ykuKjR8utxzsZalSjaNQo
bTH0c4ysn1N3A9YV8Hq4tjTPOBCwP/AQUbeTE0Il2eVl+CuzbeS4xHk/rVVe29ALZSEcbVPr72Sj
9dnp4yx6LV7lt1XOLg/g71xS8THgUrFbe/Bn6L2zqt92iXF5WEYmidAP9c+YjDOk/XYRtTUC/NaN
LtZKUzuECOoxsL5pLPZ8smJf4Y1ai2g/VrVbNs3QLZ/MweNgnHg558axG7NRQEMY7KhMAJT7mvVR
zGGv2IxNvY9Ko04NtzZSuARnjOaBCF7+G0P2o09/4BKbCb9wRoR79r6R1yaw+QWED5PZ5D+WCtik
IlcKzyjCmBMCbdQyW/VbDFDkwzibYbFvfHOgs5lReQFqWFhza7doBWqMxgI0dKniV3Fx8zeUTcwm
B/MQU3ma5OF3M/zHLVsqO/ROfm00heX20v0BWStz9HW+cNWZsA9XLSIVLAB8OIxq94DuVK47T9io
ELeX7wxCdJVsmVQMRthTnSaZQktwAXScz40DyNLwGvc/PVoycf7Fk6r5BtrOT/zhFNKA3f0+GXqE
McalG5gE/aqGGBr07U6Jhtfgrajpha+UkdlnKV6W6ZXzkk08frirbJqvPxVpzxXWHCuzk4UGdY98
a2F/18Pnzcd31TijQVHoS2tzRSFtxd7r9e7fCHLavMZTPU6WcZalmsPlUhuSJt1ITIQBzN7i7Fq0
+7KM8e/F0+zVc0mtdTwp2VxWuP37Y66JxWRgFFbd5hYp8bh85Ct4zOAUShpH6UFVGcBKASOApNBr
Du+G5/anLwEnqXEkVoIKfIH9oh+YI3I6ky8NtSgmmq3fXmGAe+moNEp0awFmmF2VS9FoRe2XtddX
Ci04E8v/D5OUsr2S1q22/jAHtbCW0+jZawkjHE1PDdaZQ054KSUvDIqBptdvUKOJsM9JOUvtG60a
pz/I3JOYBbFkL5YpljXimVTrBHMrad2l4KWhqJMNKuR1xsYdtyCDQAOqpk7L1RIbVoTIdDn861Qj
d0CvxlLmjpGkOj9B2fWDGVAlTsltMUzQawnAbbupvEHFK1+8kHq25nS40QfYGHCPHQC7g9fiqjV9
2ArIi1eccM0FTAlWZRAX5xxBWJ7oAXhKrCc38GQ7CSwH/h38kYcquwXZAtW4SQaVy60zIoF+sUaD
HiisyXJt0ozLmV5ZKtnDgsZs6hn1PhTPDeHA6V8ziYZlzB/QIjyUr5Z/xq38uD09dJjwF91+pk0o
XQKoDRS4pAXV/28/cqPU4EkpGXeG1vaGjU19qp+0n74eDDyxdIRYv6byHMXUDFPhBNzR/F7RzxK0
r3chMiBPEq1V2NHrV3EPV5CSjfjZzHKA2UHPJn1VJgr9fMRfSB3tYUvgMI0t4PblJKc2jqyCI3Az
V9dBuagtWPmY7aG7XE+WnCDN7PnparH6A59q4ws0nCu1ZRYeFt8JJqyb26RhZA16S8z2riP/C4Sf
Ckw8q9iAzuGujwHCC1FhVhDiytzpDpimOVBlTgJjmUNla74McE4l+LlkuutUNH6P1DEqqAhXUbRh
PCMfRcvWMeWBX0M0hewwahutEg2OZUyCuZ3rl+DSTpzCqABzGGi6sjfrgLcEMdabeVXzU5/h9fkB
K6qqHBMQPlg9Q4IWuTBgFTC2YnG+xI88Wc9Fr7xYu7IcV1ZNwWTvPBOl0SFWVlzvAKamPtCOc0s3
8XtPFlwEj0Ukvplr1/JttdIwNmPP8faGIeWyjbvMlSlGbdGtFs61RM1/2oxg62ZuK2IGriPAfdkH
puCrfiQDAFiWF/EvCrKNB54+qykYPK2wAtp8AVghrnTaP0mlV1w0N9F3FplOsNIUTV9/7Hd1WcRe
LHy5jXWc1yqL2Dgl2qaB2mIeW//JeZEUuTA1+AVqgsTrP2IOMEJDZp+z0xmt2PcuZAoR+mdD6GPH
fWfj1pMAQtnXB4ZFAHIil7Ipdz1zATXcUt+N9jMWZzbb313clYsCfx8oUOY+D1o5eyyGq6dTMIOc
0pPVIxJbLqWbQwRKTIYzgWUwhNK7cEq9oVo+vGR3jc5WXI527SK3YXIcEaFEsbUZK1aJRuGrOvC7
FxCU7av7bTqBgJcOcjffn+0HhMOuFmzW0mhQvqtWL2virHEOO/t3WAi1M8so7TlZWTNJRtN22Ycz
0FVtYtcCOed45wLJydPAnzICr6wTa+S7vTH9WoxEpiyNeGft8bKjo/vs1TdfgD07ABvZqiJlQgRm
yVVPHvefzZbbRKvDO2vu0yRUt2rd61jERU3fYUSkxLQAHpoGCTNZKGRFVWJ01jmLcHFk4ILvZS60
LpoeRziu10np+a4UEYg5SEDL6G4BxuXIONsdphaxufsdiQhWFhE9cLla9RWnpklNT6Ej1qOysmdf
pt+sa8IFYStCDtha+xk7NVH8W1x87N6Xc73py20PAvFUTFacWzPYn/JTSsfhgYzJDaTJjhjCZlKj
+LYyaY+oDU1nF5mR6vs8Hzv+pL61/TWf8JIjRBnSflnrpPujW12fNzU3Up3inkpwhQ+dsaIk9MNa
b5XTSULiKYiKYlhKPr5VvgvysvROm7+xX+XzqHZYmmyGA8aTfzvQsd9xm6QQbinhxbaEoXDnqOkh
PDE17SWNvwXKxZHCbsqGTa577xy+ibeIVkgL+OV+0ZgmqgPrCDHBnn+3sFWo5ThA2T/ID50e9wrs
CkbdezE3W4GtC7pBxjq5RIuCcplLJQ3wO1qt/4Fp2XKBF0dy2gPlaKKPmjwJeq5Q8YvIt7p/FYEz
UgXJX4ApqPaKFfupl5mVL+VJqZitWjtxgwVmDKFdI4jBWZiYUdq7vKNrCrw3+tQpl5Q60Sp5Aw1b
ZrfU3tplsqWdn2QOU6cvqpCb5VxEOJwmlmlKdCSKi57uO6HHx43k7hoTpSBihQ8WEFj5P2wSfywo
O+g0UxNiONOscKVush5Q4YVE6SDhs+qAiq2xACA87xqeKCiKs5RFxiFaU1cXTFKTqsg3W6LLbTwK
nGHKosJP1+kbcI9a/Yw6S58cRf8wq5r9/kymNpItsf17wP6ivkAPADmmysXe8kcVCpqeAatggXKX
4wTXAfdOnVUUWU77frI1XtEOeyfg2whfn1v4t/x2HeMkmIx+0tTB9So82HdA/+HmUM3z3PKyGeYg
6gzrTWJjbFuJNiAen6wDYPBIeHm48J1zJmqguDW6GUsUnLVn/4NDr1NhLtuuqIVcSTXeSeohu8lS
dUR1TH3HTIXCc4o0Aun7glsOOqo2LByaQb/RH71W9tuXeyofpfH/9MhvqwxqrwAsmBCVKeu609L3
5d16p/qWDIE54WXe7xjyP1Tm4Twh6164PqyXYznmN15n8/W44vOg2Xdr/fHWXzP1NuXmaaS0Jj0S
C16yem7MDIGgLLVKNserPNUeA/lwh+AETRn61wT+X1QNQdHiuF/gpxKx5j94mPQYJur5Xco/CY6Q
oPbANWe6pjLBs9xjX8dVhywwbziOnF6kALJLWydwLOFQOSGGcqfaLc2tEtT+Fh+LSWPwfmuaCxpG
OjlwoBYWYgf+c0kvaMHgGQb3nMvDf8VlPJtVDVQ2A45be88QzwU0EQCrGEVCCHtwGwDr871OYjo5
+lVjzBtCxEyLErpfrZlnGvW4qD+YIq0fFpE+aLjB5amzUrCFxbuQNxrv83v0P5ZFxE3JC+3QtSMl
4A/q7nVXek8191vu2cilDDp+9VPRarqMuxCAkjcf0Q4wBgGoL0gvDDuuNhkNafHU0ntdMWI8/4Dt
P45/rfIXkj7Ovh0MqluccCJSBE303D/+6Ff5SBlFnB1irTDqllSSCG+skvRtTArUCzJ6U1oXf9dF
Xw8UCE3UcKaTsYXrAYKzn3pTgIiW78ZF+Ndo/IB+i9xFjjFzEgqDU83iYLlf826xKoyV6DYd+BUn
fNYBya/w0GfnUC/YeRHesso7FHsH8QarTmAcn5RMceVfNiCMugM7Yz/8VbGesC6NQG38WGPRmfAH
AVLjSLH4XSV2imUsfH1lIxHj1LLnUoQSB6NJSO3rX606f5ckE/V5cz0u5cunNN4W41zWsndRh3Vk
Vp4Q3mXcmDtCfisGbdP6ZZ8xIPlpwRN5N8GkmukBUOpJiGqOjAFaP4CTMFCjujt7FUqnqNxGy0gi
veA8i5idcs07qSPQHa2w9qsP7TvhPzpHhU75jCE2ZPnYtxSKACgQYDQkdlvrA7cHY2u6VVqUMUeE
rrzQ8QgIWM0o5wViGFpo5xM/qY+Nx3s8uc3l94isbS+U6yyhRoTVPltNNH7QFo70nUFvHzHBzNEa
GeGTRl3ZusJ85IAQqD8JN4Wdt5CCzOMCI/MGDmzKDKa2g8Vuq6Jy7oOUbsSBzd5JeNptTli+3Y0B
jeeSOH0OdFurv1m6Q3FptOYFcrXBEtLQp9stF6qwqoOe0slT8ELE1X4qWSWbDSTIM0VjPUnoHIhl
/LUubVDZik4abNFuatshqR4QT2CSYdWaWTdykyTIekZRvv9vDl/QHX99/3+unBnQebXK7ENn/TcC
61+zRcMcs0FM7gioSNqcqeRxjD3w9RmDy4EqcNvwNgaEutJRZkOarfb/9HwuaptPvShZ7HN5E2eW
j9KQzJhVdlKUnn6eia6XXe+04FQUkhz0JewJgsZDwOfY3xnD314OpK/gCx+BSuQ2my5E7ZmH4CUp
b4bc3tX4V79D0SX3dGCulEh6ZAWTKKurTC8T9u/Thrp3OS/TzD8wpw2DdwsnzIPqPALDZj8qLti0
P8Bn+YQDwNezLzkJoE6oLPStOfp81IO9WsaEPjs/L6Dz90MGI5j55U/y2IXAget9Ph2YH7Jh6hTz
ku6eD4pE/0DlzrDfYLFTxhkD+eqlkQH6V+CDySr+a8fsXMnmkORNGfvJcRGA7RvD7yuC/d9cB1qP
4pr0TDI4RP9tS6QTXk2cKlFjOX+yV46EWI1xgVZ1MtURWpLbYckPhgeLzY2lWP/fCzinmYCiGpQ6
6jhG6WEoSGC6h0ZbjA9roEM+AJo0uIRKtCKNf8BoLhKOWiCv8gjlb2Dz/cwN/MIoNBNO2EYuCuat
H4i26Kw9kPUcsw23fA9aPpaRP2ZDOMvh/PzuXGI4ojvUV2ajIM83WUytvuMrURXYBPo9UBTZyQiT
389YrkfX2whjBzr3WrX3CEE155I7dXqY/8iH+wFLnhFg0z2HaX02wM8dlE3lFzjqE3CsGhcN296D
CIrWcjQNe+QMGjZJHiSwpzVXhPT2ftXdp7pomO2bwgMtA3p4hgdCe2pIpiT3fvECLOTrUghMx181
gfctM00j1JdjDMWIC6o5+y3tWYgrc2dqRn0ylnNNHWxMe9PpAqCa92SluSjOnCHOA5FNJFo7WJgx
qaqUKj06I5LF8UopXbH/Lcib8bFcTO0frm2V/FYN/Lb9EIJLisdVujCuxa+RV7/PXbRXGJvo7Q/J
WT8CSny3mv1F6/cFBXjpJDLycYfzzP76ocdnHJ8zy+SEgdRWKKUNJxcn6orv8/IkCfLl9S3eSGXH
zsxMzYwtpgtKI7URmyQ2iDLSgI3CMc2E8FhTjy6LSbkAQX6dusaD4Pmd99q3lW+FIRPvK8IALLyl
POB9eDnvV3npPzMTF56ACLgMdOMonstVLbIp9mTubkSpS4i6SN4TpGboRuTOuhHUN7gmLxiHq275
jTnSgQ0RDiSYKVSHEVCH84XoNV1Z2v52DmrOaY9AeJJ9oI2m9Mogq0qT1hgxzq+c/59/6V5bNuF7
GyPj4aW5C7OQEWPObmU1N71/J5xu8+nGDM2g1fp+pfExj7IQRo98PvhS8js9xls27FynTFjBgeMf
xZu5j+kYGl6EJImg1XjGPBVkhG1LlH9lHso2MPCSj5n8mPMTM2k93Ld0v414Uc058V/cT3C74auV
0C8Ee9CJE9clBlr03ug5E3Ke5wn0qlpQzleYG8zKY30q3hFJmIXZdhCmEExO3X6aytUiC0b6gR3Y
NJGmTTAcotWAH0dpbbySucz5fv2LrqVn6Mfvm3CetDCI8POFKM96drcHpILJPN9HM9027CZWA2cf
jGbjs4UzUE+3tfr7z1E1h09lhzXjYY3WlioxsTYHQGIFZyOabMdoNjUDFkNK+9bf48iAR4Oejh0H
GZOmlqVZlugAnWGArUNGzFZQU8kV5T4xQhZusAE/o8kAehSJYSXOrecstjjOlF60Kmgik1SntWz6
67Tp7g7FC6RHPNAK/K4FIokLoDVxX002go7Yiv50h5tI0zPhKfbswau5iGaqLU/YErm/rFgqqFvv
mGwFhZYmt1iOWzh1vf4wUoyC5XV7OCHB6+oeSQH1w+lOlkKMGxJi4To7bwMkKJijYpSmBv2z7KoM
5buD/zgrRy2Ae9A4uAFdjVSJSHo7RRC2S90+g+84CfviNTT0ucGXnLY4mhSXsLc1JCyFi/5pA1WI
rQ0KUKL84+HiExfwtDuJdvkXo1YgF6OJe9iK5z5N2r/VrRC/Ld2+C61a/1D8L8Kg2YPWfFwN9Gq/
vEjm/apZFGt7k1ws0OG3wCd2FXB6v6hUn6oBIBy94bal8Pxl8Adfm9PGGLsKxtuTew6YGkbjLQj/
d+B71Wa3jWXa8tc+nYHEg9DzJMOTyKm81nIEajzOztfY1sS2hfB1c3+TsdxLOSA0BGzW8XNeLTeh
HPzlDriUiR9riHKAWy5AAjWbTOkkeH7LTonzWS6q3p9Yx55IbP9/30N4yG6hxhi6tl/CNhORhDp2
dsYnU8mYJKFkB7eP0127vyeS5iWji6VwwEP0//nDzDk6wDDQRI78b0VmNG1GHEwfMe7oL92Vmg6j
xX91lH0jO5ZOOV0GGM8Jnwob6bUTDE7c5RccuPZFsp/LlW07ftWn9jvnPqHXFqXsqVv60EccUzwk
OFV/erUhABVrTMc3IAijrxFQ+P/5rJPBuC3RousHrcDCbSmj8vsaUwlZcSWpB/ifxM7tyACRd/N+
uATGucsnLnmDp++vjNAcMYUjXACw8RSBOahxbZg4rTYVYnu8H0SJN4TN3B5dHL2sNTkYjI3TLiGP
XTMiOV9GjVvsuHzzNXIiJ76AFJzZxFT88tselL8f+H+RW9BV8t+Gmc0oeBtB92DqMgJXN5CiR3R8
i81vxglXh/TJ8RVBr6BEZqZL7qlMFTihdSz5mwJlWC/hTAlVFN2czcpeCynGT+f8mF6Gyl/BkCzC
Lk1/rQBZgFnLr4J6TFfpXb90BJwfKfhtV/Mi8hDFuuYC1bLN9kAKCmOFuPRmhcJBlNCMOY8lgyfB
C2E+hlympUfosUA36BCG2eh9Tlu0yoR8qnHF8Vf0EHyIOeP6MiwbzyuEwr6k14HxpzyW697l4Tbh
NRAmsEevn2T1c/fqPysgPpykdK9dofQBkt3FH4NK0QWt4Wtg5I6LO1bc/itmEsexHShzQzNCpUzz
bY5jY35z+JUwgHPHYzQrlXyqlWy2cRa5NABaHJUQdcdQ/SQR8zOvgAoIcL1ZVGMQe7hcAK/vDwEV
wF/B/bzhZOuv2PTiauVu1HPJLM3EBPVQk+oNayC63D9lrKhHi6pdEMF8DVgoNr8nbPnLeow4uWYF
oKNDN2bRZBfGIZRQ1vNvRqcUMhy4+wMII/BcqBI3QfGr7S6D50uRaZQNTMU6UMTA0rU6ExiOwnU0
iIKryf0OHdW700wtkFTUnp61uUBIls+JKreAa9FZAQI1+Sukd9ijyf1nu+jv0OxpwGqG45hQwqgV
Mqf4+OtW9d8zmVuFwrU4J+NC83/GOOJJ+VkDesde0kiBh7ylhkWaiPHifX4cQXPNhP2ZIWVwciyG
m4mABd2+4RxwnpONWopYzcAw3N6lLvA4Iv8oW8OyrbjWBgRQSnnFCoHzzHabK3d4IjRi4LX5nhzn
Z7sie80TaBiJKrqfPWi3/LGkHLkIUVlbBQkbmaq08Ef/wBUGSj6MlI9IgfUl7yZtIqbtaf6DIl5P
jZgifIaO9xfXbtbt2GSHUKl0YBCo8k+aQlW9vcUaD7UytYQIl+/OVuoanROAn53yzNs/Ayd9rgVM
05S8TADHjTaf6jku6FkQzkoNjwdDcx3idN+s7X0DLVbZ5Y2Uj87Yx4hoi+Gi7sGOUgXfABu9/Ygj
99yohffT7lwyqZeN0DIo6ESYn1hnf9QSoGUehbVxdE0uzO8/F5YxnJXqrRsvzDhvwD3wZ0W96b9q
1MA3CBATj/lJWXQCQTgmW5eueEbjkqwwY7i74YgXQrnfJqFQWWOJ45ICvNj1kkRCKHY6nGzihuxq
/rD5PSkzzzjYvqvCTDk2ECtpIkRwZJjgq7kkdHzGbFYCTuqmaRvhBFMus+hIl9uO4pIFIrl9vRp0
ZQ82t+HQFD5/JuY/Rc4Z2b7nD4Gbpib7wa45ZZbRAWco8p4GBXIpGhwyoh31L+T3nROIKo0G71yL
gpZpHDmFX43MFDvN/FaRV3GnQWtnHCfKs//f88/6+fqCH7cp+/xUCtQfmSufGxGx72vX8EjP5sQN
lzBkfUwPfq3pBXhBSW6M7MEadnfbtSQbkNqLqDDq9M6VYChhj8yp5DmDlrYkRH/BZzLf4teJi1EN
xY+q1C58BgRLiF55fUJEOmNduH/OjqYzV0wzLzoc844HCFUOive0dgdK4h+CLbjFRvt5Ee883weD
+TfL7c0yOueWY1QlIrUuF6Ml92ZK8Fz0wtpv/SfskDTM5VX3OXWaXZuVXNEcAWjt0SmE/i+8lHw4
EBbOLOuOjg/EwZKtEbiyTdluUwrpsuzqgrZ28AyoHq4oD7mgK+ifudoz/7Edv5nhWRDj4Rfdj+9g
qvSo5FJ+T0Rc9Y+RaVRLvyRarHemcznVoyH0jcJUHhMJhBtaEYQrMCkE6ESuGb68IsiPAAao88/J
aZtgtlT80QXlNX1Yjf+2ZA6/aY+2yuh1HChIPzP88G4T4M4VKbl6erDvK+nT4jTXFjWyzDqDWB3q
aP2n+X686qE6EJP85B10HfLkDv3A6AULhMk/DdofhcNrxC/ySgnZabFPiNhv5nUBM2KDw4TI5/uM
/mqFc4xCe3G6OAYF+rPebA9ra4C/VDT781yXHVq1cDWw1bYkltiyMstOOQAF1GmPx1dGm2QGBiHE
AXqu/V4/R7Mv4ltQeCXVraeDQhg4gid/rXSY/c8/RRmKm4e9Bei1D8+fdSpMd9NDh6gQUOHxJap7
IkFiX8RNw0Gv3O4ABjDQfSrcq5KXZaRbugzsiDsI6oNrqrIopKQmEvDuogjtMXyd46smcol//Bf/
qp33IxQuQaVUAPaiJ44/dWdEfzPloQC4s2SbZQHhD2k97YIXuyrWDx+zV3aQQMTmIkSvD7dd8Mfn
/YMsUrsR+qpal4DsDTt9zmey0aF9M4jkOeQrTSxaCLCbV6UE72mJVIvflgkappgfwYjUmfoDgQs9
JCYiSoIA1nhs5Jz1wNcVKk9wwqiWghK9vEjT57eStMipNvn1hQ6Tvdz7YJwzTCCpIHraRop7PXZ/
PIZ1+8jqUE6Hq0ixEVL9Hp3PnziTVXXbRhf1Ylez8qJgD0DcTQyQtAHVkE2tLEN3JncARaXB+tnX
GAOaTHQShzUqlGx5HmaRbabxPwKjGAIKr9TV8xwpILuMOmX0dHwcFMDyjub6o0fCkkDiWUATqL9G
8nT+eYsB4hy+6nl34fvPKsSlTlh4hvA/27B/yYPio5altQm6SzeQUeUMMTbO4Wrcphvh3vh7HGHd
mdVQN7eaF25Wd6bUXhOYPedFmIbZE1nx5O/O7zj+nNVfbRL+loLlDUh2ZNguZ94+quLhzm8eCbeN
fmYfxOSCjgvZQYcM9yRqGZHYJdwqBNqtOFsc1w2FGl7XX8zuzL8OnO7KF+ToVN7ynOYvI7oTzUIu
gtOC8FxIRjQAr50zH2iT3QW69wvxs+xWvZHNrUgMPaY2MwPw/qDOx5WLvvNm+Ti8Ky1UUyy1kZnu
yF4igs+KenKtETWR89CMVrKkmJh43Hcc/W3KMX5Fldqe01Yfom+TNYzUfUd/VvSLz00jsZlIGxsy
9Yfeq2SnNpluzoX5/snLKYgUiYcpqVlF4CRzqQxlKk/wa198dlx+awC6urXTBxT+Phf1gi++UgoY
TbpjvbRT7+/qc85rHkpY9T8MvSk2huToOjnP+rD4ohPIkLM4NvWj9tItULTKo3Gzhf7gqmmNInqA
IvHazErNUcsOF5fOOpPY7ECKFtHDUS8KJFS+PdPYwglXMltzo0drURMugtiOVoNpKdtmvDR+nVCT
zBHRHeeYtZpPHSqh3OTduuiNegmOmXTne0+W3ILT90rzVFurRtzXBigC0scBtAsqiOqOZOBfDiSz
UoqwZyhUc0T7l7ExbwLlzSePoo86XhukLq5DHS1WF0HSmt+p+leik8WY4wtkL6f0ZGvjkB5WsDc+
QZMcIHtZC71o9NVKB1R+t2Jxa/rS7T2TyHUhT56l9hM3fmnCkgjhBDXVKhcUXMpLXC0uKBdGxbad
7MASavaypDwlTD/e3PVZNzyA4F5/sVvpc0urj8c9qVSdZ+Zifpl20j4fsSO/C7fUtKQ/UZJtSf2r
9puQJNYH9AmUoJO2ec/+cSdRetRd6t0iH26w1QJpTsThW8J+KiJhYsyEORUV/gJIstjSoRnhjqVs
1IsD3nNnEL7+KzNrmI9JAobc3l+/HHyGx/b7PezVGDNPB18ivD2AmXg+yZFY5uzErIO4eWyWCXWu
d9xy06LSOwKxQdP4+BNbH52Ef11xQyEKtdzBpW2xEn1CPpwC/jIQWvvN6czBAPxq8slx9wuMMbEf
79HFw6oGA2AetUCXHvmP7Np4GB5F6ZUGGqUO7HMZfDWqDbf2affgu7Tar6YnpHisJyFjpzSiEj45
Zczh6uajcLhkIE9JFXiA+8MkurnFdny8f4V8o/CTLsE/Fct/WdAGJ2wIADSfAvhPMKHQirSE1nqM
Z5dAQjgkytvgu8dotk+mKYhtwJ4NmziFqChUW5TLCpACt2DCuBLsKuJO93m6sH17LQ9Y1CaDT0+B
0jxkiEvu0YFMcUvZRp+HleVV5FdM0QpI6H+bKTWXFuw3748dDybLbCUiuL6kxl3awxMczjSKkjoB
hljQETPRFrpDMubAcyCKBAh/8lQGXnke4GebQ527WxlOj8sq6dapHZTFvw097VHJXrKmWfEX3fy9
Aw3Iapxu9MymSsuuGEm9VwDWkdbUQYPTMybcfXvxi9AVxMOsXKZF4Q6RDTpRZ06oa1cfalyVH4bQ
Pkelvzr9st9gl353MQTXOsySgJ+q0rn4KonNQ2w9TiJ/Faw7DKt377wDdk4TmyWLkoBUBMxJS/4L
e9U8l33KY90luaES/atcCwBG7FUhozWxbyYrWPZfT1GTF2Y20hvJLZyUmtgpTaoHvmGQPO8VFojG
vZzsisblqHdmM3RXF/DpbFnUcavVP5EyPwSNgLIjWAX1hpuN6xj2/HaCf95LZR4g0kanh+tsr2rP
7vuNCivHKSGUfPTF0grbduX1plmJ/2U3mB9xDXTgqt2Lm1lAGjCG8rQAQ7O7xcJcNOaSiHYAvAlK
+j1mbjeVSLpAtIZk+ZEiLJz8xhGeGTVSK3RUND0TpOKgXigXSbI66/A0IiBt6JOJrpg9hX6qEaLI
AcDyemSCJE6ZufPOW8c6WrcGjEcfPLjHt0pPnMj6vTtmFSXJaTzMeIdqxzumRC9/abH2P6RGdaBZ
iZ/ApOeNU2qqLZ00NlkUOQDffBDt1gZcd2YLv5l3AtZ7HA/H/Epkstl7HnFLOmIgqmXhE6mhIL2l
nuMJ/tcdsYLpMg5NrTOVktcTQsaDtLnLU08woxQszlZRaJ5Ppwyd5ymuaMqSb8RHV0YKkYO19GbH
iLDcStjitsHgfXUhMJXv/k3RsXlHCUA7tcojDhQk+S+JE4ecKoOgFhzXWpVPo+ZpkrqGdREQVezP
AISKuh0xsHmhvmMIuBBDQus2yQe1spN/7TUo27Q04dGc3KYtm8zI4NOGYGeK6hE44HtHfjz5JGw4
OR59kTHbvJ/l+Kilo+WCGD3CHaF1lMIl2T8SWUvf8x5IohuaEd5zQNyCvAXYn/hSefV+qGXKVwe3
tb1jfqTxxp2m58EcjHTmiCVyiA8noNmI40YHTF8rzIudo7txerkDC7hq6mHkn7c9JeVc4qU9lpab
M7q5t6iWAK9t7uPKXoAks4L0d2193jU1fQkZVh5R8RlKf/ykzRUqZhGBr/WmLNjU2EeWgM0eejGz
ps4st/yROJQXJoT62thCDvn6CCpqEnqp67GmirV2bv2E1PeYY7zxlPkIHjZIbKudBWXkb+sgWSqO
dsbXkj3K1PHOZ83CkdFsr0vN006oadD/O/OGBLYEwV8OiiiljLFFFhV/SVcacXHIWE1sZScs5JEm
5gOFswcdq7HLpuvOwZP8lyBHUzKbRMK5RzPRoYbUtHrPdbfrac/IXXnOta3YLoar7rPNR1UStGle
svAz05DttKbuxEQUvxZDurMeu0DZLxiKO1dQaJjlHcnU7taOMSIy0zBmlVxKcd+L1INK/TQnVbqE
GXtz83io8wRiGtNgLIOLN0aEZfniJcNoKCrLrki32a+qufPGkNplbAPZvRO5B9UpdQ+2Y5s94iPv
R5dOh3WvgtNFmclPrrxYey3N3Txy/yj0RloqbVLD0pAfqU/Cd90pLeIo2Ksd03fyTwKJyeI5u9LG
beJd6YqmUinCmw4ABIC4bQjbeBsEpNfhX3qoSLNPkHHvmrO2qSvSIEib/ThpnOHHMpAZpq8LEE0Q
mFHQz2iO75QYm8yBZlX6bXk7si1q+O1Q7c0pg18LfNyej8raOIS/oSxrVdbBB6L6fNSxFfOaerBF
RibsctVuuFvV4kQXSltIRDP8VTcaU2a+q0HR/Qd0QMaU4lfTXk5Ebx4ch8sOrFNksHykh4cUm8BJ
YX6gpj049Cvxhkt/hYjixZceyd8ETDAoWEYE0AR3dMMcsXvzgfazdJyUizCiyO/JI9STOtuxLp7d
/qTJmf3vI8373IRBgHs1s+gQ/ai0xNSCrd8f2iLlm0aJRArIvliUSja/FKMS9wxpRu8CEogNEsHM
3m/iXYuF/Dg9PG57YWqjOkEb6F3KI+HpCECkNesdwd+FZdMfK0PqvVPYbtrbCl6WpKNJie+TJczE
4tgPCXEJHoqE8SRuhGskpRN8a9+jsgE8eJ9lTZk0Ep/ROp9PrYOv5ccLQzori2tmOtYjq0bKRL4a
AhgCoqb9uSGDm1ONfYM5UX+8Wwsn1Y0wHO1Z97dbMMEcWH/7wQV6N7zUHk80QWUuPeEhggFL8BED
iw0ihoc+dzRsn/9a6pZs1+i8ZsUOWcCq/CJrPkSjReBwngwZaBWrLje/HS6B4AvYUBYdwv56aPcC
3O347AyqB5SS2gn+z3A8Znt4pj4LRP++pFdTZZfDlz602lStWmtaV+UpSyW2U34Duy70Ny1z6mZQ
0/9twLqnZQy+baVPcs68j38eAevrVhNXVlizwfCJ+t1Odk2bbToekkPmvgQv7899m8wqEMaIitFd
llrzBgu32iYsiygH0Yet9vdj89cpZyzNqt1IVbLEMpbGNIMcfLW+DF6KmTAb5f++Qhq5wNssnvAh
1NeTosGwkkrlxJmV3yHjzsgzg+zp8brHgkYYPqgRQ9XsnZJeNzkt/0n8Myt561ZgMobi9EL8apUn
1ZsuYLW0x2iddU2yIflY3SzQvL/M5st0iSAc9F9EhzscSYnd8ih2LTs+24S5AchiLyTJA+GtgRB4
JALiE1U5+wqpzX2gc/E4YHd0gCXKd48erQaQsZ0OepDvgNK+UMuZ1bnw0VJknxwmkXA638WrApJ+
s09JMvjDTGZea5iB/c7D0v7UZC9sx4CxIoDmUeO3F2YeR2ZlsTafZSDXeCNVVuTJ3oGdhQ3s5urD
WV5qJPHqJcLfZeKTDTfGzZVVzA2hRujuZJrcr5uWO/9ZDp1JaggfpseD+bIfCdIww5MBU9/DgUha
n9MKAvYyISClpGyvxbf5/y1FLNwyc1JItOPG209tTe0EuKv6otd0o+GIHXxhX70i915A1t9lbevu
vPHh3weBN1vux2osa8CUVeBz6Te7Ry7h0tdgYyeuH1XJIPJesEUNnJXYW+ECxk8OOkzSG19xw1LB
p2Bq1jMDlSaIbjimblCmjR0yUCiLp9YqE+halTYz1BzYENKQW65eKymUhdzxfbL1LqrAOllD0KMG
rq0fUibunarnUu18Khh34ndyXB+a/w83NHTvbniD3rrSpm81bBBSGBRZrOIsPcVpxIC+gbhdmnOQ
T+5nntnYvQOby/7uvu6+8Iy8CgiMfUIaGqI/cTf5pFuIxMpRR24K19024I9KvHgEtsqosVAAjeVP
h/MRIt6iAmG2NRlU9yZWnY9ZvM3rQ3oQGJx77XVr6BFmhhS+JopT8xfHS55AljpcHcivlIK3WKwJ
ZlrNIRguoPng1lgpm9o7y6hvK34g51NbNHzvR0tFDywycUcXmRU6QUGCCXDPvrdMb3zsEoTIym5q
aVuuXOD3DdjII6SGRjrp4zL4aMqFtHKtAPU7kUaxhgmqYswNiZq2USiVpHG6K4Bc24jfBEGunRKm
9KanPHC2Msj4QS+Iu1N5bHwgZuY5ttXLK1eH84WHb6HQqwLKBN69o8cAJQCaInURCIURsHYmMJkZ
oY/S/ZxtfVj5VplwemO2fkZC6yOrRtae6+/xU5ChrtvhgHPyYXJMp+ZE5eWdOeMrF/rhbZ4VN8cR
apIL0jQbdVzK7FLvLYp35gM2bnts7I7Z2yKt+vbkWS7WzrOTDIMBkPvIhPJl/9jiBL/eos7WUHXr
4WXtpJN8Sze5KvafG7CuICNRN4DW698JzIkQ/roYaBnkTdmt1vv+D+QUCu3g6womon/iG6XIztKD
oD/yeUJcSuE5IT7Ber34pKHRcnZNprwiBfzU7E5Nt9egZX9g9XXYm0tmkPgr/wHuiOHJCdyUT1rc
idUvWE52Z3P9Xs8u/CKM8D3N9rMs+C805OFAxr/qFbT3N9d7sVckj6Yj3DKvfD+T7zVMvjxnb1IC
N2iCK7wPG6LGmGtmSmxLr1WXEekIC+8zrN07gxzMCwL+182ZKaP+COGE1qrPmV7mFCyk8q8A4seR
e0Kw3VXjWtDv5Mu9L1tv5DZvYQ7CD96Jf1gxhoEAufmLbOxHqMkJvX/gv7LEX0DJWYYC4rWeyvVP
jSsQ6SJ2LzMj/Qg928EjFwxhsa7fhoo6OOfHnpfYQoxFSPkFJy/7O33LrJf//lGUU59oAv0p6JZJ
J03J+cmUvRBLWykm7Ut/u2ylbKR4+dyXTKbBRklen1ggjSK/9LJ3qbFR3xoqE/mY2zGW6wZSZt78
/duAVul/6qIP2zbjZaKLqa7gbeKR0O//5u3+uVGaasJFP5e1gXgw1fZIxMHT8XfD4isJD1VzrE7v
G/fxJJyZqOIKJeOLrYiGV+LJDFY6K0kU0JcsXi7NpPXZ7HEopaSghsfopCY7VyhgDMc29VYu5Dw/
uNlv7NUJm4AEBgElD0LBx6suRIoHIOi3r+9ip00QwVz7Ng5et+1gC+kzPmWK9qJ1RGYJBkvgCv47
XNkRucJJ/PnBUuN53fnPfbMiEoa4kQ7Jvy4SYt8GGeihR/Homa83YLJ9EN5sl85DvErvPqvGNELy
kcTUBzyzKVUPzphT7J73zviosKzg6qo5/taxXonykWyZusI8EiEP+xWgTod8zGloxaAMSOK2pY0X
Mj7OaEXR85wXwQZs+204Rj/5A9Wu/9/ufdgVTEfpbcLzqOuXHyBGnsDlRjAgCb/lyKHlScF7DBwd
B5ihWtLNoHKP2eU53+d2DwZ8Ja258cpAPClxj6ne4tlSGQtx9crWpR2WX1Uz1y13u7SrM+LxikKR
TA63opv9N8nqIWfl33iRRyTrXHnVSeMusWOTVZvgooscNP75Rt90SKrcZgA66y0IYCdR0qrcw4Pl
YX3poIUdQ2q9TmU4cLu9JgXxzPRWtfdckMf4j7Vqq/iVLtBP8Ktbefs12oVsbvdxUzpxgkNJsfl8
QLlVnvqp1NNI9h2n8hJ9ejQmatEsJxhU3+qdk8LPbS+a8zvcMoUnZWI2fJ133/VEBCHizslM/EH2
pUN/GK0VBKdiWE4bOlg8CW6J69nDJbAYXHmxFYeggwGjpam1KNRfYLuHbFlYrLibCYczUSTXr+eH
rUdQ/jQu5lMRcG5AF1C1dsjgnPGZGEAitkGFA8K4w+/LEg19gGQ79JokfE5n83CiEDOYGKEi2RH0
YrZIuGAaxQ2MuBtpmA4QD1GrLziE2WL1NNbPpTOcrDthN6Rdf13Buf6URttj33fq/EWtzkZOjkMl
MV9kqMxLwr3+OZIR0z5oSRug7R9nZwzqk/orc9zXrdRMNfzxCazy72ztMZpe1BPzINLTUzI9tbTn
Y3gC8NWRHwQlabMlt9HgCdJ4/yjBjd23E+agOyCR+eOxdqHfyxSHuG/XVIn0a6apmOl9/ZuRBa+O
uSKK3TPaQx4n1ROb5A894fYeFJKx1TGTS6El/N9p675U6CM8cVUNTKRhSvzr1Y/ak7UILRRpxUCD
nJmxFIAE3M2bd1P0NGi5J3StFIpYXfYJrw5IDIq1zqQXeu/J4T6KpIAC6vYudddtgOcFU4ljsu90
Dl8rGLVUUhJSbvgtafwAmnqfkGg2H/HHi72jHXYP02Jos6/rXhZSHpOEJiRUjlXKHCuWmX1GI5gN
S1fpyfGakL8Pi8nfVelymqS9+zyF5HYYryRkfTpYwzf/2WppJsgNTiCNBo07wLAZLIZaQhiRQKxI
TECWHwsg+yeU+F9tSBULz4nq2TlnSDzwMfsSccm81nhCr0WWNoqMN1giilpEoM4OGrHq+ZBjFUlA
7WL2bGalbbm3E5dcmNLo0ohlV6c4ZXxEqcQsgtG7LILNWO2kUa8IWX/YUbGb3q/Uso8W1lHloBMG
cJG7u5n671Sbz36xA/qG7/P964jyp5UX6Z2fZUjB8DWa601XNPHylFvqzGfwluvRj4Nc+BXSXXog
+rkAcPvoQJqjbBwvoJnBH4tXr1GCQInJwUDiHHaMA2CTRlfEkX6IiQscKQuIW6wJoiydQ1t1JmuO
ma5FnMxGMGyhQP1v4wI+AGSNwptsXg1eR9VHNNaAyqZinMKo2Dn91+hkSP02xs0HEQjbjNj4SUuH
2ybwYcxUGgTSC8bGwWMz/SLalcVMTxs3QHHK8fQkXs/yewFNoQfABD6b1Zj5jgiDYzB0Ro9HUfKd
U/DQGS5W5XR/OpapniZrbVYZ3TfJ+yGd3SC39ClWKKvhrXcOL7eU393AEA4HUIVSrmHlSwDVLyTt
yeidckABLsgb34WB65rYvNj6FeNfF0yjQy3e24ziGdw06NrKGTrS+VI/BJtL1Yv+yXY3hCouILT8
/Ya4apoPfITVW3Y1w3CdZFPRA0WFueIH07kaMFHv3BjEBpi3ciGUarJm0h+Y+KhezIpBFq+ziZWs
N/j6k6lfbYYXuRnhFN0Y5ECdMF5PD1LShasavTP/jqcYsBhfdkRGSTZlhG3Rf9qk+Mbriy8pmYkG
m4+wJ+RnQgotjcCraKmatkm1aXTo0Tfri8eA0nai+yXKPdpyJaglFQ9V0QDg1jBOLMX0CrFTLLHL
CBq3E8cxEG5d/3oBlkIRw2wHlY/46UivylWQhNyMajWnPFIKPkvRjgce3ceY7LBZKPJa2aexkdcx
PeqsKULQob5MsV5ldKG1GBIbxsUMZ3X19rAeklBEqdqkqJN5v425iNnhZhVaPjKALyBy7kuEmujk
wJYqdMC5ziIB+H5M3SXGZoSSOPrP5w7nOwkSpfVSfZhXs7TeVLNcWnFSMwlNCZ2NOE91d8w+x0Wq
VGY5FPw2jnAEALW5U2Waxw8M9TPjTRgTzW+wClrQumAvc7BlB2zuNiuq05qNUMc1VINHUccat78V
iFXeQfxTcb3kNETwkpFwV/QiuTg3pBXGTGTtgzkXMMeUdsvwQt1qUcayNG6DVBCNEl9F5xhgweNP
J/0T0nFZmHwbW2sp2oNtgGwTK7B9g8h0BXzEdCuFQmdKdOXBEjbik1pLkCUFsAe/0GywvEWVG7qG
AjhHp+ZRNx0uzMGLPeIsIffSXE2UnmRtdcMkT/LfRy3+5AmXarHhshBKPd+WIHBwm79C7KgFQC7p
px5hPYipMKGWkmlkefWNedsdIBa56ivl7yfLQgE80/z/W4aVuzOR/ncpaOXIESPnCQdVFGx2ByM4
Obls2Yee1JM7qS2pixrpkYWAgseJP+8IRW7SNarHMX00GPY6Kzcw8PmVjHRJNg/mUlWXMC9kCYWV
zCIWk46Dpf8gi9ckyF1Y2I/Xz3gViuydxfqP8dJvCq6geX14wAy/duK81vyAYK3JkdJ/FCvaJat7
fn4wlMr8RMI5SmyXoWzokW+wlQYT1UQziIeJL5mkeytFdQLmCIOKg/cKjoYVCqOHToWVPrin+ZNJ
OVyYJ5i6m1synCe3NAi+8OHqw/0P8u+64gnVrcUBFiXXJZyhcOdYsJbqo3VEE4PQs8w6hbzUPHCr
Q0QZMVB74S1g/rmnPkz8kTi8+8rzcdD1DCeQfrbQkMVaYIBythb5lRmt0mF1+83dp5/DPFSV6sbT
xXUst+3n6yOLaYqORtLgt9N3rjYKYlzH9UWWnsQ3hOc46fHo4xec6GPWgmtBAyP7+y/wCAWqmWFR
mfBs9zpzfWE375hMcZcYnQ966cf2MCk55IaRQgK8OGpPqXURY1BYLS/1R8Otr+e4aj44BdD69SJw
7ZX9CQ0YTqzzfHSpu2n6UctSsCZ4ZAukDKdCULUJpH2H1BRx2Z/dKVYoz7011sZ0J5VRcULsbnHQ
XnBWhumPhl63EFFjNjWSxP/QMB07xCEVA/zcxc0L7fyaGpSczUA/OK2MVspmURrtRMoAnq0Z4dPI
ZfAyREm7PmXuxmDyMzmkGeUlY2W0KaZ8Zxr6ebM041BRI5XMT5DOUZ6GyUYUO1hheEA+qqnaHPwG
ZWnG6D+UpD7AFWdWDQiNBP3HbTZg5TtZjrd5cTlR824HHvJommSetTnslJtV6ROSei+MezlNgYqL
ZajIP2o5+MTP47IZfTjT9MuUV+hcEv9RHLlHxgbQEMZEzfjbzIwuXZnUuMflQ5ADczJo6m5UlTJ0
Zl7ikHZzPVvkd+hFXS9jvt3g1Dv9Kz4nwTdJA93GY0BlHwTgf3kKVFJrPupU+qtbfHtTEHOaXq2r
JaoMXsIi/aev32210NObihUKgPOW7yRop6D93/ZGpt5S+jN6cv3Ne/5sk8T/HSwQjqfSUU1ByQLe
8YbWYeHOymvX9sMmn1aePdU7DQkOcmrc7uY7ygZj3Rc4Nx8Ffav1azuBcMUGpvTqFilZh/b9Akva
E+oD4tqyweLivnP+uXWJfHalEqPkFOvCw1/3B1XCKkyDEBRgcHRgK18NgDrw2Dzg9KaxeoHpX5Ln
G2rpBkfDCBAJGltU1zDlx7JDFFPLTKu/pF0NsO9nT4hyS4teRmkltuVxC33UDCOdcj6oWNOj/KmA
OFLa1yz/zZ/z3H1ds56o2tPdDI16YKo+Vkl9+6n0o19lWK6JLki/qVxyxll77kGPcrUn2aaKL7fv
6V2k58C4mCP0OHLKSVC9jT15LSqRmXQXiVlYoDmFhUEzTHqpW04i8LLQknQXskTYP5usetIfHMLu
QibdbuUMEhfHEnkNQUpcgAqRIpruU4jD98tyG0qmkyQn8ZZz5pMIBsTsEoaScGKAAJT2lFIwyUVp
8BzmPG8bMExSEHEG/JvG/0ONIlPXHXXDzrwytHVQi799IucZ5OJ12shBmo0X+ub5RptElmCU2snt
JB9H/CZEhCXDv8hK1HFodEGI6/1jFWosW4o5PihRqFMQ2r/NkzUkWE2VtmkIg3L1wZYrCVcCAKFU
xuB+/xSMaqxu0mmLdLUj9lVQ3oP/px7FrUv7d1PWTft7TKWNs7KoHS0J9he0BOE7vbAm7kvUqe/w
SH7APrn8vPiR0g0XAk2qrKtfZCdd1WurKZUagpUySK7F55vJq5qsd1stM1S57y0Uu7GVoEfgyXKj
e7DrxiMQanOvnG8CxG9BqlRWouThynijd/CdpXYVNi+YSgFYzVBfd9ItBqTd3zmt2MvaGpUgA7W2
Uh01h4gzJaXCOzZBGl8NpDX4fLLIvPJFUWG7XVBIsBD135ltGLS/5E0wCFHAZPbG1KD+KuzfX0cQ
J7J/h77F9bXVwDHVcxXewWltBh5fJbWtcqUDyXu3tX14PS3frrf7qcg2Cl/CtYXA+C1zbcq1EBvw
h4vbhHlLEW+iBN/nuNeWXFfWN9o2GmozJmAcKSpCsJVBDp7cvC6B9beUSF/l6dVYuaUnxvlX8MFp
33eDWJMKctjxHRNF8DwkRiVGXqwcFZywXlMPVEjh5kadZtOL6EMf87smXISqp5SSDnMs4CQENJcB
hH6GCyx8DN6r25g/fbcI987Rp17Ej/Y74ZU3Aq37cxVPaz5O3NWRJIFmJtOj0AfFGrba0coHHZhV
JoAoVO9xMgiKVEApwQ9tQl7dsGohviqCbxf4WzKbet6tBzJuPqSZGLTxlXjCNSPH7EVgV2DANrKl
fi4KTu07xLCDYlew2PcZ4NYAAHTd8JamDTloOcvp0hL41KU13UoAOhVUvJo2KcLZYpkvPxtV9WPj
rLe+V16JhfMfkRYGe892N7YztkeezuZFgL1Lsaaa+AkcIp/sA3tcgs2aWILB1BH4xGcfKULApEwM
8JUrDw4CdkLTao4EmIoZvu5k9A0qw26YzbkOq1Tliy18U3CE0p5tP7gRaqhnDHGP6FhdaKrvKXg8
ZWwa+60E4GGd2rybOuFrgwuxXLuQ8Q4guQ7aeJcBrWjOlaZqbZ41g4julsJie2CYtlbWptn++c1K
aLAtCVoWwxwJPkKxKczkU+aLT7wAta/3Zwf/leajUML+4+rKXJ7A7avu8bIr2aCeRljacaKAWXdH
myPTXRnQna1FdpodzMlqfTqE4G6+3cujU/Nc8C4pSKpShj+nlFvKMrXW8tTmcDwol7Y6xY0F+ElY
cNQJ18hdTNgylM6TlQv8UG+p6x+RrKissQ3M/FoZoorvyP7QDEkOQZUv4FF6eU5VsMm+ye6veOqe
C+X4fhf7bltPWdq/PlvYfpIjXCxz8zDtKxkmUgE6YjY6v3vwfIuAS/flmqHZTWqGgT4Uw/nyDr7M
aaCjxQw34P253EOWuH5vchlysxe/QUzsIx6X9dQ0BGhcFiqef/MRQ5I0AxUXaRUpHNJYzv87Qp+w
0lMWCDhbtjXr1TQynfRpo8GPX9xNgVaK56rvJQvk26zB0YRyNlUyLE6EaCloCBu18Dk/GgOlN+lf
VtWuGxQYoZrmeQbuab+UiwLQAn0stYyx/GcQ4UpessiKg8LD1d7lFwHVVzzMIMJz4OjSK/XCCOnS
b8rlkaWbPKFg47ZwrjIoKnpqVtNRUfvqvk7FY3A0+OL8pBqTSC4vGcfmmwKx17aincceAvm7XZPH
56bKS1O7CyPi3C1TP0h3RA6jxtMQ4lSLW9xpdjRUuskRbu0Q+fY/7IOuW/KGs3feMeCvC8JCFxm5
99K/D3dbLsnRFHFnyzN9w9p34lkRiH2ugka/GLQivKl/VwyyqVUrrc/WZEr0x5mc77x2qVGuMmWJ
wYJtAIs+LG7EEMzjXby+3AL0+m+vHi1h62wNa1j6UCTlkv645pwXiplXv04n59iPGnVE5c0HKEjH
awVU3OdZSu6uNpsIM13ukS04MT43H4H7/GGJtXOXxWuui9Pa0aK4eP5e4Klxxnm56lv2a5euwl6c
IHJ7Yfxs7uOobZc1bK8AfrrhQHZ2GqjKv9tbJKscVvUrhPXF8XJo49nf+ubrQs8uDixsiI3X99+k
ys1BHADirBPQgrkcZM08nUa3Y+G5H2ELv+ls25tU2+BrfSx+k/MiXA4dBcTfIxb7IW1LeLm4KrE3
c3jfau1suue+58DAU0le2J/XZU7kD8MekSJmWBTNNrn8nxk9/7gEG0W3CuCWUy7g1ydJZ5MXUh3E
pm3GAhBXdRoqQY5u0LwSEVKk/1cW6c24PNoh0Apt2tQTo9M+wzUYGAvsn4QC4jPZbb4o3EQYZvMm
wY1DsI8GVJRwbYu+x290qLwgz+rerQnwNtdBiJ7Reiqp6kRl/fqpCrLHC1sISTuDtyKHGePvylZl
zBw0zwQUGjqggWD0vPHuhL76f//flo2xpGjcw0azMzRdOAuKe/G52QLSDKHsdiSTrz9Z6dwHsrOh
p8/CC8iegpeDYxUZ9KnTqdLMgqvIqXlzAkME50UxAUkkOOs7SpajjRiGL4mnitOJO+PFIWOUOoRN
R9/pnKrlVEcBlKA/7275bPSmt5vYBKVsDnmOCcJo22Ga0ZSx0rT3ug50bGFZIjP9lkp2VeKKAfKk
F0UiWAjtU5Py6aSWca5LiM2vtz9/OYUR5TtoC7ybrnkwUFKch0vcKDk3GOTxK85FZVdyEfwwOt+p
fRwuIe0LPGKspHqCpEDDS3g5i1gXyttQIY7GzBiFKENMhuz8J2sWGl6BjrQGLrMOb4eaBi4vJ7lF
AcYqAw3aN3ru56BQKSIDdFfQqFK4+pnRGnIGr8FMJOHIOEPx3P48rv18w0Dfb/un9+n/Jx3eOEGt
eSMlMV1K9Z6RKgrNbV5yvdGylediuLwDBf9u0m0Fx5f7w2RRYVmNLltchdAoRuDI0szAMjdNdTRE
XwNYWL5glD/2k86UUfxuC8IMX9s0PCOpddWYUICB8JnvAE45MHDHsucjaBNphZ0jWJZl2oxPOzA+
govoMIvtAYMSgS0EuBigyonO3Ud5eIHAViCf+9WAP9kKXKOq8fc2/nC5c3IsSNnMKLLUkjlz4M+Y
XdgaXPufogHao3ygspYoi8zSzNQFvgzJcR0zqe45wiFmJM1g4fXbZSYmLTPK3JVHeuW2Q7+/E/J/
MtCl/J52N+j5w36dbv5i/OgfwPmWGbaQIEHbRnYNwHnhTZLTKdQ3ROY3MIqSyQASNpu5HmRBPjre
Z0eqa6oXYI8RxO1ctjobyvdfXeIB3HSuWsVMrFl5dl/Jvm9zZWKyFLkm5reqD00zxOy1CgKa5DLN
pZdRSLLHk7k+XRgEUuW1II5U7apsn9bukIb/hKuOIfkVOg5S0G7UihqXzXranpKzfhtRDEfHfU0u
NB/j69yhhxJS16/LpKracWRSwrJi5fNwvbAUhra6jnbj2UB8+gJ2uvlKOVZbRQTNVDNr9SeSdeJc
LQEFLfPbJxaFvlI7Sl5CYOTkkdv6McJLh+0NWIpCH5cC+HR5OAx0m8/0sEUwYDcee279zkL+Q612
8zJIu8n49/mF0uSt/UcZK7D7tIFqf2woBvWpq+QqPwKFxBMRZBtk0cNSHH1Lj7wTWJv9Zj+LaZzp
+sa0VQ+PCPHEGnFqqgN6J3vJD6FjAk6Xo25c21h52PKbPAIh/hLDo0gMvlTcqDAseZoqOTcDJWQr
s0YVTlpzsHYahUaIyzK7YScYzUHHOpkmcB4bBQ4NA8jpgOLPoPr9BIQxYuHcrVULYIGtYgZZu/Wr
bedAwpfsM5gnm3aX2JX4wAmfYtBeiGmwDr6EwTux6Gelq269pw1Z21/bHs427HG4juw1ucE4+Oq7
E1UOAbogW9rZP6AO+mE6Es3cJ52zr8QVaRvFyfVA8Up4nzYvcrfLmdw073hJunzJI3Gm2Lvrq62/
NFmhp6/JzzlqWmTdW3StfhzpSyZfs17s1Ij6zXmT4I0izt6m5nuV2zOSQ2bENKGXQy1ZyGfaPjWd
+Ku5zYDfdKxw9yi5143Ug4IUju3mna9nGZiOQyQ3gmEJg+J0LpstG/f3IQrhXsLaGfkG+XkMbqdU
zy7R9/Ys0r3xHzxpp/vbCJ5iAOQqblncG0kAeF+VO2zbKqOWhh3v54C375cDiHR7kahtZxwmEgeV
zUlUx9eMS7Q67jjGpooxA6nvpqWQsfyhImGUiVFoUIF5KOCQcYDqntYQNGnQTPX09UQiWSSIuw6N
RDpR8OV0zrA0OA5B9IRR0g8CALIZyh5Go/pAn0A0ZCYdDQqxO3ylvuRimtNXxUc7wQhdcgww28KR
l7T6Yxf0NAr9qIR0MwIyV2l+cIJT2uu451oniPJCyANhTc54e3xozu74NJWpb95ECg69TsT9u3+g
w9WuX/1G+PQvxQyzvnNcNeZ8OctLsGYEQNhDQXsKBeTVOJzD+MKyNHNlB8sOqQ+53gVv5Xo1z0J+
gpP7zkc8aSbc8pwLVAT9twFVOTyYiUqAAVldVYaiW+1QNT3Gcqy17gc2fgDy9il0dQPwFrXSPgmO
qLpdgjW8ojLwyKSbdCzpNFGgySqv4X1sZp78/mLdpoeBVXYOyefH73pKpzskPrFgMInzKGXkNcla
w4ZMCLyxGstS6WW74CxXlwxSmitbKXRslaBnJ8luRLzIw3c0lxkxIpWsoVaSvSqPMGHoN/EEMN0U
kuczGsLrOAgaulysKKpbJ2kh5KJxOm2zi5MQuHF/LFio3zwQ68G03DneKCPKJogR0o5/vc34/6LN
7y3aolemkHxVmMDaHp9s7tad8E2GA+BPD1sLsUDH1x/7BP0BkrzRCvtpBF1Qc8aGzsbEc2arDu1C
oVlbmZ+Spylh261eO/6hzVf28O7dOrOW2ZJsWf+eCs63meJv7sY5ioQCNvLp+x6zQ5x9jyewiwyL
dJQkiIzx1aHcrOwG+LgztfFHGglfbMPYHyXDq0on7i4KlydMQ6vz0QCl8Oxopde3ba3XrJe/KamQ
oJo7xcqU7XURjQjmcGLHjKYCnjV9XkRMQHo0x8WT7vACG0oKYuwVw+UIjVw8FdecXa7q54ctSaFq
mAJPjxIdZ82acm2Bl355RL2GToaWF4WJUcO48WlKwys568I0V23/HRFLES5dJTq/HTCWENLZdoHd
oo3Hq7ClRKKgOpa5KqsrMrt0i1JP9E2nQN0Y7yDnOOPOiMkJLLJCgWoQPKLBjpuQTj7Uv0LdGVeI
fGZGA3dl+DwyyiwK3eZDy92dF78IHdQsK+futfjUzS82xlXh+uaoi8XJNsHcrygAsMgwIXca7vPg
w8T7koMwqVOK6cJW7w4ag7IxZ3UNpbf11WcJlc1CF8HYLqPvN85rYwWP6Lqc81rEnSIZKX+gH4dF
dMwY42IEMOJdg6C25O1TQdeBLPv+VtRMXLICqjRYMVRoSYA+pJ+GSLM7Db0WK7/uNa9oXcVIL0vM
upisk6sHYFVLu4WcxGqOYqUsjGfPoiR8xEjXRutuWVu6UdA68oBqchtytaypMjIlObWqiIPZ7yV4
Jg9ClNb+qktGmH0RHp6zw2cdsox71DoWF1V6Ubk/SZPWWN1/kmpV+ag5DZbyF/xr7HAT7uS6vh6U
H4z8G7j9v1vySdJLuvmJ0ArgNODPCfOnaa3i9WT5HO0zR0gd63V5pdukFB8b1yZgUVSi9LQFgU3o
u9OWIKBc+8k6ueGeQ99/67UDmz/W0yLpagakWP6LyKjy7jg/5KbO0H1UL8vucFCK3Yb3DuGcZlZ/
5NkuSLHEGF2LP81hiAUgWNC9i97N5JKbz1Vjdxj0wFUa36+PAYOGUcxCANz3oWihTvxwA0lXN5WS
PYP44n7tJt94jvFXDs6efJ0sSr0PRt7RvATC2aEG3jL7WEzl4ISAJ60zoIHLSr+vLuMAGKGTE3z6
sBEEsU/OVn5MuCsJy1cq3AV3vApyrTPaIXQ/ln2yXAbQtKoupVrWjPpKffnB5FiGSgxJC/Dr1kSS
2wA+ayzYvSH++Nk/SKRuZRYJ+un0BprF+zHWVPfA02uSFY71qRFre8xZhDYT+YR1iIsu/HVwidqu
lTVHsbD0qGMkRyfzaOybut2ShceyMnUXxWHd6IbahDpV/+whi6+NhIxtKHVFKyl/KcSTA3sx/om2
xNDIKoCeGs7AbmHBSZSn6DBJuBkRC/7mbLq5kpVcjVvUIqkJTkJbAvlbpA3SRkVUy23kmiFMxLw3
YbM2avOfPg1vXYsCXkYQqqQd5leXkN+fAXxR6xjPplQs2RQ0J/sKEIbGY2x80YZDBu8NCRacRl8w
tme9S7VKQ8Rt1ey850GQ/L6kZxz/q2kQZ812wPJ4njhpVRFrbKmC4yZZyv52DUUFVc9rWugb49BW
W1nG9hgWsTrmzPqh/he5QKm9wQNrsTeTQOknvrYyqCXPLJyGMCj1FXVgpuEt83qHBbV6zyAySWGm
2bLsivDza8rpMKKkpseKjVZvb1zpsgHVAeulLkm+5ryfbxjtOkVPwadOUevdvqA7Yml4cmxtNutc
nuDJL01SoqNQnQOq6CcyHJYluMNWHGnmk89mRgj49Bbexmz/nAy51jdMmQ1PLY8b4ajc1Sqt7hmF
NUA4uRN5PrCr/Q9HfKgPOh6ulYukV5qGp14UdIoj7vX4M4Ev3WCGM9j8QP+0mocLVZsVhpeESCy+
nqC9p04DL9plL4jSpi0KSBUYgVNE3KJr3T42o5BWBWREDx1yCpRuLmv1d7CYkZi+hAdDzsQd8e5M
zthafxY7FYr5xjEPTKiUmXr0wPZxR9UOxuwlPErBBzmOTCJ/9DI2vKe2hEjh6RvavNIKymL0bYSP
pz0Gtr2l4BA3psajalyWcB4SmR+WZZexZDDPpSfMoZllap3Z5gkRSpvF52jWP3o6b2XMn9z3R8aI
HVabGXY8qktUwjZMVXsbwXqmG8rX9pQlwBvzINLDdThsMHYN7aafTTVAAeotfWf/XnsU1jMn7xB1
5dleyPFAFJtFjRATmyS1Nh8NM+Xg1LbeY4t+L0eV4x0Z+vzyPPfpEOr+t5Ce+R5/HvLKDPnx/oxc
zELIswBPLzSUuoRGl1QzhzVw/6BGe6IJC8fsbQxgHnrkMFoGPVSWr6R6QE8lIbGvu0ZZbcT8/f2E
EcVKaQ88PpJW34kY2/ipnBs0FsI60qqrEypWmK3ukmUhZXNvIYLiaUvQ8rg7FG9l0LHAWfHVyLM9
zZixf8u9qpEFkFu6xl5bT2yV2oBMwm7V2UoYhLFAk/O9bsLLfQ+q6iZbFe/ksVTqBL5GVto4i040
rFxLK9kna4PM4wGwaEMK0okfEhDDVEeWeBwd3x0IN71RDXP0d/5wjvzDmCPXrIa2+3nQhFI9tdwz
3MW/Veo3xqHDz2mRIW4rLfmvddrb+y+HcgoIaa2+8jFC5zt9rqiX11H0ghtu7lCHVQSOltX+aLGv
QwuyI+Eov7KNqVymvkNG1iGyb0WipCFYd+cx7NbUNXADc9f5TLx/mSJWQQh2o4rnxfAf6+Ah4Bc8
Fw+nYF6GtDm8JHHrihok0LmerkPzoWdgqC1uw3mOuUfjkATjbf2+MlmuXnJ8+cU5q2lr5UCr8l51
PlAzbid8ZVcVUHFi0hmv0rPsjQBSlBAdVtS1o1NnKxWtew75d+pcJJKn0NtZ6SlROSJX8Ozj07Yo
Ov20gn8zd/3qPEUOuNGcBCfNJLmkwY3u1p7Lpe9Ds6HhPHmK8N67VGoK1Moq5M/A0o5YBqwz7zXA
7QtJ6qFDVbaOgrmKsqYsh08J8kV5xn373ajncCIzHq00E+KBBp50NWqq72swXIKZ17e9AZtjsmYR
aE3Jd6w6a0+YzuNZyvcLPwFz1x0/RnGPojvOEkIZQ73kISFTIhSUBxPy11KJY1Oh7Bi8ghQho+is
hJ7uGGnruXJPVO2GuIPmMsEvekmn/F+CoNx7SQZghGoFI3xVNrPxC7WA0xSFc3X6S0dR2icrooCI
7HrtLkFvXzlhvWAegl2mQHNIugZaUnx8K5D0ziaewUi/Ec90nqzvH6K6KXbikPJcoY9g74oRXL6Z
Fy5uvrxfqYeLeIVwklcLf6I8YcQSStGCvmnn/L0omfOTbMEk0w6t3SpeeWE95pxad0TkuZqaVYTG
VbwngtsiEe7hTzZYPtWKu8TTiowjAW+f9ycGZeGHmCAX6y/GhZJ+gXg8YI6QpDPRU57LMOyYAWOX
FYsB8mXN4NufvjPoKY9R4Qc32TeV2cIEJzC0ojTqfiKA3R6WD2cNxfYuTDrORPO3YB4RKkv/9+Di
sPXvRD0q+mpEZpdAzssZJMUqTQ+XLbAIMgd5NrrV4J0S83EkjePlTuIbKbA2Oceng3tPsHA0ocke
9Xmwr4U5F8CcGV0irxs328t9e0XfYJHIDNMDsDaaBYkhEeSB1EsoaJwPtqkJ8kEjdPFJ0YBgK5Em
SLFhsxzhReNEPlOmRVVDQGm/7dIXMDBtS/ke8xh0zUUIxFPxXCngcaSX4CKk4pBMLQX61loXq9eU
knnF+kFPTTGG3p5o98GOimmctyJwG0hIdBL8cZ59WJiiNL/x/6zTwRfkQ+4PTcrnNNRzZYDlzY62
EjoHqrfGtDksCDQlrGT0UHiP1DKcWAR0u8GeBeCl5cwj2DaUFleHvsW9Y6ZCEtqUyHrp/Q/+SfWb
x4ItRaypuTcvK6dBl3yVCBjHTflG56kN8XVdCkzd1g5FPYCDuCCsNXvhkIeV4AvnmMkot9DrTIuq
jP4O3FycT40HpDPc9tjD6V3JN7v58RW9htPINWgCS1cgym/9XbiiZbq5vaAe/+BDpNvBUc/zELaH
AWaubiflr6nG+MRhagHapTebqMio6fS99/r6RpUbHXSEeJjt0uievCH1+vnccAcP9bRZJhfmVEcZ
L3gTy27m29MnCGQXOVwDy9PljROLtkfdPP/4BUOnZ7Sebh/sgH9dFkasWk65ktAq29VzO3Rwdvvj
gmBADcKQWJ5Af6w9gkeSC+jv4Z5x5QbL3HllH6HbakPEavEo9wgOagtrNhss72z/6wSU+Z8joy4y
BE5yyYokVjR44+pIHi9k/GOidXPSSLiItkjG/PRv8NazjeimDCh0p6qUG3Q9dpMUIs05zBV2yNLS
TdR7TZvtKs53u7RSrIpooJdWVugki+TzU0JWzJF2ap2yY4jpkKj7pg68M/RAEEJaA32MDiB+98eP
TMOCQOOgO0+Xus0Kho5ft0Cznlj0LAJtNPwN60HjwNHGfznCf3ZvA6VvmTRc1S1t9TBxm1OomOiP
0zlHH2kWvMvYqajGyoQ3g4ogBx3huD8ktJwiWu/beb4L8mqmf+NVyP4iN+BFmR/nzlhMAUbvrP5k
+dpGLrjcBwM6UJysEXAhgRQ1hJyirvrhN3T521tgLJcteAay9pXts09H7ep56U8AATqAyQzVSatY
CcfEhlS7mYsAwYoStCIuWPk4Yty6NmsdisQKnyNmYzOK/V4FRThij24ezTtCbHKiodOXPpMG+Che
N2T34OzAq99VXJgZ8zvXuYML9fVVmaAvfZUjnYZlfHbjgTQUB9yEP3K3nVbg6+Gih9+kVm+MILxU
fCLkegUpTyNWS9NboyQZBLbWkMef5HjNzUkDtDsc1UfRlE/WX9b0eA2c/4R2AVOfQ5teeDdeP9rg
WMV75lPDInkBtUSEaztcvHjaavX3Bk7ixP6wVaG8yK1euEVj/LrWs9CJGSQARL9sYi8n7X5cimhn
Gdsr8NlQrRmBPgqQRM67+LIrFKB9dnnXIBMEigJvqz4x2M5EhKVE14vGtQuykKJ/gCTFM/Y59Uup
58kUWS1R0RMr7L3RQwRnAglsWb84kZOIoo9FoKFBPnaNcJvdry358YKIiggIVHJhTtKopfTcgfCW
A6RLsF/sVqMBG0q5PIfMSV34RjwXOJRl1mZnOsZp7djahBsn/2zWHNNay9uKYlMBV3Qh8n4DQEmN
PQrse5AxlaYgx4vrm6nv8d3QRZ2a6qdnxnTPuVmR69hK0FgWA9sb+lq9HRbfrJPGriF8KiH4W5GG
uRm4b/C2KPLWMk9YRTXZwsSsDrvsTZX79N3ZbqfFcjGQ3dIdTBPp3hKMggwSqc94pu+BqEQs181O
F0yuXZevzdL9khBjX/wfaclHEWpnycuuhV9KztqVfnv7KiD68kZgjQizDNbFtEvKNMxj0j+itYlo
jMF9Ks82J+MnWDTHtHacVBi4d0Zm9zbk75T6YK7rWj+/O1oSGuChb/HMJWuwx9PzmDPiKJQjigrn
fEj8GDZfzi6HmV+zIdaUhutSZbpkrsX+5HcWHsMm09y63kaftV1+xXLuNFMJI/pkGstt4uk1jhxs
oIyLlLqL8MKcwqgxeuDzNPtklfYfJl9IvtiEk91FGFrU9yxvIMx93TYW+u3bxzdCXrS1bmVYTXTZ
ThOlWQ413VYIBRKMvSBy8UfA8NggGjdeE2cfFAkLBXy59few3LwpZS5tOAxkJeGS9Y1NG18uK9Qb
MLNXyPiJdGiijGXy3RBfrKqxdisURcGXye8HOPSzDPjG/TaTDqJddWE4mVxpYXbQ60+2RSdwaOrC
912sTPj8zgEH4K5BOFzxt2o8H9ZZB7bGnqKqxHa0BRI+oZ09a+uN3Tt+Z53UXEw2bAvRNkAJVRnJ
5IXqSPVgIGXx64m/X48XQg1qclKMwfrTJN45L+7orpvSWyDPrv+eagdXmusflxeJiysYIQgRLeOx
I5jVFDyPFY+8QiSV6CRQlgRghSOtezZtIsdSeiSXbzhZ8FWtSc23cdxckZDrvvGN2CpyGk2OX7Eb
kVAroMaz4qB9UUROvsZOysE2azuXx0+CbTSnZN0Mwsr6KEI+kTSwItHBt84H9KFKSknsfVIXcEEd
0Dupmktz3y20OgmY7SMb3v/GN+iuq+RYFLjO1iJ/F2j5ywe26b+cLhM1v5PlD7+E9WViCF4BWE9J
3B5ND8huZ6ujPfuL+QxjXbXpkAhopWoFs1mEFPjKZMRAWly14YtAZam8Fd3vbmL5hvsYj7hLfiIv
pPt4q9uWIpTbd5XlY8elSphdsg7h9B5o5eyYYGN9pQh7xuzgZlwdTsnHNC06Sw5DcS2AqeCrFu48
ihDD+TPT4W7HgA2Ovz2TTNv2gBE2fO4uNxX8OFetpZm8S9FQzX+/lBKG2YiRuNrKG3kSGRKsb2mK
yNbPZlhxWGbLpUEwrN9HqKW/DNe5Y69i+/uWz99JROfpWwcvTpYllfC92kVMtn6j1uuRe+tny8z9
R9bUTciDijh2QOyv3ifqw1b/xl3gZEYVcpcGBkaTPmf9P046AtmKhgAzIyEifnB+/DcN3xyMgj33
bjEtec5UvZbcByj8Bz3KAUN2pP+oT65qR144IFAAWjYSNMewVFfmIgBay5kHMWzUsVc4dbU3J2M/
NV+s1mRTbO0lUx0Y5pMoOzY9bxepdKEqf+Vyf6LXg6PV5Ic+547mfpyiM3dmnDKaDtRDbdLuHx5k
ZH+TrJp9xroxcJRTmobJsqwPWetubeSTvm2uBZ+ge4ZnRzqXS6apdWWOtit2A64VDHIKfSB8XIE7
+U3v+vCYXjKxr8kR7DE7HVzbQ0iieHrrwORjeEqscJqtcrfT3ISLNfKqkHITMjeB6vrP2e3HDyOj
BrOKkPKGjoRtpBL6U86XjNmXwE6wHmQOSr3cGzfeO9NZ32MUuxkGBZy4Shf2prwmhUUXxfoaWS4i
7TQpaqGM8wVA2bib1yOHBkZpFHxwdB7YkOJHrFEm4r0oW78cIHtcCkvK60y+FAm+omGLbf4P8WKp
S2Aba0OkIP7is79bnkSWD6/iJ4ii1gbIuWN9mKKxZFSe5x06QfswSrfrs0pFtmEqzRkWiS09XSHH
YgZBlc5NbLzcKfhfQuUzJU5vgqlvgts1bIbVfuv4+d/ESL0z1latjJnnV43rxXQLGE5t+AHvSlon
SYeKgOCYJ4BP1qrI30mF4E4qrap25p+hNGwHQQMeb5teP9qTRBGLdwFDQEp+7zAVJ/c9sOD1CsDv
rDZn2ePOnuuwX/wbixeZcukwgYbVPGMiaZ1nvFkPsMMjCYeOIJl0HqhIuZs/X/I748mn7tP5cr8X
zD6/jt2kuV+oa2jo+WoO0ZfiNJSHYJSpdM2xSYO+Q6l6nvpWF/yk/lyb2q6S9Lva4TxVaDVjYaTi
wS6ud+CPaU7TCqTyKusfmGjfUDOA9EOFi8XSnoNMOGVj6RJ7VnV1W3IYzXuXJlzSupFsDEX6NBQ1
OAk3pRJX6eb7Big4ROwDr/GDca4LBRbecAmWOnc1joMqA36uUoFXD495JX0TEo5z1Tz305MX2yxi
+N21hqKzaOtwp4skymt6xUXjhLuXspGWhUy3Vn9ga7cCUE7sOYbqeNSx9Yz0xixEIEi3LrRC5fin
QUXhO+3hgujQVsrbSBIKW8iGBVGqzM+SoiZVHU+XEW9lO8vAPgndel2gx0UMGG63zV8D3QBHIQMg
rOih2Sv24m+VdfuCC4IHIbFb3BUV8RteKMdM5GZVvok3QVzDP0eE/Z3bfyjKm7ZTzYtoNS6CCcvU
clreOuSgWoVYWPC4wfEv6hClIuFaON1kgW0kmch9V6+G0r93aukcs+VhEBDsTdPXJmCz6fpw/ZXL
USt1wEXBTqhKCOEZRBaEQVFH7QFyq2xN8mm5pWn8r+1OOG/1qCJf2AwoZBvPVs61YTDS+Q95yRH5
45gejBB/mAxagB7YUcxfvBa4BJGmE9P/cquZBQsiyGjMwIOZn1e/E9MlPzv2XuhbVAon6Agf2r3Q
o0DTIcxZtg99L4AJiYcRWZAWqJ7wjXk9NtuFFwfXH6w9mT5+0Ls3tOrmwywXx2XQxyEYlrnJEZfm
psxGEHzPzCJpedKOF+qo19Xw5l9Ow3A8wgPSo01nN3z+2TLZV5bHMmFaeYaVgGCWmakMD/AXcwcL
ie/tt3DU37OuZciFFHD9mPb5iCP6T5cb7xRLXMJDx6l0M/udXvxRjSR7AUG5TlSWwx4LtE8b0g06
PKZEU5N4tSIz5l7piLH7PgsskLaotky1xK1HSuJHyVeuhUeb2pO6hq4FNrTve7uvgcWiI4mNFsAx
4pf9MHET832G0L3k1gukpsin8+Fsziy99ncWqyzlzBwZKjh9XdM5lBFmelUCPQhr9KtRi17nicu/
v9tHNljDrRp8HstGuqx/NP9dR5/Pkdv4YQaQUUWKuNB9wDcXPf2O/ed1i+AJSMswep5RPy/TLwki
ZYDnp1S4iCriSflJtyxIVFTF0bZkkGA1ngFVG70LNHX8eMoSXjED+UdZf8ZOJL/9zcrCh++WnoSZ
Slwy8YAD4sg9bsmF303Bta44HR/ugsbIlXOBYBhz9dPwaooBTHG7VpfLKBrgKyQV4TVmvWwA9RTE
i5mLClVbuyoOYIoSKVh+ZLkgj2KQQhUhyhEgb45kQxPTe9AIOFtqwEwSYDGoAi/CiLhiTDC27VWV
qV8x2BcDOcqlRLar6biQuciqslOw7ZlJ40M2eChZAgL9FB9wbdKgfQuDbbBjDmgk6MxJJsngXhHe
1/x15Jsd4zwReCLZYWC4GKejulTPWvLrT9ciS7OP8Y5tv38bFRrQWrZacuAXfT5wNYvcFo5zbym0
m828uCMUqyiV4ndIGBog44g2NWOrD9+XkrhBHLtjeI1LfqcCN+bixpfFNQSkYp2O5LS+dVbC6fM1
++AMcIAzm9xY8sO95iIA9ry7Ap2M++127TI/Q8qw2yv3g7vavbZDrTEHJ1AeiWlO0XxYq0IfimUJ
3wPK0sP6YJ7ddBTa/akCr6Fd9Mn8OPLy5xeJD5RM/o9lrYQ+wvVv6PN3MwPIRD0nvk0JZ89t9VA0
yiNVsjlZhnim6PJEAJR3jr0jhmoGt1xQDYO+iljyI+P0bSlYgmz/xhzeNbqJFE2mLbYJRUguo1av
HM/Cr4SO5kL+SAEJH3nZk1B/6LnH0HukvZ0MdOECSS8xbjOTYj9Y61RRdda/wF1mXonu8BU3MLk1
USJ+iwdUtemzFWr0fenUgKndqoT6aeA7Al7S6PsZZCwUUNHnALdvcwQU4EpsKqOusg/6TkG8oWwR
7uazG0VQLDLMw3ZxoWOANwtFYNruN4TkHhozBR3/KUjIsPSeiLqhrx5rtm9ymtgz4Zb+2cmmMMhi
ZEyPF7NRZR9heEDKl8YbR0H8teSFWfGKyH6bRBxjdh0FWBhnnntFSa/xQoOGnawQdSkVpBETbMOU
mQaHnUKSb0EDMF4cIbECn3VPMKkU5pJtApNYKaGIDJugTNYVmmH7/QL+mQ/Lbncymwndb+4IzOG+
hH/zFnL6H0e1P3NbVo5ayKwYrp8Lf++vzjUfNHDhNs+Qg7IRQqmfRMd2jX6iYm6qAfUrVwlP3lo3
5NnS5I6LlJjmw3mOU4vLBtiZekL4v5cXdJefjSsBYcSNpH4pI1TO2Cj/vVmbEaJdTAi/pZyt+Map
KvCQT3l6Bj6Z37VwJPZyKO0f0sin/98/wVp9bVV3BztuOFw+st7enezvYlaropoQn3uFNbgnyfex
i+j/NCby75IF+Oy6fKe6MLqDIS0+poUqUXmODzuvQAkdDrnZrSC3EnACKUPNhNmYDidpeaxjjqDh
BHQthzsroCk/iDTCkbWRAz+Zbv+gE3chD3IWAjJEXR85N7FrFjp8a8kqurGx+9h+6yA7SLXBykRO
ERVEkBn5CRRcEfNtAA3OCr2XfsnpT7ihdMOoojGvSf9ZpgvB3RFOHAnHT7D0qpThrgDOi3lxiELb
rc0kFzJbuvny5QsEve75WL+mQx/V1aFhRdgoAY/e6LKcNtdY4oHoJNCI8yRmuqchCG8/GC9dnnJ/
V22U9zbjl2xxkJV0DQ28GiaNs6mdsQJC1nY+ihc3tROvl4/EsHRFcXI7IBQA37US5ghJok62uqKE
Obb2bZJRARC3B2JvR5H/ehGz18sEYrQrBNPpqWrl4uSw0/TdVjf9rjCoeyqSWqbgkrH3tCWoT15x
bTs0mCuesKlVy/phR4nsv4Vq4OyiICt5aQ6mUoncGGMSVqHE00KAN5oxvZhZRsPUA+tHK8Bk11IS
KkjMjd2rYL8wZcFhgis8Y+tbIkHo7mcIFpWiqleQm7wkpQx3xpY/j6bj5IYHYr9DjGLLBDYTs36j
xuMIQFNIGzAee6Aj0Hxtx5Hj07bkzr4UvR3zB6oULjcUQAlXuY5LR1Ea+7J6vOWhvOAmW8lmibsT
TD9mZkUiC2TWel6TZKa1nx2YkbLpqkjjEUfsfM8VLVW+B5ogmQsKBnylON/jeSKzgsB4R4e6TUrD
bXmX326cgEc+TTQz+Re/D0igDjUyp6QxepvL8lfxJYtZuxxhJkZXhdAhPZs4dSuUl1cGvkw9v5om
OdMv9jOu6eZjVuja1K7QSSFtMHlZUTDcpPb+4LdxtrXPGmFILTJ8yZw+PsE4anAIRd4AIUO+mujJ
i23OxMcYe1d7ckG8qaOlme/HuRkTjH1l+Vl74TcBMs07ppQND6S95Z9n0pzgNT0VsxWM7il/5lBp
K6uQKnZjFyHCNK2a39qKva9KfIhqV3aBXPbQAjNdW/TfqjNYAbf0yLhms6BBnqlzl77/vASBp170
H4S+PqoUZ3jy3aKmEiwV48Sc8JLFCTHDdiEmAAj2CHwTCDVYu1l6JwBiyqC/YRjqgkwSVjsTimXk
duiWa4QkOnKWtVK8JtfGZ2dvSgkCxhYtXQw/5r85QYog5DYlAlcddio5yXmPsAAH9CKDejMSKrQI
PfdlbpIsNaPNsmXyqu0Oi4lm9glrbd/uWo+Ke2WNJzyLdXEvG8vfzuFzD6HzR5O87kNC8xespbsg
aoZiyYiYupsOwNc/lgvdcJ8ZH/AxJkHS0Lm10qbmFfDisadCZihguXW4Kxgj8dpACohc5y4xmw1d
PlTEh71ldvYj2TX4eiN8itpCJPBYUio2yavNAq0BOgoG6x0QJsFouzxzjl1q+8F1/yk9SLrzmfAV
hQMq07tyMWpAHzPcO3yPuI9mdHd43B6gAjWVpl/YY8FLPfdFgrqQxVs027GLsG3V6/F/qvZhlDQ9
JhmjNf4B/BWFNUeYo7ONM2OMdnZY8hYL7P8PCDA6GgV/J/DjupB5/qOpau4fmuuqycRbZZ4H7yOb
YHaTg2ecpF33fgcNhG8VaKNoth5RWDkptr1qJ8FnmByXmZE2hO59ty6Ph1TYlIsGYi+1igUGw+vU
njKS6aeJ/p3z3xLpRjtKmyfyd4tMEs0OxwwRdRdSoxT5zQdaHXI7E83xlBVSGbL80/aDSw+xOdg7
knfybKLtl1ibt2zdUekkkAk5xtFQq5o3q/MZ3gz0v0nduJUgVA7W+v2dX+A7TV3WSchI11/ummEq
b5uv7MN9x6SkWnNzpQAWPRYLLUflMBZqFu+gFWP1bCEmiXdGp3OEQ1wN7Qf/eG2rTPPYVulsk71T
fHqantGMQrA1Lji0FgoJmZ0A9wdE1LjowrbQKIEbUCzOtY+peGMVT3iThz33q78tLzx9rSmvoGdU
PSMnEE4tsUo47MGR2bmdiQ2e/0xLKzDrJvtp7AON6lE7+NrNk1adbFpQxGcb3dHbN4FwwH1MS+Kn
sAYIN/WloqSn1pGCiU1b2qfoSo5xqkqptRcCd5gXja2MZk7J3nsjtymmCwRNw69b8Jg/KFcak7HQ
Umwp4oHNxkaESdvpTQx4pKnMlBGlfh6FnWtGs2QHlTEFpPKiWvlcdOb4opGv3+DjI6KIsUh1IuJX
V1Aawz5S4iB3xuj2XKOMByQCoDZiD8ck6ISVi+4Tc2N0ke5R6pRuFYEB8KeUbRd3oRhkKHGp63It
BquKQOD57+PvYKR7QZDmAmJW5wjtV7Oyyyr/IettY28DG726G2U4sWU7YsqBtEPXiCrxkTezoSPF
bnb/b4x5le03/p6liVOnAAlOhrtCCot6rpZLSB/c/nLSPfjI9AhfEMR3hb26+RBrUq3qYrdlPy/e
7rBqezPEo8pGv+QS+QZpoo961sUyGCLb8ULT8MtuiVIZ2GgoSM6/rJsgSJQOt6U6fT3SMYfiZxB3
xVU0tlHOKZd+JvnMuOMGyuKQhH+RRX31ahKlrzwxeH8v9l4wJwabNxHBQwcpCOCadtvOEq27loSh
gExgSWrBSI+KQh779tCZ7DOEY5KkymVmLoNUd77NXQjQlXoZU8g5HJOgeyba27YOAHA1ORHmCVcc
fudmgHAfo33wU3wf+xt+PekcHPMsYt3HsuXdqvnenY8oEpFoZW+qqhjX5MSNVm9Kg7tioaKry0qE
ostShEdcZ3Q8QDFXUH+WzmEDkmSX4Ywqko52pEq2wbDMdS4OcX1qG2cuGt0FP5Gyi94p0rmW2EC5
gtoCYhysll7eSn2gR+0i5UPU96OsyK4D73el7LEdYkG/Kp1mi8QItvIefSPPq1T/E6wZJgUvuYxP
8ONe/anUfFFDtZzFVorN7nsvljOf4ODefvSG+5ECeRpQVPCuF+sQBUTWYybsPVElebutvoYjNYrD
iVsfM3YVuBJ/9JrQXXNoZsp01+80vNXX4u3OoMp6PwPnEdHt5AFZm+tkgJzlxOPxLtr8Q+0dGvLS
hB95uoIUlwtxBbjXk/R0O/MbbHYU4d2H23TC8GdLdv3ny+A3gfFQos1OYqnJna99erCvILWhUAn+
hDBiOYKJ2/aT1oVMk0UVAmSMBuVL3zbzp7CiGoghxcL70VdPEe4UKzS4GJ1J3LbU3q4Iq1E3nUtD
hnO/JsRGjGnJzw27OVbM0O5ZDp2su5kn9bGnwYtczybHI0USHxepigTf5UoyVkz9dhl2zTpVWNWQ
DJ4r2pQ2Zpvu+Q6kEIlvkubRO0yV8FTYY3PSBiSIXtvNBJrVET2hyTw6IkCzpCSNx5jDHfzIy0v0
/bKz1atO05NdJdhrViqoCXwIjXhQ1wij7A1c7Mud5WiNwXR5xMuPs0n9laJOH7dD1oKaEyc5FzQP
gInqY7IdINBpn+f61b23ilwWBbOr5JK126HxXZ2MXEKV7FIEhNP4H99bd69hJXzY1UJBuwYQ7jdY
hrKDFT0n3jQuczyY7xgMavw61TFd8YP+1OerZj/NEc5WK1fP3+UAet5wJlgI9eiaZj9AxNlzN8/D
pcOCox+6HUIg6qwgTfuIMR2PYKmfDs0U/pWerbkP+F8MSvxgXv/YjaW1K+k1HsZg+/7C1SFpsTvW
bDOtuHaTTKinv39S/Owm9vqxtW0h+qC3ehVx2ZHu2RL5CfKaChiOa7+9XtUXi4J9g/DcLQMqtaO4
JsR9lbZ3a+WMycZsri6B/ibhgiBk9+rM1opAkpUo/7vpJta/5ha7CPM7kOt2c0OusAbovQcsjral
2gNsucl/tGQJey8Oc9p8GL86IwyfoiwD44iMRLUNJod0ag93NInoYiLB7iIhDJciYdEeIT7Sbok3
Wea7JUF0BSdXWZp8wckTmlIJPL3i+50RiS0BPSul4Jm61Es/jc6+1sqTm7IUCot/D0NACDFaMwUK
VtKShsCVHNEPzA6/xvyHzCLkPZbm5TE6uS2hrFYXJAOvRNcPYOrcqEQ+6dyb6xUSBucPDtahz01r
V+0SoKDP4YDpxRmdqMvwMiOCrn2b/t77gxfhPs4aBToxn9dqpvATlw8RynQfoM9HRenUcWjiw5ar
lpoV5f0DqAHosnoRiXAlhmNgsylpZj9m4/3wy47UsG7qB/V1CVBM24tn+eB5F2JtNxLqWiXf9nAC
obf0lV/Ohstm36Y2BazErREaILN7G53AJenlDNbu2JaGG24W5FVyjml4xj7WEpC+hr4fFXpcdOqZ
d89821ydy9H1jrqrswT27ERh0KQEMjfgS+y+QNHcjBl9ygIlYHH+cWaI7eZ/g1ZqhE3ehU2Hq9u0
3oQCdu5sc4+0Lo34nH9ZXwJT4UHQC8A64wkuySSBTJU3a2aUkMKlPNd6H+9Zs0wrxf/N5t8v3dGf
Boxq2iYX+GoWJwzHpLuN+mde4X6GiK8B06Jv8EE5M/5X1fQkaOv0uPhA7bNE4cmqtk/3u3I2yYVm
eenehjkr/cmgpwqJsh7NY3leirZYLliFtYvqxry7wKmIwcGJEg9peA2jChLI4sBA55xuuajBPnQm
/dxL+uBQTYR1Zhj8/72N0qrvclMEnfoOt6K9BeOs+cCziydYTiwSBHjvCbjEH69/g0o+ta2MuOA6
AiXKhynTXrkmSynC8D5BtusPiYKw2eubfIwmdu7186Bzm7o4jZOTTc76kgCWWppWysdtyh4X8TJ9
jKX+54igZWEiJg4WhOEi9gOWvdEyHk4PtixK7SQysFAQDWnPNbCQzInO/H6Im8dUnFAcLUsnqwlx
76u5xVdlfWWe9xpyxfF0StVYIQm7q/hnYcfLWCqYpOgYKbPPPi9kWQsoSjVO9el5S4x3YR+GQ13W
wrgXnO14zvtZfDq3wx3N4NgW2zn67zXF6LtxIv+l4JWk2gg+USOmM10toQyXlZ1xWSmuqDz7/pcQ
w/r8ocGuvcECoWhGDwLnom7DJNqaBdmGV56JAcy3YOBlvR+9p+RpEi4vWSav4wjsAFQH8Bp2D3iZ
8eH8ISzheL6BqG6hnje5RIzLkZR0f6UA0aqc113KeA8C4Pi9qc5oX1+C+oKFxpRdoy750lXjoGGq
pnpHh0tP/Rr+1pUfmxCYsvAGDC32DvvLvK7arMpHr3RNqWgx5QSDbUd5wvZTVZFfV/7tQevQTUu+
6/IJRszN+YlSYYhEr76tI+5MWopuNEDm1RW3+g9z1ji/WHxRkybv7+ey27A8abADZm7J84ctiGhs
4CK49HZpkJmw5nSqS/Lx7FtlVneb3lpy+XwTxOYV0gdMqfc24UQrS2lj6LcEZcUDLtlwn9Q+jsq9
2VHYkCuvu1XJbU2mE/sZ3LtrtThhZ2T1DrhZQACH0qC4l2NGM1x+7r1kW8+utLMLAsaM/mkWJ8ep
VJoMIcPgk8DInUFHF5sdQPdQZRqtvFNM1jBODlNxediQVQoc1GWzvlObO58CvGfsdfYVP4r/l8Z+
FvDFH64/j+rU4gLNjc0zemzfmkSTjdkemh+O3Nh4ot8JLyZn/QEioQIPMuWTHeoO0Q/8xoBE9vts
KPz1uzFBgNsEG8X6keV2owbmcDaW1WtIY6X4r0stNKqyt3lvodtdVzlxDa/xZrmQyJe85UozdUjv
DcB/5CLiEeUE/NqoSjCfs8Ja09k04mqokcuR2z2HpaenLIi4+8DPkPznASkcnX8dpE8jmqEKgZC8
UL7FKpeZXrzBk0NjZzmvIeag0cob7AgE/YfiE4h4pdpwKnZys8zEdC6/QpIQu+8ZfIvaV40QSBYr
Th5xMUoBfazUmG3J0ghpCBz48NGVHSHLGP7DEahWBXwLMjgJhGsv9sAazC2rrso2OyakiCsGMDFk
3Zab8o7W5L+Kn/bgTKyY+LRkn5mWpliuKT+sWgkkCVmDwmGPd/yTILSNnAanJqy0YAM3JI7Hp+vJ
BKqYLYcgCWlzEmDRlOdm4NFqRFXVqVvJy3u5TQ1LLKikxFd9/6PJeIkQwUmG5siNhQ1C8czVmX4H
XmYDuwut6tznlbwDI3m/qT+WZBgpcnkEdlwmeLObhIDlB/vprX9M/cZtIYpSXtUGJqhJcJixCY7n
XC6HK5i5Rs8I6fi+yYQoO8ZYLejSzwUK+0yZXwFagJ3toBjSBhmIeOOG0U9MkDhXEvh3l4koJBKW
TiLkSmCbcXjXY23QLcvyksASJ7OeFyrBOEg9hdf4DuKj7/MslkvdHGGEuW8SiUIvZMbE2Uvnhp+y
yzo0w08Jy3svxy0xwQBfrSFQr1lBw9n91bk4FPhW3ZOctpoEHzYVM5BJGVa4mJhI8Ggun2MLLwYn
fR8R2jkU0RF76gGhqi2kNbEcDhgC9VTlxR9I2njGhVnMRojGSzjLsJaWWBYqw2CYW8DiGCHpC8Ay
4w6l96qmwzx6jGE/cXAgIyKQUcgkVrltVUl4b/D/qWsFc41UpFd1uuR3TogPrMZCJDm8M2Oy2GaT
KJO7SMQHjL3+1WgTl8JPpbbcQQtT/h3a0dFi2TXfartS9Ipofnc4UirEzJkDF/7LBABwyMVUkWZO
wSQL1AnIUe9WevfvE9AbSZfucpNFym1J2xC7rggYI5anZOilSeXCuYuNz+bxxe383mVhhTEQHePx
V+W1NtcqIyQU5+JherhI6QqjMPj8zZIR2NgD3Jf6CKIKhvlsvNoVUaSn2AvxRQYQPc7LynG8GxJU
AImsgDRUXwNoTIa7xJnH8t326Nv243Sr8EjL597MKCa3kSIHzG+LoFtn/1ixxtu/RR8xJGmYBcRz
pqL0P5Tyrjgg1MoSBwrI88BCuPJtOpnNnRII5KMo89dujsqlT/pif0nlIhARwocPoGPZLBIiN+9V
RwamgyO7uB7aVecwX0iYLBvwad2H5g4ZXK6vzbesgWmzYBuewmQv8hOD5YP/9sADUJ19U9100imO
FR9F1283mrZaEhFQhQ5XynootgyRm9AbhzISHRjM1/gFMLFiKkZWuKwT2AadQHTaaiIQQOhtu466
AC/bei3vOjn1ESmyas8bWcp6bQn9Y23T9j52HEC7T0hdg9kY39mUi/YERtj9lfdadl3ViUvEAHKk
Sm5T+6DZPq3lNzJHHG/3eScJBO+bw8w8UQic/9MXLie9OyxLhHsNjEOVf6GpqmbRO9lVEJah6+tt
TiDkxnUZdxlHTKpQmOSyVUPIUO4yP7B8/ym1VsEL0y5tiV9Y7BRhTBY63ajeO3kwILTgJLgiv6iS
Wh3C1d7yO6KGF9jOH6Ds54z8CBwRiGCVPIIoabmjrlKeONHgO0ivTzOPh6Ok3T/5LrXOoKkmha1h
r7WPFYZH/wjl45aD5a5pEdu5LngDIkyA5xXIcZznnq+shgAOcHS55lTWsc2me+FoTi18hAj0ZNdT
MduXHVoKLLHt8q6v/YyduT65ILvWxB+LDW9rw1KO5rQfLAmEP8ZkiNH8t1A06ZEprVAikTVAXnMn
GpISL6itmCFp6SHr7L/I/6f+2NX8lg7Qj4jgbU3nB9kRL7U0yMr0/+Y4DL5IJRcfZFDVGfxtHwSC
wv/o8xp8H88V4LZP4b/g0fuPHNxISJyn1ydElD0FhfuwESpclV9BqHyzw3cVn6Rjit0u5Do70wuY
eSovKls94QNhcyxZClZYWJZ/D0zmMb2tFzNvuku243YHK4W8Wp2EiWzAc3fL3/k01BZFjGBfuBk3
KycYcKD3bL3zo4zUeqjbbLITUCNDvNbBQVtSCNqlWAg0IGQ0DugOtNmOslO9jY25Q/MoRuj5O47y
B/mMH8CKzIoxpxsliHmPChb6Qhg8bP3XRSEDkdQgf2pzMsi9L6QOQiR1yZusLeveLBZQJkcnZKUP
xONmpC4W7rDVobPMNJAFAUhUtxvLopRQ9RdiwkHbjBRh3Vm0bRAbc5b22BOHbGtR5jEZswheKdDG
QWyHPh06vIlWZDrgmpRJEOGGDeJG2g+HOQSca+UALv4XIjdQ2Kg5pkcz47jNx/EubpR1Po8y9CwA
4m8isUeB+CdLFEhJ4zBQR9WocdQP5pJX+6l/XU+JRGsjzVw70JdOadVCVHMOGpPB9/cbz8NuiAxQ
h+fWrcCuUIL8a8KR+/0MT12tCiN/GbJdddJ4wmKxrmCo/mPHyDOn27KXq4MshDdv9cjKu2BcvvOx
h52CP+GDUue0d8y/wALduHST5gSfRREpAGZwzVXkqaFsPWDfZl0B6MUw2A0TDimz5RZ9990196I6
RSTUfBL/80x4jTO0sky+7raf7HmY3+URvH5VtDSpYkBHb3xpD0gQQRiuM8jZ5t98jhi//pZH408+
lyzrtD7w87eAcdQKOlsOwlyaKXAgqdMcp7X1pz/X/dWT4VMTLGBCx3bNoQY1nUYGcSxvXMClOI3J
1R6TVskC4KA3eZ1Fos9MVnVJoMwPCET8afLz1aTI/VLa+hvAOj5DvGp/K1V5228KbQO4lx1a+5d5
84PwMjt+tmF4Drm5yExWFTozHe9KxUKL0EkwqbhGuGCGZVQUdn0T5K1AQyl0O+vuttCjy3nZQtcg
5Ir813I/ogodGnbbmywC0E6xooVqGWdvFW0Q3UusmyQCRkDI00oav92Se1zi818dROu9AQOkRo/O
5dLYneW1ym0N2om5PeR9pkdMyQXOkwGLiCApgL90Btz/nb+P1wXYdgNzytV9jknHsKlWfgK9nW1U
idb36g2MYL2+Kwu5Utr2ad4sfqhOapFwxwvtt+JrgxyklEIblxK14K7BRdl8Mui4j6/oMSQyUY3M
yTrBxhRkugeODl/V5xOvDIIXxjVB6NG4+YBFORBSlawIDDsbB95Gv8TGMouSKmBhinpNvlw4ZCV8
NsOs9gso9JzBq6yl9tVOuHw3ZPzPLuuxapv288Y8EM2ix0K6Zqs2wfM65j9kmANGLaO3vf0Y40/V
85Z9LBrD1YsanaYI1BvZy6g6slXmKhdVcct69TK4UDNEG/Iej/Xr2JKYd0v/yzcbNecpD1NeG/Hx
WnK9m+nDMycj8+dce3gckXie9hWY7KvAzsHEmqGblsy3GsNG/YYRBs6fAaN8SuhKxl8BNpcFSU4T
IboqElbRHSjm/3NYehTWzTZGfEFoUv/U+KbbfDW026Hb9rMG6J7sn1JZh8oY+kAiKfqQe2CKLr8J
OuR7BK4vPraelea7sSAfzy7SAWC5OzwJbqLgmvgIxFHKu0kndsgw7KjfbDr8xZqjct0m+wZ1EbJG
Uz0GqyyUji1CgjMZ+10Yt34GOGj7AWTP2ASCzQhUnhF3W+7wt+xlPZdu8FFTxtrLtWb/DfsBWCl+
zxI5GJ8q+aqTjFv1gfplMv1ZGyBU5ti/CT4KyiuB9Jxwf3keOeZBAYs+c/5Oa058o09O1tU79JlD
iv6SBKdjCFu4Z1WUYJocZ8xMQIkBQiHCusEOvJq/EC7AdLe6iojifvpVrNS8jTomxDxGzLP7A92U
/O/qs9437q2jZF+OQmxtgn9KNO5aK5dDdX+IEhq5vG5nkWC/oeMSaAVWSDIHmISHRZpu6o+eWwzz
+Eu0gZOYyXywL6n8wPQVFp5cKW5BbgA5g6YYa7lUANP7LVHSgCs2sdArdKUZ9kgNuRHCbus1iH+c
dyzfJclH2RrsePyZM/876w/7CttunJlw2EDr0k/Ghg57AO2TTttMIvHl0xzhLcN6/PuynUaP6FZF
IZmxFc19IhGCfle2f/6oiB4Y3apZR6tSxm7GCFR1WvrM/ep6ebhlgVb7BrzMPlZdOejL5j3o3Wzo
fuxZhYIiSLT4HCQ4yF4opEAwOXQsATaWOGboBY/FqBbfkTdY0cscaOJqAovqvyAhmNePSDr2uK8B
H6uaEF4ear43aNhs+faruLsUUQvXXuhCDaHFv/ZtKMwZTL+ISnAyj8QMEQ7H8H1g4GzuoI+RiJgi
x392xTea5ZxrCzK3Xh6D9pER3KKD1J5W9HzN0KAz7IkA8SS4aADrVx3hoJSEaq/xU45iIJytoUDg
uGC3x1npbCBJ19jXKQXOoNI1KIExZuZ1zrkQxD6a5ZAQgSOvjx3I7pzaTFV1QPGdRqFAIUjFY5qk
nPY29jiSzMAEX6XXhPjKwqJCK0Y5/G8o3XtUOeVVvusIHIWFxaNpTh4ERm7dOazzHO6cqiOhz3ui
bP6lt5iFWLk/wHTSg0dU6gqXGKVcDe9i1G6KAejcaq4h0JHp3HKUgnU5Q+tnGUuV4DVc63Bn/bI8
JU4Lnt4afivb1UzW5AwnmC5fzWbuEnm2jD5fIracCjeUAVMsufvD0m766u2R1CXF5tiEU6AU0QfR
JdeRXHFDlPED9mGo527jgnO18SH4aCqr6Wix5wElDAIA5Tj2bLxP1PwPASe0WDWaN9pjCuY19C5v
7fVKNuayXs6zO4T/UZhB8LTU9+6Fx0WB5dMrebojLZ2Z++KXiqw2JDtO+Xhj3ubiGM/pIS5giWBX
iTcCvY4N7nQl8pABJCK1bgGScbR3TOzmz7Mwh9aoPobeFzOK+Q7PSoM8pywOa9tGNT0oFPAWXRMC
job+2PKNFonLG3VIQTOsjx0EJ6zCmJHSGYITqOKBA8y1uNsCGV+hSbz6fcnv2gKAuClbAPEVdur4
RxBChW27P7KgS8RkYrk5QBO3xrkTR3tNMY++iFPAT8+Zp61A1BGEtPdR53e0wAr52xV30abfwHJG
o7gaqK0SIhx1e3ghJ9P2nYuPwVlqyn5+ukpbvjq2+tOERL8uRJJ+aoQscUb/EibXRQY75piSNIry
lReZ4jN556USBnSVdJSN2XRzvdrCxE9Y3Op4kFYEkLWAO69Lz8k5wwiCjv/BWqoU7IMC+bItvts+
+tIAxBzKt2560KAGMHtxQd9+Ota/BuwfHXoQqObRV2r2hprZi9loMuSGXpA3dHDBBnpUvPcyYg75
lFqQu+ClX3g8vvSBtmsIVCo0Qgi+VLPBY5hgAnk/IREqBMy70rpotrFuZW6nPBFRDiNsat9OQSMR
AsEDWA3q8pdebm30Xo5Bl1RK91pHKcF0FFCuCu7AD+AD5uEmg6IsQsSR6A46DiogZH7UoHcTh5Ap
K+MbvG4Es/zZD47/JoVpj4wjM7qMPSDqaoEjImipA6LBxyZCCJdt+irTu1bZfWuQm+b3IYAoBG9n
WUQqm7Yz4N6PHUa/xKd6kZdrwj3lMTrdm3rYYrr8Ngxqs9nWM4J5Rg21TDy9tXcAjHjRBw35GbIv
l6G7BCzw7/vFswV0/VRBPRCZrbTYLnSUwlDFxac7JhiosXDteiduNF8oeKpele+KatRozen+3US1
kY4C7yR3uHcAZvA2almdP7RtsTkz5a3pZrvVuOyx3ocKYl6u+veD1haD3Yuyu6JDxJDhz9cpGTKv
4AAjvNeK7MVGvlRt/hdV6XRfaBBQJywMIVo/w0xfr7mN1RyUAUi/B4yFJbO3rL+9qgayxYbxeDxt
GQGmD4FGuvyFciFOPsa66hkhX4u87wLdlsk7DZtFodAvZBq5Swv+vmF5ILSpa/k7x3FEJRRjfdVj
QohMBk5OykjBwSxXBMK8jBADSUBZQsKTO2cU9Q2BINk0GeKNysL+waqtPTHjSkTDJN22TbQqxfzf
dsPOrWBEITcbKkEdCZaPCtCqGMxbkqk3nVUsPglRKAhfTDworiKNtFgMmo9+HAagYykvxaqSPSzt
7ZMh/nu7PRTSSrfujhbs0ww0SYk66bO696qSachiLU62Wy6vjb9U+LMw6GIhDtYHjmWnazCGdWL7
DFO0o/s311UWggkmgjw74Svo4rbQ3tkuEF+0OIdhPVXBy6ItjRHe+JM2IIyRjzcfjQeV6NBiryPR
8Au4VKUFEakzSwGpxaESNj0fRYjV3kMtWHeIPrE7kFfX8ny59ld2xWIfQHw+wexYYiia0B90iabP
HgQDInQIBdhBWI0L5SQX1gVQPNr7h72znGfRu5Io3Dr/iHy/BvsAjkaJXHqyPqnTyxXYVL6c2lXx
QGSXTUVcKMUAFnekULRm/l6M/T1PRR/Yg2idc3vxIONxZFPB5qz4EIobM6kW6UAsnMsXFMmfd/LE
YwXo/GH+BlorYc/p5RC+DafvMKvbWL/743TIlU8p9LyCd916zmtnw7Uw8g2czZfX5kgx5rEuclFn
wmQj3wU7xsgffYk/uWV+Kb2CFnXJXCjQ3NXIRufBvs2Lw5+NSRzjXKBkEMea+9zqSXRuZJmdWKUI
JqjIDoXIvzKb9EG6RCb/mCOp5flAAO2udk8h5khqgIQa6PpptXjG6g90Apaul3c/8ZECs4vCiOL0
SlVLLBXX3S3Ziz1jy6yoza3JaxdqlxE1xlIKnHSWppVLAXikhmDmIHFNmtA3F/PSAW+e0UV1EAW3
Z80XyJrx4ynwV3t8wiS0X2uWRxTn2noIipF906HxP9aksYRbaxKHFB5PV22GflMO8D20GatQMYeK
0+95elY3X5ybuOkcOiovnwE7/KtaB8CPDzbGNh9kaXwUHXPP7VKDxqmNXtMOD2CTqFcSJEJ6G2Sh
vG3VuI+FkHWxxzOEQ17bkr9xeX+imUjBFZMdR8dgRQSbpRao6EEQ/bYJhkfrbwCIJBpQnMvRFisu
mSMB4FPZQgpCp4ySyYDaVg8NwLLNJ4wSqqKEzv1MuNdwjL0s9PH1i81Djrk0zSIRl/94E+/veq5Y
q0z3dWEHipaI5+xlTgvqCgLHA1AELETDdNfhAqzaWlMnK/bfVdfa1RrvmUYBlvORWR6Wq3usu3Jg
N1zYJVuRwgzwJCqUQGuricu3ryPRgMijnp3u7uhgDHKSRdLa6p+TzumgzUo0IxB+phZ0xitXPnQG
NgmcZ9f6iiCnVceX9Peqy+dLmYP6yA4nR7raRKnmPPM2dWDVwV2OxSzMkLX3k0Ax/dtpE+4c1oZX
gNchxXgzJcGhHtbJ+U3vPMaGpEkOW3VRr7vYstJASdxJ0WZrtPIYib87BC69PlcwcFoCUfnqtap9
V0SxzDgNCNqieTM+mQ9b3/2HisalGIUqKjq4LtfE9WO2u10S6WlLbN8XtWXHIiwMR+/WuxFrmGOD
a1t17fZ3EDn2xwM2q88u6MKo/XHWRN89vQfCE+qo37B9C85WMD63YgjV39gacFRdByBOBmRpyIRB
qFO1mZ9+tcG6TdiS6b5lp8+YaJrwWfKrohM/JSrt4+2bWx18Fu6No5rgMutSPttSEcCRHP7JAXrp
R3Y/KukwJVUfmREysRI+Hrly/jDy6qHZHr02VZIRo7y1nHNqTmZdc0j2KD208xaT4+79Mj3s0XcB
Y55pWiLdEyXmTDfV45+cYKPPjCdRiTJpeZyXCv9dBWS4mhxIcKgSa7WGdtMHyCZGoZtWRSTl11ul
RY28OxzPoaXHgjfsQxA11ftxb6B0aUWkHEe+MHTw1EWTwxh3d3PH3outP3PgJXqr+oc3hjeNj6yo
YppZSZ/rSMR7pNgVwCdaVKo02vCGR+9xarJ08TCbFKUSIFS3EZociGdNCd4gUnkSEkX5lyHR0Pa9
VtnHKruWqDOfebgwRTuot4bcxy4Li2PkRtKp7yFI8+69B3jFqtynUwki6T7iWJw0O401aFRkK4oK
i3izChb/oaeD+yYTip29VMOQgPgAXF4NnWo1yFHc/TV37qCLTLD3YOX71W8MS19t6jxWaLqQlO78
+BUbUC1Ee12RQ6whIkyo7t+4ldCoqu5/XMO3FeEvG5N2KMQVB0BVIcAlDX+FQTGKHlPXLww33tnI
rTreMCULb5K0xpIIZGFKK3nqFsjHKH/tWf1zqW5+Ymavx9h4oUAaKPH+mQcgVvbNpU7pwgjgZobf
k/ddrGr24Un1pLcHf5uFk2JDxocd1WUu31PhAxDMyWKJMH0t+GD+kD2ye2DWhxjgCAZrg3N0YEgC
1tk3WlBTYxc7gPS6zY95hEWltHaW+Rg46YFJE1xqcbv1YS1wx0COporIPiH0dOTL4wtAcOzU5zdU
32wCt76KXJvk1sOO+Ux5ok4ofQAXDSFtc8Qo8E8PV927uvrcRGDuNvox0wMI6e80jMTDgD5n6Ce9
4V3JeyXIVCkgZlJOB/hlZVwKcHHP5R3JYOmqItIdYLOsdg81EhQH1QFc+UjkfV/8Xp+T/Dc8eMbi
8KsqVMiWi94RvaZcCY4NCBOnaDQC089nKLTpKusRXg8MkOOQ32/ID9ZB3p1bt8wE6tRe0349d0a2
gwuLJFw8HIWzE9AdYgi3NFenxkjpCzlypDX8I0AcNETOsjt14HDdUyLbwTYlt2AScIWEcgUVva7i
2s1bhJCVyPuiqLVAjSUs5TM7L6kBPsbETeRc5+haWtpuycXgQYZ4g2iXghT1guGY7bCpkaHR6oVj
k3OdskU2qmKXq1LzRQQSeOMuastb433T/3l/31gYNz7Eoo7cX5tpWBN0THmCdLX/+3d2AUipmH6I
Wj8TIwbpvx2+DRjZTOa0YSrX3G2llsP33XqrqCGsLiiFstiIEwCRLBOYoepVvItDbfQIVCdqMRSv
vWAWIL5HHc1RXhdHDar9lgC2ilvdaq5rYsePPg5Vve9U3HpO4TRT8e6dLkvWtAPHRwQGtCShR8QZ
A0mOv/DUTgWG0zEZfX6qc5QbW6rtfE4/BHrr/qjJYvGEJ723reCepubzCJQL6TXp+EePtiVxFkpE
Ue7D0GWB90fSL2/aeOn84C0Zi3xm40YQBLIfOalMMJVWMmGpgcJzy7R7BS+tTh/IWP6O4PoptrzW
wujVUhOc+sb4rXagI8BOjGpP8Ja1TPaD5u1MQrBIVU4uk/HgnvcmXI3eBCXOGk2SJEJmUfShicOz
qU2JhAQZSTquBcGufwY5WMVhH7GZba04EpOXiYWDeFvC8zn/4nUSWSylxQ8oHv4r3YOlKAf/39/V
iwMmjhR4wMJFFygfAzxqYrdGnxQepPir7xPRpKw0CsThvTsgp3anuKgEQYlrEmAugDScr1OX5M9R
i/alunS/c8F1wS13oulbcbhb96who+osgeD8bfWEhsxNjZ5MtbSpxliAzmXvHQJSlF1g7mfEqlSt
YXTUY4qJCKeN+GhEcpfId3JeTswUKReWkJgHU22++Cj4XiG/RsoH001+yaA8zbUyQUI13HTQHN83
7rgjoh+UcAOwO2FtmkqvGlw7WDZGL2rExvkInl8I3mtcLBVq4tS5zj5+vaozzQmtmMbjp3mwN26P
6iHFEzvd9ofoDqNjS7hpkayh5VlOgGFKz/+i4nvJtZlnzeRPAdGTTM3UJCbsLpNqd97p381uhIUB
q6tphs/LKmRaTJc8T10XcDIWTlnFHXXyPRw7Q2y0xIOe5Kcht2DmdUzuvTy9pwZ7IXqd720CS2vf
/xg6YcJCkIOmU6UgD8916RcWf6fbR5f+fOwbxKa2gMTW1lWf8Bi38M6x+v0mvlqpgIFvj0RKXA4e
bQOk1lf/JuTtm+XpQy8Nl8XJMCqSoL09ZR6OVtOVCD24WLsCKuIXqpSHc7UmHB/nyaF+95c4wohU
77FEJH+QfTThODTid+MnIpIijIFPMDvAzPBAX4ocaEK2Hlz+o1jvQfBdOhEU3gb1pAULgrSiQfBI
BF8Nricq/qkuFMFdETAYRZdPyyQhgT6+jJgF2AqNPhw9ZrZykXwhwt4U3ViSLQznN9whYSA9uRTE
oiZ972yWKOfeuFFHqp10P+N3T9h3vncEz3cii37IVlc2Mlt+EzaZCUksDFBbGJNaf4Qhp4yowKNO
iKyFxzBGtQq2tMz+lHOW/Fnsq2nFfsLdQTeJIvlqQUYGuSq+NYFO7PpkZFI9VHeEIgYBJ5ch9ofN
kMEHHsmr9xoo9o4pXf4kouuYyDF19kD74sJgXIqn+gpNDlF8Ayto6k+6yR2VConoabADPN+ymYVk
m8a5LarVYTkA4j1ONEocdDPo/YugrBgXaZ2CHlMLA/RLBV11CGgPXWitxR1mDVoLKuEIpflFoEIC
O022DRhGz/xk8ZE+nnT6Z24DxC4bfKWxQAU5ZQap+RqPIcPtuPkHaechm6NbC/WLRdAYQZ0Xwlcz
MbkH/Gmhya9YWSXXeyItBv1NxVTWP7RRFSlCV2VSSZUYWF8854IhUHqQ9hdBtj+y+fzXeOUwwPP2
B59b1P2QZpiZeJ8klec8wOP9Fg12nR6lUwWK9p94owNsATH3uqy1nMv40LKdwwQ1ItMQ1iJc/JJ9
i83uOjTLJyepHrdVJUC66J6CaDmSDMYjnjHVw8yr337SvWRImz0lRp9wzYGxLR6+jT73rYHbIzSD
VPKgxonD1XhrS/OyQeEqwt5k6skE6vz2N/jQ+T/SbvdNs01qpFuC4GLMQM5OuNVQsF5NeU4ToDvj
HbT2OQlembf35Sh3G/sjG/YHoUw0ZEfLmbYoJ5TM2H5un0TGw1bMvNS99xNnRDEGfy3QuSlJcya2
3BQw4nrwsjWXAfMTvInligdoK9S1clsVE3TGR0w1V3i3ZwA3X1ylBbfAfT9ZYuLsGiQNZf19Z3PU
rOsrN2IdjXHzwn6+nNigAjW6yGnqnJeLlnMn4wjGarcYx/0+YUhZjPLGfVxO2XMxm+b3uZhiNrpq
FPUAx7fihMAn8+zsORu32dmeHHViWcEb2f/Gj/ryJ6rV1X/ETU8a87979uWVmIrG0iDHAW8YyZYN
Yd2pu4Ao/8+wVgMrmKkew5M0Y1zkzvIKLN5d5aop3B3w41AAJ8FJ0196kneryvHstmsydlGwtuQ7
jikZBWLeTFs9VzlLbig5kB4uBVlhpbRObrVXaJkVPlzpLK6gWR0s/6z6OhAOfID7ZzdgB91oi87J
t3d+PniGIGiEPYIZL4GkrAOYEP1gkvLQtwHQ9WMSSsFrg8mq1AYX7mPWcV/Q5JTQ0ekHWy5U1E1P
Zg81lofUgtpNKVxn5Rg72el/lU3pRn0qnl9s3C1qH/4ItAe9/W/lKjzpn7dQm3im0JfVcx4LVtoZ
1GQEYFUCmVPs27gvFCHB8KspAGjiIxjK+tvP3JOQSVzjhyl1wY8h+71hv1NdeKaqPPSjcMoDIQrs
ib1gzElizE6QcvP2otijKL3NBcKYo3a9A2lCL4wyKAP4A8ib5AE9bEAizi7UaMSq6kh3FYsfcyCT
nNF11Rks6YbxKkwm4+5lTfS9CAQxzWIyVHFdiSQa9x3N8vLTji1GEEAsHdwBJ48V/yDKV05Rw/DT
WZfocLg176LQn4HMUCtzvIujns8YJD0YWIyJlRzyIjwNyZCbu67oLW6E99m7GTHcRTPoqOjFzwL8
FxFScaBxOxsH8gYM/33DI3Wf/pcxxPAt3qNKOkn+s/jOdUVjM93bRV4G3fG3FtNodgdGsLkhHS/n
vkgux/FyfhpcInYic3+Ax3PzZ0wotHChmRIz/gOxZlX3EKUfSxDd6K+81DHfZHTgqKsuo3A+ZQSL
Vb+avNfNZuAVcvJaQWvd5srLSt9LmWgk5dPLZ6YOZFRO9Nr36YaD2OW/tOpNIIQu9wT/hZ3bqQan
CPEk0SLPwXp7v7EWT04Jtc5yorkloa18uHERKYitqAvbSJuFSVYMMyOBAxMG5flY1CtvrTRGfPEt
Q3BsKd/19/fv+XNAUGo/7xd/Hnvrtrh/Vfn2FpcEeg51F6EYCXEw/oPJG2/watcLYern6loHSxts
JObpANpvgGzKiRlm5Nbrhu8mPrBM46kNYWKrF5yeuNH51iiXYdeZAQeadIGF2PvhbSrtGB4VjW+r
du9CPN8MMgRhPmxSgE78u8LegxJZ8+XzMAeZfABQHHv7IB0Wb0TZneAqL8eqDBHpF5q1/YjbM8Mp
cUumcIB4QvgOXaR43601TybqawC6hfQ3/XX5l0ebzmorY3ntYfSm9QS4TSgHZxWVQHWgvqENBkA3
cT48PQ8/d5Gy4jR/fQoDBVvHzFvaqZPvMu+/6wY2serkgv/3oPn5DtC4tzeR3aYDlweB5o0wWONw
dr6fjx8hwvdAvccbKtpW/xHJuCJXbH2y0y4O8/QcMYpgcexNrr750WWz3o0mzFJ+I0NywS27CqUw
cUgjeyhWZkmDhmQg5UbwCbzSdUfG2Y33rVXlc5xro/9MfBt7q7qjkZk14bQQQwUbd3QXqtIxvPtI
AzFnMnMJ0xgnsTiPwF7B0FxF8CqipfzGoFicB5IeP+nV0b47iRbjW2jo0azq/1b3+MU1OZaFSVBI
vP8N7G7rdePajhZLRBb3OlXdonH83kK731yZYaTmaMs+s45/msh9QCcmW+AnRDV9rfeHZycKAI4/
9DqAiFTWGcpbLN+pps4an6lHg9j18QRRXmUBZ/2FjR278eFQHr5+hTXSSpXmmdzJYvOaBvGFvmHY
RmU0unbiHI2rKvzdGwS/M/vhpghBU/O/3qp5jXCJ19k4WP7eytzbfJ9Xw9DFbc0yhEBSB8u/j2vs
cRNky1/EBMPoijItSJ7NCg9mOaZhfA7kaAd6njpSiUQl7Ncg3QqIsVWeg2NL0DxDQDmjfIIm4bBA
Q5S9Ky0o1Zv101CSXsL+agnT2CZdN0xgTtwiLzF2IGMjR6vLWLES8f7FOPEeGrmljhq5ZqDpF0/6
FI4vd54qLlW1eE1on7Q8r4L7Uqyyhp8g3Xwrnz/+AmPUFv/XOoQ8ckYjE89Udk/V+NCy0LRsvrgP
aBzuE0gG8YGM72ok+gWMU7rzZTSSMz/VV+K1vCoNmcJc2vYNv4yt2qhMlX0jzeyKuBZZe+MtNajf
xhEAMLkxPVpb6iE0N4ALjE02xuSh9kEcLw1b2WvZiYNps/uD3o/OZBiRwZp+BlD6BSWYjV6JeUtc
GJhl3w9hsQ+yDvjGWVBTOOR0vVBGRJGSVgQGm0gisdBtfpigxcxdXx0sn1I0IXkBkjOtGVv4UmLK
G1t4jk/+VNPh/zdz+uOYmWAM2tOhwMiclP8vdDr0xRMkn3HyVGOCAdn5TW5WQzK3XMXbHsIShAwy
tnBxXxRn9VH1a8mT3IT0k6oLO7SYZCA+3YID6rOVfcJTX3NYyWyIB1lP1+IaV+T1RbPK/11Bf8f0
7mQqEkDWftd7T3uulVP0UUOBlo3tH0XNXKES7Xto81ZJ5ja3032UbOJUtwi2PcyBVHuL+2AUHZLx
1zBslzjzGSxtV/9rAg2rbFuu8U8ZfxMPuRVVj4+lu08I4b64KII/RMFTamVj00Z6/pHtQsv7FRvT
UqYDDoPkddD6uYRm9R4Wq3yxcWWci00Md8qYHwcSCQkuE0OYJDkQ4yinIzEGixt4lVDz/nvz9/d/
7yUt0QtRY+DSwBLM4GKVPGssIZg+0uWHQxUZ495MEmC22fZXloRspM4C+yKpmqa9Sek4eygydM9J
hmL4xzMxWwtLQNGnKLwm9f/m8Caw4Na4eEqzO++1eUr/1nk147qsgWo3ZyW8RCmhIdAcoD4nYgX5
Wvk4MkVoz7uS3EZo5BXZGW06mmiGowOpidqGrQgjTn+u+49HYmz9bLOtzRDUhCWpZjtwO7kQs4eT
C1vSwYFghAmUdhYOw9yuvq+7a5H7MOmHoca3yUrKCeRD6mvs+kXUye9EU7pK1pbr8UKzSfDOYfos
VbLSxpuIrfJzGf3fCl0dscSRaSrWt5gS4nTQFKXxFQ2QeLDUt3PPh9AxQpta8dZKipnhqpSdG/Q3
YYRYgibUzTBvrzeqaf3A8tXEzPw3uCogHRhQGpS79t+E4+CcCJ+PZ+bNnh/Twhiu0+xjhJ6KlD36
dtYpbC70WenqRQWvi+lsq7ElPoquyMecaNdB3WdbEE6feUrlZn361MewPpoOnHzU1GBPOYCfcrOt
WkjNOGe97Ik4EcsSZBk5bfCeKLB/qDRJO39B+qekG8OV0JzRDsj7B0Kd4mdoOnRra61VZO4wkd3f
gmPonQYcIuPfTKGHdcKEFD62X571PhNQcUSCeWSCxb1ZUnV+bAEAF/c5jlhwBwevc2t8Vi0tvqE0
EslzS/aY1FqkO9wHOldlKA2HG8fIhSxAAogNdDVxyMFgApf6ckSyhZKtmg1wMOVh1O9fjZnuPayD
1Lv+bauDuWR3XyvTy6SAzfC9yMNOv0BjFeHmvpE2z37Bcw/zoShVZbXizwuVOjmxn7ssau3tm38o
+QQHBPbLEjPL41P48yYn3HR/CK8Fs2ktrOu5Q7yCDH7bXrsSr0ZrTRd9JGi+8w30PzedqCsnFaiu
4oI0tprNpPxj5g2vV7viDzs89CaWYnTnp6/ZAiTiIQdEDxkAd9mL8JWkE3Xag3tve5+yJeHVVhvL
uqYCyuEMpIuGndkXvPmap6H9k3NKlfun9tpQhML3ah1pM662uNmsLcRCA3Fzfmw6RTq2RKL2Gkko
Bhht0rUrh627dwWo5tkxWMl5UX9m/Nh9QrVjOA1BoHALh32VuoYbkSDGKRJSgL121Wk27Q0yANXZ
ONwz3nyuUWor8ZudgH4v8EaYAoYs+CM74Tmr+sXQWi2qrF1QJekFOB4hz4f9rLD4sYWf08ST7w0q
IVsOvcG4ayuw8idbtY4du9tfdVjZ+nBHaXwcG1wxwy6X8zjGqTwliSuHxvjQBanIz13rGpF8Ht4k
F599El1+E+8fK7dvNNZrRiXHlnVyksbzrQPfT+Wj1eK338qpTGU2HUU5GXm70dKBmrQu5lwfZbx3
kqpjtsNVND+4PEO/ss0SQF621XhOVIiYPCpZLmNGJnze+AIm0bbWv0XYXUxYTLhQlpJ/jnsvh3Hh
b+mtmehdC3JV74ih4X9algF3ZxoyfwynVBSKTcS/Lv/laOR1Zw7agOofl2sGfbCxxj3LKYnry7Q+
O6KF/hwuSUNSUwCUMJpFueG0yT1viqWf5A/0uXJqy1z0096CdFEaoAsiLw+cVvU55/uiZOgJEQ51
CryqXSIBdikXe/ke9xYyQdSzRCelUPvFbLaqzdZWNdwyKbOA8c1ntehaUu5KcV4lajBww8sZWCw1
lYc6iu+IZiscxkE5H3Yxmcwm7Ere6cXXbOoHvZW4zt47UXCSH/7thztLzcEREk7iLWWcvR0Lk71v
Jx41eI9D28ngjDK4uj57oJH5Rm9Y/TlyTXzx9oXj0tSLXjlVgsajf+IwBj8w7Ps7iqrhCwFdG108
GrBU0mGa3IhHBpv32zcHWxBY2hJiFi5zSz3tJBcynA0af+DIZHPOBYbLioqNcgtkclE7vEQ1MmXI
Ti1EWeO1uEN2xNcZEmmZ4+b9tfSXQV0ZcoQ/sQqbn6SPP9wqG7UlN3Lk7q9frOBy3P1MJ9Uu5K1c
DAoRMN1zLy5dKqK5BPwi8uraw3SkxuXSBC3KzYslNIvPn8Zo+46TrOrhujoq91yjnhlOt8SHb+ob
WhUxThxhgZ+1HA5bnp7uH5otjz50g/udgwQgrA7Dl0WOQuHX1JCDmhgbOb+rG0KdIA6TEEjLVbBp
SaqlTUp2cHfbXa0Cg80iRABvn2ECo0U7w/ar2buRAVBsDgF0QT2rOxsuUlnR2pabUo2faHTgXHjk
K3bFVjF5esPhHwGxxUBiItgc090ohGqu+2/hwe3LJRzuP8y+V4CMo0eGrPZtn9jzx+Ij3ytx8/oS
0dq2ndLS6UK0EJd1kEd9Ic5ifipdmJXC8t7CaJYsTBcUYMwOdiAOsIkqnzut/FBeOwwG1RGZsNUg
mGcPoA3vwkAe3ymcGevbD+iII0g5r9f5/MuL1U3d+/veYzQYECJGr2geYMRCWIqT+uFDPwI3Eo3F
Ansmd6PrdawQEjzJAfIri+LsLyyx1G6if18oVmn4wjPo+9vGj9g3UTaoyuBYTl9Ibtlt4+EC9sB1
ueLq1AlrbknSz46boOqrTfg4ubneuh/k/aakmSOE41qGzSIapFTguXJ+c/0OCHqeHgjPCmFoL4HM
+VbUq7Y97VC+JlCC6KBbxW6Vs/eitwicGGkGhtnwD7GNGepKpdMr4JfRoYqlYiBRSCFJeKT4H873
z3JGr82t/8O+pbl44otIxkyDwEAWKpmZ3jJcLT4QqkF79hfg9b+2mtX0nGUk3AGVKrv9YZNrYztf
XyFwhJXaRxTl2zGg8riumGLSPkKC0vFx+UQDdex6C4T8rNnQ6o3jGVRf4Jf0mASf0d7GQLAlf0he
ucdeXOR+OSNQvyDc0IXpDdpl1pamWxE6Pvf3HjdilRzPyGMWpS0lZqdfjzDEJ2GYzIjFocB9w+gq
Y9yR85cewOWNkGWv0DlvnyiAla+v7yDlUY5kaIR2zxPFwsR0Y5CMNscRkuXSDjLDtZQ33Q21yxu1
kcmAX4yTlITm4tfPcv0+vbCPyOhJwOA1db8kyxwi90hXt0VLDx5rEb11WKzfpbhP+O6Itr1bkqa3
P89/HrV8u3GvtXc2jVGCf5sTH8kyPf1CDML8u5GxzdYt5bfDSDJvfUr9G17+mt16PjY7pu5+ZiL+
qZF6biynKoUjRXyiLDZ8HZj0ccruhWqtmFeJP3349zUDgZ237FEhfGKz7u/9JI+hbIMVhmTAtc1z
kAJVHkZ5qmelPdYyqdsgnqtjiw4EpYs8p4zxJUoi5B37JdO3NxCmtyqSNpdc4/Tyz6Ov04nw9mOk
kQ0A4E1GfX3H4tilO0v/8hfEJXrpxyWsDMXQzyCdlgb1pDn4JtPyIK+PbEIZPOXk/ErrjuCd4aVT
t3uOWo2Cd5maDF9HWgZmoFnCc9B+xY3oQ7PtcDkgPW/0yT+PxwRO6+msjTsuCBtNIw+O/MuH69Vw
hBNMuKLEZyGCehv9EJyUgi5zogGIQFIxfvdsVEXv+VZe4kxH6ixrErnIOJyDm3x+QQkeGPEN8rVk
ev+lIVXlxdh0HVqQmnVeGxi+akiLMrYpHy/xBgMJraRTv17usChTjarU4Swgm12s4WRgoPpf7K42
kQb2S+g3Ih5cvK2VBOEgMApXwueBvQST/hvn/q/3qkFsSI6kl0ucmlteaYmXgHK0dkRof6u5TQVt
aRQnOWPxO9l1EUUJ0k1UnJO0YgnoFuSTXqjWhDNYEgZy2vjv8Y/ejH824ln1DZIgBjpgMZ3Q3tod
MEJTLA6F8mNBfuz2p7xm12P0ZD/iGLXzfNoGmnWzWWSY5smiWWgQtVu2RYOrvphhAaV5+zLtLAvB
jaaEO5SSxd5WV9mt6m0YDOrFPQJQXCy0wWTf51MBDp28AWdMcSlSf7HDFeWUY8CFt0G/ro0vJ8M7
/qSGtfxj0WBY/NZG9ATGaZi6iR2s1MenpTSRUN0SqFB9ngWH3MaNwHAhPCyhLQRBjzwLwH31XRoe
JILzREAq5ygjef9PU3gKhsAESZaiuy54wxJUG5fIDXzD32KVanYELaC06XW9W58hx/pxYI0mtDIK
J773tpAmYHfROMv3gWCq3xeNIHUJTCgJQTUYvPmSbxE/6YSwvec1oFOsuDkdANNg5kBUyJf7NtSu
PEU2w+nRffgKjNLgUCyIp+M6OQGVrvHAaTM36eky8ADR2Na01kHthHmmLoOm59uNdFWiKqpgYTf2
vAgpfdm4Zew2auEt6hcy40GdOJj0B8PFjqC/MTydZ3PmzS569zYUiJkcaVP5SpGlmNmUzfEPfWsr
BskuHTQLlzbuPZKC7PujBRO0+t9jJx/57MWWAOeQK5/lkd7pElPgSL6mme6a/G4ZngCuvtUf2mXF
T3KTctzeURHEdjk0yshfxKk+GDpYdB4q0m+H1Xwj7CQ+ERe8WMdxeiiAQ+4dB2OkmZ5lU4I0IpKC
KumRRdQbj8U58t5OWFXlJxxIWc9c8yAHmbHkyVE5ZUi3fr6J8eblEn9tKQzvuo8CGGoc8VX3icSy
3peI5cIl9ePcET0kUcwANAyHNKztYxrHP63q/IcDmP2NJvjRPWnnhNKyH0OXmiY8ftiYscI8GW0J
wXNAxEc99L7i0CaY8emCkACcQFOW/Dp0QdC24p9D6RnEa7FeO06ebOqF/WbpnXj2YTjzx2gB6H1N
NY1Af9dYZ7iFnnkGyMBN4AgNLXzw60Arm55Sef2YUQyWzCR8ATezvTH84HckBxENJI/DCvRQWPOF
jzUTESx63rVB3d+dRX9UGosXELV78VyePV550vnWsRcaPDCTZUQkgqA8Zg3iX2FZigyzMcBROa8b
CRpTurOicynxlJv/h8Li4DtnSt606DHKD0yGYTLzdVv/yURWLpEbdRyIk11S+A0yqGMQuvRPtYvr
w8F0/AfrsyFdbyNmGfIs9wtaVyUg2pheTvqqp/EBPY3+uShNtTg4wBwMIhcjJ7DDFG3sw3cc9r6z
Q0c8iFTiXHPPTeVh/3scnAoHjDx7qP7ykSDMb93cMi6cEDH8PuvntZBMV3EkNbVvznBCMcIhe0S2
neCrHHYBUwoVkIgwBkcooNFglfHLbV1Hx9EuRca/hWUN8BJQ2RD+a5V6lac/0Td5Ru3US2av663M
vE15dARXAMo1ce1jLsotVaodfo2R2vgFEWsXETE7a6vdBRjWGKQMyWcW0fqodSq1H+uEd7U049rt
OXSND4BdBaNSPq9JtREK2BF8N4k3o6jt3x5LL03EeuWAomwdIPkSVGNvrBn8gppdh/B5bbIg+uJM
L1EGSZDJ2xcT+o88UClmjX1gF/EnMfvtscSTKjeWqvtV0BrqQ3VCIpi7m/WuyKOsYIzZIat1LCqM
DYJPXlIfgFLhOPoEQnyUB205wt8SQ8qiC2ffAXiSYi4WQuBXGKJ4TUoCRGow4NuBJN5PvPDGrQDn
6xFBAiBaFLXyx9wGicNNjVM9rmHG4w+z6nMkOmNuNuJukM6kaJ6yWXMuaMFxmmczuhgSDbPpMtkE
0GLBFmbpA8TChToNvF3QdtnsQC4taR58KXPB2NjN8bFeLf0AU4iA9W6mWAyOax2JhsH///o75kxC
64sCV5xRu/BVhv2ebmdoF4Lx4uI6dX1/808JNQFzQDUp0BV0IRL6+g8SS5X/4mMv/x4MVPcWbkn4
IE/LbbDc8MVOjnPn5hx8ywDp4fnCiQ6SvDGKGI1XNOXgHGtNfmZI8Am8xRLK6ktrcBZoZdpTDyig
jePapRLcMXXBhhUemFwhmJ8roU43T39UQPdV5SzdGsep8kuA22SgR5xY4c0J3ahE74FTka9hkmmJ
eILx7uhbaewLoXfhmBYQZ0hPCoxMT4NMKpKCkkH4xOFuCSVv1vqiGREJ9PrVuuNk+xMRFyXfcppk
vJwDIOc8EXlQQK+v3Vkb9YZ1vDHVlf8e4jYiI3EMhYTRRZLhwDfKeMPEhzqteH5wHwEvwxq9eo3N
gCye7u2xVML7dJRihVwxa64phjiRT7C9Soq0wtqwCJ6u7yhXJI47qT6IMz8OyYgXNAys1qPywQ6x
Kvnn6sOpcDP9ZXJbTf5v5NPwQ7slhpl/BFUUDqWUYvBExE4aWJVPQW0n8OgleXgEzh4uUNSzFv6A
JXZFlVzOf11yFIFF6UQ5RiE7g4wIUnhqhTE3+BU70yqtJ4AOc/wyzW2KY0xTTu2SRYDUYd5GQrKl
0fmfzwLkTTVChDcMKE6G0xm5NtWO68Wvz5BSHxhGJuRipBuAAI53jD1LnTziALnj9Z+LmurisO6t
un3wFniLUIavVyg4a16peSxU3Kw0G8y9ha1wz06rIKSi9AbOqUpdzwIpw158GA0HcMniyaIZ4bWK
HuAu6vdsnG2yaEe7iZGm4m3zQkMxUHkJP0HDo1pQOow3RPFB2ITuGvdBAyi03IVtaasB3EgruuGx
LQZ76IE29tfm0Sfllo09yLci61pSQUCjc+7041oXwnipc+SODzZ59VU48HMvBIO7JpHBvMgtDqss
Jcu7y6fUV6tfKBTp+r8Ixf7j4DwfjEVna6AT1Adzeu+JVBON8c1AR+dGgb6VWmK5K101f1LtyUha
pbuRi+4VQA4l59wvBIu3h3Oc8YKWZxoFGOEEAHJ2C/H4wwKou+9mWEeXfSn3H2k5HqOdEnuI8vbB
pS/WmCnG5DZNLApn4o3YW3l490eiqmknjjnzN1HTU0sCZklD3gFkphN/stR7F1cZPbaV3FWBRza2
ollUvuV0t65n1CUGfh5AuFDB9AvBwSxTk2lNdsvTSAkqCH6F0pgB/hYgZJtJL3+1fyhzfqh/w6lT
1XanVofrXxLjxsscphgcJJ0mXJ5DY2XgqHzyBupcQ3KdM08PZKIzgAqrQ1Hbma+Z5dAMcW2xgt0A
SF70NbVCLx8nAwp6eFUOs2jkAJ9pGhavWsxiMyqADRHuwM9FOCdpTO7OwOPDNbUYt21rTBBGLFKc
wnmTspu/p9g/pc67Qcf/o90GDZrgkmdv8uH7YJOEZ2ljgQOYm4H/diOGgl8VvBot0d5FOyfizfh4
NlpdCWN+LOzLuC7qZWRvz034+lZZCfWRfqIRGL6aGSKv1r3o+KIRU8mD5zUbLYJYvD5SgW/Bf+qA
/MPii/25ODGzFfEdjDZwrbQO0ovXdx3Fiq5H7k6BUYVWDyQ3S3GxbLOKfAI42ILjNEOiT0swHfzr
qjRCO30ePMK5TZp1VFCJD5U1a4TW4IMgFOea6Xv7fbx1GRrv4a05H69fXdhbmUv/Yl+3S2tmb4v1
PNKES04gfnwYIAXHqwjIkgu6K3i2ULCbN51uLiL9Pc/9WC9KZyqV8UVKUCns2PYm1FkAgG1sd/O/
Eapu5iqZf+P07nUzyBbQDm6doluMbipofTSkV6opuS320TsJgZ7jpt34YFx1wf5bcBUX71CiqheQ
bwj+CWys/8KJ5ujkcO+IezTmT3IND+XrNMoFkWPfDmU51LocJxeSjyH8d5nac5OMUBFcbdBI5Gdb
jQoCHcJnHdnTkgwPLQ9V6zb7qDNnOGEDa16fQ8WulvOJmTV8n/JEK+6rQR80e1aUSJaAtH20hL2K
9Kuc4zlwk5AUhsfiaOeYkyqIkGkmc9FOpN2pC0i8XScIjkW8QK9qBrzKh9vVqF8E2xDWVxzMdJMe
CiMGMjqaKVpKKTkGLQUh6tg3X8PEUuyHnlSS0Bm582tY+XSSJZRYkFKnJflVbyW8eDOzpaYhUTpf
R2KQqANX0qY522jJ+gOr5uOFGko7wytyTsGgS0zYyymu56v5yMv50HyDz1xSmlsU6QFjbz50eSkh
HQVALDiT1eDf5CgpblYDSB5ledity6ViPEVP+BX6Pojn94kxQx9ucozv1WGTq0GrPQr01NQdjdb7
WxwU0amw0h2QOgesQB9LdSoF7SSUdtVk7dmY50IVUITcES0vKK7zaONDhbtvy3pSh/HJ3auql1me
ha3XxRBWaqzREXOz7D0uA2UZ8vLh4jFflhzfplsSRpdnS4loUk23D/gw2YtEReA70VwTBQarbKrK
8v4SOZ1nXYcDNBUNIZnDujgrmrr01yaIBZzCgxdhBdEYUZlxAHdoenBf8qF3zXTlJdwTXXwaRFcl
8q0HY5kKGPkgjoPE68AztX31BI84MiXhxG8/F0m923LHpL2wwjABMbk1ap9wpvnth6MIPjqAWyz1
rqiIL3zlkCp/RlXYZIeBCSxL40Eig/VWxJ6NSVm5nKzLgQski/2AVKZbZwU2iC2FL73RK88iIZ9t
dR2VrWV+ClAKkMwnTsHL8e5El9o88HCuEB4xwTR0Ph8qN6/tOzyEI6poVv0mUhBAxH35UQzJhRTk
DdnAai96F6z68QDVnsMl3sQwI4afC+k2ajjQ8yqOg68F/Fu7kLCoSJuUgsTs/rQBuR4lXV4jVCGh
+gQU23kOKZ/VkqT+tF/Ca8F3hpNKU7miP3/nT+9XUvOUhnbiLoCaEEF0Cl21F2hlhsQY/xNhakEV
DoTKPr76EqQSXOmImkmyDGybjvQ4gz3JvAxcsjdJWKGaM3R7AD0fmwtutuMr02zJMbLCDxwyYAQR
TnMwrXzmNTBCR4MdQagKow17dkzB+9qblxvQHRJoNZDuS29cxkiyM7hyBLsoQO6NrJdh3YfsXPcn
FmQpmrn2QWfiJy0jZRKaGUEAIoE+7HxhFesYDB/VdxiT/eGEIhxD+lLqQl8fp4phjjUu+kRCtgxF
qmwegLH+WoCBAO5GT70SD1qMjOv9iVnJg9l5FK4uqufy4kMe95xj6PMeKVkI95Acos3xVolztJA1
7jiANBuw57UYqI1OL+ZLQxEtANHYba2cH6RpdLUhIkrGJyVYLRNebjPwwpxw7H1bdCSAj3tVmXDS
wyajRvZGqvIIvd+3LrlrvPWc2Kl8QnmEtC8yTtqHD/wMDHaUOrufvTUR08sSfzPZaJRvZ4m9DjLx
iiQISGvRX3+rHacMLCyjpLSdSvCZrMFEXq7DSyKUpnd4fI6MuFJ/8L2hhM5MK82XChDFLwwRuXRR
x7ccc+m40w/ko25pEmzO8O+5tPNSad2mE0bi/sAYKIDFR7z90gMcarJ98oFJ+lFvDhunwDSHz0VA
6HIczFoSLVN4Wdjg+xdqjT5vA4buJt0DUS1Fx1qWMabbqlWk1X49DBrBdNdZGMt+2j9zylV/jakv
XHHv9eOXbE6aoQbRM1EFBpFlDuwWcA0DWOCvo3RFZmdHSinLjXt0Vvcu6XwWbxJTf3x2y1jfXErl
QX0+uUylS7n7pgOnFdA1kv/ZKgp8mLhIGRKMOZAoClux7fhPebuCyGloxgBJMmy/4V3K/0i4U1lD
XgexkNfDRyIjSl8CA3P3bgvkD8Y5McUaOBHg6dWrdZo9++exio9zSKvTcppRWOXawz38kKvzMH9i
9mzCXkb4FLbcHrabvbe1X6rCLyTL3+7q5ys0+7iwHsoVG4CTLvDYTizyTBrRkdfhXPxik8eE/Ar9
n0e80b+urWmGgMew4AMN8tWBWgGv6o5mXWyYEJLl3k9hbfGQN23SktFtnNIyHb7xaW1muFPPE/0l
DwZJfm3x0eXdiYh3ohcGCyH+InErdzv2JWPgZFw2UlOHySu257mfDWhreP7fNFU7VYA5TMP4q7uE
J7VlQsbWXAAWCGQ2DxWYmcaGSvxPYdBOzDcCPSjIyktsu4EGipcXXRGgOeBhainjyOmWBvVY1U55
lmr92o+YYdQHJ7aSwzIq+pibBUux2hvDNfzmLSvIjZhVz2OtOq7KnzwZ5zKg+IFejSXZbECsUXmf
pI1inV0RGc91vsaOtJQZvTzN/KlpxP6NtuM8K2uMz8EqahWt8/wLBv+3T6xxZ96tmEpW5KtqFmHO
Z5tpbwY9+J34y34xEymcfFu56GUh1c7G9jVlEiTVl2FSnt3LPkTKpmcT+VKV+jKFnbtIJGc77nGk
CmTAdMv0SYFrvpUygYnC2qRMzZb9PQvppKlZxYE/c8KLLZQtMgr1+SZprvOpg9oWMeK9lpvbw6A5
o3mTI2SEiW2HmBYhCiqSuSkgyMh687+E0PTA5QsuVhx36ry7qZu60SqrFQB9uo6mWZe00UOs1yua
Ax4a+AaRv2vBsaFgsQtYXo1uUQ03FlbMJZBDK4BsoRnClN21L0ljtRlHPtPNOn3bdPETFkmtbMNZ
L+ahoxNL0BOLd9wf6zSFnUCK0zY55/de2Rv+1S4BTd89/pA2inhmpbCY2XDx11ulaJ4GrSgLoD+E
x0bsFTuIMvic2is8C7avZDtQELHTIeEm2lU5E3XpPgkqa8rwX4IRNsEGKa9EFfPTWne362WCLhbt
jVGJBxrog2Y+rF3V29ncoJaVzoWgNDWijujFLFOyYt8EBULOHl3y0Bzq+0syuHCW9BZuDSS/4HxF
qqTNV0TqPW1Q5PmOVEUUd6xwCSyXeTgCTBrIv7HW9EQpFQlfhwCbypj0gEqnjMbRw9HeM7NbnkdU
Bqdcd+xPWoKSNsY5/oM+a2I+we+juoVFQSEiKuBN+HjGetWZnKB2R4NgIveBQbo9X576UnIGesdS
b2TPX0T3XBcqtQJaPpC4vxkTK91+yDoUnTP0svCFTA0hd/JpL5WTV62NU3ZIr5mokrDKB7fGengX
3Hy3MI6XfnwiJ1fAThfiq5pT+3ivVvRzxaEfBRCFim6R5wy6MiQqRiNIMrbXjsqO2fz+mU2IOh4X
KbSnpLmicWuLVr1lA7lexbzdKe29QxTuRqs4jdkH2g3QONQIWqnJdpSCSMz8fjo6wqEXbMWXgQ55
HVXpQY7iN3q8uGDDl9z8nVtlRr75/DQUVOitJDOi6I0JXbeiEjW4TrtrnlJsTXfkrPS4nWd3x7FI
u700swQfg4n7RcpNsgOYl0C8+cQ9/pF928xth3D4BWOxCYNWCa/ZM3GEPfStK6V2o7oV8pRf2uTa
s56LkcsZeZs2xBIhOtZFr/MPCquJVD7X5ooycrJJ8lXM0Fsfj8g04A2NiGIF8j4IY+qlOV9/fDKm
cXlh3ogXKE100Tzg//GF1R3ZbURg+JqwFoOyuD36O1ItwHhXhJnifVLuf0xKIAPT9+LdzzNFB5KW
iOVSD/Xdjy/lZZ7FaO86awGL5oPkPsVRuF5WJedDev2bsZP62EJTauvYZn+lQLu1t7/Qy6kz/xqo
z3I+EajxO+eef5mOmzERMz7fGtSagCX1J4WymmJ0CHWRnvNTisP6aXfjK65J6hnbQoz8Gbq5YxDt
GHGG5y0EgQYczyL4HEWz9wmj34LfQXDM1I7r4BtQrfpZN0+GHYOxEcclSj1ju4G215uu2o4zXHdq
U35vKhDKvvDsOj6sv6BoR7TiZKr0/Ws009JQtsQ0P6OxCRDVMxlBqhEQBja2wBHLDFuUkt5mYV8D
mv6DUAteJhe+QCY5FOaXFfzBOXDeAWjOgDHHQuh4kzciAo72/vvt4hFCGlj1kMJdiDtg6ALEEFSd
9SGRYfYZnd+saUzGvn8bv8sIzCDXVCzhSh4eUgEH5js/SxXWQBGyxei1B+GDzHj6mEtmYfEXsP3G
ieFcfoxEp6Gb/AkbXPUuiAjMAkgRAT5sWzLM4cTJgl/t5VVYXMybOQHLUSbQJX0JGPE3tsgsmBoj
7CwMjKuixrLmDGHBrYksousVg2pm4Fff/9Nk3Rpi4m1GZKvmyVTztrYC8ettGVnSToKfr6YGOKuI
P4pKAt8T2wnzkew25Itc7LQ+WBKeLiZ/GvKck9pqXS4VbK7Lgazy0vUIf6xHUL7NJSvfGl2Yh4cT
MKz5DFpYNy3PJB4x5i9G4Y1ZQFTuGjy4xWrcZbYvonx5IvHxpb2xxxlnd1eSfIMI5SXlZ19Pxa9K
IKm2Xw3AV/L4CRWmXNg+n6TYIjNnXrbErv9A1O6CxlpyDxWp/vlv9qDTy9ZU0V388RHzQDE2MqU2
uwuTUnypRJc1oxvtLl7DYT8I7AkGbLlUo+kPKTWlokghiiEWKyIIiWruVDo/s8T7B/AojDChqZ+R
1QMkTJNBzHBS5jaG/znlzDejjSWNzplBbw8joJOKOXIVTkv0YWG36L1Lq0jVsoGyGaGurKBeX01r
ELG9Hh4fzswnhcwtSUy+jJHIths2FhcG3VAk46uges/Iit/Qu7eLsi8+WKBjMbomiAplreQf0HA1
d14ASyaoic4lOKFivhi2r96Rccj4qGzwBwNf0uEpSYc8ex33NXPUNqi+wQcpVLqPp6l+M+MZsUKo
NLFJwzO4Y7I21mQH+gmRqjzeD3cgOnT1MGiHfNfR2OKh4wV5yVUGeBdSVhR1NXJNoU8MtTgyNJTz
KWoLdJukGcxh0QzY5EbSIn2HcZiNfrH4v6fvNXFCAQkMNfTbg4K5e4F/t8f26TEcBwBZsBVdkykI
NqvFl0+lpYDo0t4IKGrDKF7euDAaUZD7jdjzyflUZhb79VF4h6URswykybL9UKvDe+T591B2CkFP
gqOS0S7S6NQrPVaaUYPVcjwZMC/Y5BvWyy4NfQcOv+k34JjbfLaohwLt4/RBFZnOgbCXP4JR+FaM
EroGoUD8WMh3fiNDLDDop3nnXQw/8IlVFIfnJU6cmXe4KpzhbeBSe9tgFU3V63dHSNdZo3/AqYSZ
Nw5EFPMevpv3evUcPlFc1u/0kf3u9pauAa81k+DG77fN1RQIv3TCJBaeSNnRrgItzVDuFvmd4c4s
faff5HnjNkl0nfGXc5+Qcj/ErewSuIEmu7+nN8EwmcqCYbrRt1M4YAZkV1Vq/pStR0QG+HTlxlMy
r6mby83MHIxnfUtt4/7K0F628gUsOg0iieVgsGGsrkRqwg2fO7yc8SIqsXr0oCBgiEriaH1iJscM
cdOzDFuw0t2VYx+S1CmEf+ts0t4KmcCYL/0MVGqC7Ik4+XxvLtff9iMF9xlUIreH8ZoxnaIwHohH
2DT+dsoUgU3Lh81/gYkbhwRbWoTwwxFqr1/PaNbwZcesZLdqSCXD2I+vyWEmYqTy2ByOfBOovP95
3jzeR9Dmvp8+uw5+/ly24eZs+bOOfMLoQF8mrhl5YNIIF7Q3f/FwRAllAnOqrAoI/8mBIkr4e2Ja
RIDFNEjsuVVOrS1k4anQEEviHyvIX87xTmiY5V4CnucbbnnxBW/bQvEkUfkgErDuzKXA6OfgWmCe
S6zFo0QPnq6RocsUsvXHUlgZ++3Px4J+2zoxsq6cJa3M0rr1VonlJc1RhnsFUWRohuw4MT0Q65Bj
yDrZivr3bm5e4H5CoKSm2EK4II9zZTmKWKzfFZ5HRVqZGvIZfyqp4o/dB60MAYDBJ7L7yjtM72iE
TC0ssoutuyuBkuHMXH0LhNAR/qmBPXn5z3om/IT+YiLv97BvoxlXz2nhbWWlN/wLcLWP2fAuOUEz
b0Bs370jrYNwrWj1uUat0dYYtvhIcIz2Iw9KzhcG3bXWIrj57PmpHAD0pBES7pcCNFdhk+147Wp1
CrywTdG+PQv+EDtk3JKFqBW5mKQZ2YyTaFOTMUv3RuSFJJK5swXQQ0jDW2iTVzRIZaOC3fg8vm0f
ByO4x56yObLodtqGwsYMq+9/CdSOcWHt19DMXX5Ib0XgBT+DJl0v7rxJ07ayCp7MaLY+bkNIKfdl
i0XVONWkfoIOjJ5CJx4ZGv0akJEeDAPtVQFuQEBlXB6tY7X2vfqzZh/LKRGCyM1b11z5qfRYLbii
dEA4BItEjDM7yEVNM+ioW7zqREebZRH4HFlh6b1JKt9J7aNXtfjKHQdfs63erXtGqNIwz/xhbFUF
R1a0/rzb7CieqtHpf6AqHvT/4M0FVwe5owY6KKY/R4TvZjmBtBd8w4gBmW6286S6vpe0kiRyJode
mHg2g+xxcTtZMxjArKHTcD+MAN8tVmkuCIKr7NC0uNGiDVZojTdnN8TFDqQ+BKeMzm+apuwacDe/
YdyFupW/P8lZy6NVIYMXYuyLqnysGnSz0c/AdLJRGzuCo/UD822iBvNLsAK1TXA4Xtjgo8LZR+RR
ilj+ouexJ/ILxtuWNq8wHXB3+jMhv8sMzjRs4/5RmapaCH+k9VkcY2JfntLQS/uRxqaVAS1rzy7k
bhlNWlAoo+42+/+rU2ztiLOjKsXFRODMEmko91p176d/PJrN9b9f7mc5bKFQHcMElHWg3k3Euh+c
i5LJwXcGZyguJnV46EvtlHwI5oRVOG2i1n1nvKo5vlth1t8ECRKp/rzEFVHIv8IDFoT8lfYMNWkQ
t1Mxs3zOaeP8TdG/gWT/W+i6oxb8hpzDpy7q2V6EGs9S827PfLDkYTU+LQ1nD3Jq9lxT+UAqqaTL
kWmuXaUymifhsm/XmQTVaT8MOZKz4zA1KnXn8UH5bGrLtG/AJJzi1gzBMVr8XRfINwsWXTFB0zjF
cTH1EHFAnZRQlteGQVp/EDYROttgqUVhoydpis3LTbvGAw/ZcfHkCqTnadF1FWuciYQiLV5Gn1cY
LKtg++HjcKLol7iQD7YT6UB7cvKMBFCZO1SNcW/QLJT9twlYBUMPLJ34NR8zZt4Z8N26/gqmyd0S
O6MRrBf8vuTrh6fXpFhcKcc319RxbLFlobowj5+JuKATYGyr7H6u1Qf3I4qRJsBVZu5XCdDQAukE
g3hIScKx1jAd3o0b9VwGkrcKVaPKiD/78zkLoELzgcaWftURsh9bhdeAhcURZRF1uwcTqwZvZWPg
dGuj8LygOLA3pw/xojCde/2jVxrZLEsutovJ4Ba/bCs93XnfukiAtcX3WNSbcTAERAfRj+PnLsf4
2xC12ngaceQUavf+gdKgNPlVS1ynvH2mZW36YKQRHF7BvDhVwGDMhpNvllWXSIh7bIv9COuX4c/U
9fDlderlY6ClR62G4K3/ynNf1CBEskmRTc/jdF8VdCw63c9bYSRuzLMj4PLUMh7vCGZxNE9+MfYB
p3SwiWabJH7RXLBoXvYHPMK1UNBeDAOHJD1MGmBYJNA+6sRE7jirWDdHMUMuntzsyp/wwAr5Zrk8
LmECmJS2RVMMk14gaQ4WFhu9zhc0WruRTfWSqg9bp0tVTMnyp7y93vnAAJjAVHzqbofZI7KvxZYO
hE8cskGrv7vQ0tK9rCyQ4TZ+lIoZWDzElRVzjkTNUqxrWNzmygNf2BR73LvebntVGWebtqJ/kljy
OVz5L29TrD2bZ58bj5V2MnzMFf0QdmunrhtxHZ5KOgtqSpBMDG+UbRetThgkQvs/l2o3MYgmCJzq
+9glR3AkCoiLWGMd93Csy8iVnhw+pHm1y7qvwaTsGaMiT/c01T7vGFfKtAIW4ZdBNcoPVdppESoa
bnIxuqbUhWRTUNK7euVjsTa3XQsjAi8svcQd22grDp+dJmCp6P/36+lv6InNxMTiwD8Rp4nuck/s
wLkP8z63erbjRIzHvL2yPWZIGwDS19Jirrh4Y6ykKSgjo+gRIIkw8NEootBXB4t7eTlZUvXe3Ul3
iizpkiqF2RnzrrniVOPzNQWEKvY7tKhXAq8hz0cQ0B443Qba9dFFWnbkVwVIJUJ2+NhyPJm1J+dz
jh9ibX63zWO4KyC0cbpjRqr20ydVYsHD6bk8+poIa4L/cLVO6WCgBFENk+NqFdeVNGjpl0NN6r/K
81vKA+39A2uTEuGVHfTeb8faTZeSamYYKpdc0k4kuJNGivvVhEAuJ4g2z+MaESuf+Dod6jPj/pdW
vpECtTYtkG5Z3hVVOjeFnmet480Bf6pZPIOXa6h8oxHBsB0Aslwn+Nrz8zc9PqvDuj3lSJoVDGlR
zCF5WU3JjV6NsnuBQv4481HeFyZ4HuE+UqxDwkjxPrru8243X9+3kU0Ild8G2FVTQ2zVTRISrJeD
OZglWLDdbsoUhBCgwVIc6TbopTlkg/rL+LOnT7sGB/Ho5n8gEmgMws6C9qqICXOOvnh8sIkAKjxr
3PvHkKGX7tFkp4H4l8CxKW4Fo+k+b5whickXmiJV2AvjLNWWkXtjPYpyPsteU6bD4L344h8dny5v
DaKfV28/bwYkSG9op6kNSw3ECkc9xcpyy46WvgULFL4832LAj5/A2myaDB4oGL63ymFshZYmnyqG
wuGkbOjeeMwDM6f2KtEgpmFvzo4h6BN2KNC3MBpq6Ww2WE5psekl1vInaOoiwGkdzyPDA4NkCmY3
XtZLCR41qw2c1AVF8sLihKoRCSHFIzTpRc2WTYsWijc3FutACr9E6J9vz4aOJsOUGMzuMnjoyge2
n7RZDBwiArx2Gu3dohJ4C32AptFp9MLNY1bIaFU1Uot7A3YQHBxk9D1AvvPBTDFDeyoVX+6UD/ZQ
AGSwYwja5RNUT+wmwdACkSEy/ZfFeGuLV/jtFuAB/Dxp1eOxJWSrB4CDrq4TmJNFp5HE6bH63W7K
silEvwB5GS/WKgb8IAS9tqvOraVGDlNkkigS96wxvMlfOY3eQredSZRLwLbOicuvNJhOdJg+qyRm
wG71CE1PEE6ZqBa9zHV1rMxL5AZlzpTLGtkwqspCyMahDfJqXPT7Jm7OuSRz6I/+GdqGXWfaK/P1
y98vKQg8ewNTyLZLvxOaJaAt5dQlrPIMmjdNFkNHaJPUnLfcI4RWvD4AxvVAJSaEP/5kkoO/7Zxy
KioOonld9HdLGS3KKNlStq89nS8T3wTqsAe5Cm2f1x/nBwtuzvA/CdDHmcKcie4hwYYAjTZ4h7/w
GOUNY//V2Ar9JwwBaGOqX6IUR5S/djXtnyUcB19b96AbETyX4wo0NEjpjXIacRFbIpNNWo6UbuvQ
9Kw6JHHDBk4ROP7TiN6ozVSLdSh2nZ7fqeI3Aw57XrvXhMVqMxareNFbfx67FAzLIgk9qlXn+Wnz
JiRwQTFyNCWIn6IaC26G4Fuy+59XiaNASjH0QtKEIK1Eo+3NCnmbttyWH/MVg3zgdjxrmYe/HOBT
rtAIeutN5lIo+Lj3ObKrC49sTjC7HIKOO10+FUeNkZKzsrtZJMTZzWPuulTyUah/DNNCanc4B9ZZ
v6jUcDPwEikY4k8Gnmi22peHM9A7e4pkNurqWjocqqdlOUj13Daq0H3ksbYwFGvCGZxo+KBEBImb
338D2lw+iFNCR5+rmCNfMMz2YQuw1/XvUBTK4Z+EAsFqwuGCBCmT95aKPVpyo6DiqSyxRtxO51If
xyfHd6qMi4BmjSkkX8A7sNZYtEdGyHM2xz8daYfr8Pp2UgLR2IT6zgisOc9R8JTFnHU5l5bgBx/r
mBpxiROJ6iv5zuQb4fE8UwXOEmTPMTAMdnqU/dzodkArRw8xBxANBPgvQ4H8EUWO5yQj9p3fGzto
by8plMM6wkmcUnOMl0ao5Mc3qlSOE4Nv3ci1NdjAJKIKbJ8bMoQDjecsTjn7givdP4z1Qlc2ggMG
D1lSSs298jgTuWNhJroIWqhVzFjKHwDtLFduzxWGtK2Bkhq1qRrBZs3oHdEFNEaudh+/gsk1ULwk
HGCrJM+eTyhbHQDqTdmzv6MWznM3Z32QnqCj7cOkX4dHJNt4H6SfwWzwQ5ing+qEziJKVceCtjzW
1FwMAHUixsEYcx0Mjp5DL06S9pPH95rb+81udleRHs/STmg/5AunexCRnzjynqM/3PTzSysuY5GZ
ajoUheIVJkTZkMPN1TJESZ09wHQqIXNfkY6Rj8mXNbnCKUlP6nDpj38sds3TPTZX42tfi0jtpmDL
BqklKfy5GMEY8J8R5g6XflmHouMjDBkn5g/QIoFZtUlJzLZuMpypap/ur+v+YHf34MBJ27OO5Njq
OoBY5shlI89ltq+30yzoU6zAwyR1WTycubIhimSNz/iUMxw+2xjhnmENj3Z6OPas2dBkJKXRhp0I
vt71adlE72VaQw95xfu15xq1nBgLmjadbzraCgVHauqX1iK8IfkwPLz9DRVcCAMV/V2UyxkTBF0R
uWalH48liQULH+8mg52aqzeSmsGaMOZf9/zpHLK+ZkXZpEGkcMjuQUnG6VMR7yNuzA31Nq3nDlTz
lMz84RoYCQbkBf0ggqMTyZ/qvNiCR/MJgeJVTEzgrZZL0oqksIC3YaFx88+B1qJdv+Hj/7VsJRtd
gMY0i+AZv0JMemY2E3P6Bx6IjZ55jsV/pdUYmvXEQ8nF2uCwZlF4bvNdbRgA4rwp2Bbz7wcbB0dt
4zGTyiyPibmW2q7j8CACfU7UBXffpHQPOP0l+LMVEMByhv3pMSWR6ZS3Qp8kgDWsxZD1eKMkBApi
ZFgwhp+jsaxeaCy/4CgpURIadbsorZ1Hoz546EDg6H91ZL27Qbcr9U8gNgohfkJYiKdn8CIdJ7yA
FDyfqRQc4wvAnYZcVPS2Vtw7eZ3uv8idMbVbYcYqspOfOTbI5YP8GghmUEL+z+QH0OPJSnp7FK88
J09JTX1mJ0ajm7NI6vz5tBrBsg2A3WU6cbObImbj2VfdEm1NsWmfXOLpIIB/f7QOqlm7OoR0XsCU
qy8VbZvoAy1bkvl6rHorNN3O/AojFWKuRaVP11JZIeVN+6bjTmPHiTVYW3fDjmgtfdan46GsBA8C
IlAMoSICZKpG0hhJAnB/eu704XEdgn3748GC7zje2WB3r7AA4Y1RVzvL6NeVQRW4FPJmKTNrAEB9
FOZVbV2hbacZRA5k7huSA1z+hOcH/boDG6BvnDDu7curPqAcUjCm2yfpV8X0Xptdiyp2UbePhwrH
DdxeU8q5eVt3BSieAJeOpXnNP67dAyR3NNsF+DB6Zrhkv9sOdDiOsZmZg4i4wTZUOnMnSeWebppv
tQ88dDcCLIRA0XVDjXa7qxBWGRh7N4q2rUKsNshJAq0R1cR+z2zTLvIUVMIIoOcuSEGdkzths71Z
4dvM49kRsotYt8Qn1awYuM/DhZ8rX24wjCufB274SJaiELLfLebns4gIP88xk9ITUugj8LGOn6gE
+zx0cRfiuLezUz7nKO+d3Qc71PhHU45Q1E84MXwLKyuTNX2BkB6CM0QKlxY2+vTmthOKqqHg45RC
rZ6QgND98S9FIuOKe7XtvMBHA5Cvs0XJXkYh0oGCER9RNxrVjfig6wK97B9ArUmt2zvSspVsrEfw
yRinhmpkjc0qY3925p9MsJ1l3iM9sJ0v4Btxu1I5QUA8yw0vuG+8fSbeqmmgebWBT796lYaONYq8
1udFuE33A43Kx+mx+goCp+tqot6ZFi2gDUtaijVoXBFF3C7jVm1RvCzwDi1beaoLJjUgTFwvL2vW
rPviFciH918W7++yaIiN8X8Wdy5rhCX/fS4ovztMxD6oUvKL6Mbi+I+wDCaLGE+GNhr0OijBmVtr
VrG8fymzAsYsD0Sjqzn34CRpPFuU8+3Y312++hfTjirVYZ1V46M+UcQsa0kGLCwYzeEOdMhBBOw9
uckjB/hk8AYmuDB3Jsly1NIVKvTRH0bYEhkxfevPcF+39oAeJfoFNozXNZjJxuibEMbfK+8kU5R5
T5ytlOrtUkr3/le+/Fi+8Qx3u56UusrFbm+/ZUIrwODbhgNY9iA7wb694AwMOiU6j4II38ovKiJH
BQPS44uPr//mThKjZb9TMI/b2Fh8AqFG0vNdJWCVwOhZaDuHlnah1dHSsV4BwiNu4aR5RpHRJX/8
Hxz8HwXN7pM49BbcdLd0rjPpS4UhtvU4puaohpXjUno8GcntUL0PjuXPiQD5ee0rNaY/8XnBOsPG
sMm6EiYfhzUGVPqBzgKrSWb/kaCK3SlPz3ZtOERcg8OaAV1mHy3UGkuR5Gzxb+Ug5rvbEMfdc1/2
sKJzVCcYCeGCFTAVPz5AddreSg13ipCBzrAULwFkQJxci6vf5GMTHvdmuvUOrL8Ai+CL6ptjO9e3
TKORwde5T3Ig+47P7Yo50LmcrCNrFfgMnD++ilDdhpYBOg0bePINBwwqK8m/7W/kdUeVS0tT5qTH
/d3HAHPp4rUUE1U+memLQpJq2/lR3VcM/GfWTJXlH3YnLxzbzIs+wVd3wmTnrgP787goSUQswUZW
KjYKc8hJSPEk1VKqQkcaRImXt/CHnYtXZgQD7b9OpDpxcXGHSe4lPBw4pHRsADoqQ4CRG5f5BPV7
mqAwEfDUtTZG3Iy5H2zw3r2jVY7sk+/5uUXP6uvY3KanC3z1XnQA8syBEoO7v4UfEHKMgUCmom4w
W045Ur+f0ctakA5ykpSt+uUao9DmCVZyGs4792npO8gxb9Dh7BwKwyawVcGyfiCpJ/Ahx9UQ9q0b
UpZ7NxKf0w6FNrrV6iqNUaaJlzRGd3vAJH9d0XLCXkOWh1WUaVMzgucIl/u/ItBubOTKSSyHhczF
RyQP1PbQ6p/BAW+MqpnoOTi2Fs5CAb5zmmFXvT2I/fu0IsJ1FvzciNAjCo3PavXaKVY7tgVA92Xi
iN9n+p7txv/n+nK43m2a5GgxBorHlgGUpcvjk6N7TKH4pqp6XHtA3TlUf2JFm3rVfG5u9XkboWGZ
OlOwf7fmGUlJr4tO4q10lGfT8Nmk/VdgfigKkgkbLDAN0Av2aJ5uyD8LF6Kwgs3QxJrROc1Gimu3
pWKxgJRYdsD3LrxUQugDwHhvTOHWUO7z31MZIixlBe1KNKKBA0PefXQzJ3rgWNRQwpc6WIAqHH+7
3jL0JwFXy+r8qeTTmGuIbrMVrXersdHpY4yPcDdLrb7VMr7inX9939t+vUn6xz6sLtnW4wo6Gjra
d/SByrgvBnzKsaGs5M6acNIZQ5MZM9lgjJStVTg0m4tTi0jlMiUuFkujtKjr4WJrmOv9cBovm3Zh
8knf1+T36CMZWKN5jMhisAR99ZIviONETpcigESKBZOF85jGGSOlnrtyowyy/Kxs+coygh8uaQhp
xEdl4vkv3IWHxzYEOyJsc2321mKP1qEn3LKJNuFoS9euJ2Hfrso0zK/4XwH1vz5G9mBzZzHorOoM
oxe/lxuyX4dpEn42BkXgf5XPgZ5+9nXqkpSKVX6e0Ai20sXqP9JvEQNT9YA26fY8A+dsPDXW6u4z
6UcYdIVwTjPA5ndt31Zqi3B7cSzxm3nG3wOt6PMFYLsLPrGa+K/X4ZAHAk61mF2IHCSy0Tu5bWvt
FTQbaVVPK7srHZJo6ofvN5EOqt4iiPNr2SkoyEgZClDWtbPmPxLuRZuKk6PYMnwTSccHKUmp7N7s
3Tal2UeXSNRZXZRhmgGIC8qWJkWIKIxJl/mO8gOXTA/lVxXNyOuhpW31xImN9bcgQZ5T0Wz2T7PT
Zr1uXQJp+uYGpUv5HDnRyUj0UPtuA/vKZqY4gCeylPtD+LKcgoqGv0PJBbt9sJJwBaxtdZItETBg
2YPpfcswWGhj5iJfhn5aT0z50YsTrCmxMvS8cqms9uH6tAgp5e3QKRWt757cUzuPf7c6O8TElrqP
An3rVMZOo82qR6Bb07Y4LoIKCkdvHBsYXSD0G4ojI/EjCndd5bydLeeq9Tz/sm0J8mrGEdeypdr1
RVzPfZRuwbvUMeWo0BtbV1qL9qKIUg4X2m0mb0AD5CBB5y+nEq9q6vlzTXvJYILNUekAkxLmORad
iQgnudcU0rVXbGb0EmvD88dEm+mJzF2cD064EpI7CMCDNlAqWYD4XJJIdJ7z/LkoeVnuG688ZsQE
I1DGPi3gnEbtlg3zMeYPhDSmBKPMNiYHHiyWF6KZ5NrtNFWvGdEr/yB6Zmj8VMqMUYnxAcvFKoxv
eR4JeRYvhnbGQNCoW7cDKyPwo+dUHnEAFx/Lz9RVkteQU3ufQU7JnVyZqDl27xN6cAsqXQPj/yAN
WcLqGxNR+g9EIe08g3cZBHqi3zQOQAWW7vs4K9eDl65y4LlWX5TgoWPaO8hxGeehfoHH/MKGWfZE
gSi9ARN7MNz5r3Ga3j6C/8UmzGfz6jxFv7N/1bqCjLFabWq6/DM/jF2S+LgNPgXNSQ4npg3Ef+UV
RNVRjWTvtNZIQzDTQhZPHgd01FKj1jGevEuKtLOcM45EuElFaxX5NLI3Jwas3+Fg17oaY8ZHbbxq
iFifqER8W5Z8UUsIT53Y5Fp4I/+bGN4QJq96qfCj4eIu4Z+nTO7kYuRhaLyFzN7ruyUGOP+jR9Ul
+8i5bWMcOHhC/mz63GpwNUEUCkYkLnNO8mWlm1fJyr7zDSGA9QgPEeEZcy9HDhoNajoAZwv1Fx4/
SiwP03mst7PMpiQxPoNJhxRoeIy/mF7W61CRav+NOfRvUjSL3uqWWs5Khw6YMIF0jlFi4PVsnq00
eLPpkt+SXnMZohLXpOYOJNsuuEDafjS+p7wyyIBbARSj9I88cEZs8srCFZ23aUUo45rMA+7cGfPJ
0XSJB0IIUQ+e+J3pxy8xd9rCjvuIIaQyElGH3okUlvwtQNk3ISxLIWdKDMiysGSrxwBsqIm2qk2Q
2LSwpt1XgeKmYcUssJgbldC/genqjWTb5lD7HVWdpGmXZJzBgLVYAjdDNSkM6TG01ipMGZgwVk0g
TQq3QSHKq9tEpj6SfSmPksFhAFRy0AVbWZVfL+/LNGbXmBF2Oca3wlDU+GUH3NdUV6bTvUJUf29o
DEJwNpDsFkSHCFeK+5AruZ+eXRGExypw+pYa2BR3biZkDiLb7R0fEMntcHxL7H/Lu3nzsuUX8CRv
RRfgNZHporTGwcag2T1jJtmLv0g7F+JPfetOJzTL65wg27DsXkWxUD6aTkkUq/YwA8Ve7ib+t4kI
a7O20LUGcP2w7Ijxg76Wbjp4nbwVawjvfIsBXjSBZ/nPIMV0L30/uyzUdjaKKXaUq+wBRSggkG5k
bKQTnI7V3X103QauY31Q5KbWM1VrNRSrQJqCtO31jejUndEWm7TamULiyUhYTSTDHeWsoxtETi8z
0aR6mLdHrFuRlm2xYfb/e7GktB621AWCaU7uLKHyYnsfVoxJStFDofyR/onOo4J9GgmFP1rd4aCB
FdY3sm1YpCw6Jdr128QUSuG0wG4vbZL//NUOG7coW4DUvVDIb2s1Gti6FWKrdsMAlJ0CTpQd3v1k
JcXNrBAozwXYu2ZyN6Chgu4qqVm+ERqzdrs+QTWRA+9Mds+37w2XVdHZxgImkpCgat0V60PQp4nQ
mv+MCIATaKWyTfjLhGan8CPm1eVpMqS2ssTjwz3d4aMrEDG+5sdDSjdmTHwqnADdcGM24gLVHSpt
AR4h4wSppoF8nAA+1NWCQfpKyfUyDdx54D0UmlxuAVvREUaicHMlloIFfbtKWbjZdSCIUYFlLvm6
EVXuTbJKYsVv6YrdhDWHVwXOMm8wk4e+SuyM1KRgLB1JpLFDx/vgXbXylcUKvZd6ZooBtbp4Uy6o
ZEm+2bW5zsnXG4m2bzggn848r3goDw0702HnOP/rnPZtmE7MovJ1X74dBnPnLF1EPmSbPeeXUs0v
dRY5w4mb3Mzie2yRhvC+7VL8OuNu0+cBq65G0JaWIVWS5N+olM5d5PbkOF7+i3l6WOVBUJEnXiw4
oNfdSEKFejUc3n3YnDLpx1sEVOGa86L5E0rr35XAZHF9c7LUvV1J8HywcIWyeOgRnk/Jd3Hsx+EM
PYl/K9krtA9uUFh9fDTJaF6MMODhSCqdLJCXJOR5nEaZLtwA/J/4XKq8zivYwy+ZC1vXVGe/509W
ODhSkVtCWNtz95MPARgMRBDouTXGNx7jE81rwQUFZNjizVoncoCtEWl7SQcsWygpCK0Fuj8PyQTr
XVPBUWo1WZN8TfDo+nQL+cwTYR6JkpFbii0g7Tv0isIJifeQ2MsQCujNEzZRJoto80GoH1AQxmjS
eSGIfcc5NBuPxajtlZ/4+5sp+7kQAyyicll28PH1/VlmrnxBzVsVSr9aRoEhnMsIjYQeu02872vX
4VofqxeYwmdCVQiyJ5xQttFm0CO1jpfz3ke7NRbhwqyMZxtLoyYNiRoWBDYktb1FjZFZArlvVvto
gUy1diyiODA0JKhaWWUcPo/ophIiBlNtbBEGV7QvrRWYW5aV/AIfIvXZFrIxgSYY+jdCqf0u6GRY
XAivc8ozR3nfMm30AcaKBSRTr6tyEeB6eOORwRgsRXYyNQin/sO80wvPZ5VaRioRroL8sLImewES
MMMpfozvXHwrzC44SaHBrWTOc3Eiw5EItCrLiVufwZgpvMPsrqtERk5CwUiJPgAWoXj827nzfRFn
IaV3pYIeUBeKDkGhhJkBdywm8Pt0+oScE0IW3jN6tFgNXcFpAWHw91ynunvvbDSErwlKws6rYn/P
Vsw8+pC5j5T6sH1mogh5hUd6sJuJIOitcNZYnrUBQtQpI58m3y2urHVRINQcnfpd+KsB2frC3h1k
UCoS78hIXTDsGC1EKrGdoQoMeyUNKluAnZA0hpOUrXBKby+B8JhKDln62LJUH9h5h3tePmdbdn4s
hBSoXtL3JQaasyvECGjnxbaJp/2PUNmEa/Tzp2L0xKqWORXZf1zvZMFh0JbDenrOBLoq0b8Iu3QD
Y2Dcmq/AYARM3N+HmFnZowsY0YXVyBzpoMPTOELg/EP98qY4NaMbs+zS6efhyU16Jo9W9ZVKR0Qe
GRyC8z6pddg7MYW8NX/TEUFrJvvk4Q3YveK93XvKRDc3jqQloTD7mJj/z8szXL/zuQ643E5Fst0O
mA7Qy9FaUgenmTswfSideet6HK++TKn8I0JszZmUJNHvakhOOcrXAisTlRTxN4/qgcBAKZXNEynX
/UzBYKDUabJWtrq3CeC4m7dPhymrcrTnrhZjM4M4REKBOpxobYWTmv2Xse5rBgxcTWLhwHjSV89f
l/YRmdvTbdXXCmrrmlu4CYvcJS8akjUuXWWYgFbA2VtndoVGxeXkh9Vv+jNnAlm8hpBYvdkaiQ+i
ZAE7umq1cRiXn9u6xtMdmnmEVkFfAC/ESekzknV7URlZLZS3cMiZP3pJUKYaanjdjh842BEt6v5Y
MvMl1MYCg4lwbVlfHVsVhWdM1kk+X6x6toneobC92Wh7T836ToKpmQ754323ZKQa3YrsKOTfr5lM
y0zNKd02mA65lPmr2+75UMyUaHOBF6H77zi1QmtJikbWIzlQW94oqtA/J8JzrZ9bmg26NRR9eMpG
vwU7URlzpT0V8MVC0cPQs3xO9T5hy+MgT9aMOObL1RmyGbVXPeO36cmzH/3KHo9IzOFJP/o9ytTc
YpHcjn7jzhQnlpxqTNSeOwbhkBYcRmI8xSJFqFdsrZobNO/eKLdKVXNgX2YPiDzdMMml5XdbDHU/
uvYrccNj83dqa/iGI1FBxh2Hm6R+XRI461K+Tg9wyo+L186QcsfjlwwdI1koe7o7lX6dy0wY398g
lpENMu26EBIXl4Y9UbSxWrcp6NZns+q4ThAllJU16feO9yIVHQs+dF2Y39kvp9yi8Oo84pEpu3E2
pkeAxq0hW4BMLOmv2pKForPMW+1vLOanlm6FXIx570eN+vaj1A0yuP946ynMn4Mxod07t7oNGtmF
GbgsBnW5GdQFFzDbrvqeq80yfBIcubsOYnfxmAJtGKco+qm+Ak/8Ek+W77DdpBqYAegPZ00UjS+f
xvFvED0JuQqcLQG47Vkgf6uGBOC1luTOQhBR2ncCyqUBmNTxRc3G0pIhe3i0/3VnAXKhUvLlYCFp
JQwwnMn0f08z4h3Ni11fVbNrtCgDdsn7zDS992rIo1+ij3z4uZ/UBb1tKanfqfEphgbEvSQXz5xL
cf4+bxHOCGhmWK0ps9irsEP9PW6G4JeJoOtwdK38IcnpeLuM/KY9PGhz8KR5VBM6wWV8b9ZgIh1T
Iai1VXpGoDXe9KA/cNrwe40RsamJ9muJwW5gsi5ch1CHt9fZZRSnQS6f7oBdnSVrtZLxQmiuH31c
hpFtqxwyTllKbjNrhg9N6iTj5wmg7XT+H3u9Ol4vDIsKeoUlzCF/7cORXpCEgWXSs9FPf78Y5Vlm
QSqO39d7cDxMz6dRbWoUR9IwH8Mi8E66hZdkx3ewzHyfxtzkElsatQNC3JytefFAY7ETGtaSWz5F
u1O0NTRq13fOGh0qdJq29KzcTzhbBodpmqR6VxTu9uYrpJ249LIekb109wncCceJ0v50aoEOVR0H
q+49f29LHQ9T+DE05PLAH158Do0Wc5fmxURiZluhRITBK7VDyiNwhqqS8qOy1Ts3ZUXFQp2VI2ZZ
iWr9FzuNJg2Vv7XxtQTUWAp/gzRQNMUbC0NUqcrPCsknlUvnopoBdP9qe9FOhXxqz/x9US6706af
S4WUO+ijaRO+0ebyU3hza8E3sQpg30KXsPOvbgR7ClyMEwQW4aaX7fl1a5sgpN94xhpbQ/nQihTw
DAGHqBOulJRsxWPcFGp78bjqBspiYF6CLxCCnT8iaL6GCwDNA0oGUKyIym7cJtNSsRAttGCFmvU7
nZ/GGb7Ln3ah9PbYfXlJuUJkmjFpUxulWa9vleOEyTIbOzm7OlcyXGP6ps6PculWj1mOWZ1W9en1
HGiWTpao4CNxlG0cWsNsyqoSnIxItEGqAZRwIsnkA0ebn9sW6AXnRRCjTqsaL+Rq111DAKyOQYdm
SLEGMqM5u/yCmEOFi/ilJUsVFIZ62RlIjz0744uc7sxYL5Xu05ku41jxdKNbXWoRXxK/TRbnCaLs
Cm7coga7zgmfsTTenVV2QdchWwOZSCW63XrcrMhB1Y8K08Jg4eVhJqQCTrlFbFWkxPGyOIyW0PgD
0p88R9D4gmFVxAbmO9badFuY9PwC6G+3zIFWRI2XVuCgac2YxOhnboGSM6cl5LHB2f9wIDaUJqIh
lY9dGEpxxuCZ0ny6DCJB8MeTJE5vXH5LAphk8hgFPtbg8D598GLkdpGwbu3LooAEJh5yy6CUdeFo
SlQYeUcZY+JnsW7xZxXzsnJdjr8PU4k5fvpAIkSotJIzrW7cGBY7G35mvZ6nYFO1RTAyA0O0Vrds
tw0VM7nWd5DVicRj7vb6wjdTHWcUUWNhgjKiquf1fZ6K/fn1X36/lFIdbz+CdIAX7BO2X5K/0ukK
+x5XnBT3Zvy9YJXjklfzJwv70VA8E4Zk0Tr+RvGE4myAdWDKz+1wlTy9CMwsNc68f6wQTZBXe3gZ
1IKQHgyG3/+vJUK4l3X5ldYfMHljciEQfztf7Lq0O0JdirSS6siXY9FhbU1EsXoIhf0rDbL9yQBo
QulltjkoBEuHrStXplhCilS7FE+/NWgK0g6ebu3trTz/x4oZHIxGsQJsgl4QGcNkR6dGik9WblWG
iOHacBGcspcy3yCx4ZOOseee89HoHqVa3SyFI6y6JRyfOcl4Gm+c2PSr0JnsOlUrgUJF6/WC6vBp
H8l+QTpakhw8lb1WahOvOQWl915SFiDtouMjHdejtcrP6xLFjTVH5FWEIhUJO9aZltJNRVZrSPzr
MnBX4fURmLaS/r11JFZBw9AlqMYEDIyBJDHU5MxXrV8U1dG/QeAqIYzFiP1SGPkxqp/2W+HCn7RT
sLOPNChRqcMOuh4BNhAFiexkqpuk3lXPP1BK4l3RlFW3l747+RjbS3WFQb/rimxNCCQkjeATF5Md
TCBXMG7Cj/C8fzY+Gwzk3U1nL6JBphbMSbadrz6hc5CGLfLxuTws9OLrNYIFyZZ+HkFgO7DNsY2b
Ojq+ByxhTnzz41IUJyK4gkJHK3bBnkwbPsPY8codhYXtZBppWM2erAxenYWgtgZY6AEk4YOfZQa/
IHFQXAjtiGkdCTsArM9KeF/gFAXsLYd3H6phK809FpGu+dnpTzMe09q2Glou+2Z1xM9vCANPm2ej
SYN49lfOUsMNiTXxI9PASMS6vH/1cnKFVk4i1XUXdbnyXcCc+mN/e1HdO3sSo06L87v7339Vvodn
x9s7XaqQAiFr+yK3FAHA015NVOU7u1uGFgAl9mf/VVM1UMkBRUPGXey5Qhw6WKYZlXGeJQkK+jVp
Il/bGRhrhePDGViUn65jCdGJO3XohEcQlZTHXcsuhzvT6FTUsIhKIBP+BS2gYnNBBJjsu21bSp+F
nSqnTL87QoJCw/DCog6XbbP/m5KQhxK1Ym9aD6liXYnytqRdJmMeg2du2YFVYC/EohFGR1M6hbpx
1VXjPLnH9Dibbbkv48+2fQTBLeJLCyr6AIwuFxnk4XNkLOjh/43wUROSn0ukqYs6+1VqXrT6P9ul
WKIpDV+dQn1CsagP/y4XDdVqGMgHHVtiByA17ACzANnXkP2C8T0nb/Qkm7OthnyGjlX+chhcrGOF
LYcLClV8iuBbXNn1b+3BkeBnaQzZvNzKqbjxFvrFBclIzqjOHzcco7HfHPiLNvn9OgSxKlVyBQ4i
dEuC6yvgXWLN6EuODzaG99V6INm7g+nh2PqJOkVGfCyi4igZz6H2C5NOzoRVrjH4qFOs3yExAhRm
q2N56iq2H6UQdQh7yHnfTBOQUBgFx2DNWpDlCn9Lcb1xkMYzndH4nf5udk1yoiwio17T47sWoALd
MgZhBH1Rid0gipJ0jIzW0sI6ndLEfOEhPVEPQzIqIdZViG718YtvYiCAn12SiDKhLm1BaRaRuFWj
Nhi461pcsgVXw24GTlhrnfNJC2DcN/9GZYkFgygB8fGY2xDu+Vha4DF7GSV0hyJ/f9l/yJS14oKH
eVYPl34MXOQrHDIZalN/KDHigcHCb3il4eWAvbxZdLIbZWOhzvpB3+IhWY5kvg/3UDgF7VXiEk5q
cQs6hBqBjbXK4lz1QFiWbu5aFym77Bmjo6RcLNBkae/8U9MYzKgXTgPlOJQhybqAgunXd7cTYaVd
DU/ZiDjzIdH5F1XSTgjjyG0+L6TFtmt3onsTgbJQYzACOQsbTNwvr6KEqXtf4U7oxeHeVEiUorcl
56vpl0lgHRKk+qrCGxOlpUc2jhO/TWeO00St2rYh8I+zz6Dc2s7zP5bU7WiSa7TZ3HQwmXFq9lGX
dzu9GIUag/qN+y+C2knf8smL4devht0fFA4CFlDe3kbpdlIK/MGgpdkPBr4lQ2xSRvtTWdtBbeFB
RcuS8V12u0wF2RLWthyfW3UF5z5aXFOGZIqzgUFS21gxBOLXtmMJYaZ62QjIz117mxeKjO0Qzy6M
QNM71iz78rOjlIr8QRus5S18UAFYm/ufzIhQ58v0JEaaO3L7wjWfS2SMoQAvSx3/Rm5OrMb9U4u7
HUoXmM+QEJubpMIblCgaPt2qUu5u80s2n9j3/wRw32xZ2PEeFuLhFtyiUg6TyE1lODeb+E6RjLUj
KPN2vBPEAQvMuZ2jyUa5yBYnYWlRX3ejoarpvf5E7PPtUDUMCtZjLR3sbhH07u90dGwdJAkQVFgF
DtS5FcejuAWuMmSdDJMRrZk3ICv3wj48jOV+KR4EPieq7Tbep1npbP5hWB9CLP8LBXrXoGNJ8gpg
tbquv3xCGsKroSqHxUnmQ9HR/VgvZcnn8kxy5fm9F7swbKxsERArjxO/KV73aqqUufKBId4dbOXU
fz0W3ECpyAgwHtDzxbHoaqljIycMXXLzlyz64F2y29lTabVy0zJdjqTs5QK/a9cbVC6VOaSWlQFQ
XJzYG0ABaJU3KSC/I/QSHm4lLohtz7isCKFZrTcg8rCejsmtzSNpINamA0LvMfoRUR7OoVwmr5/5
NNJX5mlqTXjCb2PbmJt6AFhW4tZai2NW80WHCAezL1B5W8E22X5kzKQbNbNVXH0hbt9xIR47iq+x
F9myH8jWKrbcZvSrELgHnnrgFmg/hbuMh151DluJ/nW5QnBUA36i3wiuSW6aSC77KeUU9ZGOTEeY
tVpLE1axZtxFMVxNDLtVQ4V5eXH3veLJ3ivDrA/uWDSi+HsgtEdeI63jE4qhQBF+ewLVyNah54Yh
xIu90A53WFXJ3Zea+MQYKPAlI8yLfXpuGZP3N/LS7HOagqzrv3N1Yw+2IMNSBKvN3dPq4PK0ugfj
cl7U3NPo2nV3lqGNXILzh1FyVPZ/tW5WqbPCjIkUliW9jbb0HHNt8vC3nZM7p3KKKkiVIJDWe5/Z
JG/NPKjoaZiaAcuxFIAMmXn3sbOD2QmN7K7rbwS3UJgKsZ3657sW9aR18u1aAnL+m7p4rsM0NBu3
mJz1wnB/WYA6NpiXzcd6PFTjE13r5Ms7ofGQWDsTybGPU0287rYOXwPhGSbt5Os9wUh69OOhRB9j
iRSj0bMFyLqsaFexprMNflyWb3VU/3DUz13WDt8MpBHpQxnnTP+j5Cd0bqTreVmIDjfoM9lVrFi7
cEt+1PyoRAAeBxvO1PmlouI5btUv1s0VPebVv1yqBRBn7BpfDct/3JLPkm1cQJzyr59Cb5pPBfy/
OJbw4JNb1pBcUInAg2RCU/c/vITMFd7V/ROpy9EVYEwUmawNo1kTAvXOJQ77uVEqnP3LmWka0DsY
dWVnbT27O5LlR0RUoAs+O8AoxyD0a8o6t32Sfoq0Qxpl9A5jOllRcS9nn4Mop63ph9OTFwfCf7Lq
FhWDbyLI31P+xEiCiBv672UIvpPV4bDxn++8ZiHtVXeqH7Xqp9CwcKZw86bJuTpnhVJ4O7VMqrJf
DWyHfiOxGHQnfrXgm4fckTejj6VmDJWQZ4OGafxt6g+NhauPdrJ6X5WIMXt/G2ZBRdpvUTkoVHUl
aWY1yJkgjJST/qHoHK0q5+/ukljendSUZhuYkr+VuGeC8PpNR2P5/xCsv5HA4/G43XkVPwYUwrQq
Vw8TpM50tV1GbCw8jy/2rCGFHfgocDnl/VWAWM5TYVjffrhMwaxQ3Rt8oe8idhltklgbw2kCNisS
5TTFeLNxd4JCYFFToEPy4U/ILjiRpXYfBcnXFWOMg694RF3O6+grWFvKLq+yW5yxH+Rm/4qk2FKG
o10J9r1C5YQvINkATcbv6aI4XlMtRT0ht4EBx4AJAlYmN1seqPQkPLDJtfVOjzuppoF84I3CWIPA
pKMbd6q6gZs04jHfrPYa+FMf7VfZ7m5AVuNb47i57GHOBfpvPijOXZUX8Y6PNtq3WgZ3HroUiL/h
hNngPIxuMHjVLJAcYq0xCVbFj2/1m3tsyhpVbkSo+eEw93mizkd55f0Ri4o9j3EVMJxQKL/uC0tE
VUA83GvD6jj4nOMcqLSHvo/i3djLRMbmVeVu1op38j+SyGy2ev4iWcXrG0lbB8lhFliehKElU/7o
QBFJ43SskkTgazkiipNpv3zQGJ5Ol8oKBnBKtRhu3iK5EbfwgQmKCAv1h3Fnu+k2WPAsgX+3s0S4
UhbBqSOXC7eDr58I+nu/ZoSYBXCzkW5JPXE5Y8inLvEdbfRAlVaRTndr/2Cx7JoIQr9SxYDBrwbt
5eHM/IP9+XvTq2ot/BpBQEYLiCr4SJJYa9Ei4mkbOoZRuK6MCaRvQv/XYsJUeknUfN5ibCQpB9dG
IhyenWvwzYpe5A398yCXzgARsblu2A59G/hwEsp8mgNO2P1LozYCxw1YoEQcQspFF/OcEDh+o9eK
jat9NFpjGpQuuyRDFWnerj9hrB7/hRAxyHDKJx/FuPg6kukOoLfY2t81un572q17UAL/5St0kTUx
skiIZZPASX0QvCD34Yo/Uu8gJ2vaj8W04rkCZE8laN0TY9vCFnwqrBwLUpPnyKhB2Yew/VwB4ZcO
07fVlRi57nyGHHal1mmDxapJuDCA4OXPh7Gub1RUvCKZoiSyacZfRSnm7uhr8cs8QEe+CSkQh6Dt
rtETYWd32bioSLRQ3WkGlvUrNJ4S2Cqtuw5tj4KkWFLjV6nuW16XHJYzcWO/M4uR4aWvTTLX1Cll
fgd9mfzss8m+GRecfpqJH/I080ts1sKMJedYl1w61NVWRyGGcUgAZLN5MhGe3jkwmimUdG96PeA2
/hb3yDck17/xbHckb67C3Fv5bo7ozRPGc+NVzD+5gylKB8Sv8BNhcQONGlgNhmkHacgz4ihBwycq
kjG0I2WgeAOj2nwtF2pJEHUEs3HE0vn+J92dHT8fitqpGxP9onRJD4sj5gC+WZ8wsw7M7Hgy0sBc
grsv+8OcTDGvUsbj+nkc1RBcH7elR5FpwZwFbc7MH/2X+kb4T2476cyWDrx0gSbkgMpXHknhP+UA
QC0suH1i9mRxWSHtarKN7hl3ewG9PSygLAFc6nvgD5lyoJNVTeCbXgqDlN5uu1RnyHu2F9cER3/X
/BTmp27Nrq0IgVtjl4icwsMDZVtQCkF6lD9Vs7nn8XUGDP+oBAn+poN8Dra/kPdgzVV0tKbK8XMC
EXOzLaSTYiIb9NKOpno9lRgUfPuChvaT4umZaN7ZWd/JS1IdhsS2Q1kslxBDcypMF7CcPv4pwbZY
dgKTq1ux7cti37d+WRR39Hic6FexcJToPIo+i97NE3VTVSd9eEHapBCkRyyHFVHZ/eZGTFiKFpdM
wDZAhC0ot8SoAQYcBVeoAgHKdrUnQfJgGT9+kEHd/AVaMQaEQJoVQ6jrLmdjb5FcAUekLJH3qFdC
+zQG22L0SxLNN6WQpWtUNNhYSTmJWxf7iv5ouvv5d7wk9khA9epv4zDhWHbNjlIjGk/8w6z2Vzb/
ovehwD/2t7FpszZN2Sw/jrJHVAMWDdc0jHuCfK0L4YKbJyBpYzFBa7xxWT4R92qQ5Iiwo/AMXIL4
o3Dxga99Kn0R+hmGlIG7JxjWjwE9g+KHO/pLYWLX6PK0cFjjuyqKpKLGpz4U+m8AyMpQcoVTl5ix
DtyEuU6OReBLFtvhi3+4CmRELaonHQ7ShnlOZgrqnT8pIv01O56YfQIZf9hr8Kctv6zF1o5j4idh
IECHrZ5WAQWju2d7yzwak8ucSBhqAuzc8oa7OoJHhhZd1jOeh1adWhblxK6aooEAfGujIcseDcd5
oxF5arB8ya9ZPKHzEKrtBDoVCxa9V/7oZ1PhIvilYVip6WRuupB/q8t2NIJ9R1K23mwi9zYMkBzw
XDx2lsCcHmynQ0aQi9vwE+ZtbR5vL55bvAuAN6KWXDifdlsSpGhRHQ+BaMeuEeqw8nA3/himlJZi
+V6p7k/gZvySa0QjFrp9u16FFbD3yz0bEfHShkpfCkjVZ4j1XjteyQMkGfn/khcOi9jlnv2LcE1x
DCdjjNw7x1qMierOVUIPYSyDW3lni7CK0SkWElN/TBH9NHWd9ZgQgWYI0MZF03daQk1PEgexv6/T
AiZqElYa62QOqSPl9nDS8+lOiUX5WQW78xnk6Od7HggHsJFmpazXlZe8CEDiItFGPKYVQvRmoDXj
q5nxGn3DCkHOWG4r1PFF9kp7nepwI6twuD4byytgh/BCrC0f+74hsExUBljvdVJt+gmiM0BlA011
SrkM7crcPjxDi/jLV+5Ep+EjTswehJqF8pzLtKZilspTy3X8sQ5+o97TL5o/A7zV6qW1eXsGi+75
+FMluXi6cjBjaumA2ukThKeYruHt0VSv73ICB15vAtmiw8h+Tkq81g4xnvXYKN0thMZQeRDvgZly
B5Lv6T4tn7k+e9WXxuz8UKwQ1Fgl9iuKskKKKu2t1+I+6faqeJNx4+xc+kpwwY1GoJ40TuREqBBO
UpVkbtXTFMcRSl2JTBFZT8vsfeXZ7EYsR9rL6KOm0uAlgogFPIP6kerelXMhVvI67j5C7NE/86t0
p4gsN20uj2Q38SV/o8JHrR3ebAdW4iCVBUsH2jgGBqK6MIagADAqsEv19wUcxabd46ft/cvQv5r5
nerE33kqcrJ8ABmoHnxZBNv8vqqtiBjOuCxTLT9qhg1ov4lZMSBSlsngwSS3hyGEzbrlKDdFvOAN
0xQMxGgaElilSOIUjJC4VKcdzqnfmMTjEhntwzVEcT5AjPNIPugRvEDEYK0D56WYy7sjaZm4UJp3
5XmdnAvC6wXTQhwk93Ncsls2V1Hg3CIGb/u+g6qMSpTwYKgAxLB2deD1T9suuTusbLwKYAj8vnzk
qyqc6HGSDgv6r5dOCDiPNYs5EXjRZK0JHowbaQL2VVrzwv1L/YSBe142C8a8G3I5v2C+84Hs/i4H
E2swT1XrvHW97XGchjm7v8NlaJtwKDeXFuj2FmZeSJgVmJem852z3bISp4IKilgbzKVGKns4HLck
OfPL+IJXSFkWdMiORobd9pmN2W/kfYc1/UsoR6mRRz9rdnjpTXhdBn5S+GjPlly4tNVJC27pGIJ2
dZ5UqDHcexJkmiz0tMOwmLMt0s+ab0g7LGD/WIeqCGhDpY5P3grdAKgAt+wcnA2/VzHEOjohHSn4
QReTgHU8+BnRjwnDsP04RF1wNtCvikztg6+9xA1RDhNuIIKOwv8cwA7arNaDbTlZ+c2Cfh6I4Bo5
J9O/rzZ2gPUjuEHlqo63Cmr3LaWuVSXej+or/CHQ9HyXlNIGbgmTagXhjAdUX9KCOOXJXJgYr90p
hXNx7FvqMLqkpHT7Vsg6AI05NGty+EnZb2hQe8/dKpsC0tiIk51A8AZjYRfziLyfHUCQHjleW2zz
PV7XvowG24NvIMsjzisa78DL4LZ/nB+ZNQEXuBjA/e+MzhigKSfjJMsrluPr/+iVuv1p0Jz6O5MX
+HA0GznW9VBOVfrOurkWtKJClXb95VeK66ETwiaY+JKJx9jnjJDQN5bG5oUPJKPgoIsBe5bASI+U
P7tkxCXudn4rsD/ynHC3+dH5aYMnYPE+hnAzR4AXPx/FFc/GhKQF4qsnaCuEE0SuzFBxUgS1P/Vr
6Hv+R4Kryi7NgVIvgEVhV0n+2p+3h1N2+MVcqkEQxxBSzbQumBZy1eicn+8NiXqQ2chIQlWem71J
HRhgSt74Gx0hVNVsVWMq8/7mTsdyCbtoDH5WxU471C45HGBEsTHUJs258yDkPlLG7Z+sJ4xhqYFV
6Qp83lzmuWcEZ+DAvuI7TuwB6An3tG0AVwAP9L81yzhSuSN5FZBqMsaUKtQVdDO1BYJMqa80YZL7
T9feHvLLbGXKw/8Kd9sxLAacLO9n3ri9dSYryoUymcTgK+4mnwv2ZeBPKJxydeDid4JmewuWLjXw
njxPUtJPmK/cL3S8yDlQtbFYLDuJ80LFAHypXTLnFsiuhO67QoHUVHnNnuZhXtkH9MWRoXgj6vYz
KqB1tR/xRhIPWMHtFsGbmJfkj044HSiRdxaD57YIitLDR4gDjeYxGia7WhRhzuY6ANDLcEmTzfY6
yIs4W7maaoaaALe5s3Ojbw2eEOUBHAN4sYiaV44lczJ6G/j7CVDF7KdFF6NLG6/5xHsUvXmpLogM
R6DZKNINVFw632wEoc5McdKCp0T67gxiLA3k37I+irrTTF5npGe5xjpdcuKVo29J4DI2OpmvJgkf
GLKLBRCDYuLqd0jbTB34d29slUKpU00Ib6FX3ynZ9ZJxuU/XVv0vI3il8DcVKAkmLrJKqTEspQpW
B1Z2tvsEhR+srp1ThNKxoUb3JjRzu+Ja39rbxexVZdEniM/ACHlVQ/avnXRz8z8u/zts4gyReJWe
u1yIEQLnKZsrL9y8s3GoQ+aAgQzp4EAClDU8MlHuzSKDAoMaCMFudaAMthRYlIoz8MeN3CBPodWj
q9W65bR/SqrhCxTTYr/sdsK1o/uHIL6r4F9dbEDCt6ElRCOA2Y8Kcy2F0iLR4/LepzBuquMxILQ1
inpaRM7xgxoIvXU1IEDBkAs7f5G303USc/rjos9hjJh10TneDnlDeWWkTofth9tnRsfBgOJgSeeO
YDf5yNQaYXnCbx50FizN2OXev+PL31EAedLckWJiwVjsZaM72rIy1qQ7gTMJondfl7+JAs3Rsa7O
34VemusAMrSYJ6djzy47bQBx1Dfzf0R35bM0c33gQuhdAPhFQUZ4c8BNQAOKxt2KTtoDa8PEl6k4
kbTC+3+GmJ60BGEncAxW0MOQO6VqGzmxoQ21Nh2+wsgdjSaG5thp+q50MrbEZuTOG2xwTPqwPBq3
BUJKW56G74uawqNrjsfwBl/oU2VY1dOF0cENoauS8ZXOks+nA3wQC/NRa6Wmguen04mSlDv2k5sm
oKzWV0D2cLtSHApEWFUmlVrzo5QnjKF7UxrIBHFv7ISrRgPFqclRoL0RaUo6JIuNOPp4H5pQ7xJ4
XV8dp2h/l77Ku1CK4A9FY5kYu5XSQAU6KdPdfnA7R+jTrKsPuMOpZfJehuyWW/vtWJqb6uBCakPM
gezHpYIx9J2Uk+fv1Ti3hZeHO6XZFrLR0kXy54n1FkTImuyU3AFCG2FytZLw8OiODOOa64hqNTey
v3DIU7nvD7dAUl01U2+kGbc/eut4jIRNK1kIWbypYRIJ520NeRhGwtJ9ZM4wJKmeL2+QtG8ouwz3
SwUeLcTzRLTS4eBzOR8cEYTYfhfviIksN4ZoxCdfvbzyZLnyI+f0MFf6fPv9TkZiIETXzowpWgZf
qbkX1fz+0J3VhZ2oUXJQS2+Rl/6WAzRSD+BObhArdQ5BWpm0MVM6D0AgU4WkwWfXJ0kGKfVNdVQB
Wob437E0ZaGfryy4mlizmP41n8EDkRAreLJcOrT4qqYWH9kGJS8CXUdyyn9NlQ+aBDfPFWhhXXRU
/1UPNNR/bNxhpgBHMhRPc6/NFPLeLMuYLw37uSWPvoDrknRjxhmyNML5jqwAF3QnwSUmPtqJvnIw
hG+5ryrTaR8YPFlNC6y3fF8zJ6+T9GQgxEtFR5JpobXkvFJ9RwmpkYm+C39kghl5lcLzDtB4gUak
K1gF42Shd16sWoaFa//bLWxGYdYw1gkWv3IkU5CQ8C/mE2y7s2Kx3fN06PNR4gbRiBWyTANxCfUg
PxNgod5o/gluAqp7YaoZBWepvKLGU7OG6Q0Hvw4Nx5gsuiJssjPbMypMhwR9izCEPTKbkEp0YND0
YiJEgSYDhb99Jl0MsLbU9cu5DLHkzN3YjefQiwP13ZxD8TvQb3a6pCNAIp5qheHc2Lv93T04Jhzg
dR/rFYzzIAlvlFiQtmfF+O4hLZVebl2c2LLYJ+YVBBmpBqvZgBWkKc87y60TAo4GgR/lijRV99XC
kKqNq3vs89EE+B0jMLmZj7XP7s+Oy+IXWAfdbi5dMpfas2cwKSDOQdtHd1HpJDXFkju++dYRl+DC
tNA1wjaRwqcEIeE/96ft/fSosWgzTh6YK1rgQtYW/BG1oyXIOuDSDs+hFsFd3h0xRcO7kj0xkmHi
5du8+9DZ+3FaL8zr5mgReb3RKhaYZYx8s8gLAFe9fcBeSG0jWZvZVJ12KyLtpfHgxZOcd2FkCO1g
1Vvxjxx9wO+XEFGDHuv3u9vVAMPAq36a5OVMCS03q6aQ8eZR/X3ySKyu5sMTJZUBIrRSWB2WMYOF
CnORasaEQsNJJfhzxQRPLaIZsvA+7Z7wYV1M/FIgB4ljqhIIRZFPMizB8F9I0iITV9Ajvpc1ODsY
FoTp8/+kALPlRjl5vmSR/ekC2+z7DFNqStbSfZxrYQTLaAMtf8v/TaSGxufouueSmydzWBPl+5oG
6hr/5uTzolsvBh0tAq2HvDOC+xqZsUt2dh82t4VgDYP17KeVQTSs7ialBhfEJweWUxS3aW/x2vMS
fVw4Y1twbM3Lsygqg5TAQ5z47VZ5oou6UkILvUY+zC95FF+yqurbNnuE8LZOSw3byB8t/zV+3qra
DXDtv06ZDjbQNhm/zRywjBRqT7+t+3/YSk0Dnf854SXBbEnNgMpbFwPRG1AN6ogHYxDp70rB8DLN
l+LR10SaiA+ujujmGnnYVG321H2/yUQLhA2i0f8O1F4y/do1nFPcry5X+ICw+76WvvCLfhBoPA5w
Izo7rNIJ6bGBMzEjZuPQqP4/heBQBdi1RaPjl14dptLTywlW62qPPQ2R8Ay+SbxAQwaPa//0r4HK
iA0t0hdtESTiniLy/1UiE7ouz2WnL0qzaSpJlkTPwpqt+ujkYwmWXfimOM6fbI3K66DFiIVf8ld5
wlRdlhoT76514muKq42kcZhfNFc7JjRaCO9bmD58Vor1q6ywkHNOyA5qvDxT+pEuVQ8SeEm4Fw9T
aHGckDEU2ttVQTF7g9IdxfPGpKs8EKzERu9k0h+vXbws5anZrPhWFwEXRLxavyPAbTRki4glPg6L
IaQReSE/qGMlPFAbtUjwbcY3ZMvuGiQfkxbaREWciiCxTPj97NhC1X9eBjMpRL/ktjPGARXXbTQw
+x+jlc7gzryfkU3VcJqaZQP6LErYCLwZJkhS0cUQeo6eDIB/uIo9Wdsf89c2wpymGPCaNGV4bClJ
C8fk028S1uOo600/WM5deRyANU/nhod0bVzVUWfwzR1Jh0Xl0jJARIBLiaFt8OfdRAijhfYqngXO
dNhRr/x+d3rFZy7vSi5UZgUNBTOfkSKboBV7uDr6eIrjPNTNBA4v7g4hU03jNZHLUQej3ykzDLhI
5P1mhgA2eDHpeKuPEA7E5L2HUM8umnwygmZxC0jYMI8SV3s36CB7roAiY5AVcCOCnHx6WY9abg+K
iHHPmkCUgU8TKmCKC6SxdgAKfHj5QZFgHgSOVuma/Vb31/bTuMw84742mUJCBfnockfo0itw85Ma
sKhi3ia1Hw9sUqn4jxoTOxKKOTn/q60nS29lY9CYxb7k6LSshH+mOU6rAUElksmGH03r5uDSAMZT
LOySaN3mpBSzWp3LkYW7KT8XAvPBDLym3R0IrghbJoAdRZVvXDoizXBkdSkm1HFjInSnsSUFibvB
BlbAYNPhINm8Xev3UaU6Ruv0ALbDY9bDcrlgl0bNuKfCo+MFpSSTEQaeEkqV5HjhU04IG+IlFWMY
+NCPOTCkKc8Muhk3cQTQs4iqpDGNUgu5jx3Jzq1SztIVZps6Yj1nRULQyop+q9d/QZSbshKyPcWM
VkmM2mm46buoshfjl4dgk+1U2N4psRUZ7gAz4KGF4Hu1mWEpeEbLJUD3JIn9Wip/9tO8FC5Hl7fN
M/4T0OqZa6Dl0n4M9wi8X2nenH45bWvzTD9ubO0TgIV075ZHbPgXzf+kUsNc8FWoezYGeUHvnxmy
qriukNERAjQ7vPsauIoC6sOYOx8nsNwI66Maa2h7D94jAcdbvKTO5jvnDuqag/Y8f/cXfIzvfSHH
0WC4MJryVubrbBPwzMeKpssu7B9k4E8KMzjxKbxeGxEgmtvNlAzCcD9UUCfqlfxx3mZEo0RH6NS6
nPEaI2KiDjHKRUdqFdXQC+56x7qfSaVwrqaO93zzZirhcZHO1GqQ5BKP9vdHvwmcfpZiIpQLuUVQ
iaeX5xFSQAtzlSYftnr4NE9PdIJTci20Yg1vyFi/sniqLqG5b/AqmSNiEHW5gXh2lcJxi94/gf65
/w7xKNs5atNCZ5ETVKu0pzuqfFfM4N8BYXG5IS4pSx8TeF96HUwzHA0YJU55HBWdRUODBigRM4+p
URashtk5q7lLUSHOk51PvN98LtuDfNoGZJU8zcjDqdLzqX0cHLmrmPBtvo+zMY3ngxn7OizbT1tC
d2X5gQAbhmCuVka0zIOl4X/S4NE4/0EtanKskNtrraQ7miVOmgIABmtB+34xrrRFVWHLyycihpCn
e6969fkgz6vmh45UGrdgH1XH193PUn8TTmINP4QzzFvaC1gZURuUrnCVCv8r/0QU7b9kOSePkehp
9qoH6qAGw0ZABEKWxGY9bDcetOyLR2l5bQPjFDIul9/TuNhHVM9Q51Fww99P87zfg2GKHwKzlzrW
EnRhXNrXQjxHTVBm5acziThlpXtReVSO3uUUplgEVxPvt7RBvc0ZBwKGAygIuwn2RQC+4aVL1FSe
WNlyy3kVzFugj8HrcbSuynp0nNlECQqe35j/U9pw7nBVOB9+vaZaPHLfJf9RvSWxheO2yDzEtBf2
PoVcJFhxf0a4rMAW1tTW4Tgf/jVltNHPTf3mQEIKc+Pk+9DhvAJajUDOEeVaPIXYmnesWZfTgcFz
N1kIlQ/rLME5JNQ+s3er/dRseYb0zrw4bPmFH8irWm/rMvAtSEcjIVL/WWPlxQcrRixlbO5jmgU3
82ucgyjWtJe4EJANV24n8UU1AZ9pVB2lnUnaRbH/Bprb0SBIkAEu4/2WgaiTTZ+pFCcP9Balztaq
5J6w6xLe3nPc+BiLpZn+hvZKmwece2vVmfX+1M3JEZWK3kqpAl4pmKLryNERa5tfMRgzyyv4tR9x
B2YnexEmMw+rACeKQI9HSluxf/ywnpsZOlvAIN8pqcb6SZ/Iv+hdf/8vt8/Q303KI68HFKI5SbI1
vMs8zxtAQpBS12YlnZOy2u8ewY8N6kNkG3JlAEEqnIS8bn2a+av8/6QgZyBUcNn6k7Am1kz6meoz
5bWrqkshyop0MKlMm1zIHfM2P951pNVxU3UEK7Yx6E2LM6vle3jsrSzwO89tqfOWcFTrFxC4rFf6
YCbmpgebRVl/FVRnJwI6jtzD+bFT4AnSA9hGbWPWg8OcwQOWZWBJ1nL9cZsZt0ZNGK6Pmohu8otx
sXWx2DVL/hjYORA5SNoJWwULkXFC+IKvGy+S/ucXvaXcEDFkfM87aLhzVBynAcQBdx2DfTbIqm//
bkf+Lf6b+gxyfkg4ShCfB2oEEyawKBP5ACyi3Gkcji1TsMZFg9kVYbUXqcy4jXeJcmjdEU0RMqDw
mzS/V5gGgX2b1NfGyd8SGzOwgCGM209NTT6g2EJltk+TCq+qYLD2lHTHNsFbrlRwl4RT8CfBGkWI
C30P73BQgKo3CbhCTg3rStru3CRUX9+jPvXUMHsbc5aOZOZmOGvi2Yzcf/ybQqXFZ5XU2Fz8KL8N
363ETw3zk2WgzWNjGI4AdlDg9/ARlzusGdciz3fEKQqIvPYZsfXjEAdmyuU0t0nhtvGUf/y3od+w
T3mlc/jlO90IjowWU1TFRIZQMXM4PoJEcS9LBw77VX4kJC7M1eZDknVtIV4E43VgfGKJpHWXjdpx
XPq9M9lzqQHyyLCBe6s8R6gFn0nJf+NzjxFNzkVntXh4xwWBjGZ0244Xj80VjOnR3Aul8waW0Lfb
JpOBSNC68ee1W5qgjE8h9uYZsJ2aq5EqD4v/9goUZ03ptBIS9fnLyUh20zDa1XdpY8ZBuWoe66sB
zhd5XXY3w4FwMJ7Z9HpXGTCKTJg/DlicrmnUTrtd3Zhhx/zXEGSvTrZ4m4fn6Aj2lKhSzTOwzHyK
h02GA4MtPvOrZcqiAiTdQJM8LYFWyoCTUYIwow9Nq17mmso8jEG44kNzu/cd+me45AguGQzqNYLk
xFpp14/ZS7SwNSsJec6ZhHnaYphtA7wtbiWCzLCkJ+CbX0Taq4e0mSOMlzr5gWXSkHu/WKG2x4Qh
Xz0C2VWIYhnX490chrRccr0zZpoRs3rEYjRU9ecbvS5jPhxvyrdCTldh3rTwRPyEU8Pm0AGII2db
9zjbMMHl0hzIRKi4CIL602WRec4CbK1WAQ+Z0fKSNXiHcai72WED0ZObavyyFN4PAfKVE/Q3VcUq
zktsXRu83u0UjU0lu5kPtr7R/NfeNSa7vRJkzm+6l9XD9IaGyeYBba4HjOjsXvPRBFCyDH3r3wqw
e+oCCBKI3qO7SJZT4/F/1T4cC0B62ME58hcT9oh0mnnFhHHFvc4XYFzlJV/QauDBwyBmEH4CAZfr
pzSXLL1pvAcUBTQH3WRx0tnCunnfuKKrSndzdmiH5ae/8mhu5UjHf6Htp0S1pS+8wPTH9rA2+apz
DfjUcHgD63IO3pkNF/XO+5LQJBaj8pYFdSYUvwYa/zASh01FDkv3Ki0RmxaYeK4D1cI+UXJlOZkS
AvYS8sDwirQksq5MWQj32Bvl7N1C0OcqpaU7qJLOL88ohg5w69as4Itm7ilu2oTZqPDR/AO5BXCl
rbN/rKcKV6EHCMg+0BI5GO0s+GBsA9HU4lb14utwUJIW/ZeKIAJl2ekm6og9LgjewsCIF5JHgR0x
itkHCrW9A8Kxu05mGqIgM1iV0oowmYe2uvVaPhIhvFN/iK6jK9DHoGovaTUbVJJRdpcqQLVQ2YAE
31MOrmqa2ZRdsj0PIlbZSlLZf8h/4PxknbSfa2vU7h/RSQGngHRfjAbh3hDQHJdpmtz+V0jB9kZc
8RHhQdDzWoGUX3GAb1j1tZ0l6+W68N3KBt2pDgrSldXqWYnhZ0gZschRZC5aeUdTeOZVsPjM97W8
TxgjxoJZ8L1c4MgmhVWAz3oozTCtuM9+XqvJUPLwNQrgoiYNEvUloUToR33NG00Dn/EBjs//BmhO
M/NDQNsZU3t+ehiA+xY/fZ5HKfI18DMtj1Ss73X8kcdpV5ihgYbji8trjCD5IJOHFNWCsxbtv6j1
58Mbr8/NmFRpp7EVFMBjAOYAYoIvRK4Q5Aoq1OsiJyO4Bqgtx3g2ZSNrcjr8hUcdr9FSoFNqwNxs
u5vMITppGz6Vq8VyGjsFqoUcCnnc1e0FzclUOTid9bzrzn9qsfIGzoSIqd7ClpSNerrwuN0tzaIN
ONwhLSmvJADYVCr0IFW5GHnvxF0/GNSbdDCgnXuhGhMMeNVQcz1gGYVFmh8RpD/vtXoG6E8PXExF
EzLf87tGwneSa4A6swLvzAbRCT2e8Rl3jAARQBX9/HMDJqKkYs8S4ijYS6CxXTce/eYvCBSBv4Na
qrmQWANxWTEwXqJefik/VDRkBPgaoG4VvDmhiQaMZ8IzgftKREZUekl1AC2w/ytMHH2yIBwL+nPF
031PvxQlO6Gl8g5LfRjjHyG7N13DLfGixgVD+iqdxPi878tbaaKQSPV4UKp+rQywYAUmel4QYCwS
PfxSrYzI5GtIYoOqURDLA5AYEeMPk9Dmb7TH6ZWXQpzsEuq4YK9OYze8tgrosMeZbRRE4g93OCnz
I++yvHRqzaUI46pWObphLO8/SUGYR45qEO+V1WtpA1BC+4y1ZFaQ9FiBbTaZ3SIcLbnixydrVSxz
HqW5lYi3Dta7DFz9he6ghk8IMKwm39uYlY4ZrUPOYzj/mwbAL7kWbd+Hb0S0PV1BM1VFUdLnNkw+
W4sIWMFfNld0pw3KcQa1kGIAkm7UvFZLcj3Ie5eGjVtuVNsFeSN8C9MvIhKP5H8bNk7gwyhG2//F
M+ZfzgAboOOo+3m/sGXIjKXJjR1QetxNb7gz9wHtVUBJ/4gmWKjqoJ6w8MJDWv4dK7E5LvH17Gwl
YXwPpxE74T37NxxXtgMfcTPbCkH54cTC8W6JHtBbLfYBErm4DYECCElsUStEgInXOoVV0p09/n+h
dcJo4r5l/VySo3+76bS45VJ+NoZV+a5dOOOyXzf4hZ7aiuWg/hReGV/2N2cbTAcYBEO/9WEcZz4m
3iQJMPuUYQ2PPMoyWOQQPdgM+Qipw4fiEWewTIrJuj8+/2f4Zzfc46GwH3y0+MhOiGelxepBmPmQ
r/a/vG/3Y+Zd9JoW0B3YARghZxrVw4K9OYDTNUdY1gT02iXjrP6A6nIeM0QjpQhya+OqQlTwQFGa
+NMKN9LFyeoUR6gvmV/7Ds3yrWll6zF6UYVgEAhuoGGyLip5xukYhIv/hBxedkI8u1TWbgYN/16Q
HChcCYFPJctD/Q/v0JK5UkVeqsULHniqHlImffkiUZMjF6h4zsZvQq8UYk0SwoCeCKEE+jbmSrAC
iQwqKi6MJYZYjrazD9jvITbso959HXrZ8Uv2lNGVno3pm5iRUacRsp6jHIMSdQIjbxaUWjB1Ob+2
cb0e16LlIfYaXknpxAKgOYQ4E1l/Il3hTzEnsf90u+9ntHJycw5FPFkonCmjdqdl0TPaxLg+Or2A
19Ne30WuKIAvV8y5YgKQQV+hpft1rZr+ReuCLU/UgbYQ1eyMzHiDV0+yUI7QnNt5ym2LgfsBqYat
vfO42Yv4aaOuLt3ZpWLSQVwSw2ZbQLkGqwSGbBktcFJGfRyBFBjabljQlkmj1BOTBs9nCTEEiTH3
s3ys/FK3OymU7jGue/yXc8vgjHz052gcz2g34sGQuiHaLkVbXDRKsLtBfm85gHLnLKGwLn6FTZtt
B/EWVY4bi0OqpsFTDQ4XEvZgpc16KuM0cxlB0IFpNUlHvk1Hp0VZXzyDX1Vb+v2rekO5KWMVD6dG
2DM0QQt1zVqJD98NhMi0Pitun469owNGPjzphlanvj7CIss71TwLr9VHb8dAxI1gyJFO8Oe6efN/
mv39AjNXXP3qxpIXaL9oqkkFDBYMLP65B0c1L4N5RThwAYPN1HbYHRg595v2KuvHXTKNLL5TUbES
LlzFgw89oTjQ00QTL7+XWVNNn/BPMqG/y8QP8i48uezwwynypJv5i/9WiI20AfADKm16LI3S3vxd
6G4jsAIkP3K0gJ+T0MjRfY+gjtqOLGfDCiEy9Lmcl+MbMhSDgqSr8WsRXLIuUlAlxKfw7MiGho7y
zbe5Pqh3j9zP6VVAEmhlK2TtHE9kpH9TbrJzzKOcetA5iE4X7p5FlmIVEKZ3gk6k5WdGcFvyFJ9F
4dJWc5ogS3z7Y8DiF86/isXjhsl92N/oeEPGlfMXmXZXGlcP3DyKPy8VwRjhoCMvmmnS004zTOG7
2dzj+GDdMdQSx/YB9YKkOMshC/Aqu3743Dug0aYQQVtxfrJh0y6KoGI/kNKUnBcpR4gD5M/I6Zv4
sSZzzI5j4gHXLxJ3jv3VupgxhbXUIseuXEjfQurVKlQVqDob3kqISghElMhAKE5hs0qEOqjRaBWv
2H61BBVy2V5FVP29WLh0buQLj44k1NydQNUcambmQPC0CSeQsCdRkxmpmMletK58t4ZFqqZEzVhc
DgZqI1/P/UlpH7LFnbZz/p+fvFnOyzYmy0AeixypeJ+3aoibU4vHXwOevHj+8RklztVZxp5ZB4My
4WvCICJU6OQLAjibCVn2YDU3TD3zs5p9p47zlGsC9ecZqsZxxuAy8JUIbkT5YG8sFjVJMmQp2r1J
9in5qozkUKA2snb8toFbKnEUQ9hWVxoG7OgESTkNxi1M99jihBM9T32+H8j3q+Hf/zv+5hGVMPTX
Hbf33GjIpMGgGNNaqJ5Te4PZeP4Jc03pZUBQv358+gbDzI5rIYCQUGGyxze2JTfCFXloIF4ts/bo
o3Y8l/XslzJqXqJ443cMyg+mkmMHJbI83FlEtZE4EKff/VUi8AGCTO7crc6Oi37yAA4hUWJ2Nb5b
B7730/C3S7y4GLGQTbtrvCbsE8ZRQb3BD9+bxUfRKUE+BcaAWsVhzkX+yDALl5GTeKsBh4ENBqZD
FhDXM83Q00AsJY4bQDK1mtaLajTHDieK3TmN+dh//xujNsWuSRhyh+UCsTHOYNJ/4f/U+mNsw9iK
YODiVMTPtTV64jXHAN1I7KhD502xLIR6G83uQjgvo29bKHVy+87uGbLnfsodrkUfjA4zo2sSdcgg
axz9PKWymlxT0S9wnaD4tx49e5/TOn6TY14BGiduagedRkVZ/xdsTWm1BN5zh0MfGqL1Bra+B42S
FB8vGHaQT9JiHICF+H/Y39D5HgPcJuveenddIdhu2/8QxGr5lAk4cB5iroc9Ad2nwmRg3/AuZ3Ck
PJ8kExo4T7bjfLkDDfL0QLAAfS4AzrpR7zyQPnlzLdBC232R8Rw5QYwEH9EtVpAub0QSQHT5bVKC
I3boDwomdwOafQh0aAPrfCed0W6RFy4RNW7idjiamJiJ+SY88qSWuI/Pjbnn8OagavFF3k3pU5Gw
AFqgsIV47/ZuOBthF4V4Fphnk/T+N1PmIgb/JdSQKdCrkNe+bvaZYxpoFoSHWnF85orhdutxhd/H
XOIWJ2Id4MXfRgQaZ87UU/y4F52iviEtuwY4WsHGOu7s8ovJ2RMtqKcO6vTsNfkUDrScF3XJfbqd
aWAawRxrXlsnJPCKjq3Sqa5p+HdyZEZxM0TMuePHH+S3fA4H4RgaP0/jEo+bEhbU/SPGYKwmzAwY
Md7iD7oIk6EppOlGNcQQgzTMcLuY/ZuvAV/JEmfz2qT/5jYDCug8u7ZCpaAyw9qWVCDYRIw27UmT
j9dAKIph1xjwqk0uVE3Wv98hKVwCGMJkDdh7JrFiW/RGbx1CqeszcEMJrXxGK7Lq0RJFwA3Fa/Ni
MAgSjsH3H0EMU9ZxjqYWhwLEyYiWSnpD3MTNjRENrlDFdCq6nHBwzK0znEj3DldMAIa2lNz7+JuC
+hrmMuUZ9GRKGYMilDSMZx2P8LIhna+7hs6uXd2yYX8xGRSizKG0DdMsDm/uuYldN2EZIs8Rj1CL
q6x+nbCT572htn0GlkrUhGa7iwVVf9HsQXutqomaFOEvFFuahJ51f6iC+IPkERPaz++s68yzuW7X
7a2LeZIGWATVCgBELRq4s6syxomGDjrmsa5ivYbno0U1nH4hsNO1EZAjSgda+Yv8QxrdO54V61MX
cz5U+qdQUJtBkSTte07cLe/swX1bOw1mBhsVN70w6uc5yYY5q4L0j5HbUk8A+v0KQgJLOkCU2Uj0
WFXxHyezdjSBOCAW/ncZu3NQstfRfilLZr91YCgGzV1o1YNaNI9aoCtYPutzkcu36O6rPyYsO8Bv
leqPsEowLf6qxmNzMBVcNd0X1XB5SLNmTwYD/pCT/FlK/jbllSLXS8oVXSNsLze6RIjquj0yVWV/
1ZF7FwAhf/CTI8ZuC+Uuo1oIyPaYvfOpL7Ka9+elOnQ0cuLVXvrH8CG3VRkUROj0lAD5PO49Ni3+
Ji5siEhbbyp/i9l9lzWywZoFXT6L4lvAaIgNNEp1HnLSTWmiIoTZElSe7z4CYikYazOk3Jhe18t1
69bnUa9LfNxFZpK1+a2cvvP+5JkxRzqeBhod4ADpHLFQpEmspGwlyswxQ2NTImnSBN9jmfnuK15B
1FdJoi54fwOF1KcOql9YZ++NCzaeql2ZojI/n8RzC3gShOj8drsbRw6C35TamWQvxhqoRmmuku7u
mjRdVrF8bMhQjUQvgIe3uYga3lfDUHNbE450p5ZBkDYAXy9UY5HvX5OUULT8ATXh/YSztVDosMyX
IHXvzqmWcmroxhXx+2c8KkA/8TjDn8pA1U9LCe2teU1r0D35T6ZEvMOvsxmNXFtFqb1EsrQlBGYu
8olr6fxkGeHFyIWwdtlvUrBOLmnF0ZX9TdkkBsNFu9Hu4kjLw0DoQJIaMjiN25e+FD/u7Vac1ZFu
sHcpe1+n5/iWKGfQYHoYrEoaLUsvr8BqXL/Zd6Z1w1aLU8APdYu/M1JF83SGhm0vsyaXTf9WTe+D
2yQyXwJMiRuc3IY8CtDLKd9lzehPwLA8wbo62m+kRYmKLqCbuF5IF7bahS//rQPGGV4XL/sMC161
qd76o6/w1kGPhJwjQ3C/U/9D4riG7uubGxr1zjAxjPVqSKXVVHlioM5fBORPcVbYzVGlw8z2Q26m
WPrX8KIvzoneNZRxvCrdDOYL6EVnl6eRuMPPs6M8D2L06tHpWucE0DA/324kuKtmmiIzo48pT7Gy
J03yqOdt4nVtIYPpwEq8FbUvY1m+80EhH2g+oDQBOvF5oHfF4zpn0lmxNpz53bLfLLOaIhqTf9en
fuFy7ZmYSwFi95XOGRhruVb7Z+CDIfeJEFwzXt8P4qwY3d8wEVwvjbsk/0KPuNEzxX1PpFLARQ6f
N/gdmSqFa6MwWsXm32t4MZJTdlmMfTuH8SVWaZwTgWFam1RNfCJkG5Gd5r68skDWCoK2mgDudzD5
Xx9ac0DvpF1C8KTWcREDYakjC6rf19bbqvczKFisI4pcKSBGk029ocvk7eIOfgoWO16Z6hDfiJ3p
xOQdgaY6nIRQvgbzkKTFk0CUGrRlNH4K4Ze214NxxhvpCxRNSpJDOUHKLB2ytHmogHdacDiOARf6
OZ1PX8BqaN+eqQ3n5BEKU9mK5ByVGZazrdIN117HJ90CSEIG6qiSMgVp4QxlKuaHqO2jJJGBfqTk
vDVdd38W6A8xAclNrBszYDJmAVjzwgqzkI2ZO3hqPdIoDolSEazevszk2a19jGBat1BnCbqbC7A7
1oLtX7V8lyebCiTgyhmKvEJwGl+x/bJennk5bfI6sAPe9tbKY/uwzqaxPluzl0aDHJ50xrIIaD03
p9B7m+gk1KPiSzYOkYYooaNpzECi8BL37p6Uz0MQpziz68M2X7SRoagGaSNYweBMAULBChq4KQwX
6bqBjJDVAxKXU0uJCApvE4Q0NgKrMBSAPx3CRdGNlGso2yRrMm/6xynrigm8ECw+mHtQnqe09QIi
MvsaqtnIgTMd8fJ95E4OfX2k+4ByO4/LOEqsi7At/76LmoUBGVFpk0tQhyAKkSnXvfBzl4/I4IPx
lUm5gtheamvK46M9yuFWZ9GT88pmeMHoWbiHJyDQUK4RfY5kYfiXTxXGZVhG8u9lD1iCjvL3kfnl
Ai/Xlu/yGGlXx3M66woZN/Cg2GBD48k0oZcAA+3mzfCJrTolXtaaLHQrCF9dkD0XdrqFKRa8+R/j
DfaPCEEgQgVbi4Bi3S3dnfPmQqsL4gjkiuAIMofMaD0SsprKFDFdAViuOOe41tvNATycnQ3ykdBz
ZbAGXhXUfrs1KL4pTxDnqhRdPpPF9SIAQUA6+bqKFFGbylMFN1emoWZ/BsapFrskBGLgsHf5on8M
gc+Fmmh9X5Rm2fPqT9QuVO+dIr4LUIMA+lbxyEmSFbmEXjAMUgRBLv/hgQdKAZeUb6CdNFvPkqZW
U3A/KLaCq4pvO2GTPe6QVQF6tTPHW2DDrSLSYA5YgzE05uoKeZ1BpQHDtF1j6BYUUx88GKwfbSWC
jasPFfoBjixPUO0N8J5s9rY6W81aLGxzQDKHo+4xgNqPL3GoZdF3CAOKZ0g5xWbxusdPJa5+vpwd
p7t/0ar4xr6Gq24HrX3pgU2oSx3o5UQdccb/UnY/nN4aQb5kqy3VpWV2xE/e+ak9kJcTkYpmCM4t
J0OWY9dqBf06v+o6IMYTPfRfcvvVSrr5rCvnI2L4yMGqn4S1RorGQH+3/ryQBaTznKEs7FVM/gO0
qfKNiY3TNVPOBCrZE0qlQHkvaXWzLXXgYQopXyCoTm+i3i3LqAmm6ojuvrB17fsGXvWqNy7Oif3w
BUuNbj87QkGByL3av65VJUI19vdsDPd8Wvq6OfyY1UvR1byp3rQoyZNfNWZPWlgtWs2/tOvrDCRM
hnkg+muqhTkdXZ1FPUoeEyu46zBJpIM8HD38BKQriOG34FuCTZ7VtovAo5LqG67bnEUU2r7hn/LT
/m6zvvpqfjyddf92N4Gcozmc+JmM640r2chGp0QQiueBPr3q09ky4CxaTNGKmKdUkSnFFh71PY9F
TiV8NtedwC+Ukkok5OlpRJuR13PJ9y4RNnL6w3dihzg1U8jfboCD13L+pp+Ee5OrGg0RadVNHUOk
+I328JEtqPGOqOitSZS8Vg/6n4mAi9tv1NY+ULfIdGZzLb/2KBg52/QQlsVBRilt7pnL1n/V5WmD
/W8cCfxbPHbnicMBEXjkaeJUZJ623UecQrlMqzI85lgOW1Lf3b3Nb+mKGjoQVKYx+eTGnd3NOLRN
RG2RFWKE/Jimsn9Oo/xnO/BHRv5pRypSQKtRVetUZaPYd1w18pOHopjxVT2SnoE2p/nfCBGVHZA1
9uXTZdVtQi5jDe6zp7/QH+BjtCVCaFMG/bj1MC8tsZIDkbRGyNvzrigxoOzI6sgZx+URKUSYBCce
uLkkAuJf7e6lkEc+1YdPE4z5KePqzNTuwYKA6ta7j1OuDwQ4cpINdGbLpltnXF/M0XQBWWPrPcDZ
Xi/r6FWGZZu++jJIFJUqi7PYx6j7fEz/ghvNtRMxkNtxzhf9vLv6z+KDOh6QpdKCiZQuiT+Kbhzc
ZXtLPgBcGi2QbbuV1FPhUiIAEcK+f31LfivggOda8aSOqgAtpLxUFrdIv5VU6LPR+MqjQqv59THZ
Ha15nYRDDTljdzSvaU/GdYIhCgBGnM4fh5OHJDTXepvtcEhw4aIWNjRyIUcSYLbRNQXJUAUVcAFX
BAdWd6z6fQ6haWyFelsUpIAu2GCtlgBz0D+AENslfBVc8+tLLlIidE6YCuoAoIeA2B3l8AeGyCOR
fMPKB19b9qfP48sRXkQ6IZOHMmKpp4zXjRhBkZwFsV2IvksUVf21riMaraLEAshsyosoW+92skbw
1LRnfIGVxJlggGZ+sdFroOeraA6KiS27Uv6VKB+3/00GFT12NiLBHPRh0t/8ZNGBzYZbO7D/u9UM
6G+/bXVPjbfU7lAWsrWnWuc2BG5mEZ5xrenEvJ/I969CluHynhqLZk2Rn30G1R4IVXRPPkYB2OAt
gy1AkZAnGrufEYWJn2woxWq0dAILQTHJHp0MIsUXwyyhklPIqrsPR0NDWUf+pbJ4Vhstr/BSnzKu
GcoPQ0Se+ZWRMVUHFf7CT6mU88h8Iudkr5p34H1xIJs/jOtCO8UbBlxpd+fsQNhIUL9ycCc8+Wwp
j79JyBoCP13a3YRO4KTyWY7UQnc+LG0qKMM6Azf0uRhOqBAnUnGr/El+U7h9Zn3rg5uTPC6FD2Xf
Ipn6iEvgW9ZetbbX5/IXMV3dEhT/duJVF8GxcYoaPUvTSjc68WWvM32HI2GLxgjcqFz+/IGQbbFK
nyJc0b1gfvNxx+C7kTZ1c3Q3sSU4BgdFY9FCCvnCdAcyF6QwjBmcZyjTqH07PR9Y+VYtJjCiAJe5
7N1J3m95XMiL2ceAr0ScXOjZvk1hfmy8sCOYlhjgPpGakTbAyl3QmjIxnKU+Ih/h9NyBslYC2MlG
tz/hoNVIEHyE6Y3cFrpXdFN6L+PaprnnAZV8oDoncHyMIHVRBNKG+1gEhNZjZzYJtDF0HLNcTdRs
KG9xx4xT8GRWFEYlXwKwZToKpvVYwDWzf2juZnopnxYlhWAiXILSLRKsPlcxESPCWP8xUtJav0GI
4Y0wn9npcJtfjjIxFtW3C8/+XQMi4anJAf9fsMuGd10RwQbO3YtGLIqDok7L6hmINtN9MpuscgLR
rMul1p++JlPjZ4GTk3L2L8pySko5d18y+LOYimOqEGJ3crM7xC9VAfBlwgHhDeandAVIc6g1YfcS
isrTL3V5xm0Vy+89MKmmy+KA7Cr5P+E1jTvphELfNoFHJiftKiU/0+kP2FRqwxXRGJB2HRhIomZb
bSwWW7pv0u4e1bW61wTJZmKKAJNo+9q6pUSaCVl9zWpVfOVpgetTp6YLW2bMLmrjcZMgTl019Ge2
/UdZnhm3vSsd5nMmpvhmIXr05+GJlRB65zjMXA1xz5GgM6c2kGFAsodb+/NV3KHQWygSeNcdBXfS
rOiTe0OHT+9eOFUf/D9+Twi5wTtWo9t553gobJpPgyvdN2QTGP8o60ZrKY8xNxwpIXbw4FtrAZgL
0F4pxAOuAPyT31pIX+PtWAbWzIVrsKMYon0fYUh/7RZ3SPLii6i8xBb7s0TPaz/zeuCPXaa2P94r
Ond1z6oWov8Y6bHTReNtS0TLZVciKnP52YCwKOBCPL7vFk4POTX2il4vsAHEm6QSWPqm3E+nLgv1
9CUbVAuk2YaEwMLeNr7gt0azO93yfyogbpj+mFj5JAJ923IIsiEf4wTMgCZeVxnEZaOFDefirasX
RE4n02C/cTD7a7eof8wO19EVrFRjJXpVczlseyY3qk0ljpuiEdpVNxkgadmrSMkdG124IEm+bQad
wxRngWh4xbsEwmnZ6kcbmrDEPH6afWRCL43f/UklEIs4RDPjmsPmGqFWMxHNS/zes+5XZjNbgJBv
+lqrdv48yLuOjb31tg1SqA+WhWSCmUDy8RcixH+x1e3476Rvd0Yo7fuP1b71NOD8U1b/hMie+zaS
saVfLG8GwQymid7+ZqI+C/LokkjsrEugsnw7gap6zkrvHg5yALAsLdfsr9zPeOZOzeURACot8ZCf
1BxjsJo8v+79jXoY8uwnVCnNzg9vs+jwXRmF08nXRaqN56yKbcLNijVZNW2TOlBhIZOmYQMiEpgv
HPsp6zNGpAnMiexSf+1Ho5y+l7xsuK8gROjJmZrLEAJ155uInoudgb8ghfVkOEvKfnexr/PE3NFm
qEl+KOgkKVHXlthElsSDrim3Eos+aJaypeYy4ysS5fdBxbfKhaYdTD2a/eQDOPxuCZWf9jBe/Gpz
E8kYP7fotm1oMoDqaeAB61xew5Z9HmypPS0V6RyeBtPFW+NULtqw3l0natvGaKxRPF+XU6WTOd7s
VQih8aUl9eBwvBSs0xjO302yiC0CkiQJ3ftqH6nzotOg+mnB7h3kHWJ8Mffk45jy2Wmof7+76/FL
Ff79YGjt5ou8cMO3Fm8QkJcCmAnVrEfqVLUvg7X6teBuCrJWzcHR02Ije8J1bPVF2jXYJ/4GDa+r
opqjmGxK2W/wJpeiLHYEUu1qpYL8adJIytl/KiaJQQC4Pe5uGHQ3MXd0CEP5oGVM8s6LafPDZtmF
TKkWKznvLQ0cz5zdPVtOGOY1Y4yBHzzyfaukAekK85v89PXDooZqyds2MW9BZptLE9rUidKjzYL4
g30Xe4ACHwDF4522I8HgNLPrKJdOgCNmtzAOvg2KaRUO1+nCygB7a5GZuXV0Hq8Yw/+d3zgFcvON
cRHeyGvJO8Ka3j978NrXTlunNq4IKJPfpdrRP2wpcYwHMLZDd0qysPUedNI6bThxygwjbGikUAjF
95n2D5d5BtZGJ+eSCHpCIE/YY37yjOKOrm2qQ/n0v4tWW6N6X0tuD63WZIVOLsG9vfddmX9QzGI9
efbqlIxk/VcMCm1BlKgy0Ij7V+IkFyHaIiDcb96FnWMKjuGPKHxeK9rpr2+x+NzW36YhNlf/9BAv
HdxzVcM59GFqvayZYdrGzQv/ZjL9ScNdTho5DDqrar1ikcDim0B4s5i2916KrlnWekpyMPiYleJ6
z3CEMJ4pQywH+IRcfu65vcXR44+eNa3FSwi+opomDA8vsXTcHXSNMq4hotSIMWKkgkZmByRCagpS
46o6iuLGaS9oZo8doEVwCfK5ZLk58lVx7C26aTIFQ4GO6GBP4A2vAFS3lENEXRhoo9FpLrQXsGOY
i3K6pBxvVdq8q6ENFLxmSxugvUL/FQNGUSxfs026Dluf3QVMxiLUDchnmePT4H4+HBeP+VBRaKTn
/WP07iQB45vsVPUpcg0wlXHUj6jjTSo+inssLWc4xFlUTVL9f4OF9KUjnJuWTV5NMIcf+RIN49cz
UykEA8k2D/gHLMiuBPNsz0YWjwW2Oo2/t0Nvu7DMPdR2cZ/8JOYOKDxKvqvf+i9cRcOc9+Nisv+9
tQsloXtrdhL7X+6Nh6wTJD03ORwRs2cajwzvkLldivGJnYQ2VrCfMB2CfFNzeihQTLQGNHWzlyxi
EK65aKCbJ9RaNGcf2YWtAI+nFgN0iP5z5y0sg1hTHGjM+6RM1l3Wu9sKtHMGDDT8TJVc9RwyIdri
Vh0msAenDDYu7Ih93Vpmowxxwp3UbkKYixJIs0q3JhdIPoH6stdOZSV9jgA2gljC1rciHkTGHbS/
jrYfVSDfQbeBVbc8v3Z/gKe15uNnDMyHzEO8R8KPDX7yhKOzqTlSveiuaMyr283xLDV9F2WvTtRM
Igg+W/1nVMckUFnkhjpPsqXUoDoBxNPYiqV7mrpqteC+bMKt2EOhoOxwgcu/RTVIcwNW9fONjydJ
du+KZ50JGJrCcPjOkhDl54tuiiVtjTtp/mwWVLTXyLwcFJty7jkb2xwvUMK7lh6bPc0MqH5Zm6fx
U6OWxnXYu25mhYW+5wsRk6V3Ge2llCjKpGKask+M+k5HaX5EmiIKx6Ql/B98UmngUt1ZphQjxS2z
xEYS001jUbjiEVP5+ZRSuHFuenWZe9PMEhCoZ6uDs0NyBFoDpmpDscF2pzPwLi8wtlMbto4apgqN
NY/4L5143xoiVSOQyvOxCU/8JvQvkdvLpTUU0raCaGS654ZCumurct92wNs7hY52Q4H/qsIMa7Bv
5qfSjIeFckE0dkT0UtzCzUCakcMk7otyrfA4pzy1qYkDJyv00KL5eX8ujN8p1UeK3eunup4b1occ
YT3XxUDCnW7cwboWed2Epxt6J4+hhn194r2FgMZ5C02V8tBaqlnyy8CCtifhRjkBFGlDoi2R/gvh
ulZlZWRi1MdVKTsRERDBOAO5ZC+ohU0EakITkoqFwHpJStH2Qiy8xTn/xp96QiB3skX7lndR2MIx
Bwy6+Z9llwnPlqZOH2NeRF//DKp4Gm1y+ewRxDDRWGhuHXlslSN96EBnW3aodKPZXqgJYzSPiv9J
mCbO2+Tgyv+IDo+zhfLAwEPNKuK0bI1zdtru1t1q6GBdCExDgWhViyXBiyAa5IBlnSs4Us1ktg5B
rRbwTkH2AUWohnCaWJ3lY3TLlhF5ogjpBE3PQdDaKcO0YozG9Z1O1B63W1c3ZDWxDGXCDQcHcDnj
i+0Xva1ErVEcAJ4hWnVzLmTHReXApbtG7m3PR8WSSj98NUV7EnK3sm2ZhPImtpSD4DLnAuQF71Fv
cw7JWPIFGk5F9dXgaJAG63iBlFYZ8DiPL7QNHmxJ6nTzqAuGlkXeHnQSE9L5hnwkhz394CeGRVGj
GalS8avUSvfry8Hyhr9YuJN5CPK129pK6Jf2NciSkj9Ixk2S5yIySEbP026U3Qr6UqWwkn3PLVIi
0n8DSc9rzSq6gTv+Ti77n+8ilHlOjfNQScWo5n5jk0n8VCs5FUW4tFVVKAvmqnepZMm//FtXlB5T
l0NI+H5YJgxIjPY4WieXAb+PQFB2oysclzw+8rABTK2GjvdFG/q8QMN9QPaReFqETvFwKerGFn6/
2n2sAcOrVBVMvXJD35mOg0aziT0/gGfC0EdlNsA2gY+bg61Ss2UDixXjoFtI5XBhx1w6wgfRiTlc
gMGnWcf8xs6XnfYi0f5utZDC39ku2OP5cnqiadigTBllZ9wC6FIDLZS/nl3u7j1At9w35mFEghXe
kO2RNeyAsfe13Dd9a9VmbACO1gpimIyNEds3tfVn+3BllzgWCRxAcpxKCs4mwihLa2U83Xzl7KHu
WpE0xAaGbRqaNh1KfavPso65L/x+qcq9hxlma+wv/4fF3kkpciJtZyP70McMwuaSLylP20BkVPju
3aBOjZ5QGRdZGgi3fJ0NPRxUKCJvPfidDwIPXNv+mTe6mhztTQ1oj+wnLS7aj3oVWx7JmzEHurFd
Gx8RTtBIfWImJhSmLZVMxcSA0091QZH9A00tWuhyCVqUHcZysTINV56PkColg6/Z8lcXLexJo3gI
x9LZNRYQYJZwyi7+MUfyORb8Mkoh05QksZBv/bF6ky1541nfPTVk3gOed+dle6xJuJZ3DxWIuP7n
mOKgVlIufzN2RE2BntWVwctc7JuqD8nwrdZrIQT78Jbbbjq6BRft6g2sgB2r/Z/MSq5j+fGLv+jN
h48HFSos6A5vNS2bQoBn3NmO3ktNU7lpjYeR22kwrA8Rw6gs/c1yPmD9vVMpFcmWb6M+FGmAzC7u
WrLQTe3V7DzVXFTaQ4A87B5MGRm0UIc7T9qiThyMjFYy3HJpDjJwGZ0/QkcwEwTntaOiVNEDDrfp
5SoUgsFFivq3eGM0VYf2FAEmdYat5bgBDyUa7qsiz4pT+zg7ie8PYb56GLomQgIYr0sGk7iGOr2P
q34/afx1KM6soSX8rHU6pcA8lVGmyzRdb5pSlFYqwxMv0cIGIc4KPdHApqUI4FtpZTImaahBPr8d
WAgip9cNrfU7Q6qki3WID/UNRvRWnujqipXN2aywKu7yWE/pE2i+yrYckaIr3sQ1yCeMjC1Jkm99
kGcQM9BgrS0G7lcd+lany+/J+ZX4iggYbm2xtEd00/Qu1GSDodJJ6MdDJjk5uTY5oRHFjJTgcgXk
xs7HjubBf6k+EuTQdBDbaPlDePr30xTLgk7y3fuEy7hn71fexUujolypVuQUbA0kvk0L6+mZnRe8
sthUlZqkmpx2DnSt0Wo+YTDR4poMbImpp9YZBSW9lzYrF37X0t1BAtuOFmlrZnZGOW1orvluxbPH
FLusYb2H1VlOkTHmLjkXkcRmMS9MfK6ah5PFCCRpZk1YU2WrFCnQAdiGUf3I6arVDPM6d880P1q2
HYeTcLRxyK8KRhmhKWX89dJP44wPaPwgrFwDiJCcrwz4/Vb2Iy8W/S1xyfYCV+kRYsVSMnDCo1Rs
mSQas5dNO5LE9O7QKdbOOW9NlG9IfM2WvCOhgDOYZn3M/ouGdMtub+yfe1+9SScHwW0ogfxBmkXD
hIMKkoYtBDGlR8tdT8GARbsRyiMm8mltlmw3MelRqAohZlw6LpxSpklO5mVJBuS3OpJXQnQEq0YD
js6jxf4n0gUR/TZET94CQgdF8g+Hd2eS5kJWrMDBJrek3cI9QdjoPr16Of6/eHohwZDkhnsSkcxx
0C6pLNHIZWehUdKYRzve1qS7CovG7iuJxeZajPXAvGfaHTuzQ1fBcfWiMnb9JLEro8wnC36fxNE4
eUPF9PnS9iNeCj/QuyTSwaHsm9MN9Dr+89JgqVvVWVb3sMV8gFOA6fera0nvtbqLSDiHol8ecWLZ
H2TSeVR8vGxtaDLxQq1pZ+5SCTg9dHBFNR8eSDcAmld4MX+O5DgaIDf8ikZ7Oac+OqokLJbRDtTj
ENbjGGJcLWUafMksfMYbPDdbOvdeJ+zPZphEk+ZoWqKYG2klutww5GlO9GDwsVzS8zLQFzBTfLTS
7EUkhEotgmkPP4WhG+501N/It9SPAC+3QVPAoe71nyY1+PHVzKH5pfVBLv32nnP25uPsJcL2Domz
OwZxS1p/I5+dNHaXmB22oBAcEF9U9soHC5tC2kUTis9/P1+5TgsPraNGEU+AKUHb7pg1tbV27pUl
QqzunXEBXhkz3+cXonDh0BLOAy1v2r9WLm0idE+ppAqoQW4Z9Lk82Hpo2193+oGJWEp8/2BSEod+
dlYzb1S+6qhnnMiBm+aA/xFYzD2DG7r2viFLWA2cTH+V/XgtwH1uuE4cPq8o2rQMX9C1kDB7SMoi
UXp7qIGg1y1EPo2WRSmDsDackxmJ1G71RubCunyJWiBsPuSKYH+7jmhczjQFTMAbIuYZJqvQcXwB
NkLLP7tAOkG4jX1oqxYER8zGDwh6RNxrceS/bgTkqJF9v0Q1wpXhSyIlIGmRxBZTCEgUejqiMS7n
mYyTLvKRdh3DP4Cu89nn4QKDjKy3TkY/zQmMCPx7/LBkdtn7z0RUIzvheuQ+MmQPeJm76dmB/PDD
YhmZ/6DKe2iNZyPGOcTTJuiCTHHnohDsFYentcsrq74nRVbrohkL5bpx5/gZFrs3h7F724QWqLZe
vdo6gPlP7nIZosL1gDPBTFtF2UkfbOCgcSEwY1SpkKZMzh9YLQjC+f56f4vX2kTViJEwksDoshw9
6NcA9bC0sq62c/Dp9zUyE6KmJgy4u4rMCIXbpRGaycc3K3FqJXFo16IEnYD/JkPCQSJasdNg8oP6
5eWfiSerzW6Is+HHl7xbFEnX1HOb94gHD2nzdIGGx0yoyFENz9nSW363FJ3nFHdb967sA5uEaHD/
pS+zqf6vcGCj/rIOSvVEcbB3E4T7NfMqrK3BIcU7VgaN2cGDgB4Z/HKOlhCvTPWQOydanyMu/lQf
Y2Ew0DZk6qtNfcZPqvxtRSDPFzaYdcVtRXSt2VjtM9WpQREywqJo9u0LHC+zKKatlgbJpgNImwmg
5jx6V1HoFWhIN30NHLsIoLb/P/7KY0sc1i3L1NtnkRHploXGeFM4MgjYY4iuzD9w+x9NhnuIl5fK
Eshfq4AE/lrGwsds3EurZzINj/AnTgVwOCNESfrhmn3UZvYVfpLHXlqlk/YzbiZeykYVOOruHPMd
XfX3pDoNGsqp00SR7Q0b5WzGEQpoBY/Fq8oCo7pgPtm9CYFJecOl476hgo9f38SqunYuMdcEimAi
vIBNbgA9iXQSbfzq/7/sfGY8+NXTM8DLEjDiRcPESpddyEJ7I4DvxF6rC39MjibFTx0VlMzM3CJU
xuasABSPzGmu6e3/Jk6ZGIC0RogpeTYlM4cxVXeuHaWNuR4QS97QkuY3WAi7yV8nncjCvd6XjKUo
kYWfSjxSO5iU8eDRvR70uIfGO6cu/h3ArnGxQA7J4B/yYOBXWsq9t5ZosjBdPBKt+w2YM6o+Jjz5
1ueC3bEu8VI+Akifce+5cGYPvZMpZA3w166b4BfQsmL9y2kTzIu5IG9ZLLXi10Zqz+XDNEp6Mam0
i7q1HSxGmtykmDTYeiWPOht2MAivFf9mWBS0y0rI9WLgP1cgeipvdoQ3LFR7ZjJHotE0K6xWs2qg
HTrAf3DL78EFIkZwNbJNIDDNLXpTD1fFr6rFd+6ctNen6M4oi8/c1A+QNBlpdpjINubKuPbTSMEM
JwEnwyFa8v5MglmgdgrGoYdwRyYPWOs6KHh0YBabTGx/G/oND8VEnD+OsbIOloWsCczpcmNoV22G
NX9bmHY8BDQqZzfJEvNnGWL64BEdFyQD1F7Nz9kjfaZbSWn0lPNI4Ce6Zg8853ussV1P6Ou56tE6
tEZTt8Uc3YjONFo6uvQXFgm3/kXBScB9uG3njI4Yp1OtT7OAkkhSQ3oAm1lPjmq08C7dI1pkSw79
xEFzpN+3SRxeG9RuKD1aWk0a54Sq6dDk+Fe52EOZUhP0cqUmYgURNjNUHvM/OzF6ld1fjfbaylkJ
bha8K9SWUo+VxgG9qAPzG3NhacSBR14pUnmgvONNHEJErnwcnVzMvbxz35ZcFlVVGE3g6hhzjSuJ
S0wWkeJW2jkuV4PIxW5rqs2VrCUBRhwB1UcBEhrrhknPRbTnDNz5kLVWOLF6IqLF3iCQJ0UqgN4B
8t6KLawWL7nbKGpCJXlclXSz5UuwksN5A2AVXPG+TDKHGWMMdHgSSHuyQ1g6ND/PCDGR56kyP+Fv
evktAQAOzZfP1mvtVVZxMLvDU/M8HeQe3be+Bqiwe94NPgUpcoQEzYAeydKnEKdqCrN31aePgjcb
Qkx/RCf52zRcXzpyvY+u23nb4jH+U6hNcZ4IWDW8qcDY+X/3ilTpccFb7QKLrLN7GOFzBhhISgmR
P/w1h2gxLUqE67l47hHldhFAZAuz762gyHioGr/XzF4EX9QM4QKUJxce9gBiefGK2SnRmp4IjpB9
MP2qvSflws0ooXnG6o7b4tONw3RtCIjrElGc0q4qxcjYHIlK21o1/IZHPV5lztUvYwVHh3eUs69U
ATUf6VTJuLZxwxF8gGMmr8gQLuFWeFsGbhLfEROHkcQyNkaGZpaXWZYALqd6A9CROj/0/STB2Edm
ey87lhUmPqD9FT6tbbn6Z+4nANoZMt4msXPfyCRhcSoGfVqBsW/S1YNHX4tD+qaEdnjWTYeZAKDc
cTc5CUo/qYLGcD8lwlocvmHgErgrrThidk0ams0lE4x4TC+JpLr1+/vZYds8K5hVFBevA9KngMe6
MKVCqODz7931sPyHBWqsPWQdC3ROT97cCzvlJ1JMMR5OA9tv5lD5+ARwiw744Lwg6Y7V9lrklLCA
whFOAvLapVN9/HnccpRnOA8hTQK8X4guIL0rmECrpi/bBuIpHQbL+WKE6ma2eLLhtsOYnuYh/GGW
CEVcoeAGtytUOJQyNWepKbnt0GmV1hU0VNoXkRb5JGCY+ilRUwFS7GYb6KEOp4m67SmQ7KMq3KK2
wOsdt5gJjkPua4njjt7ONjkaxcp5OQTiBCXYFBC/StB39UAhkjnyAH7rn+KFbCIPgEdJHSkEYxW5
f4FSXm13bDkr8TJujEI2wPxI6PszkxxQOdnTfpApSabDk8AoYzCZv6X7PkdtkwnIzT1RQRnP3ZY8
mTlsEEHTUKzT25I3p8gxlhJYkT4uRdhrYFlfGJybNnABvpUgF8IAAVem6dGXopnsAg7X+YxrwVL+
pXZBVHb51X6io2AATHwJrmssqmAHEFd6iFaQbGlTgigIm3bN8yjDX+TF7Be6SOZO9pYiMESQFd9n
q9VxuGF5U2zcxiyW91IUBKJT2cPnRZU6NFVJwIJ21XYyXCWsrMverJtfGDAR2vG+TN6s9NjX6vMi
YYzTZzUiCoRr7fVDS3WQy/J7JW+4OOINTKsVX4f8S1u2bbLMmA8MHJ5wY8y+vBQn3DNfYj59V1YX
wKLCyKS5qnE/xXQl6OaVTWZ3TTit146Kl+zsO3jm79nuBIA3kf05kCL3LMl94OatCCwAAMFgLP7g
PFJSObSdkb80WVUaRJH9WGZibkOMy83/3BcQtfWn4DKNWznI2WHmjgipQMmBHH8Mv0njOa4xNH+V
sZ6/nrQcPgk3T++njJ5L85a/7MNklN+cCguGgDSjvDyjj6YO5A1WieyfAYuepLtSzCWtEDo8ppkj
/teYbh2cABEgxqXOUUtrbt7ME6sxQrpFw/JrBqBq0XJoB8kzaH5ugg67Ob/iKSnbNY2nNCfI37TH
dT+qZB83SZv2EgmQnkl4v65VY0PUfPghHVPqK9/9sagznR4VOYq2CQJBc9ct1jrJHN4wGpeiaKLW
4ifR2BU6b2ziRKdixwoXbRq3OaGdnCR2dVYitYbkTbgDWHwM/b6icmLUfNnBfM0aGunoL5aGs25z
thkrat61bCuKqYaLE9GeL5EduTEPMNeAFth7AfgY5jvFIyqQWw6kyHOCxOv4zZMUwV+dsnDjM+O4
8RAcS2bT48b/cRbu7vEW3td/T7fofJbaFodJNQE8iYJ8Y6E4hSvKAbgV5399NWDPgeU0a5PTk1fV
o0aDZCxld9OIcD9x6xm0EaCRNVSlxSr7eLl5qaaBj5Qgp2PnthiyEhaKN/sPxrQsXFUTLo/Lgfax
ew6ZRe9++e5XWNXfY5NyHLhgELEm2lFHwsNqdJy6fbFmeAD3YqOAnXxQjsh/MnmiYH6eDXNyhM+n
9LtVwLluX2J8+sM0HncoQqd9J/yfpreZwVB6wcKSOIx9PFcB9eIb5TR1DdtFM61iFS2nAg0Uhw0H
z/q5r4LDQjMa5/n4ydnkCvJ2U7/DHJ59regc1pb2YtK77vyh4maZ4emvczqry1atsBtgbyqAPAX6
qoQzAKVO7nxjEIZC8WtVF0I8jnHUUIxI1+ZaRsOTTy1gFyjLC0EBwrxJ52q+SRrBpo7iz/2z9+TH
LWMSMrvxy0knabT8wqCPTE7+f/7p+LxMSy0SVH/916dntkBLErZiotYj6auUV9u3JCde/Tbo+8YT
1Fsd+ByHWY2dAt1xavRAo4X/aMP50Qjuxh/pIWOtI+Rqldf6ANFM8RNp/1kGyq4YZoKVD9tYFhnN
PmeAktIMMM49cxuScoGZSw+NC9EHXjxCb42MXDnqzUa/zQ1ne83b+zuS90Du83BpJOnbOSNAwq9h
ZB16OI+w/I7vKf/0MeQmRhWUgy56cgES2us2llJJDMexntYaujMcKYRxaPd+RwcT5371Bbf5XFEx
XS2RyBHNcOB+anKYJHPTFkP+dHtY3ygxCOuVdkIz04RrwM4gScmCDqWY/LD5k8dnOdoYRjdUpslq
vdqD4ySoYmOWR99vVo6I2+06BAGWZD4Ko0nTAetS1Est5oGCKvjy4xbOXe55Kgq4VyWdJJdnSv3M
P1WEjbwfZQa7oLBPXywSLfsWo46WIU9aXXrHUL8gGeO0cg27fzVG2CoxFSpZRCeX5BNR9QZgPOT5
CeLXD6C1NjRijAnkEbd7VW2oq+gyvvFaxeDvurXEeO3Nf/iZ14Y0E76F6b/ZQuYdiwNodg053P9+
2+BtGOerVNeRZC+UcE6wk4520FJ9Tttb3YNC666yxsXOGCizx4BTiTFOacrTtZVB0qTOEu3zG2FO
9deOm4jRNRzBs6dBEyQFTkHNVjtUO8pmEzyI6OlkvU+cksZIbAkt5gkoOQ3/ugJ8g/qUAS1jTbpB
d5HsFg3uvhLxbu7XkpLb0Dfw8ZFCeNAfVLLOrS/OgD055jfY0O7CAjGsXWejDs1n7dKB+EfziDZW
wIPhY+jTUeAKc0HfJrbOcFcuakjkGT1iGslLXrIdo3yR0lyx2nFNuvvAM3TK/tvBom56erkT8XYm
7l35Tldk/UH/qT4nwauvFdfzEqogjNlf43VvaYbYWna5JEGwz0XXvTBVRLC9vX3XZKuiegBpxth3
Slwep427ZzBRl6Q3AFSRMmmEdci7Wt1fFCijaY2rYWDoPZxH1AzPW9Jhz1cNZ3X0lkj9FKRCvTyv
TYZts3n+o0AnjhLjtnMZbFb60ni17Dfe9v0i76xnwxCr8heb8QkSQtmRGLizOaCyv6hJCCZT6qz4
yMmMnXLnxpwdP60Rx1lg/TazEqTO/WT+iTcIVKTW9I11x1b4n0db7ErtbljP5WkRazXeadRjront
SLehlXMqd4uCFo1bBlKIt4C7CaolYut5+wS0SvvyW8kSYC5uYjseEUgE4hqoaiWNjnIkSuj4kfxp
Kp3K1da79UQwkBT1rxYNiYYfn58DDUy7uWW7jgZusrsf4ggpRU5OH0k6V1anbHz/n1rcYF90Z9vM
T4ouHFlJ6hPwz0WZcWOvUNDMNHm4YIECYVN2zXl4I5kVbWmcnZrL+5zoEM2iDXZVnIUPqH0+YM8S
WB149QmxQs1qHhHUAhnYX4SBr11bP7Hjt+2y2W3P3yBJyW/aa+sCJ8H9YGA+WUrO87Ewxf+ekvng
S7RZOfGSp3j23B7JIp1249SyHFjtgQJ1xAG6g/Q03rMhJT73/D3ZtbSu6PoL8FIC4OvVWrjVOkz9
75x0nRccbeuL3Ts17dDfTmbxsvcBiUSHx2vNN9AFNf8vXzjoLnMhE4glskYhPxGaZQCbriSAa2hw
sUmIMWZ/bMTp+AhEZHYtkWCDyrRUSDLZ4R6wml+H+IhSED+mfLO7dfnvG3XxzJKo8yQ4E69P55QR
4se3PGIkCOqcukYFrE1csi7g+qUW6LdVxn6qNe6A20lGe+/bpgeg7evLGu4D7y8nTEjmGLnhJC2+
5mgbQYhBPu9QqaHAOPVmheCz7KaSyX14mQS0YFdT6HegRP89habsueRGvKanzTtQZ8fBDFOSFAxw
mw9j1S1iVSm/Is1XJRyrvZicD0N0XTIsi88/cDri2OHjoM5HXkuF+AR3vwDDbgLVtVkTT840OU0L
SMu3db8OLun5EgzdcVWAP1TXAN+DD75OTZnpYSinASOmvO1no5IX7lKeCELZE5IaNmBnzObzVdCD
TSIlDUEMqurg4rRXtB1lFP6uSgENwF4+5QkI1rEHEfL2w9Yz8Lm1o12jA/4Cm7bSe9PtOom4aWfu
lPD7H1VQaEg5aiSoUFSeu6NBv/m0FskqGoZt+hWcYFyPradzcxqwHw3GYnS3CKqHN5JtBMUQK0Mt
GkBKEmMhbA/NqV5Y+LRcu8wuuTo3HPkNf2rSSY68L13/jkjq4y8hkcrVnZVT/hwt8V4awfNZIF7A
9a5tHGNMz+V1zjXIdtSvChfNNsDhJgdDh40B8gA6oi+zpdGnFnF2nofdtc/El3bzwpclEKTfSCAw
f11MbVh+ArjVXt2VfMRVKPgfd8vx2zwTsKgkPhRKNFDdz4FcJsv+pd4h6SkDERWUA4/Jiiq55wjH
9O9hdsGCM0Fbc0px+UQrvopFaNipzEPHps93HPN0jaOlcgSDCmnjTYLrpMwRQx1mCkf62CQ8v2l/
6EHpWFqF4qxZ8wjoYKR/KmHdrdaqaAUdBZgJ2kpP23q8WRs/9qYfKl8qdzxNp1bN2nt3no/2WdAd
uvonFXo8+rg4XhEYtKXpgvFNUlfB/ESwqdFubvACBvFtLmS/j1RUnjVQoPJl1tdHa05HeCuY6uIn
aU6oKocnkfrGTEhGLsv1964LVL7OuZ9Wkept4BphjCffRQo+EnS/bBjTmFoDX8XXcGeD3+5lrWqr
Cb5AtsRIe+cBUaw8rL3V7Rh5L0hDdjXCjwunZXXM/m3Ok46iP7cZABW1Byux42fM+4chhBCX3XxL
d/dqzyHzCvzSxLWOwzCYdytnWruGc/ejSDIuIL4Fq9i9p3JfkE26Hwa1y4hMUfV0XK2T5dJiBQnz
ISdQYZRcXG/df+PVFBsYE9q3MDFL1IgLclcPaHaZq19UmVBGXvy0plbESy5/LI2/AiaikHDjmp8z
KjIelSaxKG4/2KtvRjYR+M8OlvJwxmCX6cDAPYYdrg8IenfeIGc56D0eGZt7Ndgxsw5Sh5xDvCp1
4Ggqb5c5qHY1DfRcdjoh4XU5OE1l4EOcmym6EhOXYSq2oIqrOi6SmIXSR9CvSryuMXwmKBqbiW/q
UWHlKQi8eclELzXeh7+0vPeth29pS/t18XHBIUYjCAEzCuTLhFBJrTW0OJG47eJ9YuFhzqKHbiJu
0jnMJ4BWHB/d+Jh0BdAUsHDIb85gTbg04PqvYncg+esCPx7X3a0dwyHERNNoOMcFaLO7OW4QnKFs
dfMNpgtwn+qGBeUwLtplwIhQcA6VMECe3mJuDNq5+KKwQy9LsmksJMFnHpPinG3GL1fW85PPPzl0
seKXyY2xVNaNy0hI6m2W7ahdS7OwI2BJLl1YlX9rEi3NlmnS5DFjjWwz0GsjhTjVDjL2KW40r2ro
FAzXVNrFqrowGrofImbnZGAs7W/tX2SyktG5v84VrcRpGdj35sEUaaAB3qRA7FpGM75SQgYQYWem
iwcbL2WfIBLA03XZmnMtD2sE9IKLIh/a4BFftJbnrStXZQua0IKay7e54cjpLzQ9B3PCrjmYwoSF
/lw5/eK2vwV2pTTU+L9OLO1TemtjjIwApB9wfuDJpeSk9K7IW19Gqa3slSS0qkRcObHlFq1LYLek
hqqIy7LMtZxVrEWc+Mic4yR2DhpclxudVTNM4uUsTwpaVhLz1iakiv+83Ty8qmYwYMuIiAwzq2Oj
u3sV1tVTA20ZYE9cWiCOeEE7lHXLA11SR10xs1HQoK80tKTUlmOVOHP2vrTTvAeHF4XJVnKYnfTH
aoSRYP8Y6+QXe7QRKlxPXOrMUwgxUV8eP4Is6lbrwFqvoqu4aQ8zK3ioI4kv/2uYNT+3XTeILAoF
Qo2ZJ/fRFlH92XMYEdV9SC3dMGcogVMzJvLbOh4Az298nil1G32SvKB0onitYgPKMV1IHHe8uDS4
JV16MFdpGyLag/VByur2ioXLoEz4GUd25bqjR3pi1e1TE1LAvhR1GQe4yD1Agz18R9Md57+SguSk
a7DBRGnWZI0zzE2OUMeuzNetyz5iQ1XuRHOxtTb54DyFrIS9dEw9HZJoBZ3ZS9vNRZ0tSys2VpnG
40PcbYRq5tFJiMyRJTq7CFjrtVl+DE8Kay11sGR4Xdgnk+i/yZOCJggW1ONFNU/XK+MW8W71KtMW
cxYmIzRS+BX76ukV37B+QsBjEhmEP/s5aC1T7Yg2FuhvwfDHg/8rQCUqNvpvNPkQw4wb/0FFtQr2
wdKft3tymTKOVkXKhnlCnnGH1aLRgxq+OcAxKV50HY5afEIQ++cqUMbfZiozD1IxJNzM5EyNmHxh
d+lNvtWDQF/vImMfvuzlvt6LTYvvpuyO8Ydpm+r+zPX94hYAKmIsl+OD/BOZNLkFQtKupz7eaSI5
yDJ7srAT5eiqXq94/YMwWvfVCmr4PC2lQv4qFEY4dF4Gc76IdTmKN2PZFK++QHQqkAana0qouyeK
44npVtp7XmETAE4QnZUiA8q/vm6Hq7T/vYVdUP1owwRlhc9G+WYN2PFHgMmzqF8E9+NMx8e4jL33
ciIfPSUVCtyGc6BCBmlqkNM9EcEvp+oRN2xnABgo+vL24/1wmuQ0pfQK/6fWlQD8nZ56KmvoFq0+
IliG98UMVxU9Tz83AHAsM9sjdrRt4J/MA8kgKadbA308/HZtyyvkGAiuBAZU5DoUPETjAOKY4Llk
9U5NRT8MWtOjqu/1jDeRGmRpSpLKfrdGHpB40aIln8DZmamyo6Hpu1f51lt49O5k8PK744TWs573
N1rfpC2X6Fctrpvc84DfEB66/Bq409sCdgelgjI6m/jaaNeHngAZ7PZkSPESlkh77efhu+95SCfP
KPPE8ux0nee9wWMeP0qnworY5TfaRLOmB39/gaQeVecK/AtOKecrGCHZbdc5l8eqR82OuEmJUZdQ
+duDjTW+3Uy5WEXHI4EPfrMCYWBeUrAlcHfau0lfBAcqOIpF7TmgYtcV2m4Swfvdrfr0QUVxZaXJ
vCknXAWYS9BPVeHCh7nT8KqDEH3+xFyw+zNPHL+/2CiA6Xf6jXYom9lbcUGV6k9BEItOnCUUFYhA
SiRcbl43rN0Tpa0WAOR4NAAmFt0+jWFiu+16bO4j9VDD2o6xdl/RElydARTw/pAWow4+/2263l+V
TfESxo2L6x+KAA6S23XfTV6ZsM4BRfXdn+EWmAlcTJrhBQs0gNiYEIqYgjnZLqAq4A09d9K77u0B
jUudFTKzo8IBVos11G4dLjHbw5ACP8k1RQnFgMvUT7J7DXGH32jLx5imweaMsssjWxq/5mn18Laz
yFY0lzFacl3EepSpEpzihKo24gvSl15Y+Gf6pHXxI7E7a34Oumw5HR56fEUT+T7oS/AdJpgb8tPd
95jOcrkOXXfCmFj3/bxe3rwZ8Xzt6naiAzEBXdrWFLj4EO7tFuSIZXYC0gOcMwb6jVRglnez3amR
4OQE5iMwGwltPZbds853OZyrFVHPsEuUHiZkPVkllavhKpUXUXVJnuJqTDjcld7WrJA9oqKjL1K8
kCmUkrMCW5c5jcUDibE3sGApuSJXyOi9BrxdYEiuFTrbDuOx+UgQ/AXkvFVc1CxkFAq3ynz2ZBKb
Iz+4Mm+jkdL1XXe8emCroz4+8ZXFZAktsPX3Igk9IhXK1xwa3BqVox6/BBMMxCDXEqVmqShHOKo4
gg41I5bHL2dZUo7OQGxeZwa6BmsUGAYMmPqJErhQ//ALSZIk6gCqC8QEgOxI6rmTlXXPqCrr0T/I
x3j4U1IxsGpU/Jb/ryLc7Cu/ldewbETrHOxyy23cNYrHwUaHZ9qZj7RT7tpM0d77ffTC1lQDdpZn
g64S32Ne08k1MMKNEGRewbkc6EbdBWF2JaR/CU9PH4xdUhbK/60eCALEgx4+UQo7SyG72vJ5a86h
4wFNjxNZER/V9VhoJ9yF62RS6xfEh9XAor235NiPOroxWyVDLdqt4Nr8GLfCkKiOLfXFwZATuJQ2
fFb7PCgBnh1sMLLdBlKHGI6wN4tQawEMk6d9KFC66x/iDcVSciYyRtcADZ4fqiLtAzca75j8S5vT
apvXkvvDPy6O+J5OW7eXOO2SVRrnaUD2gLfsOLXd3EsnbvnVStgcGUk/2aZs0inXSnfiBZLEWgex
gQ4YaztvTIU4JWePXPpKyxf9OdCM6+RM89Ngv/UoYi9iPLePd2WvB9A8sitJ2EkjXWL/hTmAF+bp
lMOCHCgdzymrKj/O/xJMX3Ty/Fex6a5eEN3y+gp3mvVp0dZf/S5yxvMH7Zj0cuEt5eg2KFUJoHAp
i/LmaxvCFZMhFrZw/AUim+KrbszfeQ8X7U4WS+466oSVnK/uDW6Z1boySkj6h4JFgG51pegovz5q
qAUT+hlX0z6dLK6erIrqFIVhFxDjReGxepBRbFJXsqKpR6rCA+V5BdZlu63Zaq3B6supMSd5zHe/
9hvI3PKbZ/pMcvEvM+gd+94yuD1ZH6ejIMFeOwX3fTyuWxcodK9i5jaUXBo/RTych0tnlV4i9mCh
s4z6pLanSaxo7AbvGUanEb8KfeuQ69y7UUOceLOYg8e3SQe9EzHaCTbPgporOn7aOQmURm/rCMMV
PTuwXTCBQNN5fM4LaktooRQM/86QPFc6uVhnwfxwTNKJfchvpFe+dEq6HsNWiXovBDBD7ywBu+Jt
LafUoy61IuMcoxt08yx0m9NpNDzdoZJalZhKlloO3DMXWT23vL2e9a7tzAJeDzlDyCFdqhpQn8q9
3YyS+LxVRqZu24QzTNCfy1xCiE7NGb4MWaVT/igZbXpXMUD5O/cTtm7m6P9D7PLFJ8KtQqPgLrXd
oWfTqnS0IRvqolSAzUx5T8CI7sWeLGvOhAm0P6n9ymGKiAGwWWps+w0tHSUuBH2KapEoGGT/zKqq
e9QU4BVb2tNhYNivbtg6jFnBNh7+zVEKQblXSZttaX1FDC6LkdD7MTTOJByz+AuBR8L5xkdb1wjg
wGm/SHur1ftTAF+rWVy51OcQJJ9IiSDQvhwrHsvqJGsMhuhHJrvmrCK/BFpphJMpWBezI4ZG1OdS
xRQVtP6eQD+u+YyAndTUcmiRp3rZKoM0qrw8gWf83eIy9+XjiJq0HtYcXE/VQi+/Wzlhia/3Vcca
PsevOxJSwWsSLr7081ORucrvoHjXcZvvjCOBe98+Z0YokX9g0NqZpsptAbKCteDFCzZerPDABqqh
9oMU1JyNhOhlpOLCZONzqCS5lVYzxEdod/ditOmmopKAO5RB2e3w/OBHJyFYucKQ5K6QpEOPsXKD
kggImgXg8RvoY5wFTCoCso8ve2RiAS2v9PHyQoEtJ0BdKeVAYGWia/6PludJhdrnpEZ+cW0PvqDL
BbvLHbpEtvoaVKYdwrFTvtn6H1ucavpHCmrkpeIsVlU4vveBqpU4WqO2hShag+aNRYQBd2+5lfcJ
vZk9Tf5mryRavcVhude0kk2RlnCVaqvhRy/aZjuOdEIZ0xVIKJGzZGceKd9BRCX6OZEPD2g2mcLH
f24iqyx0BsNnjtMkF69lJxw8BTvz8HH7mcuExvogsDBgs3v+Dl8XDQDWXMlFpRI9IfWUJjWHBwgf
pdHeJmZY2t48DsK6kQX2OchLHea4QGupVqwXOa+JJVMG8idN4/Ysn8n9SFnn2Wwa0ENiplghWjUB
1k7sbruFlAFwz0qKc+VCRMvfUEDza2FSY1D+b6yjix0fUJ0kVioyq5MEgLw2PHybNfqDR4KRp4oH
x5RBDgYQvHl5AK70IGfC35OBL/m7wJmiUmBDdXLEEgmvHB9YJds9h2RdJ0XoYBUQGY+nbN5XHrit
sVFVWqN8swdcl5tVlvb7q4kgO9qgJMs9cwYZ4Twy83Th9qk5AfcN7UC9/8ou27c6n51oilpnjW7I
Tj4PUE8xsdefg/JMlSTSCLbrpc9w6UsXRnoEmF4euMo6WkS4AhMKKc/ANEBtM8IydxEnx7O9mRvo
xc6peL0sZQ1U+l5jCZm3v2oiM5eFAaCuAnkjhIOxc4cVYltrhFYx1bZkv59ikYxZVogyhFPpkrbF
NrgJWWjP6gkn6zeE2A9dz5nVCQxpfwGrBvD9X8GTHG1FG6H9t3ph9njO4agGTPmF1LFZIDMGXQSi
GVHLZrESOlentk+p2wtwxg2HMAiMhog3jLHw9hzliLLNGRyIm7/N5fE/qC1y9ToZNPViOlfLijsU
kpxkr9sFdufiqYweI9RJX4b0GMzKuqWa+WPyndXYL/T/Fx6mxhC0pZoVviGHUcWWktT0a4jFTF5Y
zTC8py/97fDTcv45rS+juii3iklnyhnrK9Q38wdanAzqT5pbszRmPQMfc0E6lVIZCw9znFG3R4en
VMbuKdN2BKOz1A+dgLRVOWONJc4uDoO0lf75ySuhrlI4a+Qv8iZvmqDqE2A+Lx0njtPcPYTvl4KV
6ATpGriIb7pDYnhbExOmjMfnlHZGOIoCKMSWQAQkp1gA+D4UG2UCo5zuhAYjwKpnVZKOyqI7dYR7
Qjp7aNGJPeIMYAzyM1cC88DPPANdUwsorWtoy+uSApEq2QHE19Cmu6AJ4CTeIWOEXkCdNhpEurVt
dBoAm5qipjU3lBFgeyyI0PKikNrIOVHM78/sZY+SYjTDxShFAurqohfG5gwXb+rpns8MBI86jplQ
xV+VLMMCrFAArRo8+hLxrvb6wrZcRaFe8WvQ3rAQlyw6XrKT1GuXlS5ZuhhaSrCtYXlXcAW//Nne
BmV3kfidmI6s0zvvaaWlj43OEb//gysbdoXmvt4fs/ZW/1cmhBv5QhZ4LH9reIYkrqLk4HIXNjz3
o+tyQe5qtBGa4oUrwgjnBB8QrlSptM3ZWbyrxhECbGEicnxuDd/l3Ox03qY6YiCUyDevUdORsimS
o2CDi09WCg7WLdaY5zYcpYGC1fMDP2Pq67g5nlWpJH9LLxsSgWJmsmb58SrEYj9tyKE74v3mA635
upT/pQwxYPyDLpuB7p+CSHYSTV55ZhAhTBfa9WUmUixAdreOFP24+Q9gqn0EDLbciWkdnrGirHy+
8n6BNHfKJUWp3jxT/hXxDzd5dUn5mERpHww7tBphU2d71cgBzRkK16zp8nRNu2VtbKP0+Knomweq
EfUIflBrPsJGlMJ3Z5zPatk/Z8lnz9/Kczt9FORM7XC5Pdy7qdUGvoIbjkkKysS5FIDDS8tyjy7Z
Zt0IjYadV/zh3URpQWusVs4jlJZyNwzBwWjU1ZxT8HyZADPiYunqmSHQuZFyyn9HPvtz8GfTUDwF
KobMuivT1LRmA/ArHYl1p2SVm5rsz10+Klp0XkXR5DNTbaUPIyJ8gBGpTXwVsbKApsk3hp671ozA
DH2T5XUEMlCIQA5LmB2PMRwbW9C+TJiacCWp74eCk4zyxCeJw6yNWeoWar6P0MfBtAu5CsrfpjUS
pN4Dqh7SXSNas45jAq/JERhA1xcLuWRL/D2DHt/m5oktMeI8/tD36H9JPKIT/c6ix6eiYYykqoNk
hEUpMFgEclSbu6gPRBl3ShUN3QpRVTOLPeKdpl5LoNcIri7ShUuALXHbYVOI6m2oKjc3PnrII9IN
var+Eaq+qXpm3OdJo+2nYtWulNW7LPdJ/ES8yDXqDMeyUUWMShOZjBv9fz6PcZnsd1wkL2aUn/cE
guoODQlyMK16G+GpdK66inmsUjJcC2ihK+vO/dKD8SlfVZbePDd/yehm6K95Kpq7T8BTsnSO3sCw
9hkfJLwwhg/Y5J6/ggNVO/6LTE+Sx/oXvxhLWycaKfq6VPYQY1hRC5dQYgUurDabhXsFNWCmN8eg
/hP5hGIv4AzjsNPhgoM/lzlCqD8TXWU6Oye+QkclOs6OVoXkTR27q+uLG9rLomqFUIXk+ro8C1gL
Yt8Beh0r4D/u5RXYwZKNlqivPFGRAFLHUX+2s/TxfnTH89txOpoOoNmrmZcRu1VAlyqdye/QWwwG
R8QaHN5+CcsP30lRDTl5cKz0kBO0Mbj39ec24YDos1rdyOfCZFi176t/t8SZ9303XT7KOY8AMOxm
3yBhaMYNE15t66/IOJVB6bAvpYH56tVqpjpvmuuZTfKvMMRxazOS2VxMOsk0poi2wQLA4I2kiEdA
Rj8rUc1TiU5agQyCJYMHnDSsegDcbyIGEK7OIp4NaiIIQ5Hk3HUMhR3jxFLwfu+1gi0/f6T6dFh8
+ozkuWorRranjJYib+UNL0+EZB0juV+cNRegKeGMdoz+g1PL/diIl976i2rFuykk0YNQMHTi6nP4
oeSrYob1grIbmx1g2YyGGfS6Bk3JMXkLDwHr9Zd9lu8MK39Wb0uJxp/e2kNlSGH38pdQILHGUAIm
BP6B64fInbGkjBM7tTJuvIpLLCx9kr2YyqHFkof78ZGRMpMT7/ilA9ifXEd/accA2wKpjlAXFeFG
SQZSrfbTE2fBL3OMrC1xBOt5WNy5hDm80x1j/uAqxQCDOIVVJboynQfT8WrtA5EUsy9ksTkOX9JC
IdhlZRosYVsnjpYw7XisMx6+ZTGX4d+STH6I0jwEbwMgtQjvSGuNWID8NAMYGkqaixIm8EecAN9Z
PlKTBxnIuqENW8JyDqZ/DFDinEa6M0jfG0jSC4CwQ68+AjNz65gqy/awHe9BifndgocWUmS1MCW3
2gTmb1QOoz0D+xHkWkV7MEPntF+w6mSUE7zQmSMPKUEMWJr2YI3W6mukXhauFpCOnHHcUTQy6L1h
JTubEUnF3wc7nLge9s/BBjtlWO/A3FuIPJp7Ot2apBaxgAWBffwTAdKmmhLEJrWjNJwO5QmMyLBU
1h19dn8rmTXfIPj2fw418QxawsKjDOOtnVtvcmk4cgBlGSWVElxh+ZcndlJBrQL2xTXstMMKrL/z
qXMvgsYhxI/92J1VNosxXW9iDZ+HXzpB4E+WhJHkD2nBxhpVuTiORcqiOIIKYuQIDimIc6/zqYNz
k7OjMqujCt0zEkAVdy8Bg5XluGfPFu79SgBn8jzAIegAsDQbUEw80n2JS7iKHR+gCbmDxFz9Df/7
bcmh4Rg7xLNzNxoHa6UYP/7WXllsG22VK9gmiWRgbXAKeuaKUAjgQbkVdO8i3zRsqndLI8k9EMEV
d9lqHYK1gRIWxoFVUvfe9KhNrbSiXyS93XoTWoDwgRB56nGhPjv5IH7Hq2Wp0j5xpC/M+YuHP5uQ
aR/U6txHOZelfD5+5wcMA72IaqB66VenfCJq4W6M3Eaox9Mir3xjgqUmtcpdV274xZxhNR8PR/g5
jSG5o/h6YnxdpLnivAyTOcnT0uOym+enCxDE6cd8EOYiGW3zB3HuZckrsAmQXaMu5P6V82QnDePI
wsGe6p3S4AqpozYiQTAnEfqAfsjxcXqyKni7Jc8Imto3YsagcE+hV8MybWXC+jmc0LKplp8iAVYE
N0BDMBPXgIM+86HQU42gD/EOcJMp3Hv3cEfmol/Yzj77eQSjpvTtevpOdgdeFv6zRffZsA7YoL2x
PKHjWFDathj6kXT/PzIR5H+eaLXFoGuM6gEGQ+krc+71dXKxJqQRVjbxpRQv0LnFMMyn+umvJDgD
513sku8TIilYjxEJKa050gYAvn0gVla0JCpRhazkZeeaz2QNGqjjgsn+8zoZKn4pJ2D3mCQCtfNM
iUvECk85IVlJ6zvtwFStuFQQasHLNSqAOLnnT5GGHBnV1FSpGTRsEiaUL6yi+amNu9EWJtCh+llm
3sJeZpVTcpHqbQv+ep9hvfVzXAeKPNO/iK6RyzNzuQfzMhAfb7VcROjttc2f+HbBndyTzyU5IAi2
fX6f2+TjtXorf6cJ64Hy/BVlEQkIrQ3UFwxtZz+yAeAzYV9ZpMphYRrq8PztfUOdc6AvJkNGWRWC
O8oJrVjzme8qsARCJotxSE3ScimrStR2Bcb8TKW28cSz8rVv33ObGwWfZ+ko5BlMLvu0AOfvVLuM
UESG7Zr5LkJcg96oYobsIMKb5wlCK13PmPsb2IsQnoeCXGwh1XortTvnUR/lf30fJmc+saCcnCMN
qWRmRS42O/P8pFpC25v7MJiEzsv26Z7/wy1GR5s32U7qPipSKmrTaUcHH95m8AMGD6TZLh7PauN8
/I65sy+PqD8n+cft1miHF+04usufGRDA5m4wCjYSwVbH/o9qLhiIi35zzsZgn+Sqxt3LS+6/ZpA/
gR28zD4VsffJjnmGxKyVD5jiqCSqr4uvhm5nNrpjMVGm+Y7qJTXioP6BLKa1pipV9qzSvei7iu+l
KS+5XbA4Y619694sxXzFcMMtl/ACJtfk4QsNMclgw1GXx34MSV+nkFr78xlgH6VE6c8V7+c8T8DU
4HvsK1m8tFc4XHUQ7oOvZgHY1mm7cPiTEjjTsmXhuYSz89t6EF287UHEYKjHGwO8R8IH508HrvSh
fO9pOIyvGYD/KlMw1BR6MIQIpbnPWcnT6k+M06dIG6AFsL6IN9eDrvG23aRCp/lLeAXN7vo6bn2T
gzWh6vxt+2pqI7cJnTcWA41k9mEVECTj4epbE0Vg1wC5o07YQYryl8DLum12tGyVjmCeEoYVhXpM
EM6uDuoYolSWtYkrssW/w5dpToz1BdVuMR6f68QV6Uy699GjE3lFnSovlyy8bmHAGPWoBMT1wMQF
dC4Ji/0SMO7S9FdD7/Mnrw8cWCkbUFg/v4LrnEl0sGHrHdEnpmvF2+SZaZPMVjewlF2+Rziosa5j
gV8JcUFd6bWrakiu3kC5wP3NziNdxr9V2FyNZecnnb95bVCcUfh2yrZkTuBM0B+/USaIaKGAYD17
m91eqd5AobMM+7O6P2sIpBGvHC3ZEgdzn1PeNv68s2Vcxgf4Gs96wCzpPoF/Geb2Y4xNnScuXdDK
//l718uJBBeNJGeuGuaZ4Rj7JAJuKXJFzbBwm89gTCANR+MVBCWOcgbq7Sz8fxSjZ6fA47SBn05p
+fq9tpYH2rURaeA+9VGfiL86vcPRRsbtyFcrk5p3RZlCXgwRrXrv4RR5AIBduS7IETz4IrS9McKj
yWvGwkVHO+KHR+XIRIxYupMM0zrOKdmjfcqWoubW5p1TVe6Y+gI9hEO+WdPy9QlupV6T2k0jaqYd
GzObCdO9otXW2aGKrjnzZwGlLNXAt8IdZLnBoBLYFKhPln60yzT3xaRqGTVLC2XraapKGGDku6Dc
wfHkkCZyipPOVbMRuolioRFoxsl1u00VfQaWWHPKqzgh4gJlnLv3RNrZKi2rZE9cYxGMyBASN+YK
BVzik4+F5LB9Quvs/UflheWsttCYIOiLboJwTf1qM0w/Vf+S1PRdZQAZVofsli2FSr3Lm1RaBfHd
9aIBDwW9wgkxw3fNJLhhGgxc1xu22M7k4JpjZLe3KpWuREvwUvX2nVznAhP6wI8o1Qyq88KRp4Sy
ZMG1It2EV3gYm1enhPnpVMaLW3PLDhrE1jrhA4WWarv0/XEy15kghP2DVmg0sdHrqQjVmdCQ58GS
gU+DcDvaJXpmLczlyo9GdI0XKZQf45gsBGpEzKgEqBzHcVWW4sFWFRznR0UDafXPY0EmooGQXYjZ
nnguswfa1NMEI9IbhqLJZYNdnKTSYnX7NT4I3Jb834KstSC7L5w31hj5b4jK5J4IekiQI7P5ARql
s29YtnWRnEVLcvtczeX3Zv+XCG0eg1/rpTnUBABWuDtrp/4qgfTk7TxzqVTQpIfyNH4RYeQ/LTEH
QU9WpAAwJh6A8hxhqqJQvBPqPv1LxlPUUhjh0xw+xS8ypXdj/9yB6H1YL48YZN6UA74kSGO2AxXe
GvQgSjAvtDJ5AjExz0Msbk0wUbTJzkivW0x4y7wQ9pqZ4zIlv4i3oRk74GOoEC7EdPsjwnkUUiNW
Nack3qr1xUel0T3k24Z/yN2TXbiSP21BdSlYsQVq9tl93liDS0S6joKH8+UEjBH3yY7WkgIMvbRB
16zAWBBta37n9eUrm1dCd809EjMQj++Y7173ASnpO2Jnic0siYENlw6SnzPANoJgUqjnLWPqukpc
a+B+8slca62MPWaqtz99cZBmpFkycG8MuKf87bLPfi1TD67/qIrl1T952ODM6GwXAB7+2lcJoSZ5
exIQTlEtT5GhncS6dC5ZdRWWUJoEVwwcFT4kqtSGLApAbv+qkFYpj2rDmVJTypgvdNNPQ7YD/d+F
4VH22BMMTJ26642LUgs/rvuFJDjUW0F+EaMdEgv2JVKbl8FaCKVyraTy5o3LCkvHl5H0El/JiT12
6hzcZCZKLjYIq2CpYe+cl87p8V7+LXKNsm7ZwBWV49Czq9mEZ3frGjSQRLRdYuFqbPG8bbTUAbPm
0reY3txDB5Guj0PJzC/T3bYN8FA7i40GmtwoA9681kb1egO0EP3hYXHuz25QWdG4nvOoVAzx1FqT
lYqOkWilmCsT9Z0KZxYsTLgZfd9jpaOowu3WpV3AaQLXFBsQXpT1Qt8tJ97+DlSW0WtBDF6ngUiw
qzPiX/KEfTrwXiGXVrAqesKSLc4KVURBDKtRUggT3/RrwRprFoVo840sMCRTdRRrr07Bfi4HiPnX
sZLYZh2WZGree5L8miSxNdQmsAGRWxFjSAw0N2ZUppTx9FXCUC2gZqQddrT9f06dcDeO1G5Glvim
tyIbRtDhU+QdEgzM06jCmb5kDaIwtQ3IH+A7geAsFnJwOFyc7C6y0uxGbPZtZKkeGJDjHouNlTrH
Zp+/o1YYuAf7tw0TQfUYWSUoqCQtqmvouXAxCqCW+KBqKX1l993DzQialoyrqh1rnQvGx76SgRzh
g5sn9pIRCWtpnK01EV9Kt6erMYoaFJhOo7+LHWAX2La2MIZReNPP8wguEtWrCjbX1AikXIRzzp0M
QmVDqUUwVqnUaKxEUGv8ZyuqADFps4izo6IWWuNvkXydoYej7Y7cIDNoMDrd9b2EEMq6UCk10Fm3
6VSrzSz3u/sXfarlGCR+CGVKjEFlJ3R4DgHfECgTImrC0PBceCfAfWP4bUyHgi4ER1jo3glhHm1D
EtLV2yqkl0Pxf7fh8Mao70tS0VZ+pkOwF0UmbmEai7TOxOCOqFlYjvtQpnbBYHjcSC/jZhaLalX6
ej75Uamel+llWCfsKCAy+PbDHGNf8KOOr3SgHQIyeBXfUIN4fTNYQpXYEWek/8mwY46cR7laGDaB
KGZM7Jnq2gIwPR3oDqBfyOvF95jleZFO5cNh/HdUJlK3claFC2p2hILnJhXhwNGn7Fqq3mlds6VI
Yy0IQl6M18ojlz9YN61P2/nGnJ78i8OY8F6WmGbxRmuBI7sqvLkkpDT5nwoO5cEr0VutTLAao0IX
Ytu0FSPvLgZS4xNxeAyLLfearNio29KiqkNCQnhG3/Mo82MlAamcnx6fd2Xjnyox+rkESBT0wKkV
HWDEV9qlF0oeEmlUT23YLkLu5526JaHn2rJa6GF/0ntsvt8McVt5bMSJZozq1mLNJolu8fnuq/Fb
lwRgdggFQ0fdR/XajWNwBUwv6O/5pU0atMNzdZ+jRRjZA8ZCU+WDkzrgd1L09wnFnWjdJ15QvLR/
wPKBDd3Q3lp/Uzuh2v3EslItmbt1brIrT/iHJ8PAgKPafdK+T81JiZCJsBsh0MC1xYfUPBPUvepR
WmpT+XvwKoNH7l5GHHc4E2WbJ2szuf5fyYo0X+haA69SmgXEyNhMMPCeU5hEqS42X7U+S9PsvfWt
wTMzWwWoQ8nL7N0CSlEk7a/cgBC2aKSS7BulzS1TN4YFhvKmVeBZN7CNT7Rs7Bjy+kULASltxAhL
twzs1fnUdii82Jeb3SKsiNdHybqVK08U+7TOM3Af0v2ay7sHil/FiyVYmblDqwd/bQdpywmpg/0f
0mEvxhhKKsDE0BWv/19h3XeOsD8ugVziGaN1XkoGe0C7X9wiNKUwJt+QMJigeFN46C/seBaoJlkS
O/OEg3U/lOvK7gfhVhrMUKa4udetdElh0Jw3KTGhqY84VKLStwfGAv3LtgeeX/kuvzErNY6uuiaW
WKnxtD8AGAZ0akd/vVZfnW4TNIeoO6GD81em0ghVPMTHzFnCPMzHkVLqUpC0QPyhGOV/YUPv3V9M
njP0eUKCVC/PT6LWiWkS2ZWQ8tN1PumnSpIEUAti6LfeBVOTQIw37zdY8jUndaiSp/mU8wd04o/r
/Fwrmzqx6FEeSjGEOyqjB/ddSGZTyZLfbrYSRv57lXrS6GMo96cTcgkJLX3ozkpRHdEuwhZmvHSv
bFuXhvDB6GIA/U9A5iFFIR/xRqexzALHrYUDeJNX8nNscoV7VZzpA9/uqxpeixZgLeUo78fNVUW+
xC5VrNVr5XaEyJ0FWNskwEPABhASfnvd0DlKDBDPLRPhr1emG63IwIW5840JAlhnqh6uDxDG7gbf
WNg7pCR1Epd4e/ovq8zKwMa9q7+qO0HKByljwHPN7qaY4Q4qILwLndynsHS8MsKQQiikkOC9kjdT
uH3dHvcFJQjUiXNsz5DvwfVVO1qUbwz0rfdY+kuon5ZPKer8CrjGJGhudgZZI9Thl1Wn2Ji3DKoI
BfdtTitrijN39LAQiVv4h5CjUTIQdqzHGOTKhvGgl9RLV9+EnhvDWbZDfqTQDFt1PEJji6I2IXuZ
IVq7TJIDjsgMuj6rr0IFXdz89u+3w+YPBtTzvI8ABYwwxB9C75bA2YMxFYKwg5NdfFnvvRuUEPWQ
YuoDvHx9ooLjL5Fwd6+V7LTX+1c1D3+aHPI6JJSjN3Ihi2hMRO4TFdFtJIgSr/UeUbmpOFGimn84
pXnc1zHM9AaB9WcHaQ+9iUhMEVf1jwBjQjW1xhztXoCofz5Iu6EMC9xAsePkgu+cvhuk7yKK0zNf
QvifHP62y6QWsX/6OV027AovOycdZKZhYgjEy7HKem7ZJbOC24UMf1otgHq/CZPBbk8Kz6ixR7kX
SbXCiW8QTCHwME0qCILu4dF88Lcb/QrjMuWdpKPafmb8HsiEhvY/w9tZ1WXAOQQc8oVvlEHMz205
TqCBaXxatm06rx3GLOk5zZDPJwZBeelviwu7oKW+K692KGLnkWoGfzOn2tjShoL4E3oZx4z/LRnK
fgV8ggDEnsBrmO8vRG9YY3GfHwQe1IoABUhWAkB371qWnf/FvoBbIF9tbyIz8BLRSwe56Qec5JEi
jTDXaeklVYjq1+W8+Rk+UOkNqAfCqet+9hRhm+HIZawqfPxYOk0JR3pEtF/rIj1CEGwVojlrUm2n
4+15G/szws4CJdBzHkUMbiaWv1wGWb7w6Lt29UqIk/afjhI2xfiW3vNXz5ZR/ZKc6GR+Xs0km0Tw
G2r/McWYUhmyMuVY2qBH716jKArHgddECmD2UX2m70RLpQ0Zo5WEF4ux5iOpaCk3el4GRXX7i7Sa
IURyYIPSge/2hrrNdyVk5krp+dftXHrU85E0ILFhP4UXn+Eqhwft+L2whn+xwSSAOp1XIJVcqzt3
tzmV/jV0bgB9i1cO0oQhLNQ0f+l17gXkOgarXD4uMWM0L9bWECWR3tuzP6cBKL9TDVJLdR7n0GY3
602CbmtTFhXrl1nDdSjvgjR7n67RKimvBKNqTCfou1JDKg4WCdFqHA0AOfQmx2mVaYUOhsMuEfKP
Hq0tJUgdDQ7NzoWb5bn+vDcrwj4a4SgdmGf1F4n2vyTPKvNyG4JJ6JxJiGlI00pRVm+BEZ/wYJzk
jEY6m+I4B09TDnPRly0ld2UZrrIKF15wEttnITqSQzi+Vi+SdXBuF4whCFc77Iw6I2d1TDy8wrst
wFCUIbAi27ONuwmBgb4KP/TVY3FkPHaXmMIAXEhH0uDAPg4i7F0e/G2CUEGXv14/ISNzkeS74NXI
lDRZPHgb+z+ewweSsX2Exx3s4BEfqxVmS2On2IoA0jNn2M5h/cAXpQ+kkrqruhOi7iYPGzWNaUjs
ZIBoiMbUZFsJiMLgGmX05I4rywuoDPb7AVBVzdzkohnAy174/fAAU5OXIa+zzjnAqY/OCSxee6YW
VKpRrDJczXu10E+/iKvp5fZSv+o1lKw1MaOiz53rltW7isSleB/YEqbej6tOi5HErFx6JXsh9+5N
E0zvhuEUNAiTFZAItipIAvA8VKpWYes8xGokzvioQSV9crpiVEskqive8SoCW3fOLBDryGH2wje6
3AZeGBK6XHTSNXDRMCdJHgFTsOQIQ495vDaA+1B61Y0eB7Zzmz5VGm0FdPvC3I5D1f1EJ4ZNvvRT
EwptNgvJ4RcxfrAnHLEur5k42lffTWPPMXwL7i+EdgOCdbxoz7etUgofJ5WQeR4J7uoka/Cv+3Z4
wSqizpFJyZzSREWIovnDohgTyhgWV/bTCHbIN8WOYK78oe7NHqZPqDIbe5O/ubhxKIFXm1vAdtNx
+nCfDq7TCr+h1DG4J2shHdQ/KniblF5U/FZUuXksKtx5kFdVWfYcJNgufuK0hNOX9LDu31j5CvAY
5e0jwqSwqgVqQU8oggby2hF7BmsZ7Xg0ydF0KB/FdmtmPLq/cDRH0LswjU1iKyByg8Q3yFLmiHbJ
ac0wm2FvWSMgMh2oWGxJL05HZybudjP5BLzHz8V/CyyKmNRXJsYM7+S/lgV/2FLtBsIexXCWCbcN
FVqRg76kaNmMPXe+jQuPtJ7oXlnX+PmHTUR/uCTCTCh9mhRPm3mzFXC1vGtNflaZoB7wH01+ytoC
/QDI+q5apDnvp42oMddd3OwerMRLkUsuRCn2wE00WhHfjKWEz0tLya0etZTx+MBsZoUT5X+teNV5
NG1ZBOLgY0nPTzzm3vI4kSZ1CihNjB0lYm4kkP9c5ad0aNVK2plZhhRbSx4D+3dA/db8ByL7CkMQ
h59vBsA9V5HWBdlFCHlfomWnBnzWsoIRMP5ySjndYFPG707Dpy7yrinKqpukBqPoSDCovlevv5D5
vtkivw+zxiiKjfymFWp2PMTqyqlzewOaEtklJgp2ahSdYmBpew6AwhgNgknerUZD2nFvoSYfgSwf
024F1mjXfgFEO8odkIM3IWmzrzCiCDJobaQIWvNv7bMpIxrc2+2J3Hh+gN0KIKg7wGyiQ9f7w7Ge
iHJTwbaUVEkdj8Udp5I6UB9U/IOJ1VBTpPG6UWU2Y1X4/vNDCMpVBTsVQo3gj4WOhMArF580rtzk
DFClaBciJOfs/GiEmScYpAtWap5WPMSM6mnxpFDQKKMUnBn4/FcQokMUvAjot32BfFZVN8Vqp5it
8sGewMYXSRvAd4UmztoGV5T8OA91F1T41Eikfw55Dcvc2AbW5Qx3thdDlGHVFbJApeAAyY4HSySP
oWsVCJFI9FEn+GKRjUlFFwij2n7Vcpf69m7TvVObwxmqlOOzNAlRfO0tyOrfhhIC0j/L6aWfAeDz
7dIGWtAgJEwa4lM10ll7HfKBJmJARTJgYWFCd387Wdf5LEl/c+ML5w7i4L7BcPDL8/FRoxv8EVGp
5HiCJ3dRdTIPqBbLi10pQ11onV/T+cbYL4u4CO0Q4olFJoEjKVyzCr1r6Ae8Ps/weFoAIF8doIAu
Vu73V+saJfUEFR0baF+jHvdkOchKgGEwsuljvx/gPoqAcPFzNX0NpgpJ0plj5xwk8JSZtk8WRnpp
CoBZ3b7kEdYzd9U59MIEh/bT1pNOH/fem2TwJ5qj1Q8Gk5D6GkheEfAyLRgM/a5cnhCqOiLkXe0R
UyRa6khaTSZIrWneFxv6SGa1PcWQtxOjZ0fcOIwYy8+t5AbuSg4Yi8J8kNjMK6T1KwxmVIegb413
nAzcwL9Ff0kuMiDZkE7fVQ0vcAD04DnSKvn6OSxQwHMQXkMvcC06rEP9foih1YNrS3PUb+64CJ+3
cMeDfxyFyo5UW8K/kBC6bme39S2J5FpNypfsVu9Nk8ictRRLsr2yBrjC3t6yWPD3nB7atFtkqpVj
DiEXuZGXIh9/NygnUEnK9+Ch6Wy4ODMyXXArMgXDG81CmBXq+VScGh4gdMnRBdpNc4IAVqkaiLuv
il/NbsMCf7G0+HsFs5JPTGEtEohbFw50EF71YBDA24Ih/m3xl0N0yCxwG0Q+RtEyyjb1uKZlM6xo
YHho6ddEPd0Qh+yBGRsdCeLImOxe149GvfBrg1JlgP+iQujm2HqRttvdfLLs+BJnIq5GSijN6kxO
OLbvDndddzuKZ3KJaw27ubPWMnOJW/XtmbE+CdsrjZgt6OogcxW4amWRIePK3hZ/fMRhqdKg1gPg
B8+T/Y4+Iy7nnmPOUXcBBZgptauQI9aDTgmfFs5fW3FNdRUBhOOnV5W+9GaUyWr2ZGxsHBd47nPd
PnwklEsfHHu9g31mV64qOnw5ak+KPganPLZzI5K5P6wCjvbD8r7yfJVfobN1inaU4YDbWeGLDuTv
5h2nqFPt9Qul/N+1Qqv4zn9/ydtGCFOorTjMz/MscB8sxJGQ6Cd5RD3H0CQFZXwze/qRoGCSm40a
eSTgoy728H/HVI/BUVCYiBXebhskjIzr6m0HWC8zqTjmTezzAjBQA/75bT1IPg2L1e8xihUzFe8D
p/XLG0BG/eml9NZEsqLlPYPD9hVWpSndUph0Mlt+Smd3TJFHGc/qm7foyQGpxLhF7uMYNHaJh9cN
E/Jen1cr+Qq4aVo8zyczZtvtXeIXIrLZIzz4ZW0Z3JSc/KxGPaM/31zRPrHGQqOvYKqv/iy+2tRd
OdCmqQSXyXjh6kHZlZSezIpYQ4nxYTpq69TvG7k3OiJJO9ZWypwG6J+KXIOJjGFWo+sXhAL74fgC
e4MoP5V5wBWI0yyG1Ifiuvx3cSVqb2svZhLccCuFUIeDRN5OiMo1SYMraFJoV012blfLVhwfYqiZ
rJAJRgtLwoqiNgNs6zAdftlxojYwGO6Dc46zyQNgj2Ewt7QFU0htgeBmmGsMYW7b7RC3Iz17SAyp
sHewJs/CBXoOlCpQjosr0e4HyxQxmzZt1QYdXQ5sWAISZ48CZYCclDJoeYNlMytcoXDhDctkUqg1
Ok6y7M9WSuXVZsSo/b/nOJ6Fx5/pOpb4IibJ4sWLu9e94HV8hCldtNASQHLDESbSbAB5QAx0jiFu
1xofZUQqa5XAXN5/TUANj4HPYeM3Sg1VBzCucMoTcZrfVw7URV7om7Wl1cFQ/agIpWPmUBualpNL
Sy0+6IMP70vUwdzIf2cP30AaCnaY54Dc5I/BUwWFbE2C2xoufo+rE9hREckGLEskX62jfGmWoqlE
EhY1eNcFi4+aBQktcr9qDQcgYSqFfK8cp322KFhjZ0/5Z7Xk3oOC1elxdtcoYMgN67jC7huX1kog
xSNoZsIGCJj7Wli4i7zCiN4/Oy5tH5KIzJYDfA8ZnBbQ5AEyf7ykmCfEfuDx2rHoRkW1T/tbPjVX
mtaQC/YNK74eHWIALXO43nvAkif+YOhdlFfA5ivFRcbhs3bquZxp5LTqFeJoE0OU9U2tC0mpWMQc
XE+W0zmnNwJDAN9a0JKTSbA1SA/CR/UwYppYfIN8oHVJg1vCfvomnYXhFJ7s+9M89l5faDddgxTx
fu+RlAW+qaH2vkakV7o3F0fRQXhHD40KmhzxUxmMZrGKvjbw5gXrclwVYk2u2h4MN1Ccw1Hyh31q
eoTZptAmLdfXYW+r5ZOFaQwW3e4meGMoOu/M0UP3VM/ExPLg93PFd7/AqsF7gt0n0rFegzTOLgRK
48QFg7KkLQi6HGYah1Akypmiqai7pDHxRq6sHAIrm4dBp7qg01KPRLdnqK2wE6seFki1ZujLza0M
EVTLaAqFtedXidYtKqfjVVAGtRLdfiIJnORXcwCPXzv+yqDC+DTPDyV5oZxh7niQglBL6Jr+ROjv
UznMgbKwwSTWckn4GbVIroTlreqv6CLstNBro/R8yr9JvqmmN/K3LPv2/CYVVh/1HzNUhHRzXzML
wq1SlpYy7Ss/cqekMPp8O7OZbfjMN7S9Tsvy4TZwhO8GF9s1npXlZbLaTOj5RveeermPh1sjSWcL
MgxwiZxR/G70ZZXG2jRZltYJ8CIaAlzw3ZBf3mWV+uneGF9KgCfRr3B65b3HHJgxsorvNboocrRE
sjgpVe6HpmaAs4Hc39M8xqMBpk95vjILoObVhZbMI4YuT4mCGnzSet8GeRNN62Pu5mDB638UiwJj
WyES+nWoc4P3zSoVOjF/MCAbqgYqugdBvtBOB6ihG7D+BZDH0aL2rxNKPdhEGywup7FKDZx4PjpF
spODtf77leGLy3t8KoGkHy5PxPQxYPA0PI0TOe40m1Ws71/wQnGKRKB0u/zrl8qJsumMoKXp28ex
QF1+9QYwtD4YFQLXQtfxd7wuKkoAkbw6lVnc/RsNfbOP+C0NW8csCDFQedk1qsxiOzHYAWHpwe3y
JU6MSmQ0MKPx8+eNd7bosU9+bGxcs9BDRFeG+Vx7jbLbuhKOx36Xa/TdIZ5e/t79wou52lvU90l9
rqS1AQVU8C29RdcWtMLLA0aHSNpMwvlRbPetEsTNJuyyuB8QBmb0xZxDDOgeSzhcER7qXkJeKzcf
B2eN4HQ2FhUYO6sm0VsfxdUZwx2qTqQhxruYUriSpH3U5/L/HV7m2arSbHf0YpNsc71wm6aE4jP8
YdrHSL6TrjOMWomHVcpA5RT5pucCksCt/cfUnK6bOf8yo4q2pTfZFfKyFXlgTMsO9dVwRoh5AL/t
Ko1OdxHfcxpbjQN4dL1yy496hRO/ucz85kw3stUS+vn3QOnSsgMVMhW4Wd8ZDbI+7sneZzBuPg+i
Xi+Cg5Z8uRBKd5ItEIYXr3OjzMuHwtkywhOuLdxJ64i8H1djafYxzJ0OmJ0DK3Sn1yldZJr5bAKo
Uxs/xan5t12IqcIgDX4vAW6k+tRRmTb/n0FpJMsajpoX8vxS8PmpL0mGZUvbh9u8ArP2y9dEzuFX
glE87xkUm6CaSqRHI2BBfe0yqxzq8OXmzCbVlVnvFDOVb9w2ex6FQvex0VYk+xxbIBtgRazavo9b
dxqjlJcxVWUj2BJ2Hs0Ml7mPcHPd2z5LHxDg9dPICxTgKMO/RGW7YFqqGlDtmdBugeY1+8rMAhkL
nFLOynY8H57Q/qTlQEbnv124fmcu1AyM9fEwtmUZvVti7AP7HAqiT9AZw4dsQZWZDWo/Qm3QQN3J
/r/n3UUUEXWVtE+cwYFbOkAnOYYLGC4PCQj55vDGs06M1XVlr6VUB8+4IS7QXRLU9NZe762Zff88
BRMwIea5mZEitZU7oFQjaCX7Ywd4S7LiICLpU+EMD8j3Fkfrh4QVjHgGzmgos8WxePN1v+3VWmS2
l9TiTBsjYrzOW8dLttPwjzBQZN7Km/vDNvepfxZ8XcQkztWWwEm4g7g/gZfDleqDA0tQE1Jbp795
vR38+MfYnNU+BDwVvkxtEDQfF3DgYhEabf9kdI84eruR8KyE2hWu0x1ETMWPK9yWdPhyW01dsP4X
jVQBY+crIJtmxd184vs+92ANsvyV1wRh7e2qk9/Jp5kWovetuOG+wz52BOGqQUuiIonocfdpBE56
FhjrbFI4DWIS5thAAPN5DcRkrcc1Y81jC9PasRfIawZberYuJXr0uypCUOItHxAfb6M0yJY128+x
JiHphwp8N5LUrisYSjz01+MPNz4Qoj6YrL9tJd1eNk8Gwkmf9goCqx4qIoMp2/0QtrWOpMJK5aJa
y6xMfBWYOLaU3Iuvn39+bZa6nDP0jlmnbmreWoNnYei7LweTQWxLF2a+beLQS08HLZhUPhA4AHK8
Z5YomXpwqK8G5z2E3wzeiWUPh2Qw1pzlmzem1Yf/WXTYItiNBrS1Oo3m8q4O0Tce2v55McFJfw+X
6Z7LX4Ly+TrROQjE2Gt9F+Tp0Nq9eCrQAjuAse/QI1TqNyO+9ZAA4A9U27SvE1JOux/2GIt+i1XQ
eM6/Oyz83sKr/BftoSNYghO9gkfOAtMwLo3MKTNJ2N4taCdniyNzm60boFUP+YKbUOVKnGH6dqvC
kK5uTtY5A/agCsqFBhgcddZdWcIoBpdBWxsm0/v+/fGLyrLfqsXG/2iTJlUqgEYeC4BvurOq20px
lnHfZ1DJngC8nzjByOBIm+6hrsxxwlQqOypUXCtqbuJP439DILW1dRRivZOOMUCK46HNJCrsV1pY
HqvrMHmL8fUKJm2hO1p7fv0WFhKgcOhcyHvl4Bly2uRRjq142exPUPTJXAP7g/D1upUMFRJqFqmx
YYAugr61O7hxTq9dKeiNlaap3KPFM91Rhg5Brk6izowIElXZr5nvXlswDbnhOJJRZp6dChGTBVm1
48Ud2TkJf/+hr/pH9PAUT9+AOBg1psZ+4Lu6U4IUHxSsOTEtA0KqV6sTywl7MJIz6e+a4S6iT9QR
T+e9FYzA+z5yk7fOujhBlMZ8dcnxYkDtKfRr7qVlvYjLHcHG+yhtgAV+QRY1PA9rLkZQpDxr0rnH
IdrlHtvwcWwSJy0oZd0DE5j3MP3yW6B++p2BclgWOCQG90wIEjgSS+uOKEPzS8ZwKj2Vms+06Bx5
tTOfNK3yWyjihKN+GcxQmQ6NYZXcpXB//b/EXFCXsnb8FrM38+Qw+XzQigTGZxKgqrV6XOvwyaVO
5XVkn5P/6olR01L0DmTSMtnOrlojG0mjQ+DzskDABFTMIXtEXI6XVbs7f65VOO+JgHKRERx+E13U
tpHL6BVacUvRaux8b7LwtrkYM1CHwRfc+5BUg6mHDyRekL5HTCASI5mRxQgwRDd81jsb4/8YIcss
wGU6SUWNPwc6XbAhHvycCv6ZEmPdaVl+TRDUS81Cc+k4O8nlXj2zyVijb9cn9RaEIUPwksWxkwxa
ufE7kkhj3Caphg42SFHZMwJtF2mbPWzQK55Zx/oxzhlT3dcOiUOdFpQ8zjGJfmevzD44c5I6/8gO
OyrrwFAFOQJufn56jZTlWvy3qvKe/AgL8vpSnBYocCwjyzr2FZtUKzNNnZhccpgRGR0RePnsWYye
Boh7p3eOicZzlYGxz9BCLIbuS7elipL5Ye9ktRDyMN71InSFnRTwG3lPkhWA1DQmXal+Qei2/jVI
SbNeGjBelS6K8UYsqYsF6VjoiRxscVgitHm6PWfhImlTwM9nV9Vtpw1CIqOn8GAtLNZqpjb3gkwK
UBXJhcnn10rPc2DfHP7Q3GpgPhlPFXCkA9Ip8UU2OAaSL2CkIF25kjf+MHPAOcMng9Oflw9IR371
z5fSVqnnz1qfFjItXTxOzLicoCzum4Ei3Sf0EGRt5Ygz63z+jeuZi7s8twJWhGE32+1iimVQkmJU
0mlEC+C8tdUpUD3LJDF5Hgp1se86ERkHpQWZCERMoFFYKtXulXpCZ8E52VVsNKxzrBnf621jUlNP
QS8fUbcRgdXnfmINituLvtafJ4ogdKyEpGSVlCsg8FQXsVa8aban4CfaYRtqKVGa7AgzNv+OJwSK
UXTiy+7Zbi7/X50IKzIc9GUhFTSStjzSJJhGMKVCEaOLv83JSUdMdVYO1fV/LT9ZpvHbaBR1BsXi
Tf6UvRmbMJThK63lDvfdJHrGPIc3U6t8d2ni8D+8rpyVBVK+TyOeYZ5qhmZxLdaVkKO70LyysJXY
lGiLu7CjrShKyjSzWLxQotQqYZiWG1ur7ViJ4bIkbdaHMRnlRjDAII1f4gH+uahZ9goJ2V8xvFWW
gnLsyXyRaAovSjWKLRWACEK4s8abk0EZjRtAuXQnKyt7f3SIkwHmyGnm2qudkgj+JHZKSKLRkvr8
40sTthZV0X5vgYf/zM8nmn6AjsKcOJZkNh2nZDD9V04xAWmIUG3Jjt9JVCPeGGUYSjFbdxMbMh0s
zvBjn6ElJD1TAGlzXSz9fT97STwZeyyC0guHb+BbOJkaJSisMh5ARhH98CN9Bk8DXSc43Tb92HIv
zJ656Mu9WOP37zsLfmyFcdSJxjOFbQO5ZqVnpAHkjVA6tQruw9JRljGONGDROVP0K6Oc5FzeO1Dl
IEsL06zwHbsPWh+V4Rz8FRtqSpiqR81CcrCmCSMMIEn3B9Fo/EhvOyE3AVPAQwxLCiYOsA3WeabC
iW+cMtJzDs9I0Lt8ErVJqGqW/hvs7EZrjcylvVG6/wXuItxqs15xVTDrFA+mcV8pxcAX6MMHtsBf
s+Ywrrev+MtcWurZm2DmWLWnz1/CWNU9V9NEyjA3X73uXs8ou9bWd7Y6CGG2pXpFhD4BFD/0IU8E
nl3721ZZR53McndCW3puLSu+Om033IdlU/X2qmoxqiGaXa+9ogSaH5sSlBbW5eJ/CMNzb201z6A3
mXB4Tf8UGMnWf3uNLf6+/HP4ir4zpNyeBJ5aEPZFmgpfgZjp5Fk871Rxk+QiVKSLp1lZ/sFqjGHL
ha8eE9m4KFiYn/oGspzURfCJTVLv1uH/sG3KABCW0lVwjOocjreGYBVQlAjgmkpEtQTBScRNM0W+
YEEnkKfFfDuf5F7I9L6eolb9s1V9SCdp7mr0ceYFT5ExoDxOUwE6PElJTliZssilJEiXso6fxDw7
AxgcFr2W9Mv223pSW8Oet1cNcLWAf1rjSQa5GVX3qexU0qZjB/1ReLXsCLMskVO5xQ4QzUBBBBpk
P51K9f9zvHZBwZWJC4j3tdhBDVnXjlr3M13HqlTqHsau4NKoksOgvFrcu9DRA8eF70eVwWLhm8WR
RGmFGCdxUD1OhT1jMIBY25EsMtQ4qbxmwSMZ4llKA/8pzrJjjjnoTQp7Ni34PCnrkzGvmQg4DAa/
zraGQgfqRu80df2XgZjuiAk2e6Tf2o8ly4rQAevn+Ej2qN1pfSlfjKPHIgitcmQfBjOKUm6DO2A5
mnk0GGXMoaNIaY2STDWvJTNFxoagKeSoeDu6G8FaVcYeh/WS3C57kmKQR2BqeHKnZjuu3c7pe/GN
4/J6FBzRQ30pjygiolqZR22GghlOv1Zp4DSKm4tcqJIPPAVpIyQXyU7PCbseKb7qJNKIdMLVYwPT
FZxNbwvvHpJgafGbMpTj+ze1WRPC+e/8y2jV+NfGoB3bN8BtaJep+YMgTns6Huq9yq3wtOdhxaNu
9zdjnw9yu8wjb7PeMBVgPRImbG3gw3+bODqgcBBtTbZ0iNyecreCmkL/ECoYSPMSLDxVBPjxPdVr
uoWdCttfivGf5GSO1cIxApryZS8Jml5y2qFOuRVRa/t91afjtwe1/SGrlDOI30IQ3YZbKq5/502i
Fvc/JuVWm2pE/LBRjyvVkwoe/3iBcJJ4uc5Ygk3X9CR/guRUCkUuvOzd3avaqMyTDWhi4uusA3lt
tvWqDWCk5VgERfUq/yTt0CY0uQHV6+TXBzus3mv/kaRWgTrDgXZBfikmkYzZjE2PWwuj6BELMBzm
8O6Jge1gzYkz2JbzhjDuVn91lqyjY7qll0i4dO1WiGIQ0RGdzUb2oTaJsTAWjSCWAISnzvOP7QOs
jv6qzavjrN+tak7q+TaumQsyC6l/QmQkZh1gmrX4c3WvWnS4JOLf2qS/ZD3Q+ZxKhKn4vcY8Dkko
YdzLW0mvjLrte8Z7URv3uIMSItOo5Ewp0VmkigBpJ6FhKG6cq0RHvWtlZ4ik5l9kRUjfwqlcUHd5
ZWZlujcA9eNX9NRhwY3qYonLR3YuTQP3ATAoapA96jcEaAo0FdL2fnV9X2GlIT6dAWQoAxfaeYFk
CSnnm4C5dxJ7LjXyYpnRzlk1mbfziKAmHuOAIRN6471ZHPlovEhE0Zry1vbajmSMWrw4AL5qNijm
amVTzTeZ9Ynz26hOC7wzOrCmV/F3oK5LeSU2V3mmnOghNgiBB1QnDUNAjiE3/urhU687RhZEL2yC
04RUBZqM+74AJvhwfe0J8kqhECYlFF2Cch5zPxwhWleUC7DjFPvTPgUDGau3Llw1b0E7TT9mJ0bO
YEYeFL+bqukpoRQp0tIoP1wGB+Zg1cvLLtyScmq8bChV/nSTPxrdF920UhKCtnRZfac9pnH1IsWD
v6EM00hUSUjXsrN6X3y5Dqx8TlC7wXSl0Z+XZDplAV57baH7fEyit4oNEj/wa9s1ZqO9rzgXI+1X
gXzbG4WwTiu32DyTxFn3E1PlQotOhI7g/HCdpN+t1IHymI2WNx3WDn8fzcgw19n/PGbZ3LtPkMa5
4XuVS4Y3fjxWR371w5NgJQubqE8DGyS25VXavYV32xBFLAonrZg8ZuoZzPqaEdn/hqAHnMETmCKn
O+FMkuWqOzJ3P/UTK4B1nBd4XoPVEN37MLuf89m2VWORla98cYmV50ez3hp9DYne01HTzo+50mM2
lnnQSaIu6QGWZs5Ah1ZS8duubFEv1jQH23fHt7jKqqx4AeKytprYmPF0PRFRRs7dF1aidagqIZ19
YYHBKmwNAsFWX6bG3FBgBY8GBpuVs9I6HxzVYWDjplsYbOqM6ZhTbvLZlh9C4Va8jyAN0/W3a2Ze
uZvddO1Pwz1xMZgO/2zzya3mwu0fGw4qq50q4jzXv3u5jHo3lBeafyG8FVp3bikBX50dwRFQJgi9
z3flXdDwuGFrdCjbia6dyvQvCGRE3ORKRivqdzuu3nHhcpNLsMh43WiaZDmNJu0Drt/RIolG6Rh4
U9bdSDzqENO0XUecA7E5/PLLbbAo06HjjvBDa4sFzJHXKfVmn2T5upgcXd9oAwkFBrNWGvyu+IoN
5J9pDPg4vye1BkNmomappJtWemfocEV+tD3Danr+Nh+oFdY3e58eVaAUsLZNODHv2D9+ZmP1fcF7
MUKdv8bN5gUljXiX31RvxOsQnaom+XUWYrgJsXHuZSTkzf+p9UjXztsfB+OEpCKXC6U9jNsuCzrn
ZNAlpy0bRrmeOu1fLszSYmyPLEf+1Z44j5sYim4AZZYK5sCRs7U/T8C/sJGfrfNbfRw1e+5dedwv
TO0wHnPkavoMK5Y3fwxc8RA5JHjmZTJTd+TxMNk4JjoWpgzwm1PtcmV/IQ3+52mH15gaOw069ulw
/zcFGnr9f17zGsz+Z1ePrivJszieQCdh0RFu+f0mPE8MhGk2U+gMbphfFaxRDLqd+7FPs8E8hcA8
ANBUbPrN3O7V9JHbu3i8kdeEv6CX94iMkV/2EQGB9EJGGdO2M42fD7PX76TGmQpJbRloja2no7Jr
N8sDecye7uH6H76NQEfnDONueKTRRVezvYa0w++Ug+vb2C+Mry/8oJqtTjWv/9U5r6C/qqqjsTju
gedkAVoTle9YshriAuvKgUa3ncF6C5Fqj7xKwX6FgUIO2T2PB6hKq/aRGZP+3u4XLXbCMGGH3uly
wYZ/EazNPwEBnr1C9Luug1Gw6RO65av38/aQ1SfWtfUaP1e2UOv4PFm2dXEDHPolod8/j9Be1usD
Fc54IyQ2fqMykiAu+INdrlKUUqsc55AnRZuV7e1xN2DsQZb91J/CCFx4ehhfZ5aBIrBf/AskJi+T
aRd4osWnMiNQa2gCzDvkG5bl6FY3d+TzulOxhnwpKmKeQLu++PHY90WizQd6Gi/i2oQ9v1/tjmIu
Q4ADc7fhowpSkDfD+xBSgPU0yYyTQ3IjXtLI7ukIWR/qAWuSH6tLbTRtWOUvuFQMdxmnvnQ5lR8z
bGzalOcTqp+LnOZSi1jujj4fKZ+d8kqYbz3Fjga0ncxOjjS4spPXwPhTGfGsfqqXmxxSPzoBgMwX
KE0LxNlRBZt2s7Aa73wNpcFhE+jR1jv5D850rzCedtCJfvnm5Fjy7wNUbU9P/O8uoLUEWIBO/Ndn
rlMOWxIrK/Xi7Ch9GlOc/2SxkGiJXkezee4I99T832tc2DPtKazjDxQtybKP2rn9IBFcjeUEBBv6
gI9iCZrNImjqCP2FdEPQZfpKF0e7W0Qz8EMQNFUcIbfsluPJ5GzVriO2iKoROa6G9Y/LhRkfLtSf
+QFKpd2T0ldDYTXdrGB9WZMBDu8tI42WN4udbR19Ac4q/cjOHkiTvw59dDpf5+Mp94vavX+oMNUP
Joa2vNiIWBxgW7QbIqD4df+tiCDM+ZeYpYAJLkMm6Ge9lAC5Xl9z0toozxeSr4cSDNc3Gsom5DTu
VVr4BazGmpn7zI9HnvuVqI05xXsYsfqB2MoKBvoiSfsM37a2UHIGgWzNotQqfyHLSqcbnpcdtSIu
ifGYD+tXua+4+LJk8an/xfNXCtzwn/7vWMNVk6TcZACKGnirc2LVteY16RWo3lSu/G3Vbp7vSXbh
10LejAMHpB/vS4NjDwOLX3/V4VR0i7pdiLvxqL6aeIz/D3205wVGUVv+uvZxYyThDA1nRTljuXRP
v1WLvej5CVgg0Gvz1cZV/LWZJQR0SuwJm19pJHRisnjf3Hvls30i7LSOBOZBuIKzxwO26izFW53P
3tx+6Lne250hth9jyv5Ap1zZgJutcK4LsDM0Smu4erb4m4k0cagKSYrfr66yqSLOyPz8CdFeO4gY
jkx1B8hlrAWqjUj7DhQh8HXI65lt56hLPmJLyhq6qgUdm73LiN5xZnBkv+aGg4bFcMA33x1tl1OA
ErF4MBdN3yoCc4rQ74dXw625U705S1Z2pi/mcBSPjXYOBWmBn5btrU696A0b32W6zASz8+mBmkHC
LfKDQ79pG/PYMLF7DasLZNQiVvH/zSfYtSgLt2WO8NebwG2rRa9a0BMsOBxCV35Chsor8dmkCu3k
UCtWQubS0Xck0hh7R3JcKd/oyX3y1DFvbXNWIy00OCYwyVoHXWyv6el8EK61mv6/cbSGcwFVeefa
PnXTeilFGVf9MuhvtK1JWzesEpF9Fq8iGrV0HKgZM0qxKyR3ka4SVSsrgHb7mVxgZ1WXAP2cbtDh
au4qyn8Xd9H0A3BuJLi3Ut7xCq6dOwTurNy3/mVrn9BfasoVTwkRxx1cu67rMPiyFV+XQoAs76pM
Hm9sabnIrfQl8GSmCIyVqPII4dove7vdIOxYBvy7Dn5/14o6xbJvmxJeUDE3qVtR8ig7iw9gnNUW
DWEEV1gBBNjwYxz4bODIA49869y5Rvo5LGFmz7Z93rcTwdCLW2aAPJwqz+UT+GFhDdOB5l6xNMXb
6BlbPnZ+RS0RucNAu2b0MBsAqtD6FJLQDKpB2sNxktYq4R39B+LrWleuennk+TeH9cWFgbv+pZuC
+1cKQ9YJjRCGQ9q3g9Bi0EmbWHdpjzlyM2ywa3G6+jh52djbEUnFxxSza4CCWNUkowfKO//cyA+q
z3TBASFc/ilGYhEp8QYw9XXv2aec9LLiha22TA5gme0dOu8cm7BPFAZDmELlK0RoKAv6mWOuv8Kw
kPH6OaG1lQYkuGvEAyvlwUEKlPPBCBhZoJNubmoqg3k/SbA8HYUDwJklxgrTxZWowGFvt8WSWcK0
sajywkcG6wV9hfPfRXzITGfVMiuJ06rwCp6JzWiOIhwLDTgBkLFLpwONNcsetBu1b3/HfPGtMaxf
P71RmiI0P3Nx4g5QY/SnN0JBFYXUm9kvSD8aQRvDqKSpG5DuENYeoT5mbOl32qsd/72sc7yjQmVm
SIerDaeOgzXrAw3N2EnO6xowvPEbCltdvKyat7wZaUP3t1t9p1/gpIznmHpszaJzKb8+qKzK04AV
iVPRUmR6/kN15PjCPb0iMVhcJrNMYh6Xgw2al9K7p9WraIrJswEd2JqqiBD4oOMWUWkeWfPB/xZb
fIVqDV/QCGW6NKWCLVa14CjEs96rosQWMTGI6iAtW805HFmE52NLzYF1QBIwSUzuUp8hmInvTW4z
/8UwFPhqcwjhMgel24jawJQoEQKRPy2U2w1ahC2a32ToYcyqP2KR9B4dJv1pecLQkuxfE0xhQG1L
sM/+CvXQgmXIxLAvyBuYpHwiiZgJ4w522dQD5s4oHWFgkbEHgs0xkAB/goXm2+dm2g1VaPo6XLzd
A1iVtQ9vp0VhAUy+DDKcS2UeK088lo+OL6Nnk0MjNxfdgxlOCPbASYgfkfoxy5isBuHQlPS21yeG
rc1fxZOci+RYfsLAzfBMHj8dqXAhLZzJ+UoZjVjcAi6EziorgUZvSjUiiN96iGt1ltWu5dnRSW8B
PFPd0qNuW8jbNTXu8NEnzxrmxTBMwe0TYtJWLc/ghd9/I4STp/wkg1Ev6BtFy1V1gjQyyHVv/ECh
CGNwdl7O4xtPz0PPNxJ51F/QxvTjquwgURS60IWwYyGr/zbCM9PUP0YGGXLO1Qrp2FSGMjmzIuTA
FWwxb5p7iwFywsLrQolBKAWiwYTQQruLCfa/OYfLHfL4PHdZo/omAP9p6zMQuRjx+P9hmEJNxQ6p
7f993wSZEhBUwWUgm2BPJe80v+5BpEJYg1Zm4nmeUt76h6UAwf7phRI3zL4S980safRmpNcZsfjS
SFYhFzGjtw6j9Vvqx1WqgUbd2dx06urRoLVBA/AFwu77pQzei4kwTBOo7INPRlMV4Ef255wtyWpr
jdydDsurL6ryj3drImb/rIRlolfdEAEHnJTZiD9gHLabCGB6r3sGGpeo1PX9WCxMO0665DBE7NW/
EY8AWx1B+sl663+xfOuOrOXT0x8orszR6xDtkB7FZP3+eNCm7VwN2vOviCPQRNyKYosr60pTAqrc
oebtknB3l3X1rM3kl3i8rVyWQrv5t0TlBCbi1kuU2SQMiJbbZlpJiz1zUUuayD5oJ5DhTeH4o9Y8
gTDdchB7NyrzsawQZeXgscyvX5srhx5cJJfmAV6Wj7ITJfddm38p4YPpUGRKi3AhPAxwJd2Ll7bO
3/KkqCIjZLQeRtqBp5r8Qp6R/NO85BX9ot+SBQNbqlXCjva/PG8j3g/RBq+fa+P/jvIjmqBdQ+KG
bjSOGzGfCk7nMJpiJgDDZKKprzrnZ82960SR+lv+LCx4gw2FYAFGxVxROUkdvlItJ7vvn9f7LE8a
XRvL1SIFo0Y0/f4Q22v8m5oZ4F6i7qVZWS1nwTdG/ndB+zZbqX1CkiAnF+4ofXsJ7DW0nt4EXYyC
UxuUobtiS2XjeDQbMaHPxjpPaIubas/YvjI6Wof5m8zwYaZ5RGrUHk1qltj/PFzCBVcC391J8Aow
TerLfTCyKdGjU5PPaHpuyYUZfWfOx+9Q09ojEXzuAPvf1f9aTm4wiuOp0AEwuDrPoFLpmx3cvZHg
qpE5WzYudTD7J/L+MINhLazLWJmaa5HgICb7Th4P2vbSEBOSAMnaNhOZtV4iWQ+crRjsUXDqU91r
OAM6OEwk5ePCih7/TFT1odMXyj/4kSUrqLAb3rgMqCzm481K99uyJkCvTEyUqU204OzDifiy2Q9f
TgA3u+Lqn+YU4m1yDHvmHhCZYZgsV4u9BQ7y5amZR2SwMiMt0HByrz5U6iS6WyswcFJSax/94LEM
5m5w6hLRIRwIkkHWO41yip8NxzqUhLVfShhxSXGWKvS9shKj9Kk+hoItTIT3pFhvZIoxnKUPKhId
MjiTAj2P6374lukqhd6l/ixfzpGDxikp0BW01Z/hdGNoGLT4vj3qvn+5J0c92UV2nZpzZDN41H94
whJ1lDU5BrOTaBZQgWob1eaLvzcDAL3GIUsJIQ/i9w46cwDyy24//8/DaB7vxwUXelvjmZFjQJE0
iYSx8ehjtgZU3NrBjhf29/XeF1hg2+sBr01Rpx791xaz0bIULTTvAUXlGBbvm1sWzs/Wc8vEFcuc
f1pGHInVqNKjgdrgnqQpfYueZjY/BWgkK3aOq3EQoTbJl7uZ/8EdUOsLrqNJEFuofrUL5AH8VKZw
bUk5O0y2dQoE3ceJomzGz3J1fMQ6lHm63jsQMj2/GynsydrVsFSrbgD6KMz5uHnYJWFLHBAuE+f4
pQFwN5c0Mw+2iYytkXpJD1OAg/Hp2SEdblxn3v74eWlKiCfjEgLyG2zq2yEDqwmEvHTxKAVf7t91
hnPa6i9+cJmOHXTQWWVRY8Vc+eIIcCLIx6kPPkJ7ca92OjR4IDoOlm1+xhGhnmruzG7k2goJ5ZeL
2WbmPeReGWESZTKyewLQ8VSnwYzKJ5HdftQxB6jrJnZATs909TSLuyfZVbag1s3eRTyb477mKAs1
29wk/xhO7RatXaULyfcCHf88+bNi8k//mrpJLaey84wj9I8KVPhuy4ylRyDqut1OmbNI6PGfDQve
StbSrw2Po8RkPnwbG16GhDiVSpZfjF1HiOpHz8pp+UdnYhLIYavidov3ZLH5mrgo9wocS9aCicu5
eHFvpnhYVtmdilsBgSuuGKrPdf8ho16IldTgTSQD3YKTU9bKcoyTWLDTdWqEZ4En7Dy6BMYemhuX
SGINVdqrvIagVRMGq4FMB+yMorP5KZWmMmelSBWgKcR3nm6o4saHI1zgj1s/R/SanJvKSyiYd06+
pulk0g04tNzH7qPXEys9jDLA3NYHWXeL8fqnrYX/KRRgRZFZ0h3InHIUhpDWIIF1X5GbhLEe3gHH
Z+7/yLdivabCo5cbPfKhTaksIahw99qgRMadIcPT/E5pXk23pBtq137ogwDNeCzzeNSPYSgaJRTY
P7ZwhUTmJucFFLVD6xbsM6S85ha7ZlZGBhdMbJgtXyLAuJMaQOkVqkJ70rFwZLviSNhum8HUQkM6
Y8iUkh9+Fds+y/bhwQzrX0fwLkAWUBmM+q0nJJfNgh0+/0UgqFcdTWpq7NbujpXu8trODtU/JxJ/
6EwkH81RdjgI0YYeRWRi5zrfpu6H5doOeRFtBctErqpsnfaZ1xTNZ7O3dxHl/smeebC0T7ZJZjv5
TBvWOjODw0Vdu3qdd8FFwPbH1tEAgUJiduH15liKd8sBmQ6EJIl5n0Mr6cyGEXTNGvBhFE1gH+/I
KlFj6Husgb9ROW+xFB+WI/XqDMCDluuwpCAFvu2aKVl2RcnL9XttNWEhmuVuT6hEPpdqV48p3iS+
pBNvXYhfOi68hA/gQs+bOt7On9RKmw4xyl8dVtah2Au5nanyr391MmD/CrKxR/w9KVIXyQ8D9YzM
I6Jo4KcgMKX8lepGm3q3AOPpHowDihjDtKm+M5AAsgwIIeT08TskY0cZoE0QBBR12TDEt8buJZ6c
+zfKeH8wpnvIffoR8luzJGkB94LCllD9FUIvWeI98HiDsolGqamYo6r8ext/SMEcfQ8JIBHJF8io
+uP9I+E8Lc9lL9plUwMqa4TXKx1Mtso2iydnTyan4/YsdZFH4G2Lj7kaqFMWtP7D/B7ygR1vYZYH
ZZ+MMjXhTjl5yMLkxJpVAaojYW84GK4BlyLywUVm77dWfuVqsB/ZebBIArjkogSi+PIOIO2HIoKI
T3bgvaxHHxHC/ivUUXru1rmCNHoaNxKwQRxdxjBXp6k6xDleMkQTymUQM5XgwIzZUqE5TgfO7mVI
1wPQsa7qwT0LY5Qpu2n1hDuBUGR4DH/lnWTVbXNrvcW0DnNkL0D988nF3fTa5fXxIU4nsgEUrP4Q
wjknmVLGY+toXloKR1WrSyrkXpiOdnU53M7slRW2BqOIb1ryeNfJ3cAIMtK+SGUuiNWGeEssd1vi
DEfuD6CumS3V1G9gS8lt6TIqlJ3msVKY5B4CgK8rKdeA1pHIpbGh/zWQYqqopy5eORoAyUemM9TJ
ULy5BGm+D0/12Blxe7Qt4Y9v/YcpY4b0jKCdWUoz9nhKlgxYIh/jiWxCFXCm59ic3Y6XKWwI6TJV
mFPSi/1h5CiN2s2z5N6YPKNkLP+GZkSlwK6TdNy2SRZ8JZEcRHb7dV5H24kLDCMome+YGgnyeks2
biQP+BZIPw8Uj+VqfpPNgkW/sYBdbO2BYZTAC/8tfLwvGBlgoeQJL6c9ZFKDLc1EQIvB0vDxGUO+
W3rrhm6KQgam65czm3U5w8Ti4dPApipwv+lHPNCC7IogpdsauAU6UbVWIWh0dEW3PwnePV9tkaBn
6/kwmB1KjMcQLzzGs1sRq0irtsqbzJHOh0522bw9NClSRZhnWt89shKTWRLmmemhA+stkVCjv9pL
JnwUOO+abq0nb5vag8XMJuziQP2H8cAPMx4TI6EkuocvSR3c/Xh7Z/lGuat6/MqvsAMJWppnxGqD
mQHrj8lV308ruf6pI25guQcdNe4s+tL2qwj8YkxhdB+e8FaolfdrLtAizBcG91VEw3q1RMABej6m
DhGlpoUZba5JSP+gqbT/FSc/Y19Bg74mftnBCA9pDjM02UNSCHbASFYPsuSBs2JmTu92+du1Y4I6
SRrPEUnqMeOq06tAScnjKuGyoZ8OM7sxTyf1VGd7DIGEqH2HglpXMKKBN5tTE11fX+lIMbl2otsN
M/ui2VfHhJiVUQXpuzrQ2QW9zB8ZYZD63GNNiaarFtm80ecILo6wjKuDnDln0sGztWWTkIHl5rmC
yhiw3uGY2qVM4X9ljBaFGI26a8qpVCJRwut+M1ybfjxTLpvskETvNZUN465BJPNChBqIXmeAfOf5
b9mbK05S4u7d5pJfQckosYLOtN9XuStOt7qY8yBVDY8n9u6frtFscseLPkkLrs3FaPszhgnG7ifQ
EkFUW3KTPMubLjSwNatVABUVYIGsorjyc/vpzGiWgnTHw71D8mws05pSPZ8PqB8ydO1QlyuUrBQ6
lBYMrXWEOIaDHRHcm2umA/aI0LnpYmH6fuZZH0HTU4Fzr5cKIgcARqsaN29zIb5wP4YJkREVOu3K
iFK1P4lXQsHD31RTwhH6kVATrq8iBtlWL9nlCdUJae5Ma/ug9yUbivmHkQLNMGC6+9ze2+5SW/Uc
Dd/lw90cJcNSZ3zOzCC7+yUQ9gHK2STAaiBDf1Vp8h/bJNU41Ftz/o3m/NHZQrxZRfvoUHIpDzgL
3ybbiA82EAYVVp+lNVagGPj/Lm8gID+61vd73uKMSpQ0dSo+J3iAULfZEpfDJfvqAdI6sboFFVWL
LYWjP4DATZ6+4F4BTNmSotDBHDS8OyFZlBlQuvF1PSQyDezEw7sztGN4gRcYjuoAFeA9uZrYKXvc
c1cU6FfyMG0Uu6OScsNu6lq3rbD3AXciJ05JrsiZ+f2paIKQVMgsgokVNZhRj56gQTGiicGmhC9i
26LQFQoVmsMRc7L+r5h2/raMMdWR+2wJ6oQhZT9HWfK/6DcAFmgdAYoeqCgSKQIO1l7/7XPgPfH4
n7XIQncmGoBs65NwxikRyI5X2VOTgfE1JrHqwS0ZQDYPCJksXE/YRXhcD/8CtQAt86AeymiEdGwC
fKiNExWb5n5B9vlCqfravSwFU7UoSOjDc26ONNlvgpxfo2jMP2RHpknvajRlpMx8UM4KRSoYJnE5
KKPzMfRnq9l/4UPvf5T2ZjhyajkIeTuU5fw5L36euMqEaC980z2cpfTOutccTc5YxG1jOQu+G12X
Qrh/DRZg+6NO4Ej/pRP/JRGvz6mFWW80MzOoa4/UH1zCRiH0Pa0jSGvVp0NoReMxT1RB391ZzL/2
nS6PDRYv+hu473Wd8vRJtbUpB/mgy9+RdTrmA7SUWX/WMiKsYZfF+O365j3sNSQBIfUaPFDiudFz
Lop7EidYsxYVLBYr8/FVLJPp5aHoXCTMH4DeAX16Xlrt/CRL63ooVACOfvbldjUUG/sVObf9vuvO
qkgjeKsG5ZbO/uhHTepp9Bt3jUiKjNNuWOOC2D3LurzwOpJJWFx9kLEFFrgp2djWGFNesKBZjeuS
KY2Elw8xa6gf4i+U/OyMln/tMLw5yabQnw1j0tUbuE82srlknQyPYclFYapbtKUniNYHaEw7wsS1
z6JY2DK4E3HURsns1W6s0MJkFP/VDsUYGJWZDcwXvOmLmra+ZN1q+ARRvISc6KnN1S3qHzbbYwD/
a/1jgHq2+h8t3WWUpooO51RLCbr/gwXsSZ10Hbtvra0pNPJNlAQCr593ONDiWMyWqbuL1tgueuOI
03b5CbTSy8rY6TQLJtZ/4jpNVvUS/w3w4r6BG4PEzZr2nt3MGyv/6BJC6kOYbJDSG4stFUvjVP+X
v4OfuM5He9KvRx0UC3FrUx6ZTWAj/3JDoe/hfqE2hKuZyeUrbWSAzVf3kujA45inwaUYZ2HBC7/k
YcXoRsbeZzbzAnWG5w0s7gQTbAVNCiU4uOw3d0U6t3VinVS+/LkotRncsLEOolAd4OOz5C47+oyf
7EdyaOzarMVQrE7fjddSluoMyjlOq3H1cvAdyMEHyGq+D9j3Y1RD49VlLkVwYpZXStZvABHuCNcF
5KnWOg9fH31owDc8v34/3n6+KSJ6S31WWQbWi4hG5r0hh5PwPMP1Sp0X/sufLVy5L2s6Cwa0zISf
2Bc52QkliKG1XYcIehItoT//2Sb4NSZtUkaJRCWoOJs2/DocM9lonQlWEUc3I8jszTpKLXSncjEL
zxwxRYuNoQvPkfKiKWBgR++EdFtZkVH7W5P98jVENO6/iP9B+pZuMO8FCwNm/pOSmtplQfKKzVJA
Bd4QmmgpULG0fyNXUdKPb4HM6aTXgPAap12AQQhvXyp7cGe3TmRmXHPJ/ixoe4+qRXwE0b8SFjNF
vgMlDlh1VsARvuqzKK3cI0h9Gk7r3WpUaEms6CE/d/J24mOIT1euWh5PmbfmMVDgxDyAEcoVoaSi
wfbbpN2gAvHdIywv8fLjZkaRUr0iDbzRk+JsUr/C+5EUxgH/fOE8Webxerfb+qZuIypPqaXSM6uI
ARYxgfcgLagMlQ5Iy+TnHLh8f080e2iSSQCK1wjOXu5+/x9nOJ10o57ItaGQFLgSJ6mesdeWxgOK
Fkf5uVx2w15bwiZ+eDFCMq9XtDRy7KmBZ8EdPTGh04/Lcv6Lwz2HHLF3MBNOzBKBsWkFpMR+/US5
8tj4P9TXRgsGS1/Idei6pLzFd9n4/rbuVbRHX9KoBgDeQ+BHklFxS7fvYwmRiRpLXkNwUccb33zS
FhbAf/11vTb+Wq0g/o7fx2ShKQ9tLpSi7OwtuW/GpiFJJtxbJJTeDEcLkhNMqS4IziG+5V+LVzLo
J3Me/5zPqD4h8bW4Rs9TR+UpSMpRJdmJhRK69qsugKmeYXyaC+9UkZ+toWQEY6o/qa0gUu164ldP
C9i1xS7zU2hQLQfV8kO8IzYgCYXrp5oX4IvlBFQ9ptNG8vN9yISAEP1XmycXOjVEsSDwJ2dhkbyo
VBEE8YORNKSXeltN1voRuA+RDTOariSzosy6v1a7qvOr4bEXmyxBBV2TROiuWACk/SsZyd+vzxYT
3fUXSNC9aLVcQwAG++jt6uOFUNziE2lu3GNZttnQRPO3mQjFtHuR3AiMETiXCbZTqzm7tHB1Pwp6
wZ+8nGVicz0v+yJ0+8yhnWwlFaUCAZyKVT7BytbyqhTGVWdWTifd0C+2PJ8nc8BSvKRn9B90pc3n
LIi7+8oJrFtAaxD1oN/+BZ6fzO7jQJmqQyTXBzptGigREoXhuRmjDnUuIAPMWpp+/ijfLCZsGrzg
qsPVOrzFGh6hzbJLujlI0M6XOzG7YAv+YYAutbXlOtXsrNRTQdHqSuzNT5LvzyryKFviM5zG6HwR
zkRUrnBwQWg9UQI8gdtbxvk74NwhnA7r09+8HCN4RTtoJY7F2lsQU+DrniLgJIuc8I7bVnswc50A
V+f4nsMzovXqWpTv2swg4VtjL5u7ZMSGeP3BVUuZO+BUx0Xy4jBy0bpiYM0+pQPJo0wb5G7/2iCK
iYe3w0kmuGig+mSunU81GHDbkTd1agW30hRnaQfFtzaDnoUEK/VytSlyY8nOuIizVX25jCx5f0wJ
/ilbGxDDor01P517kwaHhcqbAcu4yS8aYYcX6oTfFWhv/qf7mFkrMyVScFX8QOYWd1XO/B9v06Zp
XdrVaAAtNE88j2BAteFLCJof1BAqWkdAjh0N6nhXqLee7R0tI3rmA4E+6jXE1f9Ez4tS4osfGJ7p
DchndVBmav0VhuDrSaBtM22jWJn89Ml8A78X9Z7eSPqt5y5/Jh7Gw2gUU/IurBOQoJR79z3bK2fG
xIiQtjVQTRNs0zo6ZY6DqKv8CN3S7MxE4QKB6UyiQRjA3mRqQ1hueqBFsH1SFL9uzehANtIqKgSN
0NDlkmQjZ38zBJkBiSBbgTItIrcttvcGcBZ0wWKeKDcX8OtZgLun0I+1vlPJLoOT8FkJX7lswYb/
TqIjqfmQT8xFtjCu6YkCNctt7FaaQrPCkGLNmLw1F2KUDL5Guk4iJS/qTq7WDKB8kn0Y2HRnP2za
2tv1yMoSCD8E45VV3cpyTbZ4r7HHn27wFmG1qSWyJVC6pf5dszrhIp+2I8zgi28XYz6nfZQCmEJt
aVyIABCMFgZ5UeCbiUIIMmTfFl5KLRBj6EI8BD31zsMziHVyNSH0MnqPw17K+COzbl/ICD6zr36F
HqLbQ8F0uNpUBsQCukobD5Rqf3pzcB962NprgN2WkkVAuOx5vgaErL7A61BuA7cyurV7lGCdIhQA
TxdAOgKMx/Ha/3CI7R/UZkGZyzOgF7tLb51GYW9jsm7Ttcpn7ewabj1iQj6IOv+I82N8X8P+humd
NKXldddT6N6NvJfTiokZzXF/uMAzFFV0T1ONubAUFK9jRoTb7H60Mh10WgPWJ41aYCTL1jhyrwKx
GIU6+9n2v11d8sK/9puyek1HX6vsX7N4MM5Inq98o+3rGySS/j2CTUJ8rkV70YhzSNkugkh62VZA
88HGccuv98kMQqwInJiWapU7rAn41V57czucjVbIVg6oHP/EpMR6m6ONhUmEsXu3t9KcWOd1Lm+I
09nWxFiL7Oid3izd8XeRSv4t8gotoC0NM7DxpaY6VenlrYvIgeoFCtFJv3/5LaS6+zsgUCfmiZlG
O37iTId1TTULH5og7S0ogHEzLkq3fh5eDVegNd5pbGR2VYOYzS19UMmTQD+POK+7KIchkbkqvEKU
d51BNtfbdiuAvm40vhTZyql8e4RzTEPkDcdgVVI8FrjYzmOvt5LC8b7DSu2yXrjmOCYogGcKKg8h
4W6ZlUO5eSkOnexJ+qHZyQcFDCFOs1bK1QGmWIkUaFJtqK3wA8xV5PLSOVbzuXWlnaoT6EAiao4v
U6eCopkY7qigNCywfDIlC63YKOL0xn2Jz8FiMAYnfs4FwG2VY4RLxAtRadmgwQreFzLGVbwLzUXv
ICECZTRW0VW33t31z6cypeLV5lx9fUJ7RZD+fxRpO352AOGyZnxmxDyL2H2iBrvb4xNPtNdUYDmt
Keyi4gpeAaUOStfWqHF+noMFiF4eOQBc7L6kZD7qW/L73v+ei6A3kkLP6y8y6OZdkwbJkmqigtiO
0E2wqT99DFNMCxNjaPtlt94gMN0SnYi0NlhceoTehyzuF14hRneBXDFV0zFa4GPbSCwXQ5dmsKVz
zyMFVFB1r2nAl9c54755l9S9pMCb+XGdIMN1TQ7c6QY7SoBxnE7e77Ubb5z18LeBP4rI0U/Ri5XW
J59gxw/dr9B+3w6mLJwUQ7rO7FJKA4XhzTVf6HXE8trZJOnTFDPcQzKLRP6s8WltuwuUo+Z+m9HG
Z9d2OiQYYTPUHzO4KjJo5FIl0cClEhWyvzuWmvpQShzLGl2l3OEcSSCTjWJfHUeKV3m3+eYVB96/
y/ZUEXmlqo/lgrAawYz/3Hv2sD9VapJ13P2BdKJq3B0dvWGDo6zjqyRhTCVPcIcm1lTpB84yDGwz
dv1D02YOSYuJo2aSgiaLpmibIH8Qy2aPmAbl75ehwzHDyHdS0r1h+Oyb9kVJ/YqSUGrKncoAC9rf
QZni+Ml5NgGxbTPf1N2N1AJvhD6tU82qI22tZXqp6tKQEUJ1hyCzmLUr3955jgH+I6e5q0P5qPv/
2rG+xT3Dw8V8tjB2Vgd/Bfc0fGVKAz9VAt48Si/QBtIiyGWDjhmYsUX4GwP8EBhkaU6aLVQPtiVn
ds7X5yYA1qR0pUWljq9Ru89gVqfmGBY01IJLvOBsCrBwjTF/4ErI44OwbhFNIwby+y/HA8y5bF6r
3J3U9FONNWU6XhPdcEAve+fVvejJpGbAXDXFeynZriMHLf0A+irQCRASxtqu3kUIGsezRWdEQRqy
VCVPNIiuVhjeVh4YpEpPOIsqsWHQpNhNynLYKjoLY1shpKseDVwEFnO66Rg0eDbd59/daG724ici
cRSLj47vfEcb+2lNhmJdDrnAuFR+XG/hSlNUzpfKSsHgSbjN0uDToXmLL65xBZUWnKXI5BxNFxKb
+eoqeqachwhlRye/87T0u6t7ssg5nGoK5D9hY0u/vZZ4+MktI7CVMfdVM9snZ2dIbmtE/N3ebqo1
cJhFRQ7X85YJzXJJyNpRVutThqt4ysyK/sfYsMT5/8wAiwU8P6AEgL/WU4+mMZ7brVuZaYSuYNGC
URBHTYkR0qID7HaZG74x+mB82Yx29Z0uDX8RreKAwvbBtfWlFrpBu0JwQnskfVweI5JF/d35zL5b
g59XSre2X7RJfKDibEV+NZ+DEBJ5AemeWluMd4X3/RbpqzfD10zlfwj6NMGkR+cbkBWdVsh2dJRD
xDIOFyVHN8FjYdaI4sYstkLRfYoUaMPGO413WS0WDDB190NdBdfKx/rXijHiyLvGL6hT9GKOZ6Re
QoTM+gnXutWgnt/0i2pr1wr5cfYDHgvO7TD+as9dsK2Be91y906ehxsSAGYvu/+UGXBosWvpuMdg
Yv0MH800tdsxHL/eutVr/tfJQ44QURKYR4RI3CzPWiQbzwrvRTBomGLj8N1Bv12yoLzoWmcZGFuu
WJoJ5s+8u7UbaJmBp1Gbf7488QdP0YQGn4gsx4VIWmxRwrNsP/ZnpOdnWqG5KBCbGaIsF/ncgcys
14gEs4dcF7hvM5k0X2rAcCxsW+wN5N9aTB/vFdDzhWKrSHip2oW6jSxFi3cPAVBt0dpEPw5pngZ5
5uQ48HVXqCCKtAIiFB18O7JAaiFxxX3826iKPQZKc+Q0PEojMVZBNjGblT/gXUpMk/EkQypuBOeI
CSrEqghcvGo+IMeC6MD7lbvVc+JzpmLaUhJcaefnFm8QTh+U/vJ0Entaifwe0/P3zOq+Ka6PpbYU
lPPxMGJNfteG1uoDLad9nJtcIWXBBU0YdE/fUFSdHZvyp3CE7ER/R6eIdmq9GYp2SQ5460Q+mrB/
G0xwGgAix8BcmyFlIXZDx1sqm8giKe3i6N6WolvAM8IIxkJwzae1WnlWtEmSgsaJWiKrbwSxPC7w
tCeRy+rSt3qdZinTBFiOfmVhoUcT3PF0ttddOw8kffTeH4y1oAA8N0ql5icOv8EFS+EziqielENI
JlyNYZlhQoHQ4pM5R8MwfUz4LfduK2cuH+Y5ibIOCBBYsXI2zmCsMNgGCUy5SNZri91C/Bs/v61f
UCXmWfGzjFyEgqTN1GlTm6NwcrQysxWywC9ikBmO5Ggbm6hmvUXXRzlU3Isww7kr+LcPiE1akLrA
3R/pGod/iWR7qaJv4BpKm14M7jpDtwKnfv7qhV6KCPdDbFodCq2dOkhVj/RNstpL0O47UM79ClrC
8dSQ4k0Y6jbtBPuKh+ygAHa/3ZVLOZ6fB6PfPpEswzqhhZgBeFanYkLWO4/Xkf1Sf3pUtrL/lrRQ
7BvzKuGtcd+/Dt89xDTaIN2eP8hHe+8dcHDIa8xtsSxu7HRedGDIna972gGM8gwYtkgXxIHrPk86
Cm2CZdgchw0YSQE8lSmev4ljmwXgkrq0gx/+fnUPdyWCV2hnahWRXzMb5kZwJKnZmhJEHiPVc8Am
XTtkEHDvaYseVTky3axZ2/MPFZ+BAKEeCqZpA6JVziQUB43/Cqpc0qdOuhuA7oRXpVbRx4/lm8J+
Krtb4AEaYAEtR+rCIXrzFxMKkW2sSi5qDsqX9MEwyBTEGxXIn5lrdw5hAQp3ReZBMpj3stVIuHnC
TDo7mDRUczXLLU+BKTEjhAkkUBJBYhN+gjvPYOnK+Ju4GHGJQ+J5DvfMl6lnMcWv4paIRq4+p9XM
oFHXgnOITfXq053UB1SjpXWX3LsSWr4XQC+w3jsYw9LDRkNxj0MBOFdSyti9OUu0lgKODGsjYBlr
+7rzOL3LlWwinND9UgOiHiFPAUdADzlzNscjWacO3+aIQ5pAe+SbQnoXleyDo3GUkfIxm3CLTtJo
Cb118OIUBsvJwRMZDVFsMENvY0Id3IqM6Mh6FFZ3Xuy93z3rIFZ8dOICZV7HhufZKrbeaXH7awUU
Ncz+ndp0u2nr9E0KPdvMiK9L3ZDvpuXfi8NI9TNuynbOIY2lB3OvMIYPkOcTkuePQ+L/SYsNGjPi
Iuf8ElsCvJD7nm/NSxM7a7rBbvEGsrP3rJzaNVmzHiYsN65nDTD+ap5okvtaCzIyOQMiAqljle6u
wGzR+lZ/dSXfxqxLN9RjPwWS9jvp2BvViq8eRIhBv95CJcp8az8EIZ+e/vOkAJVuNhAjqnwhUmkm
e4QkPKF3xt8GNa+vMu1nEmkBU/+VWRDPZBz9kUfWDeLxd7g51tZugZ3qQO9SpuLt8QyvXWWtRe0+
npFxhPOhlWwp6LxxEWmcrhqhjXKF3kGAK0t4qwMpJBt5P/JKuvi44cMw4jtiolFSYyremApxzjK/
rEefDMohu63iclOfMtlHi1lkv7fykh/96X7xwBcZT2i+ijRnEwRNl06myI/iA9n3DZj2/9kFlqHr
YxuEIrruT2LVInRNfDvVcZpSGTyJbJlBeKSzfbDPHlFYV1ykC1B1dSQ7sOYjK5GIV7uqGF6tngTw
Y0a3RZq1XOR3M3a1ti3oQjlG65AEthQ+PJnxSd/EsLPQqK9HDwZeeWDQGXsV9uQs6CYHYPACc54F
trDmeMojzUScny5JvYILI9h8tc3BBJOEEEC9yPSiOpWnnmC6LmT682vcFx9joURNkevd7rvut9aI
etKeMlsgenfdIjeafkSRJN6CGnoB6Z/NU4wk9aniysjUv7S8xtKIdKONIshSNGqAEPq9/ag8fLtS
FEk7zEI6IpTk3M/yHfEviuzRQLV6KHmktzoytF3aNQvQb2dJaTydPkcGkEmHDnIiT2hJHrAycHAN
ywYtifFOfkKauYsmLbc6uoBMPbSXAfBRGkmP1wpfBHhMee3MC6VtIvsjY3uJRA6PhDDK+IkqVnVI
N+hxf8YYM6xylqgyX24sEN37tSfsTSHNLZq8S8sw6QRSUIsfIc6Ynozz8sCdYljRg05Xdu0gcPWJ
8I2GaIbUDe+yIU71aogTn+mLMxwQDPvmivh4cyAm0+mCNEIXFd2WfHder/xm0jA9J4X0vFCpxmf4
ykKSqNfAMBJUBTKlFLVFATep++nH/NzGGrnRZhkcK/Eok9sipjzuvf4gn/B0CNfn4UKY21hP6bYv
6sF28qNQn8dBZMWTDzmKpL7Gn1dmMYamdCY+p0eyJdD2p/KwU5oyWvHIWXl5cl0gxGxIvJRVckTo
Cmac3+EWIVRcILCLtU7/9JuuFXb4EArwk9LxRudpCgF7uRXCdlhg6UZQhGGAr3vKrEmLq/rUJIYy
3x9h7ygrxQopKjc1Ej1VzjTbFiOQ1T7w7n3jC+pj6cU/mqT/KiBuiZeiN4lh1I792aUUBVJDpKcp
cFTppGYWLwd3lhuVbVL+iFinrpiqUZj3loqBFe/8rlBIRNlQebep2funTm3IgyJBQU3ZJHlwq/R3
yZTmUMqRPx3A1ERsRas58vmm7Pd48pP5Ace8yKla8zQ8sr4mrCPfNK7Q8GxnFdFLVi3CFlinDjwq
TDFXRWsKbYR1mvJonUtzbPzB2cZ6I/hUagt/0RhT4+U7mlHc7Qn1Uu/G3GjTux/HF3YaE90gWGOw
N59app+F4SVjC049wnech7ZRtaRdYJMIF6kbBbsCo8nxG9Uo6VmSY+wJ803aVQedLdV7eDSc6iD8
8OAVZokYuFF5bCF1GNhDmcswGujeyd/9MNXu4KaF3o0LdbUTnIb1OqiAp8aRUNJj0+p1fE55ap0o
k+jpjRIppwX2zAC/CPjzczxmoHq96x+xLthaMJEp+gkq2AnLEIRonyZ5TuUP2/ED/sQ3p72zDin1
gpvlzzmhnnD7BkyRWeJgGRqeP4x+CCieaWmZDDLAkakPQJOS3TYgKaLCjaIiYXUEuhWjlLu68+kI
xrTTfeqneNDp+g77D4WXmz3bcF1C0U64vRBYrrwzg/CKAlXeyxVKg0m3CcwTSc/GAhp+OOS0Gp72
k8QqE7wZDax9qTsOOpfv0+OFqe5Orbfr1UcteAO7f63y8El2kVYmljPLdiu2IopBEu/wqnEUhbtY
UuHonl0TYNjgtYeMbKObOmocyuWvD3wUWY59bBaIqCQpbRW6nrUg609Rgu1ub/DItynEDqEZOk80
P5QfLb2er3DSoTciZPogkGq1cmVDcYwl3OUgajAKruLos80GpTYYpFjgXHXhSXb6vrAqhB/EkLa6
p68pM7MUQB7wtomMlB7RKQDYDlkpW2dmVEIn+aMR3dAICzAJN68F0nMuYNb+4CANpQ9hbKvX4KRl
JymVXtb2ZqJKNqit04s9Xm90SD4xNgLH12wbayj3tZrwYfpaRZKVSjyKT0tJTUnGO/8zicNRAJRq
VsjKHUhqIlUkdv7ggD5GksGVgGNhK2fln7tpf4Ti+1sH5GMJ8/NC4ycnycbV9OSkGL+90H9ngeGL
ksRDZRE2gvBZ4Qb+wZEBUBuEkPQ5qdbqTGa/kJ0LyS9dcy/pFFQyHkM5sPpKtwPZ/Nhu7v1pIMPg
c2qSFhvDYyGNaGJgNJQ8hZ5zJRX65mugyhuEKFb0/a3zH1j8LqUyuIw6cQwaORvb5C7nToWV4KE5
h3oii/ODM1sZgBtRzKW0/xxf08BQxraHkGfgigSDs4EPBSdavO+Y2f/YU5F0P6v6g3Oxq1Tb8OUk
XT3ohFld4J22+uqC/CBAB8tUpGX5cpUNbaJNm2HivPYO0oWHS/ZHmNDakGXYufdABq0vpKCjcqdm
Gi7z/mHrQsMh6T3u6WkkHByejK5JaYBxqFwyfgNWNgXk967qslMvvLYDLstH9LrG2bU4xiRps2Jv
Z6sVrizzdCtn98kS4R9wmXrAuwpx/sC9Q5QkkReuBpmYqLwqPbVjA9nqf7dNUUyR/jZTpdp/3Odq
Ds8+QDKgxx2BmVMi480HpGixEBS0ekbMHzbf+WSpfLPkGpqPA8KTec3fqHQGdonJSs9BKnjo3n1v
uvtAIUZIwq4B4PdJnh7+ReBQWhiGbl6OJKN/Arq/wTRXPYq7i+3fcGR+8qyf2NuBHorDxYYaF6Rq
i6Q0cnYkrNY8uklTyNyn4iIi9HWvXj4XCQrnD7b52XXsm5GJKmsdELCH6Y53UEXqlFauX71fl8qb
LznPAiRQYvX2DtoDCKX45HXcBiq9IGMnjlKt5QgDGIYFfgc9rpjY4LgBqSh5r0CdBhEL6YJ6e6TS
7lsx0ctDonrdnNWBfTXXsG4Ao+Syk57lAwBbn6WcY6TURbGii9mO6MxZuoaFZKlYz3ovJXTeQzZG
MZ3++bsv3Eoh+sdV92PIyzmL0jojzxGiPF5IG0dc/iul8gsFbE4qXNYdyDwC0KFcQktjgXN0a88p
guAxQ1XYfuT8MHQxLiMoBr2XAKTGPcZZ+VNKt959KRQwugq2slsf89Nb4t4PC5/qJ92hgkYGXjO0
ezzJqeHXmblC/DuhG05zahK8xqmqx0p8rQ575XCCK2+6zu5LQY8LUoUbAjYCpBUPsmtaat1HOsl3
QYNwQC0GgEu8NNc4VYjFE0RiKbtRLlnEnGxGlSJuZoS8J3O4RgvknP4029ICR4LWqHJcwXoFCbMD
UfnFSU4Gb0s14UmcsvcEvWz3KfxT0rmI8RMyesKvBGd1x25jNX+AXIv7ovnqlTOPWVaGSq/rcplo
m1c6ooIrfwNSMn/sALoPdrxUbmyPutbUrlOznC4VtsibGBZ8TNl2gGaIrfdtB0JJ7q/saKMFupjX
eGV84hjX+FVBwvGieXAOw5GT9ZfnOa+7Jl+IP5mPz7/V9UyYgDZA1NSesKY0RIfH/gXHxaQFNmu+
BaQ+4k/I+h19qfsBNasilccks1gWXx9rFh1HoHgqDReqE/YhEFayy0KuyTNd8OsBiR3XlQ6JlX59
ESPxROzrl1OqbuXOWOeBlyG12Tt/1tmK50ClVsg3wD3j1g1/APAkHzeNRIWp0w5bWbugzdWwe30s
kvwM0EJNXUMyfl1csqoxYlNf6gLsNpqTeFkgicvntKkI2kTf+wBRNg2wZ/PM9oNScOFXTBLM0C3Z
V3JhJG/zsLj4wiwrJRDtEU3q6076YQv9jMg0zHKeXSC5wpKVXgiMrCC6e4/HZg8f8Y5Zo9xrPb6B
V1mYqIv00YnUgz84ZbSKS+/Zv0Uy2uVHor++gHsBezAw4LqwbVv4J3NMYWhlfeRimIZMrL4G0dlR
MO8JauZBOdCK5aQUqb87dN93hf0cFgeP/yABcjj3FLyrk8EM+Uyt8/tSWIAWBW/B9jNykmnh3mAI
sFgucgGbitviFIoJY/Bt5xGFTtaeh/Jv1ZLHTavHUrCWLsbyZOD42yzYBVTC3ov1YvVNUnnCvHZF
Ujf5HtAfetS6zp/ZmC520okyYpfOzvoamnFWO0gHGeIzNqRhkCY1jD+yssc932gIOpzYEyLy7FzV
igh+L1RjWyC5WRFUpAlPqBvUNO7y2nciUqLav2a3RfyBFCCI2MZRvZLcitl+8FDqBcB3uGw/iv/Q
fLg520m75Q3uTDSugxtqQK/v8GzLa3U3l8+jMnt2kYwl4AE9sBNF4N5wOpbheiBNCokL1GDpsAEe
A7uWXU08NVD3HIXr84WuqYNDOFUFkfbTxbQo53phPccq7sd8OmGikJ77tdsKKXT9t+IUR3L3JCaz
14JFf4CmjAjhRkiIvp9mpuGFt1R/i0m7r1fynTHkAN0Okbj5qKU6S2ctlgOGvwHqT0JnqOQjsOZ8
EXYnax+hv+xTKxa2ghJvEktY3wCwpy5D0MnhUFb5yKf3gYp3bgAaIJMJP+S375se1UXO2cl9OqeN
FLz1f8aEorX9qumHzt8efN6ysAdeHKZ5IbV31h2y/QElCNw04teKWUXs4HeO1jFsDl9hhOsryAhA
CrkGh5soTXSCCzG6xik8I08en9s4JeqjqXDJ7yT7Tv5Wip+hTb5T8lk1PEyQxAW3NME34G4badKb
xZ/9Rhp7W2kIdkLWs7W4BP99q1YNJ2PD+IN6AA9oUyywEFSFjtpsTf5/OuiOcQ+PkxmYQVDVW6Mg
yvJXTjcGRnGUyD8XXz2IqtlH/t2mA3Urrghfc7p5Dm15mieBKK2J5EslusJGJHxIIlP3y7AU9NYE
B2F2Hk+xjcOo5RJaMCLmOZ8TaPa03JtQHyxvCunXh6bQFxng28Bse1+XBdBtO59G8IN0GNMjdd63
d1qv80BTUcrKdTeej1GV2zw8VqBq5xnCC9BAAYWFV+4mCmtQPtptwKA4+Tg743V3Ii4y0lCjn0jz
kjariRBDEAf0pgqQSXoCqRydpYnSm74qlD2ss6bfF0TTN57HNUbHmF1Qel0LU+xE96K0zeWz3yWw
NGj491/VBcr06dOTVlbSSGXYw3QVH0gXK2VUlbytMtCbWriTw9WW1qz+fFrpMRxh3kn/VDSkTmTd
oTVAcXtqOEVqcBYuZYVAXZuiz2zn/8QMkfmo8cJ/a/lZ1ugQNtnhCq1ATldjAHq0Wb/T0xy+sxBL
+v8XO28qXimwdPWHMdui1owFS15SqKTx+tRHrTKsm6ml/EIWdORgO4mP3hm9jVW/3h2UBfzGH6Nn
Z2Ig6EAZiZzR0ScpnwN63wkXf97g5pfE58Ay0nOoGanq28i+CFmHnZJinLzAoq44mB9QjSqaQV3f
RFijXyq+TBQHd8cJdbegESMpsnp2Rs1BpALW6CbL9N918KhTLHV2zvGZ+34y0WLyo+v6SDvJoUeo
PDgzRrbsncU2kx+QoL40V9N2CF/j/17q/Jd9JHwf1ThjY3FUtIZL8a9beaZEIaLGha9giZx7r3nJ
5gGpbuMbbrFosDGV6x9NuC1Q3qbqFpQGTCm2kFjgSYaHQ2iUL5lL0kPtVrp9nEFb0FoENl6B86j5
UaE3T5q9PsVhcyjt6N0+xQQOzjWyXNS9ZrbkpsQ5wi9X72ubKz1BqJGODj/yornzMewCaY1laXD4
f1paVwPVu19XcJcyX0eojalKKgqyYRax6yCJmhxaDObbTkMFQZcscw98e6mgSXUWbZGmoga9pEQf
zoAj8CIAk+SL8P8NwlJ9rrxE4/WW52haWHUtOo0RmOqVxaALN698m7Uf2jD9a2Dd3iopaiuGz4gV
SYZHX8I3OlQZTgQfAviK+S5eUNOwUbOhWGZPCLXd62ESIrOtYBH5ieXnhvt168NV3/ilm9RVM+bd
xsbr5q4p/783iMo7Kt1EqKQywL5ZCE6Coj3gscTUldkEowOQQKuqydn2DpPcewuEnHDt9fdPC9Jx
3w5ULaUjpNYc6mlPTsO7EtHoJUqQZHncHvZTd8sfODUmtUQ+86+IYe08iviEnL47P0G36tqqoPA9
+9I9DDmaeKE0nSe9cgwwjr4EOuFpL4tpWHzP3xQH8kw5JM3xrEV5OjT+RQjUwHLvtKj5Pa6Qqz98
TvLetyHIQJB6YDKPn34XmUqnT1+9n/P5FrIAsm+JWsCxinsGJcVKYdtsSq/eMgi9VRL9XkAKsfSm
qbQflUg5EY+D1Pj055GVfVuEcGHYHufneyV2bHq3UsTFqLdwzCIByeBIZUPwN3iZYFnbBLXZCqWI
2w9eiH/sDhfifk0hqazLToEn4uQfoMDY9vWuB/yMth5lzzL1EYeGJVYFLJNq0K2/BVMFJvOizQpU
1jYohvIqd92Hns6fuAewXeEvq8zTmSbc2KJLXKRRxbG8ukAnZ86I8W2ep78/nX+rJo0wxR1SeKig
T+qYsUZX1FuOt5tXII4HVPXUZfeJr3Y9dG9ClIh2nFGG475/grK9akXXl2Bb4IenKyTvIZUwF4yq
f42V1n9ltjyIZnVZnQ3ZWHac25l95I+SUI5TpRuq0kLMNq8l/n29sju1wnuq653KE9kH5oLON+ZE
zmw/InLE8vJusvrhVLJtKWZOT+FYiStda7zUkpKmFiqe2P0m3UNF3qIzFQR7A5fcXa3RsAvnh3Zw
fFZsuifPJ00CQtcRZwJ4IZN6HG9XL7D0lQiVG5jT4X9jLgShsHTctROtwMUcb2oRANTGX1YQ7v7E
ib0tja5sDu1XekLIOigwl1ZsfEz8dlJD9mmusfGABsJy7xlLf1M18PA4kVNEKeW1vZA9mBq3ze0Z
kzvi7T0oBg5BhiHHvfiSkjQb8lJeVFSSD1ambOSuVHYbO/7niHEVyhR0hR9W/3ikiPHrKyxeiAIa
+iGnZ2ARwmRRYcsMIXaNYH3fywCd19K5QhPumqjMaJ01OVD0dM1wOtt0tDeLagyMytjwyR+4OATi
YngEnuI7uj+AyVipvxKEocAGNVbsvbLcM2gTY5Dl/IUWO+RLCRq5NEwu4724Ol8Vffij70hsJE2s
r/QERYH2m72+aTPM6ZjmBbp8gSoRV6kvnAf2sj7BkMr9nzVxPN3qA+fRO7PTRqu3c8R1MWw0cDsr
O5ZZrlexX2pVl55haXDI/C/XhhfGgWmueW4oQM0Z61HeCMr/VdobZiMdOGkh7XeHp6nb3dMouhvg
8anOFLlUH2ekRDHP0VwHjkoFBPjyJjQwRwDZzK3SKOI199WPBraskEQ8Bu2bJwONAFaD/7C/bQd9
Rfjh1KQr6pR6nbrjyjhRfDzsanQWT1nMySPLIcDzi9SWoE0bW7bq8irCmBmiamX7NsXLYQUB5aln
N/jgG/fk1Ok82B1C+EJfsd3JhYPawsxSVSboMHE0pJDEj+nXI1pcblwYMdb+sys6rlwE90cSdRdj
I6rY7wrcghjfF8BcsETeGL5/GvB3/x9yygQA7OoJTP98EwDPX+ccCIQ+XPb2D0N/Wjq8OOm7T2PZ
1USZ/JNiQ+eoorwimkPUIpj09imkXBgPSVThq9qm+dx2mfIqeTLv4JBIC1HZUnXXpmRTcSiEz9xi
D2AxiMvx9tVZwmBqTboJTXO9yrsuhHV8QUW3NvMWKlClGGKz2Ii2NzY/wYZ9ldAquhAMcsLih1Sz
zV0SI1U32FQ+PMl6/kxr0DsVgShm/wLDkrlZkC7Vt07E6yQfw7VL+vvQlHaNPl8HnvK9ZzG9bsDA
QTNRORNg4C2S4eh4Fdb8HdWF63SXMJPgmFZl9+ooW7r1gP/BhTgZVn+psFotLyDuaZEw0PFkYdDs
hUmulhCd3HOfGx9NwRi/XZMVSvH0cvaH/dxMRlOaQyuxeAKBWBNMIbv6GC1VgKrKxCfWIokuU+PV
PneokUxsBocLQ3DdD891qhDgrJEzqhsqmp39sKe5PhSqPX+W3WUiov+b2n+YpPrlx98G58xcaaQF
cw0mf4ldvF8XDOSP2YsmRNIo70DcT30h/YEpaBsmiR69uxKIdyQGJZEzhyO5xgKjIF9aM8AmCE9w
NuWglEzF36yeYHi9nuaBG4xh7IR9YANp+7koD7yay68BEzJlQdlDTgePNrIsJu7E4Xk6QErglqSy
6X0hN9rJBEGzn26qfMcda/Fu1/wtVsnbj2Wj1IZ34OpUMmqpyY620X/Ts9CYkpyMqvdcxpdnfDwg
dZXYYg0Wef/zuBjUbLvJtxcOM16ToTEWqk87GFjqW2yZAUnCBaQBuBb21/Vzhi1HnsH0XyKcvtMn
9GZpej9gmnC3J6nwDU5jk/1v9o2ScgRglCW/wBKyco7SvRxE0i+Rag2FaiupjyqsbZtRUKnO6uFK
eeJp2bde9CEZuRH2Km2sr5oJJ8KAuHUtrk1CVBdUog8FcXft2HFRe3jt7f1GgqOIDCgbPOBujd23
TYc9tFfOedi69sO6RMNrzT5ZHwVJNxPOJ33mI6YfsxSeJcLccYwqusZeSVjK2vZ/3MaQjIG0T/MU
MjP4YJvLAmc96fY+VTvLT3dJeFAIzQHDQlK8dHuhu+kHBhBmWfyrxaE3V0N4PbSXvDSCJ6DptT5v
IhFf7AjUpgA1DRYKFuM0JNCgrbYmsNrrYSUXd+TOPaaFBdkltnf27VEaXE1EprYgR5rH3JLemt/I
CaqHY6XwmQYMsWgzCiPECAF7xlulRAWF5Qe0Uhw1WZ9lZSU+uz1OdrpODRnjyvz8P0AaLuDbjlwv
ziFT4ly97JcIDCEFOmfyBOCsz0e1xc9ykCTsBJROyqAmWQlqvhRoNeEUch/cuh4+Xrv9hdcG9M5w
fLIq02RmlkZ4/izo9la43xmINTZIEe213iJxVzMh716MA+N/cugbSquu/GFPPLApjr/pWnNkU14i
AXb1q4fAwz6lQGzIWy+zYWCoq3xpT9Z1FHnsthVji7R2K6H76pMkm9I6CK0TdbMmgZy06ZXVR+Kz
zU5wwMlEmWWvxLZ9E4ujUb6KPI5jR3PUEf/O/9QsRKqK2CFEUHk+ab4UrqU4SFagIkm7fDKo3GG6
uGQ60VBSv5yKwn4Z8Ig94beyZRSzQeDEa/bSc9d9Ec8WuJKFlD7O4PQetu6KFJq4poHBftDn71Pu
NDZMNmGupYv3oP6kxU15mH9lZR2Qn0xljR2PH76ate/pcTQSxxGRBiAM9bhQ/ZZsCb90OKUr+lGV
xcgxGU9NW3oRkGZu/GHnwypBoQPku0M1o0skNJHfu7j1yEx/FTAsmzvfjcFHFdqlwIIF3QS/IDCN
v4IlXBEN7DNL86nTdRKDAJU2garuiUZEhGbMW+axddIRG4Y+fQ1JKzbMYp1stJQu15SvnAMWd7Tj
7PcM/mNtUwemvJgZ6CHGF9qtOs8Cl+EEaeCNvBeWz/QJrM8VtguC8JgdPESdz4Erz1QkcbG7C/RR
44mHfsNBfKyWcUdDmOCYDjpBPKjSUbCNDkw6AnEtv26zIBvNGDL+prZiWF+zoAHLJAU+HvQxviYx
mocs5iYZpWnDCULu52TeAqRtfLsI5I7BdZokE7w2Vj15imD0yYsPwbKpT7DS/ZWlPk2phILRGgaH
pphje/kcdNu5voZp9a0EsMNmuZereacUzOSFCB54iUfQJjch6UU92XpyPlx4aTau2CTCQIIUjh+P
ZZvKJX+CUK/GVc2/yXXonO1WQH2vscPKmxRnZOtD9SG2AvfIYlmQJmPS8QkrszZp6ZRYXGAEHSQE
dZta7QT3GSD2iaoH+8xR19la9XW1Q5OwZJ8cJ4MfbQdbqQTZiR1HXrQ1uGNae74Osgix3hQzvhme
/9+uqHcWznf47OUhdhu+uiALaEA+d262NuqeG512JpGZgBIkdjNVGv5GpXaSpxDDRFINBqYEfcOh
+qYN/gOh3ur4RqbP0PbfFwy0sQTbKgPBlUJNu4CajXuCgK+f/9GzLkJc1ycT+uOBBW8mB6kSZmmP
jr39sjviDinlFtrbzHp3/Nr/0OYtht8dcfQzh+t0/zSUK8i9mXkw0sAj1nnCXcxX6U6u7QaIQslb
p1tjs5skSFfn4YxDp+BRpNbvAAfCDTB4JqCGGd8HN+lo/8zsidjX7OECWMMQld12gWy4Hu+/IRkd
Fftdqta8uXYtIwcy4kMNPtPIeWM6LsxtQPmbUtmKW23y4D0AI0q7JGuHUo8d+VdVSDz27rHsWIZK
wDRNgkWiUyK6in5kopPLdxOj0TtOZ9eCk037LPh0q/fl05Fs66hacKMC8js0gd694p27aKjsNcKr
OmG/HIRBUYyL5VTEJH74SX23FvaQbYYEvYMfQZsLGRoSpQ/jLm3rR8FZzXo3Jub7g3+e27/ifSbX
zoxu4aPDnazkkwNkR/2Q6nIKRNWGuioBXMOr4JjBRzqnHBPYLkYc4fUbw3uMZU/+GcnjldyjdAls
aCPhraagBGrK4hkJRExRE9h/jN4cr1QL3QXBGDiYhlGfjNYfRAXMyCkcwJy9cEJw1tItDFP2rg4P
9ftyoqgU/i8jhChOiW7cynCLRakWEkVVrTcwEOjhMX5Qc8k+beh9rMYZP1nSIW2lAmMVpMPrW5O5
jNp739WQbu8Gd5v+WSr10KxBgaYYx4rl1GKpD086oiZ4K8Dg9RazAQBVcNWTNImpcEyM8Z95/JZo
FNSx7FZ9vXqpl1/FXeh8N1R4++AZhyiZc9uGg0yRhU+N7P26LFtgCgHtBWT7olHsrTXzfYaqBS0n
xu411LdV8QCRdutmwjY1Vwsb0rEK9tCiHiwGieN7SxxqnA4x6n13e8EzvVLxOVUeMdwpAPJHeeYL
2Sbq6/cYqsUDB5ca0yXvR10h0x14HbXsbEJLe7yiNw67DaFWzCoE/Zc4xIABAIcCSDFF6YWsjdlR
nB77TEqfrzcXmJI6gTGIgERAkQaNR7mNI8dQkS0RULJrR0oaVpgBelJYiaIZrm1ucMlXm9GILaOQ
+vO3S01yiONGMqUyx3kt2TrUBWKz7r31qDtKQk/sw60mtX+tpj4Xm9LJVbqfFRTrMbTheihD+lMb
xpQQLv5rNeRLxhI1uAdxkvoKQiBOIBD8s7SNBeor3dPmU5i5RmxSvJ+8L/U1xqSvu7D0FVEoivav
71iUZjsLLBmZu8i9VxFRYNJ8jw6cMawdsTEk1dM9BJrZdaZRmub4ZU1X8g5qNRT1zp5fX1Z17ASU
xxfCNci1hm1lh+kt8du+xLPjYXObWvKY4mp4aE+0pl8wXDIADOifRnDXCpX7nwpyf06gfRdXnv1R
mQr217nvyLBYj/PDxWovc/ujtlKbSLM2M2+i6N+C5y+36ewEyZxdOGifUcQFrwg1jODURd5Rtgsy
FevD9Qt528engqPZq1bAYC4sZvCjSfOOQnOMrNHXvnJW/JRfST2naFUpKFKDwxWcCePb6zIws+WP
lN/tUSuGMntNUBWFnWGjOqgi2qhssVQ278ap0MXIgCU2KRCC5hwfXkqRtMJNSJhvxRTfuK2Hvv02
86qbO7xwNNsaLybN+Ef+0s53lacJ8s3zYAsfDRXCFnK9nv/AwGbGasZdONZUvdi0AoVXzWVUzFpU
nmDYkkaL4hnIswzROKYC3BvN7qy+YgnYBH69TRb89acLdurp63M1SDlO+wFDMcrXal0oCRKn9muw
nnSWPDG5Ys12SaIY3y2vdqACFn3Greb6EPRgcRkgrW2JRszY8G20ImxwbDuWk9/ViTiBek6hulif
DbDV5Z8rJLdNkWvrbhpVp0OuaiTlm94Ir/OBwwGvZTPtgAnWDuqq+rjwNujEUSiX5qzVd/Fm/eLm
07h+qhEdCCm55dKJpvHG11H85yUsScInpE6G23dcYRtUVxy4IqCemp6N5A7CSTykjzNbGZvE8p/f
HfFqEH9fgLIRZsmiVqKK6CrEiBg8u51V0EANQigOIhDVi/5STcw/Xcs8v9t3+PV58sEeH7rGXgKQ
IbR/BLWa23LRG5zrHmMThNxMcdWkrWUoliLJQ1qkWnP732P0rNmyvaVIjvpXUGjPUvwxvII3x+Ph
G6LHI5buHwHiKjiwIa0MEHZiXDKwChgDoSgL1lS620CY3l63s/6tyTgYi3mDD71VE8/l8rsBjQGP
gyjl8MQLs2Sd/FkbcXzRSToZuOPg6tCLFqRg9akz/6+vGjpS2crO1wMcErDYNqEagxhbb6EbFRtO
iVbwC+x/GGwht869NLl29gr6MmVs44UlAX/3VZwVfj2TkraI38Uj/m8AeU1V6s6h0Im4eTaacYMd
vnARZR+Tk1Oq1gqTOcdw1C25mCcpde99rTSUPXeB3PdVjvCwx7L4a1EPahak4mWjj+qXZ6Lg2Ut6
peAZyN1vTp56+dgUePAPowImPR3OdWyZHF+ocvabL6gTQPvyTSNsneU6v6Pja1s6iD95qslPGjhW
7XwSJ2bWvYRMFTe+Xbe/g+jA8VZ90+HnG4MPOQ33HWwOSuhkpfiaXtzXNnKOZJECA8FwmpYG3lPq
Zd+33NAz/ubHHyf9EF2n1QfDw5N7YAhhqOmB9Z3KRKuiLhgdHZe3ElXlLkFrWQ/ItgMcBm8HhrvW
dabSCjg2swl8TyGL2TGQPHPALI3xVqykMzvHgmlvCWwS+8PpK24ebPDsormhgpqxZHTza3+QJf//
7bMlJOOFYgpQbc2mtQtk37UmBBu8XoV/JxGSBd9OXxbsagmZtQFWQtjzMgeMsLEh7s4uoyxotzF5
Yb6TnFFGv9QspcpiT1DoohU7vGD4rIS2wefgIeSupV2TIEHElSIrMGs+nsGOMPu5IbU8HQVXKek8
7s0qBszVa2OxcpmyNPtr2L5V3VBBS18+hPUXciqA5v7Upw22oDkdej84TY3h1Ee2gXJdG4bufAO0
hRNWBgt6rBBY98U1AKErDmB/hGWqUzPjov393OoOdShqwzgGzDpf6jCaI4oX9BFenge5mrSixT1j
DKbANhxX1AEO7KMwRDSlELi0IE1TML+41xuVAmBXzf4z733TRfXNhO/lPv7SFwmmREM61vWzJSqo
t7OHugUvnQDxJ5BtXDfFFb1bolBTvOVrrYoVbuYzRRdee0EiGkzOMbSgGhNPL4vIpWZy+svqwmRq
TkkOyE79ptpZ7+YP/hnu+RQBOzs4PhD3vVw96vDUalF059a+sQk52eA49s65pvjnMa7QN2miN4pH
l6wrDuCGhEWFgKsE7CkQJhsfRvh0I/cklYEvAgOGHiIAnkMwn3GwO9lbydrbAK8uLXOVxv1EUDAw
mo0ogScbhjS7cmCKr0xdTQea88awcsUCsnlA280JUyN5t3ZuBVrYB9iB5pKTme0AG5jgqX/RyNPa
vFH5AN8eCxGEUIZL66nuX5ng/UztXF3el/iftej9uXP+/2no6APbmgCbQ1MNzlO5gwz7erxd9Wtx
DEF+fFoX6k3RogrwqTXuW9SNKFw3dgX8/PK3EFfzjMV3lZG8kzOMQzu9dZwJRr/Uu7qyQkuO+np2
w9haEaCs3Tvvng3GqxrFpJlQJeXaNT6m7bVR4By5uAPSmKb2Ey+OsFTxmrAjaIRun57h/b4JzbRE
J0NYXAfrvpAaLRq+S5ARDeVc4v69t/L2uWmnlRt4tN2mPwiKeL8n0cPPLphYcZL5L1c9HxNWbu40
c4nqy6YxBgrJ4q2pcXGG/g7dePH4DpVmLIX02eoxdDdhJxX3EH+bCwPnaGiulGOjt39lF4yiPgmt
/hu+3n63tQGGu52mQAve6hVe+UKa9/trQ2xtUK8nLD06lQuPQbX9i5/NLZkRts56nbV2FU9Dm0+I
Tf/sp+g++a0ZwT+UXJBagBFG0z/fCjBme3gQdTgaYkSfkwMh3VmZAxSfY/wqJhO07suTLGjktiDf
EoQea1pblTVKe0GujzgMW/Ptlp0Iw5l2pTS8867dXqxIJgXKjzcnImSI5dH2Vy8JpRKz9CJOtEDu
UHzIswFlcbXt6/CTCe1FwNcoX/Y091poCaqPKDagKp5y3I8oIClISbBDm5F28NBsK/Bcb8VcEYSI
yc4oFAobTSkF/6RNoW47EP0N03KZM8z+5PK/y0mYuX+Dm7ygHKlze16utDX4nPEhhxuPYD608PaQ
PtRbWy1RxYuWeHS5hLAfDkRZJwdA16DRZ1pgGzotJuae0d1eJywXI1urJwuO7x4cmgcgWRsuXdz0
2IlxYqmBRLi4NIcWi/CIShx8hDv9q3EC7fjc7rStYJ8eNrQeZztYnfdv5C5jk3YtIklp0m++tmTt
5eYBhBLziNRzjbNjxigN6tR//PVdoujNlIUzNWJS+JFQ+sqQId0Qfxgkayjd+nsRlUk3uEbIS+27
ZeODZ+p1YHTR5jhuS6RbldvFzG879n8NoGKziHeVmO5MnQbBcspX3SCs6g1WRDIbUXEy8+3ugmM7
pILix59PtWZX/74si5zQ2hTmzN2/ei/7q8FMI2vEffuy+p5leHpiE89+SOVRJyvAnhS1JHweZ9H1
FW86teIZWZBGIJJCd/lI+z6DOqJrqoUzZg6AwpnDQ7tGegT6CBFhjsq7URrB8HUllUEiRaM5sTtw
edR0W9qHTtTbPOuXfMq3Oa6agsCliIt0oq2ikb0d1FZNzwiwxUJFNTYRIKv1uEkRtMzcYZQz+MYW
M1eiwSSY3SWQ4bEm3eREBRrtHJT1Kk+ckbC87cc3enYl/IqJoSd0S+RmSKOhAbwNNnh/KYqNs6do
FQWewBplGa//haJbDLLRzHLj6KmAATplMsZ9/RLJjETLBW8YeVxUdFXBnhWJ1SJ7QwURatJkgx+n
DqcFZdzNFjjFz+cN41PSvW/yk3FZItnjCjYu0GnntZNGG9zS8jotIdyM6z5h2yfN6wKoFXo2dWUy
cz9CaZPq7A4piEz0OTjH7QGoSeTrXJ1mdebDU4hIljqpOb5N8FevZOJ+6oTyyPMIQMID27sEW4er
hBrjCMUapB9XxJI2yXcz6+3agt/ZdZTLlILkCJXfbL++lUVWp4CXMHW5zAIsff4YDBQiAA+DS58r
A703rDe/wLlC+BgyBYYCuULl23TzVfZ37lYYreADkWvGKTOLjAUvpdXEVjwQ99rt0V+sFMook7e4
sMHI0RJLZNQrnFjxkMbiMWeJRAwIaBb4EnHCvWjsvl0tI5/oK/ZB02Rl3K6aNiJoJwYCqFAuzyhs
fL/TgjXSV3rXTR6WlTB/5n/ATH1OPQPiSYgEvlXm4IfkOggQBylhaZH/ziy7MClthxS8EhYnDs/i
hcAmM00l9oNqjGKlSesg2SGBHLC5kU+292Ud20Vabbr7Y6+CGMyYsYRrX6kzeT0qn/FVVxDBdHP7
bTNkxUS3+QGCf7wVYJqR9KfBbePS5f1lOTroUiCuH/NwTbx/at7kCvNQEU4+cFAL8R4kgLKUb7bu
onQULtbU76+qrgkDOXOywkOtUP7pdc2GfYtyBIvWhaLndqhTSvMTd7wzjLx1VUaymoLjLVxd/2NF
JlJzCUkSDIsn6RU0cyXWNIqVu73Nl8mYjXTjhX66922n0c9bNTZguD2b9PHIwV2LxKa1A16xXXwZ
EEdX4t2+olZgoTgLDcCzhbu0cS00C8ZoUk6izP09k+e7DzJnJWwxBdh2005elKgp6LaMpRCiE1pO
SZrghGmqVYjBS8+G7qSZQAh1r1SKKf75Wf3MacwdQzvGEbIxJMi1ucNnljBbm3/r4SR/b345Uxpw
k8xZeo33OTeJ3vwhA/QDIC+Lh7W+6uzwgPQ7oeILfW05IaCczTJwNrSE0qN3SeifCsAXgddOjFBM
1tfNpk606VhvApJAGdNK8j+OHh13IfCqGryg4lQ1AZizm0o7pmccTop+9Inf1E7f+bWrW9hX9Fuo
vAVlaCjk5xVoOLXngW0AosPuhj/ikvxq669Ms2kt0ARqZueevMdVZXIpQ184t0o39QrNaWt/Hvsq
WVGogeVyEMk9m7X9jjs9hmm2EnWio5OiLByUOWtjjnlwXd1t8ki1rsY9FymbKfxRy5/FIXSJi+vh
qzbEX/QeYYQdaKtpC7GSmmRy7z7F/tavWaytuuwOuvpxpIn3WsjA7X88FvTVr3b47Wn9bsgfMagy
yu9zXXSuRpK9CbLk0pjxi3DYx+83fjJS2d6wVBEaX52xL+oQ4p2XsGpY8/2inmzC6NMPZETYLlk5
TNFov+QitmlECJRLCVSIDnF1b0AKhrrWRXwyyTXmhVfdVaDw61xtZolQbu17BLak6NOC4otiqVja
STLwjmQl2szH8yEgifWfN37Ip0H8/4S4AuoQ3vd3o4WZRFU1QcGXfPaSEcWyICmiWAhSP/u4S282
NfqiSUEwkbYLpdc9R49zf0V2dFNBHeZHyBXMdxojeAWl8iweOknOKEHD+9CaYbpxK6vJuj3yraOp
+eXvtEU8n0FfUPDaKweAEUvYwhSbG+Z/GZ7gkwoZ4HYsMAgvvzsER+SHWHkEkIaOJxVY+BBfOUcM
q2BRpiuaVk7zN7lgOWlKL5JxWBpJnkxsUChuBfWV1LZyNr4Fi2XDqi7hxScTdqbAXIdTHemm8+qU
bU0b/BKyBE5q2vYBqtX95iOEqRBIPqga02t/9AodlbZioFO73IZmlYJRRRAGwwssZ/xKbS1YlNaT
MtvIxQ3OV/cBeiH3LMgAVfRiyClxTXWwc2T0DlCPI7f4y5vf9RSoVdcget0uhouMOgI0fi+y6HdL
w+IUJUYMYL+pnbnd6s7rlQyIxULFeJjWf8oIToKAUXU2SANpTZPxPUHioz3DzH1sKSXm2wDPdwki
9CrDt3jtL2I2SOZWr6tBCdbCyPY82WBOJy7G2yHN2ju0/GPezrEnLOPUbmn8br3j7W9YXa5xLV20
sOtF+H42Rc/b93ZG5p3Nesp4kxO/9dwrlE3B7Bfj5G+uu2LHR+0BZXpXekG0MGSR4SD0fL9qOoUT
wuPH4cV4mNLcx221JmB/b0rHoy5+1bhCef1u4cuGxDltz0GcfwsbKVHdLGTuQTgAOrBz9X3Tw5rL
4Tt//6jpKazCtsVoBY4Q50mdxvARU6m7DqIva/iMRiwJuCim95iKGt7ZVgrO9Ej3L8uZWU32ik9M
V6svDajj45aUjLKSi4GhLeWL8yRo82eq3IhkaE8EOrH2E7a8BhdFG50xVh6sI0emiIh8hkGlsOEi
Th3sPK2iST7lQrnfzhcDcnlEpveCKoJfcc/eXtjMkLKOJCAqTlETz1C1S7avVgCIejXqQ71SEaEv
Os2DV0uGC16zT/4FloNzQku8CSx/ph2L1falapFpGccSRUDl/zCV+4BURygu/d4tcYajRWHk0205
ehGiGgYeHVqq5UgoZZo9fa2WzkpVcbcPFs9EPk/l+MKGnUJoXl0tpeql5qmRBg2OBu1cPfbqafX1
YZM7ILPd3ylsJrzlAFbKNvMYrk9ufgNBxrQRtB3b9x2lMDfc5KivHIy3zI/4CDMHAEhAE2b9+iEq
+Drb26ZzQrTl+kek77fBzoxxaSdryYUwRF3XOQEvLdv3vR91vzi1qFILWY0cFQIYsCnUS736B0Bp
/dZ6kzbACHBEuM2PNE9VKvbqxq496wRCMsHptxCvqeX8XMAVJPuBzLjjaFg1v7jML/3xbwk4PRCL
tVzcShI/xjDbGR7SxoO9jN7XfsP066zhnfERR+IV3bB6+zLWcPNJzqNtJlDnvWD/xUY/7+SpM+OX
ykASS0AstDowMcuoUzva8Ia/DojmmNl1ynzHGIOeX9YXKVhplmeYb/CrLlNe5OAWUBrvnJferjnT
ekW4JNS840o0vuHZEq5sw7hS8epK0TAxo6aOzDldI08T+i5AIHjenj+nnrvGXDnuaEovyAOf45Nj
Wo865Tc6YzmrDxpiSy7NZ2j58vBhAJa7F3mxYgIU0w00GRUeq24+lOQ4Numqg0rMlJzlsHXf7ube
DtXRWVcBMBVGImvWHhMokm7cEhT4no/ZZ4pJhySU9i2Y7Kssw+xd89uezvE5l7NWMAbWoMoJ/RzP
2PKomJN9QEphwHUhBl2YeX9L/2zGv1n89+HLymZz1Fg3LVgLBit4gqUGIiTu1wgS0XL8FJIbocJk
XBTs/qVd4+sPxeO+NhTmvGPYidT564f4bjL+SNJxQIE0bju5mmHhFlwD+RqjPmco8Qful+4Ir/2m
iM9xHHruubDHZFaAnTVG61EwielHAqvkLIYuIlqvLug7qP9CA9qqRcskrGpOcU4wj81ful05b3TE
N7bruPzPBfMN8SeqSsk+zWK5dTSNQCnh7QwRKO30sOshid7UAyEIqpNKJ1soyTnYSkhRjTShaw3Y
5yAa3dRbhcYBSW86DyBUipHCcfB0xgJQ6yaxZ21em1ByLdo72kT7H4/CVWnBvFL4wTyPIFhw47OV
6KpB3O25PdmGcjxx/PxFXU4+mqFSxH/FvsqO/2Mj4AUEqapU6+W60VMfOjIvYCGD4GjR4cAXJyZn
zW3We7SqAolkqk2MzUJVrwAUXB8RBWggO3TGq4yVwZVSNc2Lv5Yq91bXYAztAaYHjiwjBxmldz1q
Z1X1RlpsjAdaS1Qim91RZJ/Dmpg+iNZMMk8WC36uXsjNroKsN82UwPvMYIuR1Us5gHPXYr0VIyYy
0/VjH/hAlfhB/h7PQ7Mh3lrSYK4J/9hG5271DD4YiSTiOUZWTlZkdxh17Il/W7P90I5/o8kgamgH
zl0D4hmAarO3xShEhcMwxEk17aLLe74lY6SetYE6ULJisJn/QqKiqFMsuVTDh0IJ1f03BTEdpF6s
bZH2bOpkTBad7+RHAnmD6AMfKGhyEpINNOUSUctEuU+MjTg97u8ZcObuwp0u4kx6wrLWAE4Nc92D
6uPhJlCDY8RxcpUnvRC0z4j50j1Qf5VWKzzdiQ4ourjvlzMzQ43SgYcJC3icmWHVPg6SKOMEN+rE
wQIfaDVDBSrsm8aU6O0PiqQkGjp8yBUwoqTVcznB3/uRh7rAdbXkPdlCP6iNj6QDqY0tutdhC6XW
wA4D/tWl2HSydApgFmQrRo2Lcg3+uk8V9MmAyufAzuWQHccdnmf2F+gmFd0e869M/pQA5exEhdit
MPvNONlmCNcQlSb4F6ghxQXT3J+4Nu6Im88+hpbkd/ayJxbKayDUVUHVIjuoJiDE022kZKhOFngu
r7ufWAcZ4OTo0y3UGF3ftReQRktzxzaoxm53BlfCt8LRJT4H3DS4raLeJ0lMI9zIj5dAfX75Dmxt
4waX2Km9rk8MJPp7mbmhYshbdAdQuGEoIi78UE80lc17WTQxOpHzet64fj5AWfTuL1obTasifelE
4yyEx+BQtohS/qmxZBqSW3otJb5kFTclZQxA2rDq2k2LaGCMFW3CRA5XQDROPGNYGkkG8EBmAqTa
WAn/7jlYyS85TOrMVEEM15Ikoxsemrdxz8BBP5ZfrecCgIoUzc4fUa+auH4kqZ3Kw+92UDqAhxCi
rCHrH50R7zUYz9LdNa18PKxgr/YzOXeBe5zdR9BI5Y+MudJ2ge6rSvrwIvxBK9h0RNcoCQ4W9yqQ
JxK/ldIr9N2ivWWhenH4IW5uRDseTYVRSMB5zszqPYqDseebuPcyeZTCNc8tlNuWvvTU6J4zHRYj
+vdv+RZf6rFNqRTiNexwWz/Ecnvl1l2JvORBVRFaDhQYiOINzMZCQSmFA6d2vA9iwgg4/3xkPG61
ItDYm5cLRcPvz2rScRAKplnfzpiRzRc05O2HalHoZ0pSvpSPoFwbzyAK0aq46s5IP7roSmIlWcIc
+hG3hAEphSHsGTVFirQJjFZGx+hn5qYllwUjtvz8a+F8/puGKVTzG/oUD3HfaI2L3JZSkgDSnZPu
h4hBPRm26QGb0SJs77RUEoKoAnQd/o5rh+5WSKot1bSZuQ8jAhsFurgYluaUgkFGy5Oos5PFCrfn
a9zAUBCCzo99S+8mIrFvKmRDyy7D0PdW2rXZ3c9p0MfqB3OzX345TLH909b9bf+NM61e5egQA1ri
XcKyplFHZ1n9phkJkZKSeaP2Oq4HEEIxa8PB2ZNGCKhWx6YKgyRzvHrNY313PDNUiBWxlCDdjIsU
g/nbdNdvpVXwplJrWH8OJHHglu9iHXn/Pw8qyuKmXDRvgtW5iQc3XKKS3jw4BwR4iRG6MjJj1Y9k
4/jfau0nzTcb7PG94ucbUHIhZnTQGrwWMvqEQu2STQK9z/Eb1TLprZDpU4rsDr+cjp0Q606OEOZq
dDMmMMWm0YMxoJA3RtclojvZ+DmDHXu/fTCAKPAl5DmIMqROHt2aMtC3FI7vzN3RKZmEeia7moKl
h8CoHUnzerIUDOApcJZa72Oa2wFdqg0gGgV5NuAhRDcDmNV+i94ne2mcb7N/X9SRyqwusH6+nJZj
3WKVz42eJbR4wqtYsQqy96fVDdKjFHOF6EN5qxotGT68Md7wKSZ2muy/wVoKRFzIY96txX7PScQG
N1J3jT+07H7Ot9RKhj+SowhaUOQJ1tBuUOIcDKVkCNyf4bqxFOIb+joEyxQbiYkUsh7IIOQHnFRc
AwgZ64++Qsm0yZGH20pEB7MVR8Da6CttH2M+sxXfXxRHDIbbHazKjXw12SUksGahbhTx8d0c5yEs
PPcjYB0QetwuA5FWelrE2MISMkWryPBsl/zAEA5bg0rzXu9f6Uhz86UTsJ0qiVLgzTRs4yglZ92+
3saiw5VBfsUqmmTUTbaS43EdxFS4lgOOrX0jWGjVrXs6tKxjyybPSpMCz5FIBZMaZPyqREr767iv
tsmXszC5KYnaMN0tE+s+4xKdJ9QgRYAN2LQ7FblFf+KWrRL5cFR3Hc81ph1mKR0zhOHtRGVqqgKw
Jdh4BBjaYpLy9iOneVueFfD29n8eEU4pLelLAf9e07wVSn1uzMj2zTOT5XJSK+nv6T1Rv9NsPy3N
6QFS2xoFb6CVJgXxQSrUxpYLlx52MHQfAGL4201K+g55k19HIXK0aL6U2uCJWLj/gCFaO5vcW+7y
IIuKSROkLCyV/BBeECDpnfnRpFQf2h238GTwCygzdmllNWEao2RmeYko58L6i8ftfrr+OPlTRgHb
DT6k+crGS6NCejffw2eZ4S76fyvB7HraHh3nvmwYOZd8N7hfRIp9TX6cxgpNJRFbF2mRjvjlrM+k
l0Jqf2hlxFIWWI9XTmi0ZR6LVg3C8fGhI7zBNYvw/uDO4uvJvviJ2ZnQtmh3DAztpRcSD21j7KqS
QzyQmYJ/0UTtO0WDqiLYpm6zgMC5Ef4GBXSQFeCIBmhflbaXoZOvBqZmyBzFxpF0bWk1vEejpyHG
Hdw9wtKD6IZr+Q2seZ7HFc2EQvVXozRhg4h2vKlWTnuhhvQ2dZB+QcIvWgFDImatvT7QoZdp6kz9
8O/X5YFY1WZ9Yt7dM4GPj72OBp2XE3kJ6MyIIMSPW3SMIg++I0a6L1tgkFc8z93hg7IxlkEUXx91
IBkOKl4PucLDIQTTNgCISr5rITnLFHH2YWVNnmiciU6EfE5mk8v4YTfUrAiTbcWV0nhW6ewC0Lpx
VRVEWZcEXgcb8JfEN8Hc0u1W6xiAeqgmmE/+8EnEeUA8/H6+sZo/KVu1822wqlsOuFKtERfs4ZM6
Mz0LnZHObSrlebJWizRrIRodVSX8yUFFOtW7dK6uIZ/3iYhtrbA/3m5/z/Nz6Nq7WQak7bKbnqOR
JNp6ELtYRDIdMewop9XwEJz2UFhWLRecPo2+fU0GkH2QehimrwMR1oKdMhJZKQa5LluFjaUaCLFt
KBXHsw40qxL5SaF0CcvMksmL0yDixgYF6xvhR/CsFG6hQlrSwDTBJ8OKumVtqJHCq7USxUenpJkp
Jaz5DiMMaHhzC8Tccn0MbeM73nS3Og2aX2O9TqMW+ZeyJTDCXzo5QW5Br7BXv1ObNdLi9h6GJTvi
cTxRcfq91qZXIXkJWlcERpRfD48vj2oT5Kk6tDL0Vm4V8i69qlewvF3ZjKkIX0hWERBpqh1rSjFK
X3HaEj139Kq8NKFne0SUcxbmUvxwsdwL2sylcmJmAbJdDZQuLlLIl+v8w6yR1tPIhrGGe5ImDntZ
uTpbe7BjZmz2TWIm7+n2qdOsUEXIvFBFQx9LaKmCWyTKiJuDzUWPU5737gNrh1NOvOltgUzwtMM0
cOpre/P1o7Gm/R49I2XWb3O9vDqBw9G1Hj9N5Sjr0hvZ9YWWCRc7sY2nXvacaJ1PhNQWCORjcJyY
Wcz+IHviu4vABUERgA4VoJhYz2HRAyIqV5E6/ZprcvrAxLaGyiJGb7SMY4U0zSLWoEMo2EF6N9Gy
2eQ05QRd1r0dTjEgw1hohhYWEyu85a7nEmf1uYHbRM9MbY/CITXtlo1GQjKyjap7OXQx5uX/X2yZ
QRt65N6oNfmDcw6Fek6YIAMQTRhW561EnUuozhHVWR5I44QVfzBLhkVmzwFGV7nX/jrMqWkS4IOB
NYUtl8nFsy2beh9lzcof2I5HzA1oe3Y63z2vq3PgvQYlLgiqPkmiYq1T//UoOBgvhYU8rkZHvB3L
SzUVjGYw12+5RI60MFwGT0zQ3Mjmcm42rAFSK6d11pa13vNbObhFzTbDhxwdXq+VeWd5x1n7RdyJ
IdYIL0Fa0+citVpKrWslWt1auXOCMzlOcLU3Lp7mUFvS6ucWPuL83rl7gfU+10bGbAm5xLeU/eEd
MPAxGibu4Q0K7buetjnwvgoGkz4RYY6PpyW9cleVHToq4XXVi0JLQ34YU4JbKm8hsJKzbJlFOAOU
bNsrIe/lZIjwaUTMdlcYpGBESHumcn77KJLNBSuECQZNVsuVDr78jbAy8IOp4/qAycnAID/bkIH5
7vcNpPzXliWjdSejYS+UOwk5hO4Euj/CTRl5VQQ2gYGE3uj0bjYJeNgTh1Jiyz7AUdh7Yr42B0Hu
4eFRcOIk6ycnfUXVxngH4FvmbF4f55nAgcV6gQJWCeH/8JgKRvzMzVsOmvojqACf2PONkYxUw2tN
rHOO7LlUfTNWR9sFQ+I65Lu0nOu1QH+bVUK45Z8MnZSrWQojybLrwBpypG1lxbh6XrqYk02QiOlG
ozFaANsAQSasUAj2m0X0tY10VLsbeWRqmoVs7v48z/37vf1l+EVCwUA8PpUptBzOslliuqS5E3D6
Rzw6rCp7u4eFvHH+ZSJJ8kypuIvRDv0JtzM5gYmkFFZHu8DhnEbDoXtQNJTD/dsfqDEGc9tabfWa
4vv5IUyaVjwB7csiaJU3DaCzWce0zqHoqtv9OyXKb77NbyNhQR67pwsP8dL0VltzM+YmoONNjT+b
/gMG0w4xW9CuRffPHx18pnI3d7WEtP4puvn/NAP1hNFz6/xgsCZPDILCaxO1PT3xpzgTPN5ByzQs
XjtU5N3Z5h5zuAGPThN9XRmg8agEBRUxokCTWvE1ZwGI9CPbyk6y78Wd8SwYUjT4zMngLA6+Nrh4
vTxXTZ7xTfaiGCjRyGcVv70OjkVyNvVbOI6zZeGNpBRdQp0ZzFCELd2hJ5jbP+ZJOPGnVtxhfgLr
oCgHZtl1suSZLguWg+FGYyezwUlciIS7pkCOzAYpB7UN0dxIiTB0Tn1dHcYxHXlB6NqXDWa+cbqn
ZRB02iToyAyY+vMHQV/5Gs0H0s8SX5X6GTrwI0NwI8bX90p8rsnSnh+XFLlCyleBVhdiydGZHJU+
dfXWH9QMlNq3VQhpHcJw9BPxru12hDJXCxZWvXfHMzdFEkjpTrS81PFLAaDpb/gjsvAg6Eicl4am
/MSsleJLx2px8Qg0ra9cO4eX7zVOW5WtNR1NxwaX64tMyWbZiOERbhmnnWYGzeflJLvAf4wv1Bdl
ZjkRfVLQuxfKiYGcH89h0KxTKPavkRXZcfdpwSFf6NXMeE4n21RhK26IAPxL1XvkFKtz5vx3d/Cf
krVLRzqtgoC2N9Eu/ZlDUKFB3VC4e5laTBg6XY0dkCLZdtZWKfSOqz5x/bD95u2/Xs9v048YokRA
A0+4HaoNz4sX3u3D+hJtozpykjI5+b/UHW1aF0FnQ28BQcJIHlrMWP2faqL57jHv1Rrjttt5bufx
9AIKxU24qIpavSiIlzqGkGHCZwq3bhWOLLq2vEuZUy167szVMI51vbG1XPsQqm7qcXp3Tf5TszAy
QaibJWsfvbnux4G0yw2htcp3mmTG9t9k0oiY9WZgz5G8Tf0NyLEZw0W4eW2EUXGEPh++tutai9CA
wWcydl6artMM3UNu1HUePWCGqGAjjOxy4TrxTwN+8ffcg8jV+OLGSSeismHOIbwI22ui4AsXmK+h
36QnjmTc7VJzf7suhTbmH8ZaAmixdQLJ59f8gN7Lm10x3wtgi3KD/AIZLAkX132IbcmBiF5xhQlF
/KXzKDnGJi1WrrqxWBjYktxNtdptIc94hBVVuDUJIKJ8QGzAzGoo4C0UGtvCsqr+jMa5VQQSE41c
+OBs3sZcmyDxTC532cPfDUs9Gvu2ScmYT8fSPm3MPY9On+ajUxYpWqQON87Uo7xLfLh1G346DUXn
HA0KiSvTyAbRuEI6cesUrXk+GiySknaonD1JPWaaQAcEZi2XIXhdZ25L5EtSQ/xyQnwUh2OFV8Kt
Hkb3keKTRRKQw9U86aHYOzb/vx93KuhbwV3Y1LrlWZBjT8gLTsz2F1ZtTbMCTLvuNLxlKXqeIhIr
6mxzE4amMVfO4SUkW+ygXEkBvubQDO63GnjM2vrzio1KSynOCZguvjrDPKH2WoOxw70T+691jR2M
UYvnYAxae8R6WaZz5B+x4zg7D2+AGQ3vAz0cAArcQVcJNHQgLt+GgL9NJNrO3+O8sYrTjrHUiGFX
Jzp/t3ApMwc5dYYCvmIy8FzDYWKo2mjJKmapOCCRAyacgFI2IF1BhBF89zm9to/R4ytEBgTE2Bp+
bi7mFn+8jyWQkcyqzkZOd1edhtCEIGdh1FECHiJo7s6j24ay4d5mHQk5xTyLysZXo+YkbM5Gjuof
LDIYvVUAZekoiKvmatTsjsn4QuHQjZO3OyxyvMEW5fGmVagbF3BpmB5e9/D4cYAaOd/O3PG4k4JY
LceejdC9tAM0NCd/eH8LcWxessxiKoL/X1s4NUfZofKqeTGJF/cSkxh8QKB3lIlA2cWyAXvf3Qwr
I+Wcx8hkUr0TkXvipZ9sREGqQkYSYys8GNNBpmhFuK9eW1Vemm5vNCsCi267YLJJV8XpdRq3+iE+
Y9k7kMQXLVGua/g9p6extzaSAMTJY0cve2ycm4orM3FU4eED72pBRrhBgiWZpUtCOtJjrFihzK/J
uG5kKUZGRuzt4nryJvxoue+HznVRYe0xCC0AMRCLhVwJJ8cGCQfygJ2i8pEQoni0P/Nx8WLa+NPN
Mizo+O0Cuh2HQADhjIhJ9NmGgsJqa+UtQNVpOe7szaHaa1/uzsq2u8QXoMQjte/1/hcwtmr2cuiF
6PNON4oLt9Ypsn6WvcGDSUOs7tThRhr2SkYT59T5f0iIhOMUiYeRgXXL3DkBJay4WOtlWQRtdR33
iLKQgcqYAUl2R8UDXTvxl9kFD4xiWD09MCR8a3xQFVeKhM8e4stbm+s1n4L78wUvJDhoYF7RUBAg
LLSAZy+tfOsHnLyBBb2yAjnNExNahSjXcWKzG79LFlGO9uqP7GnfsFRrl505adsZJKfx/egKB97q
FR+q0NBfUlA67MJWUoLaaj2dFFOioyn3mxjlkwA4Yj7DpBaw+2pH0P9PdF0hgPwjWOoWE/Kcj0SK
Slw9t3ca+3JLoZk/czpc/r7bZG5EU+LRWl99LUIKTh2Y7ANjK00GpKVJptP8HRZ+0CaorWX0ZqyS
5g08jg1jQXaobytuBfF0iOo9dP7RCDn4ECPbpUujr+pifJcNo90HP+XPj5RQD/+J8MPMlZOaG+KY
YfroOna6kHvXwbDDvUi+pztUiCvWinAy6z/6p5THGtGRFlpcLDI2h7shnhryv7uaZ8v7NygqqGQ9
HM8av0CV39+G3UTN73mOHKF1BqCJTvda1MbZ4IyOurXawYlxXk7E+sEh/fwwtfEwy9s4lUJACbKQ
X2nLalIBxiN6NehzyNIiGVhYcSh5j37e2GANACxgnuTkWCJ6KUlZsbxplvATJz40khRFElEVRuxX
ugHvxt5Nbh0eWwFywmxlN27PcUNbV7SfuZ/A1BqnWEPscaMePq1gITHJvuIc2dIfyucgOtfnj0f+
NJ7dqBFBwELy57DA57K3BUBJGrxbkGxmIkM87l0X9I/+WqjmOFWsfwkboEVdfeGkPuU5pPyFjVpG
jbPlcVTFQytzMABZXfhfsgZmgzZr4FEWOs30zThcEliz3+an7qYLgjpYkxBp9uj6n7eYyv+Xd4ut
d7DjuhlbPf+JLOvemqtJzWglNfPARDeCik+KslrPdG9uXTrH86jq4xmLTOUa3lij/EI365h1NXl7
Y/UxArhgFGwgIBcVxm423acYTdKLtCx8xyJliV2P9S4lLmTBgVVcLhGVXfQAtZp/GkYBQsAByqEN
Sm9Cztj1ZAnmISRMaZdoH1m/oljNFxRsxx795+eHJ73j2urw1e7iXSJDBs839JloWcMuf3ANPqlT
AW9mdEkiwrArvEmaQ5mryBgkhskGD3QHm+DpK8LJNMtcXedJaNuskSA807EKw8pSKQS/WdRCECpB
eJw2Rquar2rFY3Rf3Hu+mUR/6tojRnClMvuUO8OYqkr5SLNGUKmK0Nn2UKrg96PLsK5O6TCaIVZK
ldIxAdnGivHLjbhgLQQardEWQzZxe0MaKXYNFFQnTxjEEgkHDiJWgxLns988LyXVs/J9YdcqLUOo
SvGwDQ9iZW53wcxc41DS0eJpEh3/Ja38WnPdk5hslr+29F+6xpn/xTRTP5c/xcxOfwK0FCcOk8aI
WW6sOGWeXMV7MO/XPEAQjpFI5z5XHaDeaJsSMxxfuBxHIBbjLu1zeDgb+0nZEyQY+azgy4Ap6EjX
5Qsx3MGlrBtNF59q7v/Lq+n8wcoSOCe6UVi+R65kmw1Ssoh7vOoM2tm5fJ0IAQM/juKq/KLF8iEm
2zWQfCiRRi41dFfJFXTlyBfmZfwHiIVtGP+AcRhTAZFNos/ZVzda8LiIux9QSybTMAQWcE4Q7n9O
TESJYkXs+BFfL30iJufkCOLM/nn0OXqpn9ttxn9FkL2emQAyT20FJTrjax5CjmHHvM3M/9RNq+6y
UsZoVorC9Mfx1lCEkZuiaq2zQb3CtDDYb5eMkrzvSMd5It5V66F9NY+WwCu0qCD2v4mB0dS/yF0J
TzU79wL3e0rdm41aXQsuu/diLO0GsuZJck6hZB04DWC2ZtRnb8g4skLCqILsofbFRNySvYMzEbTu
qnZpLsKldAyM1VX8D2vgNvT1hOGtceu5bT963jICn87Duj25LZGP/F301SKHT848+JfCLYT0kXh6
TU9lzmqSVLt01BqSPOoL2M32v08m2WgXt1XCq/eCrBpmLFFh/ZLdHTg87KSzhWljmZu2mEAk2ldE
7DKturn0eStCX8HpKxP9JsBJqjzSI5UdInDnF0eTIiG5qGyFYk+k7GrcXqNF1RGVZ8sEKxnZE4Ld
a6nLwTu69OtrKhk28oIX45IsN8FEhOBrxClObJ5JN5t4aiGTdv6nbl87ArubbpNsYmkZmqs6s0Yq
4+cK00muB+n2t1TfPGhNElYdn895mb+7w8ZriCJEuVmb1cxIZcTsK00XCt5x9qtq+ZpsFBgtzqq/
KZLD+57nrj3Z27/8nXVLt/Pjo2GWZdgJNmOiKf7RMMIORfPMk1guKT5Uu4SO80rpugri7gqjAr9s
PaDCaO2zJIph8vMW48wesoXqwk/2O45lkNrXKd9r238mEShDx37TeAP/jsAcwtywRhma+vc3pVY+
UUJqMkXT1ARwrmVtaa+AJwKmWveiCg6qCLvexmu+6ZYAqzbWMgQ2aoIx+WtT2M33WksFyKYmRIOo
w1iIfayOv/wd65hykWkPkQ9ItNvXbC0RPxUd7iZSPR+Mhz5EmUDiZf+CW5rew3vkiw8rHlOxwmu3
N/uvbgAN3TCfPHiYZaja8EZ/9mFij4a5HEdZs6ZjT5jboldLYJ4MEcYHwXFsQ/dGRIxTZnb2U2VZ
XzP0y2A+HLSn6HFYiuqlr42E85IWqfu5dDoc1SMt+FQABacT8OIZHorHmkjvvCcQCSGvZwuIDOkP
LcmqFnr+HzhX1p2I3CJn+5I7BAEtf2xbi241OVWEjHMXFNLDzw021rpId5JSoEojRRYK01UZLgvK
vvu6bdRvV5iqUPlLAq9mHLk+BvGjHGYAz22E8doipJHwFR5qsMzVUWHFAAuCN4oLcqjuTM0t3GoJ
YcgSo3E0c1emQ9MaoG+5u1XOLnqiC8vASqxrad7sJkSAR294MA7J7NWKNT7HcxTywIB2LLctAFfg
Cf0HOK3rZVlx6JiRtUABZLtkdr+RWFnOMVmyOR/CDZqQAkrXBSbKojwctmeYHa9F5BPZz5JziUxR
+gCxXoxtYXfMZF0f4hNCr0aF6AXz621C3rUuw2846ndoRz1SYbGQU8wZ7LNEk8ZQCVOvhj6VGP1D
mDpxO3LHQ63U+aIHHwKvZPsTR22g9wCUrHyW/rBfiGutg5+Pypc5G30vnibfviEWnmwhahklSv2b
wjkUoHI75un1es2oJxmAPt1M8jjtbxc+yOmkbJtwuEm1oQSHc8MA8LUs1+IcGu5UEaXaxm1u3mRQ
zkfqL23X6gyjmAT6ia+B12RwDEXjz4d3uxFtv7L39KwAsha3DD33nkGcxFaubmqQ9Ki3xH6oNZ65
72onomUYHt+e9N150+h+qVzk8Qbyk2EbAk5lnMwjRZSWs95iK+MliccdxN/emRVGZQ3JGO8SFlc+
Qv+6kb8oMkQTY5kX7pYpjk724btJCQ3XKQbMJjj+2CnGRnLcHi83HHdatqjqFTdViQGWUxZ5kdxE
CeJJYcZymDWIu5c8ebgrp9SryDURWtx0EXAHtTK/LKDJHOxK6WKzydb4VooZZtnA1Xhr+a+1QS+H
itSr0HtZVzjtRsu5JfhcmSYTmPtbpwe8Y3BtmvPP51+pzkwgEfpePmgS49xbTTgXekj4ry8L69Ft
FND+hEARLk4XNvun3Ee9eU6NR1m11pNXjabfKZVJpxXMKOSLcEIir+bqFkTBppNnBWJW4HJUjZ9u
x2p2v9+D7UGHEsC18SvUuQwpA+fW7gfXXxHCcEVV3lcfkDwfSJ90tsQ/0/fQZbnolTrUSkQ8+L0G
Y1m/R2cdQkTbe5s8Z/4WoowYO01kmz4vSobWNqjNZftTmkFJJXPjd+futzwaXjPaWhfvXHVdFUE0
5sC5Cf2MxYI8vneLJDg4g8heVhr2RdvLO+FCBlvDl9EStDOpMr4G0/Xg8yZMaXIf4CII7HBlSKpw
Uzki8q2eifC0ZWgnpx3vGgAtaO5OqN+CQoGfmlqNRvsZOGJS4vQ97q0inXI8OmlDQ+IbqKGNKZFi
7ERzFFOjiMVJqma4SSYRtU1Jgm+9/pO8GT1T2ynLmSWlQJd7d9+nzxs/v+jj7XIk1CZlPNULAhct
LKVh+OBxhWOaWeykHIkFTUtOsr9TnaO2HNxT+IOAhoJvrT83oqsIB9pzktxryZS8Gt8RrY/9OiYn
ejGo+QxGU/p9o7vgGxmMqOR24YaWM6PE77/2OooTJes7scO+NivU0uC+6lcrJHd0HsLEplyhL6Sa
Us3C1D5jgFcHvSVV6ViKN0nTNT7aOpQdzonzCtu27y0IX+vGznui/zGjcEN4zyY1d5bhYGj0nrqg
QHE0RFF5cE6yM+0Mn++/Jx5koUZ9nbh1ktG0TbUo+M0eXZU3V0YWFJm5CmHSueD/aC/6hrn3agI5
VDGStwfwa118Cq3UdL78bPR0zCDv1Q2S0kJlPbbYeIhUj/d6KMWYlX35PT5Z+fdls/KaZO4VAZob
K+JdAOMvBiQ5uEVXe0mniR/oE+jJHZCzT0WWM0rGQ9pcLbymVIe7PElFPz0m3IC1ta7pAoYdsf+Y
0M8qqFlNEYXVzcUtK9fdQO6djTL7GiXKhVaCO77d/3rz3BQUCx4YDujKk5qkKyloKhoeu99RUpol
CS/Wkyh/TFmENb62pumWZEoLY/C+0L8V4eZYquqKlGfREuRPp+UYGUk/7pRiQufh+OmLTs2Kuikt
DYf7vLg/TsjoZ4seNYZ+mMQO2wrMW8mjnZsR4125TNHt/Di6nJCPX1USu12z38Gyl+Ztwqxc/Z8o
5+Csc/UYe3s3Hwn9QIXJJso9llZoIhFLzXhB9uZ/f5qbMm2IgL0ft263R29tiI/Iz6C90OnEVN8E
ObZDw/JqN8E2xe+2BCe6ZdNtsKwRRfJB+o7E7bWvNdPyodnaancSPcb9pcVAab5Y4WwcReP/m5ex
XTYJHq+fRU2eSt3wc8eHJ+4nE+3iGIgsaFl/Ybog1gcR8+v/WhCwnaT2lvLZ9NMgw21iwpp+P1ge
mrgQ4CBi8Mi9kDPkk7XAQOEeE/6w4YKbbsb8FGwFGAI5tOUeZi6tA2lsXa9Va40Rs/KO8onsRyy1
sqdTCT50V0BlYmxnaS0TpP1ahAN3UsyaRmtb6d8eJapBlYq22Vo8nDvhbuAybv5tqTSGm7vNd+NK
ZaXXnCU3hu1wcrwvMpOxeL07g6mh2YCHouqyxUW4vaPMnLn5/FOPoEl6TvDLz1T8iqPsEXCQCquv
WUOnF/BbXYEB5vn9CTonKT1koTjPAjVEAIB41ElCzfpF93prt3KWolSiGjX945iVP0dZPNJSq6Wl
3vGsvMFekLrvd0TcNo6Oto8ORbtJQ4he3PSnN2JEO7KlRWroWZeOC3bxP6US7nE3g6aGO/bjaQLe
HAyolLSwVCLk6YhaoT60uSiLZtMfcP0eROVn+30yZXIChPmQgM9KNdzEzkA2f+N0YGu4yOFZk9vy
JRTR60D3hLIrFeTn1Ow4t5UGyqJZcMaIbJ6avwkuJtYVf7u/kxQs5ZBpHl0JwFy2Ggkzo9JsOsuV
suoogB+nEGP/BeI5J0br+rGVjYzFGZjF5cia5i+Ur6e92pvHrPo5mPj909BuxyA7rJPMc3qWDJvB
d10kDUrK9UhWC0WL989R81yVY0sUtgmEJuVkK+3D+Ty/zW1Nkrt3F23hKgg2dnkWo7OFCwKQu38Q
j5x9CsFyTTxHHLEQduw/dQ2tBAoJWbirGLEasE4cf0ez9IwVidgedytJr5S7TvsVH2aSxt++cNTB
jJ/fGjhAhLtX9x39q3v+TgvCiiCCPcHbEyKWZHjQabpm/Hu12zB8Q/emAK34ykmJMVbSiRblJgln
MSPq+namYH8RVKgR9Ofma+uOJwaWCkMMgAkHC8LV+wUKoDFeTUimBcHnGl5FKwmpZBhvPck0fpdD
sKPpJMz/wkXMie3e4Zu99PdNiJdTuBI0H8T2dTmiEOYt64AFhX4NqXMXQxFl1puTC1dwqXK5qWhk
vzAg7p0ScXzgtUM4zqeEURM/7R7QveAON/Dc5LfUl3uYM10t/oKYW7fujxhYWDPrZKIH4wCUjXJJ
H7H8lpxct5hyc6RvO/tUt52U59QAbUS+4TM6R3/DqD0lNsdnu5j5p8SvJi0GGiXYKJ0ygOR7nNQD
Seem7Pavd4BYN9pgvOqJ1zyOl3gq5CLDpztkAFf7NXo2Np/VD+Nmp6v+DHjdixk2sw0pVdRHUiHR
K5xTAbrzF2OI1o8eNb4NemKAuQ7l7FGkf2s9VoPxJwdP1B7XzD/qNYI6bKNm/tnLe1Jkhs6KKa1u
7boY0Pl30aN/jMfPaUna2phePKJ5nvqPbD5DF9iqqNPFBZPl/MXpRqHVwxnekVTWfPfnhO2l8oio
IBOP2kBQyGR4k7w1CFA8Hpq7vkIZjNMLXX6/b6V9zfgplHWKjlEUHtAqKzZXLr/VHfKNqc3nLkKQ
BCI1nml7NQXR5n/WNmtlfT10k1bfd2Na0lNTdLiNltpXIQjvOvZop7z2GXZKzszOc3HeCfIV5p0k
scma3lWuWeZawmTX3cqwcNV35bYQ5gGuonvx9JsyJldmZbfmBHDZQdph2wPlQibROdQBskuLxCT7
vDt3G82B/iqecCKI477KSfYgLl8/bd+Tq7NfQq22y+2xewlP/9TSaBBVaLwCRdXuQs0ZYcFF9dRw
/a8PtT5blTgc93gobxwL/aM/hyFTji7o8bhtVwdRD7caY5QsWsgedBSIYrboKn736Z04NI/jYJnM
ZvA/+g/WIzlPMAOkjrO1WA+IVjPxSVwLYEje4uX5oRQyaFEORZ58DePKTmcxIWScnS9OiMjkSTsH
Y5DMfKl3HVMxUnLpKDhaN90GizQB86w2eS3KskAHQPQ3iwDe0Ecjc1WvboRbsA+N7bxIh9ilXKML
Im38gprHIKw7ivcR9VhFuKUgyYb49wCUtePXwVORKpxjWJo1zqA6FZ7rmn9pNGYHAtwNUwXkd2tx
tBELwJN6c1fBzrzFwAXjKZSXzagExmpAa94ptx2Un9npZSAS84S+BiBIHTFzzCTb1GziljlC1IH8
/LDDij35bJ0LfVPJsGLWOQFtmQuCkkQTAu4E+oBHi1CKvulECc7+QK4lkJjNXqC7lKALJhkYz6NG
CSHrrKtE6mApL0jZO3V9zpX9csy/hEDZ9fQsGH+9vXcpN8b4C1DEEsRlaDkBovsVSHT52+Q4YTnd
h3LRfj4n0XYnGmhNEUghUk7oX44o4pHJylqbYJETfmb2P7htCDCLytl6dcMPcTY9IGWGbmNycZNA
fS5jOUexT6Odz6nvDh9bJwC8M8ecFfhFUPCmE1AnGXCk/MBjshbEr/4xqroX0cFP+OdTJ8kNLrhf
BaqLWuTdzh3VveG/0s/kLUK+3Zlr4s46bscHvyMZ5V3alX7oYqUvDxaMF59k8Rj+0EMmzIeel8Ap
x5mtkMKSPne+d3TAEu9tH4sHg8KHFJfv1W++lpQDZJjc9y4mlxMqI8FGSs6wDZlHncJWIrxycsl2
2xF5jo1aYH62dY5fZ48M/P+Kvvobgua/5UT+4AtWNl9vLDJvJWLogidjemkYiMybI0RkmQMcDcCb
scz5wHkv2kGYfAwuu+gnDH8GBPWF3Iw3+AFZ/R62YZevSGHxRvT19srnq9MuE/8EasSTLgjZKGPw
tQBMt0dNdkMloEMKGTEnPpX066rJiHWhPeGA/gqzJSpQEDzspZsOARO+b0gAsK/aw+RtEz8KUl4P
t391R6iCDGimyqlNsT586vXNPLj3wKs2CstPthVzfGGLJz8lc5eXr6FXJVoqCOy9KTdoNIPbB7q9
9MBNtJn4MrVhbCMJc5XtpJNHXRN8vjsyVkWqzPTVDBmS++m2QvkJdiojhlOb+CYnGvA/zRixo261
HYgFaxRViYG5B1DJBOYKNgT+leetEercy2pOEe1dutZtP39ir+R9ZVbkmQXZTAjLb4wteXusJ5RP
e2F4PW+lBeMkSAGEF+l5HNyqiOiRp+CyUphFhU8KX3RPliuImoH5I2dCzEiZ1+QBA220t6x2yTqV
RdOthJKLTqsorj4wIi/qf5HHSJYJJglLlHjItv7/uwVtjMPaA2C8WBYBVuWXqr260Fr+R/BFwew1
ZblSx7hwzr+l9lgIImHtKCuxY1MLdnvdkBmFGTfS7saQvhjQEu9sQYffcSumIII3p58Nq3ydG5EZ
4heyQmTfwTBZzn2K9OdVNpqVVaLtuphSFihM2laoGqAtFcKp8V52ty/RsdxMzZMr2gDnwr+JAdaW
uHDpGn1wyOcY5Mmc+2HUvbkRdWu6M1ow7XUtVc2I+QDqv9tpC4rqJXFiO3TlWtB5SjBoaxe24AuR
+ebp5DfDtON+VCXY346AULjr3ztslV4ng7ZXMbnu1jhKaGSEkwvLpfb0IEKUaqTP6y51iUJVpGV9
SrXfSLRm6QdC8LljaiC9nDY88UV+IfZk1zi5GtxD92Lec9SC9u1sXGHoZhDBpWcvzD3JPmYQb4ui
XGmn/RxPerZDXsHQKhloCV41Jyyjf/iCTwx8G2AahvHNSiE1LBlkHn6/QCGs/t6A2pEYrqanG+iz
CsPJ7Kd8MSFWt+QYBFEkPENquR6JNb4OPLWunoMVxrIz8WQq+DSgj4sqy7+FDkT/D8mE52pOHml3
S/VZcejzJAmXdTVril905x2RhBxfokaE3kOqYDwRTkzpc41dLHt6kE/rQnDepL0XiaM0hIJ3l/Pd
NVVyDzyyKxAIB5CmxKiJRFBRf51DM5ENr2XBT0Pl4Xc7Gv/zwzsO2Mkd7KgPsM1oxQECKimdQRXX
hswe9BirgxR/ft6hJCQwvmMyR+vKJfwwycZdP17E6872UaDih+xH87BAHVjN5JgBzeLx+Koeb7kE
55RbsX16YuhKFDkJ7HB0JPYUbcgdKpheOpFRoO7+PxGsbTSXx5DTEExpgfgintz1vKVrHu+psr4w
HUZ3uNzr9Zca81jF2lKFB0mOXI0SH+GCNUWlA6FbkVroqOTuF4NWxEVMLxbz5SvbIr1MuHz0MF0I
DHFMyjfSXeXmdjVAqmpzu0FSGa7Lv26lgeQo41OI1TeguvZAie4tcVyL9UXtlu7f++iPpgUSuiRH
+5Xy31L4iG55PgEjIQ8DfCmJSSHhmTLgZJ1oa1R7coSNmSn4ixGnKt5YOH34FaMzoMtB6D4rdHKW
E/pz4UT8oePXQc4C5BTZcr2cF/++H8rIHaJJneilDMXfmh9GJONu3figuCcts5klhbUfnOolVXkO
mr3uZ4Nj3OKCOVWbYKfIau1PevQrUSuMhlyPehl9XUu0gDbHG1kwzn9cdpiaVckkp/Rjd3KSXEps
wWoBoEQp2Kj+LhLe/5wnoCdkxVwcpkMhkpDEt4o5AX+seOLG3TdpAyedsc7Msc6XiSjbXp2LA8S4
5h5Pv/wevSTldqmHPgqWt3pjoDfBHpGLJwrRDy3HzS/XKJWSIFGqO4vRh1ySHia7dM+3waDXbzap
P7E5ClS0QKuOE21JwyEPYedyeXNTahoxxSMbeZs2cyoEnsQnuGUgEd6Jq3UdKJVAVBU79UcuqTyo
UCquscBCWiaDI0xrxoHga69ywd+PJjrW3xG6hDEqbPt3MPcVXSrJzz+2pXWZwPGzjp3aXZYgEeB6
B/pZj4lrkQX2g2LrUBRUkK4ORbX8oA+mLEQypIRch2uirEOyPDqS13YfJ4WVhSshw2QEExXn3p52
e5qLXe9ivdnnEoIHD0qFpazW6F8pbaNlbRuO0VTJ32fg2O5oYjwON9XAyb9Oqp3KbJojCojUsdPS
fQIbq24gK+xlSuh3jw1gh5pHjNK+NFB/H5fpoQ/z5TMnrTRLN+02oim9MhCy8E040fCh3bEp7PqS
Sq1sAvLQGTsLsnKmIYEDSI+Oq8HYSlhK9K0+Bl+OoZ9V/xfqBBKTesWiQKjbo9dcTLtskyF82ipB
ibQl/jvLU/h26y81oKo5ZeXR948L2LOigP4/FPpd4ycz3ltr3TGgGuYA2NR6hVsa2IwuXfonFhAO
D0a1IUyS6v6hK/hC+hRLMxExouO+JFb0P16/QApaiCnn5tSvnBCxfOByDMqaPiiM5k/lDBMDwdJ8
T8f4yyw0cK4crMgiBBUFVEyKzQBD3zGwJbA92lq685OMqyE27h8k3jEZcP12D3B3od72iO0/vtc5
+zI4M5INCD17PB8f+xkaVn+bUXZ7gLpDjyTJzKkJk/k4GFy/XkpNFNJ5u+R1lEp0e4HW/Y7UthQ0
7BeUgK8gZdpijLvdr/rMn1EzWaChX+j03SfDr7H4VLxIv7P75kti982B1oKge+IvN+V8CqI5eoK1
5dHcOiH/+xXTAx6kpY7+aV+OSGAyw4iQ2L3nyC37rUnn1n5XMGFX699vhB9ubFHb5I1rUyUlWSJ6
T/rvGAx6pKugAuLeomxLwsGv0EDY2+JL3p4rttDFsCY2STDDSa1e+bt5YAUHhD0OkqKI4uJM/XiI
ug5OO4F1OeJ6DEtFYacoqjPiO0QiWZZAYAKirns8jVZZZNRsCpr+Vdt8yjooHn8qXbHRH/BnBFK1
xN2C+1RN0L3QghmYeBDBGdI9ksGPZ7+pEPgCosy5rAFNQjR7in3jcfGWrM7WJWUDP/Y8Gv3sSF0M
VhLAM07KfRR4XYlxy80ctRPiS0Z3TZTpkwKvWaD0xpdZcntZSIQvYO/24QosFjT0PM2BRqq5GyyS
HaYVlgVaj5GS5dBMIhql5/BwoiC6nlTCMg+7P/z3fbzX3HFYMLqdbfiJaKd6YVUW+ruAWyVxOSxo
M5bWQSDPxOLhNkRiTKmSXfNQRjnGb+34rVpoykdmx7sf1DpNAIlX/n8c98Hfo4y5YTlizPXqSw4O
21RAMrdNMvbyrZVYFMZWMYSZcsfMkeGl4pnpOqnOvoXparzyv6K00UoEqU0FIEIXYsUHMFn9fLyz
ypY2sk0yxEiosUI8HED+8GePU9T5rHZdm/ixr8XptIhnrFWhTvPA19hjbxSZiHtgzwZCUWX3uwpM
sR+nY1X9wZEMhGMVnzN5iNm3eiar9Kqa1lfGdQ5ovDvyaPceqnqh44NlEfWIzZAoLUWFPEE4Znyy
icPE92MlDmR60JtmXyrJ2ABjp8RYr6gE0lNlxm8vK8DU/KTK57Pt/bz7jBeteWiNJRwxqkX9HmVt
GdYRlHLHbrvo1ssSaq1hASvvPiE6G+lFfSmaYfEhsuqjC3xZNSyk6p4GzEuVv4YZocRWqaBZaqKf
QgRgsGppf0kt7oS9H8C2yAFGqIEKA75Bv5qmsRHbNGU5NpAA8QlEmHgbdmrauP0/T1h5+5eyopmx
bHqJBic12yPjbtPLy1GTRChTiGFWgnB0CTRJp1IREIsnitwIaCTsvHQbEfC8T+W5LFQ89l1erBSX
S+sACWtZWXmuYEXt5ije1xeOczwDGgnfGKM2hDUqItycXReIDh2bqoMOJXHbzf4unvWeXfuSSvow
BDGutZgwJd9w3MkylUJjq2zFOow/Yv99k0KY1006hN8ALGUoP+b0FUaYvuzo1bp7pQUY5JZkOAzG
UulQnOtt2nIQ0mGjythwXnP1zdUrYxMHzzFGByhNCl2c02khklaUizx4moeynbvNuNX4oIPtOlxt
ksYdgs6X3Q1L5h+/bC3Nlpcir4fSiyb8wrUOjAOSmtryAeH5foDO/Yv1bVWdSVeXMiITcamFGmvj
MPE8qjYmQifGMDaFxxAfNpK4y0c2hRW0TBqCtVuaSGH4vdPmbRqyhMU/Vlbmc62G3dwSoMMEuA5D
EyW3CyvH5s3NcuIKk0Suw3nuVISCU1zJWZ3x0C21VFhm0ALN9h8Vw1OIS+XSqTWfSaT0MPPrIya1
mGjW4jSb9qD8NYX+6qOJsNq/qdPEVs84irD/+RDGkWAFu2m9+duNghKP3GVvV1dI8obPp4/qVtwW
ize4PLVnl+mz7f26be0Y0Ff8bNYU9/rAx8VCXDiJPIdlrHhGr1K+PPEK8/Bv5x8T8cjppzv7TK8J
gwTUFuxaCgdQE/P8PpezxjMBjLjmmOxYzV2WngYwbSPgWhBBvekdh43c5tHHZN0qvmpFcdEyQDrZ
E8BmO5WvuUmwaA1MQmWF0AR6LcJIIyCbdHixVy/CyfRWwRofSLQVNYcbw26nrlvIFlvjQaoBxQmv
DvklmT1NEHJik5BCRHonR15CET9nWjAv2uoMuU/l3opxVtkHd6n73yWiIej46PF1i734mWZ8E5+X
85vgUKs41LL5uUFXxP5dJvUKcnpfE4HVvEOjOzRE35/xv09Bo1Z+xhKYj0f4bVdQJTOmlOSXxZei
EdpeIyTokpK5jwccY3mCZDDm7Gx72QKrg0pDs19EOgnGRQok1vBGviGxRJWZfNZ2ne++WRkFlEgI
3SCw8YOun2nmUlIbziKMn2/x8bCh8k87FNyFwStt4UZdkA0cec8e1BTX3fPB9KJZRBIkva93ajvg
+8JN3/2+P4elngvoU+vY61JbM94s0xm8PCnotjhuzsIfLHuNj5fxkdif+zO1AfnASJxYmhDivcSp
i46nazRSBOYApdIWeemnKWmF9oezVLmcMPxKYyw+HO1qsBg7PTllUfEazHVy7UNs6v0gPT9gHbOG
N95/y6eRPj/PmaPDLB1groKnMshMlj8I/fSCosaASLo0mDQt2+YdeQrFEKD8zlryaT93/EF6HAUn
av11jYUZefaEvbnY5GP/+AC+bYIAvrlL84STRugIqlzyJv3nP0mf6LUr5Jog5kzNO/v4Ojq42ZRs
qVEae+6rrEUHw65+2z9QYXtF8jG2TKqidI1WqAfR3/QS812MsR75SHOK50+hqN6GA96wG5F1eKcD
GgmoOmEaa0X3mKo08WLWdDylwFuAVB8Zi2lpiYQOzIk26OF8sgQn9sPiJJjMFueI4UoWdIfKlrfW
Wx3W4OWz9K/P1SY0v/qz12lBGff/TB/HmBzYBoni6mqA5EpnuTKopwW96dSk2vjGmK0mVJqmAqMZ
zyFl7bWehjkRdSeG87GgR9EbYXEO+h0RfM2uNJxDQScGnFUKEYVK+lT6z3N5FixunK/pSRTLYzpA
5eCPZI0BbVNfXnLDg4k8LfLwggWi0o/qhqsaFfI1muYjmkSipp5FO2B4WFk4ntLKOSnpKrPKBt3v
hyhNI4XSPgGk8gt4ZhD+G3ieSsUKYcun4LUA8TNOwd6BVVJbwInKKPZ8jC06RlzEnbTu5LluU5v0
R3ztvMkdKWZhT4bmmraPhLECEoruuFU+LtjIOUtH+L2rJ2EnjEnS8JXTE2yAc4oyqsbvoTxk2HYF
kBxtqDv0V1u7UXG76lucTLmRRfOkTczStBt3F+VRA7m0YItWGWZWK1m9GR0Ww1+ZWfb4vufJBFae
tXXInmxu7HtR768gG/exBS/Idy+FQ80F81ut3FnFmeFYf+pPWFVYVsX0+iE/vFljDgeSjGXFYsNd
bhyhTa2ocwtT7p2C30w54tOTardAzpdTo7zUaJNrkoytVwZv2Rpu4jroK//r0Xpe7SvdK2EsbdDv
awVFVbw0OaPag7lShK6omo/CkKMwRtvtrPKR4Ue4OZOPaDOtqunz+xkk0xwsT0MasAG9Lne67UW2
askHiRiU0bPKzRA5ybf2/j66TxfVEC6RgZ6PxMm3lIjAT9ppemqf07R6hpXd2mAmL2DHO00bfoOD
9nES7yvdvdWE3zZeT2oILfW+JqiDtn09LkD255gP88g7PDPXaUwZk6RmRVFHb8GXzbY7OsPFcbul
vJq0G3tOVa8OkcopBhX/0p+v+4Sq2lmhX9GQ8+qkf6zI7Prv9wZ9HfojpnEcmLMJdl0hIp+tyFZD
PiB8mXHHVkStdAcS1VMxvema/WqT2JwiZTFWjK4Sge07ZgLVG0PH9N15JS+2c0RGpK31fcJoXZtO
/S1XkGPVO/d2zOBQ5n4Ar14LW4NEug6E9m3PdI15U76KcN+/XpRAqPc8cMYpWgJxxRmGtC5HFvsi
5dhmQkjTxAQ52pIKxn2CQKYbeeTMYtBQSwikAqfbhF4Wpn8m6JMCLMjmfCUeZaLncjhHnxBOeLE7
fgDxZP+T9+EPwp+AZH7VXz2ifDLnxlk9LhQInZBvAGF0QR0TxYM+p8JS1wSsqpXO7VAopJXWHXc5
rzbVmmc9Gr6IICZIgKfEix05oRt1iAeoFhNISSWmBn7Kuyd9d2IKv1yIuRumlgmBB5Y56/4pcmgX
L7o4ri1IDkBVG/LrbLBhnTPosIUwUFmSj9H1oiGP2QcwPnDwxSSghFxDk9UFBpmvfaQUgEfGBaC6
zV/pUdDFuXf9psAQ6m/GQ3xWmp6NVE7r6Ptxd9ZSmwPIIs7JyYuB07eNKToBfjmqLevSdiZ5nLVs
7yDMcOvjBJjBqUZqbDTUwEkc98KjijeI96avw6P5+r58VKO1SaPZFDg1JctNKqMqPoFBpSbml4Rn
P4+GbG7si4U7tsMhB5DT/ip6f+EOuJWFpKjZWgoiYfFjCi0Mqq8p7vtBUDNDkPxm/W4BUy4N5fqA
p53vTnyViK+kkSDVZwbPp+0YL8Pdrh04i/vbRFJifB5YjLO3iMU0iUVEz+0tPFjinsdEc+BR3gDA
3HjzLvSxb2vIK7fPpsxuZuMC8crAryAi8zMbiSMBQrlVCcEXFgbqES6LHn6Cn5wZ2X2XJ/MtqW3t
b/RIKGj4+HMkV0l8ntDl3r77UmnHTRYMfo3rRfp+12r0mrzsJ+FcmFgZkwiSHWZFVCARS8ez1dII
+JyJ4k/a1mndC/V6AiREAITf8CK5FK3otfW4MZrggcq7UGyPICpWaIKA49apE5BMFBjghbdO2zRp
KhqosPw94fuyR+bpEgfoTjdmHvMLbNBEKOCCOBXUtH3a5ZkwIhbpwvo2X2dWTxBuw65kIKtfyx+g
hhlULspjTQW2Htz7rlpeY7S3BRj5lXIl3R/CzpcADe78RR6KLxT54QSy+W4Nc8t3jGL9OgoIuhtU
K2W+5mznONz4y+QXF97fkHk5EDClgsbpt0W1WasQDIb2DpIU7oVbBiDJWxoizhsi6IpbPbiSfJhv
tVakjQmh0/JVsz4254sTeOxEvu+U4C9N28bY4ujXUcrJ+O7pjuamZaAZp8Gx1GqIkkLKks5hW1gV
4p1If1EH/o6R+IF/XCKsBWW7Cqvc/Duu3XsmpMD4NcUGnKAEzjwUlx88TyeITVfjycQrKblbovtk
w20nis1IYO6m15LfcrNfqtfJclv76pq+q7eAg2bgEecQWchzGPZinBym8mx5oDac+tQmc3T61EOr
PCUP6/bwbDpa3+B/owQ1YM4uMeTLBiXkFzZkFz4SeWqmdk6s56g1d0lcICe2J1l9RSvmb7XxyB7g
D5QgyBS1GqMJxBuAwYRx+mfzXbcjdgxuW6N8NErtunMTgC3o8Fv3EDy73ty1VNmKISNL+cf2SZxJ
y10fJLoALpjs+NLq9SiM/S/Ce/M0a35B58R/s6o1Oc1XYJ+fCOl2eO3COyjgGNQlUSTtslcfLDTw
vJHt5380OBY2b/4wr1XshkPphmGOHsWvoe8CGk5v2jtS7Qa41wn/R/7GSiFmWxOHdTdqUVvR+J7i
B5MMV8n3GSmBhQsDgxj4/IrYexLT8LjerpKGybe4/sk783iEB3IpK7M2m5Y0Wn/6XzuvnmTp2dMk
5a2Ijd+xvKylYOr86UEx20g/F5b+A5YKM7F4qowcs6XROdgQBPqFIBGa/I5eRcP5au5WoBRwUKT4
o/uSputWDiFTul5Fo9RzicDpVWWKYUlTaBF7dCFz8KmplZuoZVzkTrsIdb1Kq168Rl1nO4nFPppz
CbwlKID1mkVjpv4J4l6P58CRaZ9Uw4QN1nQfDDASg0a0sj5fRzzA3hL7KuFZsNvtTzfuIkpVUAyG
nEEqVJ9wJchyXlyX95JAo8e+fpC1qUm24dhOx6VUQb9W6PC7749C+juS23DgC/651z3/qAk7UVYe
VrSiEPuygatpYJ2cid2QXAu7bsm+VrwtVw1QWFGqdd/KwSydxPBzRucA8DSgZmiRHeNuk3FJkLT9
ZHaF/mhfrcCeTUJRUMsjl+OOT0pWQNlJThmXtupm3obFjbjqmF5TEbVbi5x25QPA2qmB7zahMYMl
1+eYDlxbGU57Kjklpdev9FJU3cN5QJDqxEtcy7f2fA/AQjCjE9NZIPsoXLYHSRfz1yL6SoeHLbXE
A2Ujg09Xq8zNVUwvvHSO5kNeQYkpEUngolD/R5fjN608zkylSCgcDLu+yepWdqXzdNQxRjU/9JG1
EllJyhNVIsfzr+L8UtTc4zhQWEiZTdFxVRPbxS6nyFbgIr5SiHJpOHTcA42PC669DGMalUgetG/O
CyT4t/ATxkaDzxXivI4sK3XBTBrWO5u90mI/o23fIqKR1lWYXFoncRofN9fa4JqKOhAJ6OW9zE05
fMvpZbdwytX1EVdLQZvZmmDLwa4Zk5ymaMRB/3MKZ4aQKsv+CYAJIdNYIJDXDxFk+MWxcL5TBTJy
Gj+5haNK4ozEomeGZzDgIcFTr09V/MAzEzVgEnbtWTfMTNm8m89pd/ihTsRmYXarTyiFXM3qR1WY
6L/3VVH7lJ4j0C3SDMJX1Ftp33PlStY62klFJECfvzsnWxZF7gtvjogaIbNyHGCjCSjTJI66cYNk
g7BENa1DB7vWkyHt2VqPECageUxfa7FJpf1USUb1mY/+dk6cPr1dYTSLDlqb7Hvyw/YZ6hU5zIlP
w1J1RXkUOeFArIMtPf/w6blGCx5HxQn4863dtKkjsHdRPuHhUkpnnnBwmYLbVKevdVDcwh6qMukp
5ie0wm6tt8p3L+8Y4V310/MIv2dFiNFvR+5j3MCJXdOKADc69DFxerO83F5WZCi19IOrcYGOmoJw
ksj3ggyTpCDiZEqUfe2MS+Jp9c5vIxuZxSSwaM+xIH+HP+nqRuG7wPYKF9RcjOq7Q8nfhZDGhaYW
r3K5cco8WHIepVpK6lB0qGFtVMlyxSvwcrK8v8G8ennxuNPf+vDjPuzpqnP6k0vxmC83TKRSFUFt
xjh6Wn2+i66c8YfqaLXF3RzQyO/3VRjkFZty2v4Qaisn0+KL6pH8DbUmxH/Dn5Mkz/ycrhXaySiT
gjioeqj365wMvUgAe8H/WZ5Lj/UUwNbqDNJnWrl1k0JiK1iuYB3yboNWudq4UIxchMVZeO+XqRnK
R/gK5/7NRlMu4dul5xbxXuJNigsMq4WgKaG03aofAfRvaWERVN/NglqVzw9hg/J8Yc+zYYLAuOmz
bgb/OnNvqD5aZ2DrhIkJ306urUCe8rDwr48drmjekDITfcaC822puUKgvzOLpkyZYgH9rw+4uPX1
nsOO30V23kl2Xxe4yow3diVeBX+0/Z8oMM65t9Zgikp1d4IjrQ/DadSkvv5LEdwqx0+Rz6/2TC45
czT+igFOLqap3xqyGvk7R5uOFviaWr0IfJEDclBpsPheDy9XIB34wWUwrshHCgLLRHjCfsNrB8Pb
5kteHr11xgaV2xS/5CRxS5fCAjwRjdKsDv5YxrZYVlMt/YCzKeR/vvqd9Z0V5FUHeEyx+3FcKqcJ
6vSwDR79aSG+pgTqxYiQIRSOi2QGU5bxyusR5PRgs8OgayG1tNaUG3KozWYh40/g1hfRtTYUbwDV
t+bC9eztTBNqTqnhGOivnxx8yt4VqBezydVC7ctKgQdi8g+5shuvCXlbHXA7NL8Xryju15+UEwu/
rxLEXqwmoANHyu24CoxgfOe/ZQQ4lqyXuihQzAGP3W3YO70LUFzyKjIku5ev+2KpqpRcfxAZDH1e
6QzvZzXgnhcHAcUVfpTPyVzPMt0iI4IzM1E0EX7pgF9ibZoASp5JXijKuxF+z++UBorQY+qmQW+k
I6X9rstBIGAZs47gnaRTTva7FiMlJ3+jxQzgehYxU0yaP9JEJeA4ocjGPs88zKRg+WygNF5S4ToM
jUnN/GAG/pZVOToQ/t2M8fTkNX5FhCjLcRfZEpOMHyGrK6bj6hMFHZiZDeNeYJjz8Mb2gDZy+oG1
Q9rGsyzQiUDScnMbSb8wVujY/NgWZ3jaWNk1KHIEt8zCvP66onWSzH4OtXLM2U7v2Iw07+eQuTB1
N6jgl8vWfpWu1iJM5mnBK7pEpg20AGNC63JViMS/HwSFs/oJRHiy0yOI9QVwTOu2bXReAi2PMHUS
QY8HcKfSYmGHXoUb+n8QWtSGwCG0bU3d/8fozsYSVO8IfAxWzj47W9uKn+YrusLQmEoAr0MTkPHd
CCd6cOI9IkRI4u09d6zhmeaHzlCFr7tzBEgjKDBvm89BesTN/P3yQABjJZAZYBriwZig5aaESYTw
WTIH94CF/RPgaLx74FI80ixEsxVT9jHxgHwTRQpqoWBQMBuCe7r62E+bx7G3NncPo5sqm0AMiKMo
doRQLdsm2blOskY9dvFBbqjwAWH1Y0HTk5u7DhgitwwyH/UNYuuHX/l02DaaSWm0DKIlmj3jsiyJ
lw1I7uQweu8Q16gRQmEquBlJhftf3cAIZw4hWQcpFtt+oS8HkilWoztR3dztoGRRHJNDdZ3eIMWq
AuGmXYgi2EEQdlQguNUb+kxGfnuF5Ij94ZvAvpSBolGVx3AaDnZEohM+EJ4o3G4h+oypjOnDLDjo
NhBBV1wlyNThYyriejpj+te0WyLXuZ7AT9elD2f3I9kniD0iIcjgaYu8+1j0Yi18Jm05hhVcBZ6c
iHTibNrDou5ivhrnjcaax2gjoXNhFyrm1mutYxYCvkiSROlNx1dx1yxka0ui5spVZeHOKFrGJdWz
gUh4OfgkKHFBrXmdxSrWVu9MIEXkvnbvRfOGFthXV6TMC48lOrtbxMdbuMQqdUtwTzH4Fo/QrAVL
rrBYxIgqCMfQd17M6TQjqMbvL+DzmUAO2BK+fOeyZbiaXBG+R7XouzAz+PVTH9GZuqjCSzLEPZiI
z75Emj2FiRTQUM1YRISy81wNN3WI+FU97hflpDT3/fOyK+XDcJVEn12QY22fqW2GNV/UAsT8JwR8
4oxMmpohgdVS8+4fANvVrHlm8YfnaZMF3Q82SiC2mm+f47rbFd6TwMVwsBNHkLauJGC5DpBK9ypt
TwYIZaJU9OmlNSIJe9qPaqJWn4rBdS2D/OE7Rrh+FBp22x3VmDmL+cfji4ec0dkndDVR+6zhm4Zi
fV/e2gjyhjcXfGMouwiU6T5YqJbybiyOa2oRiZTiuBgIAdjL8YKVdW7uFyey0rVdflI8JSg9c2st
t5Xb60eh/wWnNzG5mbpG2KXwz7Z1bdAuA3B1lhnGOnawU680EIZyuYhkqbV7v417Lah+rQe6CvK/
Z5eHZUkpVHv76Foke+8mmAhM/wPgP4hJSaDc3w2B86PsyDpRGjNJbhDMEwv6GCks5RUNscq5d5i1
nUQvyGgVflxj9OKxMdEJyFGPc03VdZ0MzfmnVU5cI1Sikw3fLDBUQJ5KRwBVPuWTwT3Eq0PVN4KJ
/cxV3/RBDjj8iisoBphj/7imdSfaVRXX2rNNwtRkJgkLKtETWQuxxzlf8m5B/AdW/t6iuZ7pX5+5
vT+artnRvmwokODNJXBm7Fyjyvx+D8HYNE4dt4/sJyrcLW9TGDad3BrBUaoyowf2g1H96fFZGObL
8WM+JxqDLWa9DtZYfOM8wiKiklaFhF+zSOpz24WnM8yWl2xAGh5LYP6atChsY8tFlGaPzb87ynvb
72UO0Swg3px11YVQSPfaZGsbx4B8BCNbFnl5w6dwdsjAFJLQ0sAmyB4iSBVlVkMr2yVR7qIvegHT
JRYxMmZrDU4AvZ21F9ZEPqwwEvZYKVPDBAJr1jht6ZrPoIRIN0VWkdpV0prg4w35qSXyXhKtbDmb
b9655XgJONxg4ZDomErkwEjR9dN+knm4vtAfwELUI8UKlmyXdNmgwE0r0V/wAfIIy15QNJCnaITv
U6HCQpltocQnXrAparPlxXyjuiINUlAoQ97C1YFc3n6WmWjuApnIpJifIap5pR2DVpyuWYQqv9Pq
fdsBBy7SkJNqM1AkMLxIr0vTSWwTsurMUr/MotAYzt9QsUr+h5cG0ig8K/jtQmHbY2/3YPc3AdY2
bnLtrlt3f9Mq42z87aVndmdG+LDdvOO+QzFv9uKek+S54OIe5F/M88KGrwRVMY3VvVgKIodvh1j3
w2l//bsrecin07aXTXs6TqYyec+in67VZ6AUDnwJKyPjCFXR8IwFP2T5+m+RCINnYe2XyqsDVMbE
e6Ik5Myouur6yssxrRxuctpHXZIPGxjAego5LtrPqqoB5l4blUDXmpxd6TytDBJN799Q7lCIak9d
xeqe2saM9fcsBRrA5afDkL+aBn7AKdLU5gIvcV9XvrG42V7Heg+YS9N3bj0nhtR29L1JYziK1/g5
81VKLSyuS+4r+2PJSvpxkzmLhilcFzJMJlCJ5Pz9ijQ6NIW2+GhnCM5Dy5AYzKPe7F0QfrfT9jFo
ML1EVI7coGnTeLvas4meu/2iE08CdqIfwiIjcPPZbCHCquAMjacETVhBEawrGibk03BE24QVJ4GP
42nazra8ob8RQ9Kg1jMnoMpB8gtLCvSB3Qu77HUcp87zrL5dK3HM0UEf28aWlqdhrwflnV/aj1S6
gRLhy+M8P/TcWuezKz7C1VCuYw+uywSUJeZl8TsTNOzIDOHqSMIAB9ujIbu6tWkrf0ijnlx8DmUO
fRq9Txr8uwmKbPCiTifP+XDVlvPdkBks9n3vWD5vzPJPZL538kzJFMsD0kmHgaxIYr/hwhXGb6tu
hLEZwmaNOJILDSJO7XarYWpzvDe/ALvVwKWWYXJISBDtO0llgje+ijkBL+Lz23paydOWb1Am5iNT
unIAkuRm+cyr/OaLHLw1LkUiBuHhjqe5dj/JN1lOVJE0c5HKFHsGBzDl5DwAmNzTUInuqAUEHcKT
qBSTH3b/wKSTJHXzEcDwaEO0yAMAYm4qOfzaOzCUDz3/gKr9Rt8AC5VhrZAzZqW6OsOHhP95tdiI
vBCKwJc+rtNiQxnRPhYiE7yrBbuhqftBrGdleo1slggu19V8Mhbb9hWrWcA4DHZlVJSZY/7OGx3/
v7E9fl0P+8ZuCJFD8ToA1dO1PJ3b0pAMhaqnYcnoyXjm81ya1V1tPGs7Tu0xtFILt8DrrPiobptE
hevSARFGJGFyBO6KX9nB2rsCRocUfssYprF1+rd89YxQ213NGlQY7pcajSmssD3q+/Fy2jTwCzyf
CJlpUrZtR69/4gC/npBoszvI8jQ05JVNliUc7YuSYZtQPVsLjvHS80ITT+x7NnriSLmgtjsclz5L
fYH/FjYXnav3r04N1q9SyHYI0kWWjawLxwRqrjMrq8pcrZ+e451rLypmNwGKXPTx7BnLZfNRdcmc
VGB5hW3Ci9ba51R3s7aM5EpcjTl9waNBMZieVadLxBVIcm4WLWUii90sitEn34tKZOOD7AsbXR5S
Re5yX5G/YFpsl6ypEFH2moZPzadwcHKhDx5ryfKuFX86ML3R9M7+wqWUpSxAgLldExJAYY1214Qw
KQ+tbW4AaE0Xa8ljNY5dwxLeLwA+m4DE41XPa72zF9gWKN5P2WzGAGyZiUINQjLe0yiQmnz7TErb
7wjypgQh1/VtTMAWVE0tHukxdq9uFYhBaJX65kbRd++hDP+EvvpdwNQgxvWwOe5dJfnNYLc/wzbK
Xjw0B7vY+rI0V78V7VgVz7U4+KphLbtgODL3txEzRaPWxZMW0RHOx49FUYGLsW/8fOi+J1FZTKsv
GXTYoBLMP39Img6+PnCgj0reEPi16O2YF2O7Wjd4noT4LCIxo2asRdZR9V2We3Q/dnMp5Z2b2IOb
c+looDZQViYf50ScKvP6SqmHQC0jCKbpOeBOQBcx66SsrzcoUg6aa49jbwohmrvJBy0qPcqG6nvT
UZwTXm3KPmLB2t0MWj5R0xBgGIYvlH2X7R6SuAke9NC0A/q4giXyO7PmR7EuYWAZWwGqUJe/fCiJ
Cl1fFy5KNbRZkZe4a58mmCrm3GANm1Hnj560/CY8H8VfphJdLJJ6YQmuBgUJi8oxK1hTpY5Uxf+l
X//obzjvPxgYgn+q2RzShfdPTv8F4aRirEvGea0Ikoi1H9OY2+Cc2OfzCW825F9QqH8jQcQS6loj
o3ApqEnkVgtsiUNrjJ1AH+WhN/utbgzWLQSYxzPia0WKt16OkqotJO+8zeBxTT6pCmsgeON67aXI
Uw4RX3NzcHd0wIO5PeFrSSrICUsg8k6ff9xVgW0bNw3KSdcPcS/hYuKf552i9IncidUGXKVwihSw
IngBTePdHY/2RrArQvAfyLeLbpYsWSpvl4e7FRUTmPqXx1NEQyCAnS5OaWk07TWvbMxw9ZUzxT2K
KOUASaFa9hQXFk+vO8kzKNsndfREqxo8m/ElAVlsaWzK7hIxIMktLNUVXt9nU0U6chETiQHCCGCQ
wHKNXymi/hkhhzDnrJceJ5Ma38civxYy0RPL8/UYheTNc4TDFeP+mWhEt3Z+lwRvFXoBxlUCMuNZ
yARpCyMIU9pPZjkMCQHqUS7SdnWA/9cjcFpVJ7EQKCVFj7h7BOWRv4Wzi0/Zazu+g3rdNFrZZ5bB
zi/YsaUmSzU0vV9VbpTmNcxDQKnkcQxeLNnRJIhEfFxsGfJIKbDk0TQHFX5vu9qum63tkuYZoZ8X
4J5YxICv5jg1npPDsqwEKIqXfzyEwtj3VVpKaXUMAhMXKNu8x+oGvf7qUUWTnaWkH+Ih5ZbXB3ve
ZhfruRwHdxzoXL7COiKeJQaP+2uCyfsNCIpBqbrtBEKOfNyc2KQlK593oOlp8EpzNTXiws2aIPwi
9yqPuBbapFUn66nrg+jX2V5wapVzM8OccjTY+e2H9lVTa9zmO00jXeu1ooTyvQr3DFuw5IvyfvLh
URs5wbwdNpLNPbqTJPrZ3VXJrEbAdQ43tTaFMZnP+eMsJQirThTbbuXF6YrNIVQhpFglOUjsmx0x
gG0g/jV2gQ1B07P7UF+58shfT9BHMN6SfYmd9VMCHYYHVVcQ+hi3ulpgMKnNjnbtkkgo0hj7gC2J
J6RZhZW3sxMEg9i7FhV0JZ33vNMg8JcxNoeIKkzdb6GVfKzJWCgvLoci8gfD9GVk6ziF+coABIhX
6Ju+MnBL4CpcLOK5KzpVmUP58cqpjb39Ai7CZ0i4x5w2ZDz6nu7hjSvY9KVFyzfJ6NlltBWhYnd0
WBOAIzvBlUw8geSuOUANZePfD0Ygv/vu4emlOmIjStYKwizY6wKvR8yx4sxejYpJZQK3Xv1BmNGB
/cJS07ssa1/l4g7CODmGqqO0vxTmZc5liDejGsQihjXf7Nt/C+M0xV7viTm0i02KtMC5snkouuE7
fNKYofcR3w9r1w/SYXhWAHjuw+utpPxjdUHKwzO4u03dGLP8WkcQ1kdSlKj8fqh2M/IO0+kmTUwa
ufJYIJFrBjcDSSGKqc1XKo89H565HUr/Sre8i9UXAGkcsERSjx97U+5F8B1pNq/CjBnGJGIKQxkG
1XFHMwGmH+CYNtdbQE18N1tYW9WY5UEJ797elk1IJpiKBo0k1yHzgg7l1vdmm1cZxcGKOpq8Csvn
0DFzh5ryOS5I9MtGBUPX4xV8yvBx1tqzF4DOlOOuTAxPGGpzskezrasKx9cIMTmZ4j3YrjyFhR4j
A1jNoWQYNHOH7awJ1XKXq/JcJaKp9HPE2+YhFT9yKq/0wi/UQnZD6U/vKJb2tB2CEg/zw9niQHbu
c30qOLvWfUl4jxsOEfTP1GJoAshcwptNKEAggyH1lTFDNnCU3KiNFRJRUtWSmMA7mZpo21yT9+zA
dv3HFmT3T2P/WEKjIXYrAiEuk7jP+EHe4Lzxpke68tlEbMRI3ZCMFtgq7bH9ZsiHRjJ/i5tT1syx
JF5LIVz5UKOugtB02tgLcIJ5EYM9/Mkp1RJCGC3K+S2yXFHTztbJ2bBkZkHav+aUlt4iqoOsequr
zC9v5LMXV2wr8AaQWRMjt68dTKQFMLqwni5ocuWyUKtjn/efvveYGsgfa3L1g27j7UGsK81WQQtH
ymZhx+KSdc1sajmwIRbWAyiqGfEJUyLuaL/1Sz+B7ly7nWiXwzZcdbC2ZHK6wr8SAZZ8QKnxPvfu
1B4o7c3apj6EZRH/kGg2ZOjcytlJDR7wOnWP+TGCbZebsao0KmMf1kJSApRJ4Js9u0Nxdk4b35qm
gz4w2abcav+xGlrYS76Mk/qLOaW6BnlMJ4pzxv2nVPKfTruOzf242hOiL20E8J1ig4HXChI5i9Jw
wNr5eTadVybXl4+8hp7tiyO+sB964xxgJJSUswPcF46Wo3r74pTWahOhe31WbieTlEdyyOb3iV+g
roemMOd+dyGFrkYYIo6Qy5bXXA7nc9zW2b0mM1hdjfW6A8GukxCAvitohDB5va2sAq4gQrRRk6iu
OWlXqyBH315oH7fVjQl4Mc01Rbx3wsAZ3E75MuCbolux+OsUKidNEwdLRSQO7ZJIjrNgpqIkTedG
YUiqhNAI56SlsaeLKVKQGYZUaFFPxL3uQqfzNM9chHTP9Pj6AQy32iQsNB/hwv1US28bb8actM/U
l+eYVPvKnYwWPDMFMS5T2tMY3Myt1RPs8+/7XWUvr3DE6tD+lA6+9on0japfYrWV1YBtnna8wyH2
CqTePghZT3KUnhv9aTlrhtSSFHarAmsu3CLzYImtrDdJYwseRVklZ0NPNwE2bUIjkN9Rl6eeoKTT
3pQgUaCbOmPbxYe7ywaj/+ang6Ztbrir3Ko7KRpdv7UAK/ReTyd27j95z/qoOYfb9Ey/BCwfhIsf
fVgBydiKzv3R7w2WzkU6sAoHtvxMi/zSXKbYNMJy26aoSgM3fdjPBiXaa+ynTOPKCQS6+NEJZRpy
Dzz+YtkIRfwt3VFOSwJFROM2nzHQorhGgm7q+CqiIsfRqYuRJrmUnmvinEBRskrjMXWVvUrRdfs7
XUJulhur/36V9O0EnaTsmpzXIt69X1oPXZnbtGSLn448anJv+kosLN694JpBqA7NDv7+Y4X9XUwv
WEXnboYJUUcbzUwlcm/0Dw6jyW6FriKq56snCQ8lSLgNb19UZdYO3Kx5lWw3sz+Z/QuCwGwqnDDc
RBNnmynzubj72U6dUNHsHid5MZ9UnGa3fA9PVY0BJfBGWfDA2aTa0DOg+oZb7lYaQcsJJoYOj2ux
irXWdU5rAAgCuS5zzsi2TplhqKolsTVHAoDhMgyn1WiJe/7XAoTSdZTD+6Tr92LNScnjFiEnzkwT
vPLY3ClpbdXnh94jCUewZKtDUKMNzfIsIyEt/LSC7xAOs1pzHn+POWWIaPO7/kQi+Bn4RZyHxzmJ
f/GPqJnIbvmjDzZUxUQIN4FeVtezfpDAxREdJdwGfpBEd7QaZyinQkebiR6MJoCWiYKTCmOk1Fnk
BDtlPi6B/t2tzbNMXWZhsWhtx9hXT6lIupdBCSiw2KfdkPQzURQ8KShWtaqPUAwGbUmBJMLm7jME
0GwCL4mWs3ULubcNH6OssqIcx7iunqTDrPFN6nFCoj1fbAcx6MgqZHo7f4+nLWofTtD4XiirAZ7r
VuESWTO6c5la1urzdU1o2h74xGKB0Ie01enpq0qC2dRaTy9MNrKCEddFYe8+/qoDCg3NmVITHn1T
pKDrZeBIzLkapZof+bvFkAnq5raLYuEabNtWM22Cab2hx5ThcWHj4dIvN7UFWHk+U6v9Yy5lFGsc
rNd21XoTNfkmsBWyATh1uwzvWAqM9os/srgKdg03jdtfX2wH9gxykvCEoLaYEeNqCIbodRhqHjJB
7K6UsjH442a70MZSk5vgo0oTH81wdmlK9O2ZtKJkZ9p0cLYpLoFNHKXETIElRVAahc0htukgzbat
A9FrLDQelIsKRCfUaHypq/dX4OfNbIKCEeYmbSexKdWgiTZaaYOAAJhgfeILGM+qfh356/CFXZlE
pyltQca7MfGNfn9cwQGX+KYdlZjE8A38bBW4vVMU/uE31s0IN9kOEiIsk0aYBX1384pWPwoOoPTA
6bg3r1SvqdnuT3bC4GyR3QAWcriF95Fj2LZr/3+oJX/CD+sl4gH2kRs0b/ce+Ampw3DdwdWf3Sf7
/NVtZ5PA+akRbUubKnCdiZOHJKl7FNk/ptC0CUNssTO0lmZGG4E7IRfBqmkR9lsUbg6OmgBfe9L9
N1k6bJlPAfdL1dtfkRS98fS6K3dGZ1ZXwcXZg5Ge8To+l50Ig9VHcrvXgtRWbRL7jvi497zOielU
RYr6+u/ukcP6FAn+JRm28rVIvsWJxKub7fBbNkeT+NlSQKtTaqIlfBmyFGjm7vOE+ratnN1WLMsL
R0qErr2Tg8sXl6ADW+xUK9eo/ULDFb12Vd+S8lM1po21bQV3b+59AnQhkFWUTaKQUt81+eFEtLEE
oQJJlTvGN3K99rTxv4at86xkeiI+Cd4/oKa5WNsiGHy12I5qrBi3Ylz0H52Ly4DZ682B1hQOLEeq
vyRZtwqab/TJxqDiFKAhuvQ97yvSieJTTXbZJOQCi/I3MozXkfDbZokIkaqIEe+0AX4X1tRipACs
KOBOngj56wNoLwCgIwggxzA8ycGdxzvgjltLJLtdgBKxzQfc2Gp33APg0jnV+7YYgKfne6qn6xUq
xpgPzpS9KLCG1OKnsd2/hwMWnCHK+U79u1VDA8P6iYoGjKM9wCURARRVilSDEAp0KDN21AR781hs
OBBnhY7FKG5XH3ybn+NnZLhwZGJhAHMEGYFnyg8ID3dMKM+osiDfvjXRqifH/0O9+XE0zhaFucxJ
nf38GDJIHSUpTfXwBvaFhPiDZEdTcWzp+P6xuyF/ZhdGAEAvTfJAZhatU79lXDJiBf9SVCQH1C/8
BrTvGEcyAIAKt0VdjmUcMquVmDYqP/lbDJt3j41jwwCCLr+dJkm0KuB2IyvS/zKMTT+zrrrVERtp
wtWdbwcACc0ebpRtx/55S7dsPYl82E2cDMHJQJ0v8hZgQFeEA77Ngh+3OR/sY50+twrTHq/cG+dX
4JEYSZWVSP3TSfWlEVicS1qvueQVur8nFXVdqiEp0bazhmS6t/nS+cg1Rolluu8pn8oMO2tGlZ0k
4BmITypLo8F7Q1g5IDrnyG1J1ebILv0bKDDTE2MBYnHzwnB1FUtzq02vuFb/ICe2yXDBOKi3u4r6
FCt96wYoALoE/mRNXHkD14vy6kSMMs2V3QRHfbHLuFVl+ju/Z4FembsKYT4M7Cx2JjMvX2vXkW2/
AGUFaAfAWoyS7du0FvdL7gjfqnCK+D5ZQ60KNnujwIjDc4VMfAG3stunCgm2kIvMLVjpMT5pG2Dn
QlgjKqsTRLlcP4Xbg1hD4jFIQC3ALTJYodH5JRyIsmt1+kdGIRH8/k1jZls9Q5uK94pBBWMKnCo/
s26vp8aV3hmH6amsYoY3A1CDTiYIssAf7zbLXZ6VlkEwDG6ROTnPs/+0BLGtMQpP9i/eoNX9K58b
XKjEiIDJ2Mq4I7obNoUaM/j7KcTm9CcG2fdnWoIT5Bmu3sMShM611CWIXsi+ZlCfaSBTxaZd5xBz
HkzroiTTVdYgp9gqqYeCD0iOj6CJiXAoJZXIEOhSIw6/cEBX/VpbR/GkMt4kcWf/gkuVNHAOBMOS
YXFdIcKPR2qqkG8KUj0WNimZpzNswWKpn4AoOJlhNo24VdW61hoIUeDR8/euNcAn5rKpIB6xklCM
P9NDLAU8lMgA2fKtGMUkWS9MoMTgrAcwIl18hMprV5b0fLLTb/RZdcuxuwbtLMh4KhiqNw5jep6r
QwC6iBjrnT52Rcx5WwqTet8DqDuV+QncdWrEui9cLb/A+HG673/O4r7ptZGVmihUbclzi17KuRmd
rrqSyLgTWvExgPbwvByJDDevGZoiUetEmao2RP9locjLXl0af/ewUHvh3USCeR+x3EPHaJU3PILh
pkZmkBaC9G/nrNyF8CiKRa6weCcQ5NlG1+b14WeukcLwh50AMy0F919lbI7NNc8Nmi+X4W5bDCm3
virak/MDya7qukztg9EqMSG0lpAsJl4sGeihY1WQiKI2y4LJckBqERW2VUOD+uxA5R+/SzCHa71Y
ei3M2jpJYEvZp7tEEVmpox07Rf7bK5RKu1c7WHuoZR2sXIcVfwH0p0vMJkPjBKBRhNoRpPpUMOAF
dx9CNy3v4OwjHDjGtoNulukw40uUQM7vRQLM4w2QSq3949F6pHmYLeaBJNdFFrii9Jf7oI6puQYz
wTLfgiRtn4a/kaBKkCmDGipmW3+zcOpbm4PcxiONGYDySKJ7EBr5fVJXMUqMcxVTSZoL3iu1Y0iK
48Ay5VOm3/oAm2KxB4Bs1ORVp1PSSqzISyy1/FYa8RRQ5Y2joTBBmu7db0wfo6Tb/xmk3I2AK3aD
Z0bp+91V4H1y2z7VqU6w5EvYqqZZZIJVlDMFL9e0iLrikp3WfplrQ+zXLB040LxUmk6WZXKHw3so
lb/PsyZ+afqhooDaXPjKmqk04T5f6mN/u3BHHDJOjocIYb6yHIkbmLxx4DO97mjRQlRG8GiKGKmO
qvxBxp/6vXLHdTxwj7IhlsfNcfOKzHAeBSeOyGlOef8apmkaT5X7zzccmZixroQgFkIxGb4hVYps
4ecg/fl9GZx+2R2ISztqM66jSvxIbM4i7ezSrifqV/jCYk7J2en35/X9z4a4ZxlRshpiWfPdVrqB
ZThKSZyXyct49dnL5uu2eMbvcj6iBi+IohuuJ3h8gkcPC4udWsItFb8kh68TekW35fjjR/RjRWsF
Y0F/1fKfJerUj8cvB6WtmTE1ae5j5wk1mU5fx6vlqT+RLnekKF8OZ5/GKCRQVHV5a3ciH/ZdSiuB
Wj9NaNrYrkVTlnk5NbdUNhDeGAajQezsl2BoXDrBM+4s2H6I2s94ZnYU7VvbWu3bvIjqHbpI+BgX
cNubYX7NrEnRBj7B2zWX5/zzjtbIJCRvW5mf9/U4Hd8e0DW8kliMJlWOYLRLz+gJKUEfJHdBA8B4
PfKN6Lm5GTCnUf6NIODStmazkVITV3NlW5C5qM1bObigY4Z3gkx2cGll8p49EVi2RqNy4J8b3p7e
NACbV+fNSoYMyk/0twJujaXNXo25vxyMEdfwLqcOcNCkisR0ispGh6ZWU900zd15rV7PSVCU/DV8
78NfQijgP4G1qPG1HaseXK3tkme4vzUwDAJZC6BHeqCni61gwsDgkpSnqW9wRqLetfPvtFUzQsRC
LRHwzHaDPHx/IczqQN3JfWFLG30KRgtGsD8tt+FYO2AuhGZXn6rDpNCIr8qVqoQKieS/heyq47p1
7SMWQ0TL1NpF2jEwHHu7W5rzIquFEmjRtZQDsLIdwPGiuieIpAV7cnFpZVdA+iE2ThLuZSR7IZPm
BVWEpVMqHkRMNrTqpVRB/Bg7ZBlC+H0OyYvxF+l2sDVARdzNND2L/V+N2ae6qPK/MrIYDjPnD/f2
m0ZlCagVxvdPBzGoaB3QIDrqZuJvku/5H/F8avleiFyPO5RH/F9T2dAjZiilyJtk0FwemAg+l+6P
Ny86E742OTBe16I6hxZIo7m2qA+q7MPKMhUq0cxaL42gWE/JXFFyzcyCkzASF5QzJW5QTquCxiM6
0dP9jGLuODFCFyvwwc/HTIocSIt+ELTzFU4ejTaefUfB5lfWVN4CNKSSuNLNayhSK/m4fUMkvboX
ZyUsDvUQIeULZb2UFEMRsK+UDx/VUVpgeQ9oOFcfydpr+g0mNIntphlxm69tEr1bPNd+FwV2E3mp
HOBF29VKsDrTIazPEVxhxn73/UmMox5VlVSmoBp0ILzoBQ7F2SS5ycN6l0PrBp8YkJmivftVjP/n
JAmEa4XMEksIBLoJLGmOKpemG6c+wu4u3H57xo0EDmdRf0/omua2asyku+geMvXXwTqZC81i7QPH
3luWjzGlXiq4UpdpabgSPNGUkp9WOTrbb137+eq0YoF5dnQufG1NdkeHqwkG7fxP7u6vvIGY3B2z
sJofbcG/5d49TgqT/NUhI2DXRlF2mcluSeNo4S9FSU/bwfZi8ATbFxeCuC9S4b09+zCf+lnjpvRB
147aEch47mNaTZYYVWvu2H0PaeYVMhNp9hBNbhx3LNdVQAeysOskItQGMWFMdXfXd4uGPpTcP3Tl
VQPHsHkpCfSNFVmjocPzXpokY236a6Wp1RFMJ331Z0tUo82Y1keYghq4Nu90CG4ZV4c29tJjsov7
RqseiUWAwMrDuAO3d4ZVTjAYczkTAaA8V/BPFr2rAGIM04jcHrdqXH0ipbq/8yGJScrrfIpV0gqT
mPwspMecfo+TlCcNGgzaAl6I8qvAgO2yXQQFIxTW1yuGEUgoQNxHpqSLjkZkyiwmh6NLOFK4E+IF
utOrVJZRaEXd16+rtQPBlIzpWrB8V1ArIc+C2NWZEY8bZL4qul6V1zPIHg42FQC5wUx2JfI6yIjV
Q4wCrL0dQTVq7eOqNS+g9A/Pvx4su1EOTa+dnZjmriMnYmcksXVpltM0LW5qOIIvalPPXzaQKFGq
qG+Ll6jlzjgPMWvqGvvgvU+tJppGfYHND34YNdv5bpGy8KczPshn6Ps5McijkE9+exuPBuVpGmKG
VieCXw/MVF1C/He7NwsvXHMQ4eOEBtlnGiclGjsxrY/wULd2tQSeF3AZIUXiML2EjUPtvfWQxDQv
ocEagk9tdyurbtFw66QVRQZmYIqiYNMh29+UFEsXGjeyDWqZ7rxQLRuB++qOegzHCrezTMB7Tm8Q
NwAaMIYWWYmwxdGIuUtk52DH9IH0terHhO7KPSBUvlGq1RLKt/P7kENv91mH4qoJ8pv7IrdkH97f
rVbevCWdm1RwYRTagy1nUgmrf0xycFn3dzYBS2BuL6s86KsZdmlpS4yM+R3CyYYy6KT6EIE+F+R5
19JrvMbVHT+uBwWDYJ9ovrKqCHnQ3dqEkOEXaPJjzX6cLZHgUjRF6DMKv1FIgjglvTFyK8fyxnKd
dOWjgf9U+qeg16VPS0ZPRduZc52wsNeVlROKD9V95GwfFtpXzgpoNcm4OpyJSmYPYh7f6zV+jYaq
SXXWvJmjTilJup0tf5okfipiQGrmEk0ZHDxygbIlBz1CAS5YNTpV8T3oqYObzzid9zGseHB5TGWp
WEIqmsUDxEp59GOOOARXvzy4l/scpD3wA+j59f7BdAXy4m+nLAT3LSr/ZNQTc4IfTfuPCsHPwlSu
h6OQRrKL8kuJcw8WH4p4gvvn51moJ01LtFjS7MkS+bu4NO6x3+P0m9sjorrJ6pI1HqOLrkoWyYaM
NkBccIu2J9thdSx2wExGPnnOQAGncTxfkbqelb8XowmIKJqmqNASH5j6//XE39eiWN908sUNT8ca
BzwNiZEqZDgdpTG51XKw/cNoMcpfwVzhpaAAECbGowtzvNA2WFvhxduRjKBXgIoWHxb1FZNYz1GF
QQtIZ17b9MMhWr3ND80PxsqBvoCd0eXfJri23DHXbaTpMdixJ9IkgIQ9/PojR9b75WCZeSgQBiB8
49+UjyJBIYppu+rZS96CqSDLHJkIYLDaI5H2LPO/NnUOY2VeiLS5F4YRzxaWAgSRTiOW40cF7FMq
L4bi8y5+bCwwSWl6+1kS4G2/noWiIpIIgF2UUKNqCtANQtKRgqzJVke8BpYgfzHhYytzSs5yI3gl
u1y1yOyK/aOJDkoa2+RbVFiEkzRoJB0aNMh68zB34waPptSkntmVLa3AJW8aKwqj0gVeLXAtkK07
vkl8gaw/ZY2CZFa3UZ9kT9hwfZDR6PSWhrA4fSZ6LyLICzT9n71PgWMvX1miIY8SIgsxbvRamcfA
VpkGL7O+6URfSKVIsJkKbNjYCnanbTTpAN/EjCtinIxz6BC+DoBzzwpWKwdm06RS5iXvOunDoamC
x7eGWmkdRVBwcZydjefr/2B11SK7DyQ2sRWxjzH2ZC/mCDr9+gNhml2nZEAiGti+Sui+NuqNHlMx
Mb83WBwTvO+wi6v7Nu3iAohpBGB6eRNagDd7ru2RwL4JekySHRgEaUHW6HPgHv9nLFTjVw0zAcbk
T64TjZisn+/AhaN5Cunob6/tcQ2vAknlZ6DOhJ3OrtU55BjRqCjT3JxLwaqvWLhQqPZPdG1irklb
0HRUk4hrqJjcdFRqDivH/oBemdSrnjX4UJL+c5MY4YM8NK5GbtTyybW5C1lKLt4IzIlrDbbW8RXA
F3nso/3kZcO4Fl+/M34Fj+SBa3UCAvpp8qBIzHoBUuMiJnF6DOKOaTYJWqJOmhr8DMK+uIRST5eZ
q4G9+7mxAod9xtQnIw5IfblRH+kwcJZRlF+YtYTSVuzMwvEclBLu2ZmOtV6pZB3h7gz3S4x8pqcO
jmUzT/I7NADU53qmzyTMekxeL7BfZRUdPrZEbFctBnyiKHmkm+UPAw7vZT0zYUWAYoSPiqDwklZh
v15NasYgzaf+tgvP9PNpVg/2V4MiJLWy0OM83VfIAImdUZegr25190F5W7X89+8N37B0SO4LotK8
8gClgyWE7jr5SFRkKJmMghkGKKeAkQh6aS9b1W8gFGejWJYQznbZyXgfdMuDC74szZzuQf/CoJOA
8CiXtGZbFwxNjz2jdZH4Clsc5mdlSKzH8QXBHisTcJnBQgbcMo2OB3HSZq/iPsbq5nQ4iQH/8own
o0wI5NkqAtHD42qLEqTrFOjY9vbBhhT1AZaxw66+BS+5hCu5pywO5mPMtPlu162cUvb4+dtvU5te
j/ZEC6Mqzvdka+VGKpLX0rsM5t7aI35l0wy/kOI8bLJqm8rkZoaYuRYksPbcPhxu023a5B86HpLD
Lg+9VTIgsZekl6kH7JuPsuw0iOLFEu6CSDThn1MoIwENcZtMHhsZh/Oq9KoMY/0pEU4pa1bQQPYc
1/xLy65Zs1QgAhuVmXlqawTEJlYXtvxWeMeqizgCxOw6N6XomUmOg/Y9RIX7kOd5/XFeSGEk9OHr
o4reT6dMA6TYvuayoL0m/y37h/W+hzn8ZNaQocXe2uVYvoTpJITMlLploGL3wlazHaGhyfxDuHhr
O0KNF9s2iB7mu/9SF5oubeasLilyhcJpaFWEwin7Go+mjYEEi3tS79j2361OzPmNT53jSdi8FLsW
LUh4Ig1csCzC14/pVyzUQ2IIIYIhXtkWEiVxk9s1dyGhb8O24oYU5UaIly+/gpxO3n3I6SwYNulH
ZW4dIfZFFyy4kwfrdYCculJ6qsao4e11KZZRt7x6s0tMJh2r1mmmqyhbqfT3bcfXFo1A5hsxENgy
IcG/3M/XENDA9/vGBBjNTlKs9u+UKzXLd2EkEaEb82AgTuFuGKs+4L3cdeRBozNtSMYzXQ/UjXNA
suwzXCsIKyRUJFEpjLbHqtAM24RaQh4+1k5bzSwmYk7Int4BNDDh7VPX+RI2NcBZC4dKPwf5oOyY
Ybsmn2w45XzEVvc34l8vje43x1jycRCnzs0u+nBjkyn+EwoMQkadcsF/CHThhEgn/NAGc8t4VwkE
QVs2sxjYYZ//v2GFRKrx0Ky9h1gn+nU2SVyShmiy5yDEkmZNIhA3lrtXe7RmHUGZfm7qvajRaoMf
KoH1GDTTzWHyUV4l9/0NwBm4WnBo5Axwhos7HI2gN1Z6NFKDB2wE4SI5cwbMFT70lxpOcATajTPC
/rV0fsRt0vSggLp9WMau5v4jreZU4hNbNu24+/nx1mTuXaO14csqP0Y024PorWHXXKU/xVH4Hmjg
RYtZyYDditB72Yp7zRJg7wHyYFGT4sFWIHUU9i17rr3COVCQ5ZF5MT0la7Rg7WtaLfsfxWKzYcSt
qKE55NPs9Dr59prY5Rk1MiN5qsK6zFZnCUeyFioGpw/JzWEtG+4Aq7fRnhZN1v28b4cC3IxakD4I
fct/WejPwz2JI349xUzXbhzJWO9ezZJyUXwwF65mf0Y1C+mVksepQlFioD9r0OwQieeNCUtmMMpr
xF7nRSPBFML1yGHWmuQ72Mic550Dq0Lx/7RWb6GG5Wueo0YjNEBSbG8K1QBwvGOTzNEPGETOub1X
qLs0IFyrBy9KwTi1YHOBy9BumBV4t6skJLinTQCi3P9wRAYwanMHlAycK61XavyMgWJNJvPg/akA
6Ym4S1NCnib219LLpV9dikX983cNAER94IxriR44c3IBNTFQ6kpmJLCQOJzSklwGPPweo97V3Wxb
6qWBbprK+lAMC9Oe7pqVEidIWHrG1/6sRu2Jjj3t+y9djR71mlA0Aid5sFb9z6GZ3NHngY3P8f4C
WcEiXtTdCP0IizGzoaU0PIsU5w5vt800EDix0iUAiuMHIAFA618UvWwZSs3b9V0ZfVTlGMll88P6
1WxAAduMX2myd+u12xleVm+eXb/E+Ni/gkx9VCs1WAI0XktCV7NSphV5STtrZFr1Df2nXIT1oluC
ckr0fv6gsWyxIoyuPNqA8GZP6SB+IHdY8gX43TgQbkZElPyeKxb3AhDMKoj+KaGJGDdybIuUQATc
kc/kK6ITMzLkThJeSo3YrvuCaSFv1u9bx1aRKfurTwcRcirkLF1Sic47K9+GvbYmf9SOb29AyIzD
XA8U6jl7im+Pden9YdjCkBrc9VGDizDPd1AFLh85qUy93ThqJPDEItxV7Prt1+E6oVagDNFErnjK
igaANhbL0lAR3/RMFnJky/0JppX8/756xM6vI3/UbBNd1ZUPuQ/lW7tDIhfJUvNKT0xbPg0NmDZf
OEWlbbRg2F8hsUTyUIw06p3yDCbgD8jAb82U49UvZqSCFTshZkJGELZQ6ZwKWRQq0ML0SlHldLH8
sA0KWsBNTXvvSLXFt7ztEuTDjJghvDB/K7colm+WKcnJdFK5jbKlYw1CbRwIUq/+o/BALwFqlTIr
LNeYsMjy9LHFtMGRAeZ7VDDaC+XV5nyC+RdDTsGn4SQHdE9d2jCtwHuUK/ep1bQqlPr/TeIpUJOt
3w86O4Wej2EP1Y3pINi0oym45abXiisUkSpRdN6QzElFdwMCuWT4NxxrHhRbqL1NtxpE+EVVEHYf
4dz63tzyGopNnZDR31Su4X6wkNI1Aq64pNeOQAJDwU0j62ctPVWIniG3lu+pWnkViyCoqsYldjB8
7j5o2pP06qlKsaZ/w+trHsBMHq4xTboWX2lAMlriZO+LmFTBjJN1yFqtF7ufiTYMm3IXv4rg09Bm
rBD3olDo5i8gJ6ZUVECyWW119IQ2u2p17kYJx9Iwifh5gLnqiO9IEkermae7C/Vv6uJfVEYoXuI/
9Ap1fxtlwLJGopIGy2LWcEDMjOlWBn/0kTpq69hWjzbWgjrjMQ7cpUgkzeGF77mn8sxUDczIgko0
+i43EJXPmwVHsmm3ZnzdxNRj0IpUmMldLSAdXSsjHYhRFmgOM3yfWCdC57Rft07NGsZ4gG/r2qhf
o0cdCK7f9iVk6Hr77ITG+hVWDS/cvgwPyYmZQgcIjHBgX7GTaCgMkjQjTTB5uICkBUQjlMQui6h9
SgmRuiZ4oDju8DZZJdws9CRJOJgaER8FZeR2xn99X+axA6eAwJcdZBEATnNoDKmY+vZYjyZFFbKC
pRpsh0g2E9bPZQf3HtT4Vw51qSsthjE9uuouPgh/+/UZxJAC8hykHSPCwjDnxRDCTABRALx70APf
1WLljiejUZFDADnZ16Kh7oujx/zNX4zyNDArpjTxhptXR9smWbUc2ABCzJISdptpRpBLMzaMvBED
rTHmZoQQhKEUwMlTsP5CedRQPqSP6YqoCzxmr37AN3WPk6YuMQAMVuDFj1Gd/ILmU/tlgX/BLrwq
+f4MG98WUWqbaMZ0qFSkTttgLpBtGNEPGcvhAlv3A1dYZhIP936eWlJXieOsDEZusCHgZaACGArq
YXi/C2ddzn6QmsQlA5O944fAuWqyBiRpnTo0HozmRVOlxV1DDfpPvkFwQk98zcl7zqwYTsdDxlTb
0jukLIejFAerKehz/DOrxyw66SKTuoraxiABdyhAgdp+5VG70utw8nDPScfive0X7KkndupT6Hol
V8vzArY7w8r7GDLfHnsJ/uFhq6NdlIieXN3KP9QXXPlkjdDCwDj/knYzSiQfcvHX6L6qcvanLC6j
Sr/TQ/fBbgG+/Dqg22i71LxeBdGaaZ6bLXgOAH65yHFMjhtkIdkIFeWSNvO9NeZklwycN7Ubq5jT
WEls1Y4embfdQsTur7AI7Y1PNYW/kqItMHtO/TYQahPpH9UOkI8cc3p01lf0/UdvyVDkvtyWVAb/
UXrRQCHr66ckhGdWILZBsJUcsP1Xj3H4aGAVwBDmYRumqnhyJ7tv1iwH/1tdMTMZ1p/ec9Ix30Ah
Ftt4hUHLVpquuS9ZmPb65RltEDiL2MdgCFzW0TleUuR/uEoel82Zo6j1Qro1gbgCmBWZEo/QWbxb
6DUzaE8sPvCyjcNRfTDN6biDtxTwPGSLYeuGLgxIdvmcFr5AP/tNAPCGqfm9bG/f4HkReDqB9If7
kEkbeI0aXTpst1KAcZ8hLpt3QtJ0Y8jFOLZg3yKe9ldVwuZnOyOpzDT0h7GJShe6VPIwXf5QLBGt
FsizwVZhlXr6dniPf54fbDZGvBu4SCVDThyc20kVb5ghrBXFFS1TIikn5UTD4HL9ZusWnaSsbcoM
xk0bVy3uWjzh1oFR7nXCKSd8uzBlR26RqXvbcW7x1HZ/FFhjeCCxC7qC5d2dicxL6njJvJsYomTV
R07eb/4vVf8jqHIFOsItqlYbxMoLtE2bCylMyB5Sbef43OjwfxnNmz2qaF2m7WddJO54FFRKISKW
LNeJMGlwAG+nP6m6vdOu0JGrzP9OPmO2OIx2ZdyOtrEnxzydxqpQ4PGq1gHitxPK2irglV7NESb7
uVAuKBLq6gE/hLKmG24hbEPc1PDTmgBRSBVluMyDozeE1YTsYKnFo0WBgOCT2XaeVaXAJ/mZ1p9D
UtFVeMkCdOcK1TDjDLuYEk8zRSx0NtAs4gkfxwIF+x3ZeVDQsNmTY3L3IE3Qjp5os067q3hIgR+w
2Ncw4hIRm6ifMStmMtjJxbAyrJkJw2LQPUQbGigwYNkvWLNJYYCukGFcaz1r0N7AoyalRrI5pcLY
mVvGo3PhxGMwGB66VDXcvuoeT/7TPG/Pd8QmWLcqqX3uB43kqscJwySkDhR3nTDY088nBZb4n2u2
KeuiBPOw86mp68FxCXoiYicd6IioCrGaH7LA3t8bsu8XSlpr6+bFB8YLlzCvVfAO7MXfo8BYdWqp
MOZGCfn62LlbuO50hCrcAu2uIKRSlTSCy5AkZgqZEM8q7/bqL7+Jk5QR8ZgTsBI3CxAqR/tcMkqs
jUd6yyjnPIKnv5gDk6bxWVKFZsmlL53/ME16zWs1nN/iJRojw1AtLHufMmTm251KAmzuF1AaYkDi
3c0kEZx3rb/P28p3z7n4GWMgRfDrwZH7IwAAq2+reKlDVUViUY0VU/W/5PMHRaeLhqGkfWcgJoES
kAKbXGudtT2JA8zGtrbws+8KkecKK0GTE2kcIiilqmEc31dzCB7mqRbTl7nio7+vU1A4Np4swp55
OHOCO9lej4n74fIOObLfgDHYUyUvC/iolx8sPgjfouahKYwEzrdFTxmrSyK0EOqvjzts81qJSZ0H
0kQ6ML/7UE/6e1SXCtl5SxyRN7PBFtGv8pyZs8fpp0dYa6CCZp02xczYO1PjDJT03nsG7p15/N3H
RIT/iU9F/E6sfEAkIz/ZB4CaD/57WD6/9/OA5cBApcM+i6WyVqFTAGl2XaVmEaESmmg0bDsX/HIy
s/5n4f3b1Mq2xjPJLj672qzUVtGAxpTsDG9otLh64cK6HHZvmBYO0vSJkThq6xzUlPh/5g6+8nKH
6V+lRwJ60N+NuZ5PSBDDx6kV6mpl90xD+f1AXa3rVBSglYLkrtKTQIKMLikkB1Sbz74sXNnF+3mZ
RVHN45Tag2xF6btIZTKzVhuWFCbBvIZBThvPd8vlgnOCWTTl7nPDndFkXauDUCBYQOOfBolmkbSN
mCVbyJDtZl9Z7AwjPcXxZJMtlykclxeXTWzralvD1ZQQLFtz+2pcRuO+7lsjJbKHy1T5oi7VEhKm
HDXov+RpdoHGAKCeouppnW8Lx4hUeHV4xO90ib7ScLlELJ1GRn4efry3kRBOijm0yozA+TgereRU
FpyakV5BKnjm57qrBi5f625Pl69wFIgyA0uNDTqsYNRK2L5CA3/jkp3KJBhP6+pCwCkeQT3HBqyX
1cawhNJV3tckumzMiNRAsuFo6e1o0ADm2Xx3ZNElzBlplGkHH7uidPl8lW9kO20vzjlcgAQZmu8U
mjwap7P0x029BOHFarp2NH9txRY+402tD/Ha/Rt/TVQwoJy248ONksuDtzexgRVPcFo6njmliV7Z
AcouzkAzHlHVwG0l4+1KmMwINHVGRvKk4VrNXayP44euQt80hIO0ME59RrM6kU3MoDMm7YS8bMyx
vGSfLtHnaSKQFUT+rE+PTu8ySVLFpF6/Uu7Q5uj8yM+aSuvMDVpkKBfKfOr7KkN120opWSzwX9DI
/dMkQB6s5hCJAtqC0mysPLNdxuDoS2ZNaPQVejgAlSnk7W2TDX+5EaLXbOFQAv9gsK8bvknfHMLP
VRouY3IxQSCWzEs4y/FGGAhKtoFifEu4fJyIv+SEQQe73qviWTsNevM22+XW09rs7HwMpg3MsysN
ib8BfWiOqXvNlSZhBDhFI87af5SUciJTTDOFFvMeC/1uz96sNyGT7al4sD9nwxv2MnixqTNj+3WG
5NX5BbYZLKbusqYd/urM4VZ0OjCiWoMB5zjZS4OKb1zwKa6u0miUx8usF3R4H1XENIYEypuOvbgi
koHNBsbOJiv4AyD/6xxo/g1VifejNvnjOYDtDlQRh9iiPPDjhrfUGQQsmjv+8G1F8q3aqNDUos1T
JZlrcP3jM37Mf0ByDw6HmHaHkEHkUL6V8uxOTPF+BCxhzW3Lxy+pTfRkw3Wan93EQdofBGJhJXic
pPpt79ag1SkdBOjuTx3SOhRq6ma+HeALlyMGYprq0ORb3Zl0Aoist5NffLqtQBVD/7U3ETECH1Bz
VkD4eT2PxkqcniTp67d4VLKJ5t61uSMC1UnRCBOxfkL0cDouEmkkb7wGuayqIyPa6AU8fOTnFAbf
7HqeHcypUWjZODdC3zmRKmCrRPpeqLhpwadmKrSXWBaKComhy2jy7kr3yAJbbodaMwOZQo+3Clxa
1mRQ45SloNoUpRg6NlTjECibwCISJClwAvgnGyuuJyq4erU3REAB/2PmX/6U10xyZWVyIDVaR8Go
Eld1tCAU9kRBfm0pPFxSTLwWdgQfHRrVr5Fq5xfl8NXUu4a7cSSD6oi+rRt03K+kKGnhYC+pUqRd
YA4mgA3t21hXpQ1srhN6ZIUy8Aii+So7ITSrWQ/hOG334juA0kqOy3XVski0gCPM8n4tTYPrl3d+
mmb8ns0u7PpPEL0l9yWm3VbFzYX+SlDsY0/yFtTkVc76Sl9mLvyv6lGThqZKQCxr14h/OgVrW4Vj
egnWGFC6y/RWTQ0blhFTmbHhNiUGw/S9M+Wd6EVovgMxyPmNYfavbuKwR9IkxnA+YsDIDEWk54Hq
AnWVkzIzKHvpMh+oXDZJNyJY86XeWcERx4hgPTBj0IkWZ3h4STxYPOIyVDAZ0RaQ+YordIj0Ig7K
3vScAKAhYfBQXOdSAqYduhRXiGna4c3x6Xjctn5skoKU65dc8rK4R3XZl16f55DUq27xgU8J+1s3
Gu5zzfs6jF+SI3j4t5PgGOmQ+y95Nh+A7OxY6NyGIBhsCEL0XC/dj03muW/4PhKtR8torXs2wKNR
hQG64ncEB7HdehmdG92+a0o7Y2FfXqUZovPISTavdea8LplwQcgW9J6Z3zsPpbkAcbBkLhi+hTac
MCpz0IPk2uGTwuYcQafvLYjhSiqdd+ZdFWHZLi5vR/SfO3wGzyqfwLYDG32EPkTqeormVD+BMLsP
zAhdKxZ+0XU9Ekr0jWco/7OkgiM9aVCBCflL+CkKN2B3TiedWMkFHF1ZpMA4FDDGTPCtGqH6C9fX
4c+A5kl31HIUGCLApa7PYt5q9FZchQj6IcwSrVZfHtS4zdXK2pCY8V35GBPDqSNq4yHG6C1ZARR5
JXGiisXdFI4mu2Iq1M1xTM8Lu+45VL43uH0whXgQokB+N6oRRg9cQ4ecSXejBAeLqpYvemXkZ4td
kCFXrE6Q5h4SWC1p8FI2nuJwDc2Yi2ZumS3WLi94SJx6jpaTgP0+NHueyefjPb2bL/0+FMWDGuTh
EIsImNf8FYNG459aBK9yz6QwYwBeibI3g4AMJa28RLvXjjxDMUlaazuldyJgdUMEWbWbLW7OMgTC
Nzw9ihIONTBNrlcPrJHH6Iz4V/noTd1oUo79lJ9OLufagXzLlFLDoKAdVvhXiBTgaU9TsUH85EXj
d5J0GDOYAuWOAEA4TvbsHqiOWUnf+4aIT+eQx7G15BH6eHCsIMefVKw5hBxN5L4oS+ZRMMRiVbPT
vf4p19U+vm7+/EmagivZmXqxZlw61fz44wZkucfznrpVrSFj38u0TUeWIsyiO04bKrmAu75CfZpo
80uola2ltfn+xrrgkPspTlBD6uFbZ3/PD1ts4FycwXgxxZaoD+VU10IRn/2VZSorSMmRi74+GMPq
xxk4cXl4JHrOUuWFhuhArY7NU4MXWra271H5BLlboYxabMns1egooIJjbs+/fjJLjHGDd+AcnqmN
Vb8IAf59YeF2JXMT44VGXGz/IS4rgBghk72GBc9DS58M4y17/sy8ZJGXR0KcSnQ7KVj5wC7WTvqY
iuRH0+qXeGi5C2fr4QzqzrKIKHlrjIkMAOWK02Ks4S/bZWLkzrGzsWPKdIbd1f45WaibWRkHi2kB
WPFg0KNXFe/Fd1dpe+F+BiehwzlYU8sk8QRlQpGhXqF9FfprZR1CFALtHzKNOhr7Py96teFEp/eP
kZJmJdqmUMiM6+sLP8zeqP8jnsp4d6UC2r4IpsAYf+cqvOWeGK5GakJLofZtZ8NGTSXBGnZR8wqz
rYzMciaBe/rj3J1CiGmsb7fRG1GsxZsS9UHxac5+0ixQy4+y9owM3DxWzqUKJ2O8bgG1MxYG/Iqu
9prm1RGQQO8tnh5zbTYqDTAAbFcil+8Vua9uX4u6sGgBKx7SssbiVkrRuMWRs7VDIkdTiqrh3I21
H/dFMHIMuCWv45lJ9GUw21XISycr3gGnEV49fa31SIr8YYdocFEMdwJwWPh4KfGERysD59plUJnB
Ytx/iVfNZZyckBijRNSA6BoD3u4CXsFv1c1sT3OMxrnHdGPowNqBd1vl8EGQkfpt3y34y8Dp+uvZ
MY04olBgdFPFpdBJfKCW8LZI54MfedzPNpxRsRfsmym7VCMDiw+dmCpOhiFJe6HXZUJXwSSJG6GX
+qvLU4ShWQFFcI8Mqts0+IMXwYOSazj8alqWj6ebGlTazUy99zDf7/q/kcg3l8ibGKLgURUv8Hg+
1sWdG41m+KYK7JKgLrc9bj4IC8Qz1aC9P+VGfyqCvbUarrEB2auYnEPpQYsSTeCGLqSl1zRU/a9q
2jg3OD5oR3PiOFpeN3hCx2FVUD/abL2Iko9O3DUcFNvSxku+D88Z6CBLrAYha14t3h8Q3C8SypNv
wEY0s9LnijmzcnvERB+QsWbmiUUiUjm6bDlF2UHsBEqgFfidkmqAc5n5Wb5PwN9fTGeW5jz8xOy3
TrsxO/8MwY/1CuGNEFJwSTyn1Nh7BDqMPX34WsYvfErpYY09a7H9/9V5fIPiWN900uEmFFmzY0eO
WZUBChnp237ud9Y0VXcpeaPyDOD57I6qbBv/HwYXmERwOX91KDosJumkEGolXqYdJK+Beow1cdSN
BbqOj7QrTQ26vxOn2j7MA1ZHrwnTEcm2aWBjLYXV+F+d2wPt3tC2PwKWUsAJbs+4s5SVdo9Zr2E+
NMue3N02oYxaJnQ7+5T9dNM7k2LsEuuLkDBiDlwFI6xrOuhfyURJou3njAXLI5cC9f33/k8W7sgc
P4OChorlWscAa6M7G98fUzCF6yKSLXb1FsESurPoNTSMLToZprIwei1fSaKxWJFvnqYYF3zDWEml
G+JBcPWOZR6Z1Yw3MBwlC9BYbHL3aZlwAs/CbKwieBTnZYEIRW4hloaFvaAYMtHK73Oifk70go+Z
dD0zQe5OUaSoLiGo63AFEaWFy6uwDUCgRBv0tjZDG3d+2xm5TpbEdeF95h0elqAWV612aPJAreQP
d1QtrIilhhTlrHDLPHWBKgXBISUCr9+nnufe7R0fMR0OoHovk1KwlRqGAyeF57NBSifeuffLWK7H
kQcuUrVJ/KXB8H0n0cjjf1EFd4zJIK2hGyOOl/3GU6o7E0uZxfsZsJ9WLbbrSvPdPeQfjA2o5+NZ
p/PBV8BhBN+LxC1tQ5LbkBhsNQKSiRhPfcDpP5jF8LVOHKxgR+LLwHC8E3fjF/zGTRdHb+Xh0Mz3
3/w0Mvg0EBWXonmIo463XU3W6BiurCKlHdYFhvLPe/RMpYz4zN1TuSyPnEJ7Dj0MpAPOQ3n9hi46
BW19TD4mzWjvUt4CJZafb846xSg2mBrphGGWZ+mtwJcVlJXtWgFGCJ1Cl9xFv4mGbsO2xUWohsQf
CfLLahzYXzKsYfYASgdc/gf+lEUQZ3ZfA1mW0cJsZp23uJnp3azsi0OQwmlof7h/5dF9SSsq7Div
t4uxIK1FomQqs/XgOCgFTEfK+tVAKRuV16O9bHYvmYqZ7N/PV1UhpmnwjmdcnVWAngu29owGYcoj
7zqNJ4IWMM+V0wm7m65DdnsFzlKvUAY+IcUiZaiuYX+z2RMdavtmknd/NGKPA+wqOaNtQa69vglL
zEWTTflO5kI5AcqBL3RVRWJTXEwikMrASms5HbFdiHz34GbPjq2JVWSVx1WwKoWiOE8UXMCwogk8
Grb8ZYZIEA7OPVBYIPyGpW+PZN/5ZMAlWHJlTIoHc/SFdGLn2patuQ0mBpg9bXzbXZD9aAvCbQ28
LcxeZ6GANy8W5lMU8b4AAyHckGIe/fTEq2DD15S2WlZkNe42kwY9O6i63aP/TNOb1McewneTeuYI
uESeriWC6TZzC2gbYDG2h5JGvhxmNOdsZfUTZr6GctZYGcFBcbEmYbGa08KQ6u+WDGu+BzWqeHBX
XkfoeF5YlYTH1EYh2VAsfDy041aZPN7LEo/wKWN2yL7gMz0hBuwBMYpmQj/x5N9V8teUPdMUGxSI
QDouHTQPHK2EuN3IuiUuXIBbu770CqNV7J9laN44Vib62nEATHO4V5GHKITCfo9vlZQQRWQ2u80o
tFbHb9P3qi/aC5Gv36kZJCs7gryE39Tml+0icpbOWVdEL+mbCl8HIe2PyrI/nC1/mj5IcQWZu8tS
qDueCgx9eqWKkTFue2s6fna077E0BOzmbO5GHFf41SJvbC7wludf940ORb6zvnskmQaUP8x4VAJm
1DcO8RkjjYJG5O9RUaq7fCsrwPUJHt+tk2aZZlRfsqqd6AtYAcwIB8k8Re28yc8JjfhmNbJi4cT6
4zUF8kXxRnSKMoomDGbiKvC5TqSECvjBSk8qYRX/cXsaSSphsJUtmG9Rr3i6YFIQ5lkrLDDuOZku
XCoa56v9xPtmOKxxP1uKRdWZ+6cP+CF5SpSORYNctEkx6FhMG8AUBbEJTJJ+5JFXsZAlupA/bU0E
rVNzJz7KhkCjLinMCfHVr6e3B0fwuh9VQoXqQFRsMRQaGF937eLDyGDfVjiu81w8kQEZHIBWs+dj
NKthg9r03xJpfSJ5BEHldBvNk3SxIkOh4QFsGNfXbk4cTYzjOCx5dE/Sxx1S/N+eQJ0JX1xDgAvv
jecPjCoCTqhq9BVcP7DnQjXMckbaGVgNMjiGcaxCNAg2rRPTKpICtCw97hrfI3QdsbK55xXn1RsB
ZiOfggVlQxetL9sXl3lght7Rdlr+cte30pORG2KZkn/3tNau9AiuYjhiSxIPCZrEyMF6YDDqDdbS
MZFJd32VYtgbE06SzpLNIVEtXlWTq38qZvOhfrRQPxAhSuLgxGBinPAuSWlbmIqeCt93ukgPO7bt
0v2m/o4ygd+mQrl0n45QbTxw4dpnFIsT2RP7c+Y7lczN/LkM4/vnDIKm19vimZW3ZrTnAQQECVjH
pv19OZO44sE4s1fCvPw6etAm8BpLgMzYd3au+tNq5Y07bhZc8CbDI3v+I0KyXVHMMe7/USJrzJST
fO7LFSuDAeyOVJzlxrYpY7MPOzKWexPwIg8bGPwgMBcp4jaBxI4L3vOGGLZUyDMk3QcUl2ZaatNr
aEq5Q6Hx3Eg/qLTJDAHz54cIkF+8b/WBabEvl3zngSlZDhDn94OCUD9kC8ja61iWFVQwUyixXo2I
LGqN7v6lApw88F7Z5aH3Nely6oEwxratksoUNgwfCpIJOw+8LnM7snC/Ku2btJh1LOX9Ppde4bZI
SW6sCm6m0YiPid5jrf0OJfloPTuX86noIcwuzQtGX6VTuIZmgOkHT9GQ3GsQ1bg5zTlmyTQpvxur
Oexm+2UfW8GW6/GLioLrYtT6SLKC34AjQ9kythLct9u0d8fL/HCCU/PDm1iNh7fegX9ljZYFVBOm
bzORIT1jWyotCLGetuL62w+gWg0xUG1oMPc0rEvSD5pzjV0wbU4iDzvvFTBiYwCiML5pz1U2s2r+
+iRDYHrql0W7pwr7UmuZAdrnls58Qwf40AO+pdEkM/s3s0//8FMJjJOPgHd9PsAyQmCov0RY6Kp8
+Y9V3HhhnuGw1JQjYGDchq295+jil21x+mnZTgNeO/YE306uQkZPpcEHekw1AAus/TB8zoUOEy6c
sgQ9GajaBAOgdds3wBFnriYIHtpW20hZh4TraJUT/4KuyaoJhQRaNpQ5vYtWJkNS4UBZG+ki6v+c
QqGayzRw53CF34nPH1j7zA4Tc+tgbRYSCAzS+/oHf8bg0ofZCZWcngl0PvCJVzYwBhrrX8jxraLl
Q8VfM4uh1OL1xSkjD1FX4wrAc0Asi6lVPhZUcsXfUeSscWXDqnmrQqFwR61OyuRpkLkGuW/Mk7dp
OCTFrd9lEYSArlQpmyGrzSKOeuKUxqYagnk0legR2XrqEi+h7eZj1foJexGr2Q3pIzSaSfl6Lqm0
J/HvzRWuQuEQy/kyT3UG2Co1JvJNWDf2TlvCjyHvLBvoc9xYCwMmYxACUsOMBx7FHLuxOTO3XZhB
ImQ3sefJqeAq3B9vBnyCntaYC8m+DW74eC8RPxgOQ3tshbnptoWKarucdyr809gv2kmRul8jcgIL
T8hxthif4pMDyEPMetJ208CXGvU9KV7d7/+dPFx1A3TCCloD1aATnAAtDdea4jr8tX8+Xqd+mmlW
wMTudu7Nz1GVhxgBrTkeYeQQHYkOdvPE1Nf2ksJa+QjHbEjKAsytvVJrztyv8LgmuKxiWhMdyDxF
bucV/iwCVpa+bZDJlI/K4u0NSfNEuMilO6bhQvQ3XVGzMeJno6NSCy1zUKn6IVnqaTAtspAzk89L
BCRl9NJSM/OVwyYz4bUT2yjryWjS8ycmqNYTEmY0b4NcsrMb5U7NFd47qQQB+SfeG7QDK/sRmryL
Fjvy9Q0/XtA0bk0hC2Q/0ypiuGateyhwrC24gD/+r6uQ65z5UZstzvrDkbrd3QDa5n8X3xE1cENt
ituWP653GvP5V3oCm9Q2jkXXFC0Q7Aca3+b0mzLODCy18cBJPXDpdhBxCdreUoCEQzuYJrWo8C3V
tJVBsrhgtnxlJmQ5luQRr0ExsYIC4Tt9LIydPsXljHnRRql9YhN0wH5NpqJiIRu/qmPauPqdM72/
evn2Q2zUf9+nECBTMH93HHyKtcSQqggMIygr3vr5IoTeMfviqUE0iq+48sc4lXiPduPUIgJQ32EE
7tF3mUWEAeYAJesnzoSyN5qea1Znib5meTjhOMNXA3HIbqgbh0CDG6fPtKHhhH8Dv/96ZKJFvJtE
xgQetoaE6SrKT03mZ48Tlk6S7Vmij7y0mGwLabNrRGWfMmbbmhF0vE7SKM9Wi28cXS+e46Dah/Ke
bS5Gkaze41iNqDa9wiN6vR0AULLxoRVD/bq0YeoZEuKFjTtyrUthKEzT4J2+zYFKkezcSdbz1zqy
o6MwX7QC3vPkSUsyCgwRqRC82cstRG/wwmDJrPcsuceyfTVJSoqvb15WxzTUs6ng6zSNabolx3EK
rKF1ef848jbYmoaaTT4oaTZdwnLf5H+NcdKqfBd1V1IB3neR1QT3iK+C5GpARpdzr/lm5FIWXh28
/00EoFrOpk6kwW2Uo8A+8dBaH+aMdcSOED6Iu9BMs9WhT3aHFUKzA8yaLhQldfyiRf1x4JqfaHB5
nAsN9JgltIuar5sQtSq4MOqjZ3XAXerU2bnVHAA4Byyrvn9ZHq5Q/oQbKdvq4CX1cQUAqI+Nob5T
OCN2a30FEW6RjxYozMDgbt/kLjtoUqPuEl1jDhBpPUtDOPYjPjRsnE55FjXffw293yKBn1qtIZj5
WtVEjUceKFppdCC+Qt4lG7sRkEWWpAQQkoPJY9DsCFFH3mkH6d4k3BYyUJY4eddEzwxyuDchnHpj
iM5izVJRN/4pdrj7XCGo64jSe7X3VfhMccYmrmIVMd1moSCAC/R3jkl8LQLSzPWd0QtNwBtn/IyN
fKWSxgqztF2GgXsR1WBinX+WCe19RD9SR2w51L84s3VuPvZAy7AlQtg6Q4dJKksFfbvnEAzrC9ky
dymDb3IgNd+BZHg7tnK9HezUiaty4cDB+q6P+P9s0XHv5C6+qngIbW/HgHtu5rQL/NBqQQ2ltKRs
V4mOnNGyayMhc3Up4pHXLsWpxvtC00x3hmLsJJM2gp3IMMuN6dED8xxePZhOAVsfZ1c2JQKNrofa
4ZJF4HR2uDZhkD8MqBozB2a2jt3ABjMPW1bWQTGcL6K5PPJgzJHzshQ/3N1ccVj5zpkRhLMP3bsO
ZUvL+gLih+VM1/hXjA/h6rPxrmLmqobstKCyOKQ8sQ5gklzidS4N66LDUg+DE1bvcUYNXbPGvD+d
b6ZThVV/FY4MUyXKNtFMuadP8RbLCfHs98GBgpGRJohElRoDL/MIQqz3397zQUHfNkx4AHsyPSA4
vqyI6und/ZrxZiN9hAA+yUESCYk0APXUeiw7ZU0ImqJ+GHUFoDj/0IVNFQ7aAENIgpXEut2Y+Pvm
iIQhJmB2fWt01cJhf8XEoVmGCUJN4hcV4YGP6s2jjTL+N+0XYYW3AQGYt45az59rW/QpT/7u7ccZ
K/gecVNbHn2CgcMkMEX5Nb/G98JefODjx/EjGA8O0uNKgktCnt2ek11QyhX6KgfsJhQnxcwlp9/p
UfhhGn5JWHd8QTmmjLuQABa2q+xp1f2WbUmRHL5RcTqUTZlq9eVsyfE3kTFUchpW7vfrhuQLJt7W
13/KfNWLZcmxd1q5+B6iZ1lf5EA5QmxCVcRL77VmL8Opnq+0AZW8xkW8yRonewtTqlGhJMcGVMwF
MIAblRsbBJgWOfYZAkogy0UuRbzFT8nID9N1KvYsEjUYY2sVqNuWcmjZWtkEOw99Ta/5uvV2cyg5
POPMb5/TYvC2Q8FGT+AvTwz7nqT0PwWXnl9HP0jIzaQEiEYrFh0eXrGTm24Uo+IpUf/47vJVDjHO
YiEJWvtvGvCbiFzPhKNJWW9SCLHPJkD/PV6ZnyfDAURgkPj3LWlQdPu+mJl9qsiXxHo6CQqsXE4d
I8nVnrphVNQaSnafQhAKuLYUEgC1QsH2YTbr/ri5n3/Eft0dpJmHTSF+3Abxg64oRCO3KeMoow3y
TNl8J3EKzY7lzhbzPqVmUXqNNzRP9T8t2nMncLE0xDRtdup5u8qxgdATXOB2bebOm96SB0ChbTm8
DnV19u8aKzRe6irdKvVKT2EhEn24765Wx8MZN4xf4Q64lVc64j0xNBnuOpo1tQi/kl9OGu5cWS7L
Hyfq+RtglScai3TI4XScM575cO2teueN3Ho1BqkLBk/UP0CVsk46xzSMG7h4BH2wwPZu/66llNsl
/iRJAVOUwYXB7/RQbfgmIxk7wu26onu8r9Bqo23gMfX+irAhL/NLsXvPNaFwVUl8YU9GQLsN7hkZ
X4tA4ThMywmzRtY0Veh+iS218dAkaeR4mfzNyiptDb4zdcuHW9RqTuND6cltGBBoelPYvWSNgI82
0/cjf2OdwoSXrXPEWYCvWDX8AIVuoVC23O6l1vY7Z2EVH/xlV1u9sq10WqCrDqos+ugXBPvzK92d
biycF+S7PpUD/Bfzu/kQK+Cf/EmcfBo7yVxpLdn4Cm1DKd3FzWqZUBpOzQrk9SJXESFODIIwvS0w
KfuRGUAGzjc2jJoBRtKRhGJR8mP72GTS8O6JF7yfixf811VMscAfXCfjwScYb3JQA0IucNV/0Gbi
avrixn8mmvbRQBdbIvnv0HtqJPHqetRzVjMqEMyh7+xk4/pZHxqDLR4u8GsqKBFGn6/02MJpIXRy
L5AKpxz0Sm4dWZxJn1Oe3db+Fh4Kd6A+XvSxzSsbQzJV9Su+LeaDSqlsOsZj/eTDKqzaMXoALIzU
tgBxvoYs6Cic6GfvlemFQUvNxgGdtX2MtyKJ8cn6Dq9r4c+vEh5OZeI2+jIh0xjnG90CMXJHM0pM
ugplK+DO1LW1K52Wmdb4qG2Z0S1pAgmBdkyTWab61k3qpslzP+uAh7L4I2Zv8FfB3NK5oI0bcxgw
iVXAbWXQ68gBokdhnwYRBR7OmOcsazyMzIrQuhMkE+3E5+SkB8AK+NXA5NvLo2E8qWHEumVxYlXN
gEokjI5gPwAUvJq+cliFPnZz82IRDIqX2FKZkUtvR6oFpl5WJvMMKENn3FswR+5ZXmzUmYPcVAH4
9WpjE+56p1E8AexGB+L0QKjR0qmu+3Nwgt5lAUSAPrbtpITQ1PuRkYWN/XCIuX0h+BYZf+m1MkSE
xv0ZyC99WqKlKR+2srAZSBwfUVpqa4MSXAMvJirNBTnj7qx/vHc6Kaf2ah/5km257cHCY/fZKqoF
KqfZ1MGPvvR5BmwlRczPFccHbDL6Kd4cNSv2DrhHvA2G8mmHK8gO60C320CvH/0AGEYvqKUxRNtO
PnL60qZL8oAuW5xYmKXhm94kRdEd61zoUOx1Gi+Au5dF0gih335P3sANF7SB4dJCyArUfvwPGNqP
5xqujOnhnnvPFuiwxXI+k3hBTY3CDNA5gjZqvsVOd4hoRSQ9PWYjPbpH1ds9n5rXiL/QMs3oMM/b
jUxD1b4GqJYJf++a6FD468TS063fzscRh8Y+qSLKUYLTDX+5xIjnEwv0MgPnomuV3u4QfgSASJTf
4N4EA5hwlWRZewuWCb0bYl5V24cnggiHw7rCTQkiGn0Sy7bErWl/LIOM0rOjKFPVcfcRdrwOePCD
SxNt3RSXDPI8wuLI1NfFNcRDrTmH/QLxKf+/mw3YHikAeFBBi7aTezlsZFzv8Zs6cgugTMIzEghZ
be+Cfjxi+t/RnUwtRgYpNnYmE44+LppguQkw5sUdwhb9lVSQrc+TpfxBsWeGRossTeJVr/RdMDLE
HfLLVnZRXKP6tXVMGh6g7KaYpG05Ljj4qigcJKmHrdHYM5RyI+KuTblOj0vSUc3tLRAT/ndM7L92
f3uY5XWkezKhs4DtKwNHtIoYBwtKBa20IlbxOi/QJHJ8wqqwdLSttPCuAEpQo4JTY2JuLkiSwF71
q/wFwUDWiJ8RQZyfDMDh96kWlPN4OqaWARE80HnNwpw+XAKVORgDuEDVKiL7JQihuNub/WBrvRa4
xjbdRIpuZRjMC675x9lcj+rJwQVWJ3xXnAG2BHsC9+t53q9vdR5nojZhrqKyrManom44YHghXNZ8
fGGdUDvMZvQpotP+sX+zqHikhwp9HkQn4HEtf6eSqBXieB27fZof8UmUYMPGe2OHYoDN62LK2b8h
JZN9dyCK8z9GTazBWq8menPSfM0uB/hsNLVo6BIA4EMTmbtZ5DHTqnTI24T3NXQeFOOfCWmzdrDU
dg+iDPT33QtCl1mVX2WGl+6pvwTWRyAUtiahiHtc6+9I3mSEkMsBT5WjFD7FO4TJMy4rJxRw1Ba4
aOBSZwJiKW9xtc8/Ja5UEg1SC2EAonnCr2BY7UDYOSqen/WnLi9e8wap5SOGNnz+9i7u91ClueV3
qb2uiOhdYkhNoUhSn4yVS5vFYT8sNVf3/Eexz9Aw27qc9l4qhOIxoAl9F59RA9EhfOqKAsU2NjFA
e8NKHA6gcY/nCxPV9fK8RnmqutQhxgFlZx7CS9WwHHBv4XhfF7nG8ia3pVNDRAHLkjgfTHniCxBP
6RGSHJ5M5YL0LdjT3Z0bQ11kasj2Ecbt1732kBVrvuCZ+Jyi9iqumNTIaaldafIa04EZcFnS0FGT
5YDDK4IsscufewodEkO0prZ5tCXfwPQ6J9f1iGAPFXX2BoGbXN4CuRjuizSDaQVt2/dm2p8kgcsB
dYjCtFxDdYKnCkORsHMuoXWfFWj75Jfv7ReHLxKuzqHzUgYDHkOLHnG0N9oQrjr5Xs2wmeBsV6md
cyBX3b+tFcJXA0erzpIOCU7qqVIbqozyZFQRoLHvf3gA65o7ummbzYJIRNJXz5QRUnxvQ7qXoJu2
VPoBSjbtPxN5DmggKijEL1A7yUA62L0jENJy6IahQNiDrFuh/LbN50VJWZGjquUsCBTsz2tqTxgu
kDCLzAjeDkDsSI3Eo8NvJ3cOHxYofl0KSJvWJqAK90iGMlB/lM9+KEor/Au5ZJAbjPoQJzsvDBoy
YIEt/2eMntLb81FrFvshWA4AGd4DiXfj5ElZ72ZuIk37VaZVIooOxbaOut5h0KkEHPgviAvQUNkc
hb2wb4MfCs26bR4RE8RYunckClGEQJWVjiPwWzLru5SSkt+QE3b5rKeFtyErWU+Wqr9BCSWFrASf
iqwVDTGbL5a896UKfDQzJpUXRn1Ivy5Cq4dByx2OKPgNRoUkwAK62ok/khj/AHe0J3dQY/+rNFsQ
9pmGcDWFTPqNE5Go0pW3GistPLaMMIFIZGKOdyO9cUxqx+nwLv635MFUhYA4xI40vqD+/MAfap+I
cKy2rSFVHkgL+MNv+35J+zf2lNo79ilzbR/dp/6Z8lrAFnL1YQUMz2sMG5JmEUZa9RF5IR4XejhP
mNHp0wTM3aapfrx0hS3YURRaRLF5vU3M9xUv3+L6cvYCvcj9qybtq+aBgipe8V9Y3lu3ph03WkDI
4UFFKWkPalKVIfI4qoF5VeqoxEDwonbXG07npXnxbXxAwBkBZdVnX2B7O/DlnDdCs/k9bhDaen+O
bp04rwLxkg61osds8hJas4Na47UQGsbwGQi7KHRZaOYxULiy9ENcRvclU33VrF7CGLs5PfGCR7Uq
LpewC00qWCGAvVGxv/SOHt6lKJIG4ypIX2h8J0yRJDKq7EzJ4t9afCYJ53xkVOT5NCT2L8Qlqh/d
UqVDblGT6p9RiQHuDHyXnzFE347k0vrjl4CvW1GRKn1iAmvvtTgdxj/dhF0ZKhPI5PE+wxkEcTts
Za++MM+r75SxT/naVi2DO67kRAMp7F8oERQTCkXLAgnakZJoTvjKa1jmaEQU7DvWhCgQE8hlvXgK
ofQF5MQP6pQVC3VoxLpONpl06gD36BXXCW88wq8aIQJ5DPlqdlNzTSkOoia8l4mXJ0coGpSYaDYG
EgK46Ju13DBSme0ydqaMaYF+ml6oWfOKsUky4LFaIGNO72uTm8MRR+MDl81oRvCT2csuKuWRnaN8
JQG6N3Fa80uTw+WP7O4DhRDSHX/EytSrt70+OhtICjnVugLBBpPeue1cz+XQy6AX1/Dq4Ea7SgjT
KWHeRJ4/7IKVT6KLVCyYhMT7A1zMZjEW7kMi35LEIvWxX5ihGP33ofECdDAj6oJDD1KuuEbVPzf7
jjarAqD9idscNEiqgChHUi0+KZu6jQpcpNAkX7obZHNlDPVF0XWNvdiUuUO4Bg5m5SL2+AKqrVlD
QHijiWWewu+pXTNCT7RD16HfpnpF8PYvQ4uX96aHfCUn2a6MV/kweXK91NBxg9/wTjwbA9PZYGTV
OvRahpsLWrO+ZUZkSEcoTMIFEmfQ9DmcZqLIHN3BKSba2loUovMowLT6WB87lojggxvhtyI7iIGy
EBSlN+Z2V/Vv50Fk4PqA9CRv4oLkdSO5haQ/a4WVaeLLp1qpBpNTGMDBj2HV5WONK74X11ng9hxq
JC9NoMVToP4eJUak5engf142JYW+Jd7eH34tkR1DR7v+5pmwR2/ADDThaGu1GRZXmsEnrMizPIr+
pnLHPmja904M1p/qeOBpnYuduWcQyReYoDMjSvCzo5ABJ+I3rKYcfHyNFUnr4038GxQ1JFiL6+Sq
xDAby+F2nWCggXHkgqk79BuS0Qvecw0RdYetSmPw1qz2yBOKOPyinPnLMnCvViL43ZJ/zEpf1cjT
xacoXokTyQmiHu8ZMXYPoxCBMn5FZHMRCmsV0HPksvZc5isIIcUUKnHCMAXd7y4NpvTIXgaCdfxS
OuO0UbPcoXTc33w5qUscKZhqTMqEepW3TY9WqSgMfLl7wVOmrGuwtuNBns/MKOh+TzQMvkUvSO9X
yI04Qp6b3jm9hzwNibaYMBHNAjeyOK21UhvdlUXJrkJkkSbO3LA/6+IAukrzQZP8mWvUkbNa5Wm6
qhk02Nd70JhT+dDLpOxVoJXD+nZedum7aLeWCcUDjbBKQEL/d3ZEDQAwG7oKbytItJKczr0UYP6M
J/KfuT5paxaCcP81AwAHLYZ5axUWeC198MpPsOUyowK0sUCzQAKPouuwxGyJ8oW3gs2BIZfmE5Ww
zRI4Q6eGLX2WDLLQDmAvr60Z5J68JezS7QZUFtMpjyajzpRgo7oYhGGPLB6LcbHAa0vk482Eej75
tqWtOvH0N3Fa5nqyVb+GYtM9iBgl9fJXei6O+DCHbLjMsWDyfSfky+cE45BZGT6MfqDcgxc/GpPK
TqVqyn+WMmlVCUBAWO3HvHJ+noQp6K+QN5T9l/C0LZmdAaSmlKueQFgipQRQ/7ArENfzasIvZAjg
jawmvA/g58vb30sYpf/TaTKhYu6rOGX6uoLhUstb5ouL0foliNErwzynjAaAcAWupvU2zQ/ZgKjW
qhl9uphE+yElq9RevLHc+nj4msjiKUCmUd5HytjZvnj6fh+9c7RVt6HfPlWbSD4+RlVOQ09FMVOj
Xx0poZCTj56AX185Bkc/55xm17I3dHCiKM0ht9AV+G1FuhJw3hV5aCd8Xu76nnNiW0LekNgU5Sz8
bwvhhE5JsJGNUnl0g6b0gYUnWtEC6SQGKSYG4KxqiBfchefV8tisNUvPekx+m00uO/rMGjKbj9tD
fuqoqQaD94/cj/BXOIC/Ay+NZfdyRaQTOFySUnzCR3R0PpAZ6LXttWMEJ8xNDGTG7g/G9CnOIlIU
PrYxoj4MoYOolVvfnYguyWIzBhQuOZ2dlQYy3vruGMWC86c59aAUiRT8a68MuXUfgo6/OlXCK2yq
pq3KpX6U8i1zfcc3nPQ0oSI06un8NALMVxyJdDkuKUxupo0kpHx1Ob53VZNR6UBKMVijHCG03xN5
b8fhmNyv+YfJnElSVX/xjNynFc9MJQxWMr9J85ZnJ58rqhphuXIn67guau3ofRKTeZWjX3IpzjIe
E5MJ1Cnk9p7DDKH6Fe2rx3b9/uLX+lW4j2OUBzJKCFDq3jREWdiBxvYrn3rgy3cqICJLJ5HLNy13
MQzrU0iH5i+2RP1ggpA7b7COA1ZgE2UaEsu1PnzrtKRhs76257zNaT0oQk51reetTJbL9fBDWyM0
LODCUMb5IIGxkCCAoVHPNxdlkPWyeGMlHb8NSudfy3dfQP/FRI4m1JiIG7U1oiqRtxZL2rt9OsI5
VEjPxawJp8ziCfznf/OD5ssTGEZ5AqhzIb/qtUhBPe90Hwpq58goW0D1jZZ6PMXyWSJZ6FrPiK2m
onNSNDM2Ea3ikeLGyII5JyhDtgOJIkSphWvnD1TGQWcPIEEe6RDR0cyPAgdu2dwomDxGztCyISL/
rEh/kISay9PP4mpw1QL4OEhj9ReURflo24GzSCKiCaT1JLr8Hb8443bLloKh185yp/2ZiXHOMw6W
gY13P48dE5SsoVDkKK0I6OvGQxicQJGEJKRC7vEorwfAK9FFGaVcksV8qHZ4hf+xSmd3yStMKAzK
J61+2KFiomks22fBmrSOQWcmj1NfO3hqsCW7a5akhkxWy/+7O506asJWvTKIiDzSLjNp6N5XF0Mn
iYUHTSMh8man0DbH6fZEC/MrN6BKeCMlMcdGNPytxP2xdAjsI1MnwvFWr3olUwXhl+1ZOKHYweoh
5/QL8/3cjxs4ndXapIgdWZBeJm2mQnJfbNW7qgm31WpY9sBJ7cix/qSgcWL17Iq1VgpP1uGFvmd9
29IyZ8LyvtMaPW4ZPYD3BPe9q2upneTnn5v4jxbYI/mIM9ObNB8Q+EAmGe/4Jc7fcJfUau6HmuuV
tiGc2sNYQ2lYT5iuCouHc2EmpYwmHpMamWRg30DJnuWvDZcbEI0xYJ6/kQN/kbHlhS74mC+kz2e6
SyXj4VZh2E7UTHyVvJri7LI/t+BwToeE5ksPhxbkSZj9dzLuuboD1AFMgttqYPssVCWm8+DXkc47
WluwSeC9HrGJRH9uZk2/BE4rwTT9+FlSgrCS/xtP/bNSSaYoiqwE18NWw7TbPE7essC76O6Vo/eP
5fKyutu206BynGOkcz+eZjA9kITxtfRr66rKEv01j1fBtzoyCV+hh/a5FTm8svvsWbELhw84YdqF
PZB9CA7YFjcEmAlZR2T/q6NgvpB7wOTmrp/6ptaXQznn5amhwO6/Arq1zzoNznWLZ6vSAmX+ngb3
hHrZiN1QcuzTZ4erDk+76Mep6YpfwDQqAutq8PGUztl2dtaIFSSalucqqBbpyBi7db6mOkJQcjKp
ID8cj8jO6gUoAzWV95CAoxfwBIf/kYeCj+q/0dzjOCQwYCDMfXRp51Nu53kN5+saYEypAEZkZXzE
7dQ2j40xoYxYCaL5sTBWAeFBWbybsFu/7JQdqNnYTpmqJMoUuDNbT61c+DAWHhYNjdTAZywwAheI
HIFlPi3NT8Fi67RzNuj8AfuZ+Drp74I1T7HFOgekI2aH8KbB25EA7+rMKCmUVGmLmKwR1rYITjiQ
s8ne2HO6WYGJDFbsYiRsPfFDG7+9h39E8D+4zGPBOTQsidI432+F5b+s3EyJvNOJZY0SOkq7R7vG
h3MZNd5pPlas0t7Te+eRXeCB02SCEvWEeCsQ00r+P1bM/dt48qBz87PYjMFIlDYyPJvqJiy+SD9/
eLAe3M0EdQglYfNVeEvshIQJL2dgij9IxFc7h5KuTmT60bU/6fzkrq5n/jDIFRv/zFTYG7AQAos/
7pgwYlet7s9+isjq5o/Dg82xrq4I1hyyhkhvQiQEhPsLycBTrQT4vYrEppSJjzu19BypblCJW9/W
D0tPPgaZ8lTrz2Bxop87IhfcHdAcwNpRDwBG8i2/9TDjXZnXnHARPN43tQdits+cb2Kta+kCbqnq
GoNxCS4Fn2SBt0Fhl0weudYsq/yBZsWMqdTFsV1xVdSOpwIGnXRJI+8jgxIkNdE72ywDzWckaP+3
IkqRYFKYgnMWX1baF3vQHMHzPB6Ip0A5HI/1kpYZ+Dx5pIj/U8nOk/v5fN5c/2j+9OwM4CcHNZE5
afAE+tLPhdyIC31L7fnQ6I+W+BPGZhC7lM8CgzHTnP/lLJx0x3ubZFgIqrjg3hXMZJICZsq7dbOR
ZrzdUB3VEOlAT67LADSIerScIWmVdzuTmkwJuY16Lymf8XYKcABy/BenyDQxATqA9jitaZWvW0aI
DHmaOMvLzkwyBAGQUGyUsfO2bhML3gIXsedN6RQ0oaHY4zLx1fL4FeGnN5quz8VDCmAZZ5Hv0BKp
iKyL8tcAdjPMJx7j0Szyui5uB83Jy0RSknctOn2/baEl7HAnPknNZ6BMaVi7vz1eAKq9QSnP1fN8
aQo9VPDURCI1+3FCPZuIK76fYpgza6x0I/kgSSobKOVrjG8xeQTkN6bxj2MpwZYUI5Q3kA8BJEX8
TKe6zwud4TJSqMGNWN4AB5mpiSnw1AXZxXopx7JcOj/EUxbEe6q1WcChW3H7pXseLzqHD7+SiI0Y
UNHxykyIOmYT7PXFiWdegNv7ch3wopsBOdxli0N2F1xBN7lbweT/ZwXbcLujwd3pGrlkrJHzBuoN
UkPqERq8uRmAtitUAu7H/hrNlwaDNW+cV4r8IDf0+envrwgbCNKMqK9byDSFn9ZJHvbI70d42O/0
Tr86TwaiymsvoCveNJZbkm6k+DhDSOOF1xeXr6mqg6aj080ys9hZLD0OeBrL8tajRqxFWQ4L4d6v
Wd+ULVNB3Q4VUPbtqf9KmtEYimwm7RVB17ZyPJEjZIUwAzCsttjptdsiE9SlHivBVCMuQrIjuVdE
GrWUUmLy6QC6X1pg4vHRthcJrZ1B62W5qnemZHyE543QRrZNhRQuOURXzpPeaPCa5SDagbXQOKak
96ka3p3+mscywJRA8TPH+IYZk0n4JGV4YWUxgei5zipLOM1B85lniQjumXh9yLyLiEc2nfkfIRCc
TE+LHAyHEIC1OcKJ5Ggmq40PWPcyf8EPQXTTuVysI62VsbxKH5jvvsI4vrxDqualubmTEbn6MFkM
dp2r3EkUEpNgNN5vtkkCBGgz7/m2FhpBG5pD9cbEJC8Euat4aNEpSW0zgBItwx1PwSIjaPrkRRpF
32UvHqSCSm4re7W04ndbRG2iH/IOHmbxtqbxnVkG/hMO+GNdKr0mlJKuag1LpXuti7xkqmMZws2X
RMui4JchTfLCQp6cJ7+zyL1nl3FDBni/PaXJ6opjDSRgl3oY4oPY12LGRDo0I3hlIhP8eanqg3pX
cflTkLdXjPvvD1L0lCXGel22GZEthXxgtK8EJioox5fG3BxnhHKiWNMn0yZJBLtTL6+l+/wWNLq2
Fuy28VoNRVRWqq7YDRX30ljQSAS2AQ+yjccZH1WkrrTj6GFSjES3OPnK0asIyxB1dGeGGEuywzgX
VBGT/JCt2nHW2PKhhjf1PJ/POUT0AlOvbh6lsX+0aRs8TTXTJKToHePDgoiQZi5wl0QCv7ImUHhu
R9wZ0KDtRTyaNdMr3FqCzSJEvl2f0UZDKtALhmEN3taufxRafEhSB7Iapws91rNjDw0hIUh5gIGe
zdvG3qjGV2Mb0I4ck1l0gVTthSO/h74w9swWeTBMorJMNCKQCTBXUEGpdH0HbT7+Q+2WrkP1oKCL
ebYQmrJzAMCpHHmu08JY2kyglhS0PjivHU22JjSpgHlri3UMGCSoX/2VlHWU5UNSipsnFBgzecNr
zATrd3kTtuttITSjQPSd3SfJmXQt9ugbU+vZGde57MT/y2rq/i0CWm6sA8h1FvgvPu837yRr2hNY
Xuq8FI7J4xEakLqwQo1/mfn4iW7iIwCfU6IHIr1+E3sAITs9lHp/qQpJu7YfmFrq00S4ZqFKcYSh
7zKMrtkN88DRWYeJUunuGrn3qATrfhuMBsLA1FnF33tgcdiystXaGR9e3a47vHqZZEEJMN8KWzaf
M1lNWD/Vo86GKuaKQgPk4ZjhwvGA6nwe8Rcsi98NwZSSfeECLbwifVX72jeumH5W+EIihsEUw5/d
jy9Ba041X0E3tnFgxkzKpUncT2/GXIUiDtY6uthg8XRX+1An2SpQAE38VqwGhihT2z3/9e/pgOqT
4eLSjT3Gl+YhFf6DnPYmlG4ArmHm8+XL5eUSI+lLB7lY+saUZTXU0cYSEGQlystd/7dxQXoMymgy
xbX/iCrTHMsEVKxvdPvDqWwrQiwjxS6jnp8Qjg/xYn1BoVuxWK1u+lfmIpeBOlHkAoBtgMGbdrXx
INfOeCne2Okdz7dAvy+62EcYKJ75hzPIBlJsDRRy/fTwkeauzgwCsneLNORIG1AMztYl5seKB4WW
+cAvqBvn2HsjBMJctzJwF4f65VTEk0+C22DLRxoq8VKkgfVN3eaiac0vKnfp7f0mwxtZRt0Wk/k6
WzTQHtQMD15EJ/soGlr9qGcDRcSkLNVPaqZMmLAEqwQnFG83Jwit+UZKEjquvest17u4Z9IVo2nn
wNmXgLTb2XVLewNZFnDrq7R1bs+fIi3GAZBZ3OyK21TIgibRc8c5ZW0PhmmPad2l8bE5Gfxe+YPi
mSuYaw/43fZ2HWtZJSkG9ZHY3aS+lPXy7sO9eADBuu5IS8XeRCljPuwgvnZmfiHtwIjQHzoyX/eN
R+LpcefaLr+cdQgKBQl2hCPLApGutJn0TX3j7PMicoWT5rbpWHv9tzUES6+9fuEccMFU+8MnjSVX
ehN+LIrs2iSeMx3kyyv3eNLmUDV83afawYc8Sm34wNV0y+UfxHT3Wtwym8UgT8zPyEy43eURu0zU
mNF0xDH86mFxXA4ehgGIv3D4eIncWXGyz1RZxxqyMQMuM1c/EwBnuel7myM4f7/O/sSaXAgpttGh
YAVYFljLX+SEnVPonCBGiukQaX+PxIZOHXoS2cakIXF9i27ZlyFRiwoHEajRJEfxT/Em+1yyX4sV
3PA7atZTIG1MHPDzazNoyhHje4FlCYANINhaOy/m8A63tKui215d2GMliOzBi4pv6buJvCwKI7dC
ccZM1nI8snmkSWQ6sS5eyTcdog07Gm6rrLlF8NL6PjKgqTLNGZCvOehjaO5HHjcfWNGJv4MKMPAt
gaQCl++N9HkKqhBopa4aaDddw1bMTlqb0xQNe73xGshUDghiJsph3fAF9eR7rjH4XRejRkV13QC2
oeeYj1qngSwxKb+x7j1zIsDKZBnSIYdGgYWDugtC+pBMG7IBjg9W05az9Nbtth9tE8w7V9ZnkvQi
3zZ3DgVJG9+VFfy4Ow8cHIieFzuyWS5Uq16UOG3j5ahkLX8zybkNPkQEDl8ICXCxPylm0qXxfpP7
BHgLXggpNMys0TTTddidaR5UFPshO3jgowygvmtsnI7yZC8Hr5Glcfv8ym7/praz6ZJL/JGiiJYK
8l5heuQwpZLE4chW5KfdJTXgTo1AVO1q1iYL/D3uGT11DNxoubPLfFedQBcHE62CguRMJv/4gXpD
UtQRKDvkGFQsvmPdFiSBz7wdh8PwGlAgfzivRQsZpvt2esb3GiQZIz8SmG0ceb0yast0tIEMUrZA
OSbbv01h4uCABL3xYXoeqgA8ok6PYZwhAmcQ0RN0ES72mWjUYRVyE582H6t19bJcEyKf1Ba+LyUa
zeKVlFM2P92vJ1pzwPkDAtYDuze+gHNtoNj/PilIIA9KAl9eHK8dSjdVCRdquFUcYR/nk0bDHQ/S
/19Hn0UED+l3xmunn0ENxFhF0bcw0aNOnHVCySIBPDbog3Ui9WM8/fid5bOO025nLL6KMQ6pAGyC
SIaosi0hguP8kMm/9UNE+2XZecFm3Zw9Srhl7+/UOf4ELrEgYymwpitonINNYoRMCGp+eIjWsC8b
CyvRsPOmss02CC20/OQ6aNbC1nHXuKOoIUNpMl5aINQmmtUVaKK0uTcCQQUwNZwwgOquFu2fsBCJ
OHdOMozXyEmk2vELdtxMAArl2NYUPPAw4eb+UsqaZ1FDAXOcutZtlteIIIyUeC1qjDT6cVDZKEbs
bKUm/5fYIi/43iYowublplA7ekMYYMR3ZNtLUAz0s6jWmiOw0pfUeRX3znUJTJc5iguNCAuFu/hv
Lguk1Wqu5871sQqkFpER/Y3lEYZmpjYa28M80wXchKmxniVGO6GHSBNq5bKS+sqfZI5H4vMWNZVz
jqzt7epGNqFRBLCssjZ0zJRr4PI+b/aD7QEKVu11m2SZSsAVYRScV94IX2hNEe7KT/eIJC0Zky9u
xsgbzzgExWbq68/MxcgFovdTKNcUgoHAVuKC3NtRBFdKJ6K17oVVqfYkvdk9ujU1sLpRa3jhXoo3
HdJSGliQamGHG/JUPB1rB5qlBY+5Tif/KZTTDKU9DnsEFSXZU9iVLCSKpa44EKHTE/HWpaLinDFs
daWD6tDFiIfNxrjvsfvzO3NaOlwcuh38jU6vc/TtM2rZ23cOcdAXBU++BdY695KcEG/d4zzaPO4Q
B88qBIkGgZkwi1HC3P909KTutPGz3FkcwOz2mtdkAgSAWqdyMFh4Nz5BQB5d6LV8GOkKLUHQyyNF
LVxF8WnlWe22BljLY6BdzEC4F6FUh+0GApgH29+ErCAZLQ/K3a/LBoYNXU+Xe4LPX/hvgqwCF8qF
8sn9WNLAUZpcah2ljgy5fOggOdX9dtPEFI3nVx5752Mt8WJ2oxYHC0Tc3sZnamGcrwj46SDHUjMx
5pk/Nh3PS0qQS6Ve+RWVB5Qfl+ggg57ViyrgejRUH2YC3nHz7qFLYNvUPiklYeUNMRxBt1yLN3bz
iMU040UpTvemnPuWePq6upKSj8TPS1HGmTM0cIn97hRytIdOCYHpUVdd4bRpBSRYHmzUl8e+68Th
QZplHqxjRsGF1oRqkBpT7UxRhy4QZMF96fk6hWEX0TPFRNEef8js0yTwTRrKEg7X/aaZN5Z+y5t1
qCLn7/PfQ0xMkLprlBnGldGnwlEnJ8FyBXxYYHiNlSWE90ZsMEX0pFV84O8omY+2Irx0j+ZRojuG
lIz35X4wEtjvi30j8J70kIvTeVXhR9iDz3k1gusqzI6wNuJOYIOGga7YU6zIAHkLaYbNmiFjYYj9
zEYYC9hdy2u6YbYw5RULco+DHs/3JuBT3mlplK05llTMzZHz9PAg0WZ3Qy9ognVA09zrCjxOhBdB
1Yv5/XuQ5WKyWEOcRglsqbGOdczCSMF/4zKgzBdQufqEjfehVvvMZB7DBVwmK9f2J9H7EiI8xgzA
PK9ZF24NC6TjpNJ/lE0fTYBISrjBAeQDOulRV8UJxJq7eRrREvR+pqzqVlwuh2ucmpuxgHLTsMMW
8ZmxeF8wJdLqWNgxmTz0L2v4eHrMqUh3vJnzB8fcrLIbGIzcPQXkbi/Tr6h/7WHCaKgx5SCMYUCE
uDmwLEVO/uqYSq8wq8sQHpi8FGOvytkrTr+TUcehEqs4wdUacZnkeUR3ttz6Utvdq1LPTcknM6VW
VANVtKWu+UvmWpY7xPavHdadbsAYCeoJzAZMDabrR5RL7WyjmP3gcv2fb/eIGZN5MLnky8uFBaRv
eToekbNflxYmzOMonc3PwXvH8bWkzqvso57Ekq7xMBgq+zDWnsimo8foL4T9Nq9+qv9hNfyeR1ol
9i+1+Dq6V5ydfuQzC3S73w6CvgNDGVaGmhIFCQ+wbG6J2t0NX6gfr+bNy28MPdDPtvtkV8jzn9PW
if5BsjE9m0p6n1uvEKHfEWv3K35P4v++lYQnmF3Kra1TglsRecV0/JgSU6f8TQa/zuCtjCS4rTMH
kk1kH1mqF3LAKzyXoBI16Sb/F/2Z2kCBXAtSsY9MCBTUd1ztR3mHEnGxKn832LansKzYh9Hizp1V
iMXJ11udhzmrSjjqdb3tSW5awokIj3mBjbKnipY0ihb8T139LG9u0FAN/sLu6SdQ5XW5ZWpYipyp
3eHq3l17xX3JxRdwz/UtLgtH5ZYgi88DRjgVdVFT+8blR7RmL22HOeUOMexbRSxzAb5bv3Cye2Qn
7uog1LTB+OzqYbZH3aG5unDLmlAbD/9KF6kKoDKoYM6p5+CCAi5wEydgah5J8xdYKsjFbT7LKdyx
TZ7tu5ndTCj5+3nMS58zEXKJamfQfj263QlKrRf5wZguzvwXI24VRfiT0sYWUO/vhN6sH9lrqjTY
vDAg/7/Z2oZjslYuxtCDYK1gGyi9d4yKCMN+WzQ2QTf1UGE/MofhNEDEPAI7b0DIU5/JowXsJvEC
y7ccGHN86ywamKX7wha4nE57w96P1Dr0rsR2wk5NTaUtitkYdbfcaorzhJcjuaUatrP5hNFQqh/1
Q6Kl59tlb5X1MI2dcMjUEsSu8AT6MLcFELTYTzUtDJBHRoxGhDtinlonBtuagOs7xWYaEio9ziVi
j6Gc3q4q2E0kW2Cffmq0ERR/C3Ae1MyHlnWZLVS4xmCS4+Bo3ZF8WGO7/Eb78tlUEtx07Uv8luPu
HGTvgcdiVAGHFknml8X0ICN6gb6+QJBfTKSUQ7j7skoGCUaZFVvmbDy1d8Kx6npKv72bMVQRJICR
oGleETAhegQIDcD46wnSRtT+Sa1OgeMzVlsNwRIKb3xPi80zO4WOKDKp34DD0c1wVErw0md3nnXr
YYjncskEqykMcWABHWVy6fKzYhLsZmaqxv+b+3tw41psH6nkzxKVX9zAxul2iB3nZKHsx2v3oFYL
Ztp4dFukMdWVS3VSYEcJdxcQA6XRX4LZF29gzDb18mK/toZLfOoTn0stTdw4EMuaBqgW1z5AFfVV
O8IfdfEOJtFJT5uUTwN5hX1Yxa4tprzD/1AOoa4ZPQsXiagun77sCPot6AE4ZgXpLxliLEYx0SGd
YXV4fMhStFozP/RpoM8SEBcc5/uZI1M4nwRJRw5xgqvDL8o7bcI1fPN73kteUo+GGg/u3hCygs2j
fWy5XVGJgdOznOZ1edXkEji9TWDgYMXfQ2ePOiGTPYe7lcL7wPLAuOudh9DVa254HV9Lh9Rzc9ES
3e39JIIMfgy2hmff1YNRCniLbVEWvnOwD9zgRkEbRXqUiOId7+D54D3FcROYpiFw6HxHrSq9Jv8t
Pbl9nnFsFu91KQqUhXMYb+qzdNM8B8V44FySy3MXdAlLbFE/y4kIYbw0/T7G8/C47L1zYtp9vu0N
A8t0gIF+roo4t0vNQ9qTEB3fV9uA7xYxam0FC59Y564fn0dpCRNUTRuGJokif1PxJKQc+gU3je+A
cSt8lYmIwhFdYkESje6GTWMJYc9z4oQml7nnNoiKs/Jz8JaGp0KFAOdMYqq3xc0GrYQXsIUPNari
XNHZQnVJGuSGUYIGc0GWMa9jJ2xYF+SnXRXHgVOtk/nn5IWZtSugEzgjNULNGiuDSusOoVYHHcn8
bpOFJLvBvKul/eZfGeNZN9f66Lri0gOFysETx7rbXizGl/STGstWiJvS3Ra32cN4+goUuAXfuMwB
tG4LlZh6pY8IpsxfzHAuTpFm0I+S4+wh4qmP0LGPXojypO/jo7hAmv0K24Jsk07La5taM9gPQKRC
PlK7y9DLribAEt9zgl53kAgh1qzjZYHK8zIS6mUKTJUhnpm4xq3MwHkYoOjhCcICl0Uc2ymNEoRf
6Gey+tjs5GpUpwJU+PbPK02x1rnz0SIul48zcEQ+fl6LJwsWXHEr02tz/ZZ0jPlcEGYiaoyZvWUl
wsEUGSZnygd7m+D6cEthMD06a7Sil1CFfIl52UU8cztSoIa/eIRSkTqH596mXvFNFHl3a5pnPke9
l6tRWVSxoZKqKYeCP387JbY7mLcTUThboJnaVuM402hSuXXv5fY2qVZILHFS/i7/N8gu8AA0nHuC
povmQYbtPvTpYEQtjhEtueFWwDHwoGcoqoTilF478GlZhsQjqypn5T+yXBq4t9Yb1r/3Y6K8hYtb
h8UQrtFDf3NTGy4R55VcUThun6ZqSgNkRbA5gRcl47X27m4GG7ufmbaYLUTE3v1KPyTx0sVYK8Ao
C8CqcFcOPcG/B47lwELCcYFxjUZDOX9kfzDoj16ffNF6LvoeohYNB5NQZgzQNXZNMqCF4Hg7wui3
k32x4yK9Zyte+h6l0RAQ5HwkXLlXI7f/oUJZIMkTLT8XlOblXhlnAV8soXzoPGhsq1ELbpETF/5K
V1KI7rjCkhzEHU/pl2VxopUHNadU7QlNUzHbs9zFHw8grxML5roh52dh+UFKyJajfXJ8WRWpuhyQ
0YlhgbO3XWChqETTHhCdDhJA3zb+/RZFXyGKxLMYYoznBw4iamkOBuNRATRT+XHvZdeV3jiNNs2W
u7UzsMgajPeefOnF3FNkHRKgu5NkLEYpao6+kezSLBvxt3jc1EuVnXDgRtGOImXXmVHCAP7m+v4+
JIk4iweux/p1j/FMJd6D/qPijykwEbJkoTiPKGWqCF/8KePIVZsQniBs4fSG5HsCHtDC/Ij5H02Q
TNDu5rGXMKvEPx+8w7vYWtJhLxIfbdi5rwPCUUGaI9B+kYj8RkmAcmzPV9mk+x3rASf9DF/XYXKN
Oyno17T7tNa91gE/juZyDrF55iONxgUvRDugWmo67psOj4o2BDyNLNVKI7tO7HKG8WHKO7cEGM8I
ItLajhg7h+CukIJQORlE+O/7RHxg6JOJIoxiybme0f9mfSHbEHoMPaVXHD9wn8ajxtnUKiAuqVum
eyDM2GSGWGAdigO8o6IW6DtpCewxo2EhTBe+D83L+Vkt7bJp0iueGK1c+yZdb9VMuEAiY+K+UEZ1
nu5Q54wYKboSIyAA/pD5D6/WuVC/15yS4pfpyNl+VX0KURfynWODEZUZNniPrStouxtm8fgOyeRv
Y3cZvrygC1usadyWn83ZnN+R7kxNnAj6wmiVL9SDm+sS4Ap9mM56XfTXXgoCra6UioHLh0onTfLW
tkN3nXhbDAkR6m7hlx7jG06Po//nk94AJgwJEVw2h6INNCgfw6tDRXdaSLgJlsXjnHByLUJKmBzm
y1ILwpETwCqSiRSiThggmaa09xqH0VBZIZ3lPz+ojDY9IBCOUfpr1/oQPb5rEMtQ4JO369osRsus
I4uu/JSpxMvUaoIdPOXYX52ODY2IHIHuPLFrWi3snv8dGhj9kKEw4vU0ob/xWzYFyl9IDGeV9ud3
35SHvuvsIPvRdKLg8mbMKGKcpVaSQKBM/oUIZUXUnEgAmEQ02mOMgwfopHgKjQ2tUO00E3oz3YOK
JmSvn9Sl6xlOjCMQ8f5+/kAiH1eRRvUPgcL4TuwonDVxorkK9TorKSC2Ggkc5fYWmbdYKD8+VoMH
QCKuNBB/x1pW+iB9EyhG2ZyqbM4y7KlZ13RTXMwz4QZIiL33CSC2+gF6xooqI6edLlGro41ehfuj
oy3LBhFVWPZPR/HfUHvpBXbay9IDEQ0xykE+FkIeVoPVt6GKYu2ZeQrPYNXxbxVK9DNoRzUERou/
5gLrwmZHckAYwNYpWFCAq6nO9tlYyohFfs6h+SujkQAo0nTllsg7ORkdvhONa7R8ZWmP5VR4CQJj
gVpZQ5QzMjSvZzDxtI9FllH/iE/N/2hlOGYhkZ6Gfv5Xz3tcaeYPP0fZxl7CA3A1MdgQuvFXGG/o
XjdIRMhKQweywHFmepK7UfEgz4EPCR1vvJwW101aySOut+UAtiKGiTDU2Bx9o/lKAatoq0gZHkJj
rIS12tHHyOSFkL38cFAgCoqc2EliamfyVV4Z4mjxBuKJ3gEWiwImv2wXg35T+bdIG1UBkDO6JMZ7
9YRgGIQmjgAuSxXw5r6aXoqr9zTa2GQfJ5FaLHDK7D03eoTZjIw14GOHM+Kt7Eu7MirczTEzS08L
sKFekwtTfuwX4Oxn1Gqq9k7f2oU43uuHZFGx8y6bCGnOlcfRWB7PMq3HpB7DYqRo7dDmEkBJB3QB
vImNYcwGkR/Vuuzp/LPxwiaQTRs1oKs7S2TAEsfoQConyO+oxNmpWlvn22dI/fl0owZiR4D/pDOu
WBDSyuKDFEEsCw5c8uV5YeXP59ZWXRwZS7uCoMlkbDi01kNy1NQJiKqLwhCtJD3ofPaIhm1B5wkQ
zXIFQvZAjagQldE9BgQNhZa164squZBvRU9QbWFc+MM3+SvubpzyONM5iTZlbN+lk0goBpUB/kTm
qmGoTgrniNW9t603gHH0sdaDZTeCv4kmyVwprPSLh/f/7anpHVHSKeleFkKvHqfOnxnsWum1Qqrn
2dIs3YaBtvD7HIpGVHjtz4afvbmQQ+vkI7kRDL/zW88nFE1RXRWcSGkWz51UWf1sHt9HufhgA0PE
4PNkkXCwYdIqQIc7xejWoBB1c3ClUJOiCFe0/SgPiC+ykRivT7jzTubd7dKj9l52uhuyInaHWQlg
NUpxzhWtWMJMivWpEtrRDhG2AqumEtXdrVsQL/1GS5GZ/DckTqnOxC8+BZDSyXF1Rh55QJ2jOHNh
q4E2i4QeIu9IlZv1jAxODiQeJlhUrqjAS+Oif5Wr2gWJzDL8Tr+HpS7Jz9hkYhZQFQMc6JEUez0t
erYWp1hRn8LrbtlhrarUjZSGtvViiv9Hf/9af5EbNTlNocBeykv1EfopbYXGSUvCy8XPJxjWMnSl
y9Y/xRWxv35SGSye0vZoD7nBh9s5FT6ujBhtaqnzreqTtU74TkpnC7mexbXoV0Wwn2V/bR6mzGpq
RJLaD2sl21ak1Iey5CwszvwA+f8mRnnOwI4RAWula+l/wp8qp53u/F6LGq6ERzLFG3g9ZIsHNdDR
ocdzr3s0HnYcgMGibgGVl0r1yptSSE0wrQi84d0oNR0H0xByNYkAWl8eOcgGmku37i4v+q4dNuZI
YFFsc33dToCrnvU2YMrfjVZKmE5Ux/wiC6ufGgaGX9I5DDs2VgK0pDpqBTSzVNiqlp+K/reH35s8
BYtFG421H3Wl1Osg97RRVpIoHMGu4sY9g9zv0fuO8ceIXGZvnmLOc/qpiUAqlAEmOeyDPVYD+qMz
aPOV452gVP5LLcd3EfD5lC1Evh7sH3Cjp9UjZbN52Hmx1CoeTYT+PsIsIRsU0y377wB9ZtZ3Ld2y
ydIc4olR+Ds5Jl0mTmhrZWK0a8KFAqTsIS8CE3bsZL+xtwzAS8fy3ZhciBfhibq8Jsau1TD9JMQN
D9OtuLiYNU8R30/PTfvXIVE6oCZxsPVB6WUcXWQXuG+lvGKj986OEES+HHdNdEezM3eKSesbKV7m
awUfPYW0V/YIFBB4CbvVM+IV5idx58/JOZD79w2FY+hRxNiKfVx3NPkXTjKrdmyXkwG6zVTcQIPN
bIJAsc4r01vBjmmBpQ0f7x4peEcEd/c2ShP1BnEWAfrSu8PkZ2elB1T1BAZyjrLRr5ABluTi74PP
+2LyAIymsOVOl6ueJQVq0P7ojbBe9mSej6gm4YMRrWHJPi+i5rFPLg1zDnjypPnGbQ+a/3/AGdQr
VYOfVqAdTq7MRU1S6sCmsioyKIAR8F5eFkCcG+dKi+dtjD/i8V5ll6rE+kti/EIYF4Baitv4VQAS
YrSzbsIovKs8+CQoBGBHiCUaeemwutZXoaM0WHXFkl3ZRlsifzofirRxVrDiGH2ofXghMoY6V4G3
poGdu5+4r9oTR7USfy+9fYFqTr4nJkwLYJEa3LiXhrsN265568Qaad1SkcFYoL7tAwD7Q+kw+pOq
rkJQChrNZayBoc0SbdtzN/s3mWYub5bZNudfkTsJ4+E5VyeNw3yq3H7UeJSFik8iLETETg3QixBK
86FjyiQpqL/Bt5R9wxMek+fcPEdgHDpa3gpYaPpgK5JTfPsVp1od7lsyyQEupcVbBuRjlGyrDQgW
+GGJcMmjxKZ8oDPZbWecMFe5Fy/YhY+9XiLVWO/6XU2sIGpPLPWAGf2hl5ZqFSFA+u9SPvjxgdy1
MPSVcALfM4Wxy/IcgdaeRd48En1yRsRb/R0suOv9zDYSmh09HR99Gjw6kjUVQc55c3EtCFhYJ91V
x3v1VgWs2yG2002gct6YuYzDkV47KFkIirojIY9AwasJP+/ISZwlmG9mUanGb8aPn+6kS5xpnqTc
NnFrA6G8qzhgf7j8q7FtWpgp9Q4ZlaoLrP2+Pz67aifn+hbBmAdLcdHTnlbwBI3XfUIn8EFINHpQ
X3HaaIGnpD+nKXPJctdmSnCiVHqK3VVAG15yGlOnI/bKGESl7vMKCjdJ9BFSVUohLY03GGkEvPvC
dWdPEqSPfrzf4ZG1il//YGIII8pnmxPCBrqt4FKP8fnKjPcHd5HtR6EnLmJehAy3TZKbkGxJsvl2
876ppScbfU6YKVPJVREn1p92cXr3dqj/bz+qoV0eKJKiz4gS0F/pbVpb/lK0llx3OBtILFQK9S61
0Y6LTJNqQAXPHMOW8ciYkn9Xr5cgc08xmK3RLxl5uHQN0rf4YcP0A0pJkdNVm68RuYPQfOJQ3oS9
It0bbPZh2BGHcP6DIFlJKeIhauQ6n8YCY1KTZ/ZRdpMSOKmLF6venv9IHXhwwISFyhPhLhXk4X7e
IbJ7irQLi1xcwdlv6PgdnUpx8CSJaTqRiGOF54bAGS1qBBW1LUCd16OotnEcqIWGWMLID09sQ7n6
/8Vsz95yT4Zo1Fk6soy0uYtF+5JCXrvW+iF2c9fK8JEn0wrtDDUt9BayOuBff6aq4KMQaaJxLJuX
AUVKbbBkwpyEL5Yd4LEjm4lCM/Sr/zc6n+uIDgtOyMvNM7L1PAv7CsuiuLJ5CYPz2DBh5sF7eZQ4
WgeutbMPLLnN00Ujvwxogg9HpSsnxVwgk3TopthLGVFtl/7bPbk3Iuq5RtABP3XJ2tRbfrS1TY6E
u8ZhSsiThFRuzzOtf1JcIhIi7DmRAANaVz8W+HPAUnIVygsFHahN8PUYDY9cXrvTsKPjfP+Um4AO
1HMnv2t6/nIdLOMIT/E/8sMmvkUn+Z5PYDvpelvJWWiiWAXI0BBg8yZB9/St2WAIuO6JuJMZBk1Q
byrMOD73JAdLfXZAV4peWvekmjxFfnrR0+ZX2WL8T4FRnDyq6wl691VNybZwae8GwgobFYCVfAPN
NzeMpHo7C4kO/p7T6l23P92vRl7r/PgG4T/NnbQtbfrAfKHF4q7iWMy9NQ6mT9NWXElD7oGouwej
G/ytZbYr8PPMOdSHLnEsPloDEl0ffZyF4AdlkQ/045zevafqh2yF30QCoztsaLj87Fqe4rr3Rfov
QaTJjAsX6zoKN8U+079jaMBaQ+j4Q6LyTvvGXsRA1j82llE6G2PLEGlr5YXAnNanUENKXoZB1qMj
J/2ltl3C33cmJCR6zfNxkcwi8nDzpdAGPNgMe9jfbjkwdUa37y/KLHER5HQ48COl5z6bG/1O83N6
NH0Nh73xqTiGZGL2vIEK5SISFd3Vkz48V4my7OqZJx5ySCZTp3Su+sseUAC+uCyWn6Br7dNcCqCH
BYXmhKiT9qocsrwpAstPqoh5UevZ2NK4ZK715AHF6ztqJ2PgYbE5JM4Nuri44iLYLnbolNby0GC3
kFX0wI4420qQap8Vb9nynf3ICBFQjRJFmUZ2pSFVFvK8QUKzIBIy4gDv3eiBtyBzx1VesV99TTHY
CfnrrClEJQ3C/kXLACPo4dmxVqI09ICMOujPwRWXCOoijfrwy+hNC1pb7/47CvQoG8CfOgxA3huH
d0fVrIR4B8N5dV5ea60tJ1LQ6g5uuiVs+cEghkrNA9gDoh5TQQRDrVzis1NtJYxC+/y+TU0wWdfo
6oxfEWJKR1NXKed0g9qPhFXSuqE9jNhr0KylLjbE1QytLMox/ERPzOR4Qiz3n6po7fi24vRcFoFl
1dSFYji9iZjjK3mT97mjyzjEIFpbmZsLntuG6sTfLbS7xxqkBLXTFND9Ep3N6RPXj1I9AGS7udd5
agh5yzJ9SFA/G80ShAGtMArh9dtYg0inCSL4EHxqKisgwsDCC834Kd4RKEWu9I8hu1lhfKTXSwhr
geLxb6dAvz67QcigLW47gQTEp0QUnBtjCeuaU4I2rW32Qb0P8mlQD8BBsUBBc0nFYQfyNw9aInOR
5GqZI63nYIUr7vl8BpwScQUEVNJ7DIrHV/ViwsiyH920cNFgYJT4ks4YUxhHpmjsLPIuZyx3YUzw
Tt2X0EaiNZ0D9kO9+H9WroJKikSfmQZD+anozwMwpArjwdB9fUGfvOGH3kF4T0QgJMSlp8wQM40x
YTgPZaK8ZYtTIsKs2bPJxeNVO2pgQqAf6Ez+bDltiEECtQaN1taQ33OpUN1Pl/++6pNHJYWiO1Bb
uLctrdHzoeTi6/h02DHyCx129f5tKtiX4w4JbS87jVDAlXI4CsNph7Xjuf1p54EYHhB0oBInVDof
8bWsaL95AVzeHmWOTPdSr/7Co71qGe48oZ92tPK+E/teUWsKcmmra3ltKDuu75Ljdrnp4zT2HNEM
J0bRu0GZj06f5Uc2BEt4/w7nwG4/dHTE+72fMaEcs2WVoWBIxhetVOn4XQG+kJ6v5D1NC6LtH/jZ
337gvovjnYMmPxuPqOKvf17v16LFee91BgQ5xGaYW3gnv8kZDNDtDsrVyOEpqgx5i0gUas7xLcHG
6CJQwu5foXQeXXHCZGJ/aofJUmPh9N724aSmWxISGww00pPcs3/IKSWDQQ3vz4Wyv4IwJmgZ3l4d
Y1PkseO+IelvzVZASq3+1PGPAuc+8/8mnhOyOnOD28lkwsGFe6Zh9V4FkL9tiygEzFU2IhuG7K8U
pGb6GMpByM9VtW72Oh1XInbW/djetc4AGtSDLYqkDzefRCLhr4xMWzCaJ6WKvljxeKp56HVqqnxu
wWMWkxz/hfkteChjxwWvgUYO0ja88B0XlLn9KtOzNd/rEBtzmNwHRrF5yjf860BJSZrU7M113P4f
2VEYP3FNwWK8Pzw8+65LuRuXL/EmRLmVk3fV+Pf+fC1cFj6mzjHQUx2PRkf3c/5Fudu4Oiuw00qf
b5Dyfr0gavbDdejpipsUtajjEMprmMidcho+xQonAb23LH2DZe1bvFO9kWPisINuMIRxt9dsNNPa
VbNepg9QVU/ogvQ1KOZPhJbWBhkW8XOEJqAq0hpCyFKNxkeqyWKFktMGru4x4A7baEwpVG7ruVIG
ZFuEX7iybUnGaoi9Ywvf9qibjVe+6SrXYy8eXEJtMeoIU5Eql7JyFFwoPnCEbaqZG/gHU4cn+AbD
/xBk/94V+VYKuzO4gPby2/P00eFdQVbpWNvYuonHizg+Zx9oXAcdku/r1/ngaoXZPaeEnRjDN9SO
/FX1GPeVJsJVuJw3izmCG6Kmj5PrtoJWY5QWr+MMwz1M3SsBJ0JbiGsSc7sZaXKduTpljqWpTy2T
WZJUTJJKDXkt4yu3h/wWBZ9ib6yXXG//rGPpxeshCP1JfyDRbcIr4oqs6R16nG3T6IhgPkLflbTW
ctvxfzZbhkZ7hDwKDQ3u6OtvCLMjBcJAqXLmtXLn2ZKLw/UgmdcS6OAIYUJCBA8ESKb/+N0n0flj
jERerqk7VNE9nmy3jwNbCsMeh8bNJRUpJfYobVr4YSO5CV5ycYWb1b7yXE55niTXkqoyr8KPx0Lk
ebQPAD5Yw16SoOH01GNpsBS7/paieiqUy+enj9++vkilIIY4TTHY4+J77LYFFNH5IaixModdAWQi
dX3hlyhy3a3gpGgyCKIRmUHR48an9qZIVu++qkD3wnJWez/a1UO+U7NPpkJjoFWMPB7Tr9RMiKnu
DqS4Zl0ZCryeItAMV2blA7RQhX+Qe+2A5od+XelnE79kwk6TmatbqgbfCBDcYw/nH4WCiNFxkZ3y
p2DoFd+79gK2knxLUtj+YerF5HxUTDehrWYwtsh0it2KFAjog82xJyMa2tujE8BJhQrMgjc3dk6b
gF0lCwws+A8skAVlHnrrjeqez+Q5ifa1zE660qvB/uJFKiIVv7SIR393YAO4XKdr/ux6IAkHKFFV
F4r3x93InTqSZPomJJUWKBQxjtR6M+4H2LoDoTjHcSGs5+OjrJEsznxZ4plxwYcN2+ElzydwpqQV
/oJ2uAOKndD6GWm+vK59JDh74Prg8XjEeCSlwz6ujtBhCK7rmonKz9q+bFMXa11ZeX/yZ0facXwk
NrcbOzlCr8PYXqnfZu6Ha5yuZCwVXFa0tcU1//BoqUFwQYVYnVOizNl2ZniTpwd1R9F8a+UphPMt
vzaMjnBKTFCG6Ylt8PZpGWDgpSEG0exyP/mNgvYwEq1WK6T31S2Mb7g7iAp9DtIn9j02TjR+1M2x
biS5Q/r8cvxDcfF1EmEqb4qobipkUS52ZnhemiPuBmDU8fb7/+PYFseWzxmngaGeQ696M4uGwkTm
yNGhV5gGB05ceA+P+rNstznVf0MaVCWX+7bmlz6A/z7dJwo96Z/CBXF4qXJCxKOgDrV3VNJ84u/z
vn1bC2/tR4JFDiLNUogRaWKFApOfzNEtnsvXjz3ovoVBBGyalWnI+/ppWwHcOyLrQ3ZQsePDwkiB
yfXHTvC9A/Ui9qrv9RDKquhLFjmvB1CMpVoUrsyggiLduVo1jp8JX7Akg1oYsb/yzbsRhv7gkOQX
5Z9U1AmwMYoFN6VbsBPBiaImE7WHK+RXq0eJFtATHAxcFeyuu6woplRIo75MZHjZQv89NOR6eX+o
drvzfzRj5TW4XT3fUDxBM7fURUZfpaA4v7J/pgHaZHoqeVGojkYqB0Ukkgtj2TdSal2xbnzTpZbL
tf9bNlH+LjTXawM4iR1QQi0u4iwnE/TH2CiikZsECZAkmf38f3+aXi3L1A04c7/vpP/zHT4o9lOT
wZfjfrvZ5vcyFG6PdJWyWdAXJhx99pGE+7Tuc0BNHtD2B1qjV3qsQO0hL4Dk6xH8eihAGw6nm12U
wS5TpHC5F39PV1CN2zi6XTOU1WUkyF/Yjhy6FDT/5AFjI2prWFAHQJ6VUFF6JrZuD79zU+OInvyl
2Gyfqvl0wN9mQrBURLRtqMHirvHwt+jhdNw3iLNEOhTwjqEason++Enw6ayqQw/O3mFs2jgiQk8d
bVhgOYW6jcuPb6jrGSwAeusBT46u/wj8l1UJdXyyJ4kcEHymTgMMrwLtLjcmnBI7xToriyw43YCO
PWKl9yZrstR3YIFQTlQNZL/6Dj5r/kagD5Ay1LgQidpe4U4F7wTMmilsThKMAaVYXNBYyM/kfPYo
33jdwlKzXWjq89yzSaZ0j3rfTpqWuPNl8Fty8zCjKSP58Tn4nceoEFBs8sFJBCO4iAjn1fqE6riV
vMasugEu5SiM8YYWRKJFypd7fngQd3cJNJ/TzLxTSsSCtlUpzT9uOpDIRyGwM/lJXXvuKUrJaKKz
7lVACRH4aEb8JOHj/lQB9nZq+YIJpF2jingtVsUTzYAl1BVX5Bka9vu96aGa33JCSGD6Tyr0DgtZ
/0ob2RBishs6wedCND7HNmL48YF5W0TiuloL+tT19OsSFnYaOgkH/642/paOdw2BDnMPb20e3wNV
q97hLoUNfWHuUU7Dtm5UBvRsF7ek8Qt1MAhyMQkYeiWzDY9bf2xRxTVbxh4IxoCFjD1J0PmhJs9i
LdDh+XXyLoORBA7RQtEdNkgQDf0YySo0p+RcWwA5lOMmjiVjkXHrjCB/n8kJ27QLjU7xsRcA1nbK
aw25FQLmuZYwLV3zkxcfXIifVeNdQxL3wOYhh4picMhX0bk/g4ARxZeNU5TPoqKgHeQ2DDEgi7IR
Uoq+/rNBCujeULXCYOe6QapHtsBV1iYMnJ9tY63Y53e+0i8eCdoBB3Anr/fIeRjh1yhpN6+bKdGh
3wYgjBu5Wxiixs4yFEyAqXe+BbgIMlBKpun9bJbDeIZHmYSBxu/zHIH2tN3N9p+3oQcjdxM12w01
WII6qCk2+Ue9aj6x+0Bxg7jf33J7uuPL4iyxHdDnALtzTAGxEQu8KLEQ61uMfEYNZYmOcMtZx6ZW
8pH18dkFLm1/saTP6voVgvT7O50PINbiUbff5nkU7/KkpPAiZROyxhC6V6gEIkPbIRUSosrgdhht
3Fk+jlbCy7VMfvcA11nHMuAe0Yqt0B11/4BZpWVJ/iH2UAy9V/4OfYAUcW3pPM6wR/0Kz53RF2ca
3b8/nvRulpZR6KWSnkvcP/dDwuA19cALE2omxF4N+Iy5NUdVgF/pr8fkWwCZALXneUbvd/PR0Glq
+vODyXwUn6pEGAwKVARInmj7Ph34p1fsQwhr0891y4ppXwLcx9KjiU+yVHo5T/6RGnw1aazmEeIX
8dgMiiRsqeldLYZa6I0henvFY0pcqxwcrgf9obuIvQQep6H2wuuutTeGxqGGNUdfxxh61WOmY+Yl
hwZ9bFQtzhSsIEJQTWHejgLsffgPywtaeMTKLZSQzBN8er6oMI3sGTZr6RfLVeqNdfiu4Fdd8oFM
Ceaj0nzwYZTlKiJjFYPn9UFn+bCZb+e18Q7TZ/u9RC3VhhFoQxgwl1/yw3LrB8ypZvuZ8colntvV
8VEhh8lqaj7qSwaWFopIJsn9by0oZfTMQ6UMvkF9cKnAZWigbuW0E2hXLYO9u7YZG3JS0mpwc3kc
A0YdpWl/9M+/x7+uw8HYjqhZ8N48qWaJK939MqyWa07lLpMXSkXZEqZ6FVz0L1DH/2KJMqhlNsk+
3jPB2Cgfa+p34qjjMO+KiJE1VKeGJc+HJbRSK5XYR6JdxbODB10P8tfk37VR40AgiICQxTEtXhl5
f+xW54AKBofPjnKHyNLuggYNei5oocd8RypKeiH6hBiRuM8XKEziuHCESBOQHyhlJEsrpZhg6MyT
oWI1/JJ/N9qHJ4rEd9mKH1XUOQ7KwRYYxXArvqaabTDLmrkX40RXwOP1eLXRvU4ly/qbVPWXKYkR
MbIPNwAKwWbLZv0+EjPCYfMpznr1PdwwW++Hk0ZoZw4+obYM/z1uUioGv4j1ogFvjLWsDwsPR3o5
PzL1WaQZhCjS0OLPe+l5Zvm50Kp90/xqwCHhVgE5XMbZMG3YJP90Z3r0gmDkjjN+l7dAg6v/t+aw
uUkjXMO5eRZXAyY2NA30A+UkpfPB9CTEISPpakOiFjVvXIVzzXWpJbIrc5JqTtBtzeGZdwBhLrVT
JPo9SazK8zjcgs/ofUyYCPdLwTmiO3umG6PQGfAtvqm87GOd4Gmh6nmGRt4olsG8Q6UYCkNd0lZz
6rgQKsglTzEr/zIo4L4uNyQo5YeOwmPvArr0VoBxDmU1AL0Hkdk0eLLmZGntHAYKJ4HFX+hR+L4S
Qiozvnrigz04LqMV69/L66hWrJ6Ocv8iOzEvcsYoicpdK5u9DpjxVV52STRuZce6loSP9jJMFgYD
8nqdLdS+auPzZfaEPO8b8XVwWOG2o+1RR+DHXsL+aHSCbV0sTmXQNcdY1Zn2ybQnXDNtneY+OQ+i
/AA0v+7y6BX7zRiOUULO5rgMMGvp9ZD9wfVqlJ1Pk/ldm52ZCf0HQGTblsQrOW1SpconNo5dyC9Q
o1xjt2MU0Bc+bBWjqWT0XRxszCi4LUjifDftX+0F7ngOpVbssRQews6j4sLIW+MR8lWDiBWRPeN5
yAzAUZjKQTdrIUT3r81rccRb5htC6mYtTFvvk3NjLeXWKL/QyrDOIL6YOIUs581L9EGmi3EYQUuW
IRIGAyJlgty1l4/eg4nfRwkSohgym+dpcwcxtiW9eHU8H/lf/MFFF+4FpUgh/O/kq/zmUQqEIiGl
yKE376wK/63KncG/x+ny6+LgdHcHLxdm9g0OwfPSYCZuQU4hDcwooYDWfTEHxDAJUknbcuA/Lye6
5CNoIw1T0ehre+l7ix0odZAv4qhOYkuPAgy+B3Kj3r6dkvwp+8zPskiN19yBtaFcM5JjxxfojA4I
C2wwOdjqhLuRPxAMryd3ZBYLLUcd2WfIUVrQT72Er8PGquVhB7S4hbQEMO5OVSASPQs5KW5Qoprf
A5y4lA+h5ZjlGzjn5wUhnplqsiAjO+yqlibNaMMRvORvq2qYP6M4oMcYuon0+T932qPyi2IpU89i
VoDB1U+EeXYR/ETUyaHMGSxyCk/cV3D27LyyuzjGhbvs6OiwWx3awjUFlLc08nuxY1nuQgLNpbZU
fdH7dQ6K3YkSjSixYFxe13MbjCWxDQLVSLyq4bkzFvzgSpLAiIbmVtWOeX9OngrIsygehokNveu9
LNzDcF4VX7zraa8WYi0P9zG5btQJpiN9qVFg5DIehl0TpIfo8EJJ7lz+U5/K8V7Qw0NGvrAc1mbT
o4LLYb3214E5055odgFAUUWN/MtmxLEa4+6n2AX8ORb/P0S9Yfk8EkoGjKUtnscjAKpqG6MH1aac
QGOsS3Me8z+a7p6qj0cO22R+MnJpUEBAKRpy1lmZ4goTGHjk2PH6zqfjquqznX8wXUXSd02Qsc4+
m/sbUu7cLuNxjHmMzIFf5kWwOGKh1vs2C94lot+Qv5QTaSXvabqZmBjgo9r/YrAb4P+iSkc60xdM
u3ds1ZwK5n5Vzm1WJvdcHI7fB20wMBIkUqa8iMEOCE0ensEuo4k4qI61cjpwBT7sXKQRQGTNYlGc
VHx6ifNrB3TuMnAuLvFA28RXwCuTK2kZWTgLfOiJlXQASWRtjD0d1B/NVup0esDPuF4rmeoRYOeq
uJbL2Q330lmXcQXVRfMB51Etc02dKxuSifZ8zphQPvPcmNaLpgkTy4NBN1h162NaApoRgSqiMBZn
YBHWVuiUIJpdVtQwUckw1SzavQgOhXX5IQYtbbiVJAXOZS4WyXFIB4uZiSEhTW23zWa8VaoNFjqQ
ipTZFsYQLRlQfZvNCtpD0IMJ437zA55ySccWYNDAlNWedLqsrydNmuHZo+IXkujmlqrg0N0jNk1r
S1b/qZSUBJJXtjfxRnZH9+amgThGdknotA+y21l4N4KtIs8X+DwHrBofm95p2INBQNHPfkk9/C7z
TWwFhU01Kxzw72gCfgxAyTlZt6905piQZzigpPa2CMc4ox6vagbJGFB6qg51+Wm3I+KT/VWHXzaE
Dv8bFdnATUYThbjf4ToegKskSzU36lhfIEj9B77+H1blErIm0PnfplHbubX4lribrUCl3EYvDKED
qYxW+0XMOxKD1k27IJGoGaZYNpURMfFJQSCDTqnzGWPzp5rCtDW6yrjrMBz3tYiBiD4jYGq93u69
8fsgfwmbbvoNrjBVjqfnXwv1G4GATW9DSAoHL97lzcW9vl+7gZsyvfC1deP6VI0/xaznQa/M2lkp
2rBXQDuw/kDXZjJtqPhhLDrOA/3NP6IZm7D0NBnw8VtY82Tq3bLnXwGqusnJC0dkYQxrwIJ3EJtk
HjP3ZY1DLgZHrRX4BtT18yAUikMZR5JWt+D63Qb5OzlBi2RS1GRH4maP8klddXZgiI0G8oQrjduI
VBkyBKSCT7KLRDHiN1CtDn71LIT+uzdVDOVxDuW4svlVEEWdpWYHVlmKq/yXAosuUaH+lgi9uij6
kUSFDvCUBn+p8FkZYJEHhbFmn7oELm8zHm0CvvEoPvq0fE0FOFSNlQOVXnqiBeYAZEdtEI7RM/r8
/ZF7JjguM+nTuCGp3V7T3I9ESRsvfjxsNxwXRN2AsYWvuLN2NOt+pdsFU0ZwqHt3XAW4e3jUBCRs
U4gRNROwJi5S8rssH/aox5T8ThE0Ukm5ukk3mt8orGRaewHW3h4OOWt52QLTXQi8fPJUyqD3yG5l
yuiuGg6M7yhcKapV7pkvGlKc50bhpx+vS9qHrABmIUuY5BBmlMGHBdBeocVG2YMO0cieYifTwP12
32m9v/Kc3jIPohDmzjo79ugfaNQpDj6WPnLg81kPWMKCYPxrfA9vjA66fUMZO56HWy7zWa+EaAKX
0004RZK72nNlXcojFAgSag8YCZAC6nAl3ChDvCBVp8IS3d8fBQEWOvpqclxgOzL+JIu9xNeTdexP
ep0omFDJskpFtqLOHwR8wFQkFWrMEGhQKXFqFnFDci7kA8pdN8AC1gCWnCP/wAIKm9qgVPMlRcTf
24KgW+Lh9I8lUkTqzULf7/yYZ5HebQJ0iehD87HnQBgWnlQOsLN//qdmXKFf7HR/pqXVx4oRba4T
Q8BU06/7tfHolzIU2IW2knySJewBZzTgQVKsyWiV74MzyNyFrSXhaLnbcb4VOwtUlwkUg9hKAsSA
EI7iRq5myVTQtmGpKxqlUTIqZIGlLp4sX/60/KL9+8x9KdZZ3qRzBI4wEK8covQM9mrUgpvNjP/T
GdOchat5+gxBG5uYvayEsaUiKwAgA1OsxwY9DUWgol3CHJcoGt+kDE6XOvwQIUwUgIW2HozP64Fr
LEpJu6ofDncgfQulQZQ7fQBytvPOlsQiSd2H06QLuSEzWHBpfobwoDfzUoEVL+h90ty5BBvkBILo
WLUIpu6HKJeSNQc+eWDyIev6VMeUDFNVrGg/RlBnNHaZxbiWxGgH1+LdbujabK0diGs3JSmAkBP8
BHurs1k5bsBc84u7lCjQ8/aQ4eFUR1zsyvuh+GXqj+H216DHZ6ll/maNCF0dyFA2jTsI/J1/LtDd
HCXfSuxLtqzBcmxI3G1eM0LsMhwSJP/RRfBPozHc4sBNelIJeaZTwpUZIIuArqxaUWumwUQ4C9ud
0XbMy+F0lTiFOQosehxnoByiLQTCAn+YTm0bgWn2awZ4DslOudXMscq7sqIVdrx0BN1Fx81ZVEFK
TkIh5gZbJnBgojclAPldUy0BLoR4/gWqT5QTZgypH+z6D+lJc8HXF7XG6S6gLawwA5yeK3h72Iev
DFY8WVvVrKrMiGc6Y9qrsKMEj/5NM2C2CL5UbyIU7ix6rvgt8dCNVnNhGVGmegChO/KuvWh6koNp
F9lfn5klYC21RmWkFjh3Ttnw4BU+tfzA9HS2S22NGKokHWHn3o4a/LhXLACTkw+9sj58pTLRqEnH
DFPY6BniikPoHmCtcZoBROShRLjZp2retmpArJLvXBf4mQ464ApYdeS36T77ghPJgmBio8DEFAQ7
2mrrtPkl1lIcCy1t7WHWHdrXMo8C5XB7wSAwWLEWGJWHr6HfOsuWxIopD8TrL1Q9javJf5BpPxrV
tEfbCbiT/8bpAHuXiwiV98prh3CLrjKOeqcBlfrZJ6e9gdbzpKpzEEFMKBNw5TnL9U9r7PDkHBjj
UhAdD2qXWgrbxg2ic8QMNu+OfJtT+F22METN9nsB18nGdECRNL1U5SKqsrJZpIdkWMhhI+xzj304
zX6OuozGDUmDWxBQX5Y8I3pQZboN48vbH6qSG2L9954xA8M2abMviY21ndOD2/OObQOXt2q2sD0T
z1rWQ0ESK2hPd4qJWDONfnNVA1axTf2IlntY2T11gMQomdK71oU953vRG2qKpyYvtXtADuqU5nr4
fVttkbbFbPFN3GQU/ZpBgoJiuCcJw7QcQpiWu++tX2P197KDQIazziJZ5zQ97FUFHPVr9w6aC5NS
Cdn+7yc//7HYtoxv/rUemNbVKWOiC+ykARpLNfwlCMf7ZnePk/zNi75yflz8oEX0wKMEPPsw+gGS
EWomEpcmw2jeOLa7Cx+tQ+NLbO5FSDhY0VsjO2sRGljh3NRaPTS5ckrqhwUBfhzLEhabkd5yVCc7
GOAaAvFywNkBhNQ37cBX/0BnczrlMvWnO2Em6KUwynvq7Neks2/18M66Sn8jgC9UvnA5LEzVbNx6
T3CTiZO1lRbuUOa/y7IYqRsSZ8oWRkJJBeQlD/+EiH7H24uyUeufHolAcDVJL6H+lTxScHKvZjue
EE/BtC2GIsm+2h9z5kpuVGeTIzIe6wIX8GtdeURy1EJhPJJ3KCZeyliPZrKz/j302FAo5r5uTgVJ
kvpzUxt+xJaWdALkwu5JXpeHA5/GrA2dmQuaOHvwHnPOYdyaTGxc9aht0JQTt0ey1h9gBNkITb9u
MJpGeaAYrxwKP9QgXk0URoqekdHrcsXCDrWji0lf8i/pZZ0RUASLeF4FKeDfJrFZqnbBOnecfJNP
KA/NZu7khT7KIZ2+eRAeDjCRU7pYuD+RSvKpj8Bk5MGPLd4fUO6kaOWvfce3S6/TLjGMbzR3wnCm
zbq7fYVDCUQEl8O8h9WQ+8nGzpCpfi+ggPr9RGv/X4xJ+9SXtDTO5YX1Dy+9XaR2m/3mUeEoDtHK
qLCOYh9cSTwxTFXawG+BZ9L6lcezYOVzURHHrHee6Rf0gpZEfnqIMJQIsyawknn9wFtzNzteIu6Z
nRtgeIxyyzCIpyU/OQ8iwFs8Ww2LOzgDg/iKhSnEtQB4NyO6NHsKTuXfGIfxeX4cFbukoTT5LTvB
WFdD5UhC/QlfcVoxFD0+lCjQhEmnMVuXgOU21bk931fZL+zKj8UABTO1ecxbWOUgdSNGuMtyetW1
FIvsJw21SmiG0yHl6F2cnyhgiCHC6g7jFNFgF9v6LSQmF5E3zgP9Hxwij1c6pjdGvLwS6tq+23kz
277d/3R1uu9mvFEenA/bDpb8KZHwJljnrqx387HgVc8RLCEppAmN9E6QoCoP0gbmIRglAnyueEG5
r+jRiXtGRARdcuiU0W5R5F5aKv4up0U/m9XCK9yhiHXxniepLWdvIzE/q9b9rvYQd2ang+7HhbKt
H3f/HuF5k++jTmHHLAh853UeyTBDvmhypvvmKv0HOirlwP0okIGW8h009w8ZBtXdnymaC3bnAIGA
1X0n/qaBlX4EbQygeFdb/+UwfRuPra5SelcmSGi9QMtukO6LhdgV9851tbDOynCANC3wLffyrGXr
0feOc0J0ZPGHzq+v4NGgVYEQiDnI56QfyJPDKOQfDPQYjpCx+LSFFqknczp/5DW5p4H6fAvZ8mHl
vWBQoGAzht+2jdGAootDfCtlALqIkQxNdJHsqXJNIq9KtzvK1zD4tujy++x7qiY1ggnlbjeqp8P/
ARtZMi3DfMqvmx1RWlDRa3y/QQI6tQ/evHUJe08ttlUDZfHmCDSJspGHeOxgWrSniFfftY9gDsch
CCGGcVGxdAqCPYbY7MF/mNfD5nXs2kATP/HIMzArxMT1/CSCVzl8WrZsZVsuFPB8VKIwiCTMmqVQ
GXqvB8Egy6tJB51ipWXw9B9Y4gsnteIeem5HG8agXAYhkZHFeZJeJJ1bRs77XFejvWUfpq/0XXiP
NI5yaNUi4+eTiuph6z5Xre3hY/26c8cTg3eEa6nyHYvwNCOLRVLA9fOtVoBpx8O+EGteILPNNSn5
1xv9CNBFwgHLCkC02IgLc/m0b2StzzdB5cL8o9FqgC8YFgNZtJKzWmG5F3AU65M+8Cqg2Q6fhPQ8
W9Vb9yaQ4OCyqAOQbjBNUV149NEnbb34e7GsePRLREepR1X3C4mfYicZIO5+uX8ZlhRnQSgbky7D
JU2RZvoFwi41T75SZ//MpLAcCF4tdoHyGT72vsoBgBql6wWBuBJXBxcN2wWI6kgY2dEqqumTXX9C
iz53qZp5lMZI9XALNulPSe9N86DYpRPYLjZZ0tUFjjMnNZYQII90SuTvWQeOZTtelZR5R6BXVq0S
+rhrF4DUXU9KX+Jyia38vf4toaX4xlrdEmD/cFsHIgeojeVS1tiNRn+obFwLSCo9YVPzBeIeT5Zr
B5XzxPp4pbz8AAd7mBpwTcNthN2GVRS+lUQcsPqRgZ7+CQ43fLhJHgkhIRDfHYi4u6euklSRjL+Y
nx5ZeiRvXe69rDXLWUK1drQKSrvsT7cHj96jwyrrokls0f1J8ILcRNMZ9ZwjiyoqFeolUencHPbA
WtM3p+VZhkL5toOfi8wEcYk2cSxsX2Sj/XKq9CwtU3JBuBLqiEqrpCht234QKye5ZiLut/teZw9S
T+PlHOj9Pf3PUyaGVvjVmdHuMEVG2ojfDDooyHFeXVb3dltbgn6BTObvwIcUXQlUKkazgI13AMTn
vTaDpPEWXbw2tykApEGraLiR+RGALoa1U7/7JMiELZCCLsHM2z64tz/vClFlkaRUKrjcLotW62JQ
TW69nH9d26Tox3u37ht06p7pMVHwpDlXT6k6oVuaQE7CAT/OKcLkTiy3XiIINbSJ4+q/2L65S0A3
ca2fbOdfu4B2X2P66aEHoYlK+fP+enWRRa1kiIl3yjNTTPJdQZW2ozPxxaiYqO3s4q+l0ewC//FE
D/d10Fh6MHIKzBi3MTntd9+eDIiqnF90ljisj371LBXXMiOhYQK3hj67MX3eZ+7juDH2V0z58zko
vH5K3FAV439VQum+wVUoboaZq1WnNL5q+hvb3dXF/A8L/0+bTO1teYXGJ8Fdg9YSPfXTOsiQT6O2
Wy5m1IdkcaO6bT/FMbOXWNxXptgntrwroAkPEYPJ6Jq+31pj/26wV7377GDZ+nsnAx7DVmAJBjXA
XL68g+mni3OTNqoLONsKOPJEKY9/ed8Wgbs3Xb2E/EQxgnfuM6hAnuHgmuvIQCGaJ4MyiWU8rJeu
dHjPXQqgG0RNvDlLIc6NgISjQeKDzc/rYqtXEo8R+/sKnpNHegnkt3nFcW9YfQWpnO3bBkA1/zf3
evHdrxDHdYEkmkeZtpT+Jw/xfrG573Cl+/MeBgmHIKsHc2k09jb4sKz3kzHvmJp7t7bTbANIF24+
7Qy5ChccZTs+0ZgUN/9VRzcy2Ct26zk0K+Fa+4HhQz9+sX3cBVDxCuLtQn8NMfnZN/mEr+IP3Syl
tb1x2xejoVNr8MNosx7WcNQsiHTa7yGGbh0qv4XDtMUAchj0WtwwCfBu8B1GDJzQlZcySSLG7tT5
3PxmWrE7yM64ZSHrN8WSjx0ns9nk7GgQe3bZCkNWXCsrLMuGI9OKphSvX8SOC44/ch9FJP0Ga+Lj
cC1gcSivBjF8FmmFqmqReKIA4iSLWOyHcKpGQp0ZJH9t3LkDuwswj8SiR+V2ywUsqF9cjyjZuoFq
RplVkLuP+HkljHStHalVlNwInA7nZ/1Fwv5iwSbX720ROIlRV8vNZuL+hmODLy+ZTQSiRaW4j1G3
RwGvW7FfbeYX+EB5mfn443z9qeuQTiyzzO6DrAxOOMIg7A/fGfmGhK8cPboTDdIC5EFd1lHNFugt
7XGnLRcWul3mNzJrdTP6TOQdN3NRJybzGBkOi2eoEa2o0zvqXtp9FN9T6yk1mnsDXlj0vcUgBfAq
7oishy8kiTDWv5q+HDNhsBx+C2zscEYRWP1Iehqbe4hOGcrBxsuNpmqx+n+yPWrYidBCKgpyPF3Y
loAc5gGcTuTjeoY+7NpMqhSYopnMgFcxXWsMQ1B2gYOGk4Nk9AdKwtF9d/DSsIxON5uYZ1aSSeTj
+rXYPDkeD5nFuHVhqLq7UvdJ2LVhvDY6GE1Obn1MBQxvHrM6WxEmAoqUZLGL7v6Pv34OJwIbktDu
Vtx4cvXX6V0QWxxbCgnIZ3KrCqxtQEosgEy9jTUZR2671Sv4BCBahlX3EHzPEYcqjKLLBCdb/3BZ
DHjEyT43exrGs4qSAascDRNYIisuoDyM6mJ5/KQJPuSgK3wRoaXyN+jxFgdhXmgSez8qIFpTTAdT
IN7XrZbBX9LTQjT97YM7Y5sUH0JQFafMbZArFbA/0ar0j7J0g70aN8g1ZEVQx60svrwiSb1tCwM+
EE39i7uW5bwBgUTkItwoNb1fYKvPDCi9Wd7UXrLkZC7Xm3DPAwtC9IzlOm8kMNxvQtfC70/gVUD+
VEkEO7PEQErmxhtNWUB1c3PzmZYXLqwRKYyaT1nuRDawTifSGyKnNOOmbU8LukjjrM9aRKgrRIKE
cVFBGQGHLQGkunVThqJh7xXTpScEdMSxoKXSIHdsGpPCKPC99QUBSK83gw4XAo5QYSgWtDuNN3E7
F9Q/pT/NyKfJtKEaBdqQ7DaEdGv1kOW/TniWIKeiQUOkUXTOCYP/B6LzWK0s1k+x9NDRQqLK4azH
AH5CF7eBWxNJREjoW6i3umsVGHqfdqiQ8ibQ2HYPfayNvnJyN6RfEY7tdz/UaCEp2uQvXJNknow2
ka50flHM9uKOGtD0XoNLBJNRZTaTb1/2xBq3bQW7kCzp0nZ9U8jWWs5zH4AXVTVfN55AocOJsS9J
DgvciI1LFLo7XdIs+7d/4ev5TQDsn+95aft1VifEj+Mkh+dtlz6z5uPsdB1QDZX4d0431zJ6wVTI
MIaO08U53sPfEsJYl2YUbA53ZbfXL4096JspZxWX07LnHE+7J0kvEcB6oAwEq1+CMS3FrsOBuDis
VEIFFsTgwe5VbnzwN+JysxLvInVCTiXoCbGQGO/OBaqI8Sie2qWrs7n4/jo+oQSCY7XuRGoJp25F
bjb99n4adFCC8rbNcsGRSOi/e28mT1Ygq4yJ3iCd+pwbSsXInd7bVWRk/EEtq0euvPnwiQuvfDCc
Zrt7ldN+SqoV6mm+XZjHX9Sdibk//1lyY7gZiiWN3C+jen09Z6Ilh9qXu8YjYzfSrLazz8kto0Y/
1nhk1dfV8ifndRzRAYTvbJaOgN2zNayDe50AOTV7zQVqV21Q4eqVuR8fmKzC682fsv/aXe0PjcQ/
x0H05kYyIVijwoXKnBiGJki9X6k/BS+OS+fYGj1GDwDalnFe+eo77pkeqq5+xm+0GWfQyOsj5Blw
e9fKjx+DwPqA8ad3A7WIn+bNcaHY8xGbXZy28IuHz0ipUBeqeD63PwZSa+w7I6oohqiEAu0LYizw
jsO3be9IjLvmtn4mmUtSX1f9iLbEcJ3QTXbQmv6g5q6ZQcbzClRpR2YlFyphOeWVvuLkLuI34i9s
G1yzVOl+3dWKyyOmCgOs0aQoiBIbmfXxPUL/zN2LBHjbxD6FHA/Q4mpkGzFPVw8B056/wC2wQ+09
tiHW2PqR9tqeT2KVlM9S9hMGAAIQWW/pnuNI7HDWoQtWiVAMydDzqD0VR6RLr+GX+CtiFKql/pon
IDgk6a/dZuhMcZrwvTsJJPmSJxEvCRud1lnUt/EkBPAYRDQ3xQ2pTijOwjxSLPV5xYRJiHk/rN6p
DD48BJVLfrGI8x4yj5zFtd4K04aGwwVxqaNOYSC2oDuDIGKFNMUwX49ZtJJLoXDMSNXcdEBKlGqW
zq5fm9fMjwUEpLisTAtnEt+Cql2anizYC3y7SNJus3S8j11pLmfxEXugGJNE/2iDtxfvghIkZmLN
KFpgRccornHCBKYwPTAk51PggAwoBPDPqokrGFJbg2Sb0RKWhlP7/b2m5f84ZGve+AkZtYst7AHv
MnWp0GlPE/EtummhuDrNnsDdWCEz674c8h5UBjb5ALtku5UDd8EtWSG9e95r3VP0v/SJPAfVq4xX
RWELWcNcpTGwHI8HTCIWCbPAW+x3+I58sl1wbkdqAHKz5CEpoSfQHxJTfr6HDUmk8BzKajBPUotQ
qfSPMNGwL63IMI6mHei75kYvaihooh69zafN2Gy4Ukqa7vDZKoc7OxGXlfzWYyOZlIC1fUz5IfSH
p6aqEtFzp7D4Nfe9BTb2sP4He3OCwP/BoWPp8ff/2U6tdRYbDQa8ykv49g7JRqE77j2qyo+b2E/1
S+JQuOemSFnlWuwWlusvT98ezomQLvcKXl80yTbmXX6vzOo3Q5LZHL3YCCwGwo57HefdnlpgvlJk
I7yBy3iCRqkK/wRTOKyXirr2/Oi5GLdpBSiSGsbh+zxID2lxjVkpRCeChWYk2z0t6YhH2vzYAg8M
yH8jt3ROcHvGchQHC5T9BuahfbWBxfHuCrXk/2uKscutjR9tLwVxYgq6YVEdM0cNI6JLS86ntdK2
hbWb5v4CSzCf9Xgp1VhKK4ObLeCcF2LW6Dme8Yvly6Itu/y9FbNyS2NmVneluieiiFnWNfHp3JZN
8VpX+7bIWGF56ukIabYia7V9CM0QVEXwl5Ws6/tPcHIs3APMe/Wx3pDtBm2AsQpNhvviFW1ahclQ
mcqQ89myTRcVBnFgAf06UGAaK9kf+RWVycyyw7625JEyqXchC/r6JvTZ0RXDw1k/eb3X36I0O0MD
Im7p6l3BfygnJIXs2MHMZJqumY7Ud2+OovejCK6pwHZAxrngCCpz0tqn4XVP0AmHElFNy5j+7vhF
BICStvWx3kccR8Q5qFFpCjji6q78kMAq7x031JczX2Zq2cvCQT+b+Pj72n94wAa2UsEHGHKiEOFt
3vfKujDwcAedDEO+tA6w1SOdWO/AN6tjVG641sAfl5zEDW7VMhFSqGk6P+cxQY4q3v3kVswwp/gu
MH2BCr8X24SkZaH8csbXs23NaMACW03SAzdN74vH5xNXrjyZyEs9LYU8bi18NnWutBUt8UXRfk3L
99e130YbV0MEU3KsP+YQKsfzIdaeUna7/3xO+0LFNe78eM17G9XWsSDAhkDP4Sz9mfLWeFBrcde4
s2vpzwoZk8+DWMs/zx859gzh7fa8WSe9dHWsYl0yBbiJHT6xtvV5NRHqg13YkGBxUrANdufKL696
v3isxnWcng5Gk/VBvHf3zi4m8atebNr0yJMFVdEBfmy0AFC8jEKWWydCUB6n2aCii/LaSSoDYpLn
LwIZF6/D56ZqpGUmK2sE1tuLEK/6yOSd2PRTsztA4Teq7Bf2R5olpFQsdNiT621jZ5OqHXSDbnYG
JWIGAnUZPUKzPfOZ9vNpsxV1yJWDdQRZwJGD4qxdHGB6WBQFkwGsoZ1IExuxnk2MiKAGM5cTF/Ug
D/UTSfedbJyuIMgIqldKZVWTKbj9QHv76UNqyGWoEFqDyRAWBH+KLzCOnNGu8gcYFFcSGofWR6ff
/7iastm309V3u+vU4/pTrtXeoByDUS1DMAWiyf3JLWcHAz6gYiwmVcvhwIpQRN1SFpMKmJ2mCv/M
V8LhMF6zQH/32pTY+yUbcOjJ2TzYnGlc2rqy+lZ1D7xOfxKGhVQjPPGc5Mc1XqPSeAIQ6BOaPKT5
e6G8Z5UKHd/ckLonrN4crU6ziRwLPDBmRlwo3fIxJV+fOj3a41actTLwOaxEPbJQAg9C7Kk96N+h
1eDZxWOYhcHYJ0cntEuSukmcMzlTr9ySR3WBIMkDhBxYb9qGdr9ns+aI+4cu5ZSmBN8AhH/0gT+K
Rcf2XaXt0IipLMoIPmpdxsXHckX3ybrbQfUpKlq+tIW3T/e1beLNPmRPD9B4b7Hulwp9oKUkNQFB
NKMOhBkQgZkOObEtY0BNPl/zGR8N3Z484B+A0IsHblBxoP3h5gTkzMn4qb3PSj8UDlWyx3Nm9EN2
jVdCgaDwxQyGjYZKEIm6oweG05cg/GYJjO0g66sSdInDB5XaICfjLQN/jmm3O/7ptqU0cswawWNw
SWDrxmoj/LTv0/RetHW1KQY783BIZjF6J/jGvcL/ipSqGRY6OVIg8mgIjJLLoU1CrpqYtfMA3xmv
/Q8DgvmM0v3pjklDpm+xp9QO1FlSuHP0eiG/FspuBM725b1pCLorMKcdEhN0pUBvMx+UNXaSZwkF
B1BYkjLydvyt6XIHrt01u3XWo12/JRWJ7DipyA20IjxE36SOKNcO5QNL2Pnu22Qh+RhrMSFVU52p
ykbPt3FiZp6pxf2Q0hZ4IL89iTK4KlIDe4inbTS0WhZpNegxjBfaIZIn/knrU98Nu8EeaURyHtv1
w5QV1bTGQK8t/Jox1MpBln1iHZGCBvHM9E2NdbZGuLlglFebKktgYdG6XvoXJhQPfaKt2VG52Myo
z6FLvg/nm2n/byNiRBcaoxh6HREmoTuetBPuqQ9xKS66Pz8q3XL8CqZP0ADZPSXlJzWoklnemejn
BMsdK5OgmyVVcJ5VVtb+YITJ0rzQvfA4O3hEIlycyaXEe51fHjhxIYZ1Cxjmq3yYjO6Pq2H364Oo
WyP5+9TkzNyDw7UYn3mRQkS8D/2m4MYFZyT4RsTQqLcCB/19npXuxWcYFOx/OKJXRDWEGxFg2H9F
3IjMaIXK2PgmJewhKfE06awAZsTF01jka1gVju25j/gGJIkB7QZuyV0feaRmleiadXxwSc2Z4ICp
9K+MwDwpabJ+sTEbuybjxBK2h/mO/GBXu31/CldljBpB5CFT48Or7Cc8N7DYnyOfpUCEG86tCgmf
BaJrrfncpzlzzdwWGHp0rGx6RvBWFJyb8qo66fzjzrazYglSWFzUjaQ88PXCxvWJFuX0FCDtXc7J
Y60qE6nESimm7+Kx2MgdQu00bHAyNz88YQ+lv4Xh7y5Szmeiki5kb4Tl4N6HmG/wVjIQ6tnL/U+J
Arp5AZqWdjUyf1xFHtiCwBTgAt54Naa4zA/bVh/rmby8MFptNMWAuQCtijmv0V8GltyltliygEy1
iAtqOsjnZB11BOhpF/XP76oDmNWmDZRDZ7lqtxNF5guCZT/2+c3NRHSCc7y7yUYmFeEIMqROrmhN
6gLzDbntrgK/5b1H+8qrm6wEIHw9tbWWLIWpd9H14baSAm86wVp3btzmhSi72URAU1urDJAo2lne
jhOIJ6yHtNOSqLNXxGI7S0Mi/2StlSsekECNrmv0t7YbaobpL3IngnhEoVrVpqUviOiuEqJ/nDo9
itLbboSWbftGg5yYpV+FcTrPlrlZqEkuDVJqK48y74Tr6hBkG/7Ytw/qmIh7NRspsaVfkMfwVtsz
gwKJSejbsISCkJt4uL+Hs9S9DfS1T6ZasvXDXFW0PclDyx2WiGfka+Eey0hjIaysZeSBabXSkaH0
HJwfS5H+M+dWPHQqoXqHEMPrcILxQ+egaLzADUP2Bkn0HVvSLRn2OPbZ79asKnb5yvop6k3M4RlO
Pwhuolb0KJN1thUsteFcJLUlSKKGpZylQSiRgIB0FOi2ltaWmHMq64eShyZ/AWazKfX/6/XPqzXb
oBhuO0TOn98uQL2FfUejeRY+oTa4bEwHG60+iIww99QSXFHyIV5gSpIHb8YwP7kRfbs7+8dDOUJ0
jH4WB5NP3X8GDSxKUnMER1jfV/cSvY6MpthAIgJTkeQDtFOH21z2F/i1IecWNQTahF2xnUNt89hq
DfZW3pZGnctvsyFcjIuh9v1clHmCp/GZdqLb9rZlsxC2WnZG6/RuweCSPmym3ofv5eRnRvH5zBcq
JX9xAYwP/BUMST5BVSxr24GmUTKtQpvhftrIWmGpJCarLdeBHtSuB5Xl93W9va2LwP8S4UJDoj+w
XJox8dvlA66rziTN4WYnSxetwvBt+1FHmmplQGAP4vyaAzT0ncvjJqFYal+ig+dldkJUdODmIRGq
GL717xTPN9BMk8v83Q7sz5uFDYzZNzLsC3Lzmlqkf4mmK8Nh9HzjpucGL5CgAoGGgOCDaCuCMW1D
kmuTwpjIa2UwMPIHVCI5N4FdMZ2pFTPeNBBtlWcDO0BZ29/oh9ZAagep4qpWHdLR42U6S8lLQBWu
HGXkLRNU4AAJr733fJkXqp2y41AMCTlbX836TvrnfcTuNUljVXez9L+puO8MnVImYO+XkaGYsD9G
UifzNrqu191m15MgTRqMHYB6beILwTU0sn36m2Xxr4v0BLwqK7HOSEiqoBKwcI4KngH8pDJU68Up
n5IAf0MWHFpTc7B1sd6zPF/oxsfNW0LCgQtp9SIf3Xc4vIA79Kvs35fjsEl++KBFmMujTtSX4LYG
0Kw4l5SDck4exW10NvzemKiZM4Hhmkdd1nwi/Btj/VVqpIf0LVguQvZzGdDabO2PoImyM6pRJ5jW
f4QrcgZV8uBqd7Hvn+1jdt9mY5tBsS7G9h5aeXdBVFjpGEyv7+gfoZz8EkINeGKfhFr4NKDnvTtE
uQ4BMbgml/vX2XBqPALm4pp43KipDF4CLgzLP9Uqp6a6Adaexf7GuVS8KZ4aMjGSsTG1CHEezq4x
SjiN0zbGF+EoLtCRlnHxg0Pw1ZIj2fTPhVtsqjiR/dELBKN2OsAtoaFKboaUScHu1nmr4U037beO
tyD7+YwQw4re+teGIy2Hgz5imABsE4W++UqeMSGBxyTQuFRgN0WM0RUFG/nzRVBCgxjZiK8vliDO
IyxRxCO5MbsUcxW8H3U0tWaaPojZhdSmGkVG7qWqR0dJRgKimNRIUAlkcX9Dn7BXgf2DQYTcFw8G
aHEjPTfBgvMQCuiNXPApsaBQj7Eulse2gl12mGE7Ag/9p7Qnx4vyLp4w2nNfwOJViUi/dT779h8m
ADGy1l0WKldLJZhyR1Qr0kABEBIVjtZIhvDIguHimSSfj9mmJC8HUVnrbm3dsmHQ9D0gatg1g1Ff
0GCOk1URCduWAqbTY3Qro2rv0dKT1y6Ma1MBqzKOD2UYpmI+0OeDwIVFnYIil8/ldc74BmJnsvYp
igLLHxd8P1WRxL6EH35P1ZQZX8gJiMaHT3tpgxeSAhIjNXXRl+0hDf3v9BA6xXeOne5/6LJHp95G
wmWL6CUBLSddL+g8DovyPVugIuWS9PKCIqKeNg39Mc44wPm7/D0KrxYxIA8urh6lLqw1d7njICCZ
+7FJOT9zLmBzlKYfePPY13UMnbguYdmlj7iZvlX9cOyvOWiPgsbpA7BjZBdtc7zL6jyRxC2q8JZ4
mlhoNCRuHNqV7rQsZUliKGep6jw3aGXl63IU7stoRzbF/gkiFiHCUvRAlqPacC6K2wqp4Tp2AhDV
sVjv9nXKUse9uGbWc3tUgYhZdkSSy1MfnlE9LuzJ9n+efiAISP3Uwr6Gg1qsgaw09rL8RwR7nqOP
PeM5eC+b0BaQuIfPuYc6Ma/MqCBhesPdQspfdpAp95IHkC6JX+zJyVVai2dChS62qjbdoXmaDTz4
BeECAoU1ixE23LL3iFAuO4TnHRM4oPESZ2RiS+wU0bcgtMtpcSn5KFwOgf3Io9CWq8EFi0pIfmF3
peYq+Cm6Gj0N7NIIGLuHKgZiOL8gKfsCAUCZqFI5paxY/qxnfhdNYvh0TdgkQwLTriCBGPrzs5i5
qB5w/84qS+3weQUGn3Ll1/bq7chh5//TJSwIFl5qf5HiMa0jtuNkLFydVOnDbrOaBJcUpSi+Hioe
IjPC5Bsj8icUDkodgVDZmpKW7Tp7gnJdezCpQdeH43Cz4Vl+g4uDJ3Euw0AsJwJ04Rhk83wcd/3/
Vx6pZNkql0grnURHS8lLhbJmH7eLEkNBgAg5oQpd7yHBcl7A6wjM3SmFfGwo19/v//r6IfxGfmpT
lCLr1G34PBnkHSH9tuFAzqIhxN3iM9DhpPMxW/yRr6MCHaIvTG1ii+e/y2vjUPUQtejuOcsK9Moi
7reCQMF2wm7tJAq4EmOGePkeLvd2OMUSYG0jZSxsQ2z6CgH7IVdZ+ejZU40hQ4TqcyXg0zWP7Vc7
MDZ18cFTp3r56fiNikk/in1J86HpwMCaX1Zh6/xJxODbfe6avO65SiKMNnc6iJkpsmz4xUCANRfe
tFF55ny4waL0oRY5DTrurOGmubn3tAaHwuiU4RZvPdms6cqSPiLR2pbhOst7OVY98F2qbGipBO1i
ZHQ+LS6Bw82KhiP6Iqfa1fcFA3aug2mzwu7DuKOR3buyLhHGxbPQEK1yYNSl2ITu84gP13A3+cQe
m3lnEHC2xPDfAtHBDlIQ8+VtUYfveDYdGzp4VPg70QkdEdkwOVY9JtJczR1utskO3KATp+5/Gt5x
bRHlWKbgAw/3zbJvlHpMdUgBrwNqbe1VUryvOQE8lo3zy3VAa3T8Z579DWCRUPBrWR9/gnHAIob5
inJmOyRr9Cm1SN6tCBzAryFNGMktmVP60OyEtCKkcyHOcT8I+qeHlwD3gLV8ccJKVuocDtkI+ca8
S+je95+DX6DhtIoIANRVC1gVqDw8oEH/lkVwo49fVUM3Xcf8Bom9UvjJ7xcjhNrXtxsD9qS+81wP
hQbXqgDuXCsL4DKRtJlqXzZEM2YUJjyCVo/lFCsSp0V4xRU7oxaXfyiKmW7nHAqjIGL+WMEQfFqg
w6zNk+giTl5LWLDrbKlSfFS6tPMaf+ZZlWwjkPLshXnuzBZ5IbjoHKlZt4ppF7e8o4iavwvp9jIl
XERWJfrjFZevlFf4ZydpB0pS8nKDYpNGqhLZtGGD2KGKl6jk/EwMUI0jUvwjJi8ygSS7Cy4OR1gr
OKTkq2A56wdrf2Gg30X8CQkAC3R+6ZZJEwCREamkETWbVbVYxbtNCu64jJY+FZG1XoVWProaTrZ8
ulUsFA6dlErNKnUYRwprEhWL1fKcrM2D8EwbxZTLfoXWxpD6t2RmZxz9zFigVxM7quJ2SlwwtZpo
SD12aVPjvAtsun0ynBIi/DEpni8cOWml+zsmTvJmYYHaiMtb8+XF37N8yhH/MDtO8fy2w3p5p8cs
5cxC1an6qt6TWtxZbv0cJtVe1R4Ws20ktALF2ZrDZrTChQTgawV2+fdYuiK0cfTeXHTV9hahLSl5
P6gxv/g8M5VrKMXpP/07UdXJY6wHUpv3Khu3M2FlN5LqNbDBxsQVrp46gDQ65bT9PaTJ40QlxMOH
TRJIvQFU37OSwzUl4yWCu2bh0jsMsy2vd4HnSfAY8CcfiuVUFOH/+qBssNh7hl+prVZdTtsh4pVW
vVOuC5qa+C52EsjzuWCd8cMOTGPq1pidwuwwMUTHqoQCZ0TKLALd4jgKFgE+tGe1Xz/LJM7F0JN9
F3XEb4NNjacuNiXN2TQzgUgW/dgXJVMhl7w0Q6txpIrU5QIah+i8Zt5MbcCpUyxSo56zlyAFZImE
iUrg8lGSpQsfWmvfUnZq4dmlKvEHWd4LmblwSj+SIbff07Z5mZ67toi7mhXFRxw3LlyRBwAJ5HuJ
ORKbNIgTgyqmrTbtbm7flT6FwpaqhrjlUgEkrOHn3A9qEhgvF2of8zrRpW0xCr8zXKgCK/aBiD/o
qcms3ZynMgZY4M39mcz9I88zHT+dref/BsQRl+PbRg+3LON3quOwXLTBd2ayWnYAsBQIBLfw6zS8
RW9lmVfRhmUC2gTdbME5JO4oVI40ocLbYd6z8Ytaj6zLrMBK74ZdBKbTB6kr9ewo8T/Sb2XSUmGV
Vab0cDWCGPLnvc/ZejQtYraOoJtqzzH4vz85sj0n1mKR+3P8K4BFJNFoiV5lZBdvbIgBlPC+OIm4
MFg9fyqusJdtGQuviHGcCIjI1M0ZOVbJHBzos+jL9k7t3UXY+ZmylWDLfgrB5K3mvZzoh3UwYZfJ
4BpRB1GraIaaxOYn0sB0ICNYrf/3uP/asOyWyHwBQM1Fdv1Ru9K/k3dbKwNnP6B0FYHSg+O6YJ0a
hIHZfR5W4gvoFC9D0aoZrdIM9EXyBE4QvF5+BJUMLb4fOIvZ7R47JITbNJSTyuZx9MEun4TMYYr0
XDrn3NJN2CB6ezfpXEOyiLjcv2g2JM1fX5WTBNXt2EjSfqYoPDYH3nPSgesmBgClb+HSQYwEC5zp
Qh2fHnqW4mv2BvWE0MOJDlR/P0ks3WFOR7lH5RH8fRQkLmNH19sz4mSD+5WyHl0zmOt16b8dkVFs
YsQI+kRgwCZKHkF413nQYEL7Qlam2lEnB1XvV+aiw4PdEamzE+QwIsJb9lUuSgHsCgJbMsdmTRPH
oi5cim/hcThmIaMapdyQKg+mnB2nvpwlRBBZZIcm1btthkJ0n9/sp3afhjEepRhjEPxHha3/xPuJ
0P9MpKy3hSSa7EP4DvQ3JGNeh0WLAaVWB6yR/KFjBm9XC5uedMFLLyOkDW1SkBLfpC5ywBGzC6/c
Gy4xJ6DYVceYcl9XIO9eyT05JnGBQlkmlAJiDftpmvVwyjRksYNOQfFoWuV9Ge25NPihutjSyaG7
5t7qThyKs41L7vwjfBztVziMPJ16utDik6VAC3yqo/MoCqKSTOHnfBqkRf3PkTE+oPVo6FUMavGQ
jpIw4JbrMFW5qrtEROlD41f6ZzxKuSDpalo2qDLzljttn8e/5/hDk5JFgwCVXptiY5hyFseczfWM
fTQedHXHrZQyoH3HBTBuOt51VyUtZ5R2PS1+DI1phpORsFmXwjjdO1C8rqme3bfw9chera9XsZSX
YU901iVfXZaoM5qe1+/KiE4rDyfhHuUZ581SBYc5V1KB3TJWaTcrw+uUblMH2EMosfl/3ZHMN+uH
MvqIpmW9m9PENctd/Vpibmwi4RHzqvWCzTFl/NrdaRXzrXuLdt8SFFKa+TGhS8No/HqPdKTVy+tS
9erUPa8X6kl9v09bywNSgbE2tgDwSQgU+gvm+bbwp+JrLWLlAkjNJpgyFdttetPGAv8cU+tD2oH9
KB7rhkuLxZN7l6vJf23ZHyMNhyPN7LZDbj/9qnOT4dvBmWyEK1qEGXUP3J0wQM30QAi/Nqh++9sO
7p6PLdrlPkxcg2aYJcO1ARpXDMv5qY/LPvWosp5DIj9B3xcainwXyOhS63Jl9JPXrWDwzG1CoMnp
2zdTJ2kAmsvdvbr+IbguYFjZ6Fg5LH4nSj7e6NXz5lWBjFi6UqwKoQRknx2EM6857CW6iRyVDAuq
juLA34JMbB5nf55kig6KEJdjdZ37lEU7KZH94l53jgzSzeZGPkM42F07jDMNA4O1pETC5l4Rinn/
MWSvkYN5EziWeqkZNN9sHvBcFlEy85rZF8i5EGl7fyxtJoU2rGcJavJ0UBM/qGCsJPMMekYVtqBA
eZAb7Gae5Bm1B3ZZO3ie1rNnU+UaPXt46hy7/HssLtUmXPcDzlQc7jcyatkyDR9NorxgNpHVH2K3
eio7wy0wNbbWhiZgg0YDR0bUJgcJwHNuQmdy/Otdg/V20WiehqjCkELvrhlRTUcJn8F8OnI1tr3k
ZTu3ZtwdC6D+RVBldM+DmwzS88XapRJPXfOqytTfWj1kyThF2lMI+hBwSb9+tJYPLexfKPVS9n8q
5VaNWPOGgT16PfSLuNd0C+m0spLNvB3A7umeKGnC18k0VcUieoy0b62W+WUCJjXb8MPv6oqDfecb
eJbRAxsCL7u3zJuPibeGiiqpE0DiiSLNTdtU/tNZ5n1FV94Udt97eEh4MQGO3O6szKtfJmQHoG5P
TuMG3WsLl9KUmeqeDAc0sF4qZ6hDkS2lZgjU17QLDqsndTeyhegMs4kzSYLmt3If/66Ptym9qoe2
kNuz53cCasL3io1uWallANu61sida0CRgqqYCsVCFEo6m4nvIkX41KzG1eT9PyT7eCF93EiCLy8I
H0at+Z1gmD3IGr9qgttqhMI+ggKq6brHcEGpwcdlSIieXCqltIDFkD4ObKtVO0ztsf5X0G1wvibE
SHasMVPxG5wAihL/LszDSRE5j840r/+fPzy8UiXcnc0DHKze06T+FFJTZsZXwE/8Fy7eNxxTzRp+
WXR8VEwIw74hV12ACMs0N7I6VwAEQhKzQ5BH49ziJAOwzFtFrhN4YkdtcZ+sz+9pXXiZlX/69Fwo
t2Z/FfLYQV5P1ijj+fQYtYM6aH8sbcpaxMHXFuZtKIc0HVu9UA8RM9rYcUaUWLjsDxBPoPFbwOQv
XS35vIrW1tyLFSctWp9dctWWDEM7fIElo066P9Cbdi/u7RtgIQx7WmuSX81brm9LnasbXQTWQrJs
1zUKqeKKCuSNYCX8zQ47wTARPxTQ1EBwkTXcBym9WQ/SlaRT0lSBEDoLL9qxVMxcho7MjD3ceCt7
i/8wNMYeGVxbKwNPv9wSCWEhCh+Qzaisha50pVyRb3ywMKi4+W21XWb0U2OnflGFR1bXrrZzohhu
R4EiIk2nF9rJNgYDL2pVAENXMwCdQKkpUPFIkJjAbFmSMCjUJrqoOHFlN0vETfXzqxsVT3VtGkIE
mqme/A8jd7FbsXDqwdbOQuyNcz343nOBcrpulzUK6HHDhVBVmRyMIFV7BMqXgJUsiXRHcacObBR3
dmjSiAUH2gpJF/Hsj5Sno1XuzFbRO6/I8ZLdcNH80G6HJftCVK9SU5/mSPdN9I9tWHacTmKafUNo
2/NYyQQ+uEnIze3YesYPKkqycrVeVnB6Mx2Txb0aAahiJbjUtErGLwsG0lkhOlyiikQGFxBQblqK
d+dGwXdEb5unV0SB9VtLzjoMbKjVN5/I2qp2YoXNikFF+jRpDGRZOI8C5ODgpeXzOWWZnOrJ9Mdy
XcVqNWbFcacwe9TP5SjT2NxLKjcjmWKGVf53u1PKLej5SWpj8/VcRfp38ZQN9mm7sPECMcbF1gi5
CR/iLi8hg/ErDeco4huqKLuipnKRqt/rzFSGb3hixw3iyzDOIjx9D+7cZFccSA/0l6nh2iGS7M2v
v955Jx0ouIAl8Fh/OkrKuOd5rgASZXkCZxtGl75xy3bXaNQIeR6CVOWEocs+xWk/eMexxgjtSA9A
1hHHp6kid15IHEuOF6pGE0W1BlbLOguKNfvz3VbRKH4BZll/758psqTePz2kN6X58EYu3NRcL/UG
SZiahc4DfieSxGm/6Y2sWm3QzCohvmGWmzLZp2JCZT2GHxqfhb6bOMC3Eh8dYpwwG/VWrIVx4aS8
8d4k/PqTAGqdknpo5N1XSk3DzBqVQ11Gjqe5VFV+oCue9GcHrK9P3k6QKF8kN4VAMhTK2Gul1kKI
IyB7YZz2InsRlRtwgoNEjz29l9xiNBEWySppz6xAM5UquJ+LxzqbdEgeP8aeVB1FONqzGRMWvEFd
r/Dj6jB6lhzJXvTRYrbumGRSCM65zSPoestq1ZlAmLi31oM9ChN5WqnnHPT/oIXQKQ/q9CdWMVeg
8vzi7nqgpJueDgeeLdmo9k2aX3SrCkXoowV4wD2EfYuewNwqdFEBZwvWfGtT4Co4XENbXfmuAwnn
Cr72CRnCHUxEywrAnSG0uK7Yg8dy1kX2WVNHJOdlosCKyuGE4aG0QiygEHYjQrzATZ1Sq8jm++jW
1AUFR0Bp9zGM2GfxjrMP4583hk/5WnbWaoHHfMpSrSVlZRM5uz7SNOzH2U67TFBxcX5QFzKyax5z
iR+7q5smZvKDU/jv0L7gKbcVfh+fH0h9IqgI5tBvuBSD4upTKPQgdYrJH+UT/NhlPoaYki7uoZIK
uRVZqikmFDG0ntoN2gu65hQ2C1MXKieXYVCeltZ11R3U8fyIfSYxySBa8746MToZipRW+f7FR0Pf
dhm4NkXTDQnY3DlwSOZ8gaXZhSv69H55f31T8dte0DhyJIpH2xO1CNt6az21sR7yGc/qjdQN2PDv
noH+dgcn3i4Ys2k7h7+WFmdC7hINF0+CbShzv8dmkFv3a2T2LBbk/e8Gy0+0rn8itXuhK+nQoe9u
LAbU7V2Y0f/6KbvfyDlZLir7prlN3l3lg62SO7PH63f+E+2MFE2HKHkyeIPW/dpBR1y+JAvgEvPM
2QNkNR1O5bwEpSSJ0cz+VOvvlI8221jxgED4Hkkw7LrUAyj0cyZ2vSLJfW8LPGHYfQWIciakFVfI
CLhets7ccWBNoH/Wky+0PF4rgXk74Vkr+kcqnbDx7TXXKKX3+M03NlBo+JwR9cAj80rK4pefBtW1
GPhIgL7ryEIe2YcuYlsNuB+WGkvhvmmfvcu4eZFHQx/j2KOPZAZeihCzM451S5Jg3pL3WS4l5vQG
n25MrCSBV49a6gr9JvXEwKQ1YZJ7G/uzEjw9hQR7jWBz1ci9+V/7YjRJ8jqCrUn2EBECTr4ED9zh
75tM8YDymEYvhkGOCObg1J9nz8Ae0QfkdAY3FJ13DkijRLWtAAViCaPC1hAas2bcIZKUR+45O4I0
Bkvx+Fx6yHoXtofP+gsMoFOKUyLnRjO7s4RKdk+swi1Na/eDZ+oQN7MlUJWE1isPN+4A9rUesHaK
VbNlCbPbojnsVLcdpWLvP44LKb7jMLf24mNR9mzIGHtBCmCqBDZDirK9+ZTcq2gZObLKLMP9Hhf+
ZiA/Ck0eig+2haEb7I4Af/m+x8F2vvU01REIIsE+iHLaSDaN7rSjk30N+6ARJc34gZdPBsYmQR4p
4g2uzyp53vGh/1u8rpqm/KTBUXraIO/eIAtFvnZ+bnXbzGoc3lrRa8WBAFk6lH6pii/0xej0grsZ
tRb7LDoDd+RC+5IJ1GNJei08TeetNd4j7nGs9x+lJ3scls7tLta9sJMdL6KNMRb7bLS8QLei5Sec
6yfXULmXJ+0c26CAkD8LE2UeKFk7xIfq2/qzgshlLxkB6dNtiV4fR2UWqAPX3642vpFLbJWU0uOf
djnfxR3fDyFQDvm0nnAvvTpq99AdQWt9xonU4N17gI3ZFtC7ZKyOPH1aNmxW7ztMyuo6Yc2Wf/Oi
q6vCheCetpgBgL8tgn5YuYtJebuJ+TfAMw8lKLRMzgeN73V6xEhtRIgPPkF3uuUqAj5B1KYYVT2g
74F2I3WQ3kSriHxdM6Gv9gfxx9vXvNxKDSpReraiyEZLruRJMygwUWVL5IUXNDmBtpNxM3Mvnfs5
APvERfgEXyEv5SqwHazdOciEZaYzmvdfK+44Vry4A7CcIQq8n480S88AS5Mgi9CwXaWjAf1Ucjjk
9D49th5ozdTQSOr07L1gG9Z41uvFGsjGZx5XgScQ7fHvv6LtDAgDBtAm7KaHb+k2ff4n83mdOXNC
nWO27Ud/FHHXtDaCNvZt8126zCgwXiGV7i4H9hrc5n8/nY9B/CAUBAzpKSz5qbYaQadroJ8ShTvy
AWxLDMCJM9D9zyyh0ohx1a5KFuru9m3Egxd6JleX98WY32rpI9rprOd67AwvnDh/lPt9kobCg14U
4RMG1XhfIfowThCN7eFarh+UWQZc+j+0C96r2tlsHMOKNBJG0Bv7U5TewiKwnAix20OayOOG1YLu
+ln6NHlMmoEJFIQvoUp0WP5x2d6zIrlmpRIa+Yr4juelmeEvOW4K/Vh7cvUT+KCL93MF6XhLBi7/
oSiHLjcgLdJLqH+ghHP7VOgv6noeaKN6fTRE/cKLKHGSJ2wa0npYMxGcKYDA3C40mYtwq2sAiu5h
D6s7RypYAsEWUP9fGdVi6GZtmHlKVmBAeQzhkCRtmDZ75nhbpgDo9HfCov592AWR2u2c5oFIMFxD
BSK18EwHl2D1KFmtadz37AobjcCjpyMjauEsT1vPmpAZI20JSP4Aw7AVAvPU9A8oBNlDM0aWlTPQ
iFgcLWv+kYkrLTwVa5uWBaugzEmZUuvDLX34KQcvzUswp/WidR0w8hWQIEkBZ5KkkZZnCTqct5El
7fjQi5NC/kdfxRom5sAJpF6qIeoHY9kDsjoTqh9EsOFWR3UP+y6myCPsty/YSfEbBia8RwUl6Q70
bky4snIEcF9ktu6ORCt1W/YsVPDBylya1iYBgMSoKnVDYRR0n3bXiEN89SAkfcEisrCJv+657szA
EHfs7Tqt6zuPmUZ5fLi8Ppx27Ro/QxPxgbC3zptye3Ern8S8il4MwrBMomPFox1h/RmATxtpa+2r
13zumSyR9A7FgKJG5C09ww62DCQA4qIn7bl6binHbu1aw1RYEUrkW3oE2dUZmRsJbvw9pIQOsUwS
NcwjPAgsRyLe3qE2SPrhpPPbTRc4VuQIUkJfItsCvqoHfTlt/aM+tyPXDVDG3NkUpMYSpPKCUgMw
nKBsNIkY/j+me200/sodIZl0Ji7Xsqct01ZzcVoJ3E1UvHpunZ9UIIcSSZTzpak82PjdBRuNiJfM
zW5Mc9jnzoWZth3MNOPDalL+BUG7/OUfl+fet1PdLy2J4chCWyPunzgpiQdan7GzTMWzAUv+1DV1
CDQbTx8YyU4i/gsrzkx/Dl3oVBGs5LCIN/D5jW4NSHOIljmuDkHvl8vkjIvebjmlqrV1NUde+/8o
YmyF41TytTshA6XJtiEXQvAmYUkSi2gbigkbSh+AzIjl5I5413TTm3kj4Mvs3YacvgPC5Osd4gSY
Nmpm7vOBw7H5FTCpZACGAndN9xYomyyEVOoEkZfat1fCOVUjnrk3dkn/C4rvynVJA+F5qYNqIcYr
vzAMcT3pDVBNu003xtgkSM6SL2KBECfw200DjLI6CNGCnQ4yE0cKqHuKpdOiVRZ09Skv026TktXH
DBmj30QY5TU6SFu5R+v2aCv20065cT7GxxQUEzff/ozZdSlq0lC/NMF9/vV9ZbORZZOEOkeeOhtK
DujQ145we+qXCmFTZPn//z+a6dsVb5IaGujJcUkG+Mgq2LbANLvMH09134gp4uFWeHCBZFNp1oAt
BYroH1MPQYjcbAhem0FPTSKuVkc6sLK8w9DDnKqZlwHIEoI91Hwg1otQF2RQyEZqtxse0jEBNscN
xdCN0kAZIkvbkHnt/Pl4W28EJwAT5Frq8EJ48psKfuvFsgvCJxioV7LIpCeCnDX7u+lmP9mDh2+1
IFrak364awApd23whuvtPSCH/uAqJ4+xppygHBgQT/F2tMNOS2g8GCFSpbDabSXojVUPCc4iZkYX
SVP48GYpZSYu2ulGLIob5u4wRFHqPOVCZ/LZFnrUkMB5+PGhFJc4yTLXPCNigLBy8xgpZ6TMJrgJ
ZTDDxlVS97SLb8sOvW64DyRcZ+Ski3o51dpwECsc5wdiJEprDEKssE4Zs9M3wwHVEr4FOY1s7juE
MHa+qrRmHqFJHm3QvBXrJChC8US6tYO1kyR0u18VZIzaSX+uYAuQ4dZeAeNahvTPbzH2ju/8yRa1
pMeB8HGKoTvJimLVdodcZlRrFqcSa3aoXMqGHDMfl6wuhgoOQ562BG973jys/udS4rMVc7yp9Obc
7iP/Rewj+NuA2eSTYIPVfQ769o7tu1S8Zdcc8YatcKcEDG3p73uV4zEq0scRSvnh42si1rKzdnlX
1AiZAw//E960NtvBzSjXH6623lCca+ALpPSUmiKBLPrhlLzcXxzPzPy9lq7sT2L6f9bKm2VJ3JW4
99ow1PDLNWVxdteQQDsIEjkuyU8LMfNZFH1FS24mYTZbZegzuYpX0KHkZpJfYx4pcVlG1RSwpjt6
hn6OeT5jwIgwcpfq6YK+Q6sOKRpLL23DGLpdVKYfJMLyS9DhxpOMhKqETnWK7IG5LFcEPpJJMGIO
Qe4KAkr5t4Vg4UGRQJC89kCZKLNpuZC6lBHt6RFjlSBEwJMoDsHJwAlk/F+eGEOofsOOn1WN764R
dhL45tVCYgxmqOc8PjrK3ghMNl3ol0KzdQyJ67HTSRNTqS3N1JzSl067BkJuHGB8t82UxR+KKDSE
enRm8koT+CtK/2Ap2UCFPf/2Akf7xlK0WwYNigJJB+iBsetVt7285F8Bp/TvkOzy49njm2N2c4wc
eDKfVTZiprgZt42Awa3S4mbjSLEmH2GpJUaoPMgV81QXGlIK76pyMkILVDsRKkPUVFmL3KOXprz8
DEgajGiXkUlOczqXDag9xxlhSQJ0H7/s0YTPpUKoSaNh5MZ20/IGiJ3rUfSzAJFebWgcw6tfV3PO
Z9zxbkIPk2sFpEPT13TLUFLsYLVrWAzKmTmiyokmxp07QccmuJ8kF2YFWO0f5cKY+XRpbUVtxVJ7
P2jeAvFl+QEFDEhgh9Qkot+Uc41Wbj42crZRFH/068cCX+xEVspty+p6nw+Ksk+VQ5VdWE2Ms4UB
qTkiT02hbM5pJYUzJbk09V73op0TDoJp3YCdTTTOhI7w/gfpreTH4K/VvWVCwgy85NH2MAjzKHV2
CkEyjm7ls+vU1+ok/JPR4K0F5PSYaKbckTBzjHNjcRg8L1kkwdGgu3d0ZM1A9QTtYvr7o78yDX2n
mtZA7F7HSi7/PKlpxgT2yUd93BUhptXmQH6zGzCMqXW4fsx/CAHDE7hha+YmGsIPYOc2cgtkYDLp
blEJn7Hrphz3fkM8H7vEDOAq164H4mhVmzdCdvPvo3K7RrS4mx0nEA==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
