Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/pablo/ise/VGA/DATA_IN_isim_beh.exe -prj /home/pablo/ise/VGA/DATA_IN_beh.prj work.DATA_IN 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Parsing VHDL file "/home/pablo/ise/VGA/SPI_SLAVE.vhd" into library work
Parsing VHDL file "/home/pablo/ise/VGA/DATA_IN.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 86852 KB
Fuse CPU Usage: 2320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity SPI_SLAVE [\SPI_SLAVE('0')\]
Compiling architecture behavioral of entity data_in
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/pablo/ise/VGA/DATA_IN_isim_beh.exe
Fuse Memory Usage: 920544 KB
Fuse CPU Usage: 2420 ms
GCC CPU Usage: 390 ms
