#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc547f2f950 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fc547f474c0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fc547e3de80_0 .var "Clk", 0 0;
v0x7fc547e3df20_0 .var "Reset", 0 0;
v0x7fc547e3dfc0_0 .var "Start", 0 0;
v0x7fc547e3e050_0 .var/i "counter", 31 0;
v0x7fc547e3e0e0_0 .var/i "flush", 31 0;
v0x7fc547e3e1d0_0 .var/i "i", 31 0;
v0x7fc547e3e280_0 .var/i "outfile", 31 0;
v0x7fc547e3e330_0 .var/i "stall", 31 0;
S_0x7fc547f47700 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fc547f2f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7fc547e3b280_0 .net "ALUOp", 1 0, v0x7fc547e31480_0;  1 drivers
v0x7fc547e3b310_0 .net "ALUOp_EX", 1 0, L_0x7fc547e3eb00;  1 drivers
v0x7fc547e3b3a0_0 .net "ALUSrc", 0 0, v0x7fc547e31540_0;  1 drivers
v0x7fc547e3b430_0 .net "ALUSrc_EX", 0 0, L_0x7fc547e3eba0;  1 drivers
v0x7fc547e3b4c0_0 .net "ALU_control_wire", 2 0, v0x7fc547e30040_0;  1 drivers
v0x7fc547e3b5d0_0 .net "ALU_result", 31 0, v0x7fc547e2fc70_0;  1 drivers
v0x7fc547e3b660_0 .net "ALU_result_MEM", 31 0, L_0x7fc547e3f720;  1 drivers
v0x7fc547e3b6f0_0 .net "ALU_result_WB", 31 0, L_0x7fc547e3fca0;  1 drivers
v0x7fc547e3b780_0 .net "Branch", 0 0, v0x7fc547e315e0_0;  1 drivers
v0x7fc547e3b890_0 .net "Flush", 0 0, L_0x7fc547c07330;  1 drivers
v0x7fc547e3b920_0 .net "Forward_A", 1 0, v0x7fc547e33d00_0;  1 drivers
v0x7fc547e3b9f0_0 .net "Forward_B", 1 0, v0x7fc547e33db0_0;  1 drivers
v0x7fc547e3bac0_0 .net "MUX_ForwardA_out", 31 0, v0x7fc547e38150_0;  1 drivers
v0x7fc547e3bb90_0 .net "MUX_ForwardB_out", 31 0, v0x7fc547e38840_0;  1 drivers
v0x7fc547e3bc60_0 .net "MemRead", 0 0, v0x7fc547e31690_0;  1 drivers
v0x7fc547e3bcf0_0 .net "MemRead_EX", 0 0, L_0x7fc547e3e8d0;  1 drivers
v0x7fc547e3bd80_0 .net "MemRead_MEM", 0 0, L_0x7fc547e3f460;  1 drivers
v0x7fc547e3bf10_0 .net "MemWrite", 0 0, v0x7fc547e31720_0;  1 drivers
v0x7fc547e3bfa0_0 .net "MemWrite_EX", 0 0, L_0x7fc547e3e9b0;  1 drivers
v0x7fc547e3c030_0 .net "MemWrite_MEM", 0 0, L_0x7fc547e3f5c0;  1 drivers
v0x7fc547e3c0c0_0 .net "MemtoReg", 0 0, v0x7fc547e317f0_0;  1 drivers
v0x7fc547e3c150_0 .net "MemtoReg_EX", 0 0, L_0x7fc547e3e7f0;  1 drivers
v0x7fc547e3c1e0_0 .net "MemtoReg_MEM", 0 0, L_0x7fc547e3f3c0;  1 drivers
v0x7fc547e3c270_0 .net "MemtoReg_WB", 0 0, L_0x7fc547e3fa10;  1 drivers
v0x7fc547e3c300_0 .net "NoOp", 0 0, v0x7fc547e34670_0;  1 drivers
v0x7fc547e3c390_0 .net "PCSrc_address", 31 0, L_0x7fc547c079d0;  1 drivers
v0x7fc547e3c460_0 .net "PCWrite", 0 0, v0x7fc547e34730_0;  1 drivers
v0x7fc547e3c530_0 .net "RS1eqRS2", 0 0, L_0x7fc547c07250;  1 drivers
v0x7fc547e3c600_0 .net "RegWrite", 0 0, v0x7fc547e319e0_0;  1 drivers
v0x7fc547e3c690_0 .net "RegWrite_EX", 0 0, L_0x7fc547e3e710;  1 drivers
v0x7fc547e3c720_0 .net "RegWrite_MEM", 0 0, L_0x7fc547e3f270;  1 drivers
v0x7fc547e3c7b0_0 .net "RegWrite_WB", 0 0, L_0x7fc547e3fb50;  1 drivers
v0x7fc547e3c880_0 .net "Stall", 0 0, v0x7fc547e34ab0_0;  1 drivers
o0x10744d038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc547e3be50_0 .net "Zero", 0 0, o0x10744d038;  0 drivers
v0x7fc547e3cb10_0 .net *"_ivl_68", 6 0, L_0x7fc547c06600;  1 drivers
v0x7fc547e3cba0_0 .net *"_ivl_70", 2 0, L_0x7fc547c066a0;  1 drivers
v0x7fc547e3cc30_0 .net *"_ivl_81", 30 0, L_0x7fc547c075a0;  1 drivers
L_0x10747e5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc547e3ccc0_0 .net *"_ivl_83", 0 0, L_0x10747e5f0;  1 drivers
v0x7fc547e3cd50_0 .net "address", 31 0, v0x7fc547e39660_0;  1 drivers
v0x7fc547e3ce60_0 .net "address_ID", 31 0, v0x7fc547e35c30_0;  1 drivers
v0x7fc547e3cef0_0 .net "branch_address", 31 0, L_0x7fc547c074a0;  1 drivers
v0x7fc547e3cfc0_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  1 drivers
v0x7fc547e3d150_0 .net "data_memory_output", 31 0, L_0x7fc547c06ba0;  1 drivers
v0x7fc547e3d1e0_0 .net "data_memory_output_WB", 31 0, L_0x7fc547e3fe40;  1 drivers
v0x7fc547e3d270_0 .net "imm_gen_wire", 31 0, v0x7fc547e36200_0;  1 drivers
v0x7fc547e3d300_0 .net "imm_gen_wire_EX", 31 0, L_0x7fc547e3ea50;  1 drivers
v0x7fc547e3d390_0 .net "ins", 31 0, L_0x7fc547c03050;  1 drivers
v0x7fc547e3d420_0 .net "ins_EX", 31 0, L_0x7fc547e3efd0;  1 drivers
v0x7fc547e3d4d0_0 .net "ins_ID", 31 0, v0x7fc547e35a20_0;  1 drivers
v0x7fc547e3d5b0_0 .net "ins_MEM", 31 0, L_0x7fc547e3f970;  1 drivers
v0x7fc547e3d640_0 .net "ins_WB", 31 0, L_0x7fc547e3fee0;  1 drivers
v0x7fc547e3d6f0_0 .net "mux_wire", 31 0, L_0x7fc547c05cf0;  1 drivers
v0x7fc547e3d7d0_0 .net "new_address", 31 0, L_0x7fc547e400f0;  1 drivers
v0x7fc547e3d8a0_0 .net "read_data1", 31 0, L_0x7fc547c050d0;  1 drivers
v0x7fc547e3d970_0 .net "read_data1_EX", 31 0, L_0x7fc547e3ecc0;  1 drivers
v0x7fc547e3da00_0 .net "read_data2", 31 0, L_0x7fc547c05640;  1 drivers
v0x7fc547e3dad0_0 .net "read_data2_EX", 31 0, L_0x7fc547e3eda0;  1 drivers
v0x7fc547e3db60_0 .net "read_data2_MEM", 31 0, L_0x7fc547e3f8d0;  1 drivers
v0x7fc547e3dbf0_0 .net "rst_i", 0 0, v0x7fc547e3df20_0;  1 drivers
v0x7fc547e3dca0_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  1 drivers
v0x7fc547e3dd30_0 .net "write_register", 31 0, L_0x7fc547c06520;  1 drivers
LS_0x7fc547e3e470_0_0 .concat [ 32 32 32 32], v0x7fc547e35a20_0, v0x7fc547e36200_0, L_0x7fc547c05640, L_0x7fc547c050d0;
LS_0x7fc547e3e470_0_4 .concat [ 1 2 1 1], v0x7fc547e31540_0, v0x7fc547e31480_0, v0x7fc547e31720_0, v0x7fc547e31690_0;
LS_0x7fc547e3e470_0_8 .concat [ 1 1 0 0], v0x7fc547e317f0_0, v0x7fc547e319e0_0;
L_0x7fc547e3e470 .concat [ 128 5 2 0], LS_0x7fc547e3e470_0_0, LS_0x7fc547e3e470_0_4, LS_0x7fc547e3e470_0_8;
L_0x7fc547e3e710 .part v0x7fc547e350d0_0, 134, 1;
L_0x7fc547e3e7f0 .part v0x7fc547e350d0_0, 133, 1;
L_0x7fc547e3e8d0 .part v0x7fc547e350d0_0, 132, 1;
L_0x7fc547e3e9b0 .part v0x7fc547e350d0_0, 131, 1;
L_0x7fc547e3eb00 .part v0x7fc547e350d0_0, 129, 2;
L_0x7fc547e3eba0 .part v0x7fc547e350d0_0, 128, 1;
L_0x7fc547e3ecc0 .part v0x7fc547e350d0_0, 96, 32;
L_0x7fc547e3eda0 .part v0x7fc547e350d0_0, 64, 32;
L_0x7fc547e3ea50 .part v0x7fc547e350d0_0, 32, 32;
L_0x7fc547e3efd0 .part v0x7fc547e350d0_0, 0, 32;
LS_0x7fc547e3f0d0_0_0 .concat [ 32 32 32 1], L_0x7fc547e3efd0, v0x7fc547e38840_0, v0x7fc547e2fc70_0, L_0x7fc547e3e9b0;
LS_0x7fc547e3f0d0_0_4 .concat [ 1 1 1 0], L_0x7fc547e3e8d0, L_0x7fc547e3e7f0, L_0x7fc547e3e710;
L_0x7fc547e3f0d0 .concat [ 97 3 0 0], LS_0x7fc547e3f0d0_0_0, LS_0x7fc547e3f0d0_0_4;
L_0x7fc547e3f270 .part v0x7fc547e32c60_0, 99, 1;
L_0x7fc547e3f3c0 .part v0x7fc547e32c60_0, 98, 1;
L_0x7fc547e3f460 .part v0x7fc547e32c60_0, 97, 1;
L_0x7fc547e3f5c0 .part v0x7fc547e32c60_0, 96, 1;
L_0x7fc547e3f720 .part v0x7fc547e32c60_0, 64, 32;
L_0x7fc547e3f8d0 .part v0x7fc547e32c60_0, 32, 32;
L_0x7fc547e3f970 .part v0x7fc547e32c60_0, 0, 32;
LS_0x7fc547e3fab0_0_0 .concat [ 32 32 32 1], L_0x7fc547e3f970, L_0x7fc547c06ba0, L_0x7fc547e3f720, L_0x7fc547e3f3c0;
LS_0x7fc547e3fab0_0_4 .concat [ 1 0 0 0], L_0x7fc547e3f270;
L_0x7fc547e3fab0 .concat [ 97 1 0 0], LS_0x7fc547e3fab0_0_0, LS_0x7fc547e3fab0_0_4;
L_0x7fc547e3fb50 .part v0x7fc547e36ed0_0, 97, 1;
L_0x7fc547e3fa10 .part v0x7fc547e36ed0_0, 96, 1;
L_0x7fc547e3fca0 .part v0x7fc547e36ed0_0, 64, 32;
L_0x7fc547e3fe40 .part v0x7fc547e36ed0_0, 32, 32;
L_0x7fc547e3fee0 .part v0x7fc547e36ed0_0, 0, 32;
L_0x7fc547e40050 .part v0x7fc547e35a20_0, 0, 7;
L_0x7fc547c057e0 .part v0x7fc547e35a20_0, 15, 5;
L_0x7fc547c05960 .part v0x7fc547e35a20_0, 20, 5;
L_0x7fc547c05a00 .part L_0x7fc547e3fee0, 7, 5;
L_0x7fc547c05e50 .part L_0x7fc547e3efd0, 15, 5;
L_0x7fc547c05ef0 .part L_0x7fc547e3efd0, 20, 5;
L_0x7fc547c06110 .part L_0x7fc547e3f970, 7, 5;
L_0x7fc547c061b0 .part L_0x7fc547e3fee0, 7, 5;
L_0x7fc547c06600 .part L_0x7fc547e3efd0, 25, 7;
L_0x7fc547c066a0 .part L_0x7fc547e3efd0, 12, 3;
L_0x7fc547c06250 .concat [ 3 7 0 0], L_0x7fc547c066a0, L_0x7fc547c06600;
L_0x7fc547c06cc0 .part L_0x7fc547e3efd0, 7, 5;
L_0x7fc547c06740 .part v0x7fc547e35a20_0, 15, 5;
L_0x7fc547c06e90 .part v0x7fc547e35a20_0, 20, 5;
L_0x7fc547c075a0 .part v0x7fc547e36200_0, 0, 31;
L_0x7fc547c07660 .concat [ 1 31 0 0], L_0x10747e5f0, L_0x7fc547c075a0;
S_0x7fc547f45130 .scope module, "ALU" "ALU" 3 203, 4 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7fc547f47d80_0 .net "ALUCtrl_i", 2 0, v0x7fc547e30040_0;  alias, 1 drivers
v0x7fc547e2fa80_0 .net "Zero_o", 0 0, o0x10744d038;  alias, 0 drivers
v0x7fc547e2fb30_0 .net "data1_i", 31 0, v0x7fc547e38150_0;  alias, 1 drivers
v0x7fc547e2fbe0_0 .net "data2_i", 31 0, L_0x7fc547c05cf0;  alias, 1 drivers
v0x7fc547e2fc70_0 .var "data_o", 31 0;
E_0x7fc547f46af0 .event edge, v0x7fc547f47d80_0, v0x7fc547e2fbe0_0, v0x7fc547e2fb30_0;
S_0x7fc547e2fdd0 .scope module, "ALU_Control" "ALU_Control" 3 212, 5 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fc547e30040_0 .var "ALUCtrl_o", 2 0;
v0x7fc547e30110_0 .net "ALUOp_i", 1 0, L_0x7fc547e3eb00;  alias, 1 drivers
v0x7fc547e301b0_0 .net "funct_i", 9 0, L_0x7fc547c06250;  1 drivers
E_0x7fc547e2fff0 .event edge, v0x7fc547e30110_0, v0x7fc547e301b0_0;
S_0x7fc547e302c0 .scope module, "AND_Branch_Equality" "AND" 3 248, 6 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
P_0x7fc547e30480 .param/l "n" 0 6 11, +C4<00000000000000000000000000000001>;
L_0x7fc547c07330 .functor AND 1, v0x7fc547e315e0_0, L_0x7fc547c07250, C4<1>, C4<1>;
v0x7fc547e30610_0 .net "data1_i", 0 0, v0x7fc547e315e0_0;  alias, 1 drivers
v0x7fc547e306c0_0 .net "data2_i", 0 0, L_0x7fc547c07250;  alias, 1 drivers
v0x7fc547e30760_0 .net "data_o", 0 0, L_0x7fc547c07330;  alias, 1 drivers
S_0x7fc547e30800 .scope module, "Add_PC" "Adder" 3 115, 7 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc547e30a10_0 .net "data1_in", 31 0, v0x7fc547e39660_0;  alias, 1 drivers
L_0x10747e290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fc547e30ad0_0 .net "data2_in", 31 0, L_0x10747e290;  1 drivers
v0x7fc547e30b80_0 .net "data_o", 31 0, L_0x7fc547e400f0;  alias, 1 drivers
L_0x7fc547e400f0 .arith/sum 32, v0x7fc547e39660_0, L_0x10747e290;
S_0x7fc547e30c90 .scope module, "Add_PC_Imm" "Adder" 3 255, 7 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fc547e30ee0_0 .net "data1_in", 31 0, L_0x7fc547c07660;  1 drivers
v0x7fc547e30f80_0 .net "data2_in", 31 0, v0x7fc547e35c30_0;  alias, 1 drivers
v0x7fc547e31030_0 .net "data_o", 31 0, L_0x7fc547c074a0;  alias, 1 drivers
L_0x7fc547c074a0 .arith/sum 32, L_0x7fc547c07660, v0x7fc547e35c30_0;
S_0x7fc547e31140 .scope module, "Control" "Control" 3 102, 8 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fc547e31480_0 .var "ALUOp_o", 1 0;
v0x7fc547e31540_0 .var "ALUSrc_o", 0 0;
v0x7fc547e315e0_0 .var "Branch_o", 0 0;
v0x7fc547e31690_0 .var "MemRead_o", 0 0;
v0x7fc547e31720_0 .var "MemWrite_o", 0 0;
v0x7fc547e317f0_0 .var "MemtoReg_o", 0 0;
v0x7fc547e31890_0 .net "NoOp_i", 0 0, v0x7fc547e34670_0;  alias, 1 drivers
v0x7fc547e31930_0 .net "Op_i", 6 0, L_0x7fc547e40050;  1 drivers
v0x7fc547e319e0_0 .var "RegWrite_o", 0 0;
E_0x7fc547e31430 .event edge, v0x7fc547e31890_0, v0x7fc547e31930_0;
S_0x7fc547e31bc0 .scope module, "Data_Memory" "Data_Memory" 3 219, 9 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fc547e31e00_0 .net "MemRead_i", 0 0, L_0x7fc547e3f460;  alias, 1 drivers
v0x7fc547e31eb0_0 .net "MemWrite_i", 0 0, L_0x7fc547e3f5c0;  alias, 1 drivers
v0x7fc547e31f50_0 .net *"_ivl_0", 31 0, L_0x7fc547c068a0;  1 drivers
v0x7fc547e32010_0 .net *"_ivl_2", 31 0, L_0x7fc547c06a20;  1 drivers
v0x7fc547e320c0_0 .net *"_ivl_4", 29 0, L_0x7fc547c06940;  1 drivers
L_0x10747e4d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc547e321b0_0 .net *"_ivl_6", 1 0, L_0x10747e4d0;  1 drivers
L_0x10747e518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc547e32260_0 .net/2u *"_ivl_8", 31 0, L_0x10747e518;  1 drivers
v0x7fc547e32310_0 .net "addr_i", 31 0, L_0x7fc547e3f720;  alias, 1 drivers
v0x7fc547e323c0_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e324d0_0 .net "data_i", 31 0, L_0x7fc547e3f8d0;  alias, 1 drivers
v0x7fc547e32570_0 .net "data_o", 31 0, L_0x7fc547c06ba0;  alias, 1 drivers
v0x7fc547e32620 .array "memory", 1023 0, 31 0;
E_0x7fc547e31dc0 .event posedge, v0x7fc547e323c0_0;
L_0x7fc547c068a0 .array/port v0x7fc547e32620, L_0x7fc547c06a20;
L_0x7fc547c06940 .part L_0x7fc547e3f720, 2, 30;
L_0x7fc547c06a20 .concat [ 30 2 0 0], L_0x7fc547c06940, L_0x10747e4d0;
L_0x7fc547c06ba0 .functor MUXZ 32, L_0x10747e518, L_0x7fc547c068a0, L_0x7fc547e3f460, C4<>;
S_0x7fc547e32750 .scope module, "EX_MEM" "Pipeline_Register" 3 78, 10 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 100 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 100 "data_o";
P_0x7fc547e32150 .param/l "n" 0 10 23, +C4<00000000000000000000000001100100>;
v0x7fc547e32b10_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e32bd0_0 .net "data_i", 99 0, L_0x7fc547e3f0d0;  1 drivers
v0x7fc547e32c60_0 .var "data_o", 99 0;
L_0x10747e128 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e32cf0_0 .net "flush_i", 0 0, L_0x10747e128;  1 drivers
L_0x10747e170 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fc547e32d80_0 .net "pc_i", 31 0, L_0x10747e170;  1 drivers
v0x7fc547e32e50_0 .var "pc_o", 31 0;
L_0x10747e0e0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e32ef0_0 .net "stall_i", 0 0, L_0x10747e0e0;  1 drivers
v0x7fc547e32f90_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  alias, 1 drivers
E_0x7fc547e317b0 .event posedge, v0x7fc547e32f90_0;
S_0x7fc547e330f0 .scope module, "Equality_Compare" "Equal" 3 241, 11 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x7fc547e33380_0 .net *"_ivl_0", 0 0, L_0x7fc547c06d60;  1 drivers
L_0x10747e560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc547e33410_0 .net/2s *"_ivl_2", 1 0, L_0x10747e560;  1 drivers
L_0x10747e5a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc547e334a0_0 .net/2s *"_ivl_4", 1 0, L_0x10747e5a8;  1 drivers
v0x7fc547e33530_0 .net *"_ivl_6", 1 0, L_0x7fc547c07170;  1 drivers
v0x7fc547e335d0_0 .net "data1_i", 31 0, L_0x7fc547c050d0;  alias, 1 drivers
v0x7fc547e336c0_0 .net "data2_i", 31 0, L_0x7fc547c05640;  alias, 1 drivers
v0x7fc547e33770_0 .net "result_o", 0 0, L_0x7fc547c07250;  alias, 1 drivers
L_0x7fc547c06d60 .cmp/eq 32, L_0x7fc547c050d0, L_0x7fc547c05640;
L_0x7fc547c07170 .functor MUXZ 2, L_0x10747e5a8, L_0x10747e560, L_0x7fc547c06d60, C4<>;
L_0x7fc547c07250 .part L_0x7fc547c07170, 0, 1;
S_0x7fc547e33840 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 176, 12 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "EX_rs1_i";
    .port_info 2 /INPUT 5 "EX_rs2_i";
    .port_info 3 /INPUT 1 "MEM_RegWrite_i";
    .port_info 4 /INPUT 5 "MEM_Rd_i";
    .port_info 5 /INPUT 1 "WB_RegWrite_i";
    .port_info 6 /INPUT 5 "WB_Rd_i";
    .port_info 7 /OUTPUT 2 "ForwardA_o";
    .port_info 8 /OUTPUT 2 "ForwardB_o";
v0x7fc547e33ba0_0 .net "EX_rs1_i", 4 0, L_0x7fc547c05e50;  1 drivers
v0x7fc547e33c60_0 .net "EX_rs2_i", 4 0, L_0x7fc547c05ef0;  1 drivers
v0x7fc547e33d00_0 .var "ForwardA_o", 1 0;
v0x7fc547e33db0_0 .var "ForwardB_o", 1 0;
v0x7fc547e33e60_0 .net "MEM_Rd_i", 4 0, L_0x7fc547c06110;  1 drivers
v0x7fc547e33f50_0 .net "MEM_RegWrite_i", 0 0, L_0x7fc547e3f270;  alias, 1 drivers
v0x7fc547e33ff0_0 .net "WB_Rd_i", 4 0, L_0x7fc547c061b0;  1 drivers
v0x7fc547e340a0_0 .net "WB_RegWrite_i", 0 0, L_0x7fc547e3fb50;  alias, 1 drivers
v0x7fc547e34140_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
E_0x7fc547e33b30/0 .event edge, v0x7fc547e33f50_0, v0x7fc547e33e60_0, v0x7fc547e33ba0_0, v0x7fc547e340a0_0;
E_0x7fc547e33b30/1 .event edge, v0x7fc547e33ff0_0, v0x7fc547e33c60_0;
E_0x7fc547e33b30 .event/or E_0x7fc547e33b30/0, E_0x7fc547e33b30/1;
S_0x7fc547e34310 .scope module, "Hazard_Detection" "Hazard_Detection" 3 229, 13 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RDaddr_EX_i";
    .port_info 1 /INPUT 5 "RS1addr_ID_i";
    .port_info 2 /INPUT 5 "RS2addr_ID_i";
    .port_info 3 /INPUT 1 "RegWrite_EX_i";
    .port_info 4 /INPUT 1 "MemRead_EX_i";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "Stall_o";
    .port_info 7 /OUTPUT 1 "NoOp_o";
v0x7fc547e345d0_0 .net "MemRead_EX_i", 0 0, L_0x7fc547e3e8d0;  alias, 1 drivers
v0x7fc547e34670_0 .var "NoOp_o", 0 0;
v0x7fc547e34730_0 .var "PCWrite_o", 0 0;
v0x7fc547e347e0_0 .net "RDaddr_EX_i", 4 0, L_0x7fc547c06cc0;  1 drivers
v0x7fc547e34870_0 .net "RS1addr_ID_i", 4 0, L_0x7fc547c06740;  1 drivers
v0x7fc547e34960_0 .net "RS2addr_ID_i", 4 0, L_0x7fc547c06e90;  1 drivers
v0x7fc547e34a10_0 .net "RegWrite_EX_i", 0 0, L_0x7fc547e3e710;  alias, 1 drivers
v0x7fc547e34ab0_0 .var "Stall_o", 0 0;
E_0x7fc547e34580 .event edge, v0x7fc547e34960_0, v0x7fc547e34870_0, v0x7fc547e347e0_0;
S_0x7fc547e34c10 .scope module, "ID_EX" "Pipeline_Register" 3 66, 10 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 135 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 135 "data_o";
P_0x7fc547e34480 .param/l "n" 0 10 23, +C4<00000000000000000000000010000111>;
v0x7fc547e34f90_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e35030_0 .net "data_i", 134 0, L_0x7fc547e3e470;  1 drivers
v0x7fc547e350d0_0 .var "data_o", 134 0;
L_0x10747e050 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e35160_0 .net "flush_i", 0 0, L_0x10747e050;  1 drivers
L_0x10747e098 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fc547e351f0_0 .net "pc_i", 31 0, L_0x10747e098;  1 drivers
v0x7fc547e352c0_0 .var "pc_o", 31 0;
L_0x10747e008 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e35360_0 .net "stall_i", 0 0, L_0x10747e008;  1 drivers
v0x7fc547e35400_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  alias, 1 drivers
S_0x7fc547e35540 .scope module, "IF_ID" "Pipeline_Register" 3 54, 10 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 32 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 32 "data_o";
P_0x7fc547e34e90 .param/l "n" 0 10 23, +C4<00000000000000000000000000100000>;
v0x7fc547e358e0_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e35980_0 .net "data_i", 31 0, L_0x7fc547c03050;  alias, 1 drivers
v0x7fc547e35a20_0 .var "data_o", 31 0;
v0x7fc547e35ab0_0 .net "flush_i", 0 0, L_0x7fc547c07330;  alias, 1 drivers
v0x7fc547e35b60_0 .net "pc_i", 31 0, v0x7fc547e39660_0;  alias, 1 drivers
v0x7fc547e35c30_0 .var "pc_o", 31 0;
v0x7fc547e35ce0_0 .net "stall_i", 0 0, v0x7fc547e34ab0_0;  alias, 1 drivers
v0x7fc547e35d90_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  alias, 1 drivers
S_0x7fc547e35f00 .scope module, "Imm_Gen" "Imm_Gen" 3 197, 14 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fc547e36130_0 .net "data_i", 31 0, v0x7fc547e35a20_0;  alias, 1 drivers
v0x7fc547e36200_0 .var "data_o", 31 0;
E_0x7fc547e360f0 .event edge, v0x7fc547e35a20_0;
S_0x7fc547e36290 .scope module, "Instruction_Memory" "Instruction_Memory" 3 132, 15 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fc547c03050 .functor BUFZ 32, L_0x7fc547c02fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc547e36480_0 .net *"_ivl_0", 31 0, L_0x7fc547c02fb0;  1 drivers
v0x7fc547e36540_0 .net *"_ivl_2", 31 0, L_0x7fc547c02450;  1 drivers
v0x7fc547e365f0_0 .net *"_ivl_4", 29 0, L_0x7fc547c028f0;  1 drivers
L_0x10747e2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc547e366b0_0 .net *"_ivl_6", 1 0, L_0x10747e2d8;  1 drivers
v0x7fc547e36760_0 .net "addr_i", 31 0, v0x7fc547e39660_0;  alias, 1 drivers
v0x7fc547e36880_0 .net "instr_o", 31 0, L_0x7fc547c03050;  alias, 1 drivers
v0x7fc547e36910 .array "memory", 255 0, 31 0;
L_0x7fc547c02fb0 .array/port v0x7fc547e36910, L_0x7fc547c02450;
L_0x7fc547c028f0 .part v0x7fc547e39660_0, 2, 30;
L_0x7fc547c02450 .concat [ 30 2 0 0], L_0x7fc547c028f0, L_0x10747e2d8;
S_0x7fc547e369c0 .scope module, "MEM_WB" "Pipeline_Register" 3 90, 10 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "stall_i";
    .port_info 3 /INPUT 1 "flush_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /INPUT 98 "data_i";
    .port_info 6 /OUTPUT 32 "pc_o";
    .port_info 7 /OUTPUT 98 "data_o";
P_0x7fc547e36b80 .param/l "n" 0 10 23, +C4<00000000000000000000000001100010>;
v0x7fc547e36da0_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e36e30_0 .net "data_i", 97 0, L_0x7fc547e3fab0;  1 drivers
v0x7fc547e36ed0_0 .var "data_o", 97 0;
L_0x10747e200 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e36f60_0 .net "flush_i", 0 0, L_0x10747e200;  1 drivers
L_0x10747e248 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fc547e36ff0_0 .net "pc_i", 31 0, L_0x10747e248;  1 drivers
v0x7fc547e370c0_0 .var "pc_o", 31 0;
L_0x10747e1b8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x7fc547e37160_0 .net "stall_i", 0 0, L_0x10747e1b8;  1 drivers
v0x7fc547e37200_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  alias, 1 drivers
S_0x7fc547e37350 .scope module, "MUX_ALUSrc" "MUX32" 3 168, 16 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc547e37670_0 .net *"_ivl_0", 31 0, L_0x7fc547c05bd0;  1 drivers
L_0x10747e3b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc547e37700_0 .net *"_ivl_3", 30 0, L_0x10747e3b0;  1 drivers
L_0x10747e3f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc547e37790_0 .net/2u *"_ivl_4", 31 0, L_0x10747e3f8;  1 drivers
v0x7fc547e37820_0 .net *"_ivl_6", 0 0, L_0x7fc547c05880;  1 drivers
v0x7fc547e378b0_0 .net "data1_i", 31 0, v0x7fc547e38840_0;  alias, 1 drivers
v0x7fc547e37980_0 .net "data2_i", 31 0, L_0x7fc547e3ea50;  alias, 1 drivers
v0x7fc547e37a20_0 .net "data_o", 31 0, L_0x7fc547c05cf0;  alias, 1 drivers
v0x7fc547e37ac0_0 .net "select_i", 0 0, L_0x7fc547e3eba0;  alias, 1 drivers
L_0x7fc547c05bd0 .concat [ 1 31 0 0], L_0x7fc547e3eba0, L_0x10747e3b0;
L_0x7fc547c05880 .cmp/eq 32, L_0x7fc547c05bd0, L_0x10747e3f8;
L_0x7fc547c05cf0 .functor MUXZ 32, v0x7fc547e38840_0, L_0x7fc547e3ea50, L_0x7fc547c05880, C4<>;
S_0x7fc547e37bb0 .scope module, "MUX_ForwardA" "MUX_Forwarding" 3 150, 17 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 2 "Forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc547e37e60_0 .net "Forward_i", 1 0, v0x7fc547e33d00_0;  alias, 1 drivers
v0x7fc547e37f30_0 .net "data00_i", 31 0, L_0x7fc547e3ecc0;  alias, 1 drivers
v0x7fc547e37fd0_0 .net "data01_i", 31 0, L_0x7fc547c06520;  alias, 1 drivers
v0x7fc547e38090_0 .net "data10_i", 31 0, L_0x7fc547e3f720;  alias, 1 drivers
v0x7fc547e38150_0 .var "data_o", 31 0;
E_0x7fc547e37e20 .event edge, v0x7fc547e33d00_0, v0x7fc547e37f30_0, v0x7fc547e32310_0, v0x7fc547e37fd0_0;
S_0x7fc547e38290 .scope module, "MUX_ForwardB" "MUX_Forwarding" 3 159, 17 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i";
    .port_info 1 /INPUT 32 "data01_i";
    .port_info 2 /INPUT 32 "data10_i";
    .port_info 3 /INPUT 2 "Forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fc547e38530_0 .net "Forward_i", 1 0, v0x7fc547e33db0_0;  alias, 1 drivers
v0x7fc547e38600_0 .net "data00_i", 31 0, L_0x7fc547e3eda0;  alias, 1 drivers
v0x7fc547e386a0_0 .net "data01_i", 31 0, L_0x7fc547c06520;  alias, 1 drivers
v0x7fc547e38770_0 .net "data10_i", 31 0, L_0x7fc547e3f720;  alias, 1 drivers
v0x7fc547e38840_0 .var "data_o", 31 0;
E_0x7fc547e384d0 .event edge, v0x7fc547e33db0_0, v0x7fc547e38600_0, v0x7fc547e32310_0, v0x7fc547e37fd0_0;
S_0x7fc547e38970 .scope module, "MUX_PCSrc" "MUX32" 3 262, 16 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc547e38bb0_0 .net *"_ivl_0", 31 0, L_0x7fc547c07030;  1 drivers
L_0x10747e638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc547e38c70_0 .net *"_ivl_3", 30 0, L_0x10747e638;  1 drivers
L_0x10747e680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc547e38d10_0 .net/2u *"_ivl_4", 31 0, L_0x10747e680;  1 drivers
v0x7fc547e38db0_0 .net *"_ivl_6", 0 0, L_0x7fc547c078f0;  1 drivers
v0x7fc547e38e50_0 .net "data1_i", 31 0, L_0x7fc547e400f0;  alias, 1 drivers
v0x7fc547e38f30_0 .net "data2_i", 31 0, L_0x7fc547c074a0;  alias, 1 drivers
v0x7fc547e38fe0_0 .net "data_o", 31 0, L_0x7fc547c079d0;  alias, 1 drivers
v0x7fc547e39080_0 .net "select_i", 0 0, L_0x7fc547c07330;  alias, 1 drivers
L_0x7fc547c07030 .concat [ 1 31 0 0], L_0x7fc547c07330, L_0x10747e638;
L_0x7fc547c078f0 .cmp/eq 32, L_0x7fc547c07030, L_0x10747e680;
L_0x7fc547c079d0 .functor MUXZ 32, L_0x7fc547e400f0, L_0x7fc547c074a0, L_0x7fc547c078f0, C4<>;
S_0x7fc547e39190 .scope module, "PC" "PC" 3 122, 18 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fc547e39460_0 .net "PCWrite_i", 0 0, v0x7fc547e34730_0;  alias, 1 drivers
v0x7fc547e39500_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e39590_0 .net "pc_i", 31 0, L_0x7fc547c079d0;  alias, 1 drivers
v0x7fc547e39660_0 .var "pc_o", 31 0;
v0x7fc547e396f0_0 .net "rst_i", 0 0, v0x7fc547e3df20_0;  alias, 1 drivers
v0x7fc547e397c0_0 .net "start_i", 0 0, v0x7fc547e3dfc0_0;  alias, 1 drivers
E_0x7fc547e39410 .event posedge, v0x7fc547e396f0_0, v0x7fc547e323c0_0;
S_0x7fc547e39940 .scope module, "REG_WRISrc" "MUX32" 3 189, 16 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fc547e39b60_0 .net *"_ivl_0", 31 0, L_0x7fc547c06010;  1 drivers
L_0x10747e440 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc547e39c00_0 .net *"_ivl_3", 30 0, L_0x10747e440;  1 drivers
L_0x10747e488 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc547e39ca0_0 .net/2u *"_ivl_4", 31 0, L_0x10747e488;  1 drivers
v0x7fc547e39d40_0 .net *"_ivl_6", 0 0, L_0x7fc547c05ae0;  1 drivers
v0x7fc547e39de0_0 .net "data1_i", 31 0, L_0x7fc547e3fca0;  alias, 1 drivers
v0x7fc547e39ed0_0 .net "data2_i", 31 0, L_0x7fc547e3fe40;  alias, 1 drivers
v0x7fc547e39f80_0 .net "data_o", 31 0, L_0x7fc547c06520;  alias, 1 drivers
v0x7fc547e3a060_0 .net "select_i", 0 0, L_0x7fc547e3fa10;  alias, 1 drivers
L_0x7fc547c06010 .concat [ 1 31 0 0], L_0x7fc547e3fa10, L_0x10747e440;
L_0x7fc547c05ae0 .cmp/eq 32, L_0x7fc547c06010, L_0x10747e488;
L_0x7fc547c06520 .functor MUXZ 32, L_0x7fc547e3fca0, L_0x7fc547e3fe40, L_0x7fc547c05ae0, C4<>;
S_0x7fc547e3a120 .scope module, "Registers" "Registers" 3 138, 19 1 0, S_0x7fc547f47700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fc547c044d0 .functor AND 1, L_0x7fc547c04430, L_0x7fc547e3fb50, C4<1>, C4<1>;
L_0x7fc547c05350 .functor AND 1, L_0x7fc547c05270, L_0x7fc547e3fb50, C4<1>, C4<1>;
v0x7fc547e3a3e0_0 .net "RDaddr_i", 4 0, L_0x7fc547c05a00;  1 drivers
v0x7fc547e3a4a0_0 .net "RDdata_i", 31 0, L_0x7fc547c06520;  alias, 1 drivers
v0x7fc547e3a540_0 .net "RS1addr_i", 4 0, L_0x7fc547c057e0;  1 drivers
v0x7fc547e3a5e0_0 .net "RS1data_o", 31 0, L_0x7fc547c050d0;  alias, 1 drivers
v0x7fc547e3a6a0_0 .net "RS2addr_i", 4 0, L_0x7fc547c05960;  1 drivers
v0x7fc547e3a780_0 .net "RS2data_o", 31 0, L_0x7fc547c05640;  alias, 1 drivers
v0x7fc547e3a820_0 .net "RegWrite_i", 0 0, L_0x7fc547e3fb50;  alias, 1 drivers
v0x7fc547e3a8d0_0 .net *"_ivl_0", 0 0, L_0x7fc547c04430;  1 drivers
v0x7fc547e3a960_0 .net *"_ivl_12", 0 0, L_0x7fc547c05270;  1 drivers
v0x7fc547e3aa70_0 .net *"_ivl_15", 0 0, L_0x7fc547c05350;  1 drivers
v0x7fc547e3ab10_0 .net *"_ivl_16", 31 0, L_0x7fc547c05400;  1 drivers
v0x7fc547e3abc0_0 .net *"_ivl_18", 6 0, L_0x7fc547c054a0;  1 drivers
L_0x10747e368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc547e3ac70_0 .net *"_ivl_21", 1 0, L_0x10747e368;  1 drivers
v0x7fc547e3ad20_0 .net *"_ivl_3", 0 0, L_0x7fc547c044d0;  1 drivers
v0x7fc547e3adc0_0 .net *"_ivl_4", 31 0, L_0x7fc547c02190;  1 drivers
v0x7fc547e3ae70_0 .net *"_ivl_6", 6 0, L_0x7fc547c05030;  1 drivers
L_0x10747e320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc547e3af20_0 .net *"_ivl_9", 1 0, L_0x10747e320;  1 drivers
v0x7fc547e3b0b0_0 .net "clk_i", 0 0, v0x7fc547e3de80_0;  alias, 1 drivers
v0x7fc547e3b140 .array/s "register", 31 0, 31 0;
L_0x7fc547c04430 .cmp/eq 5, L_0x7fc547c057e0, L_0x7fc547c05a00;
L_0x7fc547c02190 .array/port v0x7fc547e3b140, L_0x7fc547c05030;
L_0x7fc547c05030 .concat [ 5 2 0 0], L_0x7fc547c057e0, L_0x10747e320;
L_0x7fc547c050d0 .functor MUXZ 32, L_0x7fc547c02190, L_0x7fc547c06520, L_0x7fc547c044d0, C4<>;
L_0x7fc547c05270 .cmp/eq 5, L_0x7fc547c05960, L_0x7fc547c05a00;
L_0x7fc547c05400 .array/port v0x7fc547e3b140, L_0x7fc547c054a0;
L_0x7fc547c054a0 .concat [ 5 2 0 0], L_0x7fc547c05960, L_0x10747e368;
L_0x7fc547c05640 .functor MUXZ 32, L_0x7fc547c05400, L_0x7fc547c06520, L_0x7fc547c05350, C4<>;
    .scope S_0x7fc547e35540;
T_0 ;
    %wait E_0x7fc547e317b0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc547e35a20_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc547e35540;
T_1 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e35ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc547e35a20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc547e35ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fc547e35a20_0;
    %assign/vec4 v0x7fc547e35a20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fc547e35980_0;
    %assign/vec4 v0x7fc547e35a20_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fc547e35b60_0;
    %assign/vec4 v0x7fc547e35c30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc547e34c10;
T_2 ;
    %wait E_0x7fc547e317b0;
    %pushi/vec4 0, 0, 135;
    %assign/vec4 v0x7fc547e350d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc547e34c10;
T_3 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e35160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 135;
    %assign/vec4 v0x7fc547e350d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc547e35360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fc547e350d0_0;
    %assign/vec4 v0x7fc547e350d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc547e35030_0;
    %assign/vec4 v0x7fc547e350d0_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x7fc547e351f0_0;
    %assign/vec4 v0x7fc547e352c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc547e32750;
T_4 ;
    %wait E_0x7fc547e317b0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x7fc547e32c60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc547e32750;
T_5 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e32cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x7fc547e32c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc547e32ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fc547e32c60_0;
    %assign/vec4 v0x7fc547e32c60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fc547e32bd0_0;
    %assign/vec4 v0x7fc547e32c60_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x7fc547e32d80_0;
    %assign/vec4 v0x7fc547e32e50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc547e369c0;
T_6 ;
    %wait E_0x7fc547e317b0;
    %pushi/vec4 0, 0, 98;
    %assign/vec4 v0x7fc547e36ed0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc547e369c0;
T_7 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e36f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 98;
    %assign/vec4 v0x7fc547e36ed0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc547e37160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fc547e36ed0_0;
    %assign/vec4 v0x7fc547e36ed0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fc547e36e30_0;
    %assign/vec4 v0x7fc547e36ed0_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x7fc547e36ff0_0;
    %assign/vec4 v0x7fc547e370c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc547e31140;
T_8 ;
    %wait E_0x7fc547e31430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e317f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e315e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e319e0_0, 0, 1;
    %load/vec4 v0x7fc547e31890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e319e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fc547e31930_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fc547e31930_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fc547e31930_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e317f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e31690_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fc547e31930_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e317f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e31720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e319e0_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7fc547e31930_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e315e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e319e0_0, 0, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc547e31480_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e31540_0, 0, 1;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc547e39190;
T_9 ;
    %wait E_0x7fc547e39410;
    %load/vec4 v0x7fc547e396f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc547e39660_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc547e39460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fc547e397c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fc547e39590_0;
    %assign/vec4 v0x7fc547e39660_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fc547e39660_0;
    %assign/vec4 v0x7fc547e39660_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc547e3a120;
T_10 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e3a820_0;
    %load/vec4 v0x7fc547e3a3e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fc547e3a4a0_0;
    %load/vec4 v0x7fc547e3a3e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc547e3b140, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc547e37bb0;
T_11 ;
    %wait E_0x7fc547e37e20;
    %load/vec4 v0x7fc547e37e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7fc547e37f30_0;
    %store/vec4 v0x7fc547e38150_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7fc547e38090_0;
    %store/vec4 v0x7fc547e38150_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fc547e37fd0_0;
    %store/vec4 v0x7fc547e38150_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc547e38290;
T_12 ;
    %wait E_0x7fc547e384d0;
    %load/vec4 v0x7fc547e38530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7fc547e38600_0;
    %store/vec4 v0x7fc547e38840_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7fc547e38770_0;
    %store/vec4 v0x7fc547e38840_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fc547e386a0_0;
    %store/vec4 v0x7fc547e38840_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc547e33840;
T_13 ;
    %wait E_0x7fc547e33b30;
    %load/vec4 v0x7fc547e33f50_0;
    %load/vec4 v0x7fc547e33e60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc547e33e60_0;
    %load/vec4 v0x7fc547e33ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc547e33d00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc547e340a0_0;
    %load/vec4 v0x7fc547e33ff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc547e33ff0_0;
    %load/vec4 v0x7fc547e33ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc547e33d00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc547e33d00_0, 0;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x7fc547e33f50_0;
    %load/vec4 v0x7fc547e33e60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc547e33e60_0;
    %load/vec4 v0x7fc547e33c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fc547e33db0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7fc547e340a0_0;
    %load/vec4 v0x7fc547e33ff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc547e33ff0_0;
    %load/vec4 v0x7fc547e33c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fc547e33db0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fc547e33db0_0, 0;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc547e35f00;
T_14 ;
    %wait E_0x7fc547e360f0;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc547e36200_0, 0, 32;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc547e36200_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc547e36130_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fc547e36200_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc547f45130;
T_15 ;
    %wait E_0x7fc547f46af0;
    %load/vec4 v0x7fc547f47d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %and;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %xor;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %ix/getv 4, v0x7fc547e2fbe0_0;
    %shiftl 4;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %add;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %sub;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %mul;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %add;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x7fc547e2fb30_0;
    %load/vec4 v0x7fc547e2fbe0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fc547e2fc70_0, 0, 32;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc547e2fdd0;
T_16 ;
    %wait E_0x7fc547e2fff0;
    %load/vec4 v0x7fc547e30110_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fc547e301b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fc547e30110_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.5, 4;
    %load/vec4 v0x7fc547e301b0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %jmp T_16.13;
T_16.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x7fc547e30110_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.14, 4;
    %load/vec4 v0x7fc547e301b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %jmp T_16.18;
T_16.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.18;
T_16.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc547e30040_0, 0, 3;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
T_16.14 ;
T_16.6 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc547e31bc0;
T_17 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e31eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fc547e324d0_0;
    %load/vec4 v0x7fc547e32310_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc547e32620, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fc547e34310;
T_18 ;
    %wait E_0x7fc547e34580;
    %load/vec4 v0x7fc547e345d0_0;
    %load/vec4 v0x7fc547e347e0_0;
    %load/vec4 v0x7fc547e34870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc547e347e0_0;
    %load/vec4 v0x7fc547e34960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc547e34730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc547e34ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc547e34670_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc547e34730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc547e34ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc547e34670_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc547f2f950;
T_19 ;
    %delay 25, 0;
    %load/vec4 v0x7fc547e3de80_0;
    %inv;
    %store/vec4 v0x7fc547e3de80_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fc547f2f950;
T_20 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e0e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x7fc547e3e1d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc547e3e1d0_0;
    %store/vec4a v0x7fc547e36910, 4, 0;
    %load/vec4 v0x7fc547e3e1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fc547e3e1d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc547e3e1d0_0;
    %store/vec4a v0x7fc547e32620, 4, 0;
    %load/vec4 v0x7fc547e3e1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc547e32620, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x7fc547e3e1d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc547e3e1d0_0;
    %store/vec4a v0x7fc547e3b140, 4, 0;
    %load/vec4 v0x7fc547e3e1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e1d0_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc547e35a20_0, 0, 32;
    %pushi/vec4 0, 0, 135;
    %store/vec4 v0x7fc547e350d0_0, 0, 135;
    %pushi/vec4 0, 0, 100;
    %store/vec4 v0x7fc547e32c60_0, 0, 100;
    %pushi/vec4 0, 0, 98;
    %store/vec4 v0x7fc547e36ed0_0, 0, 98;
    %vpi_call 2 53 "$readmemb", "instruction_3.txt", v0x7fc547e36910 {0 0 0};
    %vpi_func 2 57 "$fopen" 32, "output_3.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fc547e3e280_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e3de80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e3df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e3dfc0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc547e3df20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc547e3dfc0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7fc547f2f950;
T_21 ;
    %wait E_0x7fc547e31dc0;
    %load/vec4 v0x7fc547e3e050_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %vpi_call 2 76 "$finish" {0 0 0};
T_21.0 ;
    %load/vec4 v0x7fc547e34ab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc547e315e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7fc547e3e330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e330_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x7fc547e3b890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0x7fc547e3e0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e0e0_0, 0, 32;
T_21.4 ;
    %vpi_call 2 87 "$fdisplay", v0x7fc547e3e280_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fc547e3e050_0, v0x7fc547e3dfc0_0, v0x7fc547e3e330_0, v0x7fc547e3e0e0_0, v0x7fc547e39660_0 {0 0 0};
    %vpi_call 2 91 "$fdisplay", v0x7fc547e3e280_0, "Registers" {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fc547e3e280_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fc547e3b140, 0>, &A<v0x7fc547e3b140, 8>, &A<v0x7fc547e3b140, 16>, &A<v0x7fc547e3b140, 24> {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fc547e3e280_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fc547e3b140, 1>, &A<v0x7fc547e3b140, 9>, &A<v0x7fc547e3b140, 17>, &A<v0x7fc547e3b140, 25> {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fc547e3e280_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fc547e3b140, 2>, &A<v0x7fc547e3b140, 10>, &A<v0x7fc547e3b140, 18>, &A<v0x7fc547e3b140, 26> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fc547e3e280_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fc547e3b140, 3>, &A<v0x7fc547e3b140, 11>, &A<v0x7fc547e3b140, 19>, &A<v0x7fc547e3b140, 27> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fc547e3e280_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fc547e3b140, 4>, &A<v0x7fc547e3b140, 12>, &A<v0x7fc547e3b140, 20>, &A<v0x7fc547e3b140, 28> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fc547e3e280_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fc547e3b140, 5>, &A<v0x7fc547e3b140, 13>, &A<v0x7fc547e3b140, 21>, &A<v0x7fc547e3b140, 29> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fc547e3e280_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fc547e3b140, 6>, &A<v0x7fc547e3b140, 14>, &A<v0x7fc547e3b140, 22>, &A<v0x7fc547e3b140, 30> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fc547e3e280_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fc547e3b140, 7>, &A<v0x7fc547e3b140, 15>, &A<v0x7fc547e3b140, 23>, &A<v0x7fc547e3b140, 31> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x00 = %10d", &A<v0x7fc547e32620, 0> {0 0 0};
    %vpi_call 2 104 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x04 = %10d", &A<v0x7fc547e32620, 1> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x08 = %10d", &A<v0x7fc547e32620, 2> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x0C = %10d", &A<v0x7fc547e32620, 3> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x10 = %10d", &A<v0x7fc547e32620, 4> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x14 = %10d", &A<v0x7fc547e32620, 5> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x18 = %10d", &A<v0x7fc547e32620, 6> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fc547e3e280_0, "Data Memory: 0x1C = %10d", &A<v0x7fc547e32620, 7> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fc547e3e280_0, "\012" {0 0 0};
    %load/vec4 v0x7fc547e3e050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc547e3e050_0, 0, 32;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALUControl.v";
    "AND.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "Pipeline_Register.v";
    "Equal.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX_Forwarding.v";
    "PC.v";
    "Registers.v";
