

================================================================
== Vitis HLS Report for 'detect_eth_protocol_512_s'
================================================================
* Date:           Tue Jul 19 06:01:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.802 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %s_axis_raw_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:37]   --->   Operation 16 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %s_axis_raw_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln47 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (1.16ns)   --->   "%s_axis_raw_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %s_axis_raw_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 's_axis_raw_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %s_axis_raw_internal_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.80>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%header_ready_1_load = load i1 %header_ready_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 21 'load' 'header_ready_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 22 'load' 'header_idx_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_s = load i112 %header_header_V_1"   --->   Operation 23 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_1_load, void %.critedge37.i, void %.critedge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 24 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i1024 %s_axis_raw_internal_read"   --->   Operation 26 'trunc' 'tmp_69' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 111"   --->   Operation 27 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%trunc_ln414 = trunc i1024 %s_axis_raw_internal_read"   --->   Operation 28 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%st6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i1.i111, i1 %trunc_ln414, i111 0"   --->   Operation 29 'bitconcatenate' 'st6' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414 = select i1 %icmp_ln414, i112 %st6, i112 %tmp_69"   --->   Operation 30 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp = partselect i112 @llvm.part.select.i112, i112 %select_ln414, i32 111, i32 0"   --->   Operation 31 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i112 %tmp, i112 %tmp_69"   --->   Operation 32 'select' 'select_ln414_4' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i112 2596148429267413814265248164610048, i112 5192296858534827628530496329220095"   --->   Operation 33 'select' 'select_ln414_5' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i112 1, i112 5192296858534827628530496329220095"   --->   Operation 34 'select' 'select_ln414_6' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln414 = and i112 %select_ln414_5, i112 %select_ln414_6"   --->   Operation 35 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i112 %and_ln414, i112 5192296858534827628530496329220095"   --->   Operation 36 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_3 = and i112 %p_Val2_s, i112 %xor_ln414"   --->   Operation 37 'and' 'and_ln414_3' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.34ns) (out node of the LUT)   --->   "%and_ln414_4 = and i112 %select_ln414_4, i112 %and_ln414"   --->   Operation 38 'and' 'and_ln414_4' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.34> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.26ns) (out node of the LUT)   --->   "%p_Result_s = or i112 %and_ln414_3, i112 %and_ln414_4"   --->   Operation 39 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln414 = store i112 %p_Result_s, i112 %header_header_V_1"   --->   Operation 40 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_1_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 41 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_1_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp_i & !header_ready_1_load)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%header_ready_1_flag_0_i = phi i1 0, void, i1 1, void %.critedge37.i"   --->   Operation 43 'phi' 'header_ready_1_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%header_idx_1_new_0_i = phi i16 0, void, i16 %add_ln67, void %.critedge37.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 44 'phi' 'header_idx_1_new_0_i' <Predicate = (tmp_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1 %metaWritten_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:54]   --->   Operation 45 'load' 'metaWritten_1_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln54 = br i1 %metaWritten_1_load, void, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:54]   --->   Operation 46 'br' 'br_ln54' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln59 = br void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:59]   --->   Operation 47 'br' 'br_ln59' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%metaWritten_1_flag_0_i = phi i1 0, void %.critedge.i, i1 1, void"   --->   Operation 48 'phi' 'metaWritten_1_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ethDataFifo, i1024 %s_axis_raw_internal_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_2 : Operation 50 [1/1] (0.12ns)   --->   "%or_ln62 = or i1 %tmp_last_V, i1 %header_ready_1_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 50 'or' 'or_ln62' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%xor_ln62 = xor i1 %tmp_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 51 'xor' 'xor_ln62' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.24ns)   --->   "%select_ln62 = select i1 %tmp_last_V, i16 0, i16 %header_idx_1_new_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 52 'select' 'select_ln62' <Predicate = (tmp_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln62_1 = or i1 %tmp_last_V, i1 %metaWritten_1_flag_0_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 53 'or' 'or_ln62_1' <Predicate = (tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%br_ln62 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 54 'br' 'br_ln62' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%header_ready_1_flag_1_i = phi i1 0, void %entry, i1 %or_ln62, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 55 'phi' 'header_ready_1_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%header_ready_1_new_1_i = phi i1 0, void %entry, i1 %xor_ln62, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 56 'phi' 'header_ready_1_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%header_idx_1_new_1_i = phi i16 0, void %entry, i16 %select_ln62, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 57 'phi' 'header_idx_1_new_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%metaWritten_1_flag_1_i = phi i1 0, void %entry, i1 %or_ln62_1, void %.critedge._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 58 'phi' 'metaWritten_1_flag_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %metaWritten_1_flag_1_i, void %._crit_edge1.new4.i, void %mergeST3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 59 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %header_ready_1_new_1_i, i1 %metaWritten_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:58]   --->   Operation 60 'store' 'store_ln58' <Predicate = (metaWritten_1_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new4.i"   --->   Operation 61 'br' 'br_ln0' <Predicate = (metaWritten_1_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %header_ready_1_flag_1_i, void %detect_eth_protocol<512>.exit, void %mergeST1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:62]   --->   Operation 62 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_1_new_1_i, i16 %header_idx_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 63 'store' 'store_ln67' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_1_new_1_i, i1 %header_ready_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:65]   --->   Operation 64 'store' 'store_ln65' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %detect_eth_protocol<512>.exit"   --->   Operation 65 'br' 'br_ln0' <Predicate = (header_ready_1_flag_1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i112 %p_Val2_s, void, i112 %p_Result_s, void %.critedge37.i"   --->   Operation 66 'phi' 'p_Val2_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 104, i32 111"   --->   Operation 67 'partselect' 'p_Result_i' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_40_i = partselect i8 @_ssdm_op_PartSelect.i8.i112.i32.i32, i112 %p_Val2_8, i32 96, i32 103"   --->   Operation 68 'partselect' 'p_Result_40_i' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_40_i, i8 %p_Result_i"   --->   Operation 69 'bitconcatenate' 'p_Result_31' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %etherTypeFifo, i16 %p_Result_31" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (tmp_i & !metaWritten_1_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_raw_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ metaWritten_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ etherTypeFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ethDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specinterface_ln0        (specinterface ) [ 0000]
specpipeline_ln37        (specpipeline  ) [ 0000]
tmp_i                    (nbreadreq     ) [ 0111]
br_ln47                  (br            ) [ 0110]
s_axis_raw_internal_read (read          ) [ 0110]
tmp_last_V               (bitselect     ) [ 0110]
header_ready_1_load      (load          ) [ 0110]
header_idx_1_load        (load          ) [ 0000]
p_Val2_s                 (load          ) [ 0111]
br_ln55                  (br            ) [ 0111]
shl_ln                   (bitconcatenate) [ 0000]
tmp_69                   (trunc         ) [ 0000]
icmp_ln414               (icmp          ) [ 0000]
trunc_ln414              (trunc         ) [ 0000]
st6                      (bitconcatenate) [ 0000]
select_ln414             (select        ) [ 0000]
tmp                      (partselect    ) [ 0000]
select_ln414_4           (select        ) [ 0000]
select_ln414_5           (select        ) [ 0000]
select_ln414_6           (select        ) [ 0000]
and_ln414                (and           ) [ 0000]
xor_ln414                (xor           ) [ 0000]
and_ln414_3              (and           ) [ 0000]
and_ln414_4              (and           ) [ 0000]
p_Result_s               (or            ) [ 0111]
store_ln414              (store         ) [ 0000]
add_ln67                 (add           ) [ 0000]
br_ln0                   (br            ) [ 0111]
header_ready_1_flag_0_i  (phi           ) [ 0000]
header_idx_1_new_0_i     (phi           ) [ 0000]
metaWritten_1_load       (load          ) [ 0111]
br_ln54                  (br            ) [ 0000]
br_ln59                  (br            ) [ 0000]
metaWritten_1_flag_0_i   (phi           ) [ 0000]
write_ln174              (write         ) [ 0000]
or_ln62                  (or            ) [ 0000]
xor_ln62                 (xor           ) [ 0000]
select_ln62              (select        ) [ 0000]
or_ln62_1                (or            ) [ 0000]
br_ln62                  (br            ) [ 0000]
header_ready_1_flag_1_i  (phi           ) [ 0110]
header_ready_1_new_1_i   (phi           ) [ 0110]
header_idx_1_new_1_i     (phi           ) [ 0110]
metaWritten_1_flag_1_i   (phi           ) [ 0110]
br_ln62                  (br            ) [ 0000]
store_ln58               (store         ) [ 0000]
br_ln0                   (br            ) [ 0000]
br_ln62                  (br            ) [ 0000]
store_ln67               (store         ) [ 0000]
store_ln65               (store         ) [ 0000]
br_ln0                   (br            ) [ 0000]
p_Val2_8                 (phi           ) [ 0101]
p_Result_i               (partselect    ) [ 0000]
p_Result_40_i            (partselect    ) [ 0000]
p_Result_31              (bitconcatenate) [ 0000]
write_ln174              (write         ) [ 0000]
ret_ln0                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_raw_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_raw_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_ready_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_idx_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_header_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="metaWritten_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="etherTypeFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="etherTypeFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ethDataFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethDataFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i1.i111"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i112"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_i_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1024" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_axis_raw_internal_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1024" slack="0"/>
<pin id="90" dir="0" index="1" bw="1024" slack="0"/>
<pin id="91" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_raw_internal_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln174_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="1024" slack="0"/>
<pin id="97" dir="0" index="2" bw="1024" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln174_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="16" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="header_ready_1_flag_0_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="header_ready_1_flag_0_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_flag_0_i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="header_idx_1_new_0_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_1_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="header_idx_1_new_0_i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_1_new_0_i/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="metaWritten_1_flag_0_i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="metaWritten_1_flag_0_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_1_flag_0_i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="header_ready_1_flag_1_i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_1_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="header_ready_1_flag_1_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_flag_1_i/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="header_ready_1_new_1_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_1_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="header_ready_1_new_1_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_1_new_1_i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="header_idx_1_new_1_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="header_idx_1_new_1_i (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="header_idx_1_new_1_i_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_1_new_1_i/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="metaWritten_1_flag_1_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="metaWritten_1_flag_1_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="metaWritten_1_flag_1_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_1_flag_1_i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_Val2_8_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="112" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="112" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_8 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Val2_8_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="112" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="112" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_last_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1024" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="header_ready_1_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_1_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="header_idx_1_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Val2_s_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="112" slack="0"/>
<pin id="211" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shl_ln_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="25" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_69_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1024" slack="1"/>
<pin id="223" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln414_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln414_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1024" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="st6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="112" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st6/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln414_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="112" slack="0"/>
<pin id="244" dir="0" index="2" bw="112" slack="0"/>
<pin id="245" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="112" slack="0"/>
<pin id="251" dir="0" index="1" bw="112" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="0" index="3" bw="1" slack="0"/>
<pin id="254" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln414_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="112" slack="0"/>
<pin id="262" dir="0" index="2" bw="112" slack="0"/>
<pin id="263" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_4/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="select_ln414_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="112" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_5/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln414_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_6/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln414_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="112" slack="0"/>
<pin id="285" dir="0" index="1" bw="112" slack="0"/>
<pin id="286" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xor_ln414_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="112" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln414_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="112" slack="0"/>
<pin id="297" dir="0" index="1" bw="112" slack="0"/>
<pin id="298" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_3/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln414_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="112" slack="0"/>
<pin id="303" dir="0" index="1" bw="112" slack="0"/>
<pin id="304" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_4/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="112" slack="0"/>
<pin id="309" dir="0" index="1" bw="112" slack="0"/>
<pin id="310" dir="1" index="2" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln414_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="112" slack="0"/>
<pin id="315" dir="0" index="1" bw="112" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln67_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="metaWritten_1_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_1_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln62_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln62_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln62/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln62_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="16" slack="0"/>
<pin id="346" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln62_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln58_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln67_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln65_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="112" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="0" index="3" bw="8" slack="0"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_40_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="112" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="0" index="3" bw="8" slack="0"/>
<pin id="389" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_40_i/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Result_31_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="407" class="1005" name="s_axis_raw_internal_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1024" slack="1"/>
<pin id="409" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="s_axis_raw_internal_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_last_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_Val2_s_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="112" slack="1"/>
<pin id="427" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="430" class="1005" name="p_Result_s_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="112" slack="1"/>
<pin id="432" dir="1" index="1" bw="112" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="435" class="1005" name="metaWritten_1_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="78" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="58" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="88" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="228"><net_src comp="213" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="230" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="224" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="221" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="241" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="224" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="249" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="221" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="224" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="224" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="267" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="209" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="259" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="295" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="6" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="205" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="111" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="335"><net_src comp="330" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="341"><net_src comp="336" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="122" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="349"><net_src comp="342" pin="3"/><net_sink comp="166" pin=2"/></net>

<net id="354"><net_src comp="132" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="355"><net_src comp="350" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="360"><net_src comp="155" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="8" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="166" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="155" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="187" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="46" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="187" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="384" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="374" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="406"><net_src comp="80" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="88" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="417"><net_src comp="193" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="428"><net_src comp="209" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="433"><net_src comp="307" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="438"><net_src comp="326" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: header_ready_1 | {2 }
	Port: header_idx_1 | {2 }
	Port: header_header_V_1 | {2 }
	Port: metaWritten_1 | {2 }
	Port: etherTypeFifo | {3 }
	Port: ethDataFifo | {2 }
 - Input state : 
	Port: detect_eth_protocol<512> : s_axis_raw_internal | {1 }
	Port: detect_eth_protocol<512> : header_ready_1 | {2 }
	Port: detect_eth_protocol<512> : header_idx_1 | {2 }
	Port: detect_eth_protocol<512> : header_header_V_1 | {2 }
	Port: detect_eth_protocol<512> : metaWritten_1 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		icmp_ln414 : 2
		st6 : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_4 : 5
		select_ln414_5 : 3
		select_ln414_6 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_3 : 4
		and_ln414_4 : 6
		p_Result_s : 4
		store_ln414 : 4
		add_ln67 : 1
		header_ready_1_flag_0_i : 2
		header_idx_1_new_0_i : 2
		br_ln54 : 1
		metaWritten_1_flag_0_i : 2
		or_ln62 : 3
		select_ln62 : 3
		or_ln62_1 : 3
		header_ready_1_flag_1_i : 3
		header_ready_1_new_1_i : 1
		header_idx_1_new_1_i : 4
		metaWritten_1_flag_1_i : 3
		br_ln62 : 4
		store_ln58 : 2
		br_ln62 : 4
		store_ln67 : 5
		store_ln65 : 2
	State 3
		p_Result_i : 1
		p_Result_40_i : 1
		p_Result_31 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |         select_ln414_fu_241         |    0    |   108   |
|          |        select_ln414_4_fu_259        |    0    |   108   |
|  select  |        select_ln414_5_fu_267        |    0    |   108   |
|          |        select_ln414_6_fu_275        |    0    |    2    |
|          |          select_ln62_fu_342         |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|          |           and_ln414_fu_283          |    0    |   112   |
|    and   |          and_ln414_3_fu_295         |    0    |   112   |
|          |          and_ln414_4_fu_301         |    0    |   112   |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_s_fu_307          |    0    |   112   |
|    or    |            or_ln62_fu_330           |    0    |    2    |
|          |           or_ln62_1_fu_350          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln414_fu_289          |    0    |   112   |
|          |           xor_ln62_fu_336           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln67_fu_319           |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln414_fu_224          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_80        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | s_axis_raw_internal_read_read_fu_88 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |       write_ln174_write_fu_94       |    0    |    0    |
|          |       write_ln174_write_fu_101      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|          tmp_last_V_fu_193          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            shl_ln_fu_213            |    0    |    0    |
|bitconcatenate|              st6_fu_233             |    0    |    0    |
|          |          p_Result_31_fu_394         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |            tmp_69_fu_221            |    0    |    0    |
|          |          trunc_ln414_fu_230         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_249             |    0    |    0    |
|partselect|          p_Result_i_fu_374          |    0    |    0    |
|          |         p_Result_40_i_fu_384        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   947   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|  header_idx_1_new_0_i_reg_119  |   16   |
|  header_idx_1_new_1_i_reg_162  |   16   |
| header_ready_1_flag_0_i_reg_108|    1   |
| header_ready_1_flag_1_i_reg_140|    1   |
| header_ready_1_new_1_i_reg_151 |    1   |
| metaWritten_1_flag_0_i_reg_129 |    1   |
| metaWritten_1_flag_1_i_reg_173 |    1   |
|   metaWritten_1_load_reg_435   |    1   |
|       p_Result_s_reg_430       |   112  |
|        p_Val2_8_reg_184        |   112  |
|        p_Val2_s_reg_425        |   112  |
|s_axis_raw_internal_read_reg_407|  1024  |
|          tmp_i_reg_403         |    1   |
|       tmp_last_V_reg_414       |    1   |
+--------------------------------+--------+
|              Total             |  1400  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   947  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1400  |    -   |
+-----------+--------+--------+
|   Total   |  1400  |   947  |
+-----------+--------+--------+
