#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555f094031a0 .scope module, "manualTestALUSlice" "manualTestALUSlice" 2 6;
 .timescale -9 -12;
v0x555f096e2e60_0 .net "carryout", 0 0, L_0x555f097943b0;  1 drivers
v0x555f096e2f50_0 .var "command", 2 0;
v0x555f096e2ff0_0 .var "operandA", 31 0;
v0x555f096e30f0_0 .var "operandB", 31 0;
v0x555f096e31c0_0 .net "overflow", 0 0, L_0x555f09794250;  1 drivers
v0x555f096e3260_0 .net "result", 31 0, L_0x555f097e5190;  1 drivers
S_0x555f0967cb60 .scope module, "alu" "ALU" 2 14, 3 8 0, S_0x555f094031a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x555f09790f90/d .functor NOT 1, L_0x555f097910a0, C4<0>, C4<0>, C4<0>;
L_0x555f09790f90 .delay 1 (10000,10000,10000) L_0x555f09790f90/d;
L_0x555f09791190/d .functor NOT 1, L_0x555f097912a0, C4<0>, C4<0>, C4<0>;
L_0x555f09791190 .delay 1 (10000,10000,10000) L_0x555f09791190/d;
L_0x555f09791590/d .functor AND 1, L_0x555f09791790, L_0x555f09790f90, L_0x555f09791190, C4<1>;
L_0x555f09791590 .delay 1 (30000,30000,30000) L_0x555f09791590/d;
RS_0x7f7ddce30798 .resolv tri, L_0x555f09747090, L_0x555f0974c190, L_0x555f09751170, L_0x555f09756260, L_0x555f0975b1b0, L_0x555f097601c0, L_0x555f097652b0, L_0x555f0976a5f0, L_0x555f0976f760, L_0x555f09774800, L_0x555f0977a1f0, L_0x555f0977fc30, L_0x555f09784ea0, L_0x555f0978a150, L_0x555f0978f440, L_0x555f097926e0;
o0x7f7ddce41b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555f09794250/d .functor XOR 1, RS_0x7f7ddce30798, o0x7f7ddce41b68, C4<0>, C4<0>;
L_0x555f09794250 .delay 1 (20000,20000,20000) L_0x555f09794250/d;
L_0x555f097943b0/d .functor AND 1, RS_0x7f7ddce30798, C4<1>, C4<1>, C4<1>;
L_0x555f097943b0 .delay 1 (10000,10000,10000) L_0x555f097943b0/d;
v0x555f096e20b0_0 .net *"_s121", 0 0, L_0x555f097910a0;  1 drivers
v0x555f096e21b0_0 .net *"_s123", 0 0, L_0x555f097912a0;  1 drivers
v0x555f096e2290_0 .net *"_s125", 0 0, L_0x555f09791790;  1 drivers
o0x7f7ddce41b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555f096e2350_0 name=_s134
v0x555f096e2430_0 .net "carryout", 0 0, L_0x555f097943b0;  alias, 1 drivers
v0x555f096e2540_0 .net8 "carryout1", 0 0, RS_0x7f7ddce30798;  16 drivers
v0x555f096e25e0_0 .net "carryout2", 0 0, o0x7f7ddce41b68;  0 drivers
v0x555f096e26a0_0 .net "command", 2 0, v0x555f096e2f50_0;  1 drivers
v0x555f096e2760_0 .net "notCommand1", 0 0, L_0x555f09790f90;  1 drivers
v0x555f096e2820_0 .net "notCommand2", 0 0, L_0x555f09791190;  1 drivers
v0x555f096e28e0_0 .net "operandA", 31 0, v0x555f096e2ff0_0;  1 drivers
v0x555f096e29c0_0 .net "operandB", 31 0, v0x555f096e30f0_0;  1 drivers
v0x555f096e2aa0_0 .net "overflow", 0 0, L_0x555f09794250;  alias, 1 drivers
v0x555f096e2b60_0 .net "result", 31 0, L_0x555f097e5190;  alias, 1 drivers
v0x555f096e2c40_0 .net "subtract", 0 0, L_0x555f09791590;  1 drivers
o0x7f7ddce41cb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555f096e2ce0_0 .net "zero", 0 0, o0x7f7ddce41cb8;  0 drivers
L_0x555f09745ff0 .part v0x555f096e2ff0_0, 1, 1;
L_0x555f097460e0 .part v0x555f096e30f0_0, 1, 1;
L_0x555f097488f0 .part v0x555f096e2ff0_0, 2, 1;
L_0x555f09748990 .part v0x555f096e30f0_0, 2, 1;
L_0x555f0974b0f0 .part v0x555f096e2ff0_0, 3, 1;
L_0x555f0974b220 .part v0x555f096e30f0_0, 3, 1;
L_0x555f0974d9f0 .part v0x555f096e2ff0_0, 4, 1;
L_0x555f0974da90 .part v0x555f096e30f0_0, 4, 1;
L_0x555f097501c0 .part v0x555f096e2ff0_0, 5, 1;
L_0x555f09750260 .part v0x555f096e30f0_0, 5, 1;
L_0x555f09752990 .part v0x555f096e2ff0_0, 6, 1;
L_0x555f09752a30 .part v0x555f096e30f0_0, 6, 1;
L_0x555f09755120 .part v0x555f096e2ff0_0, 7, 1;
L_0x555f097551c0 .part v0x555f096e30f0_0, 7, 1;
L_0x555f097579f0 .part v0x555f096e2ff0_0, 8, 1;
L_0x555f09757a90 .part v0x555f096e30f0_0, 8, 1;
L_0x555f0975a200 .part v0x555f096e2ff0_0, 9, 1;
L_0x555f0975a2a0 .part v0x555f096e30f0_0, 9, 1;
L_0x555f0975c9d0 .part v0x555f096e2ff0_0, 10, 1;
L_0x555f0975ca70 .part v0x555f096e30f0_0, 10, 1;
L_0x555f0975f160 .part v0x555f096e2ff0_0, 11, 1;
L_0x555f0975f200 .part v0x555f096e30f0_0, 11, 1;
L_0x555f097619e0 .part v0x555f096e2ff0_0, 12, 1;
L_0x555f09761a80 .part v0x555f096e30f0_0, 12, 1;
L_0x555f09764230 .part v0x555f096e2ff0_0, 13, 1;
L_0x555f097642d0 .part v0x555f096e30f0_0, 13, 1;
L_0x555f09766ad0 .part v0x555f096e2ff0_0, 14, 1;
L_0x555f09766b70 .part v0x555f096e30f0_0, 14, 1;
L_0x555f09769340 .part v0x555f096e2ff0_0, 15, 1;
L_0x555f097693e0 .part v0x555f096e30f0_0, 15, 1;
L_0x555f0976be10 .part v0x555f096e2ff0_0, 16, 1;
L_0x555f0976beb0 .part v0x555f096e30f0_0, 16, 1;
L_0x555f0976e6a0 .part v0x555f096e2ff0_0, 17, 1;
L_0x555f0976e740 .part v0x555f096e30f0_0, 17, 1;
L_0x555f09770f80 .part v0x555f096e2ff0_0, 18, 1;
L_0x555f09771020 .part v0x555f096e30f0_0, 18, 1;
L_0x555f09773720 .part v0x555f096e2ff0_0, 19, 1;
L_0x555f097737c0 .part v0x555f096e30f0_0, 19, 1;
L_0x555f09776020 .part v0x555f096e2ff0_0, 20, 1;
L_0x555f097760c0 .part v0x555f096e30f0_0, 20, 1;
L_0x555f097788f0 .part v0x555f096e2ff0_0, 21, 1;
L_0x555f09778990 .part v0x555f096e30f0_0, 21, 1;
L_0x555f0977c220 .part v0x555f096e2ff0_0, 22, 1;
L_0x555f0977c2c0 .part v0x555f096e30f0_0, 22, 1;
L_0x555f0977eb10 .part v0x555f096e2ff0_0, 23, 1;
L_0x555f0977ebb0 .part v0x555f096e30f0_0, 23, 1;
L_0x555f09781450 .part v0x555f096e2ff0_0, 24, 1;
L_0x555f097814f0 .part v0x555f096e30f0_0, 24, 1;
L_0x555f09783d60 .part v0x555f096e2ff0_0, 25, 1;
L_0x555f09783e00 .part v0x555f096e30f0_0, 25, 1;
L_0x555f097866c0 .part v0x555f096e2ff0_0, 26, 1;
L_0x555f09786760 .part v0x555f096e30f0_0, 26, 1;
L_0x555f09788ff0 .part v0x555f096e2ff0_0, 27, 1;
L_0x555f09789090 .part v0x555f096e30f0_0, 27, 1;
L_0x555f0978b970 .part v0x555f096e2ff0_0, 28, 1;
L_0x555f0978ba10 .part v0x555f096e30f0_0, 28, 1;
L_0x555f0978e2c0 .part v0x555f096e2ff0_0, 29, 1;
L_0x555f0978e360 .part v0x555f096e30f0_0, 29, 1;
L_0x555f09790c60 .part v0x555f096e2ff0_0, 30, 1;
L_0x555f09790d00 .part v0x555f096e30f0_0, 30, 1;
L_0x555f097910a0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f097912a0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09791790 .part v0x555f096e2f50_0, 0, 1;
L_0x555f09793f00 .part v0x555f096e2ff0_0, 0, 1;
L_0x555f097941b0 .part v0x555f096e30f0_0, 0, 1;
LS_0x555f097e5190_0_0 .concat [ 1 1 1 1], L_0x555f09793cb0, L_0x555f09745da0, L_0x555f097486a0, L_0x555f0974aea0;
LS_0x555f097e5190_0_4 .concat [ 1 1 1 1], L_0x555f0974d7a0, L_0x555f0974ff70, L_0x555f09752740, L_0x555f09754ed0;
LS_0x555f097e5190_0_8 .concat [ 1 1 1 1], L_0x555f097577a0, L_0x555f09759fb0, L_0x555f0975c780, L_0x555f0975ef10;
LS_0x555f097e5190_0_12 .concat [ 1 1 1 1], L_0x555f09761790, L_0x555f09763fe0, L_0x555f09766880, L_0x555f097690f0;
LS_0x555f097e5190_0_16 .concat [ 1 1 1 1], L_0x555f0976bbc0, L_0x555f0976e450, L_0x555f09770d30, L_0x555f097734d0;
LS_0x555f097e5190_0_20 .concat [ 1 1 1 1], L_0x555f09775dd0, L_0x555f097786a0, L_0x555f0977bfd0, L_0x555f0977e8c0;
LS_0x555f097e5190_0_24 .concat [ 1 1 1 1], L_0x555f09781200, L_0x555f09783b10, L_0x555f09786470, L_0x555f09788da0;
LS_0x555f097e5190_0_28 .concat [ 1 1 1 1], L_0x555f0978b720, L_0x555f0978e070, L_0x555f09790a10, o0x7f7ddce41b08;
LS_0x555f097e5190_1_0 .concat [ 4 4 4 4], LS_0x555f097e5190_0_0, LS_0x555f097e5190_0_4, LS_0x555f097e5190_0_8, LS_0x555f097e5190_0_12;
LS_0x555f097e5190_1_4 .concat [ 4 4 4 4], LS_0x555f097e5190_0_16, LS_0x555f097e5190_0_20, LS_0x555f097e5190_0_24, LS_0x555f097e5190_0_28;
L_0x555f097e5190 .concat [ 16 16 0 0], LS_0x555f097e5190_1_0, LS_0x555f097e5190_1_4;
S_0x555f0967c790 .scope module, "bitslice1" "structuralBitSlice" 3 26, 4 65 0, S_0x555f0967cb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09791880/d .functor NOT 1, L_0x555f09791990, C4<0>, C4<0>, C4<0>;
L_0x555f09791880 .delay 1 (10000,10000,10000) L_0x555f09791880/d;
L_0x555f09791a80/d .functor NOT 1, L_0x555f09791b90, C4<0>, C4<0>, C4<0>;
L_0x555f09791a80 .delay 1 (10000,10000,10000) L_0x555f09791a80/d;
L_0x555f09791c80/d .functor AND 1, L_0x555f09791e30, L_0x555f09791880, L_0x555f09791a80, C4<1>;
L_0x555f09791c80 .delay 1 (30000,30000,30000) L_0x555f09791c80/d;
L_0x555f09791f20/d .functor XOR 1, L_0x555f09791c80, L_0x555f097941b0, C4<0>, C4<0>;
L_0x555f09791f20 .delay 1 (20000,20000,20000) L_0x555f09791f20/d;
L_0x555f09792080/d .functor XOR 1, L_0x555f09793f00, L_0x555f09791f20, C4<0>, C4<0>;
L_0x555f09792080 .delay 1 (20000,20000,20000) L_0x555f09792080/d;
L_0x555f097921e0/d .functor XOR 1, L_0x555f09792080, L_0x555f09791590, C4<0>, C4<0>;
L_0x555f097921e0 .delay 1 (20000,20000,20000) L_0x555f097921e0/d;
L_0x555f09792390/d .functor AND 1, L_0x555f09793f00, L_0x555f097941b0, C4<1>, C4<1>;
L_0x555f09792390 .delay 1 (20000,20000,20000) L_0x555f09792390/d;
L_0x555f09792540/d .functor AND 1, L_0x555f09791590, L_0x555f09792080, C4<1>, C4<1>;
L_0x555f09792540 .delay 1 (20000,20000,20000) L_0x555f09792540/d;
L_0x555f097926e0/d .functor OR 1, L_0x555f09792390, L_0x555f09792540, C4<0>, C4<0>;
L_0x555f097926e0 .delay 1 (20000,20000,20000) L_0x555f097926e0/d;
L_0x555f09792890/d .functor OR 1, L_0x555f09793f00, L_0x555f097941b0, C4<0>, C4<0>;
L_0x555f09792890 .delay 1 (20000,20000,20000) L_0x555f09792890/d;
L_0x555f09792a00/d .functor XOR 1, v0x555f094b2780_0, L_0x555f09792890, C4<0>, C4<0>;
L_0x555f09792a00 .delay 1 (20000,20000,20000) L_0x555f09792a00/d;
L_0x555f09792bb0/d .functor XOR 1, v0x555f094b2780_0, L_0x555f09792390, C4<0>, C4<0>;
L_0x555f09792bb0 .delay 1 (20000,20000,20000) L_0x555f09792bb0/d;
L_0x555f09792d80/d .functor XOR 1, L_0x555f09793f00, L_0x555f097941b0, C4<0>, C4<0>;
L_0x555f09792d80 .delay 1 (20000,20000,20000) L_0x555f09792d80/d;
v0x555f095058f0_0 .net "AB", 0 0, L_0x555f09792390;  1 drivers
v0x555f095059b0_0 .net "AorB", 0 0, L_0x555f09792890;  1 drivers
v0x555f094f66e0_0 .net "AxorB", 0 0, L_0x555f09792d80;  1 drivers
v0x555f094f67b0_0 .net "AxorB2", 0 0, L_0x555f09792080;  1 drivers
v0x555f094e74d0_0 .net "AxorBC", 0 0, L_0x555f09792540;  1 drivers
v0x555f094e7570_0 .net *"_s1", 0 0, L_0x555f09791990;  1 drivers
v0x555f094d82c0_0 .net *"_s3", 0 0, L_0x555f09791b90;  1 drivers
v0x555f094d83a0_0 .net *"_s5", 0 0, L_0x555f09791e30;  1 drivers
v0x555f095862d0_0 .net "a", 0 0, L_0x555f09793f00;  1 drivers
v0x555f09586370_0 .net "address0", 0 0, v0x555f094c1990_0;  1 drivers
v0x555f09586410_0 .net "address1", 0 0, v0x555f094b9fe0_0;  1 drivers
v0x555f0957e970_0 .net "b", 0 0, L_0x555f097941b0;  1 drivers
v0x555f0957ea30_0 .net "carryin", 0 0, L_0x555f09791590;  alias, 1 drivers
v0x555f095770c0_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f09577180_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0956f760_0 .net "invert", 0 0, v0x555f094b2780_0;  1 drivers
v0x555f0956f800_0 .net "nandand", 0 0, L_0x555f09792bb0;  1 drivers
v0x555f0956f8a0_0 .net "newB", 0 0, L_0x555f09791f20;  1 drivers
v0x555f09567eb0_0 .net "noror", 0 0, L_0x555f09792a00;  1 drivers
v0x555f09567f80_0 .net "notControl1", 0 0, L_0x555f09791880;  1 drivers
v0x555f093203a0_0 .net "notControl2", 0 0, L_0x555f09791a80;  1 drivers
v0x555f09320440_0 .net "subtract", 0 0, L_0x555f09791c80;  1 drivers
v0x555f093204e0_0 .net "sum", 0 0, L_0x555f09793cb0;  1 drivers
v0x555f093205b0_0 .net "sumval", 0 0, L_0x555f097921e0;  1 drivers
L_0x555f09791990 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09791b90 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09791e30 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0966c230 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0967c790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f094c91f0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f094c1990_0 .var "address0", 0 0;
v0x555f094b9fe0_0 .var "address1", 0 0;
v0x555f094b2780_0 .var "invert", 0 0;
E_0x555f093187f0 .event edge, v0x555f094c91f0_0;
S_0x555f09558ce0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0967c790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09792fb0/d .functor NOT 1, v0x555f094c1990_0, C4<0>, C4<0>, C4<0>;
L_0x555f09792fb0 .delay 1 (10000,10000,10000) L_0x555f09792fb0/d;
L_0x555f09793070/d .functor NOT 1, v0x555f094b9fe0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09793070 .delay 1 (10000,10000,10000) L_0x555f09793070/d;
L_0x555f09793180/d .functor AND 1, v0x555f094c1990_0, v0x555f094b9fe0_0, C4<1>, C4<1>;
L_0x555f09793180 .delay 1 (20000,20000,20000) L_0x555f09793180/d;
L_0x555f09793360/d .functor AND 1, v0x555f094c1990_0, L_0x555f09793070, C4<1>, C4<1>;
L_0x555f09793360 .delay 1 (20000,20000,20000) L_0x555f09793360/d;
L_0x555f09793470/d .functor AND 1, L_0x555f09792fb0, v0x555f094b9fe0_0, C4<1>, C4<1>;
L_0x555f09793470 .delay 1 (20000,20000,20000) L_0x555f09793470/d;
L_0x555f097935d0/d .functor AND 1, L_0x555f09792fb0, L_0x555f09793070, C4<1>, C4<1>;
L_0x555f097935d0 .delay 1 (20000,20000,20000) L_0x555f097935d0/d;
L_0x555f097936e0/d .functor AND 1, L_0x555f097921e0, L_0x555f097935d0, C4<1>, C4<1>;
L_0x555f097936e0 .delay 1 (20000,20000,20000) L_0x555f097936e0/d;
L_0x555f09793840/d .functor AND 1, L_0x555f09792a00, L_0x555f09793360, C4<1>, C4<1>;
L_0x555f09793840 .delay 1 (20000,20000,20000) L_0x555f09793840/d;
L_0x555f097939f0/d .functor AND 1, L_0x555f09792bb0, L_0x555f09793470, C4<1>, C4<1>;
L_0x555f097939f0 .delay 1 (20000,20000,20000) L_0x555f097939f0/d;
L_0x555f09793b50/d .functor AND 1, L_0x555f09792d80, L_0x555f09793180, C4<1>, C4<1>;
L_0x555f09793b50 .delay 1 (20000,20000,20000) L_0x555f09793b50/d;
L_0x555f09793cb0/d .functor OR 1, L_0x555f097936e0, L_0x555f09793840, L_0x555f097939f0, L_0x555f09793b50;
L_0x555f09793cb0 .delay 1 (40000,40000,40000) L_0x555f09793cb0/d;
v0x555f094aace0_0 .net "A0andA1", 0 0, L_0x555f09793180;  1 drivers
v0x555f0958f080_0 .net "A0andnotA1", 0 0, L_0x555f09793360;  1 drivers
v0x555f09551430_0 .net "addr0", 0 0, v0x555f094c1990_0;  alias, 1 drivers
v0x555f09549a90_0 .net "addr1", 0 0, v0x555f094b9fe0_0;  alias, 1 drivers
v0x555f09549b30_0 .net "in0", 0 0, L_0x555f097921e0;  alias, 1 drivers
v0x555f09549bd0_0 .net "in0and", 0 0, L_0x555f097936e0;  1 drivers
v0x555f09542130_0 .net "in1", 0 0, L_0x555f09792a00;  alias, 1 drivers
v0x555f095421d0_0 .net "in1and", 0 0, L_0x555f09793840;  1 drivers
v0x555f0953a880_0 .net "in2", 0 0, L_0x555f09792bb0;  alias, 1 drivers
v0x555f09532f20_0 .net "in2and", 0 0, L_0x555f097939f0;  1 drivers
v0x555f09532fe0_0 .net "in3", 0 0, L_0x555f09792d80;  alias, 1 drivers
v0x555f0952b670_0 .net "in3and", 0 0, L_0x555f09793b50;  1 drivers
v0x555f0952b730_0 .net "notA0", 0 0, L_0x555f09792fb0;  1 drivers
v0x555f09523d10_0 .net "notA0andA1", 0 0, L_0x555f09793470;  1 drivers
v0x555f09523dd0_0 .net "notA0andnotA1", 0 0, L_0x555f097935d0;  1 drivers
v0x555f09514b00_0 .net "notA1", 0 0, L_0x555f09793070;  1 drivers
v0x555f09514bc0_0 .net "out", 0 0, L_0x555f09793cb0;  alias, 1 drivers
S_0x555f0931a820 .scope generate, "genblock[1]" "genblock[1]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f0931a9e0 .param/l "i" 0 3 30, +C4<01>;
v0x555f0968e530_0 .net "carryout2", 0 0, L_0x555f097446f0;  1 drivers
S_0x555f0931aaa0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0931a820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09742f00/d .functor NOT 1, L_0x555f09743140, C4<0>, C4<0>, C4<0>;
L_0x555f09742f00 .delay 1 (10000,10000,10000) L_0x555f09742f00/d;
L_0x555f09743a40/d .functor NOT 1, L_0x555f09743b70, C4<0>, C4<0>, C4<0>;
L_0x555f09743a40 .delay 1 (10000,10000,10000) L_0x555f09743a40/d;
L_0x555f09743c60/d .functor AND 1, L_0x555f09743e10, L_0x555f09742f00, L_0x555f09743a40, C4<1>;
L_0x555f09743c60 .delay 1 (30000,30000,30000) L_0x555f09743c60/d;
L_0x555f09743f00/d .functor XOR 1, L_0x555f09743c60, L_0x555f097460e0, C4<0>, C4<0>;
L_0x555f09743f00 .delay 1 (20000,20000,20000) L_0x555f09743f00/d;
L_0x555f09744090/d .functor XOR 1, L_0x555f09745ff0, L_0x555f09743f00, C4<0>, C4<0>;
L_0x555f09744090 .delay 1 (20000,20000,20000) L_0x555f09744090/d;
L_0x555f097441f0/d .functor XOR 1, L_0x555f09744090, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f097441f0 .delay 1 (20000,20000,20000) L_0x555f097441f0/d;
L_0x555f097443e0/d .functor AND 1, L_0x555f09745ff0, L_0x555f097460e0, C4<1>, C4<1>;
L_0x555f097443e0 .delay 1 (20000,20000,20000) L_0x555f097443e0/d;
L_0x555f09744590/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09744090, C4<1>, C4<1>;
L_0x555f09744590 .delay 1 (20000,20000,20000) L_0x555f09744590/d;
L_0x555f097446f0/d .functor OR 1, L_0x555f097443e0, L_0x555f09744590, C4<0>, C4<0>;
L_0x555f097446f0 .delay 1 (20000,20000,20000) L_0x555f097446f0/d;
L_0x555f097448a0/d .functor OR 1, L_0x555f09745ff0, L_0x555f097460e0, C4<0>, C4<0>;
L_0x555f097448a0 .delay 1 (20000,20000,20000) L_0x555f097448a0/d;
L_0x555f09744a10/d .functor XOR 1, v0x555f0930b200_0, L_0x555f097448a0, C4<0>, C4<0>;
L_0x555f09744a10 .delay 1 (20000,20000,20000) L_0x555f09744a10/d;
L_0x555f09744bc0/d .functor XOR 1, v0x555f0930b200_0, L_0x555f097443e0, C4<0>, C4<0>;
L_0x555f09744bc0 .delay 1 (20000,20000,20000) L_0x555f09744bc0/d;
L_0x555f09744d90/d .functor XOR 1, L_0x555f09745ff0, L_0x555f097460e0, C4<0>, C4<0>;
L_0x555f09744d90 .delay 1 (20000,20000,20000) L_0x555f09744d90/d;
v0x555f0968a640_0 .net "AB", 0 0, L_0x555f097443e0;  1 drivers
v0x555f0968a6e0_0 .net "AorB", 0 0, L_0x555f097448a0;  1 drivers
v0x555f0968a780_0 .net "AxorB", 0 0, L_0x555f09744d90;  1 drivers
v0x555f0968a820_0 .net "AxorB2", 0 0, L_0x555f09744090;  1 drivers
v0x555f0968a8c0_0 .net "AxorBC", 0 0, L_0x555f09744590;  1 drivers
v0x555f0968a960_0 .net *"_s1", 0 0, L_0x555f09743140;  1 drivers
v0x555f0968aa00_0 .net *"_s3", 0 0, L_0x555f09743b70;  1 drivers
v0x555f0968aaa0_0 .net *"_s5", 0 0, L_0x555f09743e10;  1 drivers
v0x555f0968ab40_0 .net "a", 0 0, L_0x555f09745ff0;  1 drivers
v0x555f0968abe0_0 .net "address0", 0 0, v0x555f0930fb70_0;  1 drivers
v0x555f0968ac80_0 .net "address1", 0 0, v0x555f0930b160_0;  1 drivers
v0x555f0968ad20_0 .net "b", 0 0, L_0x555f097460e0;  1 drivers
v0x555f0968adc0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f0968ae60_0 .net "carryout", 0 0, L_0x555f097446f0;  alias, 1 drivers
v0x555f0968af00_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0968afa0_0 .net "invert", 0 0, v0x555f0930b200_0;  1 drivers
v0x555f0968b040_0 .net "nandand", 0 0, L_0x555f09744bc0;  1 drivers
v0x555f0968b1f0_0 .net "newB", 0 0, L_0x555f09743f00;  1 drivers
v0x555f0968b290_0 .net "noror", 0 0, L_0x555f09744a10;  1 drivers
v0x555f0968b360_0 .net "notControl1", 0 0, L_0x555f09742f00;  1 drivers
v0x555f0968b400_0 .net "notControl2", 0 0, L_0x555f09743a40;  1 drivers
v0x555f0968b4a0_0 .net "subtract", 0 0, L_0x555f09743c60;  1 drivers
v0x555f0968b540_0 .net "sum", 0 0, L_0x555f09745da0;  1 drivers
v0x555f0968b610_0 .net "sumval", 0 0, L_0x555f097441f0;  1 drivers
L_0x555f09743140 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09743b70 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09743e10 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0930f860 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0931aaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0930fa60_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0930fb70_0 .var "address0", 0 0;
v0x555f0930b160_0 .var "address1", 0 0;
v0x555f0930b200_0 .var "invert", 0 0;
S_0x555f0930b370 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0931aaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09744fc0/d .functor NOT 1, v0x555f0930fb70_0, C4<0>, C4<0>, C4<0>;
L_0x555f09744fc0 .delay 1 (10000,10000,10000) L_0x555f09744fc0/d;
L_0x555f097450a0/d .functor NOT 1, v0x555f0930b160_0, C4<0>, C4<0>, C4<0>;
L_0x555f097450a0 .delay 1 (10000,10000,10000) L_0x555f097450a0/d;
L_0x555f097451d0/d .functor AND 1, v0x555f0930fb70_0, v0x555f0930b160_0, C4<1>, C4<1>;
L_0x555f097451d0 .delay 1 (20000,20000,20000) L_0x555f097451d0/d;
L_0x555f097453b0/d .functor AND 1, v0x555f0930fb70_0, L_0x555f097450a0, C4<1>, C4<1>;
L_0x555f097453b0 .delay 1 (20000,20000,20000) L_0x555f097453b0/d;
L_0x555f097454c0/d .functor AND 1, L_0x555f09744fc0, v0x555f0930b160_0, C4<1>, C4<1>;
L_0x555f097454c0 .delay 1 (20000,20000,20000) L_0x555f097454c0/d;
L_0x555f09745620/d .functor AND 1, L_0x555f09744fc0, L_0x555f097450a0, C4<1>, C4<1>;
L_0x555f09745620 .delay 1 (20000,20000,20000) L_0x555f09745620/d;
L_0x555f09745770/d .functor AND 1, L_0x555f097441f0, L_0x555f09745620, C4<1>, C4<1>;
L_0x555f09745770 .delay 1 (20000,20000,20000) L_0x555f09745770/d;
L_0x555f097458d0/d .functor AND 1, L_0x555f09744a10, L_0x555f097453b0, C4<1>, C4<1>;
L_0x555f097458d0 .delay 1 (20000,20000,20000) L_0x555f097458d0/d;
L_0x555f09745a80/d .functor AND 1, L_0x555f09744bc0, L_0x555f097454c0, C4<1>, C4<1>;
L_0x555f09745a80 .delay 1 (20000,20000,20000) L_0x555f09745a80/d;
L_0x555f09745be0/d .functor AND 1, L_0x555f09744d90, L_0x555f097451d0, C4<1>, C4<1>;
L_0x555f09745be0 .delay 1 (20000,20000,20000) L_0x555f09745be0/d;
L_0x555f09745da0/d .functor OR 1, L_0x555f09745770, L_0x555f097458d0, L_0x555f09745a80, L_0x555f09745be0;
L_0x555f09745da0 .delay 1 (40000,40000,40000) L_0x555f09745da0/d;
v0x555f0931cdc0_0 .net "A0andA1", 0 0, L_0x555f097451d0;  1 drivers
v0x555f0931ce80_0 .net "A0andnotA1", 0 0, L_0x555f097453b0;  1 drivers
v0x555f0931cf40_0 .net "addr0", 0 0, v0x555f0930fb70_0;  alias, 1 drivers
v0x555f0931d010_0 .net "addr1", 0 0, v0x555f0930b160_0;  alias, 1 drivers
v0x555f09315650_0 .net "in0", 0 0, L_0x555f097441f0;  alias, 1 drivers
v0x555f093156f0_0 .net "in0and", 0 0, L_0x555f09745770;  1 drivers
v0x555f09315790_0 .net "in1", 0 0, L_0x555f09744a10;  alias, 1 drivers
v0x555f09315830_0 .net "in1and", 0 0, L_0x555f097458d0;  1 drivers
v0x555f093158f0_0 .net "in2", 0 0, L_0x555f09744bc0;  alias, 1 drivers
v0x555f093159b0_0 .net "in2and", 0 0, L_0x555f09745a80;  1 drivers
v0x555f0968a0d0_0 .net "in3", 0 0, L_0x555f09744d90;  alias, 1 drivers
v0x555f0968a170_0 .net "in3and", 0 0, L_0x555f09745be0;  1 drivers
v0x555f0968a210_0 .net "notA0", 0 0, L_0x555f09744fc0;  1 drivers
v0x555f0968a2b0_0 .net "notA0andA1", 0 0, L_0x555f097454c0;  1 drivers
v0x555f0968a350_0 .net "notA0andnotA1", 0 0, L_0x555f09745620;  1 drivers
v0x555f0968a3f0_0 .net "notA1", 0 0, L_0x555f097450a0;  1 drivers
v0x555f0968a490_0 .net "out", 0 0, L_0x555f09745da0;  alias, 1 drivers
S_0x555f0968b760 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0931a820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097461d0/d .functor NOT 1, L_0x555f097462e0, C4<0>, C4<0>, C4<0>;
L_0x555f097461d0 .delay 1 (10000,10000,10000) L_0x555f097461d0/d;
L_0x555f097463d0/d .functor NOT 1, L_0x555f09746500, C4<0>, C4<0>, C4<0>;
L_0x555f097463d0 .delay 1 (10000,10000,10000) L_0x555f097463d0/d;
L_0x555f097465f0/d .functor AND 1, L_0x555f097467a0, L_0x555f097461d0, L_0x555f097463d0, C4<1>;
L_0x555f097465f0 .delay 1 (30000,30000,30000) L_0x555f097465f0/d;
L_0x555f09746890/d .functor XOR 1, L_0x555f097465f0, L_0x555f09748990, C4<0>, C4<0>;
L_0x555f09746890 .delay 1 (20000,20000,20000) L_0x555f09746890/d;
L_0x555f097469f0/d .functor XOR 1, L_0x555f097488f0, L_0x555f09746890, C4<0>, C4<0>;
L_0x555f097469f0 .delay 1 (20000,20000,20000) L_0x555f097469f0/d;
L_0x555f09746b50/d .functor XOR 1, L_0x555f097469f0, L_0x555f097446f0, C4<0>, C4<0>;
L_0x555f09746b50 .delay 1 (20000,20000,20000) L_0x555f09746b50/d;
L_0x555f09746d80/d .functor AND 1, L_0x555f097488f0, L_0x555f09748990, C4<1>, C4<1>;
L_0x555f09746d80 .delay 1 (20000,20000,20000) L_0x555f09746d80/d;
L_0x555f09746f30/d .functor AND 1, L_0x555f097446f0, L_0x555f097469f0, C4<1>, C4<1>;
L_0x555f09746f30 .delay 1 (20000,20000,20000) L_0x555f09746f30/d;
L_0x555f09747090/d .functor OR 1, L_0x555f09746d80, L_0x555f09746f30, C4<0>, C4<0>;
L_0x555f09747090 .delay 1 (20000,20000,20000) L_0x555f09747090/d;
L_0x555f09747240/d .functor OR 1, L_0x555f097488f0, L_0x555f09748990, C4<0>, C4<0>;
L_0x555f09747240 .delay 1 (20000,20000,20000) L_0x555f09747240/d;
L_0x555f097473b0/d .functor XOR 1, v0x555f0968be60_0, L_0x555f09747240, C4<0>, C4<0>;
L_0x555f097473b0 .delay 1 (20000,20000,20000) L_0x555f097473b0/d;
L_0x555f09747560/d .functor XOR 1, v0x555f0968be60_0, L_0x555f09746d80, C4<0>, C4<0>;
L_0x555f09747560 .delay 1 (20000,20000,20000) L_0x555f09747560/d;
L_0x555f09747730/d .functor XOR 1, L_0x555f097488f0, L_0x555f09748990, C4<0>, C4<0>;
L_0x555f09747730 .delay 1 (20000,20000,20000) L_0x555f09747730/d;
v0x555f0968d1f0_0 .net "AB", 0 0, L_0x555f09746d80;  1 drivers
v0x555f0968d2d0_0 .net "AorB", 0 0, L_0x555f09747240;  1 drivers
v0x555f0968d390_0 .net "AxorB", 0 0, L_0x555f09747730;  1 drivers
v0x555f0968d460_0 .net "AxorB2", 0 0, L_0x555f097469f0;  1 drivers
v0x555f0968d500_0 .net "AxorBC", 0 0, L_0x555f09746f30;  1 drivers
v0x555f0968d5a0_0 .net *"_s1", 0 0, L_0x555f097462e0;  1 drivers
v0x555f0968d680_0 .net *"_s3", 0 0, L_0x555f09746500;  1 drivers
v0x555f0968d760_0 .net *"_s5", 0 0, L_0x555f097467a0;  1 drivers
v0x555f0968d840_0 .net "a", 0 0, L_0x555f097488f0;  1 drivers
v0x555f0968d900_0 .net "address0", 0 0, v0x555f0968bcd0_0;  1 drivers
v0x555f0968d9a0_0 .net "address1", 0 0, v0x555f0968bd90_0;  1 drivers
v0x555f0968da90_0 .net "b", 0 0, L_0x555f09748990;  1 drivers
v0x555f0968db50_0 .net "carryin", 0 0, L_0x555f097446f0;  alias, 1 drivers
v0x555f0968dbf0_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f0968dce0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0968dd80_0 .net "invert", 0 0, v0x555f0968be60_0;  1 drivers
v0x555f0968de20_0 .net "nandand", 0 0, L_0x555f09747560;  1 drivers
v0x555f0968dfd0_0 .net "newB", 0 0, L_0x555f09746890;  1 drivers
v0x555f0968e070_0 .net "noror", 0 0, L_0x555f097473b0;  1 drivers
v0x555f0968e110_0 .net "notControl1", 0 0, L_0x555f097461d0;  1 drivers
v0x555f0968e1b0_0 .net "notControl2", 0 0, L_0x555f097463d0;  1 drivers
v0x555f0968e250_0 .net "subtract", 0 0, L_0x555f097465f0;  1 drivers
v0x555f0968e310_0 .net "sum", 0 0, L_0x555f097486a0;  1 drivers
v0x555f0968e3e0_0 .net "sumval", 0 0, L_0x555f09746b50;  1 drivers
L_0x555f097462e0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09746500 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097467a0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0968b9f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0968b760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0968bbf0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0968bcd0_0 .var "address0", 0 0;
v0x555f0968bd90_0 .var "address1", 0 0;
v0x555f0968be60_0 .var "invert", 0 0;
S_0x555f0968bfd0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0968b760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09747960/d .functor NOT 1, v0x555f0968bcd0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09747960 .delay 1 (10000,10000,10000) L_0x555f09747960/d;
L_0x555f09747a20/d .functor NOT 1, v0x555f0968bd90_0, C4<0>, C4<0>, C4<0>;
L_0x555f09747a20 .delay 1 (10000,10000,10000) L_0x555f09747a20/d;
L_0x555f09747b30/d .functor AND 1, v0x555f0968bcd0_0, v0x555f0968bd90_0, C4<1>, C4<1>;
L_0x555f09747b30 .delay 1 (20000,20000,20000) L_0x555f09747b30/d;
L_0x555f09747d10/d .functor AND 1, v0x555f0968bcd0_0, L_0x555f09747a20, C4<1>, C4<1>;
L_0x555f09747d10 .delay 1 (20000,20000,20000) L_0x555f09747d10/d;
L_0x555f09747e20/d .functor AND 1, L_0x555f09747960, v0x555f0968bd90_0, C4<1>, C4<1>;
L_0x555f09747e20 .delay 1 (20000,20000,20000) L_0x555f09747e20/d;
L_0x555f09747f80/d .functor AND 1, L_0x555f09747960, L_0x555f09747a20, C4<1>, C4<1>;
L_0x555f09747f80 .delay 1 (20000,20000,20000) L_0x555f09747f80/d;
L_0x555f097480d0/d .functor AND 1, L_0x555f09746b50, L_0x555f09747f80, C4<1>, C4<1>;
L_0x555f097480d0 .delay 1 (20000,20000,20000) L_0x555f097480d0/d;
L_0x555f09748230/d .functor AND 1, L_0x555f097473b0, L_0x555f09747d10, C4<1>, C4<1>;
L_0x555f09748230 .delay 1 (20000,20000,20000) L_0x555f09748230/d;
L_0x555f097483e0/d .functor AND 1, L_0x555f09747560, L_0x555f09747e20, C4<1>, C4<1>;
L_0x555f097483e0 .delay 1 (20000,20000,20000) L_0x555f097483e0/d;
L_0x555f09748540/d .functor AND 1, L_0x555f09747730, L_0x555f09747b30, C4<1>, C4<1>;
L_0x555f09748540 .delay 1 (20000,20000,20000) L_0x555f09748540/d;
L_0x555f097486a0/d .functor OR 1, L_0x555f097480d0, L_0x555f09748230, L_0x555f097483e0, L_0x555f09748540;
L_0x555f097486a0 .delay 1 (40000,40000,40000) L_0x555f097486a0/d;
v0x555f0968c260_0 .net "A0andA1", 0 0, L_0x555f09747b30;  1 drivers
v0x555f0968c320_0 .net "A0andnotA1", 0 0, L_0x555f09747d10;  1 drivers
v0x555f0968c3e0_0 .net "addr0", 0 0, v0x555f0968bcd0_0;  alias, 1 drivers
v0x555f0968c4b0_0 .net "addr1", 0 0, v0x555f0968bd90_0;  alias, 1 drivers
v0x555f0968c580_0 .net "in0", 0 0, L_0x555f09746b50;  alias, 1 drivers
v0x555f0968c670_0 .net "in0and", 0 0, L_0x555f097480d0;  1 drivers
v0x555f0968c710_0 .net "in1", 0 0, L_0x555f097473b0;  alias, 1 drivers
v0x555f0968c7b0_0 .net "in1and", 0 0, L_0x555f09748230;  1 drivers
v0x555f0968c870_0 .net "in2", 0 0, L_0x555f09747560;  alias, 1 drivers
v0x555f0968c9c0_0 .net "in2and", 0 0, L_0x555f097483e0;  1 drivers
v0x555f0968ca80_0 .net "in3", 0 0, L_0x555f09747730;  alias, 1 drivers
v0x555f0968cb40_0 .net "in3and", 0 0, L_0x555f09748540;  1 drivers
v0x555f0968cc00_0 .net "notA0", 0 0, L_0x555f09747960;  1 drivers
v0x555f0968ccc0_0 .net "notA0andA1", 0 0, L_0x555f09747e20;  1 drivers
v0x555f0968cd80_0 .net "notA0andnotA1", 0 0, L_0x555f09747f80;  1 drivers
v0x555f0968ce40_0 .net "notA1", 0 0, L_0x555f09747a20;  1 drivers
v0x555f0968cf00_0 .net "out", 0 0, L_0x555f097486a0;  alias, 1 drivers
S_0x555f0968e640 .scope generate, "genblock[3]" "genblock[3]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f0968e830 .param/l "i" 0 3 30, +C4<011>;
v0x555f096944f0_0 .net "carryout2", 0 0, L_0x555f09749890;  1 drivers
S_0x555f0968e8f0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0968e640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09748a30/d .functor NOT 1, L_0x555f09748b40, C4<0>, C4<0>, C4<0>;
L_0x555f09748a30 .delay 1 (10000,10000,10000) L_0x555f09748a30/d;
L_0x555f09748c30/d .functor NOT 1, L_0x555f09748d40, C4<0>, C4<0>, C4<0>;
L_0x555f09748c30 .delay 1 (10000,10000,10000) L_0x555f09748c30/d;
L_0x555f09748e30/d .functor AND 1, L_0x555f09748fe0, L_0x555f09748a30, L_0x555f09748c30, C4<1>;
L_0x555f09748e30 .delay 1 (30000,30000,30000) L_0x555f09748e30/d;
L_0x555f097490d0/d .functor XOR 1, L_0x555f09748e30, L_0x555f0974b220, C4<0>, C4<0>;
L_0x555f097490d0 .delay 1 (20000,20000,20000) L_0x555f097490d0/d;
L_0x555f09749230/d .functor XOR 1, L_0x555f0974b0f0, L_0x555f097490d0, C4<0>, C4<0>;
L_0x555f09749230 .delay 1 (20000,20000,20000) L_0x555f09749230/d;
L_0x555f09749390/d .functor XOR 1, L_0x555f09749230, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09749390 .delay 1 (20000,20000,20000) L_0x555f09749390/d;
L_0x555f09749580/d .functor AND 1, L_0x555f0974b0f0, L_0x555f0974b220, C4<1>, C4<1>;
L_0x555f09749580 .delay 1 (20000,20000,20000) L_0x555f09749580/d;
L_0x555f09749730/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09749230, C4<1>, C4<1>;
L_0x555f09749730 .delay 1 (20000,20000,20000) L_0x555f09749730/d;
L_0x555f09749890/d .functor OR 1, L_0x555f09749580, L_0x555f09749730, C4<0>, C4<0>;
L_0x555f09749890 .delay 1 (20000,20000,20000) L_0x555f09749890/d;
L_0x555f09749a40/d .functor OR 1, L_0x555f0974b0f0, L_0x555f0974b220, C4<0>, C4<0>;
L_0x555f09749a40 .delay 1 (20000,20000,20000) L_0x555f09749a40/d;
L_0x555f09749bb0/d .functor XOR 1, v0x555f0968eff0_0, L_0x555f09749a40, C4<0>, C4<0>;
L_0x555f09749bb0 .delay 1 (20000,20000,20000) L_0x555f09749bb0/d;
L_0x555f09749d60/d .functor XOR 1, v0x555f0968eff0_0, L_0x555f09749580, C4<0>, C4<0>;
L_0x555f09749d60 .delay 1 (20000,20000,20000) L_0x555f09749d60/d;
L_0x555f09749f30/d .functor XOR 1, L_0x555f0974b0f0, L_0x555f0974b220, C4<0>, C4<0>;
L_0x555f09749f30 .delay 1 (20000,20000,20000) L_0x555f09749f30/d;
v0x555f09690340_0 .net "AB", 0 0, L_0x555f09749580;  1 drivers
v0x555f09690420_0 .net "AorB", 0 0, L_0x555f09749a40;  1 drivers
v0x555f096904e0_0 .net "AxorB", 0 0, L_0x555f09749f30;  1 drivers
v0x555f096905b0_0 .net "AxorB2", 0 0, L_0x555f09749230;  1 drivers
v0x555f09690650_0 .net "AxorBC", 0 0, L_0x555f09749730;  1 drivers
v0x555f096906f0_0 .net *"_s1", 0 0, L_0x555f09748b40;  1 drivers
v0x555f096907d0_0 .net *"_s3", 0 0, L_0x555f09748d40;  1 drivers
v0x555f096908b0_0 .net *"_s5", 0 0, L_0x555f09748fe0;  1 drivers
v0x555f09690990_0 .net "a", 0 0, L_0x555f0974b0f0;  1 drivers
v0x555f09690a50_0 .net "address0", 0 0, v0x555f0968ee60_0;  1 drivers
v0x555f09690af0_0 .net "address1", 0 0, v0x555f0968ef20_0;  1 drivers
v0x555f09690be0_0 .net "b", 0 0, L_0x555f0974b220;  1 drivers
v0x555f09690ca0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f09690d40_0 .net "carryout", 0 0, L_0x555f09749890;  alias, 1 drivers
v0x555f09690e00_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09690ec0_0 .net "invert", 0 0, v0x555f0968eff0_0;  1 drivers
v0x555f09690f60_0 .net "nandand", 0 0, L_0x555f09749d60;  1 drivers
v0x555f09691110_0 .net "newB", 0 0, L_0x555f097490d0;  1 drivers
v0x555f096911b0_0 .net "noror", 0 0, L_0x555f09749bb0;  1 drivers
v0x555f09691250_0 .net "notControl1", 0 0, L_0x555f09748a30;  1 drivers
v0x555f096912f0_0 .net "notControl2", 0 0, L_0x555f09748c30;  1 drivers
v0x555f09691390_0 .net "subtract", 0 0, L_0x555f09748e30;  1 drivers
v0x555f09691450_0 .net "sum", 0 0, L_0x555f0974aea0;  1 drivers
v0x555f09691520_0 .net "sumval", 0 0, L_0x555f09749390;  1 drivers
L_0x555f09748b40 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09748d40 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09748fe0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0968eb60 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0968e8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0968ed80_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0968ee60_0 .var "address0", 0 0;
v0x555f0968ef20_0 .var "address1", 0 0;
v0x555f0968eff0_0 .var "invert", 0 0;
S_0x555f0968f160 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0968e8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0974a160/d .functor NOT 1, v0x555f0968ee60_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974a160 .delay 1 (10000,10000,10000) L_0x555f0974a160/d;
L_0x555f0974a220/d .functor NOT 1, v0x555f0968ef20_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974a220 .delay 1 (10000,10000,10000) L_0x555f0974a220/d;
L_0x555f0974a330/d .functor AND 1, v0x555f0968ee60_0, v0x555f0968ef20_0, C4<1>, C4<1>;
L_0x555f0974a330 .delay 1 (20000,20000,20000) L_0x555f0974a330/d;
L_0x555f0974a510/d .functor AND 1, v0x555f0968ee60_0, L_0x555f0974a220, C4<1>, C4<1>;
L_0x555f0974a510 .delay 1 (20000,20000,20000) L_0x555f0974a510/d;
L_0x555f0974a620/d .functor AND 1, L_0x555f0974a160, v0x555f0968ef20_0, C4<1>, C4<1>;
L_0x555f0974a620 .delay 1 (20000,20000,20000) L_0x555f0974a620/d;
L_0x555f0974a780/d .functor AND 1, L_0x555f0974a160, L_0x555f0974a220, C4<1>, C4<1>;
L_0x555f0974a780 .delay 1 (20000,20000,20000) L_0x555f0974a780/d;
L_0x555f0974a8d0/d .functor AND 1, L_0x555f09749390, L_0x555f0974a780, C4<1>, C4<1>;
L_0x555f0974a8d0 .delay 1 (20000,20000,20000) L_0x555f0974a8d0/d;
L_0x555f0974aa30/d .functor AND 1, L_0x555f09749bb0, L_0x555f0974a510, C4<1>, C4<1>;
L_0x555f0974aa30 .delay 1 (20000,20000,20000) L_0x555f0974aa30/d;
L_0x555f0974abe0/d .functor AND 1, L_0x555f09749d60, L_0x555f0974a620, C4<1>, C4<1>;
L_0x555f0974abe0 .delay 1 (20000,20000,20000) L_0x555f0974abe0/d;
L_0x555f0974ad40/d .functor AND 1, L_0x555f09749f30, L_0x555f0974a330, C4<1>, C4<1>;
L_0x555f0974ad40 .delay 1 (20000,20000,20000) L_0x555f0974ad40/d;
L_0x555f0974aea0/d .functor OR 1, L_0x555f0974a8d0, L_0x555f0974aa30, L_0x555f0974abe0, L_0x555f0974ad40;
L_0x555f0974aea0 .delay 1 (40000,40000,40000) L_0x555f0974aea0/d;
v0x555f0968f440_0 .net "A0andA1", 0 0, L_0x555f0974a330;  1 drivers
v0x555f0968f500_0 .net "A0andnotA1", 0 0, L_0x555f0974a510;  1 drivers
v0x555f0968f5c0_0 .net "addr0", 0 0, v0x555f0968ee60_0;  alias, 1 drivers
v0x555f0968f690_0 .net "addr1", 0 0, v0x555f0968ef20_0;  alias, 1 drivers
v0x555f0968f760_0 .net "in0", 0 0, L_0x555f09749390;  alias, 1 drivers
v0x555f0968f850_0 .net "in0and", 0 0, L_0x555f0974a8d0;  1 drivers
v0x555f0968f8f0_0 .net "in1", 0 0, L_0x555f09749bb0;  alias, 1 drivers
v0x555f0968f990_0 .net "in1and", 0 0, L_0x555f0974aa30;  1 drivers
v0x555f0968fa50_0 .net "in2", 0 0, L_0x555f09749d60;  alias, 1 drivers
v0x555f0968fb10_0 .net "in2and", 0 0, L_0x555f0974abe0;  1 drivers
v0x555f0968fbd0_0 .net "in3", 0 0, L_0x555f09749f30;  alias, 1 drivers
v0x555f0968fc90_0 .net "in3and", 0 0, L_0x555f0974ad40;  1 drivers
v0x555f0968fd50_0 .net "notA0", 0 0, L_0x555f0974a160;  1 drivers
v0x555f0968fe10_0 .net "notA0andA1", 0 0, L_0x555f0974a620;  1 drivers
v0x555f0968fed0_0 .net "notA0andnotA1", 0 0, L_0x555f0974a780;  1 drivers
v0x555f0968ff90_0 .net "notA1", 0 0, L_0x555f0974a220;  1 drivers
v0x555f09690050_0 .net "out", 0 0, L_0x555f0974aea0;  alias, 1 drivers
S_0x555f09691670 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0968e640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0974b390/d .functor NOT 1, L_0x555f0974b450, C4<0>, C4<0>, C4<0>;
L_0x555f0974b390 .delay 1 (10000,10000,10000) L_0x555f0974b390/d;
L_0x555f0974b4f0/d .functor NOT 1, L_0x555f0974b600, C4<0>, C4<0>, C4<0>;
L_0x555f0974b4f0 .delay 1 (10000,10000,10000) L_0x555f0974b4f0/d;
L_0x555f0974b6f0/d .functor AND 1, L_0x555f0974b8a0, L_0x555f0974b390, L_0x555f0974b4f0, C4<1>;
L_0x555f0974b6f0 .delay 1 (30000,30000,30000) L_0x555f0974b6f0/d;
L_0x555f0974b990/d .functor XOR 1, L_0x555f0974b6f0, L_0x555f0974da90, C4<0>, C4<0>;
L_0x555f0974b990 .delay 1 (20000,20000,20000) L_0x555f0974b990/d;
L_0x555f0974baf0/d .functor XOR 1, L_0x555f0974d9f0, L_0x555f0974b990, C4<0>, C4<0>;
L_0x555f0974baf0 .delay 1 (20000,20000,20000) L_0x555f0974baf0/d;
L_0x555f0974bc50/d .functor XOR 1, L_0x555f0974baf0, L_0x555f09749890, C4<0>, C4<0>;
L_0x555f0974bc50 .delay 1 (20000,20000,20000) L_0x555f0974bc50/d;
L_0x555f0974be80/d .functor AND 1, L_0x555f0974d9f0, L_0x555f0974da90, C4<1>, C4<1>;
L_0x555f0974be80 .delay 1 (20000,20000,20000) L_0x555f0974be80/d;
L_0x555f0974c030/d .functor AND 1, L_0x555f09749890, L_0x555f0974baf0, C4<1>, C4<1>;
L_0x555f0974c030 .delay 1 (20000,20000,20000) L_0x555f0974c030/d;
L_0x555f0974c190/d .functor OR 1, L_0x555f0974be80, L_0x555f0974c030, C4<0>, C4<0>;
L_0x555f0974c190 .delay 1 (20000,20000,20000) L_0x555f0974c190/d;
L_0x555f0974c340/d .functor OR 1, L_0x555f0974d9f0, L_0x555f0974da90, C4<0>, C4<0>;
L_0x555f0974c340 .delay 1 (20000,20000,20000) L_0x555f0974c340/d;
L_0x555f0974c4b0/d .functor XOR 1, v0x555f09691e80_0, L_0x555f0974c340, C4<0>, C4<0>;
L_0x555f0974c4b0 .delay 1 (20000,20000,20000) L_0x555f0974c4b0/d;
L_0x555f0974c660/d .functor XOR 1, v0x555f09691e80_0, L_0x555f0974be80, C4<0>, C4<0>;
L_0x555f0974c660 .delay 1 (20000,20000,20000) L_0x555f0974c660/d;
L_0x555f0974c830/d .functor XOR 1, L_0x555f0974d9f0, L_0x555f0974da90, C4<0>, C4<0>;
L_0x555f0974c830 .delay 1 (20000,20000,20000) L_0x555f0974c830/d;
v0x555f096931d0_0 .net "AB", 0 0, L_0x555f0974be80;  1 drivers
v0x555f096932b0_0 .net "AorB", 0 0, L_0x555f0974c340;  1 drivers
v0x555f09693370_0 .net "AxorB", 0 0, L_0x555f0974c830;  1 drivers
v0x555f09693440_0 .net "AxorB2", 0 0, L_0x555f0974baf0;  1 drivers
v0x555f096934e0_0 .net "AxorBC", 0 0, L_0x555f0974c030;  1 drivers
v0x555f09693580_0 .net *"_s1", 0 0, L_0x555f0974b450;  1 drivers
v0x555f09693660_0 .net *"_s3", 0 0, L_0x555f0974b600;  1 drivers
v0x555f09693740_0 .net *"_s5", 0 0, L_0x555f0974b8a0;  1 drivers
v0x555f09693820_0 .net "a", 0 0, L_0x555f0974d9f0;  1 drivers
v0x555f096938e0_0 .net "address0", 0 0, v0x555f09691cf0_0;  1 drivers
v0x555f09693980_0 .net "address1", 0 0, v0x555f09691db0_0;  1 drivers
v0x555f09693a70_0 .net "b", 0 0, L_0x555f0974da90;  1 drivers
v0x555f09693b30_0 .net "carryin", 0 0, L_0x555f09749890;  alias, 1 drivers
v0x555f09693bd0_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f09693c70_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09693d10_0 .net "invert", 0 0, v0x555f09691e80_0;  1 drivers
v0x555f09693db0_0 .net "nandand", 0 0, L_0x555f0974c660;  1 drivers
v0x555f09693f60_0 .net "newB", 0 0, L_0x555f0974b990;  1 drivers
v0x555f09694000_0 .net "noror", 0 0, L_0x555f0974c4b0;  1 drivers
v0x555f096940d0_0 .net "notControl1", 0 0, L_0x555f0974b390;  1 drivers
v0x555f09694170_0 .net "notControl2", 0 0, L_0x555f0974b4f0;  1 drivers
v0x555f09694210_0 .net "subtract", 0 0, L_0x555f0974b6f0;  1 drivers
v0x555f096942d0_0 .net "sum", 0 0, L_0x555f0974d7a0;  1 drivers
v0x555f096943a0_0 .net "sumval", 0 0, L_0x555f0974bc50;  1 drivers
L_0x555f0974b450 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0974b600 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0974b8a0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f09691900 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09691670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09691b00_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09691cf0_0 .var "address0", 0 0;
v0x555f09691db0_0 .var "address1", 0 0;
v0x555f09691e80_0 .var "invert", 0 0;
S_0x555f09691ff0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09691670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0974ca60/d .functor NOT 1, v0x555f09691cf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974ca60 .delay 1 (10000,10000,10000) L_0x555f0974ca60/d;
L_0x555f0974cb20/d .functor NOT 1, v0x555f09691db0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974cb20 .delay 1 (10000,10000,10000) L_0x555f0974cb20/d;
L_0x555f0974cc30/d .functor AND 1, v0x555f09691cf0_0, v0x555f09691db0_0, C4<1>, C4<1>;
L_0x555f0974cc30 .delay 1 (20000,20000,20000) L_0x555f0974cc30/d;
L_0x555f0974ce10/d .functor AND 1, v0x555f09691cf0_0, L_0x555f0974cb20, C4<1>, C4<1>;
L_0x555f0974ce10 .delay 1 (20000,20000,20000) L_0x555f0974ce10/d;
L_0x555f0974cf20/d .functor AND 1, L_0x555f0974ca60, v0x555f09691db0_0, C4<1>, C4<1>;
L_0x555f0974cf20 .delay 1 (20000,20000,20000) L_0x555f0974cf20/d;
L_0x555f0974d080/d .functor AND 1, L_0x555f0974ca60, L_0x555f0974cb20, C4<1>, C4<1>;
L_0x555f0974d080 .delay 1 (20000,20000,20000) L_0x555f0974d080/d;
L_0x555f0974d1d0/d .functor AND 1, L_0x555f0974bc50, L_0x555f0974d080, C4<1>, C4<1>;
L_0x555f0974d1d0 .delay 1 (20000,20000,20000) L_0x555f0974d1d0/d;
L_0x555f0974d330/d .functor AND 1, L_0x555f0974c4b0, L_0x555f0974ce10, C4<1>, C4<1>;
L_0x555f0974d330 .delay 1 (20000,20000,20000) L_0x555f0974d330/d;
L_0x555f0974d4e0/d .functor AND 1, L_0x555f0974c660, L_0x555f0974cf20, C4<1>, C4<1>;
L_0x555f0974d4e0 .delay 1 (20000,20000,20000) L_0x555f0974d4e0/d;
L_0x555f0974d640/d .functor AND 1, L_0x555f0974c830, L_0x555f0974cc30, C4<1>, C4<1>;
L_0x555f0974d640 .delay 1 (20000,20000,20000) L_0x555f0974d640/d;
L_0x555f0974d7a0/d .functor OR 1, L_0x555f0974d1d0, L_0x555f0974d330, L_0x555f0974d4e0, L_0x555f0974d640;
L_0x555f0974d7a0 .delay 1 (40000,40000,40000) L_0x555f0974d7a0/d;
v0x555f096922d0_0 .net "A0andA1", 0 0, L_0x555f0974cc30;  1 drivers
v0x555f09692390_0 .net "A0andnotA1", 0 0, L_0x555f0974ce10;  1 drivers
v0x555f09692450_0 .net "addr0", 0 0, v0x555f09691cf0_0;  alias, 1 drivers
v0x555f09692520_0 .net "addr1", 0 0, v0x555f09691db0_0;  alias, 1 drivers
v0x555f096925f0_0 .net "in0", 0 0, L_0x555f0974bc50;  alias, 1 drivers
v0x555f096926e0_0 .net "in0and", 0 0, L_0x555f0974d1d0;  1 drivers
v0x555f09692780_0 .net "in1", 0 0, L_0x555f0974c4b0;  alias, 1 drivers
v0x555f09692820_0 .net "in1and", 0 0, L_0x555f0974d330;  1 drivers
v0x555f096928e0_0 .net "in2", 0 0, L_0x555f0974c660;  alias, 1 drivers
v0x555f096929a0_0 .net "in2and", 0 0, L_0x555f0974d4e0;  1 drivers
v0x555f09692a60_0 .net "in3", 0 0, L_0x555f0974c830;  alias, 1 drivers
v0x555f09692b20_0 .net "in3and", 0 0, L_0x555f0974d640;  1 drivers
v0x555f09692be0_0 .net "notA0", 0 0, L_0x555f0974ca60;  1 drivers
v0x555f09692ca0_0 .net "notA0andA1", 0 0, L_0x555f0974cf20;  1 drivers
v0x555f09692d60_0 .net "notA0andnotA1", 0 0, L_0x555f0974d080;  1 drivers
v0x555f09692e20_0 .net "notA1", 0 0, L_0x555f0974cb20;  1 drivers
v0x555f09692ee0_0 .net "out", 0 0, L_0x555f0974d7a0;  alias, 1 drivers
S_0x555f096945b0 .scope generate, "genblock[5]" "genblock[5]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096947a0 .param/l "i" 0 3 30, +C4<0101>;
v0x555f0969a340_0 .net "carryout2", 0 0, L_0x555f0974e9a0;  1 drivers
S_0x555f09694880 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096945b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0974db80/d .functor NOT 1, L_0x555f0974dc90, C4<0>, C4<0>, C4<0>;
L_0x555f0974db80 .delay 1 (10000,10000,10000) L_0x555f0974db80/d;
L_0x555f0974dd80/d .functor NOT 1, L_0x555f0974de90, C4<0>, C4<0>, C4<0>;
L_0x555f0974dd80 .delay 1 (10000,10000,10000) L_0x555f0974dd80/d;
L_0x555f0974df80/d .functor AND 1, L_0x555f0974e130, L_0x555f0974db80, L_0x555f0974dd80, C4<1>;
L_0x555f0974df80 .delay 1 (30000,30000,30000) L_0x555f0974df80/d;
L_0x555f0974e220/d .functor XOR 1, L_0x555f0974df80, L_0x555f09750260, C4<0>, C4<0>;
L_0x555f0974e220 .delay 1 (20000,20000,20000) L_0x555f0974e220/d;
L_0x555f0974e380/d .functor XOR 1, L_0x555f097501c0, L_0x555f0974e220, C4<0>, C4<0>;
L_0x555f0974e380 .delay 1 (20000,20000,20000) L_0x555f0974e380/d;
L_0x555f0974e4e0/d .functor XOR 1, L_0x555f0974e380, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f0974e4e0 .delay 1 (20000,20000,20000) L_0x555f0974e4e0/d;
L_0x555f0974e690/d .functor AND 1, L_0x555f097501c0, L_0x555f09750260, C4<1>, C4<1>;
L_0x555f0974e690 .delay 1 (20000,20000,20000) L_0x555f0974e690/d;
L_0x555f0974e840/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f0974e380, C4<1>, C4<1>;
L_0x555f0974e840 .delay 1 (20000,20000,20000) L_0x555f0974e840/d;
L_0x555f0974e9a0/d .functor OR 1, L_0x555f0974e690, L_0x555f0974e840, C4<0>, C4<0>;
L_0x555f0974e9a0 .delay 1 (20000,20000,20000) L_0x555f0974e9a0/d;
L_0x555f0974eb50/d .functor OR 1, L_0x555f097501c0, L_0x555f09750260, C4<0>, C4<0>;
L_0x555f0974eb50 .delay 1 (20000,20000,20000) L_0x555f0974eb50/d;
L_0x555f0974ecc0/d .functor XOR 1, v0x555f09694f50_0, L_0x555f0974eb50, C4<0>, C4<0>;
L_0x555f0974ecc0 .delay 1 (20000,20000,20000) L_0x555f0974ecc0/d;
L_0x555f0974ee70/d .functor XOR 1, v0x555f09694f50_0, L_0x555f0974e690, C4<0>, C4<0>;
L_0x555f0974ee70 .delay 1 (20000,20000,20000) L_0x555f0974ee70/d;
L_0x555f0974f040/d .functor XOR 1, L_0x555f097501c0, L_0x555f09750260, C4<0>, C4<0>;
L_0x555f0974f040 .delay 1 (20000,20000,20000) L_0x555f0974f040/d;
v0x555f096962a0_0 .net "AB", 0 0, L_0x555f0974e690;  1 drivers
v0x555f09696380_0 .net "AorB", 0 0, L_0x555f0974eb50;  1 drivers
v0x555f09696440_0 .net "AxorB", 0 0, L_0x555f0974f040;  1 drivers
v0x555f09696510_0 .net "AxorB2", 0 0, L_0x555f0974e380;  1 drivers
v0x555f096965b0_0 .net "AxorBC", 0 0, L_0x555f0974e840;  1 drivers
v0x555f09696650_0 .net *"_s1", 0 0, L_0x555f0974dc90;  1 drivers
v0x555f09696730_0 .net *"_s3", 0 0, L_0x555f0974de90;  1 drivers
v0x555f09696810_0 .net *"_s5", 0 0, L_0x555f0974e130;  1 drivers
v0x555f096968f0_0 .net "a", 0 0, L_0x555f097501c0;  1 drivers
v0x555f096969b0_0 .net "address0", 0 0, v0x555f09694dc0_0;  1 drivers
v0x555f09696a50_0 .net "address1", 0 0, v0x555f09694e80_0;  1 drivers
v0x555f09696b40_0 .net "b", 0 0, L_0x555f09750260;  1 drivers
v0x555f09696c00_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f09696ca0_0 .net "carryout", 0 0, L_0x555f0974e9a0;  alias, 1 drivers
v0x555f09696d60_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09696e20_0 .net "invert", 0 0, v0x555f09694f50_0;  1 drivers
v0x555f09696ec0_0 .net "nandand", 0 0, L_0x555f0974ee70;  1 drivers
v0x555f09697070_0 .net "newB", 0 0, L_0x555f0974e220;  1 drivers
v0x555f09697110_0 .net "noror", 0 0, L_0x555f0974ecc0;  1 drivers
v0x555f096971b0_0 .net "notControl1", 0 0, L_0x555f0974db80;  1 drivers
v0x555f09697250_0 .net "notControl2", 0 0, L_0x555f0974dd80;  1 drivers
v0x555f096972f0_0 .net "subtract", 0 0, L_0x555f0974df80;  1 drivers
v0x555f096973b0_0 .net "sum", 0 0, L_0x555f0974ff70;  1 drivers
v0x555f09697480_0 .net "sumval", 0 0, L_0x555f0974e4e0;  1 drivers
L_0x555f0974dc90 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0974de90 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0974e130 .part v0x555f096e2f50_0, 0, 1;
S_0x555f09694af0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09694880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09694ce0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09694dc0_0 .var "address0", 0 0;
v0x555f09694e80_0 .var "address1", 0 0;
v0x555f09694f50_0 .var "invert", 0 0;
S_0x555f096950c0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09694880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0974f270/d .functor NOT 1, v0x555f09694dc0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974f270 .delay 1 (10000,10000,10000) L_0x555f0974f270/d;
L_0x555f0974f330/d .functor NOT 1, v0x555f09694e80_0, C4<0>, C4<0>, C4<0>;
L_0x555f0974f330 .delay 1 (10000,10000,10000) L_0x555f0974f330/d;
L_0x555f0974f440/d .functor AND 1, v0x555f09694dc0_0, v0x555f09694e80_0, C4<1>, C4<1>;
L_0x555f0974f440 .delay 1 (20000,20000,20000) L_0x555f0974f440/d;
L_0x555f0974f620/d .functor AND 1, v0x555f09694dc0_0, L_0x555f0974f330, C4<1>, C4<1>;
L_0x555f0974f620 .delay 1 (20000,20000,20000) L_0x555f0974f620/d;
L_0x555f0974f730/d .functor AND 1, L_0x555f0974f270, v0x555f09694e80_0, C4<1>, C4<1>;
L_0x555f0974f730 .delay 1 (20000,20000,20000) L_0x555f0974f730/d;
L_0x555f0974f890/d .functor AND 1, L_0x555f0974f270, L_0x555f0974f330, C4<1>, C4<1>;
L_0x555f0974f890 .delay 1 (20000,20000,20000) L_0x555f0974f890/d;
L_0x555f0974f9a0/d .functor AND 1, L_0x555f0974e4e0, L_0x555f0974f890, C4<1>, C4<1>;
L_0x555f0974f9a0 .delay 1 (20000,20000,20000) L_0x555f0974f9a0/d;
L_0x555f0974fb00/d .functor AND 1, L_0x555f0974ecc0, L_0x555f0974f620, C4<1>, C4<1>;
L_0x555f0974fb00 .delay 1 (20000,20000,20000) L_0x555f0974fb00/d;
L_0x555f0974fcb0/d .functor AND 1, L_0x555f0974ee70, L_0x555f0974f730, C4<1>, C4<1>;
L_0x555f0974fcb0 .delay 1 (20000,20000,20000) L_0x555f0974fcb0/d;
L_0x555f0974fe10/d .functor AND 1, L_0x555f0974f040, L_0x555f0974f440, C4<1>, C4<1>;
L_0x555f0974fe10 .delay 1 (20000,20000,20000) L_0x555f0974fe10/d;
L_0x555f0974ff70/d .functor OR 1, L_0x555f0974f9a0, L_0x555f0974fb00, L_0x555f0974fcb0, L_0x555f0974fe10;
L_0x555f0974ff70 .delay 1 (40000,40000,40000) L_0x555f0974ff70/d;
v0x555f096953a0_0 .net "A0andA1", 0 0, L_0x555f0974f440;  1 drivers
v0x555f09695460_0 .net "A0andnotA1", 0 0, L_0x555f0974f620;  1 drivers
v0x555f09695520_0 .net "addr0", 0 0, v0x555f09694dc0_0;  alias, 1 drivers
v0x555f096955f0_0 .net "addr1", 0 0, v0x555f09694e80_0;  alias, 1 drivers
v0x555f096956c0_0 .net "in0", 0 0, L_0x555f0974e4e0;  alias, 1 drivers
v0x555f096957b0_0 .net "in0and", 0 0, L_0x555f0974f9a0;  1 drivers
v0x555f09695850_0 .net "in1", 0 0, L_0x555f0974ecc0;  alias, 1 drivers
v0x555f096958f0_0 .net "in1and", 0 0, L_0x555f0974fb00;  1 drivers
v0x555f096959b0_0 .net "in2", 0 0, L_0x555f0974ee70;  alias, 1 drivers
v0x555f09695a70_0 .net "in2and", 0 0, L_0x555f0974fcb0;  1 drivers
v0x555f09695b30_0 .net "in3", 0 0, L_0x555f0974f040;  alias, 1 drivers
v0x555f09695bf0_0 .net "in3and", 0 0, L_0x555f0974fe10;  1 drivers
v0x555f09695cb0_0 .net "notA0", 0 0, L_0x555f0974f270;  1 drivers
v0x555f09695d70_0 .net "notA0andA1", 0 0, L_0x555f0974f730;  1 drivers
v0x555f09695e30_0 .net "notA0andnotA1", 0 0, L_0x555f0974f890;  1 drivers
v0x555f09695ef0_0 .net "notA1", 0 0, L_0x555f0974f330;  1 drivers
v0x555f09695fb0_0 .net "out", 0 0, L_0x555f0974ff70;  alias, 1 drivers
S_0x555f096975d0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096945b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09750360/d .functor NOT 1, L_0x555f09750420, C4<0>, C4<0>, C4<0>;
L_0x555f09750360 .delay 1 (10000,10000,10000) L_0x555f09750360/d;
L_0x555f09750510/d .functor NOT 1, L_0x555f09750620, C4<0>, C4<0>, C4<0>;
L_0x555f09750510 .delay 1 (10000,10000,10000) L_0x555f09750510/d;
L_0x555f09750710/d .functor AND 1, L_0x555f097508c0, L_0x555f09750360, L_0x555f09750510, C4<1>;
L_0x555f09750710 .delay 1 (30000,30000,30000) L_0x555f09750710/d;
L_0x555f097509b0/d .functor XOR 1, L_0x555f09750710, L_0x555f09752a30, C4<0>, C4<0>;
L_0x555f097509b0 .delay 1 (20000,20000,20000) L_0x555f097509b0/d;
L_0x555f09750b10/d .functor XOR 1, L_0x555f09752990, L_0x555f097509b0, C4<0>, C4<0>;
L_0x555f09750b10 .delay 1 (20000,20000,20000) L_0x555f09750b10/d;
L_0x555f09750c70/d .functor XOR 1, L_0x555f09750b10, L_0x555f0974e9a0, C4<0>, C4<0>;
L_0x555f09750c70 .delay 1 (20000,20000,20000) L_0x555f09750c70/d;
L_0x555f09750e60/d .functor AND 1, L_0x555f09752990, L_0x555f09752a30, C4<1>, C4<1>;
L_0x555f09750e60 .delay 1 (20000,20000,20000) L_0x555f09750e60/d;
L_0x555f09751010/d .functor AND 1, L_0x555f0974e9a0, L_0x555f09750b10, C4<1>, C4<1>;
L_0x555f09751010 .delay 1 (20000,20000,20000) L_0x555f09751010/d;
L_0x555f09751170/d .functor OR 1, L_0x555f09750e60, L_0x555f09751010, C4<0>, C4<0>;
L_0x555f09751170 .delay 1 (20000,20000,20000) L_0x555f09751170/d;
L_0x555f09751320/d .functor OR 1, L_0x555f09752990, L_0x555f09752a30, C4<0>, C4<0>;
L_0x555f09751320 .delay 1 (20000,20000,20000) L_0x555f09751320/d;
L_0x555f09751490/d .functor XOR 1, v0x555f09697cd0_0, L_0x555f09751320, C4<0>, C4<0>;
L_0x555f09751490 .delay 1 (20000,20000,20000) L_0x555f09751490/d;
L_0x555f09751640/d .functor XOR 1, v0x555f09697cd0_0, L_0x555f09750e60, C4<0>, C4<0>;
L_0x555f09751640 .delay 1 (20000,20000,20000) L_0x555f09751640/d;
L_0x555f09751810/d .functor XOR 1, L_0x555f09752990, L_0x555f09752a30, C4<0>, C4<0>;
L_0x555f09751810 .delay 1 (20000,20000,20000) L_0x555f09751810/d;
v0x555f09699020_0 .net "AB", 0 0, L_0x555f09750e60;  1 drivers
v0x555f09699100_0 .net "AorB", 0 0, L_0x555f09751320;  1 drivers
v0x555f096991c0_0 .net "AxorB", 0 0, L_0x555f09751810;  1 drivers
v0x555f09699290_0 .net "AxorB2", 0 0, L_0x555f09750b10;  1 drivers
v0x555f09699330_0 .net "AxorBC", 0 0, L_0x555f09751010;  1 drivers
v0x555f096993d0_0 .net *"_s1", 0 0, L_0x555f09750420;  1 drivers
v0x555f096994b0_0 .net *"_s3", 0 0, L_0x555f09750620;  1 drivers
v0x555f09699590_0 .net *"_s5", 0 0, L_0x555f097508c0;  1 drivers
v0x555f09699670_0 .net "a", 0 0, L_0x555f09752990;  1 drivers
v0x555f09699730_0 .net "address0", 0 0, v0x555f09697b40_0;  1 drivers
v0x555f096997d0_0 .net "address1", 0 0, v0x555f09697c00_0;  1 drivers
v0x555f096998c0_0 .net "b", 0 0, L_0x555f09752a30;  1 drivers
v0x555f09699980_0 .net "carryin", 0 0, L_0x555f0974e9a0;  alias, 1 drivers
v0x555f09699a20_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f09699ac0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09699b60_0 .net "invert", 0 0, v0x555f09697cd0_0;  1 drivers
v0x555f09699c00_0 .net "nandand", 0 0, L_0x555f09751640;  1 drivers
v0x555f09699db0_0 .net "newB", 0 0, L_0x555f097509b0;  1 drivers
v0x555f09699e50_0 .net "noror", 0 0, L_0x555f09751490;  1 drivers
v0x555f09699f20_0 .net "notControl1", 0 0, L_0x555f09750360;  1 drivers
v0x555f09699fc0_0 .net "notControl2", 0 0, L_0x555f09750510;  1 drivers
v0x555f0969a060_0 .net "subtract", 0 0, L_0x555f09750710;  1 drivers
v0x555f0969a120_0 .net "sum", 0 0, L_0x555f09752740;  1 drivers
v0x555f0969a1f0_0 .net "sumval", 0 0, L_0x555f09750c70;  1 drivers
L_0x555f09750420 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09750620 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097508c0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f09697860 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096975d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09697a60_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f09697b40_0 .var "address0", 0 0;
v0x555f09697c00_0 .var "address1", 0 0;
v0x555f09697cd0_0 .var "invert", 0 0;
S_0x555f09697e40 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096975d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09751a40/d .functor NOT 1, v0x555f09697b40_0, C4<0>, C4<0>, C4<0>;
L_0x555f09751a40 .delay 1 (10000,10000,10000) L_0x555f09751a40/d;
L_0x555f09751b00/d .functor NOT 1, v0x555f09697c00_0, C4<0>, C4<0>, C4<0>;
L_0x555f09751b00 .delay 1 (10000,10000,10000) L_0x555f09751b00/d;
L_0x555f09751c10/d .functor AND 1, v0x555f09697b40_0, v0x555f09697c00_0, C4<1>, C4<1>;
L_0x555f09751c10 .delay 1 (20000,20000,20000) L_0x555f09751c10/d;
L_0x555f09751df0/d .functor AND 1, v0x555f09697b40_0, L_0x555f09751b00, C4<1>, C4<1>;
L_0x555f09751df0 .delay 1 (20000,20000,20000) L_0x555f09751df0/d;
L_0x555f09751f00/d .functor AND 1, L_0x555f09751a40, v0x555f09697c00_0, C4<1>, C4<1>;
L_0x555f09751f00 .delay 1 (20000,20000,20000) L_0x555f09751f00/d;
L_0x555f09752060/d .functor AND 1, L_0x555f09751a40, L_0x555f09751b00, C4<1>, C4<1>;
L_0x555f09752060 .delay 1 (20000,20000,20000) L_0x555f09752060/d;
L_0x555f09752170/d .functor AND 1, L_0x555f09750c70, L_0x555f09752060, C4<1>, C4<1>;
L_0x555f09752170 .delay 1 (20000,20000,20000) L_0x555f09752170/d;
L_0x555f097522d0/d .functor AND 1, L_0x555f09751490, L_0x555f09751df0, C4<1>, C4<1>;
L_0x555f097522d0 .delay 1 (20000,20000,20000) L_0x555f097522d0/d;
L_0x555f09752480/d .functor AND 1, L_0x555f09751640, L_0x555f09751f00, C4<1>, C4<1>;
L_0x555f09752480 .delay 1 (20000,20000,20000) L_0x555f09752480/d;
L_0x555f097525e0/d .functor AND 1, L_0x555f09751810, L_0x555f09751c10, C4<1>, C4<1>;
L_0x555f097525e0 .delay 1 (20000,20000,20000) L_0x555f097525e0/d;
L_0x555f09752740/d .functor OR 1, L_0x555f09752170, L_0x555f097522d0, L_0x555f09752480, L_0x555f097525e0;
L_0x555f09752740 .delay 1 (40000,40000,40000) L_0x555f09752740/d;
v0x555f09698120_0 .net "A0andA1", 0 0, L_0x555f09751c10;  1 drivers
v0x555f096981e0_0 .net "A0andnotA1", 0 0, L_0x555f09751df0;  1 drivers
v0x555f096982a0_0 .net "addr0", 0 0, v0x555f09697b40_0;  alias, 1 drivers
v0x555f09698370_0 .net "addr1", 0 0, v0x555f09697c00_0;  alias, 1 drivers
v0x555f09698440_0 .net "in0", 0 0, L_0x555f09750c70;  alias, 1 drivers
v0x555f09698530_0 .net "in0and", 0 0, L_0x555f09752170;  1 drivers
v0x555f096985d0_0 .net "in1", 0 0, L_0x555f09751490;  alias, 1 drivers
v0x555f09698670_0 .net "in1and", 0 0, L_0x555f097522d0;  1 drivers
v0x555f09698730_0 .net "in2", 0 0, L_0x555f09751640;  alias, 1 drivers
v0x555f096987f0_0 .net "in2and", 0 0, L_0x555f09752480;  1 drivers
v0x555f096988b0_0 .net "in3", 0 0, L_0x555f09751810;  alias, 1 drivers
v0x555f09698970_0 .net "in3and", 0 0, L_0x555f097525e0;  1 drivers
v0x555f09698a30_0 .net "notA0", 0 0, L_0x555f09751a40;  1 drivers
v0x555f09698af0_0 .net "notA0andA1", 0 0, L_0x555f09751f00;  1 drivers
v0x555f09698bb0_0 .net "notA0andnotA1", 0 0, L_0x555f09752060;  1 drivers
v0x555f09698c70_0 .net "notA1", 0 0, L_0x555f09751b00;  1 drivers
v0x555f09698d30_0 .net "out", 0 0, L_0x555f09752740;  alias, 1 drivers
S_0x555f0969a450 .scope generate, "genblock[7]" "genblock[7]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f0969a690 .param/l "i" 0 3 30, +C4<0111>;
v0x555f096a0270_0 .net "carryout2", 0 0, L_0x555f09753960;  1 drivers
S_0x555f0969a770 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0969a450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09752b40/d .functor NOT 1, L_0x555f09752c50, C4<0>, C4<0>, C4<0>;
L_0x555f09752b40 .delay 1 (10000,10000,10000) L_0x555f09752b40/d;
L_0x555f09752d40/d .functor NOT 1, L_0x555f09752e50, C4<0>, C4<0>, C4<0>;
L_0x555f09752d40 .delay 1 (10000,10000,10000) L_0x555f09752d40/d;
L_0x555f09752f40/d .functor AND 1, L_0x555f097530f0, L_0x555f09752b40, L_0x555f09752d40, C4<1>;
L_0x555f09752f40 .delay 1 (30000,30000,30000) L_0x555f09752f40/d;
L_0x555f097531e0/d .functor XOR 1, L_0x555f09752f40, L_0x555f097551c0, C4<0>, C4<0>;
L_0x555f097531e0 .delay 1 (20000,20000,20000) L_0x555f097531e0/d;
L_0x555f09753340/d .functor XOR 1, L_0x555f09755120, L_0x555f097531e0, C4<0>, C4<0>;
L_0x555f09753340 .delay 1 (20000,20000,20000) L_0x555f09753340/d;
L_0x555f097534a0/d .functor XOR 1, L_0x555f09753340, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f097534a0 .delay 1 (20000,20000,20000) L_0x555f097534a0/d;
L_0x555f09753650/d .functor AND 1, L_0x555f09755120, L_0x555f097551c0, C4<1>, C4<1>;
L_0x555f09753650 .delay 1 (20000,20000,20000) L_0x555f09753650/d;
L_0x555f09753800/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09753340, C4<1>, C4<1>;
L_0x555f09753800 .delay 1 (20000,20000,20000) L_0x555f09753800/d;
L_0x555f09753960/d .functor OR 1, L_0x555f09753650, L_0x555f09753800, C4<0>, C4<0>;
L_0x555f09753960 .delay 1 (20000,20000,20000) L_0x555f09753960/d;
L_0x555f09753b10/d .functor OR 1, L_0x555f09755120, L_0x555f097551c0, C4<0>, C4<0>;
L_0x555f09753b10 .delay 1 (20000,20000,20000) L_0x555f09753b10/d;
L_0x555f09753c20/d .functor XOR 1, v0x555f0969ae10_0, L_0x555f09753b10, C4<0>, C4<0>;
L_0x555f09753c20 .delay 1 (20000,20000,20000) L_0x555f09753c20/d;
L_0x555f09753dd0/d .functor XOR 1, v0x555f0969ae10_0, L_0x555f09753650, C4<0>, C4<0>;
L_0x555f09753dd0 .delay 1 (20000,20000,20000) L_0x555f09753dd0/d;
L_0x555f09753fa0/d .functor XOR 1, L_0x555f09755120, L_0x555f097551c0, C4<0>, C4<0>;
L_0x555f09753fa0 .delay 1 (20000,20000,20000) L_0x555f09753fa0/d;
v0x555f0969c160_0 .net "AB", 0 0, L_0x555f09753650;  1 drivers
v0x555f0969c240_0 .net "AorB", 0 0, L_0x555f09753b10;  1 drivers
v0x555f0969c300_0 .net "AxorB", 0 0, L_0x555f09753fa0;  1 drivers
v0x555f0969c3d0_0 .net "AxorB2", 0 0, L_0x555f09753340;  1 drivers
v0x555f0969c470_0 .net "AxorBC", 0 0, L_0x555f09753800;  1 drivers
v0x555f0969c510_0 .net *"_s1", 0 0, L_0x555f09752c50;  1 drivers
v0x555f0969c5f0_0 .net *"_s3", 0 0, L_0x555f09752e50;  1 drivers
v0x555f0969c6d0_0 .net *"_s5", 0 0, L_0x555f097530f0;  1 drivers
v0x555f0969c7b0_0 .net "a", 0 0, L_0x555f09755120;  1 drivers
v0x555f0969c870_0 .net "address0", 0 0, v0x555f0969acb0_0;  1 drivers
v0x555f0969c910_0 .net "address1", 0 0, v0x555f0969ad70_0;  1 drivers
v0x555f0969ca00_0 .net "b", 0 0, L_0x555f097551c0;  1 drivers
v0x555f0969cac0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f0969cb60_0 .net "carryout", 0 0, L_0x555f09753960;  alias, 1 drivers
v0x555f0969cc20_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0969cce0_0 .net "invert", 0 0, v0x555f0969ae10_0;  1 drivers
v0x555f0969cd80_0 .net "nandand", 0 0, L_0x555f09753dd0;  1 drivers
v0x555f0969cf30_0 .net "newB", 0 0, L_0x555f097531e0;  1 drivers
v0x555f0969cfd0_0 .net "noror", 0 0, L_0x555f09753c20;  1 drivers
v0x555f0969d070_0 .net "notControl1", 0 0, L_0x555f09752b40;  1 drivers
v0x555f0969d110_0 .net "notControl2", 0 0, L_0x555f09752d40;  1 drivers
v0x555f0969d1b0_0 .net "subtract", 0 0, L_0x555f09752f40;  1 drivers
v0x555f0969d270_0 .net "sum", 0 0, L_0x555f09754ed0;  1 drivers
v0x555f0969d340_0 .net "sumval", 0 0, L_0x555f097534a0;  1 drivers
L_0x555f09752c50 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09752e50 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097530f0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0969a9e0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0969a770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0969abd0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0969acb0_0 .var "address0", 0 0;
v0x555f0969ad70_0 .var "address1", 0 0;
v0x555f0969ae10_0 .var "invert", 0 0;
S_0x555f0969af80 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0969a770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097541d0/d .functor NOT 1, v0x555f0969acb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097541d0 .delay 1 (10000,10000,10000) L_0x555f097541d0/d;
L_0x555f09754290/d .functor NOT 1, v0x555f0969ad70_0, C4<0>, C4<0>, C4<0>;
L_0x555f09754290 .delay 1 (10000,10000,10000) L_0x555f09754290/d;
L_0x555f097543a0/d .functor AND 1, v0x555f0969acb0_0, v0x555f0969ad70_0, C4<1>, C4<1>;
L_0x555f097543a0 .delay 1 (20000,20000,20000) L_0x555f097543a0/d;
L_0x555f09754580/d .functor AND 1, v0x555f0969acb0_0, L_0x555f09754290, C4<1>, C4<1>;
L_0x555f09754580 .delay 1 (20000,20000,20000) L_0x555f09754580/d;
L_0x555f09754690/d .functor AND 1, L_0x555f097541d0, v0x555f0969ad70_0, C4<1>, C4<1>;
L_0x555f09754690 .delay 1 (20000,20000,20000) L_0x555f09754690/d;
L_0x555f097547f0/d .functor AND 1, L_0x555f097541d0, L_0x555f09754290, C4<1>, C4<1>;
L_0x555f097547f0 .delay 1 (20000,20000,20000) L_0x555f097547f0/d;
L_0x555f09754900/d .functor AND 1, L_0x555f097534a0, L_0x555f097547f0, C4<1>, C4<1>;
L_0x555f09754900 .delay 1 (20000,20000,20000) L_0x555f09754900/d;
L_0x555f09754a60/d .functor AND 1, L_0x555f09753c20, L_0x555f09754580, C4<1>, C4<1>;
L_0x555f09754a60 .delay 1 (20000,20000,20000) L_0x555f09754a60/d;
L_0x555f09754c10/d .functor AND 1, L_0x555f09753dd0, L_0x555f09754690, C4<1>, C4<1>;
L_0x555f09754c10 .delay 1 (20000,20000,20000) L_0x555f09754c10/d;
L_0x555f09754d70/d .functor AND 1, L_0x555f09753fa0, L_0x555f097543a0, C4<1>, C4<1>;
L_0x555f09754d70 .delay 1 (20000,20000,20000) L_0x555f09754d70/d;
L_0x555f09754ed0/d .functor OR 1, L_0x555f09754900, L_0x555f09754a60, L_0x555f09754c10, L_0x555f09754d70;
L_0x555f09754ed0 .delay 1 (40000,40000,40000) L_0x555f09754ed0/d;
v0x555f0969b260_0 .net "A0andA1", 0 0, L_0x555f097543a0;  1 drivers
v0x555f0969b320_0 .net "A0andnotA1", 0 0, L_0x555f09754580;  1 drivers
v0x555f0969b3e0_0 .net "addr0", 0 0, v0x555f0969acb0_0;  alias, 1 drivers
v0x555f0969b4b0_0 .net "addr1", 0 0, v0x555f0969ad70_0;  alias, 1 drivers
v0x555f0969b580_0 .net "in0", 0 0, L_0x555f097534a0;  alias, 1 drivers
v0x555f0969b670_0 .net "in0and", 0 0, L_0x555f09754900;  1 drivers
v0x555f0969b710_0 .net "in1", 0 0, L_0x555f09753c20;  alias, 1 drivers
v0x555f0969b7b0_0 .net "in1and", 0 0, L_0x555f09754a60;  1 drivers
v0x555f0969b870_0 .net "in2", 0 0, L_0x555f09753dd0;  alias, 1 drivers
v0x555f0969b930_0 .net "in2and", 0 0, L_0x555f09754c10;  1 drivers
v0x555f0969b9f0_0 .net "in3", 0 0, L_0x555f09753fa0;  alias, 1 drivers
v0x555f0969bab0_0 .net "in3and", 0 0, L_0x555f09754d70;  1 drivers
v0x555f0969bb70_0 .net "notA0", 0 0, L_0x555f097541d0;  1 drivers
v0x555f0969bc30_0 .net "notA0andA1", 0 0, L_0x555f09754690;  1 drivers
v0x555f0969bcf0_0 .net "notA0andnotA1", 0 0, L_0x555f097547f0;  1 drivers
v0x555f0969bdb0_0 .net "notA1", 0 0, L_0x555f09754290;  1 drivers
v0x555f0969be70_0 .net "out", 0 0, L_0x555f09754ed0;  alias, 1 drivers
S_0x555f0969d490 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0969a450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09752ad0/d .functor NOT 1, L_0x555f097555a0, C4<0>, C4<0>, C4<0>;
L_0x555f09752ad0 .delay 1 (10000,10000,10000) L_0x555f09752ad0/d;
L_0x555f09755690/d .functor NOT 1, L_0x555f097557a0, C4<0>, C4<0>, C4<0>;
L_0x555f09755690 .delay 1 (10000,10000,10000) L_0x555f09755690/d;
L_0x555f09755890/d .functor AND 1, L_0x555f09755a40, L_0x555f09752ad0, L_0x555f09755690, C4<1>;
L_0x555f09755890 .delay 1 (30000,30000,30000) L_0x555f09755890/d;
L_0x555f09755b30/d .functor XOR 1, L_0x555f09755890, L_0x555f09757a90, C4<0>, C4<0>;
L_0x555f09755b30 .delay 1 (20000,20000,20000) L_0x555f09755b30/d;
L_0x555f09755c90/d .functor XOR 1, L_0x555f097579f0, L_0x555f09755b30, C4<0>, C4<0>;
L_0x555f09755c90 .delay 1 (20000,20000,20000) L_0x555f09755c90/d;
L_0x555f09755df0/d .functor XOR 1, L_0x555f09755c90, L_0x555f09753960, C4<0>, C4<0>;
L_0x555f09755df0 .delay 1 (20000,20000,20000) L_0x555f09755df0/d;
L_0x555f09755f50/d .functor AND 1, L_0x555f097579f0, L_0x555f09757a90, C4<1>, C4<1>;
L_0x555f09755f50 .delay 1 (20000,20000,20000) L_0x555f09755f50/d;
L_0x555f09756100/d .functor AND 1, L_0x555f09753960, L_0x555f09755c90, C4<1>, C4<1>;
L_0x555f09756100 .delay 1 (20000,20000,20000) L_0x555f09756100/d;
L_0x555f09756260/d .functor OR 1, L_0x555f09755f50, L_0x555f09756100, C4<0>, C4<0>;
L_0x555f09756260 .delay 1 (20000,20000,20000) L_0x555f09756260/d;
L_0x555f09756410/d .functor OR 1, L_0x555f097579f0, L_0x555f09757a90, C4<0>, C4<0>;
L_0x555f09756410 .delay 1 (20000,20000,20000) L_0x555f09756410/d;
L_0x555f09756580/d .functor XOR 1, v0x555f0969dc00_0, L_0x555f09756410, C4<0>, C4<0>;
L_0x555f09756580 .delay 1 (20000,20000,20000) L_0x555f09756580/d;
L_0x555f09756730/d .functor XOR 1, v0x555f0969dc00_0, L_0x555f09755f50, C4<0>, C4<0>;
L_0x555f09756730 .delay 1 (20000,20000,20000) L_0x555f09756730/d;
L_0x555f09756900/d .functor XOR 1, L_0x555f097579f0, L_0x555f09757a90, C4<0>, C4<0>;
L_0x555f09756900 .delay 1 (20000,20000,20000) L_0x555f09756900/d;
v0x555f0969ee40_0 .net "AB", 0 0, L_0x555f09755f50;  1 drivers
v0x555f0969ef20_0 .net "AorB", 0 0, L_0x555f09756410;  1 drivers
v0x555f0969efe0_0 .net "AxorB", 0 0, L_0x555f09756900;  1 drivers
v0x555f0969f0b0_0 .net "AxorB2", 0 0, L_0x555f09755c90;  1 drivers
v0x555f0969f150_0 .net "AxorBC", 0 0, L_0x555f09756100;  1 drivers
v0x555f0969f1f0_0 .net *"_s1", 0 0, L_0x555f097555a0;  1 drivers
v0x555f0969f2d0_0 .net *"_s3", 0 0, L_0x555f097557a0;  1 drivers
v0x555f0969f3b0_0 .net *"_s5", 0 0, L_0x555f09755a40;  1 drivers
v0x555f0969f490_0 .net "a", 0 0, L_0x555f097579f0;  1 drivers
v0x555f0969f550_0 .net "address0", 0 0, v0x555f0969da70_0;  1 drivers
v0x555f0969f5f0_0 .net "address1", 0 0, v0x555f0969db30_0;  1 drivers
v0x555f0969f6e0_0 .net "b", 0 0, L_0x555f09757a90;  1 drivers
v0x555f0969f7a0_0 .net "carryin", 0 0, L_0x555f09753960;  alias, 1 drivers
v0x555f0969f840_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f0969f9f0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0969fa90_0 .net "invert", 0 0, v0x555f0969dc00_0;  1 drivers
v0x555f0969fb30_0 .net "nandand", 0 0, L_0x555f09756730;  1 drivers
v0x555f0969fce0_0 .net "newB", 0 0, L_0x555f09755b30;  1 drivers
v0x555f0969fd80_0 .net "noror", 0 0, L_0x555f09756580;  1 drivers
v0x555f0969fe50_0 .net "notControl1", 0 0, L_0x555f09752ad0;  1 drivers
v0x555f0969fef0_0 .net "notControl2", 0 0, L_0x555f09755690;  1 drivers
v0x555f0969ff90_0 .net "subtract", 0 0, L_0x555f09755890;  1 drivers
v0x555f096a0050_0 .net "sum", 0 0, L_0x555f097577a0;  1 drivers
v0x555f096a0120_0 .net "sumval", 0 0, L_0x555f09755df0;  1 drivers
L_0x555f097555a0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f097557a0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09755a40 .part v0x555f096e2f50_0, 0, 1;
S_0x555f0969d720 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0969d490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0969d990_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f0969da70_0 .var "address0", 0 0;
v0x555f0969db30_0 .var "address1", 0 0;
v0x555f0969dc00_0 .var "invert", 0 0;
S_0x555f0969dd70 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0969d490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09756aa0/d .functor NOT 1, v0x555f0969da70_0, C4<0>, C4<0>, C4<0>;
L_0x555f09756aa0 .delay 1 (10000,10000,10000) L_0x555f09756aa0/d;
L_0x555f09756b60/d .functor NOT 1, v0x555f0969db30_0, C4<0>, C4<0>, C4<0>;
L_0x555f09756b60 .delay 1 (10000,10000,10000) L_0x555f09756b60/d;
L_0x555f09756c70/d .functor AND 1, v0x555f0969da70_0, v0x555f0969db30_0, C4<1>, C4<1>;
L_0x555f09756c70 .delay 1 (20000,20000,20000) L_0x555f09756c70/d;
L_0x555f09756e50/d .functor AND 1, v0x555f0969da70_0, L_0x555f09756b60, C4<1>, C4<1>;
L_0x555f09756e50 .delay 1 (20000,20000,20000) L_0x555f09756e50/d;
L_0x555f09756f60/d .functor AND 1, L_0x555f09756aa0, v0x555f0969db30_0, C4<1>, C4<1>;
L_0x555f09756f60 .delay 1 (20000,20000,20000) L_0x555f09756f60/d;
L_0x555f097570c0/d .functor AND 1, L_0x555f09756aa0, L_0x555f09756b60, C4<1>, C4<1>;
L_0x555f097570c0 .delay 1 (20000,20000,20000) L_0x555f097570c0/d;
L_0x555f097571d0/d .functor AND 1, L_0x555f09755df0, L_0x555f097570c0, C4<1>, C4<1>;
L_0x555f097571d0 .delay 1 (20000,20000,20000) L_0x555f097571d0/d;
L_0x555f09757330/d .functor AND 1, L_0x555f09756580, L_0x555f09756e50, C4<1>, C4<1>;
L_0x555f09757330 .delay 1 (20000,20000,20000) L_0x555f09757330/d;
L_0x555f097574e0/d .functor AND 1, L_0x555f09756730, L_0x555f09756f60, C4<1>, C4<1>;
L_0x555f097574e0 .delay 1 (20000,20000,20000) L_0x555f097574e0/d;
L_0x555f09757640/d .functor AND 1, L_0x555f09756900, L_0x555f09756c70, C4<1>, C4<1>;
L_0x555f09757640 .delay 1 (20000,20000,20000) L_0x555f09757640/d;
L_0x555f097577a0/d .functor OR 1, L_0x555f097571d0, L_0x555f09757330, L_0x555f097574e0, L_0x555f09757640;
L_0x555f097577a0 .delay 1 (40000,40000,40000) L_0x555f097577a0/d;
v0x555f0969e050_0 .net "A0andA1", 0 0, L_0x555f09756c70;  1 drivers
v0x555f0969e110_0 .net "A0andnotA1", 0 0, L_0x555f09756e50;  1 drivers
v0x555f0969e1d0_0 .net "addr0", 0 0, v0x555f0969da70_0;  alias, 1 drivers
v0x555f0969e2a0_0 .net "addr1", 0 0, v0x555f0969db30_0;  alias, 1 drivers
v0x555f0969e370_0 .net "in0", 0 0, L_0x555f09755df0;  alias, 1 drivers
v0x555f0969e460_0 .net "in0and", 0 0, L_0x555f097571d0;  1 drivers
v0x555f0969e500_0 .net "in1", 0 0, L_0x555f09756580;  alias, 1 drivers
v0x555f0969e5a0_0 .net "in1and", 0 0, L_0x555f09757330;  1 drivers
v0x555f0969e660_0 .net "in2", 0 0, L_0x555f09756730;  alias, 1 drivers
v0x555f0969e720_0 .net "in2and", 0 0, L_0x555f097574e0;  1 drivers
v0x555f0969e7e0_0 .net "in3", 0 0, L_0x555f09756900;  alias, 1 drivers
v0x555f0969e8a0_0 .net "in3and", 0 0, L_0x555f09757640;  1 drivers
v0x555f0969e960_0 .net "notA0", 0 0, L_0x555f09756aa0;  1 drivers
v0x555f0969ea20_0 .net "notA0andA1", 0 0, L_0x555f09756f60;  1 drivers
v0x555f0969eae0_0 .net "notA0andnotA1", 0 0, L_0x555f097570c0;  1 drivers
v0x555f0969eba0_0 .net "notA1", 0 0, L_0x555f09756b60;  1 drivers
v0x555f0969ec60_0 .net "out", 0 0, L_0x555f097577a0;  alias, 1 drivers
S_0x555f096a0380 .scope generate, "genblock[9]" "genblock[9]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096a0570 .param/l "i" 0 3 30, +C4<01001>;
v0x555f096a61f0_0 .net "carryout2", 0 0, L_0x555f097589e0;  1 drivers
S_0x555f096a0650 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096a0380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09757bc0/d .functor NOT 1, L_0x555f09757cd0, C4<0>, C4<0>, C4<0>;
L_0x555f09757bc0 .delay 1 (10000,10000,10000) L_0x555f09757bc0/d;
L_0x555f09757dc0/d .functor NOT 1, L_0x555f09757ed0, C4<0>, C4<0>, C4<0>;
L_0x555f09757dc0 .delay 1 (10000,10000,10000) L_0x555f09757dc0/d;
L_0x555f09757fc0/d .functor AND 1, L_0x555f09758170, L_0x555f09757bc0, L_0x555f09757dc0, C4<1>;
L_0x555f09757fc0 .delay 1 (30000,30000,30000) L_0x555f09757fc0/d;
L_0x555f09758260/d .functor XOR 1, L_0x555f09757fc0, L_0x555f0975a2a0, C4<0>, C4<0>;
L_0x555f09758260 .delay 1 (20000,20000,20000) L_0x555f09758260/d;
L_0x555f097583c0/d .functor XOR 1, L_0x555f0975a200, L_0x555f09758260, C4<0>, C4<0>;
L_0x555f097583c0 .delay 1 (20000,20000,20000) L_0x555f097583c0/d;
L_0x555f09758520/d .functor XOR 1, L_0x555f097583c0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09758520 .delay 1 (20000,20000,20000) L_0x555f09758520/d;
L_0x555f097586d0/d .functor AND 1, L_0x555f0975a200, L_0x555f0975a2a0, C4<1>, C4<1>;
L_0x555f097586d0 .delay 1 (20000,20000,20000) L_0x555f097586d0/d;
L_0x555f09758880/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f097583c0, C4<1>, C4<1>;
L_0x555f09758880 .delay 1 (20000,20000,20000) L_0x555f09758880/d;
L_0x555f097589e0/d .functor OR 1, L_0x555f097586d0, L_0x555f09758880, C4<0>, C4<0>;
L_0x555f097589e0 .delay 1 (20000,20000,20000) L_0x555f097589e0/d;
L_0x555f09758b90/d .functor OR 1, L_0x555f0975a200, L_0x555f0975a2a0, C4<0>, C4<0>;
L_0x555f09758b90 .delay 1 (20000,20000,20000) L_0x555f09758b90/d;
L_0x555f09758d00/d .functor XOR 1, v0x555f096a0d90_0, L_0x555f09758b90, C4<0>, C4<0>;
L_0x555f09758d00 .delay 1 (20000,20000,20000) L_0x555f09758d00/d;
L_0x555f09758eb0/d .functor XOR 1, v0x555f096a0d90_0, L_0x555f097586d0, C4<0>, C4<0>;
L_0x555f09758eb0 .delay 1 (20000,20000,20000) L_0x555f09758eb0/d;
L_0x555f09759080/d .functor XOR 1, L_0x555f0975a200, L_0x555f0975a2a0, C4<0>, C4<0>;
L_0x555f09759080 .delay 1 (20000,20000,20000) L_0x555f09759080/d;
v0x555f096a20e0_0 .net "AB", 0 0, L_0x555f097586d0;  1 drivers
v0x555f096a21c0_0 .net "AorB", 0 0, L_0x555f09758b90;  1 drivers
v0x555f096a2280_0 .net "AxorB", 0 0, L_0x555f09759080;  1 drivers
v0x555f096a2350_0 .net "AxorB2", 0 0, L_0x555f097583c0;  1 drivers
v0x555f096a23f0_0 .net "AxorBC", 0 0, L_0x555f09758880;  1 drivers
v0x555f096a2490_0 .net *"_s1", 0 0, L_0x555f09757cd0;  1 drivers
v0x555f096a2570_0 .net *"_s3", 0 0, L_0x555f09757ed0;  1 drivers
v0x555f096a2650_0 .net *"_s5", 0 0, L_0x555f09758170;  1 drivers
v0x555f096a2730_0 .net "a", 0 0, L_0x555f0975a200;  1 drivers
v0x555f096a27f0_0 .net "address0", 0 0, v0x555f096a0c00_0;  1 drivers
v0x555f096a2890_0 .net "address1", 0 0, v0x555f096a0cc0_0;  1 drivers
v0x555f096a2980_0 .net "b", 0 0, L_0x555f0975a2a0;  1 drivers
v0x555f096a2a40_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096a2ae0_0 .net "carryout", 0 0, L_0x555f097589e0;  alias, 1 drivers
v0x555f096a2ba0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a2c60_0 .net "invert", 0 0, v0x555f096a0d90_0;  1 drivers
v0x555f096a2d00_0 .net "nandand", 0 0, L_0x555f09758eb0;  1 drivers
v0x555f096a2eb0_0 .net "newB", 0 0, L_0x555f09758260;  1 drivers
v0x555f096a2f50_0 .net "noror", 0 0, L_0x555f09758d00;  1 drivers
v0x555f096a2ff0_0 .net "notControl1", 0 0, L_0x555f09757bc0;  1 drivers
v0x555f096a3090_0 .net "notControl2", 0 0, L_0x555f09757dc0;  1 drivers
v0x555f096a3130_0 .net "subtract", 0 0, L_0x555f09757fc0;  1 drivers
v0x555f096a31f0_0 .net "sum", 0 0, L_0x555f09759fb0;  1 drivers
v0x555f096a32c0_0 .net "sumval", 0 0, L_0x555f09758520;  1 drivers
L_0x555f09757cd0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09757ed0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09758170 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096a08c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096a0650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096a0b20_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a0c00_0 .var "address0", 0 0;
v0x555f096a0cc0_0 .var "address1", 0 0;
v0x555f096a0d90_0 .var "invert", 0 0;
S_0x555f096a0f00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096a0650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097592b0/d .functor NOT 1, v0x555f096a0c00_0, C4<0>, C4<0>, C4<0>;
L_0x555f097592b0 .delay 1 (10000,10000,10000) L_0x555f097592b0/d;
L_0x555f09759370/d .functor NOT 1, v0x555f096a0cc0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09759370 .delay 1 (10000,10000,10000) L_0x555f09759370/d;
L_0x555f09759480/d .functor AND 1, v0x555f096a0c00_0, v0x555f096a0cc0_0, C4<1>, C4<1>;
L_0x555f09759480 .delay 1 (20000,20000,20000) L_0x555f09759480/d;
L_0x555f09759660/d .functor AND 1, v0x555f096a0c00_0, L_0x555f09759370, C4<1>, C4<1>;
L_0x555f09759660 .delay 1 (20000,20000,20000) L_0x555f09759660/d;
L_0x555f09759770/d .functor AND 1, L_0x555f097592b0, v0x555f096a0cc0_0, C4<1>, C4<1>;
L_0x555f09759770 .delay 1 (20000,20000,20000) L_0x555f09759770/d;
L_0x555f097598d0/d .functor AND 1, L_0x555f097592b0, L_0x555f09759370, C4<1>, C4<1>;
L_0x555f097598d0 .delay 1 (20000,20000,20000) L_0x555f097598d0/d;
L_0x555f097599e0/d .functor AND 1, L_0x555f09758520, L_0x555f097598d0, C4<1>, C4<1>;
L_0x555f097599e0 .delay 1 (20000,20000,20000) L_0x555f097599e0/d;
L_0x555f09759b40/d .functor AND 1, L_0x555f09758d00, L_0x555f09759660, C4<1>, C4<1>;
L_0x555f09759b40 .delay 1 (20000,20000,20000) L_0x555f09759b40/d;
L_0x555f09759cf0/d .functor AND 1, L_0x555f09758eb0, L_0x555f09759770, C4<1>, C4<1>;
L_0x555f09759cf0 .delay 1 (20000,20000,20000) L_0x555f09759cf0/d;
L_0x555f09759e50/d .functor AND 1, L_0x555f09759080, L_0x555f09759480, C4<1>, C4<1>;
L_0x555f09759e50 .delay 1 (20000,20000,20000) L_0x555f09759e50/d;
L_0x555f09759fb0/d .functor OR 1, L_0x555f097599e0, L_0x555f09759b40, L_0x555f09759cf0, L_0x555f09759e50;
L_0x555f09759fb0 .delay 1 (40000,40000,40000) L_0x555f09759fb0/d;
v0x555f096a11e0_0 .net "A0andA1", 0 0, L_0x555f09759480;  1 drivers
v0x555f096a12a0_0 .net "A0andnotA1", 0 0, L_0x555f09759660;  1 drivers
v0x555f096a1360_0 .net "addr0", 0 0, v0x555f096a0c00_0;  alias, 1 drivers
v0x555f096a1430_0 .net "addr1", 0 0, v0x555f096a0cc0_0;  alias, 1 drivers
v0x555f096a1500_0 .net "in0", 0 0, L_0x555f09758520;  alias, 1 drivers
v0x555f096a15f0_0 .net "in0and", 0 0, L_0x555f097599e0;  1 drivers
v0x555f096a1690_0 .net "in1", 0 0, L_0x555f09758d00;  alias, 1 drivers
v0x555f096a1730_0 .net "in1and", 0 0, L_0x555f09759b40;  1 drivers
v0x555f096a17f0_0 .net "in2", 0 0, L_0x555f09758eb0;  alias, 1 drivers
v0x555f096a18b0_0 .net "in2and", 0 0, L_0x555f09759cf0;  1 drivers
v0x555f096a1970_0 .net "in3", 0 0, L_0x555f09759080;  alias, 1 drivers
v0x555f096a1a30_0 .net "in3and", 0 0, L_0x555f09759e50;  1 drivers
v0x555f096a1af0_0 .net "notA0", 0 0, L_0x555f097592b0;  1 drivers
v0x555f096a1bb0_0 .net "notA0andA1", 0 0, L_0x555f09759770;  1 drivers
v0x555f096a1c70_0 .net "notA0andnotA1", 0 0, L_0x555f097598d0;  1 drivers
v0x555f096a1d30_0 .net "notA1", 0 0, L_0x555f09759370;  1 drivers
v0x555f096a1df0_0 .net "out", 0 0, L_0x555f09759fb0;  alias, 1 drivers
S_0x555f096a3410 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096a0380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0975a3e0/d .functor NOT 1, L_0x555f0975a4f0, C4<0>, C4<0>, C4<0>;
L_0x555f0975a3e0 .delay 1 (10000,10000,10000) L_0x555f0975a3e0/d;
L_0x555f0975a5e0/d .functor NOT 1, L_0x555f0975a6f0, C4<0>, C4<0>, C4<0>;
L_0x555f0975a5e0 .delay 1 (10000,10000,10000) L_0x555f0975a5e0/d;
L_0x555f0975a7e0/d .functor AND 1, L_0x555f0975a990, L_0x555f0975a3e0, L_0x555f0975a5e0, C4<1>;
L_0x555f0975a7e0 .delay 1 (30000,30000,30000) L_0x555f0975a7e0/d;
L_0x555f0975aa80/d .functor XOR 1, L_0x555f0975a7e0, L_0x555f0975ca70, C4<0>, C4<0>;
L_0x555f0975aa80 .delay 1 (20000,20000,20000) L_0x555f0975aa80/d;
L_0x555f0975abe0/d .functor XOR 1, L_0x555f0975c9d0, L_0x555f0975aa80, C4<0>, C4<0>;
L_0x555f0975abe0 .delay 1 (20000,20000,20000) L_0x555f0975abe0/d;
L_0x555f0975ad40/d .functor XOR 1, L_0x555f0975abe0, L_0x555f097589e0, C4<0>, C4<0>;
L_0x555f0975ad40 .delay 1 (20000,20000,20000) L_0x555f0975ad40/d;
L_0x555f0975aea0/d .functor AND 1, L_0x555f0975c9d0, L_0x555f0975ca70, C4<1>, C4<1>;
L_0x555f0975aea0 .delay 1 (20000,20000,20000) L_0x555f0975aea0/d;
L_0x555f0975b050/d .functor AND 1, L_0x555f097589e0, L_0x555f0975abe0, C4<1>, C4<1>;
L_0x555f0975b050 .delay 1 (20000,20000,20000) L_0x555f0975b050/d;
L_0x555f0975b1b0/d .functor OR 1, L_0x555f0975aea0, L_0x555f0975b050, C4<0>, C4<0>;
L_0x555f0975b1b0 .delay 1 (20000,20000,20000) L_0x555f0975b1b0/d;
L_0x555f0975b360/d .functor OR 1, L_0x555f0975c9d0, L_0x555f0975ca70, C4<0>, C4<0>;
L_0x555f0975b360 .delay 1 (20000,20000,20000) L_0x555f0975b360/d;
L_0x555f0975b4d0/d .functor XOR 1, v0x555f096a3b80_0, L_0x555f0975b360, C4<0>, C4<0>;
L_0x555f0975b4d0 .delay 1 (20000,20000,20000) L_0x555f0975b4d0/d;
L_0x555f0975b680/d .functor XOR 1, v0x555f096a3b80_0, L_0x555f0975aea0, C4<0>, C4<0>;
L_0x555f0975b680 .delay 1 (20000,20000,20000) L_0x555f0975b680/d;
L_0x555f0975b850/d .functor XOR 1, L_0x555f0975c9d0, L_0x555f0975ca70, C4<0>, C4<0>;
L_0x555f0975b850 .delay 1 (20000,20000,20000) L_0x555f0975b850/d;
v0x555f096a4ed0_0 .net "AB", 0 0, L_0x555f0975aea0;  1 drivers
v0x555f096a4fb0_0 .net "AorB", 0 0, L_0x555f0975b360;  1 drivers
v0x555f096a5070_0 .net "AxorB", 0 0, L_0x555f0975b850;  1 drivers
v0x555f096a5140_0 .net "AxorB2", 0 0, L_0x555f0975abe0;  1 drivers
v0x555f096a51e0_0 .net "AxorBC", 0 0, L_0x555f0975b050;  1 drivers
v0x555f096a5280_0 .net *"_s1", 0 0, L_0x555f0975a4f0;  1 drivers
v0x555f096a5360_0 .net *"_s3", 0 0, L_0x555f0975a6f0;  1 drivers
v0x555f096a5440_0 .net *"_s5", 0 0, L_0x555f0975a990;  1 drivers
v0x555f096a5520_0 .net "a", 0 0, L_0x555f0975c9d0;  1 drivers
v0x555f096a55e0_0 .net "address0", 0 0, v0x555f096a39f0_0;  1 drivers
v0x555f096a5680_0 .net "address1", 0 0, v0x555f096a3ab0_0;  1 drivers
v0x555f096a5770_0 .net "b", 0 0, L_0x555f0975ca70;  1 drivers
v0x555f096a5830_0 .net "carryin", 0 0, L_0x555f097589e0;  alias, 1 drivers
v0x555f096a58d0_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096a5970_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a5a10_0 .net "invert", 0 0, v0x555f096a3b80_0;  1 drivers
v0x555f096a5ab0_0 .net "nandand", 0 0, L_0x555f0975b680;  1 drivers
v0x555f096a5c60_0 .net "newB", 0 0, L_0x555f0975aa80;  1 drivers
v0x555f096a5d00_0 .net "noror", 0 0, L_0x555f0975b4d0;  1 drivers
v0x555f096a5dd0_0 .net "notControl1", 0 0, L_0x555f0975a3e0;  1 drivers
v0x555f096a5e70_0 .net "notControl2", 0 0, L_0x555f0975a5e0;  1 drivers
v0x555f096a5f10_0 .net "subtract", 0 0, L_0x555f0975a7e0;  1 drivers
v0x555f096a5fd0_0 .net "sum", 0 0, L_0x555f0975c780;  1 drivers
v0x555f096a60a0_0 .net "sumval", 0 0, L_0x555f0975ad40;  1 drivers
L_0x555f0975a4f0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0975a6f0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0975a990 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096a36a0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096a3410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096a3910_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a39f0_0 .var "address0", 0 0;
v0x555f096a3ab0_0 .var "address1", 0 0;
v0x555f096a3b80_0 .var "invert", 0 0;
S_0x555f096a3cf0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096a3410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0975ba80/d .functor NOT 1, v0x555f096a39f0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0975ba80 .delay 1 (10000,10000,10000) L_0x555f0975ba80/d;
L_0x555f0975bb40/d .functor NOT 1, v0x555f096a3ab0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0975bb40 .delay 1 (10000,10000,10000) L_0x555f0975bb40/d;
L_0x555f0975bc50/d .functor AND 1, v0x555f096a39f0_0, v0x555f096a3ab0_0, C4<1>, C4<1>;
L_0x555f0975bc50 .delay 1 (20000,20000,20000) L_0x555f0975bc50/d;
L_0x555f0975be30/d .functor AND 1, v0x555f096a39f0_0, L_0x555f0975bb40, C4<1>, C4<1>;
L_0x555f0975be30 .delay 1 (20000,20000,20000) L_0x555f0975be30/d;
L_0x555f0975bf40/d .functor AND 1, L_0x555f0975ba80, v0x555f096a3ab0_0, C4<1>, C4<1>;
L_0x555f0975bf40 .delay 1 (20000,20000,20000) L_0x555f0975bf40/d;
L_0x555f0975c0a0/d .functor AND 1, L_0x555f0975ba80, L_0x555f0975bb40, C4<1>, C4<1>;
L_0x555f0975c0a0 .delay 1 (20000,20000,20000) L_0x555f0975c0a0/d;
L_0x555f0975c1b0/d .functor AND 1, L_0x555f0975ad40, L_0x555f0975c0a0, C4<1>, C4<1>;
L_0x555f0975c1b0 .delay 1 (20000,20000,20000) L_0x555f0975c1b0/d;
L_0x555f0975c310/d .functor AND 1, L_0x555f0975b4d0, L_0x555f0975be30, C4<1>, C4<1>;
L_0x555f0975c310 .delay 1 (20000,20000,20000) L_0x555f0975c310/d;
L_0x555f0975c4c0/d .functor AND 1, L_0x555f0975b680, L_0x555f0975bf40, C4<1>, C4<1>;
L_0x555f0975c4c0 .delay 1 (20000,20000,20000) L_0x555f0975c4c0/d;
L_0x555f0975c620/d .functor AND 1, L_0x555f0975b850, L_0x555f0975bc50, C4<1>, C4<1>;
L_0x555f0975c620 .delay 1 (20000,20000,20000) L_0x555f0975c620/d;
L_0x555f0975c780/d .functor OR 1, L_0x555f0975c1b0, L_0x555f0975c310, L_0x555f0975c4c0, L_0x555f0975c620;
L_0x555f0975c780 .delay 1 (40000,40000,40000) L_0x555f0975c780/d;
v0x555f096a3fd0_0 .net "A0andA1", 0 0, L_0x555f0975bc50;  1 drivers
v0x555f096a4090_0 .net "A0andnotA1", 0 0, L_0x555f0975be30;  1 drivers
v0x555f096a4150_0 .net "addr0", 0 0, v0x555f096a39f0_0;  alias, 1 drivers
v0x555f096a4220_0 .net "addr1", 0 0, v0x555f096a3ab0_0;  alias, 1 drivers
v0x555f096a42f0_0 .net "in0", 0 0, L_0x555f0975ad40;  alias, 1 drivers
v0x555f096a43e0_0 .net "in0and", 0 0, L_0x555f0975c1b0;  1 drivers
v0x555f096a4480_0 .net "in1", 0 0, L_0x555f0975b4d0;  alias, 1 drivers
v0x555f096a4520_0 .net "in1and", 0 0, L_0x555f0975c310;  1 drivers
v0x555f096a45e0_0 .net "in2", 0 0, L_0x555f0975b680;  alias, 1 drivers
v0x555f096a46a0_0 .net "in2and", 0 0, L_0x555f0975c4c0;  1 drivers
v0x555f096a4760_0 .net "in3", 0 0, L_0x555f0975b850;  alias, 1 drivers
v0x555f096a4820_0 .net "in3and", 0 0, L_0x555f0975c620;  1 drivers
v0x555f096a48e0_0 .net "notA0", 0 0, L_0x555f0975ba80;  1 drivers
v0x555f096a49a0_0 .net "notA0andA1", 0 0, L_0x555f0975bf40;  1 drivers
v0x555f096a4a60_0 .net "notA0andnotA1", 0 0, L_0x555f0975c0a0;  1 drivers
v0x555f096a4b20_0 .net "notA1", 0 0, L_0x555f0975bb40;  1 drivers
v0x555f096a4be0_0 .net "out", 0 0, L_0x555f0975c780;  alias, 1 drivers
S_0x555f096a6300 .scope generate, "genblock[11]" "genblock[11]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096a64f0 .param/l "i" 0 3 30, +C4<01011>;
v0x555f096ac170_0 .net "carryout2", 0 0, L_0x555f0975d940;  1 drivers
S_0x555f096a65d0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096a6300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0975cbc0/d .functor NOT 1, L_0x555f0975a340, C4<0>, C4<0>, C4<0>;
L_0x555f0975cbc0 .delay 1 (10000,10000,10000) L_0x555f0975cbc0/d;
L_0x555f0975cd20/d .functor NOT 1, L_0x555f0975ce30, C4<0>, C4<0>, C4<0>;
L_0x555f0975cd20 .delay 1 (10000,10000,10000) L_0x555f0975cd20/d;
L_0x555f0975cf20/d .functor AND 1, L_0x555f0975d0d0, L_0x555f0975cbc0, L_0x555f0975cd20, C4<1>;
L_0x555f0975cf20 .delay 1 (30000,30000,30000) L_0x555f0975cf20/d;
L_0x555f0975d1c0/d .functor XOR 1, L_0x555f0975cf20, L_0x555f0975f200, C4<0>, C4<0>;
L_0x555f0975d1c0 .delay 1 (20000,20000,20000) L_0x555f0975d1c0/d;
L_0x555f0975d320/d .functor XOR 1, L_0x555f0975f160, L_0x555f0975d1c0, C4<0>, C4<0>;
L_0x555f0975d320 .delay 1 (20000,20000,20000) L_0x555f0975d320/d;
L_0x555f0975d480/d .functor XOR 1, L_0x555f0975d320, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f0975d480 .delay 1 (20000,20000,20000) L_0x555f0975d480/d;
L_0x555f0975d630/d .functor AND 1, L_0x555f0975f160, L_0x555f0975f200, C4<1>, C4<1>;
L_0x555f0975d630 .delay 1 (20000,20000,20000) L_0x555f0975d630/d;
L_0x555f0975d7e0/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f0975d320, C4<1>, C4<1>;
L_0x555f0975d7e0 .delay 1 (20000,20000,20000) L_0x555f0975d7e0/d;
L_0x555f0975d940/d .functor OR 1, L_0x555f0975d630, L_0x555f0975d7e0, C4<0>, C4<0>;
L_0x555f0975d940 .delay 1 (20000,20000,20000) L_0x555f0975d940/d;
L_0x555f0975daf0/d .functor OR 1, L_0x555f0975f160, L_0x555f0975f200, C4<0>, C4<0>;
L_0x555f0975daf0 .delay 1 (20000,20000,20000) L_0x555f0975daf0/d;
L_0x555f0975dc60/d .functor XOR 1, v0x555f096a6d10_0, L_0x555f0975daf0, C4<0>, C4<0>;
L_0x555f0975dc60 .delay 1 (20000,20000,20000) L_0x555f0975dc60/d;
L_0x555f0975de10/d .functor XOR 1, v0x555f096a6d10_0, L_0x555f0975d630, C4<0>, C4<0>;
L_0x555f0975de10 .delay 1 (20000,20000,20000) L_0x555f0975de10/d;
L_0x555f0975dfe0/d .functor XOR 1, L_0x555f0975f160, L_0x555f0975f200, C4<0>, C4<0>;
L_0x555f0975dfe0 .delay 1 (20000,20000,20000) L_0x555f0975dfe0/d;
v0x555f096a8060_0 .net "AB", 0 0, L_0x555f0975d630;  1 drivers
v0x555f096a8140_0 .net "AorB", 0 0, L_0x555f0975daf0;  1 drivers
v0x555f096a8200_0 .net "AxorB", 0 0, L_0x555f0975dfe0;  1 drivers
v0x555f096a82d0_0 .net "AxorB2", 0 0, L_0x555f0975d320;  1 drivers
v0x555f096a8370_0 .net "AxorBC", 0 0, L_0x555f0975d7e0;  1 drivers
v0x555f096a8410_0 .net *"_s1", 0 0, L_0x555f0975a340;  1 drivers
v0x555f096a84f0_0 .net *"_s3", 0 0, L_0x555f0975ce30;  1 drivers
v0x555f096a85d0_0 .net *"_s5", 0 0, L_0x555f0975d0d0;  1 drivers
v0x555f096a86b0_0 .net "a", 0 0, L_0x555f0975f160;  1 drivers
v0x555f096a8770_0 .net "address0", 0 0, v0x555f096a6b80_0;  1 drivers
v0x555f096a8810_0 .net "address1", 0 0, v0x555f096a6c40_0;  1 drivers
v0x555f096a8900_0 .net "b", 0 0, L_0x555f0975f200;  1 drivers
v0x555f096a89c0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096a8a60_0 .net "carryout", 0 0, L_0x555f0975d940;  alias, 1 drivers
v0x555f096a8b20_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a8be0_0 .net "invert", 0 0, v0x555f096a6d10_0;  1 drivers
v0x555f096a8c80_0 .net "nandand", 0 0, L_0x555f0975de10;  1 drivers
v0x555f096a8e30_0 .net "newB", 0 0, L_0x555f0975d1c0;  1 drivers
v0x555f096a8ed0_0 .net "noror", 0 0, L_0x555f0975dc60;  1 drivers
v0x555f096a8f70_0 .net "notControl1", 0 0, L_0x555f0975cbc0;  1 drivers
v0x555f096a9010_0 .net "notControl2", 0 0, L_0x555f0975cd20;  1 drivers
v0x555f096a90b0_0 .net "subtract", 0 0, L_0x555f0975cf20;  1 drivers
v0x555f096a9170_0 .net "sum", 0 0, L_0x555f0975ef10;  1 drivers
v0x555f096a9240_0 .net "sumval", 0 0, L_0x555f0975d480;  1 drivers
L_0x555f0975a340 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0975ce30 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0975d0d0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096a6840 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096a65d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096a6aa0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a6b80_0 .var "address0", 0 0;
v0x555f096a6c40_0 .var "address1", 0 0;
v0x555f096a6d10_0 .var "invert", 0 0;
S_0x555f096a6e80 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096a65d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0975e210/d .functor NOT 1, v0x555f096a6b80_0, C4<0>, C4<0>, C4<0>;
L_0x555f0975e210 .delay 1 (10000,10000,10000) L_0x555f0975e210/d;
L_0x555f0975e2d0/d .functor NOT 1, v0x555f096a6c40_0, C4<0>, C4<0>, C4<0>;
L_0x555f0975e2d0 .delay 1 (10000,10000,10000) L_0x555f0975e2d0/d;
L_0x555f0975e3e0/d .functor AND 1, v0x555f096a6b80_0, v0x555f096a6c40_0, C4<1>, C4<1>;
L_0x555f0975e3e0 .delay 1 (20000,20000,20000) L_0x555f0975e3e0/d;
L_0x555f0975e5c0/d .functor AND 1, v0x555f096a6b80_0, L_0x555f0975e2d0, C4<1>, C4<1>;
L_0x555f0975e5c0 .delay 1 (20000,20000,20000) L_0x555f0975e5c0/d;
L_0x555f0975e6d0/d .functor AND 1, L_0x555f0975e210, v0x555f096a6c40_0, C4<1>, C4<1>;
L_0x555f0975e6d0 .delay 1 (20000,20000,20000) L_0x555f0975e6d0/d;
L_0x555f0975e830/d .functor AND 1, L_0x555f0975e210, L_0x555f0975e2d0, C4<1>, C4<1>;
L_0x555f0975e830 .delay 1 (20000,20000,20000) L_0x555f0975e830/d;
L_0x555f0975e940/d .functor AND 1, L_0x555f0975d480, L_0x555f0975e830, C4<1>, C4<1>;
L_0x555f0975e940 .delay 1 (20000,20000,20000) L_0x555f0975e940/d;
L_0x555f0975eaa0/d .functor AND 1, L_0x555f0975dc60, L_0x555f0975e5c0, C4<1>, C4<1>;
L_0x555f0975eaa0 .delay 1 (20000,20000,20000) L_0x555f0975eaa0/d;
L_0x555f0975ec50/d .functor AND 1, L_0x555f0975de10, L_0x555f0975e6d0, C4<1>, C4<1>;
L_0x555f0975ec50 .delay 1 (20000,20000,20000) L_0x555f0975ec50/d;
L_0x555f0975edb0/d .functor AND 1, L_0x555f0975dfe0, L_0x555f0975e3e0, C4<1>, C4<1>;
L_0x555f0975edb0 .delay 1 (20000,20000,20000) L_0x555f0975edb0/d;
L_0x555f0975ef10/d .functor OR 1, L_0x555f0975e940, L_0x555f0975eaa0, L_0x555f0975ec50, L_0x555f0975edb0;
L_0x555f0975ef10 .delay 1 (40000,40000,40000) L_0x555f0975ef10/d;
v0x555f096a7160_0 .net "A0andA1", 0 0, L_0x555f0975e3e0;  1 drivers
v0x555f096a7220_0 .net "A0andnotA1", 0 0, L_0x555f0975e5c0;  1 drivers
v0x555f096a72e0_0 .net "addr0", 0 0, v0x555f096a6b80_0;  alias, 1 drivers
v0x555f096a73b0_0 .net "addr1", 0 0, v0x555f096a6c40_0;  alias, 1 drivers
v0x555f096a7480_0 .net "in0", 0 0, L_0x555f0975d480;  alias, 1 drivers
v0x555f096a7570_0 .net "in0and", 0 0, L_0x555f0975e940;  1 drivers
v0x555f096a7610_0 .net "in1", 0 0, L_0x555f0975dc60;  alias, 1 drivers
v0x555f096a76b0_0 .net "in1and", 0 0, L_0x555f0975eaa0;  1 drivers
v0x555f096a7770_0 .net "in2", 0 0, L_0x555f0975de10;  alias, 1 drivers
v0x555f096a7830_0 .net "in2and", 0 0, L_0x555f0975ec50;  1 drivers
v0x555f096a78f0_0 .net "in3", 0 0, L_0x555f0975dfe0;  alias, 1 drivers
v0x555f096a79b0_0 .net "in3and", 0 0, L_0x555f0975edb0;  1 drivers
v0x555f096a7a70_0 .net "notA0", 0 0, L_0x555f0975e210;  1 drivers
v0x555f096a7b30_0 .net "notA0andA1", 0 0, L_0x555f0975e6d0;  1 drivers
v0x555f096a7bf0_0 .net "notA0andnotA1", 0 0, L_0x555f0975e830;  1 drivers
v0x555f096a7cb0_0 .net "notA1", 0 0, L_0x555f0975e2d0;  1 drivers
v0x555f096a7d70_0 .net "out", 0 0, L_0x555f0975ef10;  alias, 1 drivers
S_0x555f096a9390 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096a6300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0975f360/d .functor NOT 1, L_0x555f0975f470, C4<0>, C4<0>, C4<0>;
L_0x555f0975f360 .delay 1 (10000,10000,10000) L_0x555f0975f360/d;
L_0x555f0975f560/d .functor NOT 1, L_0x555f0975f670, C4<0>, C4<0>, C4<0>;
L_0x555f0975f560 .delay 1 (10000,10000,10000) L_0x555f0975f560/d;
L_0x555f0975f760/d .functor AND 1, L_0x555f0975f910, L_0x555f0975f360, L_0x555f0975f560, C4<1>;
L_0x555f0975f760 .delay 1 (30000,30000,30000) L_0x555f0975f760/d;
L_0x555f0975fa00/d .functor XOR 1, L_0x555f0975f760, L_0x555f09761a80, C4<0>, C4<0>;
L_0x555f0975fa00 .delay 1 (20000,20000,20000) L_0x555f0975fa00/d;
L_0x555f0975fb60/d .functor XOR 1, L_0x555f097619e0, L_0x555f0975fa00, C4<0>, C4<0>;
L_0x555f0975fb60 .delay 1 (20000,20000,20000) L_0x555f0975fb60/d;
L_0x555f0975fcc0/d .functor XOR 1, L_0x555f0975fb60, L_0x555f0975d940, C4<0>, C4<0>;
L_0x555f0975fcc0 .delay 1 (20000,20000,20000) L_0x555f0975fcc0/d;
L_0x555f0975feb0/d .functor AND 1, L_0x555f097619e0, L_0x555f09761a80, C4<1>, C4<1>;
L_0x555f0975feb0 .delay 1 (20000,20000,20000) L_0x555f0975feb0/d;
L_0x555f09760060/d .functor AND 1, L_0x555f0975d940, L_0x555f0975fb60, C4<1>, C4<1>;
L_0x555f09760060 .delay 1 (20000,20000,20000) L_0x555f09760060/d;
L_0x555f097601c0/d .functor OR 1, L_0x555f0975feb0, L_0x555f09760060, C4<0>, C4<0>;
L_0x555f097601c0 .delay 1 (20000,20000,20000) L_0x555f097601c0/d;
L_0x555f09760370/d .functor OR 1, L_0x555f097619e0, L_0x555f09761a80, C4<0>, C4<0>;
L_0x555f09760370 .delay 1 (20000,20000,20000) L_0x555f09760370/d;
L_0x555f097604e0/d .functor XOR 1, v0x555f096a9b00_0, L_0x555f09760370, C4<0>, C4<0>;
L_0x555f097604e0 .delay 1 (20000,20000,20000) L_0x555f097604e0/d;
L_0x555f09760690/d .functor XOR 1, v0x555f096a9b00_0, L_0x555f0975feb0, C4<0>, C4<0>;
L_0x555f09760690 .delay 1 (20000,20000,20000) L_0x555f09760690/d;
L_0x555f09760860/d .functor XOR 1, L_0x555f097619e0, L_0x555f09761a80, C4<0>, C4<0>;
L_0x555f09760860 .delay 1 (20000,20000,20000) L_0x555f09760860/d;
v0x555f096aae50_0 .net "AB", 0 0, L_0x555f0975feb0;  1 drivers
v0x555f096aaf30_0 .net "AorB", 0 0, L_0x555f09760370;  1 drivers
v0x555f096aaff0_0 .net "AxorB", 0 0, L_0x555f09760860;  1 drivers
v0x555f096ab0c0_0 .net "AxorB2", 0 0, L_0x555f0975fb60;  1 drivers
v0x555f096ab160_0 .net "AxorBC", 0 0, L_0x555f09760060;  1 drivers
v0x555f096ab200_0 .net *"_s1", 0 0, L_0x555f0975f470;  1 drivers
v0x555f096ab2e0_0 .net *"_s3", 0 0, L_0x555f0975f670;  1 drivers
v0x555f096ab3c0_0 .net *"_s5", 0 0, L_0x555f0975f910;  1 drivers
v0x555f096ab4a0_0 .net "a", 0 0, L_0x555f097619e0;  1 drivers
v0x555f096ab560_0 .net "address0", 0 0, v0x555f096a9970_0;  1 drivers
v0x555f096ab600_0 .net "address1", 0 0, v0x555f096a9a30_0;  1 drivers
v0x555f096ab6f0_0 .net "b", 0 0, L_0x555f09761a80;  1 drivers
v0x555f096ab7b0_0 .net "carryin", 0 0, L_0x555f0975d940;  alias, 1 drivers
v0x555f096ab850_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096ab8f0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096ab990_0 .net "invert", 0 0, v0x555f096a9b00_0;  1 drivers
v0x555f096aba30_0 .net "nandand", 0 0, L_0x555f09760690;  1 drivers
v0x555f096abbe0_0 .net "newB", 0 0, L_0x555f0975fa00;  1 drivers
v0x555f096abc80_0 .net "noror", 0 0, L_0x555f097604e0;  1 drivers
v0x555f096abd50_0 .net "notControl1", 0 0, L_0x555f0975f360;  1 drivers
v0x555f096abdf0_0 .net "notControl2", 0 0, L_0x555f0975f560;  1 drivers
v0x555f096abe90_0 .net "subtract", 0 0, L_0x555f0975f760;  1 drivers
v0x555f096abf50_0 .net "sum", 0 0, L_0x555f09761790;  1 drivers
v0x555f096ac020_0 .net "sumval", 0 0, L_0x555f0975fcc0;  1 drivers
L_0x555f0975f470 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0975f670 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0975f910 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096a9620 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096a9390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096a9890_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096a9970_0 .var "address0", 0 0;
v0x555f096a9a30_0 .var "address1", 0 0;
v0x555f096a9b00_0 .var "invert", 0 0;
S_0x555f096a9c70 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096a9390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09760a90/d .functor NOT 1, v0x555f096a9970_0, C4<0>, C4<0>, C4<0>;
L_0x555f09760a90 .delay 1 (10000,10000,10000) L_0x555f09760a90/d;
L_0x555f09760b50/d .functor NOT 1, v0x555f096a9a30_0, C4<0>, C4<0>, C4<0>;
L_0x555f09760b50 .delay 1 (10000,10000,10000) L_0x555f09760b50/d;
L_0x555f09760c60/d .functor AND 1, v0x555f096a9970_0, v0x555f096a9a30_0, C4<1>, C4<1>;
L_0x555f09760c60 .delay 1 (20000,20000,20000) L_0x555f09760c60/d;
L_0x555f09760e40/d .functor AND 1, v0x555f096a9970_0, L_0x555f09760b50, C4<1>, C4<1>;
L_0x555f09760e40 .delay 1 (20000,20000,20000) L_0x555f09760e40/d;
L_0x555f09760f50/d .functor AND 1, L_0x555f09760a90, v0x555f096a9a30_0, C4<1>, C4<1>;
L_0x555f09760f50 .delay 1 (20000,20000,20000) L_0x555f09760f50/d;
L_0x555f097610b0/d .functor AND 1, L_0x555f09760a90, L_0x555f09760b50, C4<1>, C4<1>;
L_0x555f097610b0 .delay 1 (20000,20000,20000) L_0x555f097610b0/d;
L_0x555f097611c0/d .functor AND 1, L_0x555f0975fcc0, L_0x555f097610b0, C4<1>, C4<1>;
L_0x555f097611c0 .delay 1 (20000,20000,20000) L_0x555f097611c0/d;
L_0x555f09761320/d .functor AND 1, L_0x555f097604e0, L_0x555f09760e40, C4<1>, C4<1>;
L_0x555f09761320 .delay 1 (20000,20000,20000) L_0x555f09761320/d;
L_0x555f097614d0/d .functor AND 1, L_0x555f09760690, L_0x555f09760f50, C4<1>, C4<1>;
L_0x555f097614d0 .delay 1 (20000,20000,20000) L_0x555f097614d0/d;
L_0x555f09761630/d .functor AND 1, L_0x555f09760860, L_0x555f09760c60, C4<1>, C4<1>;
L_0x555f09761630 .delay 1 (20000,20000,20000) L_0x555f09761630/d;
L_0x555f09761790/d .functor OR 1, L_0x555f097611c0, L_0x555f09761320, L_0x555f097614d0, L_0x555f09761630;
L_0x555f09761790 .delay 1 (40000,40000,40000) L_0x555f09761790/d;
v0x555f096a9f50_0 .net "A0andA1", 0 0, L_0x555f09760c60;  1 drivers
v0x555f096aa010_0 .net "A0andnotA1", 0 0, L_0x555f09760e40;  1 drivers
v0x555f096aa0d0_0 .net "addr0", 0 0, v0x555f096a9970_0;  alias, 1 drivers
v0x555f096aa1a0_0 .net "addr1", 0 0, v0x555f096a9a30_0;  alias, 1 drivers
v0x555f096aa270_0 .net "in0", 0 0, L_0x555f0975fcc0;  alias, 1 drivers
v0x555f096aa360_0 .net "in0and", 0 0, L_0x555f097611c0;  1 drivers
v0x555f096aa400_0 .net "in1", 0 0, L_0x555f097604e0;  alias, 1 drivers
v0x555f096aa4a0_0 .net "in1and", 0 0, L_0x555f09761320;  1 drivers
v0x555f096aa560_0 .net "in2", 0 0, L_0x555f09760690;  alias, 1 drivers
v0x555f096aa620_0 .net "in2and", 0 0, L_0x555f097614d0;  1 drivers
v0x555f096aa6e0_0 .net "in3", 0 0, L_0x555f09760860;  alias, 1 drivers
v0x555f096aa7a0_0 .net "in3and", 0 0, L_0x555f09761630;  1 drivers
v0x555f096aa860_0 .net "notA0", 0 0, L_0x555f09760a90;  1 drivers
v0x555f096aa920_0 .net "notA0andA1", 0 0, L_0x555f09760f50;  1 drivers
v0x555f096aa9e0_0 .net "notA0andnotA1", 0 0, L_0x555f097610b0;  1 drivers
v0x555f096aaaa0_0 .net "notA1", 0 0, L_0x555f09760b50;  1 drivers
v0x555f096aab60_0 .net "out", 0 0, L_0x555f09761790;  alias, 1 drivers
S_0x555f096ac280 .scope generate, "genblock[13]" "genblock[13]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096ac470 .param/l "i" 0 3 30, +C4<01101>;
v0x555f096b20f0_0 .net "carryout2", 0 0, L_0x555f09762a10;  1 drivers
S_0x555f096ac550 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096ac280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09761bf0/d .functor NOT 1, L_0x555f09761d00, C4<0>, C4<0>, C4<0>;
L_0x555f09761bf0 .delay 1 (10000,10000,10000) L_0x555f09761bf0/d;
L_0x555f09761df0/d .functor NOT 1, L_0x555f09761f00, C4<0>, C4<0>, C4<0>;
L_0x555f09761df0 .delay 1 (10000,10000,10000) L_0x555f09761df0/d;
L_0x555f09761ff0/d .functor AND 1, L_0x555f097621a0, L_0x555f09761bf0, L_0x555f09761df0, C4<1>;
L_0x555f09761ff0 .delay 1 (30000,30000,30000) L_0x555f09761ff0/d;
L_0x555f09762290/d .functor XOR 1, L_0x555f09761ff0, L_0x555f097642d0, C4<0>, C4<0>;
L_0x555f09762290 .delay 1 (20000,20000,20000) L_0x555f09762290/d;
L_0x555f097623f0/d .functor XOR 1, L_0x555f09764230, L_0x555f09762290, C4<0>, C4<0>;
L_0x555f097623f0 .delay 1 (20000,20000,20000) L_0x555f097623f0/d;
L_0x555f09762550/d .functor XOR 1, L_0x555f097623f0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09762550 .delay 1 (20000,20000,20000) L_0x555f09762550/d;
L_0x555f09762700/d .functor AND 1, L_0x555f09764230, L_0x555f097642d0, C4<1>, C4<1>;
L_0x555f09762700 .delay 1 (20000,20000,20000) L_0x555f09762700/d;
L_0x555f097628b0/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f097623f0, C4<1>, C4<1>;
L_0x555f097628b0 .delay 1 (20000,20000,20000) L_0x555f097628b0/d;
L_0x555f09762a10/d .functor OR 1, L_0x555f09762700, L_0x555f097628b0, C4<0>, C4<0>;
L_0x555f09762a10 .delay 1 (20000,20000,20000) L_0x555f09762a10/d;
L_0x555f09762bc0/d .functor OR 1, L_0x555f09764230, L_0x555f097642d0, C4<0>, C4<0>;
L_0x555f09762bc0 .delay 1 (20000,20000,20000) L_0x555f09762bc0/d;
L_0x555f09762d30/d .functor XOR 1, v0x555f096acc90_0, L_0x555f09762bc0, C4<0>, C4<0>;
L_0x555f09762d30 .delay 1 (20000,20000,20000) L_0x555f09762d30/d;
L_0x555f09762ee0/d .functor XOR 1, v0x555f096acc90_0, L_0x555f09762700, C4<0>, C4<0>;
L_0x555f09762ee0 .delay 1 (20000,20000,20000) L_0x555f09762ee0/d;
L_0x555f097630b0/d .functor XOR 1, L_0x555f09764230, L_0x555f097642d0, C4<0>, C4<0>;
L_0x555f097630b0 .delay 1 (20000,20000,20000) L_0x555f097630b0/d;
v0x555f096adfe0_0 .net "AB", 0 0, L_0x555f09762700;  1 drivers
v0x555f096ae0c0_0 .net "AorB", 0 0, L_0x555f09762bc0;  1 drivers
v0x555f096ae180_0 .net "AxorB", 0 0, L_0x555f097630b0;  1 drivers
v0x555f096ae250_0 .net "AxorB2", 0 0, L_0x555f097623f0;  1 drivers
v0x555f096ae2f0_0 .net "AxorBC", 0 0, L_0x555f097628b0;  1 drivers
v0x555f096ae390_0 .net *"_s1", 0 0, L_0x555f09761d00;  1 drivers
v0x555f096ae470_0 .net *"_s3", 0 0, L_0x555f09761f00;  1 drivers
v0x555f096ae550_0 .net *"_s5", 0 0, L_0x555f097621a0;  1 drivers
v0x555f096ae630_0 .net "a", 0 0, L_0x555f09764230;  1 drivers
v0x555f096ae6f0_0 .net "address0", 0 0, v0x555f096acb00_0;  1 drivers
v0x555f096ae790_0 .net "address1", 0 0, v0x555f096acbc0_0;  1 drivers
v0x555f096ae880_0 .net "b", 0 0, L_0x555f097642d0;  1 drivers
v0x555f096ae940_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096ae9e0_0 .net "carryout", 0 0, L_0x555f09762a10;  alias, 1 drivers
v0x555f096aeaa0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096aeb60_0 .net "invert", 0 0, v0x555f096acc90_0;  1 drivers
v0x555f096aec00_0 .net "nandand", 0 0, L_0x555f09762ee0;  1 drivers
v0x555f096aedb0_0 .net "newB", 0 0, L_0x555f09762290;  1 drivers
v0x555f096aee50_0 .net "noror", 0 0, L_0x555f09762d30;  1 drivers
v0x555f096aeef0_0 .net "notControl1", 0 0, L_0x555f09761bf0;  1 drivers
v0x555f096aef90_0 .net "notControl2", 0 0, L_0x555f09761df0;  1 drivers
v0x555f096af030_0 .net "subtract", 0 0, L_0x555f09761ff0;  1 drivers
v0x555f096af0f0_0 .net "sum", 0 0, L_0x555f09763fe0;  1 drivers
v0x555f096af1c0_0 .net "sumval", 0 0, L_0x555f09762550;  1 drivers
L_0x555f09761d00 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09761f00 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097621a0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096ac7c0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096ac550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096aca20_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096acb00_0 .var "address0", 0 0;
v0x555f096acbc0_0 .var "address1", 0 0;
v0x555f096acc90_0 .var "invert", 0 0;
S_0x555f096ace00 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096ac550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097632e0/d .functor NOT 1, v0x555f096acb00_0, C4<0>, C4<0>, C4<0>;
L_0x555f097632e0 .delay 1 (10000,10000,10000) L_0x555f097632e0/d;
L_0x555f097633a0/d .functor NOT 1, v0x555f096acbc0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097633a0 .delay 1 (10000,10000,10000) L_0x555f097633a0/d;
L_0x555f097634b0/d .functor AND 1, v0x555f096acb00_0, v0x555f096acbc0_0, C4<1>, C4<1>;
L_0x555f097634b0 .delay 1 (20000,20000,20000) L_0x555f097634b0/d;
L_0x555f09763690/d .functor AND 1, v0x555f096acb00_0, L_0x555f097633a0, C4<1>, C4<1>;
L_0x555f09763690 .delay 1 (20000,20000,20000) L_0x555f09763690/d;
L_0x555f097637a0/d .functor AND 1, L_0x555f097632e0, v0x555f096acbc0_0, C4<1>, C4<1>;
L_0x555f097637a0 .delay 1 (20000,20000,20000) L_0x555f097637a0/d;
L_0x555f09763900/d .functor AND 1, L_0x555f097632e0, L_0x555f097633a0, C4<1>, C4<1>;
L_0x555f09763900 .delay 1 (20000,20000,20000) L_0x555f09763900/d;
L_0x555f09763a10/d .functor AND 1, L_0x555f09762550, L_0x555f09763900, C4<1>, C4<1>;
L_0x555f09763a10 .delay 1 (20000,20000,20000) L_0x555f09763a10/d;
L_0x555f09763b70/d .functor AND 1, L_0x555f09762d30, L_0x555f09763690, C4<1>, C4<1>;
L_0x555f09763b70 .delay 1 (20000,20000,20000) L_0x555f09763b70/d;
L_0x555f09763d20/d .functor AND 1, L_0x555f09762ee0, L_0x555f097637a0, C4<1>, C4<1>;
L_0x555f09763d20 .delay 1 (20000,20000,20000) L_0x555f09763d20/d;
L_0x555f09763e80/d .functor AND 1, L_0x555f097630b0, L_0x555f097634b0, C4<1>, C4<1>;
L_0x555f09763e80 .delay 1 (20000,20000,20000) L_0x555f09763e80/d;
L_0x555f09763fe0/d .functor OR 1, L_0x555f09763a10, L_0x555f09763b70, L_0x555f09763d20, L_0x555f09763e80;
L_0x555f09763fe0 .delay 1 (40000,40000,40000) L_0x555f09763fe0/d;
v0x555f096ad0e0_0 .net "A0andA1", 0 0, L_0x555f097634b0;  1 drivers
v0x555f096ad1a0_0 .net "A0andnotA1", 0 0, L_0x555f09763690;  1 drivers
v0x555f096ad260_0 .net "addr0", 0 0, v0x555f096acb00_0;  alias, 1 drivers
v0x555f096ad330_0 .net "addr1", 0 0, v0x555f096acbc0_0;  alias, 1 drivers
v0x555f096ad400_0 .net "in0", 0 0, L_0x555f09762550;  alias, 1 drivers
v0x555f096ad4f0_0 .net "in0and", 0 0, L_0x555f09763a10;  1 drivers
v0x555f096ad590_0 .net "in1", 0 0, L_0x555f09762d30;  alias, 1 drivers
v0x555f096ad630_0 .net "in1and", 0 0, L_0x555f09763b70;  1 drivers
v0x555f096ad6f0_0 .net "in2", 0 0, L_0x555f09762ee0;  alias, 1 drivers
v0x555f096ad7b0_0 .net "in2and", 0 0, L_0x555f09763d20;  1 drivers
v0x555f096ad870_0 .net "in3", 0 0, L_0x555f097630b0;  alias, 1 drivers
v0x555f096ad930_0 .net "in3and", 0 0, L_0x555f09763e80;  1 drivers
v0x555f096ad9f0_0 .net "notA0", 0 0, L_0x555f097632e0;  1 drivers
v0x555f096adab0_0 .net "notA0andA1", 0 0, L_0x555f097637a0;  1 drivers
v0x555f096adb70_0 .net "notA0andnotA1", 0 0, L_0x555f09763900;  1 drivers
v0x555f096adc30_0 .net "notA1", 0 0, L_0x555f097633a0;  1 drivers
v0x555f096adcf0_0 .net "out", 0 0, L_0x555f09763fe0;  alias, 1 drivers
S_0x555f096af310 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096ac280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09764450/d .functor NOT 1, L_0x555f09764560, C4<0>, C4<0>, C4<0>;
L_0x555f09764450 .delay 1 (10000,10000,10000) L_0x555f09764450/d;
L_0x555f09764650/d .functor NOT 1, L_0x555f09764760, C4<0>, C4<0>, C4<0>;
L_0x555f09764650 .delay 1 (10000,10000,10000) L_0x555f09764650/d;
L_0x555f09764850/d .functor AND 1, L_0x555f09764a00, L_0x555f09764450, L_0x555f09764650, C4<1>;
L_0x555f09764850 .delay 1 (30000,30000,30000) L_0x555f09764850/d;
L_0x555f09764af0/d .functor XOR 1, L_0x555f09764850, L_0x555f09766b70, C4<0>, C4<0>;
L_0x555f09764af0 .delay 1 (20000,20000,20000) L_0x555f09764af0/d;
L_0x555f09764c50/d .functor XOR 1, L_0x555f09766ad0, L_0x555f09764af0, C4<0>, C4<0>;
L_0x555f09764c50 .delay 1 (20000,20000,20000) L_0x555f09764c50/d;
L_0x555f09764db0/d .functor XOR 1, L_0x555f09764c50, L_0x555f09762a10, C4<0>, C4<0>;
L_0x555f09764db0 .delay 1 (20000,20000,20000) L_0x555f09764db0/d;
L_0x555f09764fa0/d .functor AND 1, L_0x555f09766ad0, L_0x555f09766b70, C4<1>, C4<1>;
L_0x555f09764fa0 .delay 1 (20000,20000,20000) L_0x555f09764fa0/d;
L_0x555f09765150/d .functor AND 1, L_0x555f09762a10, L_0x555f09764c50, C4<1>, C4<1>;
L_0x555f09765150 .delay 1 (20000,20000,20000) L_0x555f09765150/d;
L_0x555f097652b0/d .functor OR 1, L_0x555f09764fa0, L_0x555f09765150, C4<0>, C4<0>;
L_0x555f097652b0 .delay 1 (20000,20000,20000) L_0x555f097652b0/d;
L_0x555f09765460/d .functor OR 1, L_0x555f09766ad0, L_0x555f09766b70, C4<0>, C4<0>;
L_0x555f09765460 .delay 1 (20000,20000,20000) L_0x555f09765460/d;
L_0x555f097655d0/d .functor XOR 1, v0x555f096afa80_0, L_0x555f09765460, C4<0>, C4<0>;
L_0x555f097655d0 .delay 1 (20000,20000,20000) L_0x555f097655d0/d;
L_0x555f09765780/d .functor XOR 1, v0x555f096afa80_0, L_0x555f09764fa0, C4<0>, C4<0>;
L_0x555f09765780 .delay 1 (20000,20000,20000) L_0x555f09765780/d;
L_0x555f09765950/d .functor XOR 1, L_0x555f09766ad0, L_0x555f09766b70, C4<0>, C4<0>;
L_0x555f09765950 .delay 1 (20000,20000,20000) L_0x555f09765950/d;
v0x555f096b0dd0_0 .net "AB", 0 0, L_0x555f09764fa0;  1 drivers
v0x555f096b0eb0_0 .net "AorB", 0 0, L_0x555f09765460;  1 drivers
v0x555f096b0f70_0 .net "AxorB", 0 0, L_0x555f09765950;  1 drivers
v0x555f096b1040_0 .net "AxorB2", 0 0, L_0x555f09764c50;  1 drivers
v0x555f096b10e0_0 .net "AxorBC", 0 0, L_0x555f09765150;  1 drivers
v0x555f096b1180_0 .net *"_s1", 0 0, L_0x555f09764560;  1 drivers
v0x555f096b1260_0 .net *"_s3", 0 0, L_0x555f09764760;  1 drivers
v0x555f096b1340_0 .net *"_s5", 0 0, L_0x555f09764a00;  1 drivers
v0x555f096b1420_0 .net "a", 0 0, L_0x555f09766ad0;  1 drivers
v0x555f096b14e0_0 .net "address0", 0 0, v0x555f096af8f0_0;  1 drivers
v0x555f096b1580_0 .net "address1", 0 0, v0x555f096af9b0_0;  1 drivers
v0x555f096b1670_0 .net "b", 0 0, L_0x555f09766b70;  1 drivers
v0x555f096b1730_0 .net "carryin", 0 0, L_0x555f09762a10;  alias, 1 drivers
v0x555f096b17d0_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096b1870_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b1910_0 .net "invert", 0 0, v0x555f096afa80_0;  1 drivers
v0x555f096b19b0_0 .net "nandand", 0 0, L_0x555f09765780;  1 drivers
v0x555f096b1b60_0 .net "newB", 0 0, L_0x555f09764af0;  1 drivers
v0x555f096b1c00_0 .net "noror", 0 0, L_0x555f097655d0;  1 drivers
v0x555f096b1cd0_0 .net "notControl1", 0 0, L_0x555f09764450;  1 drivers
v0x555f096b1d70_0 .net "notControl2", 0 0, L_0x555f09764650;  1 drivers
v0x555f096b1e10_0 .net "subtract", 0 0, L_0x555f09764850;  1 drivers
v0x555f096b1ed0_0 .net "sum", 0 0, L_0x555f09766880;  1 drivers
v0x555f096b1fa0_0 .net "sumval", 0 0, L_0x555f09764db0;  1 drivers
L_0x555f09764560 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09764760 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09764a00 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096af5a0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096af310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096af810_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096af8f0_0 .var "address0", 0 0;
v0x555f096af9b0_0 .var "address1", 0 0;
v0x555f096afa80_0 .var "invert", 0 0;
S_0x555f096afbf0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096af310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09765b80/d .functor NOT 1, v0x555f096af8f0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09765b80 .delay 1 (10000,10000,10000) L_0x555f09765b80/d;
L_0x555f09765c40/d .functor NOT 1, v0x555f096af9b0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09765c40 .delay 1 (10000,10000,10000) L_0x555f09765c40/d;
L_0x555f09765d50/d .functor AND 1, v0x555f096af8f0_0, v0x555f096af9b0_0, C4<1>, C4<1>;
L_0x555f09765d50 .delay 1 (20000,20000,20000) L_0x555f09765d50/d;
L_0x555f09765f30/d .functor AND 1, v0x555f096af8f0_0, L_0x555f09765c40, C4<1>, C4<1>;
L_0x555f09765f30 .delay 1 (20000,20000,20000) L_0x555f09765f30/d;
L_0x555f09766040/d .functor AND 1, L_0x555f09765b80, v0x555f096af9b0_0, C4<1>, C4<1>;
L_0x555f09766040 .delay 1 (20000,20000,20000) L_0x555f09766040/d;
L_0x555f097661a0/d .functor AND 1, L_0x555f09765b80, L_0x555f09765c40, C4<1>, C4<1>;
L_0x555f097661a0 .delay 1 (20000,20000,20000) L_0x555f097661a0/d;
L_0x555f097662b0/d .functor AND 1, L_0x555f09764db0, L_0x555f097661a0, C4<1>, C4<1>;
L_0x555f097662b0 .delay 1 (20000,20000,20000) L_0x555f097662b0/d;
L_0x555f09766410/d .functor AND 1, L_0x555f097655d0, L_0x555f09765f30, C4<1>, C4<1>;
L_0x555f09766410 .delay 1 (20000,20000,20000) L_0x555f09766410/d;
L_0x555f097665c0/d .functor AND 1, L_0x555f09765780, L_0x555f09766040, C4<1>, C4<1>;
L_0x555f097665c0 .delay 1 (20000,20000,20000) L_0x555f097665c0/d;
L_0x555f09766720/d .functor AND 1, L_0x555f09765950, L_0x555f09765d50, C4<1>, C4<1>;
L_0x555f09766720 .delay 1 (20000,20000,20000) L_0x555f09766720/d;
L_0x555f09766880/d .functor OR 1, L_0x555f097662b0, L_0x555f09766410, L_0x555f097665c0, L_0x555f09766720;
L_0x555f09766880 .delay 1 (40000,40000,40000) L_0x555f09766880/d;
v0x555f096afed0_0 .net "A0andA1", 0 0, L_0x555f09765d50;  1 drivers
v0x555f096aff90_0 .net "A0andnotA1", 0 0, L_0x555f09765f30;  1 drivers
v0x555f096b0050_0 .net "addr0", 0 0, v0x555f096af8f0_0;  alias, 1 drivers
v0x555f096b0120_0 .net "addr1", 0 0, v0x555f096af9b0_0;  alias, 1 drivers
v0x555f096b01f0_0 .net "in0", 0 0, L_0x555f09764db0;  alias, 1 drivers
v0x555f096b02e0_0 .net "in0and", 0 0, L_0x555f097662b0;  1 drivers
v0x555f096b0380_0 .net "in1", 0 0, L_0x555f097655d0;  alias, 1 drivers
v0x555f096b0420_0 .net "in1and", 0 0, L_0x555f09766410;  1 drivers
v0x555f096b04e0_0 .net "in2", 0 0, L_0x555f09765780;  alias, 1 drivers
v0x555f096b05a0_0 .net "in2and", 0 0, L_0x555f097665c0;  1 drivers
v0x555f096b0660_0 .net "in3", 0 0, L_0x555f09765950;  alias, 1 drivers
v0x555f096b0720_0 .net "in3and", 0 0, L_0x555f09766720;  1 drivers
v0x555f096b07e0_0 .net "notA0", 0 0, L_0x555f09765b80;  1 drivers
v0x555f096b08a0_0 .net "notA0andA1", 0 0, L_0x555f09766040;  1 drivers
v0x555f096b0960_0 .net "notA0andnotA1", 0 0, L_0x555f097661a0;  1 drivers
v0x555f096b0a20_0 .net "notA1", 0 0, L_0x555f09765c40;  1 drivers
v0x555f096b0ae0_0 .net "out", 0 0, L_0x555f09766880;  alias, 1 drivers
S_0x555f096b2200 .scope generate, "genblock[15]" "genblock[15]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f0969a640 .param/l "i" 0 3 30, +C4<01111>;
v0x555f096b8320_0 .net "carryout2", 0 0, L_0x555f09767b20;  1 drivers
S_0x555f096b2480 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096b2200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09766d00/d .functor NOT 1, L_0x555f09766e10, C4<0>, C4<0>, C4<0>;
L_0x555f09766d00 .delay 1 (10000,10000,10000) L_0x555f09766d00/d;
L_0x555f09766f00/d .functor NOT 1, L_0x555f09767010, C4<0>, C4<0>, C4<0>;
L_0x555f09766f00 .delay 1 (10000,10000,10000) L_0x555f09766f00/d;
L_0x555f09767100/d .functor AND 1, L_0x555f097672b0, L_0x555f09766d00, L_0x555f09766f00, C4<1>;
L_0x555f09767100 .delay 1 (30000,30000,30000) L_0x555f09767100/d;
L_0x555f097673a0/d .functor XOR 1, L_0x555f09767100, L_0x555f097693e0, C4<0>, C4<0>;
L_0x555f097673a0 .delay 1 (20000,20000,20000) L_0x555f097673a0/d;
L_0x555f09767500/d .functor XOR 1, L_0x555f09769340, L_0x555f097673a0, C4<0>, C4<0>;
L_0x555f09767500 .delay 1 (20000,20000,20000) L_0x555f09767500/d;
L_0x555f09767660/d .functor XOR 1, L_0x555f09767500, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09767660 .delay 1 (20000,20000,20000) L_0x555f09767660/d;
L_0x555f09767810/d .functor AND 1, L_0x555f09769340, L_0x555f097693e0, C4<1>, C4<1>;
L_0x555f09767810 .delay 1 (20000,20000,20000) L_0x555f09767810/d;
L_0x555f097679c0/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09767500, C4<1>, C4<1>;
L_0x555f097679c0 .delay 1 (20000,20000,20000) L_0x555f097679c0/d;
L_0x555f09767b20/d .functor OR 1, L_0x555f09767810, L_0x555f097679c0, C4<0>, C4<0>;
L_0x555f09767b20 .delay 1 (20000,20000,20000) L_0x555f09767b20/d;
L_0x555f09767cd0/d .functor OR 1, L_0x555f09769340, L_0x555f097693e0, C4<0>, C4<0>;
L_0x555f09767cd0 .delay 1 (20000,20000,20000) L_0x555f09767cd0/d;
L_0x555f09767e40/d .functor XOR 1, v0x555f096b2bc0_0, L_0x555f09767cd0, C4<0>, C4<0>;
L_0x555f09767e40 .delay 1 (20000,20000,20000) L_0x555f09767e40/d;
L_0x555f09767ff0/d .functor XOR 1, v0x555f096b2bc0_0, L_0x555f09767810, C4<0>, C4<0>;
L_0x555f09767ff0 .delay 1 (20000,20000,20000) L_0x555f09767ff0/d;
L_0x555f097681c0/d .functor XOR 1, L_0x555f09769340, L_0x555f097693e0, C4<0>, C4<0>;
L_0x555f097681c0 .delay 1 (20000,20000,20000) L_0x555f097681c0/d;
v0x555f096b3f10_0 .net "AB", 0 0, L_0x555f09767810;  1 drivers
v0x555f096b3ff0_0 .net "AorB", 0 0, L_0x555f09767cd0;  1 drivers
v0x555f096b40b0_0 .net "AxorB", 0 0, L_0x555f097681c0;  1 drivers
v0x555f096b4180_0 .net "AxorB2", 0 0, L_0x555f09767500;  1 drivers
v0x555f096b4220_0 .net "AxorBC", 0 0, L_0x555f097679c0;  1 drivers
v0x555f096b42c0_0 .net *"_s1", 0 0, L_0x555f09766e10;  1 drivers
v0x555f096b43a0_0 .net *"_s3", 0 0, L_0x555f09767010;  1 drivers
v0x555f096b4480_0 .net *"_s5", 0 0, L_0x555f097672b0;  1 drivers
v0x555f096b4560_0 .net "a", 0 0, L_0x555f09769340;  1 drivers
v0x555f096b4620_0 .net "address0", 0 0, v0x555f096b2a30_0;  1 drivers
v0x555f096b46c0_0 .net "address1", 0 0, v0x555f096b2af0_0;  1 drivers
v0x555f096b47b0_0 .net "b", 0 0, L_0x555f097693e0;  1 drivers
v0x555f096b4870_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096b4910_0 .net "carryout", 0 0, L_0x555f09767b20;  alias, 1 drivers
v0x555f096b49d0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b4a90_0 .net "invert", 0 0, v0x555f096b2bc0_0;  1 drivers
v0x555f096b4b30_0 .net "nandand", 0 0, L_0x555f09767ff0;  1 drivers
v0x555f096b4ce0_0 .net "newB", 0 0, L_0x555f097673a0;  1 drivers
v0x555f096b4d80_0 .net "noror", 0 0, L_0x555f09767e40;  1 drivers
v0x555f096b4e20_0 .net "notControl1", 0 0, L_0x555f09766d00;  1 drivers
v0x555f096b4ec0_0 .net "notControl2", 0 0, L_0x555f09766f00;  1 drivers
v0x555f096b4f60_0 .net "subtract", 0 0, L_0x555f09767100;  1 drivers
v0x555f096b5020_0 .net "sum", 0 0, L_0x555f097690f0;  1 drivers
v0x555f096b50f0_0 .net "sumval", 0 0, L_0x555f09767660;  1 drivers
L_0x555f09766e10 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09767010 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097672b0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096b26f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096b2480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096b2950_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b2a30_0 .var "address0", 0 0;
v0x555f096b2af0_0 .var "address1", 0 0;
v0x555f096b2bc0_0 .var "invert", 0 0;
S_0x555f096b2d30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096b2480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097683f0/d .functor NOT 1, v0x555f096b2a30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097683f0 .delay 1 (10000,10000,10000) L_0x555f097683f0/d;
L_0x555f097684b0/d .functor NOT 1, v0x555f096b2af0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097684b0 .delay 1 (10000,10000,10000) L_0x555f097684b0/d;
L_0x555f097685c0/d .functor AND 1, v0x555f096b2a30_0, v0x555f096b2af0_0, C4<1>, C4<1>;
L_0x555f097685c0 .delay 1 (20000,20000,20000) L_0x555f097685c0/d;
L_0x555f097687a0/d .functor AND 1, v0x555f096b2a30_0, L_0x555f097684b0, C4<1>, C4<1>;
L_0x555f097687a0 .delay 1 (20000,20000,20000) L_0x555f097687a0/d;
L_0x555f097688b0/d .functor AND 1, L_0x555f097683f0, v0x555f096b2af0_0, C4<1>, C4<1>;
L_0x555f097688b0 .delay 1 (20000,20000,20000) L_0x555f097688b0/d;
L_0x555f09768a10/d .functor AND 1, L_0x555f097683f0, L_0x555f097684b0, C4<1>, C4<1>;
L_0x555f09768a10 .delay 1 (20000,20000,20000) L_0x555f09768a10/d;
L_0x555f09768b20/d .functor AND 1, L_0x555f09767660, L_0x555f09768a10, C4<1>, C4<1>;
L_0x555f09768b20 .delay 1 (20000,20000,20000) L_0x555f09768b20/d;
L_0x555f09768c80/d .functor AND 1, L_0x555f09767e40, L_0x555f097687a0, C4<1>, C4<1>;
L_0x555f09768c80 .delay 1 (20000,20000,20000) L_0x555f09768c80/d;
L_0x555f09768e30/d .functor AND 1, L_0x555f09767ff0, L_0x555f097688b0, C4<1>, C4<1>;
L_0x555f09768e30 .delay 1 (20000,20000,20000) L_0x555f09768e30/d;
L_0x555f09768f90/d .functor AND 1, L_0x555f097681c0, L_0x555f097685c0, C4<1>, C4<1>;
L_0x555f09768f90 .delay 1 (20000,20000,20000) L_0x555f09768f90/d;
L_0x555f097690f0/d .functor OR 1, L_0x555f09768b20, L_0x555f09768c80, L_0x555f09768e30, L_0x555f09768f90;
L_0x555f097690f0 .delay 1 (40000,40000,40000) L_0x555f097690f0/d;
v0x555f096b3010_0 .net "A0andA1", 0 0, L_0x555f097685c0;  1 drivers
v0x555f096b30d0_0 .net "A0andnotA1", 0 0, L_0x555f097687a0;  1 drivers
v0x555f096b3190_0 .net "addr0", 0 0, v0x555f096b2a30_0;  alias, 1 drivers
v0x555f096b3260_0 .net "addr1", 0 0, v0x555f096b2af0_0;  alias, 1 drivers
v0x555f096b3330_0 .net "in0", 0 0, L_0x555f09767660;  alias, 1 drivers
v0x555f096b3420_0 .net "in0and", 0 0, L_0x555f09768b20;  1 drivers
v0x555f096b34c0_0 .net "in1", 0 0, L_0x555f09767e40;  alias, 1 drivers
v0x555f096b3560_0 .net "in1and", 0 0, L_0x555f09768c80;  1 drivers
v0x555f096b3620_0 .net "in2", 0 0, L_0x555f09767ff0;  alias, 1 drivers
v0x555f096b36e0_0 .net "in2and", 0 0, L_0x555f09768e30;  1 drivers
v0x555f096b37a0_0 .net "in3", 0 0, L_0x555f097681c0;  alias, 1 drivers
v0x555f096b3860_0 .net "in3and", 0 0, L_0x555f09768f90;  1 drivers
v0x555f096b3920_0 .net "notA0", 0 0, L_0x555f097683f0;  1 drivers
v0x555f096b39e0_0 .net "notA0andA1", 0 0, L_0x555f097688b0;  1 drivers
v0x555f096b3aa0_0 .net "notA0andnotA1", 0 0, L_0x555f09768a10;  1 drivers
v0x555f096b3b60_0 .net "notA1", 0 0, L_0x555f097684b0;  1 drivers
v0x555f096b3c20_0 .net "out", 0 0, L_0x555f097690f0;  alias, 1 drivers
S_0x555f096b5240 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096b2200;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09769790/d .functor NOT 1, L_0x555f097698a0, C4<0>, C4<0>, C4<0>;
L_0x555f09769790 .delay 1 (10000,10000,10000) L_0x555f09769790/d;
L_0x555f09769990/d .functor NOT 1, L_0x555f09769aa0, C4<0>, C4<0>, C4<0>;
L_0x555f09769990 .delay 1 (10000,10000,10000) L_0x555f09769990/d;
L_0x555f09769b90/d .functor AND 1, L_0x555f09769d40, L_0x555f09769790, L_0x555f09769990, C4<1>;
L_0x555f09769b90 .delay 1 (30000,30000,30000) L_0x555f09769b90/d;
L_0x555f09769e30/d .functor XOR 1, L_0x555f09769b90, L_0x555f0976beb0, C4<0>, C4<0>;
L_0x555f09769e30 .delay 1 (20000,20000,20000) L_0x555f09769e30/d;
L_0x555f09769f90/d .functor XOR 1, L_0x555f0976be10, L_0x555f09769e30, C4<0>, C4<0>;
L_0x555f09769f90 .delay 1 (20000,20000,20000) L_0x555f09769f90/d;
L_0x555f0976a0f0/d .functor XOR 1, L_0x555f09769f90, L_0x555f09767b20, C4<0>, C4<0>;
L_0x555f0976a0f0 .delay 1 (20000,20000,20000) L_0x555f0976a0f0/d;
L_0x555f0976a2e0/d .functor AND 1, L_0x555f0976be10, L_0x555f0976beb0, C4<1>, C4<1>;
L_0x555f0976a2e0 .delay 1 (20000,20000,20000) L_0x555f0976a2e0/d;
L_0x555f0976a490/d .functor AND 1, L_0x555f09767b20, L_0x555f09769f90, C4<1>, C4<1>;
L_0x555f0976a490 .delay 1 (20000,20000,20000) L_0x555f0976a490/d;
L_0x555f0976a5f0/d .functor OR 1, L_0x555f0976a2e0, L_0x555f0976a490, C4<0>, C4<0>;
L_0x555f0976a5f0 .delay 1 (20000,20000,20000) L_0x555f0976a5f0/d;
L_0x555f0976a7a0/d .functor OR 1, L_0x555f0976be10, L_0x555f0976beb0, C4<0>, C4<0>;
L_0x555f0976a7a0 .delay 1 (20000,20000,20000) L_0x555f0976a7a0/d;
L_0x555f0976a910/d .functor XOR 1, v0x555f096b5dc0_0, L_0x555f0976a7a0, C4<0>, C4<0>;
L_0x555f0976a910 .delay 1 (20000,20000,20000) L_0x555f0976a910/d;
L_0x555f0976aac0/d .functor XOR 1, v0x555f096b5dc0_0, L_0x555f0976a2e0, C4<0>, C4<0>;
L_0x555f0976aac0 .delay 1 (20000,20000,20000) L_0x555f0976aac0/d;
L_0x555f0976ac90/d .functor XOR 1, L_0x555f0976be10, L_0x555f0976beb0, C4<0>, C4<0>;
L_0x555f0976ac90 .delay 1 (20000,20000,20000) L_0x555f0976ac90/d;
v0x555f096b7110_0 .net "AB", 0 0, L_0x555f0976a2e0;  1 drivers
v0x555f096b71f0_0 .net "AorB", 0 0, L_0x555f0976a7a0;  1 drivers
v0x555f096b72b0_0 .net "AxorB", 0 0, L_0x555f0976ac90;  1 drivers
v0x555f096b7380_0 .net "AxorB2", 0 0, L_0x555f09769f90;  1 drivers
v0x555f096b7420_0 .net "AxorBC", 0 0, L_0x555f0976a490;  1 drivers
v0x555f096b74c0_0 .net *"_s1", 0 0, L_0x555f097698a0;  1 drivers
v0x555f096b75a0_0 .net *"_s3", 0 0, L_0x555f09769aa0;  1 drivers
v0x555f096b7680_0 .net *"_s5", 0 0, L_0x555f09769d40;  1 drivers
v0x555f096b7760_0 .net "a", 0 0, L_0x555f0976be10;  1 drivers
v0x555f096b7820_0 .net "address0", 0 0, v0x555f096b5c30_0;  1 drivers
v0x555f096b78c0_0 .net "address1", 0 0, v0x555f096b5cf0_0;  1 drivers
v0x555f096b79b0_0 .net "b", 0 0, L_0x555f0976beb0;  1 drivers
v0x555f096b7a70_0 .net "carryin", 0 0, L_0x555f09767b20;  alias, 1 drivers
v0x555f096b7b10_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096b7bb0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b7c50_0 .net "invert", 0 0, v0x555f096b5dc0_0;  1 drivers
v0x555f096b7cf0_0 .net "nandand", 0 0, L_0x555f0976aac0;  1 drivers
v0x555f096b7d90_0 .net "newB", 0 0, L_0x555f09769e30;  1 drivers
v0x555f096b7e30_0 .net "noror", 0 0, L_0x555f0976a910;  1 drivers
v0x555f096b7f00_0 .net "notControl1", 0 0, L_0x555f09769790;  1 drivers
v0x555f096b7fa0_0 .net "notControl2", 0 0, L_0x555f09769990;  1 drivers
v0x555f096b8040_0 .net "subtract", 0 0, L_0x555f09769b90;  1 drivers
v0x555f096b8100_0 .net "sum", 0 0, L_0x555f0976bbc0;  1 drivers
v0x555f096b81d0_0 .net "sumval", 0 0, L_0x555f0976a0f0;  1 drivers
L_0x555f097698a0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09769aa0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09769d40 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096b54d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096b5240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096b5740_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b5c30_0 .var "address0", 0 0;
v0x555f096b5cf0_0 .var "address1", 0 0;
v0x555f096b5dc0_0 .var "invert", 0 0;
S_0x555f096b5f30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096b5240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0976aec0/d .functor NOT 1, v0x555f096b5c30_0, C4<0>, C4<0>, C4<0>;
L_0x555f0976aec0 .delay 1 (10000,10000,10000) L_0x555f0976aec0/d;
L_0x555f0976af80/d .functor NOT 1, v0x555f096b5cf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0976af80 .delay 1 (10000,10000,10000) L_0x555f0976af80/d;
L_0x555f0976b090/d .functor AND 1, v0x555f096b5c30_0, v0x555f096b5cf0_0, C4<1>, C4<1>;
L_0x555f0976b090 .delay 1 (20000,20000,20000) L_0x555f0976b090/d;
L_0x555f0976b270/d .functor AND 1, v0x555f096b5c30_0, L_0x555f0976af80, C4<1>, C4<1>;
L_0x555f0976b270 .delay 1 (20000,20000,20000) L_0x555f0976b270/d;
L_0x555f0976b380/d .functor AND 1, L_0x555f0976aec0, v0x555f096b5cf0_0, C4<1>, C4<1>;
L_0x555f0976b380 .delay 1 (20000,20000,20000) L_0x555f0976b380/d;
L_0x555f0976b4e0/d .functor AND 1, L_0x555f0976aec0, L_0x555f0976af80, C4<1>, C4<1>;
L_0x555f0976b4e0 .delay 1 (20000,20000,20000) L_0x555f0976b4e0/d;
L_0x555f0976b5f0/d .functor AND 1, L_0x555f0976a0f0, L_0x555f0976b4e0, C4<1>, C4<1>;
L_0x555f0976b5f0 .delay 1 (20000,20000,20000) L_0x555f0976b5f0/d;
L_0x555f0976b750/d .functor AND 1, L_0x555f0976a910, L_0x555f0976b270, C4<1>, C4<1>;
L_0x555f0976b750 .delay 1 (20000,20000,20000) L_0x555f0976b750/d;
L_0x555f0976b900/d .functor AND 1, L_0x555f0976aac0, L_0x555f0976b380, C4<1>, C4<1>;
L_0x555f0976b900 .delay 1 (20000,20000,20000) L_0x555f0976b900/d;
L_0x555f0976ba60/d .functor AND 1, L_0x555f0976ac90, L_0x555f0976b090, C4<1>, C4<1>;
L_0x555f0976ba60 .delay 1 (20000,20000,20000) L_0x555f0976ba60/d;
L_0x555f0976bbc0/d .functor OR 1, L_0x555f0976b5f0, L_0x555f0976b750, L_0x555f0976b900, L_0x555f0976ba60;
L_0x555f0976bbc0 .delay 1 (40000,40000,40000) L_0x555f0976bbc0/d;
v0x555f096b6210_0 .net "A0andA1", 0 0, L_0x555f0976b090;  1 drivers
v0x555f096b62d0_0 .net "A0andnotA1", 0 0, L_0x555f0976b270;  1 drivers
v0x555f096b6390_0 .net "addr0", 0 0, v0x555f096b5c30_0;  alias, 1 drivers
v0x555f096b6460_0 .net "addr1", 0 0, v0x555f096b5cf0_0;  alias, 1 drivers
v0x555f096b6530_0 .net "in0", 0 0, L_0x555f0976a0f0;  alias, 1 drivers
v0x555f096b6620_0 .net "in0and", 0 0, L_0x555f0976b5f0;  1 drivers
v0x555f096b66c0_0 .net "in1", 0 0, L_0x555f0976a910;  alias, 1 drivers
v0x555f096b6760_0 .net "in1and", 0 0, L_0x555f0976b750;  1 drivers
v0x555f096b6820_0 .net "in2", 0 0, L_0x555f0976aac0;  alias, 1 drivers
v0x555f096b68e0_0 .net "in2and", 0 0, L_0x555f0976b900;  1 drivers
v0x555f096b69a0_0 .net "in3", 0 0, L_0x555f0976ac90;  alias, 1 drivers
v0x555f096b6a60_0 .net "in3and", 0 0, L_0x555f0976ba60;  1 drivers
v0x555f096b6b20_0 .net "notA0", 0 0, L_0x555f0976aec0;  1 drivers
v0x555f096b6be0_0 .net "notA0andA1", 0 0, L_0x555f0976b380;  1 drivers
v0x555f096b6ca0_0 .net "notA0andnotA1", 0 0, L_0x555f0976b4e0;  1 drivers
v0x555f096b6d60_0 .net "notA1", 0 0, L_0x555f0976af80;  1 drivers
v0x555f096b6e20_0 .net "out", 0 0, L_0x555f0976bbc0;  alias, 1 drivers
S_0x555f096b8430 .scope generate, "genblock[17]" "genblock[17]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096b8620 .param/l "i" 0 3 30, +C4<010001>;
v0x555f096be2a0_0 .net "carryout2", 0 0, L_0x555f0976ce80;  1 drivers
S_0x555f096b8700 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096b8430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0976c060/d .functor NOT 1, L_0x555f0976c170, C4<0>, C4<0>, C4<0>;
L_0x555f0976c060 .delay 1 (10000,10000,10000) L_0x555f0976c060/d;
L_0x555f0976c260/d .functor NOT 1, L_0x555f0976c370, C4<0>, C4<0>, C4<0>;
L_0x555f0976c260 .delay 1 (10000,10000,10000) L_0x555f0976c260/d;
L_0x555f0976c460/d .functor AND 1, L_0x555f0976c610, L_0x555f0976c060, L_0x555f0976c260, C4<1>;
L_0x555f0976c460 .delay 1 (30000,30000,30000) L_0x555f0976c460/d;
L_0x555f0976c700/d .functor XOR 1, L_0x555f0976c460, L_0x555f0976e740, C4<0>, C4<0>;
L_0x555f0976c700 .delay 1 (20000,20000,20000) L_0x555f0976c700/d;
L_0x555f0976c860/d .functor XOR 1, L_0x555f0976e6a0, L_0x555f0976c700, C4<0>, C4<0>;
L_0x555f0976c860 .delay 1 (20000,20000,20000) L_0x555f0976c860/d;
L_0x555f0976c9c0/d .functor XOR 1, L_0x555f0976c860, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f0976c9c0 .delay 1 (20000,20000,20000) L_0x555f0976c9c0/d;
L_0x555f0976cb70/d .functor AND 1, L_0x555f0976e6a0, L_0x555f0976e740, C4<1>, C4<1>;
L_0x555f0976cb70 .delay 1 (20000,20000,20000) L_0x555f0976cb70/d;
L_0x555f0976cd20/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f0976c860, C4<1>, C4<1>;
L_0x555f0976cd20 .delay 1 (20000,20000,20000) L_0x555f0976cd20/d;
L_0x555f0976ce80/d .functor OR 1, L_0x555f0976cb70, L_0x555f0976cd20, C4<0>, C4<0>;
L_0x555f0976ce80 .delay 1 (20000,20000,20000) L_0x555f0976ce80/d;
L_0x555f0976d030/d .functor OR 1, L_0x555f0976e6a0, L_0x555f0976e740, C4<0>, C4<0>;
L_0x555f0976d030 .delay 1 (20000,20000,20000) L_0x555f0976d030/d;
L_0x555f0976d1a0/d .functor XOR 1, v0x555f096b8e40_0, L_0x555f0976d030, C4<0>, C4<0>;
L_0x555f0976d1a0 .delay 1 (20000,20000,20000) L_0x555f0976d1a0/d;
L_0x555f0976d350/d .functor XOR 1, v0x555f096b8e40_0, L_0x555f0976cb70, C4<0>, C4<0>;
L_0x555f0976d350 .delay 1 (20000,20000,20000) L_0x555f0976d350/d;
L_0x555f0976d520/d .functor XOR 1, L_0x555f0976e6a0, L_0x555f0976e740, C4<0>, C4<0>;
L_0x555f0976d520 .delay 1 (20000,20000,20000) L_0x555f0976d520/d;
v0x555f096ba190_0 .net "AB", 0 0, L_0x555f0976cb70;  1 drivers
v0x555f096ba270_0 .net "AorB", 0 0, L_0x555f0976d030;  1 drivers
v0x555f096ba330_0 .net "AxorB", 0 0, L_0x555f0976d520;  1 drivers
v0x555f096ba400_0 .net "AxorB2", 0 0, L_0x555f0976c860;  1 drivers
v0x555f096ba4a0_0 .net "AxorBC", 0 0, L_0x555f0976cd20;  1 drivers
v0x555f096ba540_0 .net *"_s1", 0 0, L_0x555f0976c170;  1 drivers
v0x555f096ba620_0 .net *"_s3", 0 0, L_0x555f0976c370;  1 drivers
v0x555f096ba700_0 .net *"_s5", 0 0, L_0x555f0976c610;  1 drivers
v0x555f096ba7e0_0 .net "a", 0 0, L_0x555f0976e6a0;  1 drivers
v0x555f096ba8a0_0 .net "address0", 0 0, v0x555f096b8cb0_0;  1 drivers
v0x555f096ba940_0 .net "address1", 0 0, v0x555f096b8d70_0;  1 drivers
v0x555f096baa30_0 .net "b", 0 0, L_0x555f0976e740;  1 drivers
v0x555f096baaf0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096bab90_0 .net "carryout", 0 0, L_0x555f0976ce80;  alias, 1 drivers
v0x555f096bac50_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096bad10_0 .net "invert", 0 0, v0x555f096b8e40_0;  1 drivers
v0x555f096badb0_0 .net "nandand", 0 0, L_0x555f0976d350;  1 drivers
v0x555f096baf60_0 .net "newB", 0 0, L_0x555f0976c700;  1 drivers
v0x555f096bb000_0 .net "noror", 0 0, L_0x555f0976d1a0;  1 drivers
v0x555f096bb0a0_0 .net "notControl1", 0 0, L_0x555f0976c060;  1 drivers
v0x555f096bb140_0 .net "notControl2", 0 0, L_0x555f0976c260;  1 drivers
v0x555f096bb1e0_0 .net "subtract", 0 0, L_0x555f0976c460;  1 drivers
v0x555f096bb2a0_0 .net "sum", 0 0, L_0x555f0976e450;  1 drivers
v0x555f096bb370_0 .net "sumval", 0 0, L_0x555f0976c9c0;  1 drivers
L_0x555f0976c170 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0976c370 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0976c610 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096b8970 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096b8700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096b8bd0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096b8cb0_0 .var "address0", 0 0;
v0x555f096b8d70_0 .var "address1", 0 0;
v0x555f096b8e40_0 .var "invert", 0 0;
S_0x555f096b8fb0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096b8700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0976d750/d .functor NOT 1, v0x555f096b8cb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0976d750 .delay 1 (10000,10000,10000) L_0x555f0976d750/d;
L_0x555f0976d810/d .functor NOT 1, v0x555f096b8d70_0, C4<0>, C4<0>, C4<0>;
L_0x555f0976d810 .delay 1 (10000,10000,10000) L_0x555f0976d810/d;
L_0x555f0976d920/d .functor AND 1, v0x555f096b8cb0_0, v0x555f096b8d70_0, C4<1>, C4<1>;
L_0x555f0976d920 .delay 1 (20000,20000,20000) L_0x555f0976d920/d;
L_0x555f0976db00/d .functor AND 1, v0x555f096b8cb0_0, L_0x555f0976d810, C4<1>, C4<1>;
L_0x555f0976db00 .delay 1 (20000,20000,20000) L_0x555f0976db00/d;
L_0x555f0976dc10/d .functor AND 1, L_0x555f0976d750, v0x555f096b8d70_0, C4<1>, C4<1>;
L_0x555f0976dc10 .delay 1 (20000,20000,20000) L_0x555f0976dc10/d;
L_0x555f0976dd70/d .functor AND 1, L_0x555f0976d750, L_0x555f0976d810, C4<1>, C4<1>;
L_0x555f0976dd70 .delay 1 (20000,20000,20000) L_0x555f0976dd70/d;
L_0x555f0976de80/d .functor AND 1, L_0x555f0976c9c0, L_0x555f0976dd70, C4<1>, C4<1>;
L_0x555f0976de80 .delay 1 (20000,20000,20000) L_0x555f0976de80/d;
L_0x555f0976dfe0/d .functor AND 1, L_0x555f0976d1a0, L_0x555f0976db00, C4<1>, C4<1>;
L_0x555f0976dfe0 .delay 1 (20000,20000,20000) L_0x555f0976dfe0/d;
L_0x555f0976e190/d .functor AND 1, L_0x555f0976d350, L_0x555f0976dc10, C4<1>, C4<1>;
L_0x555f0976e190 .delay 1 (20000,20000,20000) L_0x555f0976e190/d;
L_0x555f0976e2f0/d .functor AND 1, L_0x555f0976d520, L_0x555f0976d920, C4<1>, C4<1>;
L_0x555f0976e2f0 .delay 1 (20000,20000,20000) L_0x555f0976e2f0/d;
L_0x555f0976e450/d .functor OR 1, L_0x555f0976de80, L_0x555f0976dfe0, L_0x555f0976e190, L_0x555f0976e2f0;
L_0x555f0976e450 .delay 1 (40000,40000,40000) L_0x555f0976e450/d;
v0x555f096b9290_0 .net "A0andA1", 0 0, L_0x555f0976d920;  1 drivers
v0x555f096b9350_0 .net "A0andnotA1", 0 0, L_0x555f0976db00;  1 drivers
v0x555f096b9410_0 .net "addr0", 0 0, v0x555f096b8cb0_0;  alias, 1 drivers
v0x555f096b94e0_0 .net "addr1", 0 0, v0x555f096b8d70_0;  alias, 1 drivers
v0x555f096b95b0_0 .net "in0", 0 0, L_0x555f0976c9c0;  alias, 1 drivers
v0x555f096b96a0_0 .net "in0and", 0 0, L_0x555f0976de80;  1 drivers
v0x555f096b9740_0 .net "in1", 0 0, L_0x555f0976d1a0;  alias, 1 drivers
v0x555f096b97e0_0 .net "in1and", 0 0, L_0x555f0976dfe0;  1 drivers
v0x555f096b98a0_0 .net "in2", 0 0, L_0x555f0976d350;  alias, 1 drivers
v0x555f096b9960_0 .net "in2and", 0 0, L_0x555f0976e190;  1 drivers
v0x555f096b9a20_0 .net "in3", 0 0, L_0x555f0976d520;  alias, 1 drivers
v0x555f096b9ae0_0 .net "in3and", 0 0, L_0x555f0976e2f0;  1 drivers
v0x555f096b9ba0_0 .net "notA0", 0 0, L_0x555f0976d750;  1 drivers
v0x555f096b9c60_0 .net "notA0andA1", 0 0, L_0x555f0976dc10;  1 drivers
v0x555f096b9d20_0 .net "notA0andnotA1", 0 0, L_0x555f0976dd70;  1 drivers
v0x555f096b9de0_0 .net "notA1", 0 0, L_0x555f0976d810;  1 drivers
v0x555f096b9ea0_0 .net "out", 0 0, L_0x555f0976e450;  alias, 1 drivers
S_0x555f096bb4c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096b8430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0976e900/d .functor NOT 1, L_0x555f0976ea10, C4<0>, C4<0>, C4<0>;
L_0x555f0976e900 .delay 1 (10000,10000,10000) L_0x555f0976e900/d;
L_0x555f0976eb00/d .functor NOT 1, L_0x555f0976ec10, C4<0>, C4<0>, C4<0>;
L_0x555f0976eb00 .delay 1 (10000,10000,10000) L_0x555f0976eb00/d;
L_0x555f0976ed00/d .functor AND 1, L_0x555f0976eeb0, L_0x555f0976e900, L_0x555f0976eb00, C4<1>;
L_0x555f0976ed00 .delay 1 (30000,30000,30000) L_0x555f0976ed00/d;
L_0x555f0976efa0/d .functor XOR 1, L_0x555f0976ed00, L_0x555f09771020, C4<0>, C4<0>;
L_0x555f0976efa0 .delay 1 (20000,20000,20000) L_0x555f0976efa0/d;
L_0x555f0976f100/d .functor XOR 1, L_0x555f09770f80, L_0x555f0976efa0, C4<0>, C4<0>;
L_0x555f0976f100 .delay 1 (20000,20000,20000) L_0x555f0976f100/d;
L_0x555f0976f260/d .functor XOR 1, L_0x555f0976f100, L_0x555f0976ce80, C4<0>, C4<0>;
L_0x555f0976f260 .delay 1 (20000,20000,20000) L_0x555f0976f260/d;
L_0x555f0976f450/d .functor AND 1, L_0x555f09770f80, L_0x555f09771020, C4<1>, C4<1>;
L_0x555f0976f450 .delay 1 (20000,20000,20000) L_0x555f0976f450/d;
L_0x555f0976f600/d .functor AND 1, L_0x555f0976ce80, L_0x555f0976f100, C4<1>, C4<1>;
L_0x555f0976f600 .delay 1 (20000,20000,20000) L_0x555f0976f600/d;
L_0x555f0976f760/d .functor OR 1, L_0x555f0976f450, L_0x555f0976f600, C4<0>, C4<0>;
L_0x555f0976f760 .delay 1 (20000,20000,20000) L_0x555f0976f760/d;
L_0x555f0976f910/d .functor OR 1, L_0x555f09770f80, L_0x555f09771020, C4<0>, C4<0>;
L_0x555f0976f910 .delay 1 (20000,20000,20000) L_0x555f0976f910/d;
L_0x555f0976fa80/d .functor XOR 1, v0x555f096bbc30_0, L_0x555f0976f910, C4<0>, C4<0>;
L_0x555f0976fa80 .delay 1 (20000,20000,20000) L_0x555f0976fa80/d;
L_0x555f0976fc30/d .functor XOR 1, v0x555f096bbc30_0, L_0x555f0976f450, C4<0>, C4<0>;
L_0x555f0976fc30 .delay 1 (20000,20000,20000) L_0x555f0976fc30/d;
L_0x555f0976fe00/d .functor XOR 1, L_0x555f09770f80, L_0x555f09771020, C4<0>, C4<0>;
L_0x555f0976fe00 .delay 1 (20000,20000,20000) L_0x555f0976fe00/d;
v0x555f096bcf80_0 .net "AB", 0 0, L_0x555f0976f450;  1 drivers
v0x555f096bd060_0 .net "AorB", 0 0, L_0x555f0976f910;  1 drivers
v0x555f096bd120_0 .net "AxorB", 0 0, L_0x555f0976fe00;  1 drivers
v0x555f096bd1f0_0 .net "AxorB2", 0 0, L_0x555f0976f100;  1 drivers
v0x555f096bd290_0 .net "AxorBC", 0 0, L_0x555f0976f600;  1 drivers
v0x555f096bd330_0 .net *"_s1", 0 0, L_0x555f0976ea10;  1 drivers
v0x555f096bd410_0 .net *"_s3", 0 0, L_0x555f0976ec10;  1 drivers
v0x555f096bd4f0_0 .net *"_s5", 0 0, L_0x555f0976eeb0;  1 drivers
v0x555f096bd5d0_0 .net "a", 0 0, L_0x555f09770f80;  1 drivers
v0x555f096bd690_0 .net "address0", 0 0, v0x555f096bbaa0_0;  1 drivers
v0x555f096bd730_0 .net "address1", 0 0, v0x555f096bbb60_0;  1 drivers
v0x555f096bd820_0 .net "b", 0 0, L_0x555f09771020;  1 drivers
v0x555f096bd8e0_0 .net "carryin", 0 0, L_0x555f0976ce80;  alias, 1 drivers
v0x555f096bd980_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096bda20_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096bdac0_0 .net "invert", 0 0, v0x555f096bbc30_0;  1 drivers
v0x555f096bdb60_0 .net "nandand", 0 0, L_0x555f0976fc30;  1 drivers
v0x555f096bdd10_0 .net "newB", 0 0, L_0x555f0976efa0;  1 drivers
v0x555f096bddb0_0 .net "noror", 0 0, L_0x555f0976fa80;  1 drivers
v0x555f096bde80_0 .net "notControl1", 0 0, L_0x555f0976e900;  1 drivers
v0x555f096bdf20_0 .net "notControl2", 0 0, L_0x555f0976eb00;  1 drivers
v0x555f096bdfc0_0 .net "subtract", 0 0, L_0x555f0976ed00;  1 drivers
v0x555f096be080_0 .net "sum", 0 0, L_0x555f09770d30;  1 drivers
v0x555f096be150_0 .net "sumval", 0 0, L_0x555f0976f260;  1 drivers
L_0x555f0976ea10 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0976ec10 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0976eeb0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096bb750 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096bb4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096bb9c0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096bbaa0_0 .var "address0", 0 0;
v0x555f096bbb60_0 .var "address1", 0 0;
v0x555f096bbc30_0 .var "invert", 0 0;
S_0x555f096bbda0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096bb4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09770030/d .functor NOT 1, v0x555f096bbaa0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09770030 .delay 1 (10000,10000,10000) L_0x555f09770030/d;
L_0x555f097700f0/d .functor NOT 1, v0x555f096bbb60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097700f0 .delay 1 (10000,10000,10000) L_0x555f097700f0/d;
L_0x555f09770200/d .functor AND 1, v0x555f096bbaa0_0, v0x555f096bbb60_0, C4<1>, C4<1>;
L_0x555f09770200 .delay 1 (20000,20000,20000) L_0x555f09770200/d;
L_0x555f097703e0/d .functor AND 1, v0x555f096bbaa0_0, L_0x555f097700f0, C4<1>, C4<1>;
L_0x555f097703e0 .delay 1 (20000,20000,20000) L_0x555f097703e0/d;
L_0x555f097704f0/d .functor AND 1, L_0x555f09770030, v0x555f096bbb60_0, C4<1>, C4<1>;
L_0x555f097704f0 .delay 1 (20000,20000,20000) L_0x555f097704f0/d;
L_0x555f09770650/d .functor AND 1, L_0x555f09770030, L_0x555f097700f0, C4<1>, C4<1>;
L_0x555f09770650 .delay 1 (20000,20000,20000) L_0x555f09770650/d;
L_0x555f09770760/d .functor AND 1, L_0x555f0976f260, L_0x555f09770650, C4<1>, C4<1>;
L_0x555f09770760 .delay 1 (20000,20000,20000) L_0x555f09770760/d;
L_0x555f097708c0/d .functor AND 1, L_0x555f0976fa80, L_0x555f097703e0, C4<1>, C4<1>;
L_0x555f097708c0 .delay 1 (20000,20000,20000) L_0x555f097708c0/d;
L_0x555f09770a70/d .functor AND 1, L_0x555f0976fc30, L_0x555f097704f0, C4<1>, C4<1>;
L_0x555f09770a70 .delay 1 (20000,20000,20000) L_0x555f09770a70/d;
L_0x555f09770bd0/d .functor AND 1, L_0x555f0976fe00, L_0x555f09770200, C4<1>, C4<1>;
L_0x555f09770bd0 .delay 1 (20000,20000,20000) L_0x555f09770bd0/d;
L_0x555f09770d30/d .functor OR 1, L_0x555f09770760, L_0x555f097708c0, L_0x555f09770a70, L_0x555f09770bd0;
L_0x555f09770d30 .delay 1 (40000,40000,40000) L_0x555f09770d30/d;
v0x555f096bc080_0 .net "A0andA1", 0 0, L_0x555f09770200;  1 drivers
v0x555f096bc140_0 .net "A0andnotA1", 0 0, L_0x555f097703e0;  1 drivers
v0x555f096bc200_0 .net "addr0", 0 0, v0x555f096bbaa0_0;  alias, 1 drivers
v0x555f096bc2d0_0 .net "addr1", 0 0, v0x555f096bbb60_0;  alias, 1 drivers
v0x555f096bc3a0_0 .net "in0", 0 0, L_0x555f0976f260;  alias, 1 drivers
v0x555f096bc490_0 .net "in0and", 0 0, L_0x555f09770760;  1 drivers
v0x555f096bc530_0 .net "in1", 0 0, L_0x555f0976fa80;  alias, 1 drivers
v0x555f096bc5d0_0 .net "in1and", 0 0, L_0x555f097708c0;  1 drivers
v0x555f096bc690_0 .net "in2", 0 0, L_0x555f0976fc30;  alias, 1 drivers
v0x555f096bc750_0 .net "in2and", 0 0, L_0x555f09770a70;  1 drivers
v0x555f096bc810_0 .net "in3", 0 0, L_0x555f0976fe00;  alias, 1 drivers
v0x555f096bc8d0_0 .net "in3and", 0 0, L_0x555f09770bd0;  1 drivers
v0x555f096bc990_0 .net "notA0", 0 0, L_0x555f09770030;  1 drivers
v0x555f096bca50_0 .net "notA0andA1", 0 0, L_0x555f097704f0;  1 drivers
v0x555f096bcb10_0 .net "notA0andnotA1", 0 0, L_0x555f09770650;  1 drivers
v0x555f096bcbd0_0 .net "notA1", 0 0, L_0x555f097700f0;  1 drivers
v0x555f096bcc90_0 .net "out", 0 0, L_0x555f09770d30;  alias, 1 drivers
S_0x555f096be3b0 .scope generate, "genblock[19]" "genblock[19]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096be5a0 .param/l "i" 0 3 30, +C4<010011>;
v0x555f096c4220_0 .net "carryout2", 0 0, L_0x555f09771f00;  1 drivers
S_0x555f096be680 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096be3b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0976e7e0/d .functor NOT 1, L_0x555f097711f0, C4<0>, C4<0>, C4<0>;
L_0x555f0976e7e0 .delay 1 (10000,10000,10000) L_0x555f0976e7e0/d;
L_0x555f097712e0/d .functor NOT 1, L_0x555f097713f0, C4<0>, C4<0>, C4<0>;
L_0x555f097712e0 .delay 1 (10000,10000,10000) L_0x555f097712e0/d;
L_0x555f097714e0/d .functor AND 1, L_0x555f09771690, L_0x555f0976e7e0, L_0x555f097712e0, C4<1>;
L_0x555f097714e0 .delay 1 (30000,30000,30000) L_0x555f097714e0/d;
L_0x555f09771780/d .functor XOR 1, L_0x555f097714e0, L_0x555f097737c0, C4<0>, C4<0>;
L_0x555f09771780 .delay 1 (20000,20000,20000) L_0x555f09771780/d;
L_0x555f097718e0/d .functor XOR 1, L_0x555f09773720, L_0x555f09771780, C4<0>, C4<0>;
L_0x555f097718e0 .delay 1 (20000,20000,20000) L_0x555f097718e0/d;
L_0x555f09771a40/d .functor XOR 1, L_0x555f097718e0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09771a40 .delay 1 (20000,20000,20000) L_0x555f09771a40/d;
L_0x555f09771bf0/d .functor AND 1, L_0x555f09773720, L_0x555f097737c0, C4<1>, C4<1>;
L_0x555f09771bf0 .delay 1 (20000,20000,20000) L_0x555f09771bf0/d;
L_0x555f09771da0/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f097718e0, C4<1>, C4<1>;
L_0x555f09771da0 .delay 1 (20000,20000,20000) L_0x555f09771da0/d;
L_0x555f09771f00/d .functor OR 1, L_0x555f09771bf0, L_0x555f09771da0, C4<0>, C4<0>;
L_0x555f09771f00 .delay 1 (20000,20000,20000) L_0x555f09771f00/d;
L_0x555f097720b0/d .functor OR 1, L_0x555f09773720, L_0x555f097737c0, C4<0>, C4<0>;
L_0x555f097720b0 .delay 1 (20000,20000,20000) L_0x555f097720b0/d;
L_0x555f09772220/d .functor XOR 1, v0x555f096bedc0_0, L_0x555f097720b0, C4<0>, C4<0>;
L_0x555f09772220 .delay 1 (20000,20000,20000) L_0x555f09772220/d;
L_0x555f097723d0/d .functor XOR 1, v0x555f096bedc0_0, L_0x555f09771bf0, C4<0>, C4<0>;
L_0x555f097723d0 .delay 1 (20000,20000,20000) L_0x555f097723d0/d;
L_0x555f097725a0/d .functor XOR 1, L_0x555f09773720, L_0x555f097737c0, C4<0>, C4<0>;
L_0x555f097725a0 .delay 1 (20000,20000,20000) L_0x555f097725a0/d;
v0x555f096c0110_0 .net "AB", 0 0, L_0x555f09771bf0;  1 drivers
v0x555f096c01f0_0 .net "AorB", 0 0, L_0x555f097720b0;  1 drivers
v0x555f096c02b0_0 .net "AxorB", 0 0, L_0x555f097725a0;  1 drivers
v0x555f096c0380_0 .net "AxorB2", 0 0, L_0x555f097718e0;  1 drivers
v0x555f096c0420_0 .net "AxorBC", 0 0, L_0x555f09771da0;  1 drivers
v0x555f096c04c0_0 .net *"_s1", 0 0, L_0x555f097711f0;  1 drivers
v0x555f096c05a0_0 .net *"_s3", 0 0, L_0x555f097713f0;  1 drivers
v0x555f096c0680_0 .net *"_s5", 0 0, L_0x555f09771690;  1 drivers
v0x555f096c0760_0 .net "a", 0 0, L_0x555f09773720;  1 drivers
v0x555f096c0820_0 .net "address0", 0 0, v0x555f096bec30_0;  1 drivers
v0x555f096c08c0_0 .net "address1", 0 0, v0x555f096becf0_0;  1 drivers
v0x555f096c09b0_0 .net "b", 0 0, L_0x555f097737c0;  1 drivers
v0x555f096c0a70_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096c0b10_0 .net "carryout", 0 0, L_0x555f09771f00;  alias, 1 drivers
v0x555f096c0bd0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c0c90_0 .net "invert", 0 0, v0x555f096bedc0_0;  1 drivers
v0x555f096c0d30_0 .net "nandand", 0 0, L_0x555f097723d0;  1 drivers
v0x555f096c0ee0_0 .net "newB", 0 0, L_0x555f09771780;  1 drivers
v0x555f096c0f80_0 .net "noror", 0 0, L_0x555f09772220;  1 drivers
v0x555f096c1020_0 .net "notControl1", 0 0, L_0x555f0976e7e0;  1 drivers
v0x555f096c10c0_0 .net "notControl2", 0 0, L_0x555f097712e0;  1 drivers
v0x555f096c1160_0 .net "subtract", 0 0, L_0x555f097714e0;  1 drivers
v0x555f096c1220_0 .net "sum", 0 0, L_0x555f097734d0;  1 drivers
v0x555f096c12f0_0 .net "sumval", 0 0, L_0x555f09771a40;  1 drivers
L_0x555f097711f0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f097713f0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09771690 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096be8f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096be680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096beb50_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096bec30_0 .var "address0", 0 0;
v0x555f096becf0_0 .var "address1", 0 0;
v0x555f096bedc0_0 .var "invert", 0 0;
S_0x555f096bef30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096be680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097727d0/d .functor NOT 1, v0x555f096bec30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097727d0 .delay 1 (10000,10000,10000) L_0x555f097727d0/d;
L_0x555f09772890/d .functor NOT 1, v0x555f096becf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09772890 .delay 1 (10000,10000,10000) L_0x555f09772890/d;
L_0x555f097729a0/d .functor AND 1, v0x555f096bec30_0, v0x555f096becf0_0, C4<1>, C4<1>;
L_0x555f097729a0 .delay 1 (20000,20000,20000) L_0x555f097729a0/d;
L_0x555f09772b80/d .functor AND 1, v0x555f096bec30_0, L_0x555f09772890, C4<1>, C4<1>;
L_0x555f09772b80 .delay 1 (20000,20000,20000) L_0x555f09772b80/d;
L_0x555f09772c90/d .functor AND 1, L_0x555f097727d0, v0x555f096becf0_0, C4<1>, C4<1>;
L_0x555f09772c90 .delay 1 (20000,20000,20000) L_0x555f09772c90/d;
L_0x555f09772df0/d .functor AND 1, L_0x555f097727d0, L_0x555f09772890, C4<1>, C4<1>;
L_0x555f09772df0 .delay 1 (20000,20000,20000) L_0x555f09772df0/d;
L_0x555f09772f00/d .functor AND 1, L_0x555f09771a40, L_0x555f09772df0, C4<1>, C4<1>;
L_0x555f09772f00 .delay 1 (20000,20000,20000) L_0x555f09772f00/d;
L_0x555f09773060/d .functor AND 1, L_0x555f09772220, L_0x555f09772b80, C4<1>, C4<1>;
L_0x555f09773060 .delay 1 (20000,20000,20000) L_0x555f09773060/d;
L_0x555f09773210/d .functor AND 1, L_0x555f097723d0, L_0x555f09772c90, C4<1>, C4<1>;
L_0x555f09773210 .delay 1 (20000,20000,20000) L_0x555f09773210/d;
L_0x555f09773370/d .functor AND 1, L_0x555f097725a0, L_0x555f097729a0, C4<1>, C4<1>;
L_0x555f09773370 .delay 1 (20000,20000,20000) L_0x555f09773370/d;
L_0x555f097734d0/d .functor OR 1, L_0x555f09772f00, L_0x555f09773060, L_0x555f09773210, L_0x555f09773370;
L_0x555f097734d0 .delay 1 (40000,40000,40000) L_0x555f097734d0/d;
v0x555f096bf210_0 .net "A0andA1", 0 0, L_0x555f097729a0;  1 drivers
v0x555f096bf2d0_0 .net "A0andnotA1", 0 0, L_0x555f09772b80;  1 drivers
v0x555f096bf390_0 .net "addr0", 0 0, v0x555f096bec30_0;  alias, 1 drivers
v0x555f096bf460_0 .net "addr1", 0 0, v0x555f096becf0_0;  alias, 1 drivers
v0x555f096bf530_0 .net "in0", 0 0, L_0x555f09771a40;  alias, 1 drivers
v0x555f096bf620_0 .net "in0and", 0 0, L_0x555f09772f00;  1 drivers
v0x555f096bf6c0_0 .net "in1", 0 0, L_0x555f09772220;  alias, 1 drivers
v0x555f096bf760_0 .net "in1and", 0 0, L_0x555f09773060;  1 drivers
v0x555f096bf820_0 .net "in2", 0 0, L_0x555f097723d0;  alias, 1 drivers
v0x555f096bf8e0_0 .net "in2and", 0 0, L_0x555f09773210;  1 drivers
v0x555f096bf9a0_0 .net "in3", 0 0, L_0x555f097725a0;  alias, 1 drivers
v0x555f096bfa60_0 .net "in3and", 0 0, L_0x555f09773370;  1 drivers
v0x555f096bfb20_0 .net "notA0", 0 0, L_0x555f097727d0;  1 drivers
v0x555f096bfbe0_0 .net "notA0andA1", 0 0, L_0x555f09772c90;  1 drivers
v0x555f096bfca0_0 .net "notA0andnotA1", 0 0, L_0x555f09772df0;  1 drivers
v0x555f096bfd60_0 .net "notA1", 0 0, L_0x555f09772890;  1 drivers
v0x555f096bfe20_0 .net "out", 0 0, L_0x555f097734d0;  alias, 1 drivers
S_0x555f096c1440 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096be3b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097739a0/d .functor NOT 1, L_0x555f09773ab0, C4<0>, C4<0>, C4<0>;
L_0x555f097739a0 .delay 1 (10000,10000,10000) L_0x555f097739a0/d;
L_0x555f09773ba0/d .functor NOT 1, L_0x555f09773cb0, C4<0>, C4<0>, C4<0>;
L_0x555f09773ba0 .delay 1 (10000,10000,10000) L_0x555f09773ba0/d;
L_0x555f09773da0/d .functor AND 1, L_0x555f09773f50, L_0x555f097739a0, L_0x555f09773ba0, C4<1>;
L_0x555f09773da0 .delay 1 (30000,30000,30000) L_0x555f09773da0/d;
L_0x555f09774040/d .functor XOR 1, L_0x555f09773da0, L_0x555f097760c0, C4<0>, C4<0>;
L_0x555f09774040 .delay 1 (20000,20000,20000) L_0x555f09774040/d;
L_0x555f097741a0/d .functor XOR 1, L_0x555f09776020, L_0x555f09774040, C4<0>, C4<0>;
L_0x555f097741a0 .delay 1 (20000,20000,20000) L_0x555f097741a0/d;
L_0x555f09774300/d .functor XOR 1, L_0x555f097741a0, L_0x555f09771f00, C4<0>, C4<0>;
L_0x555f09774300 .delay 1 (20000,20000,20000) L_0x555f09774300/d;
L_0x555f097744f0/d .functor AND 1, L_0x555f09776020, L_0x555f097760c0, C4<1>, C4<1>;
L_0x555f097744f0 .delay 1 (20000,20000,20000) L_0x555f097744f0/d;
L_0x555f097746a0/d .functor AND 1, L_0x555f09771f00, L_0x555f097741a0, C4<1>, C4<1>;
L_0x555f097746a0 .delay 1 (20000,20000,20000) L_0x555f097746a0/d;
L_0x555f09774800/d .functor OR 1, L_0x555f097744f0, L_0x555f097746a0, C4<0>, C4<0>;
L_0x555f09774800 .delay 1 (20000,20000,20000) L_0x555f09774800/d;
L_0x555f097749b0/d .functor OR 1, L_0x555f09776020, L_0x555f097760c0, C4<0>, C4<0>;
L_0x555f097749b0 .delay 1 (20000,20000,20000) L_0x555f097749b0/d;
L_0x555f09774b20/d .functor XOR 1, v0x555f096c1bb0_0, L_0x555f097749b0, C4<0>, C4<0>;
L_0x555f09774b20 .delay 1 (20000,20000,20000) L_0x555f09774b20/d;
L_0x555f09774cd0/d .functor XOR 1, v0x555f096c1bb0_0, L_0x555f097744f0, C4<0>, C4<0>;
L_0x555f09774cd0 .delay 1 (20000,20000,20000) L_0x555f09774cd0/d;
L_0x555f09774ea0/d .functor XOR 1, L_0x555f09776020, L_0x555f097760c0, C4<0>, C4<0>;
L_0x555f09774ea0 .delay 1 (20000,20000,20000) L_0x555f09774ea0/d;
v0x555f096c2f00_0 .net "AB", 0 0, L_0x555f097744f0;  1 drivers
v0x555f096c2fe0_0 .net "AorB", 0 0, L_0x555f097749b0;  1 drivers
v0x555f096c30a0_0 .net "AxorB", 0 0, L_0x555f09774ea0;  1 drivers
v0x555f096c3170_0 .net "AxorB2", 0 0, L_0x555f097741a0;  1 drivers
v0x555f096c3210_0 .net "AxorBC", 0 0, L_0x555f097746a0;  1 drivers
v0x555f096c32b0_0 .net *"_s1", 0 0, L_0x555f09773ab0;  1 drivers
v0x555f096c3390_0 .net *"_s3", 0 0, L_0x555f09773cb0;  1 drivers
v0x555f096c3470_0 .net *"_s5", 0 0, L_0x555f09773f50;  1 drivers
v0x555f096c3550_0 .net "a", 0 0, L_0x555f09776020;  1 drivers
v0x555f096c3610_0 .net "address0", 0 0, v0x555f096c1a20_0;  1 drivers
v0x555f096c36b0_0 .net "address1", 0 0, v0x555f096c1ae0_0;  1 drivers
v0x555f096c37a0_0 .net "b", 0 0, L_0x555f097760c0;  1 drivers
v0x555f096c3860_0 .net "carryin", 0 0, L_0x555f09771f00;  alias, 1 drivers
v0x555f096c3900_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096c39a0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c3a40_0 .net "invert", 0 0, v0x555f096c1bb0_0;  1 drivers
v0x555f096c3ae0_0 .net "nandand", 0 0, L_0x555f09774cd0;  1 drivers
v0x555f096c3c90_0 .net "newB", 0 0, L_0x555f09774040;  1 drivers
v0x555f096c3d30_0 .net "noror", 0 0, L_0x555f09774b20;  1 drivers
v0x555f096c3e00_0 .net "notControl1", 0 0, L_0x555f097739a0;  1 drivers
v0x555f096c3ea0_0 .net "notControl2", 0 0, L_0x555f09773ba0;  1 drivers
v0x555f096c3f40_0 .net "subtract", 0 0, L_0x555f09773da0;  1 drivers
v0x555f096c4000_0 .net "sum", 0 0, L_0x555f09775dd0;  1 drivers
v0x555f096c40d0_0 .net "sumval", 0 0, L_0x555f09774300;  1 drivers
L_0x555f09773ab0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09773cb0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09773f50 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096c16d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096c1440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096c1940_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c1a20_0 .var "address0", 0 0;
v0x555f096c1ae0_0 .var "address1", 0 0;
v0x555f096c1bb0_0 .var "invert", 0 0;
S_0x555f096c1d20 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096c1440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097750d0/d .functor NOT 1, v0x555f096c1a20_0, C4<0>, C4<0>, C4<0>;
L_0x555f097750d0 .delay 1 (10000,10000,10000) L_0x555f097750d0/d;
L_0x555f09775190/d .functor NOT 1, v0x555f096c1ae0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09775190 .delay 1 (10000,10000,10000) L_0x555f09775190/d;
L_0x555f097752a0/d .functor AND 1, v0x555f096c1a20_0, v0x555f096c1ae0_0, C4<1>, C4<1>;
L_0x555f097752a0 .delay 1 (20000,20000,20000) L_0x555f097752a0/d;
L_0x555f09775480/d .functor AND 1, v0x555f096c1a20_0, L_0x555f09775190, C4<1>, C4<1>;
L_0x555f09775480 .delay 1 (20000,20000,20000) L_0x555f09775480/d;
L_0x555f09775590/d .functor AND 1, L_0x555f097750d0, v0x555f096c1ae0_0, C4<1>, C4<1>;
L_0x555f09775590 .delay 1 (20000,20000,20000) L_0x555f09775590/d;
L_0x555f097756f0/d .functor AND 1, L_0x555f097750d0, L_0x555f09775190, C4<1>, C4<1>;
L_0x555f097756f0 .delay 1 (20000,20000,20000) L_0x555f097756f0/d;
L_0x555f09775800/d .functor AND 1, L_0x555f09774300, L_0x555f097756f0, C4<1>, C4<1>;
L_0x555f09775800 .delay 1 (20000,20000,20000) L_0x555f09775800/d;
L_0x555f09775960/d .functor AND 1, L_0x555f09774b20, L_0x555f09775480, C4<1>, C4<1>;
L_0x555f09775960 .delay 1 (20000,20000,20000) L_0x555f09775960/d;
L_0x555f09775b10/d .functor AND 1, L_0x555f09774cd0, L_0x555f09775590, C4<1>, C4<1>;
L_0x555f09775b10 .delay 1 (20000,20000,20000) L_0x555f09775b10/d;
L_0x555f09775c70/d .functor AND 1, L_0x555f09774ea0, L_0x555f097752a0, C4<1>, C4<1>;
L_0x555f09775c70 .delay 1 (20000,20000,20000) L_0x555f09775c70/d;
L_0x555f09775dd0/d .functor OR 1, L_0x555f09775800, L_0x555f09775960, L_0x555f09775b10, L_0x555f09775c70;
L_0x555f09775dd0 .delay 1 (40000,40000,40000) L_0x555f09775dd0/d;
v0x555f096c2000_0 .net "A0andA1", 0 0, L_0x555f097752a0;  1 drivers
v0x555f096c20c0_0 .net "A0andnotA1", 0 0, L_0x555f09775480;  1 drivers
v0x555f096c2180_0 .net "addr0", 0 0, v0x555f096c1a20_0;  alias, 1 drivers
v0x555f096c2250_0 .net "addr1", 0 0, v0x555f096c1ae0_0;  alias, 1 drivers
v0x555f096c2320_0 .net "in0", 0 0, L_0x555f09774300;  alias, 1 drivers
v0x555f096c2410_0 .net "in0and", 0 0, L_0x555f09775800;  1 drivers
v0x555f096c24b0_0 .net "in1", 0 0, L_0x555f09774b20;  alias, 1 drivers
v0x555f096c2550_0 .net "in1and", 0 0, L_0x555f09775960;  1 drivers
v0x555f096c2610_0 .net "in2", 0 0, L_0x555f09774cd0;  alias, 1 drivers
v0x555f096c26d0_0 .net "in2and", 0 0, L_0x555f09775b10;  1 drivers
v0x555f096c2790_0 .net "in3", 0 0, L_0x555f09774ea0;  alias, 1 drivers
v0x555f096c2850_0 .net "in3and", 0 0, L_0x555f09775c70;  1 drivers
v0x555f096c2910_0 .net "notA0", 0 0, L_0x555f097750d0;  1 drivers
v0x555f096c29d0_0 .net "notA0andA1", 0 0, L_0x555f09775590;  1 drivers
v0x555f096c2a90_0 .net "notA0andnotA1", 0 0, L_0x555f097756f0;  1 drivers
v0x555f096c2b50_0 .net "notA1", 0 0, L_0x555f09775190;  1 drivers
v0x555f096c2c10_0 .net "out", 0 0, L_0x555f09775dd0;  alias, 1 drivers
S_0x555f096c4330 .scope generate, "genblock[21]" "genblock[21]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096c4520 .param/l "i" 0 3 30, +C4<010101>;
v0x555f096ca1a0_0 .net "carryout2", 0 0, L_0x555f097770d0;  1 drivers
S_0x555f096c4600 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096c4330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097762b0/d .functor NOT 1, L_0x555f097763c0, C4<0>, C4<0>, C4<0>;
L_0x555f097762b0 .delay 1 (10000,10000,10000) L_0x555f097762b0/d;
L_0x555f097764b0/d .functor NOT 1, L_0x555f097765c0, C4<0>, C4<0>, C4<0>;
L_0x555f097764b0 .delay 1 (10000,10000,10000) L_0x555f097764b0/d;
L_0x555f097766b0/d .functor AND 1, L_0x555f09776860, L_0x555f097762b0, L_0x555f097764b0, C4<1>;
L_0x555f097766b0 .delay 1 (30000,30000,30000) L_0x555f097766b0/d;
L_0x555f09776950/d .functor XOR 1, L_0x555f097766b0, L_0x555f09778990, C4<0>, C4<0>;
L_0x555f09776950 .delay 1 (20000,20000,20000) L_0x555f09776950/d;
L_0x555f09776ab0/d .functor XOR 1, L_0x555f097788f0, L_0x555f09776950, C4<0>, C4<0>;
L_0x555f09776ab0 .delay 1 (20000,20000,20000) L_0x555f09776ab0/d;
L_0x555f09776c10/d .functor XOR 1, L_0x555f09776ab0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09776c10 .delay 1 (20000,20000,20000) L_0x555f09776c10/d;
L_0x555f09776dc0/d .functor AND 1, L_0x555f097788f0, L_0x555f09778990, C4<1>, C4<1>;
L_0x555f09776dc0 .delay 1 (20000,20000,20000) L_0x555f09776dc0/d;
L_0x555f09776f70/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09776ab0, C4<1>, C4<1>;
L_0x555f09776f70 .delay 1 (20000,20000,20000) L_0x555f09776f70/d;
L_0x555f097770d0/d .functor OR 1, L_0x555f09776dc0, L_0x555f09776f70, C4<0>, C4<0>;
L_0x555f097770d0 .delay 1 (20000,20000,20000) L_0x555f097770d0/d;
L_0x555f09777280/d .functor OR 1, L_0x555f097788f0, L_0x555f09778990, C4<0>, C4<0>;
L_0x555f09777280 .delay 1 (20000,20000,20000) L_0x555f09777280/d;
L_0x555f097773f0/d .functor XOR 1, v0x555f096c4d40_0, L_0x555f09777280, C4<0>, C4<0>;
L_0x555f097773f0 .delay 1 (20000,20000,20000) L_0x555f097773f0/d;
L_0x555f097775a0/d .functor XOR 1, v0x555f096c4d40_0, L_0x555f09776dc0, C4<0>, C4<0>;
L_0x555f097775a0 .delay 1 (20000,20000,20000) L_0x555f097775a0/d;
L_0x555f09777770/d .functor XOR 1, L_0x555f097788f0, L_0x555f09778990, C4<0>, C4<0>;
L_0x555f09777770 .delay 1 (20000,20000,20000) L_0x555f09777770/d;
v0x555f096c6090_0 .net "AB", 0 0, L_0x555f09776dc0;  1 drivers
v0x555f096c6170_0 .net "AorB", 0 0, L_0x555f09777280;  1 drivers
v0x555f096c6230_0 .net "AxorB", 0 0, L_0x555f09777770;  1 drivers
v0x555f096c6300_0 .net "AxorB2", 0 0, L_0x555f09776ab0;  1 drivers
v0x555f096c63a0_0 .net "AxorBC", 0 0, L_0x555f09776f70;  1 drivers
v0x555f096c6440_0 .net *"_s1", 0 0, L_0x555f097763c0;  1 drivers
v0x555f096c6520_0 .net *"_s3", 0 0, L_0x555f097765c0;  1 drivers
v0x555f096c6600_0 .net *"_s5", 0 0, L_0x555f09776860;  1 drivers
v0x555f096c66e0_0 .net "a", 0 0, L_0x555f097788f0;  1 drivers
v0x555f096c67a0_0 .net "address0", 0 0, v0x555f096c4bb0_0;  1 drivers
v0x555f096c6840_0 .net "address1", 0 0, v0x555f096c4c70_0;  1 drivers
v0x555f096c6930_0 .net "b", 0 0, L_0x555f09778990;  1 drivers
v0x555f096c69f0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096c6a90_0 .net "carryout", 0 0, L_0x555f097770d0;  alias, 1 drivers
v0x555f096c6b50_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c6c10_0 .net "invert", 0 0, v0x555f096c4d40_0;  1 drivers
v0x555f096c6cb0_0 .net "nandand", 0 0, L_0x555f097775a0;  1 drivers
v0x555f096c6e60_0 .net "newB", 0 0, L_0x555f09776950;  1 drivers
v0x555f096c6f00_0 .net "noror", 0 0, L_0x555f097773f0;  1 drivers
v0x555f096c6fa0_0 .net "notControl1", 0 0, L_0x555f097762b0;  1 drivers
v0x555f096c7040_0 .net "notControl2", 0 0, L_0x555f097764b0;  1 drivers
v0x555f096c70e0_0 .net "subtract", 0 0, L_0x555f097766b0;  1 drivers
v0x555f096c71a0_0 .net "sum", 0 0, L_0x555f097786a0;  1 drivers
v0x555f096c7270_0 .net "sumval", 0 0, L_0x555f09776c10;  1 drivers
L_0x555f097763c0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f097765c0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09776860 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096c4870 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096c4600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096c4ad0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c4bb0_0 .var "address0", 0 0;
v0x555f096c4c70_0 .var "address1", 0 0;
v0x555f096c4d40_0 .var "invert", 0 0;
S_0x555f096c4eb0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096c4600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097779a0/d .functor NOT 1, v0x555f096c4bb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097779a0 .delay 1 (10000,10000,10000) L_0x555f097779a0/d;
L_0x555f09777a60/d .functor NOT 1, v0x555f096c4c70_0, C4<0>, C4<0>, C4<0>;
L_0x555f09777a60 .delay 1 (10000,10000,10000) L_0x555f09777a60/d;
L_0x555f09777b70/d .functor AND 1, v0x555f096c4bb0_0, v0x555f096c4c70_0, C4<1>, C4<1>;
L_0x555f09777b70 .delay 1 (20000,20000,20000) L_0x555f09777b70/d;
L_0x555f09777d50/d .functor AND 1, v0x555f096c4bb0_0, L_0x555f09777a60, C4<1>, C4<1>;
L_0x555f09777d50 .delay 1 (20000,20000,20000) L_0x555f09777d50/d;
L_0x555f09777e60/d .functor AND 1, L_0x555f097779a0, v0x555f096c4c70_0, C4<1>, C4<1>;
L_0x555f09777e60 .delay 1 (20000,20000,20000) L_0x555f09777e60/d;
L_0x555f09777fc0/d .functor AND 1, L_0x555f097779a0, L_0x555f09777a60, C4<1>, C4<1>;
L_0x555f09777fc0 .delay 1 (20000,20000,20000) L_0x555f09777fc0/d;
L_0x555f097780d0/d .functor AND 1, L_0x555f09776c10, L_0x555f09777fc0, C4<1>, C4<1>;
L_0x555f097780d0 .delay 1 (20000,20000,20000) L_0x555f097780d0/d;
L_0x555f09778230/d .functor AND 1, L_0x555f097773f0, L_0x555f09777d50, C4<1>, C4<1>;
L_0x555f09778230 .delay 1 (20000,20000,20000) L_0x555f09778230/d;
L_0x555f097783e0/d .functor AND 1, L_0x555f097775a0, L_0x555f09777e60, C4<1>, C4<1>;
L_0x555f097783e0 .delay 1 (20000,20000,20000) L_0x555f097783e0/d;
L_0x555f09778540/d .functor AND 1, L_0x555f09777770, L_0x555f09777b70, C4<1>, C4<1>;
L_0x555f09778540 .delay 1 (20000,20000,20000) L_0x555f09778540/d;
L_0x555f097786a0/d .functor OR 1, L_0x555f097780d0, L_0x555f09778230, L_0x555f097783e0, L_0x555f09778540;
L_0x555f097786a0 .delay 1 (40000,40000,40000) L_0x555f097786a0/d;
v0x555f096c5190_0 .net "A0andA1", 0 0, L_0x555f09777b70;  1 drivers
v0x555f096c5250_0 .net "A0andnotA1", 0 0, L_0x555f09777d50;  1 drivers
v0x555f096c5310_0 .net "addr0", 0 0, v0x555f096c4bb0_0;  alias, 1 drivers
v0x555f096c53e0_0 .net "addr1", 0 0, v0x555f096c4c70_0;  alias, 1 drivers
v0x555f096c54b0_0 .net "in0", 0 0, L_0x555f09776c10;  alias, 1 drivers
v0x555f096c55a0_0 .net "in0and", 0 0, L_0x555f097780d0;  1 drivers
v0x555f096c5640_0 .net "in1", 0 0, L_0x555f097773f0;  alias, 1 drivers
v0x555f096c56e0_0 .net "in1and", 0 0, L_0x555f09778230;  1 drivers
v0x555f096c57a0_0 .net "in2", 0 0, L_0x555f097775a0;  alias, 1 drivers
v0x555f096c5860_0 .net "in2and", 0 0, L_0x555f097783e0;  1 drivers
v0x555f096c5920_0 .net "in3", 0 0, L_0x555f09777770;  alias, 1 drivers
v0x555f096c59e0_0 .net "in3and", 0 0, L_0x555f09778540;  1 drivers
v0x555f096c5aa0_0 .net "notA0", 0 0, L_0x555f097779a0;  1 drivers
v0x555f096c5b60_0 .net "notA0andA1", 0 0, L_0x555f09777e60;  1 drivers
v0x555f096c5c20_0 .net "notA0andnotA1", 0 0, L_0x555f09777fc0;  1 drivers
v0x555f096c5ce0_0 .net "notA1", 0 0, L_0x555f09777a60;  1 drivers
v0x555f096c5da0_0 .net "out", 0 0, L_0x555f097786a0;  alias, 1 drivers
S_0x555f096c73c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096c4330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09778b90/d .functor NOT 1, L_0x555f09778ca0, C4<0>, C4<0>, C4<0>;
L_0x555f09778b90 .delay 1 (10000,10000,10000) L_0x555f09778b90/d;
L_0x555f09778d90/d .functor NOT 1, L_0x555f09778ea0, C4<0>, C4<0>, C4<0>;
L_0x555f09778d90 .delay 1 (10000,10000,10000) L_0x555f09778d90/d;
L_0x555f09743230/d .functor AND 1, L_0x555f097433e0, L_0x555f09778b90, L_0x555f09778d90, C4<1>;
L_0x555f09743230 .delay 1 (30000,30000,30000) L_0x555f09743230/d;
L_0x555f097434d0/d .functor XOR 1, L_0x555f09743230, L_0x555f0977c2c0, C4<0>, C4<0>;
L_0x555f097434d0 .delay 1 (20000,20000,20000) L_0x555f097434d0/d;
L_0x555f09743630/d .functor XOR 1, L_0x555f0977c220, L_0x555f097434d0, C4<0>, C4<0>;
L_0x555f09743630 .delay 1 (20000,20000,20000) L_0x555f09743630/d;
L_0x555f09743790/d .functor XOR 1, L_0x555f09743630, L_0x555f097770d0, C4<0>, C4<0>;
L_0x555f09743790 .delay 1 (20000,20000,20000) L_0x555f09743790/d;
L_0x555f09743980/d .functor AND 1, L_0x555f0977c220, L_0x555f0977c2c0, C4<1>, C4<1>;
L_0x555f09743980 .delay 1 (20000,20000,20000) L_0x555f09743980/d;
L_0x555f0977a090/d .functor AND 1, L_0x555f097770d0, L_0x555f09743630, C4<1>, C4<1>;
L_0x555f0977a090 .delay 1 (20000,20000,20000) L_0x555f0977a090/d;
L_0x555f0977a1f0/d .functor OR 1, L_0x555f09743980, L_0x555f0977a090, C4<0>, C4<0>;
L_0x555f0977a1f0 .delay 1 (20000,20000,20000) L_0x555f0977a1f0/d;
L_0x555f0977abb0/d .functor OR 1, L_0x555f0977c220, L_0x555f0977c2c0, C4<0>, C4<0>;
L_0x555f0977abb0 .delay 1 (20000,20000,20000) L_0x555f0977abb0/d;
L_0x555f0977ad20/d .functor XOR 1, v0x555f096c7b30_0, L_0x555f0977abb0, C4<0>, C4<0>;
L_0x555f0977ad20 .delay 1 (20000,20000,20000) L_0x555f0977ad20/d;
L_0x555f0977aed0/d .functor XOR 1, v0x555f096c7b30_0, L_0x555f09743980, C4<0>, C4<0>;
L_0x555f0977aed0 .delay 1 (20000,20000,20000) L_0x555f0977aed0/d;
L_0x555f0977b0a0/d .functor XOR 1, L_0x555f0977c220, L_0x555f0977c2c0, C4<0>, C4<0>;
L_0x555f0977b0a0 .delay 1 (20000,20000,20000) L_0x555f0977b0a0/d;
v0x555f096c8e80_0 .net "AB", 0 0, L_0x555f09743980;  1 drivers
v0x555f096c8f60_0 .net "AorB", 0 0, L_0x555f0977abb0;  1 drivers
v0x555f096c9020_0 .net "AxorB", 0 0, L_0x555f0977b0a0;  1 drivers
v0x555f096c90f0_0 .net "AxorB2", 0 0, L_0x555f09743630;  1 drivers
v0x555f096c9190_0 .net "AxorBC", 0 0, L_0x555f0977a090;  1 drivers
v0x555f096c9230_0 .net *"_s1", 0 0, L_0x555f09778ca0;  1 drivers
v0x555f096c9310_0 .net *"_s3", 0 0, L_0x555f09778ea0;  1 drivers
v0x555f096c93f0_0 .net *"_s5", 0 0, L_0x555f097433e0;  1 drivers
v0x555f096c94d0_0 .net "a", 0 0, L_0x555f0977c220;  1 drivers
v0x555f096c9590_0 .net "address0", 0 0, v0x555f096c79a0_0;  1 drivers
v0x555f096c9630_0 .net "address1", 0 0, v0x555f096c7a60_0;  1 drivers
v0x555f096c9720_0 .net "b", 0 0, L_0x555f0977c2c0;  1 drivers
v0x555f096c97e0_0 .net "carryin", 0 0, L_0x555f097770d0;  alias, 1 drivers
v0x555f096c9880_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096c9920_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c99c0_0 .net "invert", 0 0, v0x555f096c7b30_0;  1 drivers
v0x555f096c9a60_0 .net "nandand", 0 0, L_0x555f0977aed0;  1 drivers
v0x555f096c9c10_0 .net "newB", 0 0, L_0x555f097434d0;  1 drivers
v0x555f096c9cb0_0 .net "noror", 0 0, L_0x555f0977ad20;  1 drivers
v0x555f096c9d80_0 .net "notControl1", 0 0, L_0x555f09778b90;  1 drivers
v0x555f096c9e20_0 .net "notControl2", 0 0, L_0x555f09778d90;  1 drivers
v0x555f096c9ec0_0 .net "subtract", 0 0, L_0x555f09743230;  1 drivers
v0x555f096c9f80_0 .net "sum", 0 0, L_0x555f0977bfd0;  1 drivers
v0x555f096ca050_0 .net "sumval", 0 0, L_0x555f09743790;  1 drivers
L_0x555f09778ca0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09778ea0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097433e0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096c7650 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096c73c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096c78c0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096c79a0_0 .var "address0", 0 0;
v0x555f096c7a60_0 .var "address1", 0 0;
v0x555f096c7b30_0 .var "invert", 0 0;
S_0x555f096c7ca0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096c73c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0977b2d0/d .functor NOT 1, v0x555f096c79a0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0977b2d0 .delay 1 (10000,10000,10000) L_0x555f0977b2d0/d;
L_0x555f0977b390/d .functor NOT 1, v0x555f096c7a60_0, C4<0>, C4<0>, C4<0>;
L_0x555f0977b390 .delay 1 (10000,10000,10000) L_0x555f0977b390/d;
L_0x555f0977b4a0/d .functor AND 1, v0x555f096c79a0_0, v0x555f096c7a60_0, C4<1>, C4<1>;
L_0x555f0977b4a0 .delay 1 (20000,20000,20000) L_0x555f0977b4a0/d;
L_0x555f0977b680/d .functor AND 1, v0x555f096c79a0_0, L_0x555f0977b390, C4<1>, C4<1>;
L_0x555f0977b680 .delay 1 (20000,20000,20000) L_0x555f0977b680/d;
L_0x555f0977b790/d .functor AND 1, L_0x555f0977b2d0, v0x555f096c7a60_0, C4<1>, C4<1>;
L_0x555f0977b790 .delay 1 (20000,20000,20000) L_0x555f0977b790/d;
L_0x555f0977b8f0/d .functor AND 1, L_0x555f0977b2d0, L_0x555f0977b390, C4<1>, C4<1>;
L_0x555f0977b8f0 .delay 1 (20000,20000,20000) L_0x555f0977b8f0/d;
L_0x555f0977ba00/d .functor AND 1, L_0x555f09743790, L_0x555f0977b8f0, C4<1>, C4<1>;
L_0x555f0977ba00 .delay 1 (20000,20000,20000) L_0x555f0977ba00/d;
L_0x555f0977bb60/d .functor AND 1, L_0x555f0977ad20, L_0x555f0977b680, C4<1>, C4<1>;
L_0x555f0977bb60 .delay 1 (20000,20000,20000) L_0x555f0977bb60/d;
L_0x555f0977bd10/d .functor AND 1, L_0x555f0977aed0, L_0x555f0977b790, C4<1>, C4<1>;
L_0x555f0977bd10 .delay 1 (20000,20000,20000) L_0x555f0977bd10/d;
L_0x555f0977be70/d .functor AND 1, L_0x555f0977b0a0, L_0x555f0977b4a0, C4<1>, C4<1>;
L_0x555f0977be70 .delay 1 (20000,20000,20000) L_0x555f0977be70/d;
L_0x555f0977bfd0/d .functor OR 1, L_0x555f0977ba00, L_0x555f0977bb60, L_0x555f0977bd10, L_0x555f0977be70;
L_0x555f0977bfd0 .delay 1 (40000,40000,40000) L_0x555f0977bfd0/d;
v0x555f096c7f80_0 .net "A0andA1", 0 0, L_0x555f0977b4a0;  1 drivers
v0x555f096c8040_0 .net "A0andnotA1", 0 0, L_0x555f0977b680;  1 drivers
v0x555f096c8100_0 .net "addr0", 0 0, v0x555f096c79a0_0;  alias, 1 drivers
v0x555f096c81d0_0 .net "addr1", 0 0, v0x555f096c7a60_0;  alias, 1 drivers
v0x555f096c82a0_0 .net "in0", 0 0, L_0x555f09743790;  alias, 1 drivers
v0x555f096c8390_0 .net "in0and", 0 0, L_0x555f0977ba00;  1 drivers
v0x555f096c8430_0 .net "in1", 0 0, L_0x555f0977ad20;  alias, 1 drivers
v0x555f096c84d0_0 .net "in1and", 0 0, L_0x555f0977bb60;  1 drivers
v0x555f096c8590_0 .net "in2", 0 0, L_0x555f0977aed0;  alias, 1 drivers
v0x555f096c8650_0 .net "in2and", 0 0, L_0x555f0977bd10;  1 drivers
v0x555f096c8710_0 .net "in3", 0 0, L_0x555f0977b0a0;  alias, 1 drivers
v0x555f096c87d0_0 .net "in3and", 0 0, L_0x555f0977be70;  1 drivers
v0x555f096c8890_0 .net "notA0", 0 0, L_0x555f0977b2d0;  1 drivers
v0x555f096c8950_0 .net "notA0andA1", 0 0, L_0x555f0977b790;  1 drivers
v0x555f096c8a10_0 .net "notA0andnotA1", 0 0, L_0x555f0977b8f0;  1 drivers
v0x555f096c8ad0_0 .net "notA1", 0 0, L_0x555f0977b390;  1 drivers
v0x555f096c8b90_0 .net "out", 0 0, L_0x555f0977bfd0;  alias, 1 drivers
S_0x555f096ca2b0 .scope generate, "genblock[23]" "genblock[23]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096ca4a0 .param/l "i" 0 3 30, +C4<010111>;
v0x555f096d0120_0 .net "carryout2", 0 0, L_0x555f0977d2f0;  1 drivers
S_0x555f096ca580 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096ca2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0977c4d0/d .functor NOT 1, L_0x555f0977c5e0, C4<0>, C4<0>, C4<0>;
L_0x555f0977c4d0 .delay 1 (10000,10000,10000) L_0x555f0977c4d0/d;
L_0x555f0977c6d0/d .functor NOT 1, L_0x555f0977c7e0, C4<0>, C4<0>, C4<0>;
L_0x555f0977c6d0 .delay 1 (10000,10000,10000) L_0x555f0977c6d0/d;
L_0x555f0977c8d0/d .functor AND 1, L_0x555f0977ca80, L_0x555f0977c4d0, L_0x555f0977c6d0, C4<1>;
L_0x555f0977c8d0 .delay 1 (30000,30000,30000) L_0x555f0977c8d0/d;
L_0x555f0977cb70/d .functor XOR 1, L_0x555f0977c8d0, L_0x555f0977ebb0, C4<0>, C4<0>;
L_0x555f0977cb70 .delay 1 (20000,20000,20000) L_0x555f0977cb70/d;
L_0x555f0977ccd0/d .functor XOR 1, L_0x555f0977eb10, L_0x555f0977cb70, C4<0>, C4<0>;
L_0x555f0977ccd0 .delay 1 (20000,20000,20000) L_0x555f0977ccd0/d;
L_0x555f0977ce30/d .functor XOR 1, L_0x555f0977ccd0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f0977ce30 .delay 1 (20000,20000,20000) L_0x555f0977ce30/d;
L_0x555f0977cfe0/d .functor AND 1, L_0x555f0977eb10, L_0x555f0977ebb0, C4<1>, C4<1>;
L_0x555f0977cfe0 .delay 1 (20000,20000,20000) L_0x555f0977cfe0/d;
L_0x555f0977d190/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f0977ccd0, C4<1>, C4<1>;
L_0x555f0977d190 .delay 1 (20000,20000,20000) L_0x555f0977d190/d;
L_0x555f0977d2f0/d .functor OR 1, L_0x555f0977cfe0, L_0x555f0977d190, C4<0>, C4<0>;
L_0x555f0977d2f0 .delay 1 (20000,20000,20000) L_0x555f0977d2f0/d;
L_0x555f0977d4a0/d .functor OR 1, L_0x555f0977eb10, L_0x555f0977ebb0, C4<0>, C4<0>;
L_0x555f0977d4a0 .delay 1 (20000,20000,20000) L_0x555f0977d4a0/d;
L_0x555f0977d610/d .functor XOR 1, v0x555f096cacc0_0, L_0x555f0977d4a0, C4<0>, C4<0>;
L_0x555f0977d610 .delay 1 (20000,20000,20000) L_0x555f0977d610/d;
L_0x555f0977d7c0/d .functor XOR 1, v0x555f096cacc0_0, L_0x555f0977cfe0, C4<0>, C4<0>;
L_0x555f0977d7c0 .delay 1 (20000,20000,20000) L_0x555f0977d7c0/d;
L_0x555f0977d990/d .functor XOR 1, L_0x555f0977eb10, L_0x555f0977ebb0, C4<0>, C4<0>;
L_0x555f0977d990 .delay 1 (20000,20000,20000) L_0x555f0977d990/d;
v0x555f096cc010_0 .net "AB", 0 0, L_0x555f0977cfe0;  1 drivers
v0x555f096cc0f0_0 .net "AorB", 0 0, L_0x555f0977d4a0;  1 drivers
v0x555f096cc1b0_0 .net "AxorB", 0 0, L_0x555f0977d990;  1 drivers
v0x555f096cc280_0 .net "AxorB2", 0 0, L_0x555f0977ccd0;  1 drivers
v0x555f096cc320_0 .net "AxorBC", 0 0, L_0x555f0977d190;  1 drivers
v0x555f096cc3c0_0 .net *"_s1", 0 0, L_0x555f0977c5e0;  1 drivers
v0x555f096cc4a0_0 .net *"_s3", 0 0, L_0x555f0977c7e0;  1 drivers
v0x555f096cc580_0 .net *"_s5", 0 0, L_0x555f0977ca80;  1 drivers
v0x555f096cc660_0 .net "a", 0 0, L_0x555f0977eb10;  1 drivers
v0x555f096cc720_0 .net "address0", 0 0, v0x555f096cab30_0;  1 drivers
v0x555f096cc7c0_0 .net "address1", 0 0, v0x555f096cabf0_0;  1 drivers
v0x555f096cc8b0_0 .net "b", 0 0, L_0x555f0977ebb0;  1 drivers
v0x555f096cc970_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096cca10_0 .net "carryout", 0 0, L_0x555f0977d2f0;  alias, 1 drivers
v0x555f096ccad0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096ccb90_0 .net "invert", 0 0, v0x555f096cacc0_0;  1 drivers
v0x555f096ccc30_0 .net "nandand", 0 0, L_0x555f0977d7c0;  1 drivers
v0x555f096ccde0_0 .net "newB", 0 0, L_0x555f0977cb70;  1 drivers
v0x555f096cce80_0 .net "noror", 0 0, L_0x555f0977d610;  1 drivers
v0x555f096ccf20_0 .net "notControl1", 0 0, L_0x555f0977c4d0;  1 drivers
v0x555f096ccfc0_0 .net "notControl2", 0 0, L_0x555f0977c6d0;  1 drivers
v0x555f096cd060_0 .net "subtract", 0 0, L_0x555f0977c8d0;  1 drivers
v0x555f096cd120_0 .net "sum", 0 0, L_0x555f0977e8c0;  1 drivers
v0x555f096cd1f0_0 .net "sumval", 0 0, L_0x555f0977ce30;  1 drivers
L_0x555f0977c5e0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0977c7e0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0977ca80 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096ca7f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096ca580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096caa50_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096cab30_0 .var "address0", 0 0;
v0x555f096cabf0_0 .var "address1", 0 0;
v0x555f096cacc0_0 .var "invert", 0 0;
S_0x555f096cae30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096ca580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0977dbc0/d .functor NOT 1, v0x555f096cab30_0, C4<0>, C4<0>, C4<0>;
L_0x555f0977dbc0 .delay 1 (10000,10000,10000) L_0x555f0977dbc0/d;
L_0x555f0977dc80/d .functor NOT 1, v0x555f096cabf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0977dc80 .delay 1 (10000,10000,10000) L_0x555f0977dc80/d;
L_0x555f0977dd90/d .functor AND 1, v0x555f096cab30_0, v0x555f096cabf0_0, C4<1>, C4<1>;
L_0x555f0977dd90 .delay 1 (20000,20000,20000) L_0x555f0977dd90/d;
L_0x555f0977df70/d .functor AND 1, v0x555f096cab30_0, L_0x555f0977dc80, C4<1>, C4<1>;
L_0x555f0977df70 .delay 1 (20000,20000,20000) L_0x555f0977df70/d;
L_0x555f0977e080/d .functor AND 1, L_0x555f0977dbc0, v0x555f096cabf0_0, C4<1>, C4<1>;
L_0x555f0977e080 .delay 1 (20000,20000,20000) L_0x555f0977e080/d;
L_0x555f0977e1e0/d .functor AND 1, L_0x555f0977dbc0, L_0x555f0977dc80, C4<1>, C4<1>;
L_0x555f0977e1e0 .delay 1 (20000,20000,20000) L_0x555f0977e1e0/d;
L_0x555f0977e2f0/d .functor AND 1, L_0x555f0977ce30, L_0x555f0977e1e0, C4<1>, C4<1>;
L_0x555f0977e2f0 .delay 1 (20000,20000,20000) L_0x555f0977e2f0/d;
L_0x555f0977e450/d .functor AND 1, L_0x555f0977d610, L_0x555f0977df70, C4<1>, C4<1>;
L_0x555f0977e450 .delay 1 (20000,20000,20000) L_0x555f0977e450/d;
L_0x555f0977e600/d .functor AND 1, L_0x555f0977d7c0, L_0x555f0977e080, C4<1>, C4<1>;
L_0x555f0977e600 .delay 1 (20000,20000,20000) L_0x555f0977e600/d;
L_0x555f0977e760/d .functor AND 1, L_0x555f0977d990, L_0x555f0977dd90, C4<1>, C4<1>;
L_0x555f0977e760 .delay 1 (20000,20000,20000) L_0x555f0977e760/d;
L_0x555f0977e8c0/d .functor OR 1, L_0x555f0977e2f0, L_0x555f0977e450, L_0x555f0977e600, L_0x555f0977e760;
L_0x555f0977e8c0 .delay 1 (40000,40000,40000) L_0x555f0977e8c0/d;
v0x555f096cb110_0 .net "A0andA1", 0 0, L_0x555f0977dd90;  1 drivers
v0x555f096cb1d0_0 .net "A0andnotA1", 0 0, L_0x555f0977df70;  1 drivers
v0x555f096cb290_0 .net "addr0", 0 0, v0x555f096cab30_0;  alias, 1 drivers
v0x555f096cb360_0 .net "addr1", 0 0, v0x555f096cabf0_0;  alias, 1 drivers
v0x555f096cb430_0 .net "in0", 0 0, L_0x555f0977ce30;  alias, 1 drivers
v0x555f096cb520_0 .net "in0and", 0 0, L_0x555f0977e2f0;  1 drivers
v0x555f096cb5c0_0 .net "in1", 0 0, L_0x555f0977d610;  alias, 1 drivers
v0x555f096cb660_0 .net "in1and", 0 0, L_0x555f0977e450;  1 drivers
v0x555f096cb720_0 .net "in2", 0 0, L_0x555f0977d7c0;  alias, 1 drivers
v0x555f096cb7e0_0 .net "in2and", 0 0, L_0x555f0977e600;  1 drivers
v0x555f096cb8a0_0 .net "in3", 0 0, L_0x555f0977d990;  alias, 1 drivers
v0x555f096cb960_0 .net "in3and", 0 0, L_0x555f0977e760;  1 drivers
v0x555f096cba20_0 .net "notA0", 0 0, L_0x555f0977dbc0;  1 drivers
v0x555f096cbae0_0 .net "notA0andA1", 0 0, L_0x555f0977e080;  1 drivers
v0x555f096cbba0_0 .net "notA0andnotA1", 0 0, L_0x555f0977e1e0;  1 drivers
v0x555f096cbc60_0 .net "notA1", 0 0, L_0x555f0977dc80;  1 drivers
v0x555f096cbd20_0 .net "out", 0 0, L_0x555f0977e8c0;  alias, 1 drivers
S_0x555f096cd340 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096ca2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0977edd0/d .functor NOT 1, L_0x555f0977eee0, C4<0>, C4<0>, C4<0>;
L_0x555f0977edd0 .delay 1 (10000,10000,10000) L_0x555f0977edd0/d;
L_0x555f0977efd0/d .functor NOT 1, L_0x555f0977f0e0, C4<0>, C4<0>, C4<0>;
L_0x555f0977efd0 .delay 1 (10000,10000,10000) L_0x555f0977efd0/d;
L_0x555f0977f1d0/d .functor AND 1, L_0x555f0977f380, L_0x555f0977edd0, L_0x555f0977efd0, C4<1>;
L_0x555f0977f1d0 .delay 1 (30000,30000,30000) L_0x555f0977f1d0/d;
L_0x555f0977f470/d .functor XOR 1, L_0x555f0977f1d0, L_0x555f097814f0, C4<0>, C4<0>;
L_0x555f0977f470 .delay 1 (20000,20000,20000) L_0x555f0977f470/d;
L_0x555f0977f5d0/d .functor XOR 1, L_0x555f09781450, L_0x555f0977f470, C4<0>, C4<0>;
L_0x555f0977f5d0 .delay 1 (20000,20000,20000) L_0x555f0977f5d0/d;
L_0x555f0977f730/d .functor XOR 1, L_0x555f0977f5d0, L_0x555f0977d2f0, C4<0>, C4<0>;
L_0x555f0977f730 .delay 1 (20000,20000,20000) L_0x555f0977f730/d;
L_0x555f0977f920/d .functor AND 1, L_0x555f09781450, L_0x555f097814f0, C4<1>, C4<1>;
L_0x555f0977f920 .delay 1 (20000,20000,20000) L_0x555f0977f920/d;
L_0x555f0977fad0/d .functor AND 1, L_0x555f0977d2f0, L_0x555f0977f5d0, C4<1>, C4<1>;
L_0x555f0977fad0 .delay 1 (20000,20000,20000) L_0x555f0977fad0/d;
L_0x555f0977fc30/d .functor OR 1, L_0x555f0977f920, L_0x555f0977fad0, C4<0>, C4<0>;
L_0x555f0977fc30 .delay 1 (20000,20000,20000) L_0x555f0977fc30/d;
L_0x555f0977fde0/d .functor OR 1, L_0x555f09781450, L_0x555f097814f0, C4<0>, C4<0>;
L_0x555f0977fde0 .delay 1 (20000,20000,20000) L_0x555f0977fde0/d;
L_0x555f0977ff50/d .functor XOR 1, v0x555f096cdab0_0, L_0x555f0977fde0, C4<0>, C4<0>;
L_0x555f0977ff50 .delay 1 (20000,20000,20000) L_0x555f0977ff50/d;
L_0x555f09780100/d .functor XOR 1, v0x555f096cdab0_0, L_0x555f0977f920, C4<0>, C4<0>;
L_0x555f09780100 .delay 1 (20000,20000,20000) L_0x555f09780100/d;
L_0x555f097802d0/d .functor XOR 1, L_0x555f09781450, L_0x555f097814f0, C4<0>, C4<0>;
L_0x555f097802d0 .delay 1 (20000,20000,20000) L_0x555f097802d0/d;
v0x555f096cee00_0 .net "AB", 0 0, L_0x555f0977f920;  1 drivers
v0x555f096ceee0_0 .net "AorB", 0 0, L_0x555f0977fde0;  1 drivers
v0x555f096cefa0_0 .net "AxorB", 0 0, L_0x555f097802d0;  1 drivers
v0x555f096cf070_0 .net "AxorB2", 0 0, L_0x555f0977f5d0;  1 drivers
v0x555f096cf110_0 .net "AxorBC", 0 0, L_0x555f0977fad0;  1 drivers
v0x555f096cf1b0_0 .net *"_s1", 0 0, L_0x555f0977eee0;  1 drivers
v0x555f096cf290_0 .net *"_s3", 0 0, L_0x555f0977f0e0;  1 drivers
v0x555f096cf370_0 .net *"_s5", 0 0, L_0x555f0977f380;  1 drivers
v0x555f096cf450_0 .net "a", 0 0, L_0x555f09781450;  1 drivers
v0x555f096cf510_0 .net "address0", 0 0, v0x555f096cd920_0;  1 drivers
v0x555f096cf5b0_0 .net "address1", 0 0, v0x555f096cd9e0_0;  1 drivers
v0x555f096cf6a0_0 .net "b", 0 0, L_0x555f097814f0;  1 drivers
v0x555f096cf760_0 .net "carryin", 0 0, L_0x555f0977d2f0;  alias, 1 drivers
v0x555f096cf800_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096cf8a0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096cf940_0 .net "invert", 0 0, v0x555f096cdab0_0;  1 drivers
v0x555f096cf9e0_0 .net "nandand", 0 0, L_0x555f09780100;  1 drivers
v0x555f096cfb90_0 .net "newB", 0 0, L_0x555f0977f470;  1 drivers
v0x555f096cfc30_0 .net "noror", 0 0, L_0x555f0977ff50;  1 drivers
v0x555f096cfd00_0 .net "notControl1", 0 0, L_0x555f0977edd0;  1 drivers
v0x555f096cfda0_0 .net "notControl2", 0 0, L_0x555f0977efd0;  1 drivers
v0x555f096cfe40_0 .net "subtract", 0 0, L_0x555f0977f1d0;  1 drivers
v0x555f096cff00_0 .net "sum", 0 0, L_0x555f09781200;  1 drivers
v0x555f096cffd0_0 .net "sumval", 0 0, L_0x555f0977f730;  1 drivers
L_0x555f0977eee0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0977f0e0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0977f380 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096cd5d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096cd340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096cd840_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096cd920_0 .var "address0", 0 0;
v0x555f096cd9e0_0 .var "address1", 0 0;
v0x555f096cdab0_0 .var "invert", 0 0;
S_0x555f096cdc20 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096cd340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09780500/d .functor NOT 1, v0x555f096cd920_0, C4<0>, C4<0>, C4<0>;
L_0x555f09780500 .delay 1 (10000,10000,10000) L_0x555f09780500/d;
L_0x555f097805c0/d .functor NOT 1, v0x555f096cd9e0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097805c0 .delay 1 (10000,10000,10000) L_0x555f097805c0/d;
L_0x555f097806d0/d .functor AND 1, v0x555f096cd920_0, v0x555f096cd9e0_0, C4<1>, C4<1>;
L_0x555f097806d0 .delay 1 (20000,20000,20000) L_0x555f097806d0/d;
L_0x555f097808b0/d .functor AND 1, v0x555f096cd920_0, L_0x555f097805c0, C4<1>, C4<1>;
L_0x555f097808b0 .delay 1 (20000,20000,20000) L_0x555f097808b0/d;
L_0x555f097809c0/d .functor AND 1, L_0x555f09780500, v0x555f096cd9e0_0, C4<1>, C4<1>;
L_0x555f097809c0 .delay 1 (20000,20000,20000) L_0x555f097809c0/d;
L_0x555f09780b20/d .functor AND 1, L_0x555f09780500, L_0x555f097805c0, C4<1>, C4<1>;
L_0x555f09780b20 .delay 1 (20000,20000,20000) L_0x555f09780b20/d;
L_0x555f09780c30/d .functor AND 1, L_0x555f0977f730, L_0x555f09780b20, C4<1>, C4<1>;
L_0x555f09780c30 .delay 1 (20000,20000,20000) L_0x555f09780c30/d;
L_0x555f09780d90/d .functor AND 1, L_0x555f0977ff50, L_0x555f097808b0, C4<1>, C4<1>;
L_0x555f09780d90 .delay 1 (20000,20000,20000) L_0x555f09780d90/d;
L_0x555f09780f40/d .functor AND 1, L_0x555f09780100, L_0x555f097809c0, C4<1>, C4<1>;
L_0x555f09780f40 .delay 1 (20000,20000,20000) L_0x555f09780f40/d;
L_0x555f097810a0/d .functor AND 1, L_0x555f097802d0, L_0x555f097806d0, C4<1>, C4<1>;
L_0x555f097810a0 .delay 1 (20000,20000,20000) L_0x555f097810a0/d;
L_0x555f09781200/d .functor OR 1, L_0x555f09780c30, L_0x555f09780d90, L_0x555f09780f40, L_0x555f097810a0;
L_0x555f09781200 .delay 1 (40000,40000,40000) L_0x555f09781200/d;
v0x555f096cdf00_0 .net "A0andA1", 0 0, L_0x555f097806d0;  1 drivers
v0x555f096cdfc0_0 .net "A0andnotA1", 0 0, L_0x555f097808b0;  1 drivers
v0x555f096ce080_0 .net "addr0", 0 0, v0x555f096cd920_0;  alias, 1 drivers
v0x555f096ce150_0 .net "addr1", 0 0, v0x555f096cd9e0_0;  alias, 1 drivers
v0x555f096ce220_0 .net "in0", 0 0, L_0x555f0977f730;  alias, 1 drivers
v0x555f096ce310_0 .net "in0and", 0 0, L_0x555f09780c30;  1 drivers
v0x555f096ce3b0_0 .net "in1", 0 0, L_0x555f0977ff50;  alias, 1 drivers
v0x555f096ce450_0 .net "in1and", 0 0, L_0x555f09780d90;  1 drivers
v0x555f096ce510_0 .net "in2", 0 0, L_0x555f09780100;  alias, 1 drivers
v0x555f096ce5d0_0 .net "in2and", 0 0, L_0x555f09780f40;  1 drivers
v0x555f096ce690_0 .net "in3", 0 0, L_0x555f097802d0;  alias, 1 drivers
v0x555f096ce750_0 .net "in3and", 0 0, L_0x555f097810a0;  1 drivers
v0x555f096ce810_0 .net "notA0", 0 0, L_0x555f09780500;  1 drivers
v0x555f096ce8d0_0 .net "notA0andA1", 0 0, L_0x555f097809c0;  1 drivers
v0x555f096ce990_0 .net "notA0andnotA1", 0 0, L_0x555f09780b20;  1 drivers
v0x555f096cea50_0 .net "notA1", 0 0, L_0x555f097805c0;  1 drivers
v0x555f096ceb10_0 .net "out", 0 0, L_0x555f09781200;  alias, 1 drivers
S_0x555f096d0230 .scope generate, "genblock[25]" "genblock[25]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096d0420 .param/l "i" 0 3 30, +C4<011001>;
v0x555f096d60a0_0 .net "carryout2", 0 0, L_0x555f09782540;  1 drivers
S_0x555f096d0500 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096d0230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09781720/d .functor NOT 1, L_0x555f09781830, C4<0>, C4<0>, C4<0>;
L_0x555f09781720 .delay 1 (10000,10000,10000) L_0x555f09781720/d;
L_0x555f09781920/d .functor NOT 1, L_0x555f09781a30, C4<0>, C4<0>, C4<0>;
L_0x555f09781920 .delay 1 (10000,10000,10000) L_0x555f09781920/d;
L_0x555f09781b20/d .functor AND 1, L_0x555f09781cd0, L_0x555f09781720, L_0x555f09781920, C4<1>;
L_0x555f09781b20 .delay 1 (30000,30000,30000) L_0x555f09781b20/d;
L_0x555f09781dc0/d .functor XOR 1, L_0x555f09781b20, L_0x555f09783e00, C4<0>, C4<0>;
L_0x555f09781dc0 .delay 1 (20000,20000,20000) L_0x555f09781dc0/d;
L_0x555f09781f20/d .functor XOR 1, L_0x555f09783d60, L_0x555f09781dc0, C4<0>, C4<0>;
L_0x555f09781f20 .delay 1 (20000,20000,20000) L_0x555f09781f20/d;
L_0x555f09782080/d .functor XOR 1, L_0x555f09781f20, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09782080 .delay 1 (20000,20000,20000) L_0x555f09782080/d;
L_0x555f09782230/d .functor AND 1, L_0x555f09783d60, L_0x555f09783e00, C4<1>, C4<1>;
L_0x555f09782230 .delay 1 (20000,20000,20000) L_0x555f09782230/d;
L_0x555f097823e0/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f09781f20, C4<1>, C4<1>;
L_0x555f097823e0 .delay 1 (20000,20000,20000) L_0x555f097823e0/d;
L_0x555f09782540/d .functor OR 1, L_0x555f09782230, L_0x555f097823e0, C4<0>, C4<0>;
L_0x555f09782540 .delay 1 (20000,20000,20000) L_0x555f09782540/d;
L_0x555f097826f0/d .functor OR 1, L_0x555f09783d60, L_0x555f09783e00, C4<0>, C4<0>;
L_0x555f097826f0 .delay 1 (20000,20000,20000) L_0x555f097826f0/d;
L_0x555f09782860/d .functor XOR 1, v0x555f096d0c40_0, L_0x555f097826f0, C4<0>, C4<0>;
L_0x555f09782860 .delay 1 (20000,20000,20000) L_0x555f09782860/d;
L_0x555f09782a10/d .functor XOR 1, v0x555f096d0c40_0, L_0x555f09782230, C4<0>, C4<0>;
L_0x555f09782a10 .delay 1 (20000,20000,20000) L_0x555f09782a10/d;
L_0x555f09782be0/d .functor XOR 1, L_0x555f09783d60, L_0x555f09783e00, C4<0>, C4<0>;
L_0x555f09782be0 .delay 1 (20000,20000,20000) L_0x555f09782be0/d;
v0x555f096d1f90_0 .net "AB", 0 0, L_0x555f09782230;  1 drivers
v0x555f096d2070_0 .net "AorB", 0 0, L_0x555f097826f0;  1 drivers
v0x555f096d2130_0 .net "AxorB", 0 0, L_0x555f09782be0;  1 drivers
v0x555f096d2200_0 .net "AxorB2", 0 0, L_0x555f09781f20;  1 drivers
v0x555f096d22a0_0 .net "AxorBC", 0 0, L_0x555f097823e0;  1 drivers
v0x555f096d2340_0 .net *"_s1", 0 0, L_0x555f09781830;  1 drivers
v0x555f096d2420_0 .net *"_s3", 0 0, L_0x555f09781a30;  1 drivers
v0x555f096d2500_0 .net *"_s5", 0 0, L_0x555f09781cd0;  1 drivers
v0x555f096d25e0_0 .net "a", 0 0, L_0x555f09783d60;  1 drivers
v0x555f096d26a0_0 .net "address0", 0 0, v0x555f096d0ab0_0;  1 drivers
v0x555f096d2740_0 .net "address1", 0 0, v0x555f096d0b70_0;  1 drivers
v0x555f096d2830_0 .net "b", 0 0, L_0x555f09783e00;  1 drivers
v0x555f096d28f0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096d2990_0 .net "carryout", 0 0, L_0x555f09782540;  alias, 1 drivers
v0x555f096d2a50_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d2b10_0 .net "invert", 0 0, v0x555f096d0c40_0;  1 drivers
v0x555f096d2bb0_0 .net "nandand", 0 0, L_0x555f09782a10;  1 drivers
v0x555f096d2d60_0 .net "newB", 0 0, L_0x555f09781dc0;  1 drivers
v0x555f096d2e00_0 .net "noror", 0 0, L_0x555f09782860;  1 drivers
v0x555f096d2ea0_0 .net "notControl1", 0 0, L_0x555f09781720;  1 drivers
v0x555f096d2f40_0 .net "notControl2", 0 0, L_0x555f09781920;  1 drivers
v0x555f096d2fe0_0 .net "subtract", 0 0, L_0x555f09781b20;  1 drivers
v0x555f096d30a0_0 .net "sum", 0 0, L_0x555f09783b10;  1 drivers
v0x555f096d3170_0 .net "sumval", 0 0, L_0x555f09782080;  1 drivers
L_0x555f09781830 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09781a30 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09781cd0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096d0770 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096d0500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096d09d0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d0ab0_0 .var "address0", 0 0;
v0x555f096d0b70_0 .var "address1", 0 0;
v0x555f096d0c40_0 .var "invert", 0 0;
S_0x555f096d0db0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096d0500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09782e10/d .functor NOT 1, v0x555f096d0ab0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09782e10 .delay 1 (10000,10000,10000) L_0x555f09782e10/d;
L_0x555f09782ed0/d .functor NOT 1, v0x555f096d0b70_0, C4<0>, C4<0>, C4<0>;
L_0x555f09782ed0 .delay 1 (10000,10000,10000) L_0x555f09782ed0/d;
L_0x555f09782fe0/d .functor AND 1, v0x555f096d0ab0_0, v0x555f096d0b70_0, C4<1>, C4<1>;
L_0x555f09782fe0 .delay 1 (20000,20000,20000) L_0x555f09782fe0/d;
L_0x555f097831c0/d .functor AND 1, v0x555f096d0ab0_0, L_0x555f09782ed0, C4<1>, C4<1>;
L_0x555f097831c0 .delay 1 (20000,20000,20000) L_0x555f097831c0/d;
L_0x555f097832d0/d .functor AND 1, L_0x555f09782e10, v0x555f096d0b70_0, C4<1>, C4<1>;
L_0x555f097832d0 .delay 1 (20000,20000,20000) L_0x555f097832d0/d;
L_0x555f09783430/d .functor AND 1, L_0x555f09782e10, L_0x555f09782ed0, C4<1>, C4<1>;
L_0x555f09783430 .delay 1 (20000,20000,20000) L_0x555f09783430/d;
L_0x555f09783540/d .functor AND 1, L_0x555f09782080, L_0x555f09783430, C4<1>, C4<1>;
L_0x555f09783540 .delay 1 (20000,20000,20000) L_0x555f09783540/d;
L_0x555f097836a0/d .functor AND 1, L_0x555f09782860, L_0x555f097831c0, C4<1>, C4<1>;
L_0x555f097836a0 .delay 1 (20000,20000,20000) L_0x555f097836a0/d;
L_0x555f09783850/d .functor AND 1, L_0x555f09782a10, L_0x555f097832d0, C4<1>, C4<1>;
L_0x555f09783850 .delay 1 (20000,20000,20000) L_0x555f09783850/d;
L_0x555f097839b0/d .functor AND 1, L_0x555f09782be0, L_0x555f09782fe0, C4<1>, C4<1>;
L_0x555f097839b0 .delay 1 (20000,20000,20000) L_0x555f097839b0/d;
L_0x555f09783b10/d .functor OR 1, L_0x555f09783540, L_0x555f097836a0, L_0x555f09783850, L_0x555f097839b0;
L_0x555f09783b10 .delay 1 (40000,40000,40000) L_0x555f09783b10/d;
v0x555f096d1090_0 .net "A0andA1", 0 0, L_0x555f09782fe0;  1 drivers
v0x555f096d1150_0 .net "A0andnotA1", 0 0, L_0x555f097831c0;  1 drivers
v0x555f096d1210_0 .net "addr0", 0 0, v0x555f096d0ab0_0;  alias, 1 drivers
v0x555f096d12e0_0 .net "addr1", 0 0, v0x555f096d0b70_0;  alias, 1 drivers
v0x555f096d13b0_0 .net "in0", 0 0, L_0x555f09782080;  alias, 1 drivers
v0x555f096d14a0_0 .net "in0and", 0 0, L_0x555f09783540;  1 drivers
v0x555f096d1540_0 .net "in1", 0 0, L_0x555f09782860;  alias, 1 drivers
v0x555f096d15e0_0 .net "in1and", 0 0, L_0x555f097836a0;  1 drivers
v0x555f096d16a0_0 .net "in2", 0 0, L_0x555f09782a10;  alias, 1 drivers
v0x555f096d1760_0 .net "in2and", 0 0, L_0x555f09783850;  1 drivers
v0x555f096d1820_0 .net "in3", 0 0, L_0x555f09782be0;  alias, 1 drivers
v0x555f096d18e0_0 .net "in3and", 0 0, L_0x555f097839b0;  1 drivers
v0x555f096d19a0_0 .net "notA0", 0 0, L_0x555f09782e10;  1 drivers
v0x555f096d1a60_0 .net "notA0andA1", 0 0, L_0x555f097832d0;  1 drivers
v0x555f096d1b20_0 .net "notA0andnotA1", 0 0, L_0x555f09783430;  1 drivers
v0x555f096d1be0_0 .net "notA1", 0 0, L_0x555f09782ed0;  1 drivers
v0x555f096d1ca0_0 .net "out", 0 0, L_0x555f09783b10;  alias, 1 drivers
S_0x555f096d32c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096d0230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09784040/d .functor NOT 1, L_0x555f09784150, C4<0>, C4<0>, C4<0>;
L_0x555f09784040 .delay 1 (10000,10000,10000) L_0x555f09784040/d;
L_0x555f09784240/d .functor NOT 1, L_0x555f09784350, C4<0>, C4<0>, C4<0>;
L_0x555f09784240 .delay 1 (10000,10000,10000) L_0x555f09784240/d;
L_0x555f09784440/d .functor AND 1, L_0x555f097845f0, L_0x555f09784040, L_0x555f09784240, C4<1>;
L_0x555f09784440 .delay 1 (30000,30000,30000) L_0x555f09784440/d;
L_0x555f097846e0/d .functor XOR 1, L_0x555f09784440, L_0x555f09786760, C4<0>, C4<0>;
L_0x555f097846e0 .delay 1 (20000,20000,20000) L_0x555f097846e0/d;
L_0x555f09784840/d .functor XOR 1, L_0x555f097866c0, L_0x555f097846e0, C4<0>, C4<0>;
L_0x555f09784840 .delay 1 (20000,20000,20000) L_0x555f09784840/d;
L_0x555f097849a0/d .functor XOR 1, L_0x555f09784840, L_0x555f09782540, C4<0>, C4<0>;
L_0x555f097849a0 .delay 1 (20000,20000,20000) L_0x555f097849a0/d;
L_0x555f09784b90/d .functor AND 1, L_0x555f097866c0, L_0x555f09786760, C4<1>, C4<1>;
L_0x555f09784b90 .delay 1 (20000,20000,20000) L_0x555f09784b90/d;
L_0x555f09784d40/d .functor AND 1, L_0x555f09782540, L_0x555f09784840, C4<1>, C4<1>;
L_0x555f09784d40 .delay 1 (20000,20000,20000) L_0x555f09784d40/d;
L_0x555f09784ea0/d .functor OR 1, L_0x555f09784b90, L_0x555f09784d40, C4<0>, C4<0>;
L_0x555f09784ea0 .delay 1 (20000,20000,20000) L_0x555f09784ea0/d;
L_0x555f09785050/d .functor OR 1, L_0x555f097866c0, L_0x555f09786760, C4<0>, C4<0>;
L_0x555f09785050 .delay 1 (20000,20000,20000) L_0x555f09785050/d;
L_0x555f097851c0/d .functor XOR 1, v0x555f096d3a30_0, L_0x555f09785050, C4<0>, C4<0>;
L_0x555f097851c0 .delay 1 (20000,20000,20000) L_0x555f097851c0/d;
L_0x555f09785370/d .functor XOR 1, v0x555f096d3a30_0, L_0x555f09784b90, C4<0>, C4<0>;
L_0x555f09785370 .delay 1 (20000,20000,20000) L_0x555f09785370/d;
L_0x555f09785540/d .functor XOR 1, L_0x555f097866c0, L_0x555f09786760, C4<0>, C4<0>;
L_0x555f09785540 .delay 1 (20000,20000,20000) L_0x555f09785540/d;
v0x555f096d4d80_0 .net "AB", 0 0, L_0x555f09784b90;  1 drivers
v0x555f096d4e60_0 .net "AorB", 0 0, L_0x555f09785050;  1 drivers
v0x555f096d4f20_0 .net "AxorB", 0 0, L_0x555f09785540;  1 drivers
v0x555f096d4ff0_0 .net "AxorB2", 0 0, L_0x555f09784840;  1 drivers
v0x555f096d5090_0 .net "AxorBC", 0 0, L_0x555f09784d40;  1 drivers
v0x555f096d5130_0 .net *"_s1", 0 0, L_0x555f09784150;  1 drivers
v0x555f096d5210_0 .net *"_s3", 0 0, L_0x555f09784350;  1 drivers
v0x555f096d52f0_0 .net *"_s5", 0 0, L_0x555f097845f0;  1 drivers
v0x555f096d53d0_0 .net "a", 0 0, L_0x555f097866c0;  1 drivers
v0x555f096d5490_0 .net "address0", 0 0, v0x555f096d38a0_0;  1 drivers
v0x555f096d5530_0 .net "address1", 0 0, v0x555f096d3960_0;  1 drivers
v0x555f096d5620_0 .net "b", 0 0, L_0x555f09786760;  1 drivers
v0x555f096d56e0_0 .net "carryin", 0 0, L_0x555f09782540;  alias, 1 drivers
v0x555f096d5780_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096d5820_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d58c0_0 .net "invert", 0 0, v0x555f096d3a30_0;  1 drivers
v0x555f096d5960_0 .net "nandand", 0 0, L_0x555f09785370;  1 drivers
v0x555f096d5b10_0 .net "newB", 0 0, L_0x555f097846e0;  1 drivers
v0x555f096d5bb0_0 .net "noror", 0 0, L_0x555f097851c0;  1 drivers
v0x555f096d5c80_0 .net "notControl1", 0 0, L_0x555f09784040;  1 drivers
v0x555f096d5d20_0 .net "notControl2", 0 0, L_0x555f09784240;  1 drivers
v0x555f096d5dc0_0 .net "subtract", 0 0, L_0x555f09784440;  1 drivers
v0x555f096d5e80_0 .net "sum", 0 0, L_0x555f09786470;  1 drivers
v0x555f096d5f50_0 .net "sumval", 0 0, L_0x555f097849a0;  1 drivers
L_0x555f09784150 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09784350 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097845f0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096d3550 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096d32c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096d37c0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d38a0_0 .var "address0", 0 0;
v0x555f096d3960_0 .var "address1", 0 0;
v0x555f096d3a30_0 .var "invert", 0 0;
S_0x555f096d3ba0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096d32c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09785770/d .functor NOT 1, v0x555f096d38a0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09785770 .delay 1 (10000,10000,10000) L_0x555f09785770/d;
L_0x555f09785830/d .functor NOT 1, v0x555f096d3960_0, C4<0>, C4<0>, C4<0>;
L_0x555f09785830 .delay 1 (10000,10000,10000) L_0x555f09785830/d;
L_0x555f09785940/d .functor AND 1, v0x555f096d38a0_0, v0x555f096d3960_0, C4<1>, C4<1>;
L_0x555f09785940 .delay 1 (20000,20000,20000) L_0x555f09785940/d;
L_0x555f09785b20/d .functor AND 1, v0x555f096d38a0_0, L_0x555f09785830, C4<1>, C4<1>;
L_0x555f09785b20 .delay 1 (20000,20000,20000) L_0x555f09785b20/d;
L_0x555f09785c30/d .functor AND 1, L_0x555f09785770, v0x555f096d3960_0, C4<1>, C4<1>;
L_0x555f09785c30 .delay 1 (20000,20000,20000) L_0x555f09785c30/d;
L_0x555f09785d90/d .functor AND 1, L_0x555f09785770, L_0x555f09785830, C4<1>, C4<1>;
L_0x555f09785d90 .delay 1 (20000,20000,20000) L_0x555f09785d90/d;
L_0x555f09785ea0/d .functor AND 1, L_0x555f097849a0, L_0x555f09785d90, C4<1>, C4<1>;
L_0x555f09785ea0 .delay 1 (20000,20000,20000) L_0x555f09785ea0/d;
L_0x555f09786000/d .functor AND 1, L_0x555f097851c0, L_0x555f09785b20, C4<1>, C4<1>;
L_0x555f09786000 .delay 1 (20000,20000,20000) L_0x555f09786000/d;
L_0x555f097861b0/d .functor AND 1, L_0x555f09785370, L_0x555f09785c30, C4<1>, C4<1>;
L_0x555f097861b0 .delay 1 (20000,20000,20000) L_0x555f097861b0/d;
L_0x555f09786310/d .functor AND 1, L_0x555f09785540, L_0x555f09785940, C4<1>, C4<1>;
L_0x555f09786310 .delay 1 (20000,20000,20000) L_0x555f09786310/d;
L_0x555f09786470/d .functor OR 1, L_0x555f09785ea0, L_0x555f09786000, L_0x555f097861b0, L_0x555f09786310;
L_0x555f09786470 .delay 1 (40000,40000,40000) L_0x555f09786470/d;
v0x555f096d3e80_0 .net "A0andA1", 0 0, L_0x555f09785940;  1 drivers
v0x555f096d3f40_0 .net "A0andnotA1", 0 0, L_0x555f09785b20;  1 drivers
v0x555f096d4000_0 .net "addr0", 0 0, v0x555f096d38a0_0;  alias, 1 drivers
v0x555f096d40d0_0 .net "addr1", 0 0, v0x555f096d3960_0;  alias, 1 drivers
v0x555f096d41a0_0 .net "in0", 0 0, L_0x555f097849a0;  alias, 1 drivers
v0x555f096d4290_0 .net "in0and", 0 0, L_0x555f09785ea0;  1 drivers
v0x555f096d4330_0 .net "in1", 0 0, L_0x555f097851c0;  alias, 1 drivers
v0x555f096d43d0_0 .net "in1and", 0 0, L_0x555f09786000;  1 drivers
v0x555f096d4490_0 .net "in2", 0 0, L_0x555f09785370;  alias, 1 drivers
v0x555f096d4550_0 .net "in2and", 0 0, L_0x555f097861b0;  1 drivers
v0x555f096d4610_0 .net "in3", 0 0, L_0x555f09785540;  alias, 1 drivers
v0x555f096d46d0_0 .net "in3and", 0 0, L_0x555f09786310;  1 drivers
v0x555f096d4790_0 .net "notA0", 0 0, L_0x555f09785770;  1 drivers
v0x555f096d4850_0 .net "notA0andA1", 0 0, L_0x555f09785c30;  1 drivers
v0x555f096d4910_0 .net "notA0andnotA1", 0 0, L_0x555f09785d90;  1 drivers
v0x555f096d49d0_0 .net "notA1", 0 0, L_0x555f09785830;  1 drivers
v0x555f096d4a90_0 .net "out", 0 0, L_0x555f09786470;  alias, 1 drivers
S_0x555f096d61b0 .scope generate, "genblock[27]" "genblock[27]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096d63a0 .param/l "i" 0 3 30, +C4<011011>;
v0x555f096dc020_0 .net "carryout2", 0 0, L_0x555f097877d0;  1 drivers
S_0x555f096d6480 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096d61b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097869b0/d .functor NOT 1, L_0x555f09786ac0, C4<0>, C4<0>, C4<0>;
L_0x555f097869b0 .delay 1 (10000,10000,10000) L_0x555f097869b0/d;
L_0x555f09786bb0/d .functor NOT 1, L_0x555f09786cc0, C4<0>, C4<0>, C4<0>;
L_0x555f09786bb0 .delay 1 (10000,10000,10000) L_0x555f09786bb0/d;
L_0x555f09786db0/d .functor AND 1, L_0x555f09786f60, L_0x555f097869b0, L_0x555f09786bb0, C4<1>;
L_0x555f09786db0 .delay 1 (30000,30000,30000) L_0x555f09786db0/d;
L_0x555f09787050/d .functor XOR 1, L_0x555f09786db0, L_0x555f09789090, C4<0>, C4<0>;
L_0x555f09787050 .delay 1 (20000,20000,20000) L_0x555f09787050/d;
L_0x555f097871b0/d .functor XOR 1, L_0x555f09788ff0, L_0x555f09787050, C4<0>, C4<0>;
L_0x555f097871b0 .delay 1 (20000,20000,20000) L_0x555f097871b0/d;
L_0x555f09787310/d .functor XOR 1, L_0x555f097871b0, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f09787310 .delay 1 (20000,20000,20000) L_0x555f09787310/d;
L_0x555f097874c0/d .functor AND 1, L_0x555f09788ff0, L_0x555f09789090, C4<1>, C4<1>;
L_0x555f097874c0 .delay 1 (20000,20000,20000) L_0x555f097874c0/d;
L_0x555f09787670/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f097871b0, C4<1>, C4<1>;
L_0x555f09787670 .delay 1 (20000,20000,20000) L_0x555f09787670/d;
L_0x555f097877d0/d .functor OR 1, L_0x555f097874c0, L_0x555f09787670, C4<0>, C4<0>;
L_0x555f097877d0 .delay 1 (20000,20000,20000) L_0x555f097877d0/d;
L_0x555f09787980/d .functor OR 1, L_0x555f09788ff0, L_0x555f09789090, C4<0>, C4<0>;
L_0x555f09787980 .delay 1 (20000,20000,20000) L_0x555f09787980/d;
L_0x555f09787af0/d .functor XOR 1, v0x555f096d6bc0_0, L_0x555f09787980, C4<0>, C4<0>;
L_0x555f09787af0 .delay 1 (20000,20000,20000) L_0x555f09787af0/d;
L_0x555f09787ca0/d .functor XOR 1, v0x555f096d6bc0_0, L_0x555f097874c0, C4<0>, C4<0>;
L_0x555f09787ca0 .delay 1 (20000,20000,20000) L_0x555f09787ca0/d;
L_0x555f09787e70/d .functor XOR 1, L_0x555f09788ff0, L_0x555f09789090, C4<0>, C4<0>;
L_0x555f09787e70 .delay 1 (20000,20000,20000) L_0x555f09787e70/d;
v0x555f096d7f10_0 .net "AB", 0 0, L_0x555f097874c0;  1 drivers
v0x555f096d7ff0_0 .net "AorB", 0 0, L_0x555f09787980;  1 drivers
v0x555f096d80b0_0 .net "AxorB", 0 0, L_0x555f09787e70;  1 drivers
v0x555f096d8180_0 .net "AxorB2", 0 0, L_0x555f097871b0;  1 drivers
v0x555f096d8220_0 .net "AxorBC", 0 0, L_0x555f09787670;  1 drivers
v0x555f096d82c0_0 .net *"_s1", 0 0, L_0x555f09786ac0;  1 drivers
v0x555f096d83a0_0 .net *"_s3", 0 0, L_0x555f09786cc0;  1 drivers
v0x555f096d8480_0 .net *"_s5", 0 0, L_0x555f09786f60;  1 drivers
v0x555f096d8560_0 .net "a", 0 0, L_0x555f09788ff0;  1 drivers
v0x555f096d8620_0 .net "address0", 0 0, v0x555f096d6a30_0;  1 drivers
v0x555f096d86c0_0 .net "address1", 0 0, v0x555f096d6af0_0;  1 drivers
v0x555f096d87b0_0 .net "b", 0 0, L_0x555f09789090;  1 drivers
v0x555f096d8870_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096d8910_0 .net "carryout", 0 0, L_0x555f097877d0;  alias, 1 drivers
v0x555f096d89d0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d8a90_0 .net "invert", 0 0, v0x555f096d6bc0_0;  1 drivers
v0x555f096d8b30_0 .net "nandand", 0 0, L_0x555f09787ca0;  1 drivers
v0x555f096d8ce0_0 .net "newB", 0 0, L_0x555f09787050;  1 drivers
v0x555f096d8d80_0 .net "noror", 0 0, L_0x555f09787af0;  1 drivers
v0x555f096d8e20_0 .net "notControl1", 0 0, L_0x555f097869b0;  1 drivers
v0x555f096d8ec0_0 .net "notControl2", 0 0, L_0x555f09786bb0;  1 drivers
v0x555f096d8f60_0 .net "subtract", 0 0, L_0x555f09786db0;  1 drivers
v0x555f096d9020_0 .net "sum", 0 0, L_0x555f09788da0;  1 drivers
v0x555f096d90f0_0 .net "sumval", 0 0, L_0x555f09787310;  1 drivers
L_0x555f09786ac0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09786cc0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f09786f60 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096d66f0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096d6480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096d6950_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d6a30_0 .var "address0", 0 0;
v0x555f096d6af0_0 .var "address1", 0 0;
v0x555f096d6bc0_0 .var "invert", 0 0;
S_0x555f096d6d30 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096d6480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097880a0/d .functor NOT 1, v0x555f096d6a30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097880a0 .delay 1 (10000,10000,10000) L_0x555f097880a0/d;
L_0x555f09788160/d .functor NOT 1, v0x555f096d6af0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09788160 .delay 1 (10000,10000,10000) L_0x555f09788160/d;
L_0x555f09788270/d .functor AND 1, v0x555f096d6a30_0, v0x555f096d6af0_0, C4<1>, C4<1>;
L_0x555f09788270 .delay 1 (20000,20000,20000) L_0x555f09788270/d;
L_0x555f09788450/d .functor AND 1, v0x555f096d6a30_0, L_0x555f09788160, C4<1>, C4<1>;
L_0x555f09788450 .delay 1 (20000,20000,20000) L_0x555f09788450/d;
L_0x555f09788560/d .functor AND 1, L_0x555f097880a0, v0x555f096d6af0_0, C4<1>, C4<1>;
L_0x555f09788560 .delay 1 (20000,20000,20000) L_0x555f09788560/d;
L_0x555f097886c0/d .functor AND 1, L_0x555f097880a0, L_0x555f09788160, C4<1>, C4<1>;
L_0x555f097886c0 .delay 1 (20000,20000,20000) L_0x555f097886c0/d;
L_0x555f097887d0/d .functor AND 1, L_0x555f09787310, L_0x555f097886c0, C4<1>, C4<1>;
L_0x555f097887d0 .delay 1 (20000,20000,20000) L_0x555f097887d0/d;
L_0x555f09788930/d .functor AND 1, L_0x555f09787af0, L_0x555f09788450, C4<1>, C4<1>;
L_0x555f09788930 .delay 1 (20000,20000,20000) L_0x555f09788930/d;
L_0x555f09788ae0/d .functor AND 1, L_0x555f09787ca0, L_0x555f09788560, C4<1>, C4<1>;
L_0x555f09788ae0 .delay 1 (20000,20000,20000) L_0x555f09788ae0/d;
L_0x555f09788c40/d .functor AND 1, L_0x555f09787e70, L_0x555f09788270, C4<1>, C4<1>;
L_0x555f09788c40 .delay 1 (20000,20000,20000) L_0x555f09788c40/d;
L_0x555f09788da0/d .functor OR 1, L_0x555f097887d0, L_0x555f09788930, L_0x555f09788ae0, L_0x555f09788c40;
L_0x555f09788da0 .delay 1 (40000,40000,40000) L_0x555f09788da0/d;
v0x555f096d7010_0 .net "A0andA1", 0 0, L_0x555f09788270;  1 drivers
v0x555f096d70d0_0 .net "A0andnotA1", 0 0, L_0x555f09788450;  1 drivers
v0x555f096d7190_0 .net "addr0", 0 0, v0x555f096d6a30_0;  alias, 1 drivers
v0x555f096d7260_0 .net "addr1", 0 0, v0x555f096d6af0_0;  alias, 1 drivers
v0x555f096d7330_0 .net "in0", 0 0, L_0x555f09787310;  alias, 1 drivers
v0x555f096d7420_0 .net "in0and", 0 0, L_0x555f097887d0;  1 drivers
v0x555f096d74c0_0 .net "in1", 0 0, L_0x555f09787af0;  alias, 1 drivers
v0x555f096d7560_0 .net "in1and", 0 0, L_0x555f09788930;  1 drivers
v0x555f096d7620_0 .net "in2", 0 0, L_0x555f09787ca0;  alias, 1 drivers
v0x555f096d76e0_0 .net "in2and", 0 0, L_0x555f09788ae0;  1 drivers
v0x555f096d77a0_0 .net "in3", 0 0, L_0x555f09787e70;  alias, 1 drivers
v0x555f096d7860_0 .net "in3and", 0 0, L_0x555f09788c40;  1 drivers
v0x555f096d7920_0 .net "notA0", 0 0, L_0x555f097880a0;  1 drivers
v0x555f096d79e0_0 .net "notA0andA1", 0 0, L_0x555f09788560;  1 drivers
v0x555f096d7aa0_0 .net "notA0andnotA1", 0 0, L_0x555f097886c0;  1 drivers
v0x555f096d7b60_0 .net "notA1", 0 0, L_0x555f09788160;  1 drivers
v0x555f096d7c20_0 .net "out", 0 0, L_0x555f09788da0;  alias, 1 drivers
S_0x555f096d9240 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096d61b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097892f0/d .functor NOT 1, L_0x555f09789400, C4<0>, C4<0>, C4<0>;
L_0x555f097892f0 .delay 1 (10000,10000,10000) L_0x555f097892f0/d;
L_0x555f097894f0/d .functor NOT 1, L_0x555f09789600, C4<0>, C4<0>, C4<0>;
L_0x555f097894f0 .delay 1 (10000,10000,10000) L_0x555f097894f0/d;
L_0x555f097896f0/d .functor AND 1, L_0x555f097898a0, L_0x555f097892f0, L_0x555f097894f0, C4<1>;
L_0x555f097896f0 .delay 1 (30000,30000,30000) L_0x555f097896f0/d;
L_0x555f09789990/d .functor XOR 1, L_0x555f097896f0, L_0x555f0978ba10, C4<0>, C4<0>;
L_0x555f09789990 .delay 1 (20000,20000,20000) L_0x555f09789990/d;
L_0x555f09789af0/d .functor XOR 1, L_0x555f0978b970, L_0x555f09789990, C4<0>, C4<0>;
L_0x555f09789af0 .delay 1 (20000,20000,20000) L_0x555f09789af0/d;
L_0x555f09789c50/d .functor XOR 1, L_0x555f09789af0, L_0x555f097877d0, C4<0>, C4<0>;
L_0x555f09789c50 .delay 1 (20000,20000,20000) L_0x555f09789c50/d;
L_0x555f09789e40/d .functor AND 1, L_0x555f0978b970, L_0x555f0978ba10, C4<1>, C4<1>;
L_0x555f09789e40 .delay 1 (20000,20000,20000) L_0x555f09789e40/d;
L_0x555f09789ff0/d .functor AND 1, L_0x555f097877d0, L_0x555f09789af0, C4<1>, C4<1>;
L_0x555f09789ff0 .delay 1 (20000,20000,20000) L_0x555f09789ff0/d;
L_0x555f0978a150/d .functor OR 1, L_0x555f09789e40, L_0x555f09789ff0, C4<0>, C4<0>;
L_0x555f0978a150 .delay 1 (20000,20000,20000) L_0x555f0978a150/d;
L_0x555f0978a300/d .functor OR 1, L_0x555f0978b970, L_0x555f0978ba10, C4<0>, C4<0>;
L_0x555f0978a300 .delay 1 (20000,20000,20000) L_0x555f0978a300/d;
L_0x555f0978a470/d .functor XOR 1, v0x555f096d99b0_0, L_0x555f0978a300, C4<0>, C4<0>;
L_0x555f0978a470 .delay 1 (20000,20000,20000) L_0x555f0978a470/d;
L_0x555f0978a620/d .functor XOR 1, v0x555f096d99b0_0, L_0x555f09789e40, C4<0>, C4<0>;
L_0x555f0978a620 .delay 1 (20000,20000,20000) L_0x555f0978a620/d;
L_0x555f0978a7f0/d .functor XOR 1, L_0x555f0978b970, L_0x555f0978ba10, C4<0>, C4<0>;
L_0x555f0978a7f0 .delay 1 (20000,20000,20000) L_0x555f0978a7f0/d;
v0x555f096dad00_0 .net "AB", 0 0, L_0x555f09789e40;  1 drivers
v0x555f096dade0_0 .net "AorB", 0 0, L_0x555f0978a300;  1 drivers
v0x555f096daea0_0 .net "AxorB", 0 0, L_0x555f0978a7f0;  1 drivers
v0x555f096daf70_0 .net "AxorB2", 0 0, L_0x555f09789af0;  1 drivers
v0x555f096db010_0 .net "AxorBC", 0 0, L_0x555f09789ff0;  1 drivers
v0x555f096db0b0_0 .net *"_s1", 0 0, L_0x555f09789400;  1 drivers
v0x555f096db190_0 .net *"_s3", 0 0, L_0x555f09789600;  1 drivers
v0x555f096db270_0 .net *"_s5", 0 0, L_0x555f097898a0;  1 drivers
v0x555f096db350_0 .net "a", 0 0, L_0x555f0978b970;  1 drivers
v0x555f096db410_0 .net "address0", 0 0, v0x555f096d9820_0;  1 drivers
v0x555f096db4b0_0 .net "address1", 0 0, v0x555f096d98e0_0;  1 drivers
v0x555f096db5a0_0 .net "b", 0 0, L_0x555f0978ba10;  1 drivers
v0x555f096db660_0 .net "carryin", 0 0, L_0x555f097877d0;  alias, 1 drivers
v0x555f096db700_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096db7a0_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096db840_0 .net "invert", 0 0, v0x555f096d99b0_0;  1 drivers
v0x555f096db8e0_0 .net "nandand", 0 0, L_0x555f0978a620;  1 drivers
v0x555f096dba90_0 .net "newB", 0 0, L_0x555f09789990;  1 drivers
v0x555f096dbb30_0 .net "noror", 0 0, L_0x555f0978a470;  1 drivers
v0x555f096dbc00_0 .net "notControl1", 0 0, L_0x555f097892f0;  1 drivers
v0x555f096dbca0_0 .net "notControl2", 0 0, L_0x555f097894f0;  1 drivers
v0x555f096dbd40_0 .net "subtract", 0 0, L_0x555f097896f0;  1 drivers
v0x555f096dbe00_0 .net "sum", 0 0, L_0x555f0978b720;  1 drivers
v0x555f096dbed0_0 .net "sumval", 0 0, L_0x555f09789c50;  1 drivers
L_0x555f09789400 .part v0x555f096e2f50_0, 1, 1;
L_0x555f09789600 .part v0x555f096e2f50_0, 2, 1;
L_0x555f097898a0 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096d94d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096d9240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096d9740_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096d9820_0 .var "address0", 0 0;
v0x555f096d98e0_0 .var "address1", 0 0;
v0x555f096d99b0_0 .var "invert", 0 0;
S_0x555f096d9b20 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096d9240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0978aa20/d .functor NOT 1, v0x555f096d9820_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978aa20 .delay 1 (10000,10000,10000) L_0x555f0978aa20/d;
L_0x555f0978aae0/d .functor NOT 1, v0x555f096d98e0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978aae0 .delay 1 (10000,10000,10000) L_0x555f0978aae0/d;
L_0x555f0978abf0/d .functor AND 1, v0x555f096d9820_0, v0x555f096d98e0_0, C4<1>, C4<1>;
L_0x555f0978abf0 .delay 1 (20000,20000,20000) L_0x555f0978abf0/d;
L_0x555f0978add0/d .functor AND 1, v0x555f096d9820_0, L_0x555f0978aae0, C4<1>, C4<1>;
L_0x555f0978add0 .delay 1 (20000,20000,20000) L_0x555f0978add0/d;
L_0x555f0978aee0/d .functor AND 1, L_0x555f0978aa20, v0x555f096d98e0_0, C4<1>, C4<1>;
L_0x555f0978aee0 .delay 1 (20000,20000,20000) L_0x555f0978aee0/d;
L_0x555f0978b040/d .functor AND 1, L_0x555f0978aa20, L_0x555f0978aae0, C4<1>, C4<1>;
L_0x555f0978b040 .delay 1 (20000,20000,20000) L_0x555f0978b040/d;
L_0x555f0978b150/d .functor AND 1, L_0x555f09789c50, L_0x555f0978b040, C4<1>, C4<1>;
L_0x555f0978b150 .delay 1 (20000,20000,20000) L_0x555f0978b150/d;
L_0x555f0978b2b0/d .functor AND 1, L_0x555f0978a470, L_0x555f0978add0, C4<1>, C4<1>;
L_0x555f0978b2b0 .delay 1 (20000,20000,20000) L_0x555f0978b2b0/d;
L_0x555f0978b460/d .functor AND 1, L_0x555f0978a620, L_0x555f0978aee0, C4<1>, C4<1>;
L_0x555f0978b460 .delay 1 (20000,20000,20000) L_0x555f0978b460/d;
L_0x555f0978b5c0/d .functor AND 1, L_0x555f0978a7f0, L_0x555f0978abf0, C4<1>, C4<1>;
L_0x555f0978b5c0 .delay 1 (20000,20000,20000) L_0x555f0978b5c0/d;
L_0x555f0978b720/d .functor OR 1, L_0x555f0978b150, L_0x555f0978b2b0, L_0x555f0978b460, L_0x555f0978b5c0;
L_0x555f0978b720 .delay 1 (40000,40000,40000) L_0x555f0978b720/d;
v0x555f096d9e00_0 .net "A0andA1", 0 0, L_0x555f0978abf0;  1 drivers
v0x555f096d9ec0_0 .net "A0andnotA1", 0 0, L_0x555f0978add0;  1 drivers
v0x555f096d9f80_0 .net "addr0", 0 0, v0x555f096d9820_0;  alias, 1 drivers
v0x555f096da050_0 .net "addr1", 0 0, v0x555f096d98e0_0;  alias, 1 drivers
v0x555f096da120_0 .net "in0", 0 0, L_0x555f09789c50;  alias, 1 drivers
v0x555f096da210_0 .net "in0and", 0 0, L_0x555f0978b150;  1 drivers
v0x555f096da2b0_0 .net "in1", 0 0, L_0x555f0978a470;  alias, 1 drivers
v0x555f096da350_0 .net "in1and", 0 0, L_0x555f0978b2b0;  1 drivers
v0x555f096da410_0 .net "in2", 0 0, L_0x555f0978a620;  alias, 1 drivers
v0x555f096da4d0_0 .net "in2and", 0 0, L_0x555f0978b460;  1 drivers
v0x555f096da590_0 .net "in3", 0 0, L_0x555f0978a7f0;  alias, 1 drivers
v0x555f096da650_0 .net "in3and", 0 0, L_0x555f0978b5c0;  1 drivers
v0x555f096da710_0 .net "notA0", 0 0, L_0x555f0978aa20;  1 drivers
v0x555f096da7d0_0 .net "notA0andA1", 0 0, L_0x555f0978aee0;  1 drivers
v0x555f096da890_0 .net "notA0andnotA1", 0 0, L_0x555f0978b040;  1 drivers
v0x555f096da950_0 .net "notA1", 0 0, L_0x555f0978aae0;  1 drivers
v0x555f096daa10_0 .net "out", 0 0, L_0x555f0978b720;  alias, 1 drivers
S_0x555f096dc130 .scope generate, "genblock[29]" "genblock[29]" 3 30, 3 30 0, S_0x555f0967cb60;
 .timescale -9 -12;
P_0x555f096dc320 .param/l "i" 0 3 30, +C4<011101>;
v0x555f096e1fa0_0 .net "carryout2", 0 0, L_0x555f0978caa0;  1 drivers
S_0x555f096dc400 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096dc130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0978bc80/d .functor NOT 1, L_0x555f0978bd90, C4<0>, C4<0>, C4<0>;
L_0x555f0978bc80 .delay 1 (10000,10000,10000) L_0x555f0978bc80/d;
L_0x555f0978be80/d .functor NOT 1, L_0x555f0978bf90, C4<0>, C4<0>, C4<0>;
L_0x555f0978be80 .delay 1 (10000,10000,10000) L_0x555f0978be80/d;
L_0x555f0978c080/d .functor AND 1, L_0x555f0978c230, L_0x555f0978bc80, L_0x555f0978be80, C4<1>;
L_0x555f0978c080 .delay 1 (30000,30000,30000) L_0x555f0978c080/d;
L_0x555f0978c320/d .functor XOR 1, L_0x555f0978c080, L_0x555f0978e360, C4<0>, C4<0>;
L_0x555f0978c320 .delay 1 (20000,20000,20000) L_0x555f0978c320/d;
L_0x555f0978c480/d .functor XOR 1, L_0x555f0978e2c0, L_0x555f0978c320, C4<0>, C4<0>;
L_0x555f0978c480 .delay 1 (20000,20000,20000) L_0x555f0978c480/d;
L_0x555f0978c5e0/d .functor XOR 1, L_0x555f0978c480, RS_0x7f7ddce30798, C4<0>, C4<0>;
L_0x555f0978c5e0 .delay 1 (20000,20000,20000) L_0x555f0978c5e0/d;
L_0x555f0978c790/d .functor AND 1, L_0x555f0978e2c0, L_0x555f0978e360, C4<1>, C4<1>;
L_0x555f0978c790 .delay 1 (20000,20000,20000) L_0x555f0978c790/d;
L_0x555f0978c940/d .functor AND 1, RS_0x7f7ddce30798, L_0x555f0978c480, C4<1>, C4<1>;
L_0x555f0978c940 .delay 1 (20000,20000,20000) L_0x555f0978c940/d;
L_0x555f0978caa0/d .functor OR 1, L_0x555f0978c790, L_0x555f0978c940, C4<0>, C4<0>;
L_0x555f0978caa0 .delay 1 (20000,20000,20000) L_0x555f0978caa0/d;
L_0x555f0978cc50/d .functor OR 1, L_0x555f0978e2c0, L_0x555f0978e360, C4<0>, C4<0>;
L_0x555f0978cc50 .delay 1 (20000,20000,20000) L_0x555f0978cc50/d;
L_0x555f0978cdc0/d .functor XOR 1, v0x555f096dcb40_0, L_0x555f0978cc50, C4<0>, C4<0>;
L_0x555f0978cdc0 .delay 1 (20000,20000,20000) L_0x555f0978cdc0/d;
L_0x555f0978cf70/d .functor XOR 1, v0x555f096dcb40_0, L_0x555f0978c790, C4<0>, C4<0>;
L_0x555f0978cf70 .delay 1 (20000,20000,20000) L_0x555f0978cf70/d;
L_0x555f0978d140/d .functor XOR 1, L_0x555f0978e2c0, L_0x555f0978e360, C4<0>, C4<0>;
L_0x555f0978d140 .delay 1 (20000,20000,20000) L_0x555f0978d140/d;
v0x555f096dde90_0 .net "AB", 0 0, L_0x555f0978c790;  1 drivers
v0x555f096ddf70_0 .net "AorB", 0 0, L_0x555f0978cc50;  1 drivers
v0x555f096de030_0 .net "AxorB", 0 0, L_0x555f0978d140;  1 drivers
v0x555f096de100_0 .net "AxorB2", 0 0, L_0x555f0978c480;  1 drivers
v0x555f096de1a0_0 .net "AxorBC", 0 0, L_0x555f0978c940;  1 drivers
v0x555f096de240_0 .net *"_s1", 0 0, L_0x555f0978bd90;  1 drivers
v0x555f096de320_0 .net *"_s3", 0 0, L_0x555f0978bf90;  1 drivers
v0x555f096de400_0 .net *"_s5", 0 0, L_0x555f0978c230;  1 drivers
v0x555f096de4e0_0 .net "a", 0 0, L_0x555f0978e2c0;  1 drivers
v0x555f096de5a0_0 .net "address0", 0 0, v0x555f096dc9b0_0;  1 drivers
v0x555f096de640_0 .net "address1", 0 0, v0x555f096dca70_0;  1 drivers
v0x555f096de730_0 .net "b", 0 0, L_0x555f0978e360;  1 drivers
v0x555f096de7f0_0 .net8 "carryin", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096de890_0 .net "carryout", 0 0, L_0x555f0978caa0;  alias, 1 drivers
v0x555f096de950_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096dea10_0 .net "invert", 0 0, v0x555f096dcb40_0;  1 drivers
v0x555f096deab0_0 .net "nandand", 0 0, L_0x555f0978cf70;  1 drivers
v0x555f096dec60_0 .net "newB", 0 0, L_0x555f0978c320;  1 drivers
v0x555f096ded00_0 .net "noror", 0 0, L_0x555f0978cdc0;  1 drivers
v0x555f096deda0_0 .net "notControl1", 0 0, L_0x555f0978bc80;  1 drivers
v0x555f096dee40_0 .net "notControl2", 0 0, L_0x555f0978be80;  1 drivers
v0x555f096deee0_0 .net "subtract", 0 0, L_0x555f0978c080;  1 drivers
v0x555f096defa0_0 .net "sum", 0 0, L_0x555f0978e070;  1 drivers
v0x555f096df070_0 .net "sumval", 0 0, L_0x555f0978c5e0;  1 drivers
L_0x555f0978bd90 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0978bf90 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0978c230 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096dc670 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096dc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096dc8d0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096dc9b0_0 .var "address0", 0 0;
v0x555f096dca70_0 .var "address1", 0 0;
v0x555f096dcb40_0 .var "invert", 0 0;
S_0x555f096dccb0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096dc400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0978d370/d .functor NOT 1, v0x555f096dc9b0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978d370 .delay 1 (10000,10000,10000) L_0x555f0978d370/d;
L_0x555f0978d430/d .functor NOT 1, v0x555f096dca70_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978d430 .delay 1 (10000,10000,10000) L_0x555f0978d430/d;
L_0x555f0978d540/d .functor AND 1, v0x555f096dc9b0_0, v0x555f096dca70_0, C4<1>, C4<1>;
L_0x555f0978d540 .delay 1 (20000,20000,20000) L_0x555f0978d540/d;
L_0x555f0978d720/d .functor AND 1, v0x555f096dc9b0_0, L_0x555f0978d430, C4<1>, C4<1>;
L_0x555f0978d720 .delay 1 (20000,20000,20000) L_0x555f0978d720/d;
L_0x555f0978d830/d .functor AND 1, L_0x555f0978d370, v0x555f096dca70_0, C4<1>, C4<1>;
L_0x555f0978d830 .delay 1 (20000,20000,20000) L_0x555f0978d830/d;
L_0x555f0978d990/d .functor AND 1, L_0x555f0978d370, L_0x555f0978d430, C4<1>, C4<1>;
L_0x555f0978d990 .delay 1 (20000,20000,20000) L_0x555f0978d990/d;
L_0x555f0978daa0/d .functor AND 1, L_0x555f0978c5e0, L_0x555f0978d990, C4<1>, C4<1>;
L_0x555f0978daa0 .delay 1 (20000,20000,20000) L_0x555f0978daa0/d;
L_0x555f0978dc00/d .functor AND 1, L_0x555f0978cdc0, L_0x555f0978d720, C4<1>, C4<1>;
L_0x555f0978dc00 .delay 1 (20000,20000,20000) L_0x555f0978dc00/d;
L_0x555f0978ddb0/d .functor AND 1, L_0x555f0978cf70, L_0x555f0978d830, C4<1>, C4<1>;
L_0x555f0978ddb0 .delay 1 (20000,20000,20000) L_0x555f0978ddb0/d;
L_0x555f0978df10/d .functor AND 1, L_0x555f0978d140, L_0x555f0978d540, C4<1>, C4<1>;
L_0x555f0978df10 .delay 1 (20000,20000,20000) L_0x555f0978df10/d;
L_0x555f0978e070/d .functor OR 1, L_0x555f0978daa0, L_0x555f0978dc00, L_0x555f0978ddb0, L_0x555f0978df10;
L_0x555f0978e070 .delay 1 (40000,40000,40000) L_0x555f0978e070/d;
v0x555f096dcf90_0 .net "A0andA1", 0 0, L_0x555f0978d540;  1 drivers
v0x555f096dd050_0 .net "A0andnotA1", 0 0, L_0x555f0978d720;  1 drivers
v0x555f096dd110_0 .net "addr0", 0 0, v0x555f096dc9b0_0;  alias, 1 drivers
v0x555f096dd1e0_0 .net "addr1", 0 0, v0x555f096dca70_0;  alias, 1 drivers
v0x555f096dd2b0_0 .net "in0", 0 0, L_0x555f0978c5e0;  alias, 1 drivers
v0x555f096dd3a0_0 .net "in0and", 0 0, L_0x555f0978daa0;  1 drivers
v0x555f096dd440_0 .net "in1", 0 0, L_0x555f0978cdc0;  alias, 1 drivers
v0x555f096dd4e0_0 .net "in1and", 0 0, L_0x555f0978dc00;  1 drivers
v0x555f096dd5a0_0 .net "in2", 0 0, L_0x555f0978cf70;  alias, 1 drivers
v0x555f096dd660_0 .net "in2and", 0 0, L_0x555f0978ddb0;  1 drivers
v0x555f096dd720_0 .net "in3", 0 0, L_0x555f0978d140;  alias, 1 drivers
v0x555f096dd7e0_0 .net "in3and", 0 0, L_0x555f0978df10;  1 drivers
v0x555f096dd8a0_0 .net "notA0", 0 0, L_0x555f0978d370;  1 drivers
v0x555f096dd960_0 .net "notA0andA1", 0 0, L_0x555f0978d830;  1 drivers
v0x555f096dda20_0 .net "notA0andnotA1", 0 0, L_0x555f0978d990;  1 drivers
v0x555f096ddae0_0 .net "notA1", 0 0, L_0x555f0978d430;  1 drivers
v0x555f096ddba0_0 .net "out", 0 0, L_0x555f0978e070;  alias, 1 drivers
S_0x555f096df1c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096dc130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0978e5e0/d .functor NOT 1, L_0x555f0978e6f0, C4<0>, C4<0>, C4<0>;
L_0x555f0978e5e0 .delay 1 (10000,10000,10000) L_0x555f0978e5e0/d;
L_0x555f0978e7e0/d .functor NOT 1, L_0x555f0978e8f0, C4<0>, C4<0>, C4<0>;
L_0x555f0978e7e0 .delay 1 (10000,10000,10000) L_0x555f0978e7e0/d;
L_0x555f0978e9e0/d .functor AND 1, L_0x555f0978eb90, L_0x555f0978e5e0, L_0x555f0978e7e0, C4<1>;
L_0x555f0978e9e0 .delay 1 (30000,30000,30000) L_0x555f0978e9e0/d;
L_0x555f0978ec80/d .functor XOR 1, L_0x555f0978e9e0, L_0x555f09790d00, C4<0>, C4<0>;
L_0x555f0978ec80 .delay 1 (20000,20000,20000) L_0x555f0978ec80/d;
L_0x555f0978ede0/d .functor XOR 1, L_0x555f09790c60, L_0x555f0978ec80, C4<0>, C4<0>;
L_0x555f0978ede0 .delay 1 (20000,20000,20000) L_0x555f0978ede0/d;
L_0x555f0978ef40/d .functor XOR 1, L_0x555f0978ede0, L_0x555f0978caa0, C4<0>, C4<0>;
L_0x555f0978ef40 .delay 1 (20000,20000,20000) L_0x555f0978ef40/d;
L_0x555f0978f130/d .functor AND 1, L_0x555f09790c60, L_0x555f09790d00, C4<1>, C4<1>;
L_0x555f0978f130 .delay 1 (20000,20000,20000) L_0x555f0978f130/d;
L_0x555f0978f2e0/d .functor AND 1, L_0x555f0978caa0, L_0x555f0978ede0, C4<1>, C4<1>;
L_0x555f0978f2e0 .delay 1 (20000,20000,20000) L_0x555f0978f2e0/d;
L_0x555f0978f440/d .functor OR 1, L_0x555f0978f130, L_0x555f0978f2e0, C4<0>, C4<0>;
L_0x555f0978f440 .delay 1 (20000,20000,20000) L_0x555f0978f440/d;
L_0x555f0978f5f0/d .functor OR 1, L_0x555f09790c60, L_0x555f09790d00, C4<0>, C4<0>;
L_0x555f0978f5f0 .delay 1 (20000,20000,20000) L_0x555f0978f5f0/d;
L_0x555f0978f760/d .functor XOR 1, v0x555f096df930_0, L_0x555f0978f5f0, C4<0>, C4<0>;
L_0x555f0978f760 .delay 1 (20000,20000,20000) L_0x555f0978f760/d;
L_0x555f0978f910/d .functor XOR 1, v0x555f096df930_0, L_0x555f0978f130, C4<0>, C4<0>;
L_0x555f0978f910 .delay 1 (20000,20000,20000) L_0x555f0978f910/d;
L_0x555f0978fae0/d .functor XOR 1, L_0x555f09790c60, L_0x555f09790d00, C4<0>, C4<0>;
L_0x555f0978fae0 .delay 1 (20000,20000,20000) L_0x555f0978fae0/d;
v0x555f096e0c80_0 .net "AB", 0 0, L_0x555f0978f130;  1 drivers
v0x555f096e0d60_0 .net "AorB", 0 0, L_0x555f0978f5f0;  1 drivers
v0x555f096e0e20_0 .net "AxorB", 0 0, L_0x555f0978fae0;  1 drivers
v0x555f096e0ef0_0 .net "AxorB2", 0 0, L_0x555f0978ede0;  1 drivers
v0x555f096e0f90_0 .net "AxorBC", 0 0, L_0x555f0978f2e0;  1 drivers
v0x555f096e1030_0 .net *"_s1", 0 0, L_0x555f0978e6f0;  1 drivers
v0x555f096e1110_0 .net *"_s3", 0 0, L_0x555f0978e8f0;  1 drivers
v0x555f096e11f0_0 .net *"_s5", 0 0, L_0x555f0978eb90;  1 drivers
v0x555f096e12d0_0 .net "a", 0 0, L_0x555f09790c60;  1 drivers
v0x555f096e1390_0 .net "address0", 0 0, v0x555f096df7a0_0;  1 drivers
v0x555f096e1430_0 .net "address1", 0 0, v0x555f096df860_0;  1 drivers
v0x555f096e1520_0 .net "b", 0 0, L_0x555f09790d00;  1 drivers
v0x555f096e15e0_0 .net "carryin", 0 0, L_0x555f0978caa0;  alias, 1 drivers
v0x555f096e1680_0 .net8 "carryout", 0 0, RS_0x7f7ddce30798;  alias, 16 drivers
v0x555f096e1720_0 .net "control", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096e17c0_0 .net "invert", 0 0, v0x555f096df930_0;  1 drivers
v0x555f096e1860_0 .net "nandand", 0 0, L_0x555f0978f910;  1 drivers
v0x555f096e1a10_0 .net "newB", 0 0, L_0x555f0978ec80;  1 drivers
v0x555f096e1ab0_0 .net "noror", 0 0, L_0x555f0978f760;  1 drivers
v0x555f096e1b80_0 .net "notControl1", 0 0, L_0x555f0978e5e0;  1 drivers
v0x555f096e1c20_0 .net "notControl2", 0 0, L_0x555f0978e7e0;  1 drivers
v0x555f096e1cc0_0 .net "subtract", 0 0, L_0x555f0978e9e0;  1 drivers
v0x555f096e1d80_0 .net "sum", 0 0, L_0x555f09790a10;  1 drivers
v0x555f096e1e50_0 .net "sumval", 0 0, L_0x555f0978ef40;  1 drivers
L_0x555f0978e6f0 .part v0x555f096e2f50_0, 1, 1;
L_0x555f0978e8f0 .part v0x555f096e2f50_0, 2, 1;
L_0x555f0978eb90 .part v0x555f096e2f50_0, 0, 1;
S_0x555f096df450 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096df1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096df6c0_0 .net "ALUcommand", 2 0, v0x555f096e2f50_0;  alias, 1 drivers
v0x555f096df7a0_0 .var "address0", 0 0;
v0x555f096df860_0 .var "address1", 0 0;
v0x555f096df930_0 .var "invert", 0 0;
S_0x555f096dfaa0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096df1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0978fd10/d .functor NOT 1, v0x555f096df7a0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978fd10 .delay 1 (10000,10000,10000) L_0x555f0978fd10/d;
L_0x555f0978fdd0/d .functor NOT 1, v0x555f096df860_0, C4<0>, C4<0>, C4<0>;
L_0x555f0978fdd0 .delay 1 (10000,10000,10000) L_0x555f0978fdd0/d;
L_0x555f0978fee0/d .functor AND 1, v0x555f096df7a0_0, v0x555f096df860_0, C4<1>, C4<1>;
L_0x555f0978fee0 .delay 1 (20000,20000,20000) L_0x555f0978fee0/d;
L_0x555f097900c0/d .functor AND 1, v0x555f096df7a0_0, L_0x555f0978fdd0, C4<1>, C4<1>;
L_0x555f097900c0 .delay 1 (20000,20000,20000) L_0x555f097900c0/d;
L_0x555f097901d0/d .functor AND 1, L_0x555f0978fd10, v0x555f096df860_0, C4<1>, C4<1>;
L_0x555f097901d0 .delay 1 (20000,20000,20000) L_0x555f097901d0/d;
L_0x555f09790330/d .functor AND 1, L_0x555f0978fd10, L_0x555f0978fdd0, C4<1>, C4<1>;
L_0x555f09790330 .delay 1 (20000,20000,20000) L_0x555f09790330/d;
L_0x555f09790440/d .functor AND 1, L_0x555f0978ef40, L_0x555f09790330, C4<1>, C4<1>;
L_0x555f09790440 .delay 1 (20000,20000,20000) L_0x555f09790440/d;
L_0x555f097905a0/d .functor AND 1, L_0x555f0978f760, L_0x555f097900c0, C4<1>, C4<1>;
L_0x555f097905a0 .delay 1 (20000,20000,20000) L_0x555f097905a0/d;
L_0x555f09790750/d .functor AND 1, L_0x555f0978f910, L_0x555f097901d0, C4<1>, C4<1>;
L_0x555f09790750 .delay 1 (20000,20000,20000) L_0x555f09790750/d;
L_0x555f097908b0/d .functor AND 1, L_0x555f0978fae0, L_0x555f0978fee0, C4<1>, C4<1>;
L_0x555f097908b0 .delay 1 (20000,20000,20000) L_0x555f097908b0/d;
L_0x555f09790a10/d .functor OR 1, L_0x555f09790440, L_0x555f097905a0, L_0x555f09790750, L_0x555f097908b0;
L_0x555f09790a10 .delay 1 (40000,40000,40000) L_0x555f09790a10/d;
v0x555f096dfd80_0 .net "A0andA1", 0 0, L_0x555f0978fee0;  1 drivers
v0x555f096dfe40_0 .net "A0andnotA1", 0 0, L_0x555f097900c0;  1 drivers
v0x555f096dff00_0 .net "addr0", 0 0, v0x555f096df7a0_0;  alias, 1 drivers
v0x555f096dffd0_0 .net "addr1", 0 0, v0x555f096df860_0;  alias, 1 drivers
v0x555f096e00a0_0 .net "in0", 0 0, L_0x555f0978ef40;  alias, 1 drivers
v0x555f096e0190_0 .net "in0and", 0 0, L_0x555f09790440;  1 drivers
v0x555f096e0230_0 .net "in1", 0 0, L_0x555f0978f760;  alias, 1 drivers
v0x555f096e02d0_0 .net "in1and", 0 0, L_0x555f097905a0;  1 drivers
v0x555f096e0390_0 .net "in2", 0 0, L_0x555f0978f910;  alias, 1 drivers
v0x555f096e0450_0 .net "in2and", 0 0, L_0x555f09790750;  1 drivers
v0x555f096e0510_0 .net "in3", 0 0, L_0x555f0978fae0;  alias, 1 drivers
v0x555f096e05d0_0 .net "in3and", 0 0, L_0x555f097908b0;  1 drivers
v0x555f096e0690_0 .net "notA0", 0 0, L_0x555f0978fd10;  1 drivers
v0x555f096e0750_0 .net "notA0andA1", 0 0, L_0x555f097901d0;  1 drivers
v0x555f096e0810_0 .net "notA0andnotA1", 0 0, L_0x555f09790330;  1 drivers
v0x555f096e08d0_0 .net "notA1", 0 0, L_0x555f0978fdd0;  1 drivers
v0x555f096e0990_0 .net "out", 0 0, L_0x555f09790a10;  alias, 1 drivers
S_0x555f0936f420 .scope module, "testALU" "testALU" 2 29;
 .timescale -9 -12;
v0x555f09741ed0_0 .net "alupassed", 0 0, v0x555f09741520_0;  1 drivers
v0x555f09741fc0_0 .var "begintest", 0 0;
v0x555f09742090_0 .net "carryout", 0 0, L_0x555f097e5080;  1 drivers
v0x555f09742160_0 .net "command", 2 0, v0x555f097417c0_0;  1 drivers
v0x555f09742a10_0 .net "endtest", 0 0, v0x555f09741860_0;  1 drivers
v0x555f09742b00_0 .net "operandA", 31 0, v0x555f09741950_0;  1 drivers
v0x555f09742bf0_0 .net "operandB", 31 0, v0x555f09741a10_0;  1 drivers
v0x555f09742ce0_0 .net "overflow", 0 0, L_0x555f097e4f70;  1 drivers
v0x555f09742dd0_0 .net "result", 31 0, L_0x555f097e54a0;  1 drivers
E_0x555f093172a0 .event edge, v0x555f09741860_0;
S_0x555f096e3350 .scope module, "alu" "ALU" 2 41, 3 8 0, S_0x555f0936f420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x555f097e1cb0/d .functor NOT 1, L_0x555f097e1dc0, C4<0>, C4<0>, C4<0>;
L_0x555f097e1cb0 .delay 1 (10000,10000,10000) L_0x555f097e1cb0/d;
L_0x555f097e1eb0/d .functor NOT 1, L_0x555f097e1fc0, C4<0>, C4<0>, C4<0>;
L_0x555f097e1eb0 .delay 1 (10000,10000,10000) L_0x555f097e1eb0/d;
L_0x555f097e22b0/d .functor AND 1, L_0x555f097e24b0, L_0x555f097e1cb0, L_0x555f097e1eb0, C4<1>;
L_0x555f097e22b0 .delay 1 (30000,30000,30000) L_0x555f097e22b0/d;
RS_0x7f7ddce425b8 .resolv tri, L_0x555f09797f00, L_0x555f0979cec0, L_0x555f097a1e60, L_0x555f097a6ca0, L_0x555f097abc90, L_0x555f097b0ca0, L_0x555f097b5d90, L_0x555f097baec0, L_0x555f097c0030, L_0x555f097c50d0, L_0x555f097cab00, L_0x555f097d0540, L_0x555f097d57b0, L_0x555f097daa60, L_0x555f097dfd50, L_0x555f097e3400;
o0x7f7ddce53988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x555f097e4f70/d .functor XOR 1, RS_0x7f7ddce425b8, o0x7f7ddce53988, C4<0>, C4<0>;
L_0x555f097e4f70 .delay 1 (20000,20000,20000) L_0x555f097e4f70/d;
L_0x555f097e5080/d .functor AND 1, RS_0x7f7ddce425b8, C4<1>, C4<1>, C4<1>;
L_0x555f097e5080 .delay 1 (10000,10000,10000) L_0x555f097e5080/d;
v0x555f097404b0_0 .net *"_s121", 0 0, L_0x555f097e1dc0;  1 drivers
v0x555f097405b0_0 .net *"_s123", 0 0, L_0x555f097e1fc0;  1 drivers
v0x555f09740690_0 .net *"_s125", 0 0, L_0x555f097e24b0;  1 drivers
o0x7f7ddce53928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555f09740750_0 name=_s134
v0x555f09740830_0 .net "carryout", 0 0, L_0x555f097e5080;  alias, 1 drivers
v0x555f09740940_0 .net8 "carryout1", 0 0, RS_0x7f7ddce425b8;  16 drivers
v0x555f097409e0_0 .net "carryout2", 0 0, o0x7f7ddce53988;  0 drivers
v0x555f09740aa0_0 .net "command", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09740b60_0 .net "notCommand1", 0 0, L_0x555f097e1cb0;  1 drivers
v0x555f09740c20_0 .net "notCommand2", 0 0, L_0x555f097e1eb0;  1 drivers
v0x555f09740ce0_0 .net "operandA", 31 0, v0x555f09741950_0;  alias, 1 drivers
v0x555f09740dc0_0 .net "operandB", 31 0, v0x555f09741a10_0;  alias, 1 drivers
v0x555f09740ea0_0 .net "overflow", 0 0, L_0x555f097e4f70;  alias, 1 drivers
v0x555f09740f60_0 .net "result", 31 0, L_0x555f097e54a0;  alias, 1 drivers
v0x555f09741040_0 .net "subtract", 0 0, L_0x555f097e22b0;  1 drivers
o0x7f7ddce53ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555f097410e0_0 .net "zero", 0 0, o0x7f7ddce53ad8;  0 drivers
L_0x555f09796f60 .part v0x555f09741950_0, 1, 1;
L_0x555f09797000 .part v0x555f09741a10_0, 1, 1;
L_0x555f09799720 .part v0x555f09741950_0, 2, 1;
L_0x555f09799850 .part v0x555f09741a10_0, 2, 1;
L_0x555f0979bf20 .part v0x555f09741950_0, 3, 1;
L_0x555f0979bfc0 .part v0x555f09741a10_0, 3, 1;
L_0x555f0979e6e0 .part v0x555f09741950_0, 4, 1;
L_0x555f0979e780 .part v0x555f09741a10_0, 4, 1;
L_0x555f097a0eb0 .part v0x555f09741950_0, 5, 1;
L_0x555f097a0f50 .part v0x555f09741a10_0, 5, 1;
L_0x555f097a3680 .part v0x555f09741950_0, 6, 1;
L_0x555f097a3720 .part v0x555f09741a10_0, 6, 1;
L_0x555f097a5cf0 .part v0x555f09741950_0, 7, 1;
L_0x555f097a5d90 .part v0x555f09741a10_0, 7, 1;
L_0x555f097a84c0 .part v0x555f09741950_0, 8, 1;
L_0x555f097a8560 .part v0x555f09741a10_0, 8, 1;
L_0x555f097aace0 .part v0x555f09741950_0, 9, 1;
L_0x555f097aad80 .part v0x555f09741a10_0, 9, 1;
L_0x555f097ad4b0 .part v0x555f09741950_0, 10, 1;
L_0x555f097ad550 .part v0x555f09741a10_0, 10, 1;
L_0x555f097afc40 .part v0x555f09741950_0, 11, 1;
L_0x555f097afce0 .part v0x555f09741a10_0, 11, 1;
L_0x555f097b24c0 .part v0x555f09741950_0, 12, 1;
L_0x555f097b2560 .part v0x555f09741a10_0, 12, 1;
L_0x555f097b4d10 .part v0x555f09741950_0, 13, 1;
L_0x555f097b4db0 .part v0x555f09741a10_0, 13, 1;
L_0x555f097b75b0 .part v0x555f09741950_0, 14, 1;
L_0x555f097b7650 .part v0x555f09741a10_0, 14, 1;
L_0x555f097b9e20 .part v0x555f09741950_0, 15, 1;
L_0x555f097b9ec0 .part v0x555f09741a10_0, 15, 1;
L_0x555f097bc6e0 .part v0x555f09741950_0, 16, 1;
L_0x555f097bc780 .part v0x555f09741a10_0, 16, 1;
L_0x555f097bef70 .part v0x555f09741950_0, 17, 1;
L_0x555f097bf010 .part v0x555f09741a10_0, 17, 1;
L_0x555f097c1850 .part v0x555f09741950_0, 18, 1;
L_0x555f097c18f0 .part v0x555f09741a10_0, 18, 1;
L_0x555f097c3ff0 .part v0x555f09741950_0, 19, 1;
L_0x555f097c4090 .part v0x555f09741a10_0, 19, 1;
L_0x555f097c68f0 .part v0x555f09741950_0, 20, 1;
L_0x555f097c6990 .part v0x555f09741a10_0, 20, 1;
L_0x555f097c91c0 .part v0x555f09741950_0, 21, 1;
L_0x555f097c9260 .part v0x555f09741a10_0, 21, 1;
L_0x555f097ccb30 .part v0x555f09741950_0, 22, 1;
L_0x555f097ccbd0 .part v0x555f09741a10_0, 22, 1;
L_0x555f097cf420 .part v0x555f09741950_0, 23, 1;
L_0x555f097cf4c0 .part v0x555f09741a10_0, 23, 1;
L_0x555f097d1d60 .part v0x555f09741950_0, 24, 1;
L_0x555f097d1e00 .part v0x555f09741a10_0, 24, 1;
L_0x555f097d4670 .part v0x555f09741950_0, 25, 1;
L_0x555f097d4710 .part v0x555f09741a10_0, 25, 1;
L_0x555f097d6fd0 .part v0x555f09741950_0, 26, 1;
L_0x555f097d7070 .part v0x555f09741a10_0, 26, 1;
L_0x555f097d9900 .part v0x555f09741950_0, 27, 1;
L_0x555f097d99a0 .part v0x555f09741a10_0, 27, 1;
L_0x555f097dc280 .part v0x555f09741950_0, 28, 1;
L_0x555f097dc320 .part v0x555f09741a10_0, 28, 1;
L_0x555f097debd0 .part v0x555f09741950_0, 29, 1;
L_0x555f097dec70 .part v0x555f09741a10_0, 29, 1;
L_0x555f097e1570 .part v0x555f09741950_0, 30, 1;
L_0x555f097e1610 .part v0x555f09741a10_0, 30, 1;
L_0x555f097e1dc0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097e1fc0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097e24b0 .part v0x555f097417c0_0, 0, 1;
L_0x555f097e4c20 .part v0x555f09741950_0, 0, 1;
L_0x555f097e4ed0 .part v0x555f09741a10_0, 0, 1;
LS_0x555f097e54a0_0_0 .concat [ 1 1 1 1], L_0x555f097e49d0, L_0x555f09796d10, L_0x555f097994d0, L_0x555f0979bcd0;
LS_0x555f097e54a0_0_4 .concat [ 1 1 1 1], L_0x555f0979e490, L_0x555f097a0c60, L_0x555f097a3430, L_0x555f097a5aa0;
LS_0x555f097e54a0_0_8 .concat [ 1 1 1 1], L_0x555f097a8270, L_0x555f097aaa90, L_0x555f097ad260, L_0x555f097af9f0;
LS_0x555f097e54a0_0_12 .concat [ 1 1 1 1], L_0x555f097b2270, L_0x555f097b4ac0, L_0x555f097b7360, L_0x555f097b9bd0;
LS_0x555f097e54a0_0_16 .concat [ 1 1 1 1], L_0x555f097bc490, L_0x555f097bed20, L_0x555f097c1600, L_0x555f097c3da0;
LS_0x555f097e54a0_0_20 .concat [ 1 1 1 1], L_0x555f097c66a0, L_0x555f097c8f70, L_0x555f097cc8e0, L_0x555f097cf1d0;
LS_0x555f097e54a0_0_24 .concat [ 1 1 1 1], L_0x555f097d1b10, L_0x555f097d4420, L_0x555f097d6d80, L_0x555f097d96b0;
LS_0x555f097e54a0_0_28 .concat [ 1 1 1 1], L_0x555f097dc030, L_0x555f097de980, L_0x555f097e1320, o0x7f7ddce53928;
LS_0x555f097e54a0_1_0 .concat [ 4 4 4 4], LS_0x555f097e54a0_0_0, LS_0x555f097e54a0_0_4, LS_0x555f097e54a0_0_8, LS_0x555f097e54a0_0_12;
LS_0x555f097e54a0_1_4 .concat [ 4 4 4 4], LS_0x555f097e54a0_0_16, LS_0x555f097e54a0_0_20, LS_0x555f097e54a0_0_24, LS_0x555f097e54a0_0_28;
L_0x555f097e54a0 .concat [ 16 16 0 0], LS_0x555f097e54a0_1_0, LS_0x555f097e54a0_1_4;
S_0x555f096e3610 .scope module, "bitslice1" "structuralBitSlice" 3 26, 4 65 0, S_0x555f096e3350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097e25a0/d .functor NOT 1, L_0x555f097e26b0, C4<0>, C4<0>, C4<0>;
L_0x555f097e25a0 .delay 1 (10000,10000,10000) L_0x555f097e25a0/d;
L_0x555f097e27a0/d .functor NOT 1, L_0x555f097e28b0, C4<0>, C4<0>, C4<0>;
L_0x555f097e27a0 .delay 1 (10000,10000,10000) L_0x555f097e27a0/d;
L_0x555f097e29a0/d .functor AND 1, L_0x555f097e2b50, L_0x555f097e25a0, L_0x555f097e27a0, C4<1>;
L_0x555f097e29a0 .delay 1 (30000,30000,30000) L_0x555f097e29a0/d;
L_0x555f097e2c40/d .functor XOR 1, L_0x555f097e29a0, L_0x555f097e4ed0, C4<0>, C4<0>;
L_0x555f097e2c40 .delay 1 (20000,20000,20000) L_0x555f097e2c40/d;
L_0x555f097e2da0/d .functor XOR 1, L_0x555f097e4c20, L_0x555f097e2c40, C4<0>, C4<0>;
L_0x555f097e2da0 .delay 1 (20000,20000,20000) L_0x555f097e2da0/d;
L_0x555f097e2f00/d .functor XOR 1, L_0x555f097e2da0, L_0x555f097e22b0, C4<0>, C4<0>;
L_0x555f097e2f00 .delay 1 (20000,20000,20000) L_0x555f097e2f00/d;
L_0x555f097e30b0/d .functor AND 1, L_0x555f097e4c20, L_0x555f097e4ed0, C4<1>, C4<1>;
L_0x555f097e30b0 .delay 1 (20000,20000,20000) L_0x555f097e30b0/d;
L_0x555f097e3260/d .functor AND 1, L_0x555f097e22b0, L_0x555f097e2da0, C4<1>, C4<1>;
L_0x555f097e3260 .delay 1 (20000,20000,20000) L_0x555f097e3260/d;
L_0x555f097e3400/d .functor OR 1, L_0x555f097e30b0, L_0x555f097e3260, C4<0>, C4<0>;
L_0x555f097e3400 .delay 1 (20000,20000,20000) L_0x555f097e3400/d;
L_0x555f097e35b0/d .functor OR 1, L_0x555f097e4c20, L_0x555f097e4ed0, C4<0>, C4<0>;
L_0x555f097e35b0 .delay 1 (20000,20000,20000) L_0x555f097e35b0/d;
L_0x555f097e3720/d .functor XOR 1, v0x555f096e3e80_0, L_0x555f097e35b0, C4<0>, C4<0>;
L_0x555f097e3720 .delay 1 (20000,20000,20000) L_0x555f097e3720/d;
L_0x555f097e38d0/d .functor XOR 1, v0x555f096e3e80_0, L_0x555f097e30b0, C4<0>, C4<0>;
L_0x555f097e38d0 .delay 1 (20000,20000,20000) L_0x555f097e38d0/d;
L_0x555f097e3aa0/d .functor XOR 1, L_0x555f097e4c20, L_0x555f097e4ed0, C4<0>, C4<0>;
L_0x555f097e3aa0 .delay 1 (20000,20000,20000) L_0x555f097e3aa0/d;
v0x555f096e5260_0 .net "AB", 0 0, L_0x555f097e30b0;  1 drivers
v0x555f096e5340_0 .net "AorB", 0 0, L_0x555f097e35b0;  1 drivers
v0x555f096e5400_0 .net "AxorB", 0 0, L_0x555f097e3aa0;  1 drivers
v0x555f096e54d0_0 .net "AxorB2", 0 0, L_0x555f097e2da0;  1 drivers
v0x555f096e5570_0 .net "AxorBC", 0 0, L_0x555f097e3260;  1 drivers
v0x555f096e5610_0 .net *"_s1", 0 0, L_0x555f097e26b0;  1 drivers
v0x555f096e56f0_0 .net *"_s3", 0 0, L_0x555f097e28b0;  1 drivers
v0x555f096e57d0_0 .net *"_s5", 0 0, L_0x555f097e2b50;  1 drivers
v0x555f096e58b0_0 .net "a", 0 0, L_0x555f097e4c20;  1 drivers
v0x555f096e5970_0 .net "address0", 0 0, v0x555f096e3cf0_0;  1 drivers
v0x555f096e5a10_0 .net "address1", 0 0, v0x555f096e3db0_0;  1 drivers
v0x555f096e5b00_0 .net "b", 0 0, L_0x555f097e4ed0;  1 drivers
v0x555f096e5bc0_0 .net "carryin", 0 0, L_0x555f097e22b0;  alias, 1 drivers
v0x555f096e5c80_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096e5d40_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096e5e00_0 .net "invert", 0 0, v0x555f096e3e80_0;  1 drivers
v0x555f096e5ea0_0 .net "nandand", 0 0, L_0x555f097e38d0;  1 drivers
v0x555f096e6050_0 .net "newB", 0 0, L_0x555f097e2c40;  1 drivers
v0x555f096e60f0_0 .net "noror", 0 0, L_0x555f097e3720;  1 drivers
v0x555f096e61c0_0 .net "notControl1", 0 0, L_0x555f097e25a0;  1 drivers
v0x555f096e6260_0 .net "notControl2", 0 0, L_0x555f097e27a0;  1 drivers
v0x555f096e6300_0 .net "subtract", 0 0, L_0x555f097e29a0;  1 drivers
v0x555f096e63a0_0 .net "sum", 0 0, L_0x555f097e49d0;  1 drivers
v0x555f096e6470_0 .net "sumval", 0 0, L_0x555f097e2f00;  1 drivers
L_0x555f097e26b0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097e28b0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097e2b50 .part v0x555f097417c0_0, 0, 1;
S_0x555f096e38e0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096e3610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096e3bf0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096e3cf0_0 .var "address0", 0 0;
v0x555f096e3db0_0 .var "address1", 0 0;
v0x555f096e3e80_0 .var "invert", 0 0;
E_0x555f096e3b70 .event edge, v0x555f096e3bf0_0;
S_0x555f096e3ff0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096e3610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097e3cd0/d .functor NOT 1, v0x555f096e3cf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097e3cd0 .delay 1 (10000,10000,10000) L_0x555f097e3cd0/d;
L_0x555f097e3d90/d .functor NOT 1, v0x555f096e3db0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097e3d90 .delay 1 (10000,10000,10000) L_0x555f097e3d90/d;
L_0x555f097e3ea0/d .functor AND 1, v0x555f096e3cf0_0, v0x555f096e3db0_0, C4<1>, C4<1>;
L_0x555f097e3ea0 .delay 1 (20000,20000,20000) L_0x555f097e3ea0/d;
L_0x555f097e4080/d .functor AND 1, v0x555f096e3cf0_0, L_0x555f097e3d90, C4<1>, C4<1>;
L_0x555f097e4080 .delay 1 (20000,20000,20000) L_0x555f097e4080/d;
L_0x555f097e4190/d .functor AND 1, L_0x555f097e3cd0, v0x555f096e3db0_0, C4<1>, C4<1>;
L_0x555f097e4190 .delay 1 (20000,20000,20000) L_0x555f097e4190/d;
L_0x555f097e42f0/d .functor AND 1, L_0x555f097e3cd0, L_0x555f097e3d90, C4<1>, C4<1>;
L_0x555f097e42f0 .delay 1 (20000,20000,20000) L_0x555f097e42f0/d;
L_0x555f097e4400/d .functor AND 1, L_0x555f097e2f00, L_0x555f097e42f0, C4<1>, C4<1>;
L_0x555f097e4400 .delay 1 (20000,20000,20000) L_0x555f097e4400/d;
L_0x555f097e4560/d .functor AND 1, L_0x555f097e3720, L_0x555f097e4080, C4<1>, C4<1>;
L_0x555f097e4560 .delay 1 (20000,20000,20000) L_0x555f097e4560/d;
L_0x555f097e4710/d .functor AND 1, L_0x555f097e38d0, L_0x555f097e4190, C4<1>, C4<1>;
L_0x555f097e4710 .delay 1 (20000,20000,20000) L_0x555f097e4710/d;
L_0x555f097e4870/d .functor AND 1, L_0x555f097e3aa0, L_0x555f097e3ea0, C4<1>, C4<1>;
L_0x555f097e4870 .delay 1 (20000,20000,20000) L_0x555f097e4870/d;
L_0x555f097e49d0/d .functor OR 1, L_0x555f097e4400, L_0x555f097e4560, L_0x555f097e4710, L_0x555f097e4870;
L_0x555f097e49d0 .delay 1 (40000,40000,40000) L_0x555f097e49d0/d;
v0x555f096e42d0_0 .net "A0andA1", 0 0, L_0x555f097e3ea0;  1 drivers
v0x555f096e4390_0 .net "A0andnotA1", 0 0, L_0x555f097e4080;  1 drivers
v0x555f096e4450_0 .net "addr0", 0 0, v0x555f096e3cf0_0;  alias, 1 drivers
v0x555f096e4520_0 .net "addr1", 0 0, v0x555f096e3db0_0;  alias, 1 drivers
v0x555f096e45f0_0 .net "in0", 0 0, L_0x555f097e2f00;  alias, 1 drivers
v0x555f096e46e0_0 .net "in0and", 0 0, L_0x555f097e4400;  1 drivers
v0x555f096e4780_0 .net "in1", 0 0, L_0x555f097e3720;  alias, 1 drivers
v0x555f096e4820_0 .net "in1and", 0 0, L_0x555f097e4560;  1 drivers
v0x555f096e48e0_0 .net "in2", 0 0, L_0x555f097e38d0;  alias, 1 drivers
v0x555f096e4a30_0 .net "in2and", 0 0, L_0x555f097e4710;  1 drivers
v0x555f096e4af0_0 .net "in3", 0 0, L_0x555f097e3aa0;  alias, 1 drivers
v0x555f096e4bb0_0 .net "in3and", 0 0, L_0x555f097e4870;  1 drivers
v0x555f096e4c70_0 .net "notA0", 0 0, L_0x555f097e3cd0;  1 drivers
v0x555f096e4d30_0 .net "notA0andA1", 0 0, L_0x555f097e4190;  1 drivers
v0x555f096e4df0_0 .net "notA0andnotA1", 0 0, L_0x555f097e42f0;  1 drivers
v0x555f096e4eb0_0 .net "notA1", 0 0, L_0x555f097e3d90;  1 drivers
v0x555f096e4f70_0 .net "out", 0 0, L_0x555f097e49d0;  alias, 1 drivers
S_0x555f096e65c0 .scope generate, "genblock[1]" "genblock[1]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096e67d0 .param/l "i" 0 3 30, +C4<01>;
v0x555f096ec4f0_0 .net "carryout2", 0 0, L_0x555f09795740;  1 drivers
S_0x555f096e6890 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096e65c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09794510/d .functor NOT 1, L_0x555f09794620, C4<0>, C4<0>, C4<0>;
L_0x555f09794510 .delay 1 (10000,10000,10000) L_0x555f09794510/d;
L_0x555f09794710/d .functor NOT 1, L_0x555f09794820, C4<0>, C4<0>, C4<0>;
L_0x555f09794710 .delay 1 (10000,10000,10000) L_0x555f09794710/d;
L_0x555f09794910/d .functor AND 1, L_0x555f09794ac0, L_0x555f09794510, L_0x555f09794710, C4<1>;
L_0x555f09794910 .delay 1 (30000,30000,30000) L_0x555f09794910/d;
L_0x555f09794bb0/d .functor XOR 1, L_0x555f09794910, L_0x555f09797000, C4<0>, C4<0>;
L_0x555f09794bb0 .delay 1 (20000,20000,20000) L_0x555f09794bb0/d;
L_0x555f09794d10/d .functor XOR 1, L_0x555f09796f60, L_0x555f09794bb0, C4<0>, C4<0>;
L_0x555f09794d10 .delay 1 (20000,20000,20000) L_0x555f09794d10/d;
L_0x555f09794e70/d .functor XOR 1, L_0x555f09794d10, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f09794e70 .delay 1 (20000,20000,20000) L_0x555f09794e70/d;
L_0x555f09795430/d .functor AND 1, L_0x555f09796f60, L_0x555f09797000, C4<1>, C4<1>;
L_0x555f09795430 .delay 1 (20000,20000,20000) L_0x555f09795430/d;
L_0x555f097955e0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f09794d10, C4<1>, C4<1>;
L_0x555f097955e0 .delay 1 (20000,20000,20000) L_0x555f097955e0/d;
L_0x555f09795740/d .functor OR 1, L_0x555f09795430, L_0x555f097955e0, C4<0>, C4<0>;
L_0x555f09795740 .delay 1 (20000,20000,20000) L_0x555f09795740/d;
L_0x555f097958f0/d .functor OR 1, L_0x555f09796f60, L_0x555f09797000, C4<0>, C4<0>;
L_0x555f097958f0 .delay 1 (20000,20000,20000) L_0x555f097958f0/d;
L_0x555f09795a60/d .functor XOR 1, v0x555f096e7020_0, L_0x555f097958f0, C4<0>, C4<0>;
L_0x555f09795a60 .delay 1 (20000,20000,20000) L_0x555f09795a60/d;
L_0x555f09795c10/d .functor XOR 1, v0x555f096e7020_0, L_0x555f09795430, C4<0>, C4<0>;
L_0x555f09795c10 .delay 1 (20000,20000,20000) L_0x555f09795c10/d;
L_0x555f09795de0/d .functor XOR 1, L_0x555f09796f60, L_0x555f09797000, C4<0>, C4<0>;
L_0x555f09795de0 .delay 1 (20000,20000,20000) L_0x555f09795de0/d;
v0x555f096e8370_0 .net "AB", 0 0, L_0x555f09795430;  1 drivers
v0x555f096e8450_0 .net "AorB", 0 0, L_0x555f097958f0;  1 drivers
v0x555f096e8510_0 .net "AxorB", 0 0, L_0x555f09795de0;  1 drivers
v0x555f096e85e0_0 .net "AxorB2", 0 0, L_0x555f09794d10;  1 drivers
v0x555f096e8680_0 .net "AxorBC", 0 0, L_0x555f097955e0;  1 drivers
v0x555f096e8720_0 .net *"_s1", 0 0, L_0x555f09794620;  1 drivers
v0x555f096e8800_0 .net *"_s3", 0 0, L_0x555f09794820;  1 drivers
v0x555f096e88e0_0 .net *"_s5", 0 0, L_0x555f09794ac0;  1 drivers
v0x555f096e89c0_0 .net "a", 0 0, L_0x555f09796f60;  1 drivers
v0x555f096e8a80_0 .net "address0", 0 0, v0x555f096e6ec0_0;  1 drivers
v0x555f096e8b20_0 .net "address1", 0 0, v0x555f096e6f80_0;  1 drivers
v0x555f096e8c10_0 .net "b", 0 0, L_0x555f09797000;  1 drivers
v0x555f096e8cd0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096e8d70_0 .net "carryout", 0 0, L_0x555f09795740;  alias, 1 drivers
v0x555f096e8e10_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096e8ed0_0 .net "invert", 0 0, v0x555f096e7020_0;  1 drivers
v0x555f096e8f70_0 .net "nandand", 0 0, L_0x555f09795c10;  1 drivers
v0x555f096e9120_0 .net "newB", 0 0, L_0x555f09794bb0;  1 drivers
v0x555f096e91c0_0 .net "noror", 0 0, L_0x555f09795a60;  1 drivers
v0x555f096e9290_0 .net "notControl1", 0 0, L_0x555f09794510;  1 drivers
v0x555f096e9330_0 .net "notControl2", 0 0, L_0x555f09794710;  1 drivers
v0x555f096e93d0_0 .net "subtract", 0 0, L_0x555f09794910;  1 drivers
v0x555f096e9490_0 .net "sum", 0 0, L_0x555f09796d10;  1 drivers
v0x555f096e9560_0 .net "sumval", 0 0, L_0x555f09794e70;  1 drivers
L_0x555f09794620 .part v0x555f097417c0_0, 1, 1;
L_0x555f09794820 .part v0x555f097417c0_0, 2, 1;
L_0x555f09794ac0 .part v0x555f097417c0_0, 0, 1;
S_0x555f096e6b00 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096e6890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096e6d90_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096e6ec0_0 .var "address0", 0 0;
v0x555f096e6f80_0 .var "address1", 0 0;
v0x555f096e7020_0 .var "invert", 0 0;
S_0x555f096e7190 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096e6890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f09796010/d .functor NOT 1, v0x555f096e6ec0_0, C4<0>, C4<0>, C4<0>;
L_0x555f09796010 .delay 1 (10000,10000,10000) L_0x555f09796010/d;
L_0x555f097960d0/d .functor NOT 1, v0x555f096e6f80_0, C4<0>, C4<0>, C4<0>;
L_0x555f097960d0 .delay 1 (10000,10000,10000) L_0x555f097960d0/d;
L_0x555f097961e0/d .functor AND 1, v0x555f096e6ec0_0, v0x555f096e6f80_0, C4<1>, C4<1>;
L_0x555f097961e0 .delay 1 (20000,20000,20000) L_0x555f097961e0/d;
L_0x555f097963c0/d .functor AND 1, v0x555f096e6ec0_0, L_0x555f097960d0, C4<1>, C4<1>;
L_0x555f097963c0 .delay 1 (20000,20000,20000) L_0x555f097963c0/d;
L_0x555f097964d0/d .functor AND 1, L_0x555f09796010, v0x555f096e6f80_0, C4<1>, C4<1>;
L_0x555f097964d0 .delay 1 (20000,20000,20000) L_0x555f097964d0/d;
L_0x555f09796630/d .functor AND 1, L_0x555f09796010, L_0x555f097960d0, C4<1>, C4<1>;
L_0x555f09796630 .delay 1 (20000,20000,20000) L_0x555f09796630/d;
L_0x555f09796740/d .functor AND 1, L_0x555f09794e70, L_0x555f09796630, C4<1>, C4<1>;
L_0x555f09796740 .delay 1 (20000,20000,20000) L_0x555f09796740/d;
L_0x555f097968a0/d .functor AND 1, L_0x555f09795a60, L_0x555f097963c0, C4<1>, C4<1>;
L_0x555f097968a0 .delay 1 (20000,20000,20000) L_0x555f097968a0/d;
L_0x555f09796a50/d .functor AND 1, L_0x555f09795c10, L_0x555f097964d0, C4<1>, C4<1>;
L_0x555f09796a50 .delay 1 (20000,20000,20000) L_0x555f09796a50/d;
L_0x555f09796bb0/d .functor AND 1, L_0x555f09795de0, L_0x555f097961e0, C4<1>, C4<1>;
L_0x555f09796bb0 .delay 1 (20000,20000,20000) L_0x555f09796bb0/d;
L_0x555f09796d10/d .functor OR 1, L_0x555f09796740, L_0x555f097968a0, L_0x555f09796a50, L_0x555f09796bb0;
L_0x555f09796d10 .delay 1 (40000,40000,40000) L_0x555f09796d10/d;
v0x555f096e7470_0 .net "A0andA1", 0 0, L_0x555f097961e0;  1 drivers
v0x555f096e7530_0 .net "A0andnotA1", 0 0, L_0x555f097963c0;  1 drivers
v0x555f096e75f0_0 .net "addr0", 0 0, v0x555f096e6ec0_0;  alias, 1 drivers
v0x555f096e76c0_0 .net "addr1", 0 0, v0x555f096e6f80_0;  alias, 1 drivers
v0x555f096e7790_0 .net "in0", 0 0, L_0x555f09794e70;  alias, 1 drivers
v0x555f096e7880_0 .net "in0and", 0 0, L_0x555f09796740;  1 drivers
v0x555f096e7920_0 .net "in1", 0 0, L_0x555f09795a60;  alias, 1 drivers
v0x555f096e79c0_0 .net "in1and", 0 0, L_0x555f097968a0;  1 drivers
v0x555f096e7a80_0 .net "in2", 0 0, L_0x555f09795c10;  alias, 1 drivers
v0x555f096e7b40_0 .net "in2and", 0 0, L_0x555f09796a50;  1 drivers
v0x555f096e7c00_0 .net "in3", 0 0, L_0x555f09795de0;  alias, 1 drivers
v0x555f096e7cc0_0 .net "in3and", 0 0, L_0x555f09796bb0;  1 drivers
v0x555f096e7d80_0 .net "notA0", 0 0, L_0x555f09796010;  1 drivers
v0x555f096e7e40_0 .net "notA0andA1", 0 0, L_0x555f097964d0;  1 drivers
v0x555f096e7f00_0 .net "notA0andnotA1", 0 0, L_0x555f09796630;  1 drivers
v0x555f096e7fc0_0 .net "notA1", 0 0, L_0x555f097960d0;  1 drivers
v0x555f096e8080_0 .net "out", 0 0, L_0x555f09796d10;  alias, 1 drivers
S_0x555f096e96b0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096e65c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097970a0/d .functor NOT 1, L_0x555f097971b0, C4<0>, C4<0>, C4<0>;
L_0x555f097970a0 .delay 1 (10000,10000,10000) L_0x555f097970a0/d;
L_0x555f097972a0/d .functor NOT 1, L_0x555f097973b0, C4<0>, C4<0>, C4<0>;
L_0x555f097972a0 .delay 1 (10000,10000,10000) L_0x555f097972a0/d;
L_0x555f097974a0/d .functor AND 1, L_0x555f09797650, L_0x555f097970a0, L_0x555f097972a0, C4<1>;
L_0x555f097974a0 .delay 1 (30000,30000,30000) L_0x555f097974a0/d;
L_0x555f09797740/d .functor XOR 1, L_0x555f097974a0, L_0x555f09799850, C4<0>, C4<0>;
L_0x555f09797740 .delay 1 (20000,20000,20000) L_0x555f09797740/d;
L_0x555f097978a0/d .functor XOR 1, L_0x555f09799720, L_0x555f09797740, C4<0>, C4<0>;
L_0x555f097978a0 .delay 1 (20000,20000,20000) L_0x555f097978a0/d;
L_0x555f09797a00/d .functor XOR 1, L_0x555f097978a0, L_0x555f09795740, C4<0>, C4<0>;
L_0x555f09797a00 .delay 1 (20000,20000,20000) L_0x555f09797a00/d;
L_0x555f09797bf0/d .functor AND 1, L_0x555f09799720, L_0x555f09799850, C4<1>, C4<1>;
L_0x555f09797bf0 .delay 1 (20000,20000,20000) L_0x555f09797bf0/d;
L_0x555f09797da0/d .functor AND 1, L_0x555f09795740, L_0x555f097978a0, C4<1>, C4<1>;
L_0x555f09797da0 .delay 1 (20000,20000,20000) L_0x555f09797da0/d;
L_0x555f09797f00/d .functor OR 1, L_0x555f09797bf0, L_0x555f09797da0, C4<0>, C4<0>;
L_0x555f09797f00 .delay 1 (20000,20000,20000) L_0x555f09797f00/d;
L_0x555f097980b0/d .functor OR 1, L_0x555f09799720, L_0x555f09799850, C4<0>, C4<0>;
L_0x555f097980b0 .delay 1 (20000,20000,20000) L_0x555f097980b0/d;
L_0x555f09798220/d .functor XOR 1, v0x555f096e9e20_0, L_0x555f097980b0, C4<0>, C4<0>;
L_0x555f09798220 .delay 1 (20000,20000,20000) L_0x555f09798220/d;
L_0x555f097983d0/d .functor XOR 1, v0x555f096e9e20_0, L_0x555f09797bf0, C4<0>, C4<0>;
L_0x555f097983d0 .delay 1 (20000,20000,20000) L_0x555f097983d0/d;
L_0x555f097985a0/d .functor XOR 1, L_0x555f09799720, L_0x555f09799850, C4<0>, C4<0>;
L_0x555f097985a0 .delay 1 (20000,20000,20000) L_0x555f097985a0/d;
v0x555f096eb1b0_0 .net "AB", 0 0, L_0x555f09797bf0;  1 drivers
v0x555f096eb290_0 .net "AorB", 0 0, L_0x555f097980b0;  1 drivers
v0x555f096eb350_0 .net "AxorB", 0 0, L_0x555f097985a0;  1 drivers
v0x555f096eb420_0 .net "AxorB2", 0 0, L_0x555f097978a0;  1 drivers
v0x555f096eb4c0_0 .net "AxorBC", 0 0, L_0x555f09797da0;  1 drivers
v0x555f096eb560_0 .net *"_s1", 0 0, L_0x555f097971b0;  1 drivers
v0x555f096eb640_0 .net *"_s3", 0 0, L_0x555f097973b0;  1 drivers
v0x555f096eb720_0 .net *"_s5", 0 0, L_0x555f09797650;  1 drivers
v0x555f096eb800_0 .net "a", 0 0, L_0x555f09799720;  1 drivers
v0x555f096eb8c0_0 .net "address0", 0 0, v0x555f096e9c90_0;  1 drivers
v0x555f096eb960_0 .net "address1", 0 0, v0x555f096e9d50_0;  1 drivers
v0x555f096eba50_0 .net "b", 0 0, L_0x555f09799850;  1 drivers
v0x555f096ebb10_0 .net "carryin", 0 0, L_0x555f09795740;  alias, 1 drivers
v0x555f096ebbb0_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096ebca0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096ebd40_0 .net "invert", 0 0, v0x555f096e9e20_0;  1 drivers
v0x555f096ebde0_0 .net "nandand", 0 0, L_0x555f097983d0;  1 drivers
v0x555f096ebf90_0 .net "newB", 0 0, L_0x555f09797740;  1 drivers
v0x555f096ec030_0 .net "noror", 0 0, L_0x555f09798220;  1 drivers
v0x555f096ec0d0_0 .net "notControl1", 0 0, L_0x555f097970a0;  1 drivers
v0x555f096ec170_0 .net "notControl2", 0 0, L_0x555f097972a0;  1 drivers
v0x555f096ec210_0 .net "subtract", 0 0, L_0x555f097974a0;  1 drivers
v0x555f096ec2d0_0 .net "sum", 0 0, L_0x555f097994d0;  1 drivers
v0x555f096ec3a0_0 .net "sumval", 0 0, L_0x555f09797a00;  1 drivers
L_0x555f097971b0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097973b0 .part v0x555f097417c0_0, 2, 1;
L_0x555f09797650 .part v0x555f097417c0_0, 0, 1;
S_0x555f096e9940 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096e96b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096e9bb0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096e9c90_0 .var "address0", 0 0;
v0x555f096e9d50_0 .var "address1", 0 0;
v0x555f096e9e20_0 .var "invert", 0 0;
S_0x555f096e9f90 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096e96b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097987d0/d .functor NOT 1, v0x555f096e9c90_0, C4<0>, C4<0>, C4<0>;
L_0x555f097987d0 .delay 1 (10000,10000,10000) L_0x555f097987d0/d;
L_0x555f09798890/d .functor NOT 1, v0x555f096e9d50_0, C4<0>, C4<0>, C4<0>;
L_0x555f09798890 .delay 1 (10000,10000,10000) L_0x555f09798890/d;
L_0x555f097989a0/d .functor AND 1, v0x555f096e9c90_0, v0x555f096e9d50_0, C4<1>, C4<1>;
L_0x555f097989a0 .delay 1 (20000,20000,20000) L_0x555f097989a0/d;
L_0x555f09798b80/d .functor AND 1, v0x555f096e9c90_0, L_0x555f09798890, C4<1>, C4<1>;
L_0x555f09798b80 .delay 1 (20000,20000,20000) L_0x555f09798b80/d;
L_0x555f09798c90/d .functor AND 1, L_0x555f097987d0, v0x555f096e9d50_0, C4<1>, C4<1>;
L_0x555f09798c90 .delay 1 (20000,20000,20000) L_0x555f09798c90/d;
L_0x555f09798df0/d .functor AND 1, L_0x555f097987d0, L_0x555f09798890, C4<1>, C4<1>;
L_0x555f09798df0 .delay 1 (20000,20000,20000) L_0x555f09798df0/d;
L_0x555f09798f00/d .functor AND 1, L_0x555f09797a00, L_0x555f09798df0, C4<1>, C4<1>;
L_0x555f09798f00 .delay 1 (20000,20000,20000) L_0x555f09798f00/d;
L_0x555f09799060/d .functor AND 1, L_0x555f09798220, L_0x555f09798b80, C4<1>, C4<1>;
L_0x555f09799060 .delay 1 (20000,20000,20000) L_0x555f09799060/d;
L_0x555f09799210/d .functor AND 1, L_0x555f097983d0, L_0x555f09798c90, C4<1>, C4<1>;
L_0x555f09799210 .delay 1 (20000,20000,20000) L_0x555f09799210/d;
L_0x555f09799370/d .functor AND 1, L_0x555f097985a0, L_0x555f097989a0, C4<1>, C4<1>;
L_0x555f09799370 .delay 1 (20000,20000,20000) L_0x555f09799370/d;
L_0x555f097994d0/d .functor OR 1, L_0x555f09798f00, L_0x555f09799060, L_0x555f09799210, L_0x555f09799370;
L_0x555f097994d0 .delay 1 (40000,40000,40000) L_0x555f097994d0/d;
v0x555f096ea220_0 .net "A0andA1", 0 0, L_0x555f097989a0;  1 drivers
v0x555f096ea2e0_0 .net "A0andnotA1", 0 0, L_0x555f09798b80;  1 drivers
v0x555f096ea3a0_0 .net "addr0", 0 0, v0x555f096e9c90_0;  alias, 1 drivers
v0x555f096ea470_0 .net "addr1", 0 0, v0x555f096e9d50_0;  alias, 1 drivers
v0x555f096ea540_0 .net "in0", 0 0, L_0x555f09797a00;  alias, 1 drivers
v0x555f096ea630_0 .net "in0and", 0 0, L_0x555f09798f00;  1 drivers
v0x555f096ea6d0_0 .net "in1", 0 0, L_0x555f09798220;  alias, 1 drivers
v0x555f096ea770_0 .net "in1and", 0 0, L_0x555f09799060;  1 drivers
v0x555f096ea830_0 .net "in2", 0 0, L_0x555f097983d0;  alias, 1 drivers
v0x555f096ea980_0 .net "in2and", 0 0, L_0x555f09799210;  1 drivers
v0x555f096eaa40_0 .net "in3", 0 0, L_0x555f097985a0;  alias, 1 drivers
v0x555f096eab00_0 .net "in3and", 0 0, L_0x555f09799370;  1 drivers
v0x555f096eabc0_0 .net "notA0", 0 0, L_0x555f097987d0;  1 drivers
v0x555f096eac80_0 .net "notA0andA1", 0 0, L_0x555f09798c90;  1 drivers
v0x555f096ead40_0 .net "notA0andnotA1", 0 0, L_0x555f09798df0;  1 drivers
v0x555f096eae00_0 .net "notA1", 0 0, L_0x555f09798890;  1 drivers
v0x555f096eaec0_0 .net "out", 0 0, L_0x555f097994d0;  alias, 1 drivers
S_0x555f096ec600 .scope generate, "genblock[3]" "genblock[3]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096ec7f0 .param/l "i" 0 3 30, +C4<011>;
v0x555f096f2590_0 .net "carryout2", 0 0, L_0x555f0979a700;  1 drivers
S_0x555f096ec8b0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096ec600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f09799980/d .functor NOT 1, L_0x555f09799a40, C4<0>, C4<0>, C4<0>;
L_0x555f09799980 .delay 1 (10000,10000,10000) L_0x555f09799980/d;
L_0x555f09799ae0/d .functor NOT 1, L_0x555f09799bf0, C4<0>, C4<0>, C4<0>;
L_0x555f09799ae0 .delay 1 (10000,10000,10000) L_0x555f09799ae0/d;
L_0x555f09799ce0/d .functor AND 1, L_0x555f09799e90, L_0x555f09799980, L_0x555f09799ae0, C4<1>;
L_0x555f09799ce0 .delay 1 (30000,30000,30000) L_0x555f09799ce0/d;
L_0x555f09799f80/d .functor XOR 1, L_0x555f09799ce0, L_0x555f0979bfc0, C4<0>, C4<0>;
L_0x555f09799f80 .delay 1 (20000,20000,20000) L_0x555f09799f80/d;
L_0x555f0979a0e0/d .functor XOR 1, L_0x555f0979bf20, L_0x555f09799f80, C4<0>, C4<0>;
L_0x555f0979a0e0 .delay 1 (20000,20000,20000) L_0x555f0979a0e0/d;
L_0x555f0979a240/d .functor XOR 1, L_0x555f0979a0e0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f0979a240 .delay 1 (20000,20000,20000) L_0x555f0979a240/d;
L_0x555f0979a3f0/d .functor AND 1, L_0x555f0979bf20, L_0x555f0979bfc0, C4<1>, C4<1>;
L_0x555f0979a3f0 .delay 1 (20000,20000,20000) L_0x555f0979a3f0/d;
L_0x555f0979a5a0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f0979a0e0, C4<1>, C4<1>;
L_0x555f0979a5a0 .delay 1 (20000,20000,20000) L_0x555f0979a5a0/d;
L_0x555f0979a700/d .functor OR 1, L_0x555f0979a3f0, L_0x555f0979a5a0, C4<0>, C4<0>;
L_0x555f0979a700 .delay 1 (20000,20000,20000) L_0x555f0979a700/d;
L_0x555f0979a8b0/d .functor OR 1, L_0x555f0979bf20, L_0x555f0979bfc0, C4<0>, C4<0>;
L_0x555f0979a8b0 .delay 1 (20000,20000,20000) L_0x555f0979a8b0/d;
L_0x555f0979aa20/d .functor XOR 1, v0x555f096ed020_0, L_0x555f0979a8b0, C4<0>, C4<0>;
L_0x555f0979aa20 .delay 1 (20000,20000,20000) L_0x555f0979aa20/d;
L_0x555f0979abd0/d .functor XOR 1, v0x555f096ed020_0, L_0x555f0979a3f0, C4<0>, C4<0>;
L_0x555f0979abd0 .delay 1 (20000,20000,20000) L_0x555f0979abd0/d;
L_0x555f0979ada0/d .functor XOR 1, L_0x555f0979bf20, L_0x555f0979bfc0, C4<0>, C4<0>;
L_0x555f0979ada0 .delay 1 (20000,20000,20000) L_0x555f0979ada0/d;
v0x555f096ee370_0 .net "AB", 0 0, L_0x555f0979a3f0;  1 drivers
v0x555f096ee450_0 .net "AorB", 0 0, L_0x555f0979a8b0;  1 drivers
v0x555f096ee510_0 .net "AxorB", 0 0, L_0x555f0979ada0;  1 drivers
v0x555f096ee5e0_0 .net "AxorB2", 0 0, L_0x555f0979a0e0;  1 drivers
v0x555f096ee680_0 .net "AxorBC", 0 0, L_0x555f0979a5a0;  1 drivers
v0x555f096ee720_0 .net *"_s1", 0 0, L_0x555f09799a40;  1 drivers
v0x555f096ee800_0 .net *"_s3", 0 0, L_0x555f09799bf0;  1 drivers
v0x555f096ee8e0_0 .net *"_s5", 0 0, L_0x555f09799e90;  1 drivers
v0x555f096ee9c0_0 .net "a", 0 0, L_0x555f0979bf20;  1 drivers
v0x555f096eea80_0 .net "address0", 0 0, v0x555f096ece90_0;  1 drivers
v0x555f096eeb20_0 .net "address1", 0 0, v0x555f096ecf50_0;  1 drivers
v0x555f096eec10_0 .net "b", 0 0, L_0x555f0979bfc0;  1 drivers
v0x555f096eecd0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096eed70_0 .net "carryout", 0 0, L_0x555f0979a700;  alias, 1 drivers
v0x555f096eee30_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096eeef0_0 .net "invert", 0 0, v0x555f096ed020_0;  1 drivers
v0x555f096eef90_0 .net "nandand", 0 0, L_0x555f0979abd0;  1 drivers
v0x555f096ef140_0 .net "newB", 0 0, L_0x555f09799f80;  1 drivers
v0x555f096ef1e0_0 .net "noror", 0 0, L_0x555f0979aa20;  1 drivers
v0x555f096ef280_0 .net "notControl1", 0 0, L_0x555f09799980;  1 drivers
v0x555f096ef320_0 .net "notControl2", 0 0, L_0x555f09799ae0;  1 drivers
v0x555f096ef3c0_0 .net "subtract", 0 0, L_0x555f09799ce0;  1 drivers
v0x555f096ef480_0 .net "sum", 0 0, L_0x555f0979bcd0;  1 drivers
v0x555f096ef550_0 .net "sumval", 0 0, L_0x555f0979a240;  1 drivers
L_0x555f09799a40 .part v0x555f097417c0_0, 1, 1;
L_0x555f09799bf0 .part v0x555f097417c0_0, 2, 1;
L_0x555f09799e90 .part v0x555f097417c0_0, 0, 1;
S_0x555f096ecb20 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096ec8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096ecdb0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096ece90_0 .var "address0", 0 0;
v0x555f096ecf50_0 .var "address1", 0 0;
v0x555f096ed020_0 .var "invert", 0 0;
S_0x555f096ed190 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096ec8b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0979afd0/d .functor NOT 1, v0x555f096ece90_0, C4<0>, C4<0>, C4<0>;
L_0x555f0979afd0 .delay 1 (10000,10000,10000) L_0x555f0979afd0/d;
L_0x555f0979b090/d .functor NOT 1, v0x555f096ecf50_0, C4<0>, C4<0>, C4<0>;
L_0x555f0979b090 .delay 1 (10000,10000,10000) L_0x555f0979b090/d;
L_0x555f0979b1a0/d .functor AND 1, v0x555f096ece90_0, v0x555f096ecf50_0, C4<1>, C4<1>;
L_0x555f0979b1a0 .delay 1 (20000,20000,20000) L_0x555f0979b1a0/d;
L_0x555f0979b380/d .functor AND 1, v0x555f096ece90_0, L_0x555f0979b090, C4<1>, C4<1>;
L_0x555f0979b380 .delay 1 (20000,20000,20000) L_0x555f0979b380/d;
L_0x555f0979b490/d .functor AND 1, L_0x555f0979afd0, v0x555f096ecf50_0, C4<1>, C4<1>;
L_0x555f0979b490 .delay 1 (20000,20000,20000) L_0x555f0979b490/d;
L_0x555f0979b5f0/d .functor AND 1, L_0x555f0979afd0, L_0x555f0979b090, C4<1>, C4<1>;
L_0x555f0979b5f0 .delay 1 (20000,20000,20000) L_0x555f0979b5f0/d;
L_0x555f0979b700/d .functor AND 1, L_0x555f0979a240, L_0x555f0979b5f0, C4<1>, C4<1>;
L_0x555f0979b700 .delay 1 (20000,20000,20000) L_0x555f0979b700/d;
L_0x555f0979b860/d .functor AND 1, L_0x555f0979aa20, L_0x555f0979b380, C4<1>, C4<1>;
L_0x555f0979b860 .delay 1 (20000,20000,20000) L_0x555f0979b860/d;
L_0x555f0979ba10/d .functor AND 1, L_0x555f0979abd0, L_0x555f0979b490, C4<1>, C4<1>;
L_0x555f0979ba10 .delay 1 (20000,20000,20000) L_0x555f0979ba10/d;
L_0x555f0979bb70/d .functor AND 1, L_0x555f0979ada0, L_0x555f0979b1a0, C4<1>, C4<1>;
L_0x555f0979bb70 .delay 1 (20000,20000,20000) L_0x555f0979bb70/d;
L_0x555f0979bcd0/d .functor OR 1, L_0x555f0979b700, L_0x555f0979b860, L_0x555f0979ba10, L_0x555f0979bb70;
L_0x555f0979bcd0 .delay 1 (40000,40000,40000) L_0x555f0979bcd0/d;
v0x555f096ed470_0 .net "A0andA1", 0 0, L_0x555f0979b1a0;  1 drivers
v0x555f096ed530_0 .net "A0andnotA1", 0 0, L_0x555f0979b380;  1 drivers
v0x555f096ed5f0_0 .net "addr0", 0 0, v0x555f096ece90_0;  alias, 1 drivers
v0x555f096ed6c0_0 .net "addr1", 0 0, v0x555f096ecf50_0;  alias, 1 drivers
v0x555f096ed790_0 .net "in0", 0 0, L_0x555f0979a240;  alias, 1 drivers
v0x555f096ed880_0 .net "in0and", 0 0, L_0x555f0979b700;  1 drivers
v0x555f096ed920_0 .net "in1", 0 0, L_0x555f0979aa20;  alias, 1 drivers
v0x555f096ed9c0_0 .net "in1and", 0 0, L_0x555f0979b860;  1 drivers
v0x555f096eda80_0 .net "in2", 0 0, L_0x555f0979abd0;  alias, 1 drivers
v0x555f096edb40_0 .net "in2and", 0 0, L_0x555f0979ba10;  1 drivers
v0x555f096edc00_0 .net "in3", 0 0, L_0x555f0979ada0;  alias, 1 drivers
v0x555f096edcc0_0 .net "in3and", 0 0, L_0x555f0979bb70;  1 drivers
v0x555f096edd80_0 .net "notA0", 0 0, L_0x555f0979afd0;  1 drivers
v0x555f096ede40_0 .net "notA0andA1", 0 0, L_0x555f0979b490;  1 drivers
v0x555f096edf00_0 .net "notA0andnotA1", 0 0, L_0x555f0979b5f0;  1 drivers
v0x555f096edfc0_0 .net "notA1", 0 0, L_0x555f0979b090;  1 drivers
v0x555f096ee080_0 .net "out", 0 0, L_0x555f0979bcd0;  alias, 1 drivers
S_0x555f096ef6a0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096ec600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0979c060/d .functor NOT 1, L_0x555f0979c170, C4<0>, C4<0>, C4<0>;
L_0x555f0979c060 .delay 1 (10000,10000,10000) L_0x555f0979c060/d;
L_0x555f0979c260/d .functor NOT 1, L_0x555f0979c370, C4<0>, C4<0>, C4<0>;
L_0x555f0979c260 .delay 1 (10000,10000,10000) L_0x555f0979c260/d;
L_0x555f0979c460/d .functor AND 1, L_0x555f0979c610, L_0x555f0979c060, L_0x555f0979c260, C4<1>;
L_0x555f0979c460 .delay 1 (30000,30000,30000) L_0x555f0979c460/d;
L_0x555f0979c700/d .functor XOR 1, L_0x555f0979c460, L_0x555f0979e780, C4<0>, C4<0>;
L_0x555f0979c700 .delay 1 (20000,20000,20000) L_0x555f0979c700/d;
L_0x555f0979c860/d .functor XOR 1, L_0x555f0979e6e0, L_0x555f0979c700, C4<0>, C4<0>;
L_0x555f0979c860 .delay 1 (20000,20000,20000) L_0x555f0979c860/d;
L_0x555f0979c9c0/d .functor XOR 1, L_0x555f0979c860, L_0x555f0979a700, C4<0>, C4<0>;
L_0x555f0979c9c0 .delay 1 (20000,20000,20000) L_0x555f0979c9c0/d;
L_0x555f0979cbb0/d .functor AND 1, L_0x555f0979e6e0, L_0x555f0979e780, C4<1>, C4<1>;
L_0x555f0979cbb0 .delay 1 (20000,20000,20000) L_0x555f0979cbb0/d;
L_0x555f0979cd60/d .functor AND 1, L_0x555f0979a700, L_0x555f0979c860, C4<1>, C4<1>;
L_0x555f0979cd60 .delay 1 (20000,20000,20000) L_0x555f0979cd60/d;
L_0x555f0979cec0/d .functor OR 1, L_0x555f0979cbb0, L_0x555f0979cd60, C4<0>, C4<0>;
L_0x555f0979cec0 .delay 1 (20000,20000,20000) L_0x555f0979cec0/d;
L_0x555f0979d070/d .functor OR 1, L_0x555f0979e6e0, L_0x555f0979e780, C4<0>, C4<0>;
L_0x555f0979d070 .delay 1 (20000,20000,20000) L_0x555f0979d070/d;
L_0x555f0979d1e0/d .functor XOR 1, v0x555f096eff20_0, L_0x555f0979d070, C4<0>, C4<0>;
L_0x555f0979d1e0 .delay 1 (20000,20000,20000) L_0x555f0979d1e0/d;
L_0x555f0979d390/d .functor XOR 1, v0x555f096eff20_0, L_0x555f0979cbb0, C4<0>, C4<0>;
L_0x555f0979d390 .delay 1 (20000,20000,20000) L_0x555f0979d390/d;
L_0x555f0979d560/d .functor XOR 1, L_0x555f0979e6e0, L_0x555f0979e780, C4<0>, C4<0>;
L_0x555f0979d560 .delay 1 (20000,20000,20000) L_0x555f0979d560/d;
v0x555f096f1270_0 .net "AB", 0 0, L_0x555f0979cbb0;  1 drivers
v0x555f096f1350_0 .net "AorB", 0 0, L_0x555f0979d070;  1 drivers
v0x555f096f1410_0 .net "AxorB", 0 0, L_0x555f0979d560;  1 drivers
v0x555f096f14e0_0 .net "AxorB2", 0 0, L_0x555f0979c860;  1 drivers
v0x555f096f1580_0 .net "AxorBC", 0 0, L_0x555f0979cd60;  1 drivers
v0x555f096f1620_0 .net *"_s1", 0 0, L_0x555f0979c170;  1 drivers
v0x555f096f1700_0 .net *"_s3", 0 0, L_0x555f0979c370;  1 drivers
v0x555f096f17e0_0 .net *"_s5", 0 0, L_0x555f0979c610;  1 drivers
v0x555f096f18c0_0 .net "a", 0 0, L_0x555f0979e6e0;  1 drivers
v0x555f096f1980_0 .net "address0", 0 0, v0x555f096efd90_0;  1 drivers
v0x555f096f1a20_0 .net "address1", 0 0, v0x555f096efe50_0;  1 drivers
v0x555f096f1b10_0 .net "b", 0 0, L_0x555f0979e780;  1 drivers
v0x555f096f1bd0_0 .net "carryin", 0 0, L_0x555f0979a700;  alias, 1 drivers
v0x555f096f1c70_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096f1d10_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f1db0_0 .net "invert", 0 0, v0x555f096eff20_0;  1 drivers
v0x555f096f1e50_0 .net "nandand", 0 0, L_0x555f0979d390;  1 drivers
v0x555f096f2000_0 .net "newB", 0 0, L_0x555f0979c700;  1 drivers
v0x555f096f20a0_0 .net "noror", 0 0, L_0x555f0979d1e0;  1 drivers
v0x555f096f2170_0 .net "notControl1", 0 0, L_0x555f0979c060;  1 drivers
v0x555f096f2210_0 .net "notControl2", 0 0, L_0x555f0979c260;  1 drivers
v0x555f096f22b0_0 .net "subtract", 0 0, L_0x555f0979c460;  1 drivers
v0x555f096f2370_0 .net "sum", 0 0, L_0x555f0979e490;  1 drivers
v0x555f096f2440_0 .net "sumval", 0 0, L_0x555f0979c9c0;  1 drivers
L_0x555f0979c170 .part v0x555f097417c0_0, 1, 1;
L_0x555f0979c370 .part v0x555f097417c0_0, 2, 1;
L_0x555f0979c610 .part v0x555f097417c0_0, 0, 1;
S_0x555f096ef930 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096ef6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096efba0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096efd90_0 .var "address0", 0 0;
v0x555f096efe50_0 .var "address1", 0 0;
v0x555f096eff20_0 .var "invert", 0 0;
S_0x555f096f0090 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096ef6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0979d790/d .functor NOT 1, v0x555f096efd90_0, C4<0>, C4<0>, C4<0>;
L_0x555f0979d790 .delay 1 (10000,10000,10000) L_0x555f0979d790/d;
L_0x555f0979d850/d .functor NOT 1, v0x555f096efe50_0, C4<0>, C4<0>, C4<0>;
L_0x555f0979d850 .delay 1 (10000,10000,10000) L_0x555f0979d850/d;
L_0x555f0979d960/d .functor AND 1, v0x555f096efd90_0, v0x555f096efe50_0, C4<1>, C4<1>;
L_0x555f0979d960 .delay 1 (20000,20000,20000) L_0x555f0979d960/d;
L_0x555f0979db40/d .functor AND 1, v0x555f096efd90_0, L_0x555f0979d850, C4<1>, C4<1>;
L_0x555f0979db40 .delay 1 (20000,20000,20000) L_0x555f0979db40/d;
L_0x555f0979dc50/d .functor AND 1, L_0x555f0979d790, v0x555f096efe50_0, C4<1>, C4<1>;
L_0x555f0979dc50 .delay 1 (20000,20000,20000) L_0x555f0979dc50/d;
L_0x555f0979ddb0/d .functor AND 1, L_0x555f0979d790, L_0x555f0979d850, C4<1>, C4<1>;
L_0x555f0979ddb0 .delay 1 (20000,20000,20000) L_0x555f0979ddb0/d;
L_0x555f0979dec0/d .functor AND 1, L_0x555f0979c9c0, L_0x555f0979ddb0, C4<1>, C4<1>;
L_0x555f0979dec0 .delay 1 (20000,20000,20000) L_0x555f0979dec0/d;
L_0x555f0979e020/d .functor AND 1, L_0x555f0979d1e0, L_0x555f0979db40, C4<1>, C4<1>;
L_0x555f0979e020 .delay 1 (20000,20000,20000) L_0x555f0979e020/d;
L_0x555f0979e1d0/d .functor AND 1, L_0x555f0979d390, L_0x555f0979dc50, C4<1>, C4<1>;
L_0x555f0979e1d0 .delay 1 (20000,20000,20000) L_0x555f0979e1d0/d;
L_0x555f0979e330/d .functor AND 1, L_0x555f0979d560, L_0x555f0979d960, C4<1>, C4<1>;
L_0x555f0979e330 .delay 1 (20000,20000,20000) L_0x555f0979e330/d;
L_0x555f0979e490/d .functor OR 1, L_0x555f0979dec0, L_0x555f0979e020, L_0x555f0979e1d0, L_0x555f0979e330;
L_0x555f0979e490 .delay 1 (40000,40000,40000) L_0x555f0979e490/d;
v0x555f096f0370_0 .net "A0andA1", 0 0, L_0x555f0979d960;  1 drivers
v0x555f096f0430_0 .net "A0andnotA1", 0 0, L_0x555f0979db40;  1 drivers
v0x555f096f04f0_0 .net "addr0", 0 0, v0x555f096efd90_0;  alias, 1 drivers
v0x555f096f05c0_0 .net "addr1", 0 0, v0x555f096efe50_0;  alias, 1 drivers
v0x555f096f0690_0 .net "in0", 0 0, L_0x555f0979c9c0;  alias, 1 drivers
v0x555f096f0780_0 .net "in0and", 0 0, L_0x555f0979dec0;  1 drivers
v0x555f096f0820_0 .net "in1", 0 0, L_0x555f0979d1e0;  alias, 1 drivers
v0x555f096f08c0_0 .net "in1and", 0 0, L_0x555f0979e020;  1 drivers
v0x555f096f0980_0 .net "in2", 0 0, L_0x555f0979d390;  alias, 1 drivers
v0x555f096f0a40_0 .net "in2and", 0 0, L_0x555f0979e1d0;  1 drivers
v0x555f096f0b00_0 .net "in3", 0 0, L_0x555f0979d560;  alias, 1 drivers
v0x555f096f0bc0_0 .net "in3and", 0 0, L_0x555f0979e330;  1 drivers
v0x555f096f0c80_0 .net "notA0", 0 0, L_0x555f0979d790;  1 drivers
v0x555f096f0d40_0 .net "notA0andA1", 0 0, L_0x555f0979dc50;  1 drivers
v0x555f096f0e00_0 .net "notA0andnotA1", 0 0, L_0x555f0979ddb0;  1 drivers
v0x555f096f0ec0_0 .net "notA1", 0 0, L_0x555f0979d850;  1 drivers
v0x555f096f0f80_0 .net "out", 0 0, L_0x555f0979e490;  alias, 1 drivers
S_0x555f096f2650 .scope generate, "genblock[5]" "genblock[5]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096f2840 .param/l "i" 0 3 30, +C4<0101>;
v0x555f096f84c0_0 .net "carryout2", 0 0, L_0x555f0979f690;  1 drivers
S_0x555f096f2920 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096f2650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f0979e870/d .functor NOT 1, L_0x555f0979e980, C4<0>, C4<0>, C4<0>;
L_0x555f0979e870 .delay 1 (10000,10000,10000) L_0x555f0979e870/d;
L_0x555f0979ea70/d .functor NOT 1, L_0x555f0979eb80, C4<0>, C4<0>, C4<0>;
L_0x555f0979ea70 .delay 1 (10000,10000,10000) L_0x555f0979ea70/d;
L_0x555f0979ec70/d .functor AND 1, L_0x555f0979ee20, L_0x555f0979e870, L_0x555f0979ea70, C4<1>;
L_0x555f0979ec70 .delay 1 (30000,30000,30000) L_0x555f0979ec70/d;
L_0x555f0979ef10/d .functor XOR 1, L_0x555f0979ec70, L_0x555f097a0f50, C4<0>, C4<0>;
L_0x555f0979ef10 .delay 1 (20000,20000,20000) L_0x555f0979ef10/d;
L_0x555f0979f070/d .functor XOR 1, L_0x555f097a0eb0, L_0x555f0979ef10, C4<0>, C4<0>;
L_0x555f0979f070 .delay 1 (20000,20000,20000) L_0x555f0979f070/d;
L_0x555f0979f1d0/d .functor XOR 1, L_0x555f0979f070, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f0979f1d0 .delay 1 (20000,20000,20000) L_0x555f0979f1d0/d;
L_0x555f0979f380/d .functor AND 1, L_0x555f097a0eb0, L_0x555f097a0f50, C4<1>, C4<1>;
L_0x555f0979f380 .delay 1 (20000,20000,20000) L_0x555f0979f380/d;
L_0x555f0979f530/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f0979f070, C4<1>, C4<1>;
L_0x555f0979f530 .delay 1 (20000,20000,20000) L_0x555f0979f530/d;
L_0x555f0979f690/d .functor OR 1, L_0x555f0979f380, L_0x555f0979f530, C4<0>, C4<0>;
L_0x555f0979f690 .delay 1 (20000,20000,20000) L_0x555f0979f690/d;
L_0x555f0979f840/d .functor OR 1, L_0x555f097a0eb0, L_0x555f097a0f50, C4<0>, C4<0>;
L_0x555f0979f840 .delay 1 (20000,20000,20000) L_0x555f0979f840/d;
L_0x555f0979f9b0/d .functor XOR 1, v0x555f096f3060_0, L_0x555f0979f840, C4<0>, C4<0>;
L_0x555f0979f9b0 .delay 1 (20000,20000,20000) L_0x555f0979f9b0/d;
L_0x555f0979fb60/d .functor XOR 1, v0x555f096f3060_0, L_0x555f0979f380, C4<0>, C4<0>;
L_0x555f0979fb60 .delay 1 (20000,20000,20000) L_0x555f0979fb60/d;
L_0x555f0979fd30/d .functor XOR 1, L_0x555f097a0eb0, L_0x555f097a0f50, C4<0>, C4<0>;
L_0x555f0979fd30 .delay 1 (20000,20000,20000) L_0x555f0979fd30/d;
v0x555f096f43b0_0 .net "AB", 0 0, L_0x555f0979f380;  1 drivers
v0x555f096f4490_0 .net "AorB", 0 0, L_0x555f0979f840;  1 drivers
v0x555f096f4550_0 .net "AxorB", 0 0, L_0x555f0979fd30;  1 drivers
v0x555f096f4620_0 .net "AxorB2", 0 0, L_0x555f0979f070;  1 drivers
v0x555f096f46c0_0 .net "AxorBC", 0 0, L_0x555f0979f530;  1 drivers
v0x555f096f4760_0 .net *"_s1", 0 0, L_0x555f0979e980;  1 drivers
v0x555f096f4840_0 .net *"_s3", 0 0, L_0x555f0979eb80;  1 drivers
v0x555f096f4920_0 .net *"_s5", 0 0, L_0x555f0979ee20;  1 drivers
v0x555f096f4a00_0 .net "a", 0 0, L_0x555f097a0eb0;  1 drivers
v0x555f096f4ac0_0 .net "address0", 0 0, v0x555f096f2ed0_0;  1 drivers
v0x555f096f4b60_0 .net "address1", 0 0, v0x555f096f2f90_0;  1 drivers
v0x555f096f4c50_0 .net "b", 0 0, L_0x555f097a0f50;  1 drivers
v0x555f096f4d10_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096f4db0_0 .net "carryout", 0 0, L_0x555f0979f690;  alias, 1 drivers
v0x555f096f4e70_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f4f30_0 .net "invert", 0 0, v0x555f096f3060_0;  1 drivers
v0x555f096f4fd0_0 .net "nandand", 0 0, L_0x555f0979fb60;  1 drivers
v0x555f096f5180_0 .net "newB", 0 0, L_0x555f0979ef10;  1 drivers
v0x555f096f5220_0 .net "noror", 0 0, L_0x555f0979f9b0;  1 drivers
v0x555f096f52c0_0 .net "notControl1", 0 0, L_0x555f0979e870;  1 drivers
v0x555f096f5360_0 .net "notControl2", 0 0, L_0x555f0979ea70;  1 drivers
v0x555f096f5400_0 .net "subtract", 0 0, L_0x555f0979ec70;  1 drivers
v0x555f096f54c0_0 .net "sum", 0 0, L_0x555f097a0c60;  1 drivers
v0x555f096f5590_0 .net "sumval", 0 0, L_0x555f0979f1d0;  1 drivers
L_0x555f0979e980 .part v0x555f097417c0_0, 1, 1;
L_0x555f0979eb80 .part v0x555f097417c0_0, 2, 1;
L_0x555f0979ee20 .part v0x555f097417c0_0, 0, 1;
S_0x555f096f2b90 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096f2920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096f2df0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f2ed0_0 .var "address0", 0 0;
v0x555f096f2f90_0 .var "address1", 0 0;
v0x555f096f3060_0 .var "invert", 0 0;
S_0x555f096f31d0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096f2920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f0979ff60/d .functor NOT 1, v0x555f096f2ed0_0, C4<0>, C4<0>, C4<0>;
L_0x555f0979ff60 .delay 1 (10000,10000,10000) L_0x555f0979ff60/d;
L_0x555f097a0020/d .functor NOT 1, v0x555f096f2f90_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a0020 .delay 1 (10000,10000,10000) L_0x555f097a0020/d;
L_0x555f097a0130/d .functor AND 1, v0x555f096f2ed0_0, v0x555f096f2f90_0, C4<1>, C4<1>;
L_0x555f097a0130 .delay 1 (20000,20000,20000) L_0x555f097a0130/d;
L_0x555f097a0310/d .functor AND 1, v0x555f096f2ed0_0, L_0x555f097a0020, C4<1>, C4<1>;
L_0x555f097a0310 .delay 1 (20000,20000,20000) L_0x555f097a0310/d;
L_0x555f097a0420/d .functor AND 1, L_0x555f0979ff60, v0x555f096f2f90_0, C4<1>, C4<1>;
L_0x555f097a0420 .delay 1 (20000,20000,20000) L_0x555f097a0420/d;
L_0x555f097a0580/d .functor AND 1, L_0x555f0979ff60, L_0x555f097a0020, C4<1>, C4<1>;
L_0x555f097a0580 .delay 1 (20000,20000,20000) L_0x555f097a0580/d;
L_0x555f097a0690/d .functor AND 1, L_0x555f0979f1d0, L_0x555f097a0580, C4<1>, C4<1>;
L_0x555f097a0690 .delay 1 (20000,20000,20000) L_0x555f097a0690/d;
L_0x555f097a07f0/d .functor AND 1, L_0x555f0979f9b0, L_0x555f097a0310, C4<1>, C4<1>;
L_0x555f097a07f0 .delay 1 (20000,20000,20000) L_0x555f097a07f0/d;
L_0x555f097a09a0/d .functor AND 1, L_0x555f0979fb60, L_0x555f097a0420, C4<1>, C4<1>;
L_0x555f097a09a0 .delay 1 (20000,20000,20000) L_0x555f097a09a0/d;
L_0x555f097a0b00/d .functor AND 1, L_0x555f0979fd30, L_0x555f097a0130, C4<1>, C4<1>;
L_0x555f097a0b00 .delay 1 (20000,20000,20000) L_0x555f097a0b00/d;
L_0x555f097a0c60/d .functor OR 1, L_0x555f097a0690, L_0x555f097a07f0, L_0x555f097a09a0, L_0x555f097a0b00;
L_0x555f097a0c60 .delay 1 (40000,40000,40000) L_0x555f097a0c60/d;
v0x555f096f34b0_0 .net "A0andA1", 0 0, L_0x555f097a0130;  1 drivers
v0x555f096f3570_0 .net "A0andnotA1", 0 0, L_0x555f097a0310;  1 drivers
v0x555f096f3630_0 .net "addr0", 0 0, v0x555f096f2ed0_0;  alias, 1 drivers
v0x555f096f3700_0 .net "addr1", 0 0, v0x555f096f2f90_0;  alias, 1 drivers
v0x555f096f37d0_0 .net "in0", 0 0, L_0x555f0979f1d0;  alias, 1 drivers
v0x555f096f38c0_0 .net "in0and", 0 0, L_0x555f097a0690;  1 drivers
v0x555f096f3960_0 .net "in1", 0 0, L_0x555f0979f9b0;  alias, 1 drivers
v0x555f096f3a00_0 .net "in1and", 0 0, L_0x555f097a07f0;  1 drivers
v0x555f096f3ac0_0 .net "in2", 0 0, L_0x555f0979fb60;  alias, 1 drivers
v0x555f096f3b80_0 .net "in2and", 0 0, L_0x555f097a09a0;  1 drivers
v0x555f096f3c40_0 .net "in3", 0 0, L_0x555f0979fd30;  alias, 1 drivers
v0x555f096f3d00_0 .net "in3and", 0 0, L_0x555f097a0b00;  1 drivers
v0x555f096f3dc0_0 .net "notA0", 0 0, L_0x555f0979ff60;  1 drivers
v0x555f096f3e80_0 .net "notA0andA1", 0 0, L_0x555f097a0420;  1 drivers
v0x555f096f3f40_0 .net "notA0andnotA1", 0 0, L_0x555f097a0580;  1 drivers
v0x555f096f4000_0 .net "notA1", 0 0, L_0x555f097a0020;  1 drivers
v0x555f096f40c0_0 .net "out", 0 0, L_0x555f097a0c60;  alias, 1 drivers
S_0x555f096f56e0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096f2650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097a1050/d .functor NOT 1, L_0x555f097a1110, C4<0>, C4<0>, C4<0>;
L_0x555f097a1050 .delay 1 (10000,10000,10000) L_0x555f097a1050/d;
L_0x555f097a1200/d .functor NOT 1, L_0x555f097a1310, C4<0>, C4<0>, C4<0>;
L_0x555f097a1200 .delay 1 (10000,10000,10000) L_0x555f097a1200/d;
L_0x555f097a1400/d .functor AND 1, L_0x555f097a15b0, L_0x555f097a1050, L_0x555f097a1200, C4<1>;
L_0x555f097a1400 .delay 1 (30000,30000,30000) L_0x555f097a1400/d;
L_0x555f097a16a0/d .functor XOR 1, L_0x555f097a1400, L_0x555f097a3720, C4<0>, C4<0>;
L_0x555f097a16a0 .delay 1 (20000,20000,20000) L_0x555f097a16a0/d;
L_0x555f097a1800/d .functor XOR 1, L_0x555f097a3680, L_0x555f097a16a0, C4<0>, C4<0>;
L_0x555f097a1800 .delay 1 (20000,20000,20000) L_0x555f097a1800/d;
L_0x555f097a1960/d .functor XOR 1, L_0x555f097a1800, L_0x555f0979f690, C4<0>, C4<0>;
L_0x555f097a1960 .delay 1 (20000,20000,20000) L_0x555f097a1960/d;
L_0x555f097a1b50/d .functor AND 1, L_0x555f097a3680, L_0x555f097a3720, C4<1>, C4<1>;
L_0x555f097a1b50 .delay 1 (20000,20000,20000) L_0x555f097a1b50/d;
L_0x555f097a1d00/d .functor AND 1, L_0x555f0979f690, L_0x555f097a1800, C4<1>, C4<1>;
L_0x555f097a1d00 .delay 1 (20000,20000,20000) L_0x555f097a1d00/d;
L_0x555f097a1e60/d .functor OR 1, L_0x555f097a1b50, L_0x555f097a1d00, C4<0>, C4<0>;
L_0x555f097a1e60 .delay 1 (20000,20000,20000) L_0x555f097a1e60/d;
L_0x555f097a2010/d .functor OR 1, L_0x555f097a3680, L_0x555f097a3720, C4<0>, C4<0>;
L_0x555f097a2010 .delay 1 (20000,20000,20000) L_0x555f097a2010/d;
L_0x555f097a2180/d .functor XOR 1, v0x555f096f5e50_0, L_0x555f097a2010, C4<0>, C4<0>;
L_0x555f097a2180 .delay 1 (20000,20000,20000) L_0x555f097a2180/d;
L_0x555f097a2330/d .functor XOR 1, v0x555f096f5e50_0, L_0x555f097a1b50, C4<0>, C4<0>;
L_0x555f097a2330 .delay 1 (20000,20000,20000) L_0x555f097a2330/d;
L_0x555f097a2500/d .functor XOR 1, L_0x555f097a3680, L_0x555f097a3720, C4<0>, C4<0>;
L_0x555f097a2500 .delay 1 (20000,20000,20000) L_0x555f097a2500/d;
v0x555f096f71a0_0 .net "AB", 0 0, L_0x555f097a1b50;  1 drivers
v0x555f096f7280_0 .net "AorB", 0 0, L_0x555f097a2010;  1 drivers
v0x555f096f7340_0 .net "AxorB", 0 0, L_0x555f097a2500;  1 drivers
v0x555f096f7410_0 .net "AxorB2", 0 0, L_0x555f097a1800;  1 drivers
v0x555f096f74b0_0 .net "AxorBC", 0 0, L_0x555f097a1d00;  1 drivers
v0x555f096f7550_0 .net *"_s1", 0 0, L_0x555f097a1110;  1 drivers
v0x555f096f7630_0 .net *"_s3", 0 0, L_0x555f097a1310;  1 drivers
v0x555f096f7710_0 .net *"_s5", 0 0, L_0x555f097a15b0;  1 drivers
v0x555f096f77f0_0 .net "a", 0 0, L_0x555f097a3680;  1 drivers
v0x555f096f78b0_0 .net "address0", 0 0, v0x555f096f5cc0_0;  1 drivers
v0x555f096f7950_0 .net "address1", 0 0, v0x555f096f5d80_0;  1 drivers
v0x555f096f7a40_0 .net "b", 0 0, L_0x555f097a3720;  1 drivers
v0x555f096f7b00_0 .net "carryin", 0 0, L_0x555f0979f690;  alias, 1 drivers
v0x555f096f7ba0_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096f7c40_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f7ce0_0 .net "invert", 0 0, v0x555f096f5e50_0;  1 drivers
v0x555f096f7d80_0 .net "nandand", 0 0, L_0x555f097a2330;  1 drivers
v0x555f096f7f30_0 .net "newB", 0 0, L_0x555f097a16a0;  1 drivers
v0x555f096f7fd0_0 .net "noror", 0 0, L_0x555f097a2180;  1 drivers
v0x555f096f80a0_0 .net "notControl1", 0 0, L_0x555f097a1050;  1 drivers
v0x555f096f8140_0 .net "notControl2", 0 0, L_0x555f097a1200;  1 drivers
v0x555f096f81e0_0 .net "subtract", 0 0, L_0x555f097a1400;  1 drivers
v0x555f096f82a0_0 .net "sum", 0 0, L_0x555f097a3430;  1 drivers
v0x555f096f8370_0 .net "sumval", 0 0, L_0x555f097a1960;  1 drivers
L_0x555f097a1110 .part v0x555f097417c0_0, 1, 1;
L_0x555f097a1310 .part v0x555f097417c0_0, 2, 1;
L_0x555f097a15b0 .part v0x555f097417c0_0, 0, 1;
S_0x555f096f5970 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096f56e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096f5be0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f5cc0_0 .var "address0", 0 0;
v0x555f096f5d80_0 .var "address1", 0 0;
v0x555f096f5e50_0 .var "invert", 0 0;
S_0x555f096f5fc0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096f56e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097a2730/d .functor NOT 1, v0x555f096f5cc0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a2730 .delay 1 (10000,10000,10000) L_0x555f097a2730/d;
L_0x555f097a27f0/d .functor NOT 1, v0x555f096f5d80_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a27f0 .delay 1 (10000,10000,10000) L_0x555f097a27f0/d;
L_0x555f097a2900/d .functor AND 1, v0x555f096f5cc0_0, v0x555f096f5d80_0, C4<1>, C4<1>;
L_0x555f097a2900 .delay 1 (20000,20000,20000) L_0x555f097a2900/d;
L_0x555f097a2ae0/d .functor AND 1, v0x555f096f5cc0_0, L_0x555f097a27f0, C4<1>, C4<1>;
L_0x555f097a2ae0 .delay 1 (20000,20000,20000) L_0x555f097a2ae0/d;
L_0x555f097a2bf0/d .functor AND 1, L_0x555f097a2730, v0x555f096f5d80_0, C4<1>, C4<1>;
L_0x555f097a2bf0 .delay 1 (20000,20000,20000) L_0x555f097a2bf0/d;
L_0x555f097a2d50/d .functor AND 1, L_0x555f097a2730, L_0x555f097a27f0, C4<1>, C4<1>;
L_0x555f097a2d50 .delay 1 (20000,20000,20000) L_0x555f097a2d50/d;
L_0x555f097a2e60/d .functor AND 1, L_0x555f097a1960, L_0x555f097a2d50, C4<1>, C4<1>;
L_0x555f097a2e60 .delay 1 (20000,20000,20000) L_0x555f097a2e60/d;
L_0x555f097a2fc0/d .functor AND 1, L_0x555f097a2180, L_0x555f097a2ae0, C4<1>, C4<1>;
L_0x555f097a2fc0 .delay 1 (20000,20000,20000) L_0x555f097a2fc0/d;
L_0x555f097a3170/d .functor AND 1, L_0x555f097a2330, L_0x555f097a2bf0, C4<1>, C4<1>;
L_0x555f097a3170 .delay 1 (20000,20000,20000) L_0x555f097a3170/d;
L_0x555f097a32d0/d .functor AND 1, L_0x555f097a2500, L_0x555f097a2900, C4<1>, C4<1>;
L_0x555f097a32d0 .delay 1 (20000,20000,20000) L_0x555f097a32d0/d;
L_0x555f097a3430/d .functor OR 1, L_0x555f097a2e60, L_0x555f097a2fc0, L_0x555f097a3170, L_0x555f097a32d0;
L_0x555f097a3430 .delay 1 (40000,40000,40000) L_0x555f097a3430/d;
v0x555f096f62a0_0 .net "A0andA1", 0 0, L_0x555f097a2900;  1 drivers
v0x555f096f6360_0 .net "A0andnotA1", 0 0, L_0x555f097a2ae0;  1 drivers
v0x555f096f6420_0 .net "addr0", 0 0, v0x555f096f5cc0_0;  alias, 1 drivers
v0x555f096f64f0_0 .net "addr1", 0 0, v0x555f096f5d80_0;  alias, 1 drivers
v0x555f096f65c0_0 .net "in0", 0 0, L_0x555f097a1960;  alias, 1 drivers
v0x555f096f66b0_0 .net "in0and", 0 0, L_0x555f097a2e60;  1 drivers
v0x555f096f6750_0 .net "in1", 0 0, L_0x555f097a2180;  alias, 1 drivers
v0x555f096f67f0_0 .net "in1and", 0 0, L_0x555f097a2fc0;  1 drivers
v0x555f096f68b0_0 .net "in2", 0 0, L_0x555f097a2330;  alias, 1 drivers
v0x555f096f6970_0 .net "in2and", 0 0, L_0x555f097a3170;  1 drivers
v0x555f096f6a30_0 .net "in3", 0 0, L_0x555f097a2500;  alias, 1 drivers
v0x555f096f6af0_0 .net "in3and", 0 0, L_0x555f097a32d0;  1 drivers
v0x555f096f6bb0_0 .net "notA0", 0 0, L_0x555f097a2730;  1 drivers
v0x555f096f6c70_0 .net "notA0andA1", 0 0, L_0x555f097a2bf0;  1 drivers
v0x555f096f6d30_0 .net "notA0andnotA1", 0 0, L_0x555f097a2d50;  1 drivers
v0x555f096f6df0_0 .net "notA1", 0 0, L_0x555f097a27f0;  1 drivers
v0x555f096f6eb0_0 .net "out", 0 0, L_0x555f097a3430;  alias, 1 drivers
S_0x555f096f85d0 .scope generate, "genblock[7]" "genblock[7]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096f8810 .param/l "i" 0 3 30, +C4<0111>;
v0x555f096fe670_0 .net "carryout2", 0 0, L_0x555f097a4650;  1 drivers
S_0x555f096f88f0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096f85d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097a3830/d .functor NOT 1, L_0x555f097a3940, C4<0>, C4<0>, C4<0>;
L_0x555f097a3830 .delay 1 (10000,10000,10000) L_0x555f097a3830/d;
L_0x555f097a3a30/d .functor NOT 1, L_0x555f097a3b40, C4<0>, C4<0>, C4<0>;
L_0x555f097a3a30 .delay 1 (10000,10000,10000) L_0x555f097a3a30/d;
L_0x555f097a3c30/d .functor AND 1, L_0x555f097a3de0, L_0x555f097a3830, L_0x555f097a3a30, C4<1>;
L_0x555f097a3c30 .delay 1 (30000,30000,30000) L_0x555f097a3c30/d;
L_0x555f097a3ed0/d .functor XOR 1, L_0x555f097a3c30, L_0x555f097a5d90, C4<0>, C4<0>;
L_0x555f097a3ed0 .delay 1 (20000,20000,20000) L_0x555f097a3ed0/d;
L_0x555f097a4030/d .functor XOR 1, L_0x555f097a5cf0, L_0x555f097a3ed0, C4<0>, C4<0>;
L_0x555f097a4030 .delay 1 (20000,20000,20000) L_0x555f097a4030/d;
L_0x555f097a4190/d .functor XOR 1, L_0x555f097a4030, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097a4190 .delay 1 (20000,20000,20000) L_0x555f097a4190/d;
L_0x555f097a4340/d .functor AND 1, L_0x555f097a5cf0, L_0x555f097a5d90, C4<1>, C4<1>;
L_0x555f097a4340 .delay 1 (20000,20000,20000) L_0x555f097a4340/d;
L_0x555f097a44f0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097a4030, C4<1>, C4<1>;
L_0x555f097a44f0 .delay 1 (20000,20000,20000) L_0x555f097a44f0/d;
L_0x555f097a4650/d .functor OR 1, L_0x555f097a4340, L_0x555f097a44f0, C4<0>, C4<0>;
L_0x555f097a4650 .delay 1 (20000,20000,20000) L_0x555f097a4650/d;
L_0x555f097a4800/d .functor OR 1, L_0x555f097a5cf0, L_0x555f097a5d90, C4<0>, C4<0>;
L_0x555f097a4800 .delay 1 (20000,20000,20000) L_0x555f097a4800/d;
L_0x555f097a4910/d .functor XOR 1, v0x555f096f9000_0, L_0x555f097a4800, C4<0>, C4<0>;
L_0x555f097a4910 .delay 1 (20000,20000,20000) L_0x555f097a4910/d;
L_0x555f097a4ac0/d .functor XOR 1, v0x555f096f9000_0, L_0x555f097a4340, C4<0>, C4<0>;
L_0x555f097a4ac0 .delay 1 (20000,20000,20000) L_0x555f097a4ac0/d;
L_0x555f097a4c90/d .functor XOR 1, L_0x555f097a5cf0, L_0x555f097a5d90, C4<0>, C4<0>;
L_0x555f097a4c90 .delay 1 (20000,20000,20000) L_0x555f097a4c90/d;
v0x555f096fa350_0 .net "AB", 0 0, L_0x555f097a4340;  1 drivers
v0x555f096fa430_0 .net "AorB", 0 0, L_0x555f097a4800;  1 drivers
v0x555f096fa4f0_0 .net "AxorB", 0 0, L_0x555f097a4c90;  1 drivers
v0x555f096fa5c0_0 .net "AxorB2", 0 0, L_0x555f097a4030;  1 drivers
v0x555f096fa660_0 .net "AxorBC", 0 0, L_0x555f097a44f0;  1 drivers
v0x555f096fa700_0 .net *"_s1", 0 0, L_0x555f097a3940;  1 drivers
v0x555f096fa7e0_0 .net *"_s3", 0 0, L_0x555f097a3b40;  1 drivers
v0x555f096fa8c0_0 .net *"_s5", 0 0, L_0x555f097a3de0;  1 drivers
v0x555f096fa9a0_0 .net "a", 0 0, L_0x555f097a5cf0;  1 drivers
v0x555f096faa60_0 .net "address0", 0 0, v0x555f096f8ea0_0;  1 drivers
v0x555f096fab00_0 .net "address1", 0 0, v0x555f096f8f60_0;  1 drivers
v0x555f096fabf0_0 .net "b", 0 0, L_0x555f097a5d90;  1 drivers
v0x555f096facb0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096fad50_0 .net "carryout", 0 0, L_0x555f097a4650;  alias, 1 drivers
v0x555f096fae10_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096faed0_0 .net "invert", 0 0, v0x555f096f9000_0;  1 drivers
v0x555f096faf70_0 .net "nandand", 0 0, L_0x555f097a4ac0;  1 drivers
v0x555f096fb120_0 .net "newB", 0 0, L_0x555f097a3ed0;  1 drivers
v0x555f096fb1c0_0 .net "noror", 0 0, L_0x555f097a4910;  1 drivers
v0x555f096fb260_0 .net "notControl1", 0 0, L_0x555f097a3830;  1 drivers
v0x555f096fb300_0 .net "notControl2", 0 0, L_0x555f097a3a30;  1 drivers
v0x555f096fb3a0_0 .net "subtract", 0 0, L_0x555f097a3c30;  1 drivers
v0x555f096fb460_0 .net "sum", 0 0, L_0x555f097a5aa0;  1 drivers
v0x555f096fb530_0 .net "sumval", 0 0, L_0x555f097a4190;  1 drivers
L_0x555f097a3940 .part v0x555f097417c0_0, 1, 1;
L_0x555f097a3b40 .part v0x555f097417c0_0, 2, 1;
L_0x555f097a3de0 .part v0x555f097417c0_0, 0, 1;
S_0x555f096f8b60 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096f88f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096f8dc0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096f8ea0_0 .var "address0", 0 0;
v0x555f096f8f60_0 .var "address1", 0 0;
v0x555f096f9000_0 .var "invert", 0 0;
S_0x555f096f9170 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096f88f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097a4da0/d .functor NOT 1, v0x555f096f8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a4da0 .delay 1 (10000,10000,10000) L_0x555f097a4da0/d;
L_0x555f097a4e60/d .functor NOT 1, v0x555f096f8f60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a4e60 .delay 1 (10000,10000,10000) L_0x555f097a4e60/d;
L_0x555f097a4f70/d .functor AND 1, v0x555f096f8ea0_0, v0x555f096f8f60_0, C4<1>, C4<1>;
L_0x555f097a4f70 .delay 1 (20000,20000,20000) L_0x555f097a4f70/d;
L_0x555f097a5150/d .functor AND 1, v0x555f096f8ea0_0, L_0x555f097a4e60, C4<1>, C4<1>;
L_0x555f097a5150 .delay 1 (20000,20000,20000) L_0x555f097a5150/d;
L_0x555f097a5260/d .functor AND 1, L_0x555f097a4da0, v0x555f096f8f60_0, C4<1>, C4<1>;
L_0x555f097a5260 .delay 1 (20000,20000,20000) L_0x555f097a5260/d;
L_0x555f097a53c0/d .functor AND 1, L_0x555f097a4da0, L_0x555f097a4e60, C4<1>, C4<1>;
L_0x555f097a53c0 .delay 1 (20000,20000,20000) L_0x555f097a53c0/d;
L_0x555f097a54d0/d .functor AND 1, L_0x555f097a4190, L_0x555f097a53c0, C4<1>, C4<1>;
L_0x555f097a54d0 .delay 1 (20000,20000,20000) L_0x555f097a54d0/d;
L_0x555f097a5630/d .functor AND 1, L_0x555f097a4910, L_0x555f097a5150, C4<1>, C4<1>;
L_0x555f097a5630 .delay 1 (20000,20000,20000) L_0x555f097a5630/d;
L_0x555f097a57e0/d .functor AND 1, L_0x555f097a4ac0, L_0x555f097a5260, C4<1>, C4<1>;
L_0x555f097a57e0 .delay 1 (20000,20000,20000) L_0x555f097a57e0/d;
L_0x555f097a5940/d .functor AND 1, L_0x555f097a4c90, L_0x555f097a4f70, C4<1>, C4<1>;
L_0x555f097a5940 .delay 1 (20000,20000,20000) L_0x555f097a5940/d;
L_0x555f097a5aa0/d .functor OR 1, L_0x555f097a54d0, L_0x555f097a5630, L_0x555f097a57e0, L_0x555f097a5940;
L_0x555f097a5aa0 .delay 1 (40000,40000,40000) L_0x555f097a5aa0/d;
v0x555f096f9450_0 .net "A0andA1", 0 0, L_0x555f097a4f70;  1 drivers
v0x555f096f9510_0 .net "A0andnotA1", 0 0, L_0x555f097a5150;  1 drivers
v0x555f096f95d0_0 .net "addr0", 0 0, v0x555f096f8ea0_0;  alias, 1 drivers
v0x555f096f96a0_0 .net "addr1", 0 0, v0x555f096f8f60_0;  alias, 1 drivers
v0x555f096f9770_0 .net "in0", 0 0, L_0x555f097a4190;  alias, 1 drivers
v0x555f096f9860_0 .net "in0and", 0 0, L_0x555f097a54d0;  1 drivers
v0x555f096f9900_0 .net "in1", 0 0, L_0x555f097a4910;  alias, 1 drivers
v0x555f096f99a0_0 .net "in1and", 0 0, L_0x555f097a5630;  1 drivers
v0x555f096f9a60_0 .net "in2", 0 0, L_0x555f097a4ac0;  alias, 1 drivers
v0x555f096f9b20_0 .net "in2and", 0 0, L_0x555f097a57e0;  1 drivers
v0x555f096f9be0_0 .net "in3", 0 0, L_0x555f097a4c90;  alias, 1 drivers
v0x555f096f9ca0_0 .net "in3and", 0 0, L_0x555f097a5940;  1 drivers
v0x555f096f9d60_0 .net "notA0", 0 0, L_0x555f097a4da0;  1 drivers
v0x555f096f9e20_0 .net "notA0andA1", 0 0, L_0x555f097a5260;  1 drivers
v0x555f096f9ee0_0 .net "notA0andnotA1", 0 0, L_0x555f097a53c0;  1 drivers
v0x555f096f9fa0_0 .net "notA1", 0 0, L_0x555f097a4e60;  1 drivers
v0x555f096fa060_0 .net "out", 0 0, L_0x555f097a5aa0;  alias, 1 drivers
S_0x555f096fb680 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096f85d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097a37c0/d .functor NOT 1, L_0x555f097a5f50, C4<0>, C4<0>, C4<0>;
L_0x555f097a37c0 .delay 1 (10000,10000,10000) L_0x555f097a37c0/d;
L_0x555f097a6040/d .functor NOT 1, L_0x555f097a6150, C4<0>, C4<0>, C4<0>;
L_0x555f097a6040 .delay 1 (10000,10000,10000) L_0x555f097a6040/d;
L_0x555f097a6240/d .functor AND 1, L_0x555f097a63f0, L_0x555f097a37c0, L_0x555f097a6040, C4<1>;
L_0x555f097a6240 .delay 1 (30000,30000,30000) L_0x555f097a6240/d;
L_0x555f097a64e0/d .functor XOR 1, L_0x555f097a6240, L_0x555f097a8560, C4<0>, C4<0>;
L_0x555f097a64e0 .delay 1 (20000,20000,20000) L_0x555f097a64e0/d;
L_0x555f097a6640/d .functor XOR 1, L_0x555f097a84c0, L_0x555f097a64e0, C4<0>, C4<0>;
L_0x555f097a6640 .delay 1 (20000,20000,20000) L_0x555f097a6640/d;
L_0x555f097a67a0/d .functor XOR 1, L_0x555f097a6640, L_0x555f097a4650, C4<0>, C4<0>;
L_0x555f097a67a0 .delay 1 (20000,20000,20000) L_0x555f097a67a0/d;
L_0x555f097a6990/d .functor AND 1, L_0x555f097a84c0, L_0x555f097a8560, C4<1>, C4<1>;
L_0x555f097a6990 .delay 1 (20000,20000,20000) L_0x555f097a6990/d;
L_0x555f097a6b40/d .functor AND 1, L_0x555f097a4650, L_0x555f097a6640, C4<1>, C4<1>;
L_0x555f097a6b40 .delay 1 (20000,20000,20000) L_0x555f097a6b40/d;
L_0x555f097a6ca0/d .functor OR 1, L_0x555f097a6990, L_0x555f097a6b40, C4<0>, C4<0>;
L_0x555f097a6ca0 .delay 1 (20000,20000,20000) L_0x555f097a6ca0/d;
L_0x555f097a6e50/d .functor OR 1, L_0x555f097a84c0, L_0x555f097a8560, C4<0>, C4<0>;
L_0x555f097a6e50 .delay 1 (20000,20000,20000) L_0x555f097a6e50/d;
L_0x555f097a6fc0/d .functor XOR 1, v0x555f096fc000_0, L_0x555f097a6e50, C4<0>, C4<0>;
L_0x555f097a6fc0 .delay 1 (20000,20000,20000) L_0x555f097a6fc0/d;
L_0x555f097a7170/d .functor XOR 1, v0x555f096fc000_0, L_0x555f097a6990, C4<0>, C4<0>;
L_0x555f097a7170 .delay 1 (20000,20000,20000) L_0x555f097a7170/d;
L_0x555f097a7340/d .functor XOR 1, L_0x555f097a84c0, L_0x555f097a8560, C4<0>, C4<0>;
L_0x555f097a7340 .delay 1 (20000,20000,20000) L_0x555f097a7340/d;
v0x555f096fd240_0 .net "AB", 0 0, L_0x555f097a6990;  1 drivers
v0x555f096fd320_0 .net "AorB", 0 0, L_0x555f097a6e50;  1 drivers
v0x555f096fd3e0_0 .net "AxorB", 0 0, L_0x555f097a7340;  1 drivers
v0x555f096fd4b0_0 .net "AxorB2", 0 0, L_0x555f097a6640;  1 drivers
v0x555f096fd550_0 .net "AxorBC", 0 0, L_0x555f097a6b40;  1 drivers
v0x555f096fd5f0_0 .net *"_s1", 0 0, L_0x555f097a5f50;  1 drivers
v0x555f096fd6d0_0 .net *"_s3", 0 0, L_0x555f097a6150;  1 drivers
v0x555f096fd7b0_0 .net *"_s5", 0 0, L_0x555f097a63f0;  1 drivers
v0x555f096fd890_0 .net "a", 0 0, L_0x555f097a84c0;  1 drivers
v0x555f096fd950_0 .net "address0", 0 0, v0x555f096fbe70_0;  1 drivers
v0x555f096fd9f0_0 .net "address1", 0 0, v0x555f096fbf30_0;  1 drivers
v0x555f096fdae0_0 .net "b", 0 0, L_0x555f097a8560;  1 drivers
v0x555f096fdba0_0 .net "carryin", 0 0, L_0x555f097a4650;  alias, 1 drivers
v0x555f096fdc40_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f096fddf0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096fde90_0 .net "invert", 0 0, v0x555f096fc000_0;  1 drivers
v0x555f096fdf30_0 .net "nandand", 0 0, L_0x555f097a7170;  1 drivers
v0x555f096fe0e0_0 .net "newB", 0 0, L_0x555f097a64e0;  1 drivers
v0x555f096fe180_0 .net "noror", 0 0, L_0x555f097a6fc0;  1 drivers
v0x555f096fe250_0 .net "notControl1", 0 0, L_0x555f097a37c0;  1 drivers
v0x555f096fe2f0_0 .net "notControl2", 0 0, L_0x555f097a6040;  1 drivers
v0x555f096fe390_0 .net "subtract", 0 0, L_0x555f097a6240;  1 drivers
v0x555f096fe450_0 .net "sum", 0 0, L_0x555f097a8270;  1 drivers
v0x555f096fe520_0 .net "sumval", 0 0, L_0x555f097a67a0;  1 drivers
L_0x555f097a5f50 .part v0x555f097417c0_0, 1, 1;
L_0x555f097a6150 .part v0x555f097417c0_0, 2, 1;
L_0x555f097a63f0 .part v0x555f097417c0_0, 0, 1;
S_0x555f096fb910 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096fb680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096fbb80_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096fbe70_0 .var "address0", 0 0;
v0x555f096fbf30_0 .var "address1", 0 0;
v0x555f096fc000_0 .var "invert", 0 0;
S_0x555f096fc170 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096fb680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097a7570/d .functor NOT 1, v0x555f096fbe70_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a7570 .delay 1 (10000,10000,10000) L_0x555f097a7570/d;
L_0x555f097a7630/d .functor NOT 1, v0x555f096fbf30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a7630 .delay 1 (10000,10000,10000) L_0x555f097a7630/d;
L_0x555f097a7740/d .functor AND 1, v0x555f096fbe70_0, v0x555f096fbf30_0, C4<1>, C4<1>;
L_0x555f097a7740 .delay 1 (20000,20000,20000) L_0x555f097a7740/d;
L_0x555f097a7920/d .functor AND 1, v0x555f096fbe70_0, L_0x555f097a7630, C4<1>, C4<1>;
L_0x555f097a7920 .delay 1 (20000,20000,20000) L_0x555f097a7920/d;
L_0x555f097a7a30/d .functor AND 1, L_0x555f097a7570, v0x555f096fbf30_0, C4<1>, C4<1>;
L_0x555f097a7a30 .delay 1 (20000,20000,20000) L_0x555f097a7a30/d;
L_0x555f097a7b90/d .functor AND 1, L_0x555f097a7570, L_0x555f097a7630, C4<1>, C4<1>;
L_0x555f097a7b90 .delay 1 (20000,20000,20000) L_0x555f097a7b90/d;
L_0x555f097a7ca0/d .functor AND 1, L_0x555f097a67a0, L_0x555f097a7b90, C4<1>, C4<1>;
L_0x555f097a7ca0 .delay 1 (20000,20000,20000) L_0x555f097a7ca0/d;
L_0x555f097a7e00/d .functor AND 1, L_0x555f097a6fc0, L_0x555f097a7920, C4<1>, C4<1>;
L_0x555f097a7e00 .delay 1 (20000,20000,20000) L_0x555f097a7e00/d;
L_0x555f097a7fb0/d .functor AND 1, L_0x555f097a7170, L_0x555f097a7a30, C4<1>, C4<1>;
L_0x555f097a7fb0 .delay 1 (20000,20000,20000) L_0x555f097a7fb0/d;
L_0x555f097a8110/d .functor AND 1, L_0x555f097a7340, L_0x555f097a7740, C4<1>, C4<1>;
L_0x555f097a8110 .delay 1 (20000,20000,20000) L_0x555f097a8110/d;
L_0x555f097a8270/d .functor OR 1, L_0x555f097a7ca0, L_0x555f097a7e00, L_0x555f097a7fb0, L_0x555f097a8110;
L_0x555f097a8270 .delay 1 (40000,40000,40000) L_0x555f097a8270/d;
v0x555f096fc450_0 .net "A0andA1", 0 0, L_0x555f097a7740;  1 drivers
v0x555f096fc510_0 .net "A0andnotA1", 0 0, L_0x555f097a7920;  1 drivers
v0x555f096fc5d0_0 .net "addr0", 0 0, v0x555f096fbe70_0;  alias, 1 drivers
v0x555f096fc6a0_0 .net "addr1", 0 0, v0x555f096fbf30_0;  alias, 1 drivers
v0x555f096fc770_0 .net "in0", 0 0, L_0x555f097a67a0;  alias, 1 drivers
v0x555f096fc860_0 .net "in0and", 0 0, L_0x555f097a7ca0;  1 drivers
v0x555f096fc900_0 .net "in1", 0 0, L_0x555f097a6fc0;  alias, 1 drivers
v0x555f096fc9a0_0 .net "in1and", 0 0, L_0x555f097a7e00;  1 drivers
v0x555f096fca60_0 .net "in2", 0 0, L_0x555f097a7170;  alias, 1 drivers
v0x555f096fcb20_0 .net "in2and", 0 0, L_0x555f097a7fb0;  1 drivers
v0x555f096fcbe0_0 .net "in3", 0 0, L_0x555f097a7340;  alias, 1 drivers
v0x555f096fcca0_0 .net "in3and", 0 0, L_0x555f097a8110;  1 drivers
v0x555f096fcd60_0 .net "notA0", 0 0, L_0x555f097a7570;  1 drivers
v0x555f096fce20_0 .net "notA0andA1", 0 0, L_0x555f097a7a30;  1 drivers
v0x555f096fcee0_0 .net "notA0andnotA1", 0 0, L_0x555f097a7b90;  1 drivers
v0x555f096fcfa0_0 .net "notA1", 0 0, L_0x555f097a7630;  1 drivers
v0x555f096fd060_0 .net "out", 0 0, L_0x555f097a8270;  alias, 1 drivers
S_0x555f096fe780 .scope generate, "genblock[9]" "genblock[9]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096fe970 .param/l "i" 0 3 30, +C4<01001>;
v0x555f097045f0_0 .net "carryout2", 0 0, L_0x555f097a94b0;  1 drivers
S_0x555f096fea50 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f096fe780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097a8690/d .functor NOT 1, L_0x555f097a87a0, C4<0>, C4<0>, C4<0>;
L_0x555f097a8690 .delay 1 (10000,10000,10000) L_0x555f097a8690/d;
L_0x555f097a8890/d .functor NOT 1, L_0x555f097a89a0, C4<0>, C4<0>, C4<0>;
L_0x555f097a8890 .delay 1 (10000,10000,10000) L_0x555f097a8890/d;
L_0x555f097a8a90/d .functor AND 1, L_0x555f097a8c40, L_0x555f097a8690, L_0x555f097a8890, C4<1>;
L_0x555f097a8a90 .delay 1 (30000,30000,30000) L_0x555f097a8a90/d;
L_0x555f097a8d30/d .functor XOR 1, L_0x555f097a8a90, L_0x555f097aad80, C4<0>, C4<0>;
L_0x555f097a8d30 .delay 1 (20000,20000,20000) L_0x555f097a8d30/d;
L_0x555f097a8e90/d .functor XOR 1, L_0x555f097aace0, L_0x555f097a8d30, C4<0>, C4<0>;
L_0x555f097a8e90 .delay 1 (20000,20000,20000) L_0x555f097a8e90/d;
L_0x555f097a8ff0/d .functor XOR 1, L_0x555f097a8e90, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097a8ff0 .delay 1 (20000,20000,20000) L_0x555f097a8ff0/d;
L_0x555f097a91a0/d .functor AND 1, L_0x555f097aace0, L_0x555f097aad80, C4<1>, C4<1>;
L_0x555f097a91a0 .delay 1 (20000,20000,20000) L_0x555f097a91a0/d;
L_0x555f097a9350/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097a8e90, C4<1>, C4<1>;
L_0x555f097a9350 .delay 1 (20000,20000,20000) L_0x555f097a9350/d;
L_0x555f097a94b0/d .functor OR 1, L_0x555f097a91a0, L_0x555f097a9350, C4<0>, C4<0>;
L_0x555f097a94b0 .delay 1 (20000,20000,20000) L_0x555f097a94b0/d;
L_0x555f097a9660/d .functor OR 1, L_0x555f097aace0, L_0x555f097aad80, C4<0>, C4<0>;
L_0x555f097a9660 .delay 1 (20000,20000,20000) L_0x555f097a9660/d;
L_0x555f097a97d0/d .functor XOR 1, v0x555f096ff190_0, L_0x555f097a9660, C4<0>, C4<0>;
L_0x555f097a97d0 .delay 1 (20000,20000,20000) L_0x555f097a97d0/d;
L_0x555f097a9980/d .functor XOR 1, v0x555f096ff190_0, L_0x555f097a91a0, C4<0>, C4<0>;
L_0x555f097a9980 .delay 1 (20000,20000,20000) L_0x555f097a9980/d;
L_0x555f097a9b50/d .functor XOR 1, L_0x555f097aace0, L_0x555f097aad80, C4<0>, C4<0>;
L_0x555f097a9b50 .delay 1 (20000,20000,20000) L_0x555f097a9b50/d;
v0x555f097004e0_0 .net "AB", 0 0, L_0x555f097a91a0;  1 drivers
v0x555f097005c0_0 .net "AorB", 0 0, L_0x555f097a9660;  1 drivers
v0x555f09700680_0 .net "AxorB", 0 0, L_0x555f097a9b50;  1 drivers
v0x555f09700750_0 .net "AxorB2", 0 0, L_0x555f097a8e90;  1 drivers
v0x555f097007f0_0 .net "AxorBC", 0 0, L_0x555f097a9350;  1 drivers
v0x555f09700890_0 .net *"_s1", 0 0, L_0x555f097a87a0;  1 drivers
v0x555f09700970_0 .net *"_s3", 0 0, L_0x555f097a89a0;  1 drivers
v0x555f09700a50_0 .net *"_s5", 0 0, L_0x555f097a8c40;  1 drivers
v0x555f09700b30_0 .net "a", 0 0, L_0x555f097aace0;  1 drivers
v0x555f09700bf0_0 .net "address0", 0 0, v0x555f096ff000_0;  1 drivers
v0x555f09700c90_0 .net "address1", 0 0, v0x555f096ff0c0_0;  1 drivers
v0x555f09700d80_0 .net "b", 0 0, L_0x555f097aad80;  1 drivers
v0x555f09700e40_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09700ee0_0 .net "carryout", 0 0, L_0x555f097a94b0;  alias, 1 drivers
v0x555f09700fa0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09701060_0 .net "invert", 0 0, v0x555f096ff190_0;  1 drivers
v0x555f09701100_0 .net "nandand", 0 0, L_0x555f097a9980;  1 drivers
v0x555f097012b0_0 .net "newB", 0 0, L_0x555f097a8d30;  1 drivers
v0x555f09701350_0 .net "noror", 0 0, L_0x555f097a97d0;  1 drivers
v0x555f097013f0_0 .net "notControl1", 0 0, L_0x555f097a8690;  1 drivers
v0x555f09701490_0 .net "notControl2", 0 0, L_0x555f097a8890;  1 drivers
v0x555f09701530_0 .net "subtract", 0 0, L_0x555f097a8a90;  1 drivers
v0x555f097015f0_0 .net "sum", 0 0, L_0x555f097aaa90;  1 drivers
v0x555f097016c0_0 .net "sumval", 0 0, L_0x555f097a8ff0;  1 drivers
L_0x555f097a87a0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097a89a0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097a8c40 .part v0x555f097417c0_0, 0, 1;
S_0x555f096fecc0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f096fea50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f096fef20_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f096ff000_0 .var "address0", 0 0;
v0x555f096ff0c0_0 .var "address1", 0 0;
v0x555f096ff190_0 .var "invert", 0 0;
S_0x555f096ff300 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f096fea50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097a9d80/d .functor NOT 1, v0x555f096ff000_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a9d80 .delay 1 (10000,10000,10000) L_0x555f097a9d80/d;
L_0x555f097a9e40/d .functor NOT 1, v0x555f096ff0c0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097a9e40 .delay 1 (10000,10000,10000) L_0x555f097a9e40/d;
L_0x555f097a9f50/d .functor AND 1, v0x555f096ff000_0, v0x555f096ff0c0_0, C4<1>, C4<1>;
L_0x555f097a9f50 .delay 1 (20000,20000,20000) L_0x555f097a9f50/d;
L_0x555f097aa0e0/d .functor AND 1, v0x555f096ff000_0, L_0x555f097a9e40, C4<1>, C4<1>;
L_0x555f097aa0e0 .delay 1 (20000,20000,20000) L_0x555f097aa0e0/d;
L_0x555f097aa1f0/d .functor AND 1, L_0x555f097a9d80, v0x555f096ff0c0_0, C4<1>, C4<1>;
L_0x555f097aa1f0 .delay 1 (20000,20000,20000) L_0x555f097aa1f0/d;
L_0x555f097aa350/d .functor AND 1, L_0x555f097a9d80, L_0x555f097a9e40, C4<1>, C4<1>;
L_0x555f097aa350 .delay 1 (20000,20000,20000) L_0x555f097aa350/d;
L_0x555f097aa460/d .functor AND 1, L_0x555f097a8ff0, L_0x555f097aa350, C4<1>, C4<1>;
L_0x555f097aa460 .delay 1 (20000,20000,20000) L_0x555f097aa460/d;
L_0x555f097aa5c0/d .functor AND 1, L_0x555f097a97d0, L_0x555f097aa0e0, C4<1>, C4<1>;
L_0x555f097aa5c0 .delay 1 (20000,20000,20000) L_0x555f097aa5c0/d;
L_0x555f097aa770/d .functor AND 1, L_0x555f097a9980, L_0x555f097aa1f0, C4<1>, C4<1>;
L_0x555f097aa770 .delay 1 (20000,20000,20000) L_0x555f097aa770/d;
L_0x555f097aa8d0/d .functor AND 1, L_0x555f097a9b50, L_0x555f097a9f50, C4<1>, C4<1>;
L_0x555f097aa8d0 .delay 1 (20000,20000,20000) L_0x555f097aa8d0/d;
L_0x555f097aaa90/d .functor OR 1, L_0x555f097aa460, L_0x555f097aa5c0, L_0x555f097aa770, L_0x555f097aa8d0;
L_0x555f097aaa90 .delay 1 (40000,40000,40000) L_0x555f097aaa90/d;
v0x555f096ff5e0_0 .net "A0andA1", 0 0, L_0x555f097a9f50;  1 drivers
v0x555f096ff6a0_0 .net "A0andnotA1", 0 0, L_0x555f097aa0e0;  1 drivers
v0x555f096ff760_0 .net "addr0", 0 0, v0x555f096ff000_0;  alias, 1 drivers
v0x555f096ff830_0 .net "addr1", 0 0, v0x555f096ff0c0_0;  alias, 1 drivers
v0x555f096ff900_0 .net "in0", 0 0, L_0x555f097a8ff0;  alias, 1 drivers
v0x555f096ff9f0_0 .net "in0and", 0 0, L_0x555f097aa460;  1 drivers
v0x555f096ffa90_0 .net "in1", 0 0, L_0x555f097a97d0;  alias, 1 drivers
v0x555f096ffb30_0 .net "in1and", 0 0, L_0x555f097aa5c0;  1 drivers
v0x555f096ffbf0_0 .net "in2", 0 0, L_0x555f097a9980;  alias, 1 drivers
v0x555f096ffcb0_0 .net "in2and", 0 0, L_0x555f097aa770;  1 drivers
v0x555f096ffd70_0 .net "in3", 0 0, L_0x555f097a9b50;  alias, 1 drivers
v0x555f096ffe30_0 .net "in3and", 0 0, L_0x555f097aa8d0;  1 drivers
v0x555f096ffef0_0 .net "notA0", 0 0, L_0x555f097a9d80;  1 drivers
v0x555f096fffb0_0 .net "notA0andA1", 0 0, L_0x555f097aa1f0;  1 drivers
v0x555f09700070_0 .net "notA0andnotA1", 0 0, L_0x555f097aa350;  1 drivers
v0x555f09700130_0 .net "notA1", 0 0, L_0x555f097a9e40;  1 drivers
v0x555f097001f0_0 .net "out", 0 0, L_0x555f097aaa90;  alias, 1 drivers
S_0x555f09701810 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f096fe780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097aaec0/d .functor NOT 1, L_0x555f097aafd0, C4<0>, C4<0>, C4<0>;
L_0x555f097aaec0 .delay 1 (10000,10000,10000) L_0x555f097aaec0/d;
L_0x555f097ab0c0/d .functor NOT 1, L_0x555f097ab1d0, C4<0>, C4<0>, C4<0>;
L_0x555f097ab0c0 .delay 1 (10000,10000,10000) L_0x555f097ab0c0/d;
L_0x555f097ab2c0/d .functor AND 1, L_0x555f097ab470, L_0x555f097aaec0, L_0x555f097ab0c0, C4<1>;
L_0x555f097ab2c0 .delay 1 (30000,30000,30000) L_0x555f097ab2c0/d;
L_0x555f097ab560/d .functor XOR 1, L_0x555f097ab2c0, L_0x555f097ad550, C4<0>, C4<0>;
L_0x555f097ab560 .delay 1 (20000,20000,20000) L_0x555f097ab560/d;
L_0x555f097ab6c0/d .functor XOR 1, L_0x555f097ad4b0, L_0x555f097ab560, C4<0>, C4<0>;
L_0x555f097ab6c0 .delay 1 (20000,20000,20000) L_0x555f097ab6c0/d;
L_0x555f097ab820/d .functor XOR 1, L_0x555f097ab6c0, L_0x555f097a94b0, C4<0>, C4<0>;
L_0x555f097ab820 .delay 1 (20000,20000,20000) L_0x555f097ab820/d;
L_0x555f097ab980/d .functor AND 1, L_0x555f097ad4b0, L_0x555f097ad550, C4<1>, C4<1>;
L_0x555f097ab980 .delay 1 (20000,20000,20000) L_0x555f097ab980/d;
L_0x555f097abb30/d .functor AND 1, L_0x555f097a94b0, L_0x555f097ab6c0, C4<1>, C4<1>;
L_0x555f097abb30 .delay 1 (20000,20000,20000) L_0x555f097abb30/d;
L_0x555f097abc90/d .functor OR 1, L_0x555f097ab980, L_0x555f097abb30, C4<0>, C4<0>;
L_0x555f097abc90 .delay 1 (20000,20000,20000) L_0x555f097abc90/d;
L_0x555f097abe40/d .functor OR 1, L_0x555f097ad4b0, L_0x555f097ad550, C4<0>, C4<0>;
L_0x555f097abe40 .delay 1 (20000,20000,20000) L_0x555f097abe40/d;
L_0x555f097abfb0/d .functor XOR 1, v0x555f09701f80_0, L_0x555f097abe40, C4<0>, C4<0>;
L_0x555f097abfb0 .delay 1 (20000,20000,20000) L_0x555f097abfb0/d;
L_0x555f097ac160/d .functor XOR 1, v0x555f09701f80_0, L_0x555f097ab980, C4<0>, C4<0>;
L_0x555f097ac160 .delay 1 (20000,20000,20000) L_0x555f097ac160/d;
L_0x555f097ac330/d .functor XOR 1, L_0x555f097ad4b0, L_0x555f097ad550, C4<0>, C4<0>;
L_0x555f097ac330 .delay 1 (20000,20000,20000) L_0x555f097ac330/d;
v0x555f097032d0_0 .net "AB", 0 0, L_0x555f097ab980;  1 drivers
v0x555f097033b0_0 .net "AorB", 0 0, L_0x555f097abe40;  1 drivers
v0x555f09703470_0 .net "AxorB", 0 0, L_0x555f097ac330;  1 drivers
v0x555f09703540_0 .net "AxorB2", 0 0, L_0x555f097ab6c0;  1 drivers
v0x555f097035e0_0 .net "AxorBC", 0 0, L_0x555f097abb30;  1 drivers
v0x555f09703680_0 .net *"_s1", 0 0, L_0x555f097aafd0;  1 drivers
v0x555f09703760_0 .net *"_s3", 0 0, L_0x555f097ab1d0;  1 drivers
v0x555f09703840_0 .net *"_s5", 0 0, L_0x555f097ab470;  1 drivers
v0x555f09703920_0 .net "a", 0 0, L_0x555f097ad4b0;  1 drivers
v0x555f097039e0_0 .net "address0", 0 0, v0x555f09701df0_0;  1 drivers
v0x555f09703a80_0 .net "address1", 0 0, v0x555f09701eb0_0;  1 drivers
v0x555f09703b70_0 .net "b", 0 0, L_0x555f097ad550;  1 drivers
v0x555f09703c30_0 .net "carryin", 0 0, L_0x555f097a94b0;  alias, 1 drivers
v0x555f09703cd0_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09703d70_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09703e10_0 .net "invert", 0 0, v0x555f09701f80_0;  1 drivers
v0x555f09703eb0_0 .net "nandand", 0 0, L_0x555f097ac160;  1 drivers
v0x555f09704060_0 .net "newB", 0 0, L_0x555f097ab560;  1 drivers
v0x555f09704100_0 .net "noror", 0 0, L_0x555f097abfb0;  1 drivers
v0x555f097041d0_0 .net "notControl1", 0 0, L_0x555f097aaec0;  1 drivers
v0x555f09704270_0 .net "notControl2", 0 0, L_0x555f097ab0c0;  1 drivers
v0x555f09704310_0 .net "subtract", 0 0, L_0x555f097ab2c0;  1 drivers
v0x555f097043d0_0 .net "sum", 0 0, L_0x555f097ad260;  1 drivers
v0x555f097044a0_0 .net "sumval", 0 0, L_0x555f097ab820;  1 drivers
L_0x555f097aafd0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097ab1d0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097ab470 .part v0x555f097417c0_0, 0, 1;
S_0x555f09701aa0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09701810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09701d10_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09701df0_0 .var "address0", 0 0;
v0x555f09701eb0_0 .var "address1", 0 0;
v0x555f09701f80_0 .var "invert", 0 0;
S_0x555f097020f0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09701810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097ac560/d .functor NOT 1, v0x555f09701df0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ac560 .delay 1 (10000,10000,10000) L_0x555f097ac560/d;
L_0x555f097ac620/d .functor NOT 1, v0x555f09701eb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ac620 .delay 1 (10000,10000,10000) L_0x555f097ac620/d;
L_0x555f097ac730/d .functor AND 1, v0x555f09701df0_0, v0x555f09701eb0_0, C4<1>, C4<1>;
L_0x555f097ac730 .delay 1 (20000,20000,20000) L_0x555f097ac730/d;
L_0x555f097ac910/d .functor AND 1, v0x555f09701df0_0, L_0x555f097ac620, C4<1>, C4<1>;
L_0x555f097ac910 .delay 1 (20000,20000,20000) L_0x555f097ac910/d;
L_0x555f097aca20/d .functor AND 1, L_0x555f097ac560, v0x555f09701eb0_0, C4<1>, C4<1>;
L_0x555f097aca20 .delay 1 (20000,20000,20000) L_0x555f097aca20/d;
L_0x555f097acb80/d .functor AND 1, L_0x555f097ac560, L_0x555f097ac620, C4<1>, C4<1>;
L_0x555f097acb80 .delay 1 (20000,20000,20000) L_0x555f097acb80/d;
L_0x555f097acc90/d .functor AND 1, L_0x555f097ab820, L_0x555f097acb80, C4<1>, C4<1>;
L_0x555f097acc90 .delay 1 (20000,20000,20000) L_0x555f097acc90/d;
L_0x555f097acdf0/d .functor AND 1, L_0x555f097abfb0, L_0x555f097ac910, C4<1>, C4<1>;
L_0x555f097acdf0 .delay 1 (20000,20000,20000) L_0x555f097acdf0/d;
L_0x555f097acfa0/d .functor AND 1, L_0x555f097ac160, L_0x555f097aca20, C4<1>, C4<1>;
L_0x555f097acfa0 .delay 1 (20000,20000,20000) L_0x555f097acfa0/d;
L_0x555f097ad100/d .functor AND 1, L_0x555f097ac330, L_0x555f097ac730, C4<1>, C4<1>;
L_0x555f097ad100 .delay 1 (20000,20000,20000) L_0x555f097ad100/d;
L_0x555f097ad260/d .functor OR 1, L_0x555f097acc90, L_0x555f097acdf0, L_0x555f097acfa0, L_0x555f097ad100;
L_0x555f097ad260 .delay 1 (40000,40000,40000) L_0x555f097ad260/d;
v0x555f097023d0_0 .net "A0andA1", 0 0, L_0x555f097ac730;  1 drivers
v0x555f09702490_0 .net "A0andnotA1", 0 0, L_0x555f097ac910;  1 drivers
v0x555f09702550_0 .net "addr0", 0 0, v0x555f09701df0_0;  alias, 1 drivers
v0x555f09702620_0 .net "addr1", 0 0, v0x555f09701eb0_0;  alias, 1 drivers
v0x555f097026f0_0 .net "in0", 0 0, L_0x555f097ab820;  alias, 1 drivers
v0x555f097027e0_0 .net "in0and", 0 0, L_0x555f097acc90;  1 drivers
v0x555f09702880_0 .net "in1", 0 0, L_0x555f097abfb0;  alias, 1 drivers
v0x555f09702920_0 .net "in1and", 0 0, L_0x555f097acdf0;  1 drivers
v0x555f097029e0_0 .net "in2", 0 0, L_0x555f097ac160;  alias, 1 drivers
v0x555f09702aa0_0 .net "in2and", 0 0, L_0x555f097acfa0;  1 drivers
v0x555f09702b60_0 .net "in3", 0 0, L_0x555f097ac330;  alias, 1 drivers
v0x555f09702c20_0 .net "in3and", 0 0, L_0x555f097ad100;  1 drivers
v0x555f09702ce0_0 .net "notA0", 0 0, L_0x555f097ac560;  1 drivers
v0x555f09702da0_0 .net "notA0andA1", 0 0, L_0x555f097aca20;  1 drivers
v0x555f09702e60_0 .net "notA0andnotA1", 0 0, L_0x555f097acb80;  1 drivers
v0x555f09702f20_0 .net "notA1", 0 0, L_0x555f097ac620;  1 drivers
v0x555f09702fe0_0 .net "out", 0 0, L_0x555f097ad260;  alias, 1 drivers
S_0x555f09704700 .scope generate, "genblock[11]" "genblock[11]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f097048f0 .param/l "i" 0 3 30, +C4<01011>;
v0x555f0970a570_0 .net "carryout2", 0 0, L_0x555f097ae420;  1 drivers
S_0x555f097049d0 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f09704700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097ad6a0/d .functor NOT 1, L_0x555f097aae20, C4<0>, C4<0>, C4<0>;
L_0x555f097ad6a0 .delay 1 (10000,10000,10000) L_0x555f097ad6a0/d;
L_0x555f097ad800/d .functor NOT 1, L_0x555f097ad910, C4<0>, C4<0>, C4<0>;
L_0x555f097ad800 .delay 1 (10000,10000,10000) L_0x555f097ad800/d;
L_0x555f097ada00/d .functor AND 1, L_0x555f097adbb0, L_0x555f097ad6a0, L_0x555f097ad800, C4<1>;
L_0x555f097ada00 .delay 1 (30000,30000,30000) L_0x555f097ada00/d;
L_0x555f097adca0/d .functor XOR 1, L_0x555f097ada00, L_0x555f097afce0, C4<0>, C4<0>;
L_0x555f097adca0 .delay 1 (20000,20000,20000) L_0x555f097adca0/d;
L_0x555f097ade00/d .functor XOR 1, L_0x555f097afc40, L_0x555f097adca0, C4<0>, C4<0>;
L_0x555f097ade00 .delay 1 (20000,20000,20000) L_0x555f097ade00/d;
L_0x555f097adf60/d .functor XOR 1, L_0x555f097ade00, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097adf60 .delay 1 (20000,20000,20000) L_0x555f097adf60/d;
L_0x555f097ae110/d .functor AND 1, L_0x555f097afc40, L_0x555f097afce0, C4<1>, C4<1>;
L_0x555f097ae110 .delay 1 (20000,20000,20000) L_0x555f097ae110/d;
L_0x555f097ae2c0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097ade00, C4<1>, C4<1>;
L_0x555f097ae2c0 .delay 1 (20000,20000,20000) L_0x555f097ae2c0/d;
L_0x555f097ae420/d .functor OR 1, L_0x555f097ae110, L_0x555f097ae2c0, C4<0>, C4<0>;
L_0x555f097ae420 .delay 1 (20000,20000,20000) L_0x555f097ae420/d;
L_0x555f097ae5d0/d .functor OR 1, L_0x555f097afc40, L_0x555f097afce0, C4<0>, C4<0>;
L_0x555f097ae5d0 .delay 1 (20000,20000,20000) L_0x555f097ae5d0/d;
L_0x555f097ae740/d .functor XOR 1, v0x555f09705110_0, L_0x555f097ae5d0, C4<0>, C4<0>;
L_0x555f097ae740 .delay 1 (20000,20000,20000) L_0x555f097ae740/d;
L_0x555f097ae8f0/d .functor XOR 1, v0x555f09705110_0, L_0x555f097ae110, C4<0>, C4<0>;
L_0x555f097ae8f0 .delay 1 (20000,20000,20000) L_0x555f097ae8f0/d;
L_0x555f097aeac0/d .functor XOR 1, L_0x555f097afc40, L_0x555f097afce0, C4<0>, C4<0>;
L_0x555f097aeac0 .delay 1 (20000,20000,20000) L_0x555f097aeac0/d;
v0x555f09706460_0 .net "AB", 0 0, L_0x555f097ae110;  1 drivers
v0x555f09706540_0 .net "AorB", 0 0, L_0x555f097ae5d0;  1 drivers
v0x555f09706600_0 .net "AxorB", 0 0, L_0x555f097aeac0;  1 drivers
v0x555f097066d0_0 .net "AxorB2", 0 0, L_0x555f097ade00;  1 drivers
v0x555f09706770_0 .net "AxorBC", 0 0, L_0x555f097ae2c0;  1 drivers
v0x555f09706810_0 .net *"_s1", 0 0, L_0x555f097aae20;  1 drivers
v0x555f097068f0_0 .net *"_s3", 0 0, L_0x555f097ad910;  1 drivers
v0x555f097069d0_0 .net *"_s5", 0 0, L_0x555f097adbb0;  1 drivers
v0x555f09706ab0_0 .net "a", 0 0, L_0x555f097afc40;  1 drivers
v0x555f09706b70_0 .net "address0", 0 0, v0x555f09704f80_0;  1 drivers
v0x555f09706c10_0 .net "address1", 0 0, v0x555f09705040_0;  1 drivers
v0x555f09706d00_0 .net "b", 0 0, L_0x555f097afce0;  1 drivers
v0x555f09706dc0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09706e60_0 .net "carryout", 0 0, L_0x555f097ae420;  alias, 1 drivers
v0x555f09706f20_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09706fe0_0 .net "invert", 0 0, v0x555f09705110_0;  1 drivers
v0x555f09707080_0 .net "nandand", 0 0, L_0x555f097ae8f0;  1 drivers
v0x555f09707230_0 .net "newB", 0 0, L_0x555f097adca0;  1 drivers
v0x555f097072d0_0 .net "noror", 0 0, L_0x555f097ae740;  1 drivers
v0x555f09707370_0 .net "notControl1", 0 0, L_0x555f097ad6a0;  1 drivers
v0x555f09707410_0 .net "notControl2", 0 0, L_0x555f097ad800;  1 drivers
v0x555f097074b0_0 .net "subtract", 0 0, L_0x555f097ada00;  1 drivers
v0x555f09707570_0 .net "sum", 0 0, L_0x555f097af9f0;  1 drivers
v0x555f09707640_0 .net "sumval", 0 0, L_0x555f097adf60;  1 drivers
L_0x555f097aae20 .part v0x555f097417c0_0, 1, 1;
L_0x555f097ad910 .part v0x555f097417c0_0, 2, 1;
L_0x555f097adbb0 .part v0x555f097417c0_0, 0, 1;
S_0x555f09704c40 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f097049d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09704ea0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09704f80_0 .var "address0", 0 0;
v0x555f09705040_0 .var "address1", 0 0;
v0x555f09705110_0 .var "invert", 0 0;
S_0x555f09705280 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f097049d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097aecf0/d .functor NOT 1, v0x555f09704f80_0, C4<0>, C4<0>, C4<0>;
L_0x555f097aecf0 .delay 1 (10000,10000,10000) L_0x555f097aecf0/d;
L_0x555f097aedb0/d .functor NOT 1, v0x555f09705040_0, C4<0>, C4<0>, C4<0>;
L_0x555f097aedb0 .delay 1 (10000,10000,10000) L_0x555f097aedb0/d;
L_0x555f097aeec0/d .functor AND 1, v0x555f09704f80_0, v0x555f09705040_0, C4<1>, C4<1>;
L_0x555f097aeec0 .delay 1 (20000,20000,20000) L_0x555f097aeec0/d;
L_0x555f097af0a0/d .functor AND 1, v0x555f09704f80_0, L_0x555f097aedb0, C4<1>, C4<1>;
L_0x555f097af0a0 .delay 1 (20000,20000,20000) L_0x555f097af0a0/d;
L_0x555f097af1b0/d .functor AND 1, L_0x555f097aecf0, v0x555f09705040_0, C4<1>, C4<1>;
L_0x555f097af1b0 .delay 1 (20000,20000,20000) L_0x555f097af1b0/d;
L_0x555f097af310/d .functor AND 1, L_0x555f097aecf0, L_0x555f097aedb0, C4<1>, C4<1>;
L_0x555f097af310 .delay 1 (20000,20000,20000) L_0x555f097af310/d;
L_0x555f097af420/d .functor AND 1, L_0x555f097adf60, L_0x555f097af310, C4<1>, C4<1>;
L_0x555f097af420 .delay 1 (20000,20000,20000) L_0x555f097af420/d;
L_0x555f097af580/d .functor AND 1, L_0x555f097ae740, L_0x555f097af0a0, C4<1>, C4<1>;
L_0x555f097af580 .delay 1 (20000,20000,20000) L_0x555f097af580/d;
L_0x555f097af730/d .functor AND 1, L_0x555f097ae8f0, L_0x555f097af1b0, C4<1>, C4<1>;
L_0x555f097af730 .delay 1 (20000,20000,20000) L_0x555f097af730/d;
L_0x555f097af890/d .functor AND 1, L_0x555f097aeac0, L_0x555f097aeec0, C4<1>, C4<1>;
L_0x555f097af890 .delay 1 (20000,20000,20000) L_0x555f097af890/d;
L_0x555f097af9f0/d .functor OR 1, L_0x555f097af420, L_0x555f097af580, L_0x555f097af730, L_0x555f097af890;
L_0x555f097af9f0 .delay 1 (40000,40000,40000) L_0x555f097af9f0/d;
v0x555f09705560_0 .net "A0andA1", 0 0, L_0x555f097aeec0;  1 drivers
v0x555f09705620_0 .net "A0andnotA1", 0 0, L_0x555f097af0a0;  1 drivers
v0x555f097056e0_0 .net "addr0", 0 0, v0x555f09704f80_0;  alias, 1 drivers
v0x555f097057b0_0 .net "addr1", 0 0, v0x555f09705040_0;  alias, 1 drivers
v0x555f09705880_0 .net "in0", 0 0, L_0x555f097adf60;  alias, 1 drivers
v0x555f09705970_0 .net "in0and", 0 0, L_0x555f097af420;  1 drivers
v0x555f09705a10_0 .net "in1", 0 0, L_0x555f097ae740;  alias, 1 drivers
v0x555f09705ab0_0 .net "in1and", 0 0, L_0x555f097af580;  1 drivers
v0x555f09705b70_0 .net "in2", 0 0, L_0x555f097ae8f0;  alias, 1 drivers
v0x555f09705c30_0 .net "in2and", 0 0, L_0x555f097af730;  1 drivers
v0x555f09705cf0_0 .net "in3", 0 0, L_0x555f097aeac0;  alias, 1 drivers
v0x555f09705db0_0 .net "in3and", 0 0, L_0x555f097af890;  1 drivers
v0x555f09705e70_0 .net "notA0", 0 0, L_0x555f097aecf0;  1 drivers
v0x555f09705f30_0 .net "notA0andA1", 0 0, L_0x555f097af1b0;  1 drivers
v0x555f09705ff0_0 .net "notA0andnotA1", 0 0, L_0x555f097af310;  1 drivers
v0x555f097060b0_0 .net "notA1", 0 0, L_0x555f097aedb0;  1 drivers
v0x555f09706170_0 .net "out", 0 0, L_0x555f097af9f0;  alias, 1 drivers
S_0x555f09707790 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f09704700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097afe40/d .functor NOT 1, L_0x555f097aff50, C4<0>, C4<0>, C4<0>;
L_0x555f097afe40 .delay 1 (10000,10000,10000) L_0x555f097afe40/d;
L_0x555f097b0040/d .functor NOT 1, L_0x555f097b0150, C4<0>, C4<0>, C4<0>;
L_0x555f097b0040 .delay 1 (10000,10000,10000) L_0x555f097b0040/d;
L_0x555f097b0240/d .functor AND 1, L_0x555f097b03f0, L_0x555f097afe40, L_0x555f097b0040, C4<1>;
L_0x555f097b0240 .delay 1 (30000,30000,30000) L_0x555f097b0240/d;
L_0x555f097b04e0/d .functor XOR 1, L_0x555f097b0240, L_0x555f097b2560, C4<0>, C4<0>;
L_0x555f097b04e0 .delay 1 (20000,20000,20000) L_0x555f097b04e0/d;
L_0x555f097b0640/d .functor XOR 1, L_0x555f097b24c0, L_0x555f097b04e0, C4<0>, C4<0>;
L_0x555f097b0640 .delay 1 (20000,20000,20000) L_0x555f097b0640/d;
L_0x555f097b07a0/d .functor XOR 1, L_0x555f097b0640, L_0x555f097ae420, C4<0>, C4<0>;
L_0x555f097b07a0 .delay 1 (20000,20000,20000) L_0x555f097b07a0/d;
L_0x555f097b0990/d .functor AND 1, L_0x555f097b24c0, L_0x555f097b2560, C4<1>, C4<1>;
L_0x555f097b0990 .delay 1 (20000,20000,20000) L_0x555f097b0990/d;
L_0x555f097b0b40/d .functor AND 1, L_0x555f097ae420, L_0x555f097b0640, C4<1>, C4<1>;
L_0x555f097b0b40 .delay 1 (20000,20000,20000) L_0x555f097b0b40/d;
L_0x555f097b0ca0/d .functor OR 1, L_0x555f097b0990, L_0x555f097b0b40, C4<0>, C4<0>;
L_0x555f097b0ca0 .delay 1 (20000,20000,20000) L_0x555f097b0ca0/d;
L_0x555f097b0e50/d .functor OR 1, L_0x555f097b24c0, L_0x555f097b2560, C4<0>, C4<0>;
L_0x555f097b0e50 .delay 1 (20000,20000,20000) L_0x555f097b0e50/d;
L_0x555f097b0fc0/d .functor XOR 1, v0x555f09707f00_0, L_0x555f097b0e50, C4<0>, C4<0>;
L_0x555f097b0fc0 .delay 1 (20000,20000,20000) L_0x555f097b0fc0/d;
L_0x555f097b1170/d .functor XOR 1, v0x555f09707f00_0, L_0x555f097b0990, C4<0>, C4<0>;
L_0x555f097b1170 .delay 1 (20000,20000,20000) L_0x555f097b1170/d;
L_0x555f097b1340/d .functor XOR 1, L_0x555f097b24c0, L_0x555f097b2560, C4<0>, C4<0>;
L_0x555f097b1340 .delay 1 (20000,20000,20000) L_0x555f097b1340/d;
v0x555f09709250_0 .net "AB", 0 0, L_0x555f097b0990;  1 drivers
v0x555f09709330_0 .net "AorB", 0 0, L_0x555f097b0e50;  1 drivers
v0x555f097093f0_0 .net "AxorB", 0 0, L_0x555f097b1340;  1 drivers
v0x555f097094c0_0 .net "AxorB2", 0 0, L_0x555f097b0640;  1 drivers
v0x555f09709560_0 .net "AxorBC", 0 0, L_0x555f097b0b40;  1 drivers
v0x555f09709600_0 .net *"_s1", 0 0, L_0x555f097aff50;  1 drivers
v0x555f097096e0_0 .net *"_s3", 0 0, L_0x555f097b0150;  1 drivers
v0x555f097097c0_0 .net *"_s5", 0 0, L_0x555f097b03f0;  1 drivers
v0x555f097098a0_0 .net "a", 0 0, L_0x555f097b24c0;  1 drivers
v0x555f09709960_0 .net "address0", 0 0, v0x555f09707d70_0;  1 drivers
v0x555f09709a00_0 .net "address1", 0 0, v0x555f09707e30_0;  1 drivers
v0x555f09709af0_0 .net "b", 0 0, L_0x555f097b2560;  1 drivers
v0x555f09709bb0_0 .net "carryin", 0 0, L_0x555f097ae420;  alias, 1 drivers
v0x555f09709c50_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09709cf0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09709d90_0 .net "invert", 0 0, v0x555f09707f00_0;  1 drivers
v0x555f09709e30_0 .net "nandand", 0 0, L_0x555f097b1170;  1 drivers
v0x555f09709fe0_0 .net "newB", 0 0, L_0x555f097b04e0;  1 drivers
v0x555f0970a080_0 .net "noror", 0 0, L_0x555f097b0fc0;  1 drivers
v0x555f0970a150_0 .net "notControl1", 0 0, L_0x555f097afe40;  1 drivers
v0x555f0970a1f0_0 .net "notControl2", 0 0, L_0x555f097b0040;  1 drivers
v0x555f0970a290_0 .net "subtract", 0 0, L_0x555f097b0240;  1 drivers
v0x555f0970a350_0 .net "sum", 0 0, L_0x555f097b2270;  1 drivers
v0x555f0970a420_0 .net "sumval", 0 0, L_0x555f097b07a0;  1 drivers
L_0x555f097aff50 .part v0x555f097417c0_0, 1, 1;
L_0x555f097b0150 .part v0x555f097417c0_0, 2, 1;
L_0x555f097b03f0 .part v0x555f097417c0_0, 0, 1;
S_0x555f09707a20 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09707790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09707c90_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09707d70_0 .var "address0", 0 0;
v0x555f09707e30_0 .var "address1", 0 0;
v0x555f09707f00_0 .var "invert", 0 0;
S_0x555f09708070 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09707790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097b1570/d .functor NOT 1, v0x555f09707d70_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b1570 .delay 1 (10000,10000,10000) L_0x555f097b1570/d;
L_0x555f097b1630/d .functor NOT 1, v0x555f09707e30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b1630 .delay 1 (10000,10000,10000) L_0x555f097b1630/d;
L_0x555f097b1740/d .functor AND 1, v0x555f09707d70_0, v0x555f09707e30_0, C4<1>, C4<1>;
L_0x555f097b1740 .delay 1 (20000,20000,20000) L_0x555f097b1740/d;
L_0x555f097b1920/d .functor AND 1, v0x555f09707d70_0, L_0x555f097b1630, C4<1>, C4<1>;
L_0x555f097b1920 .delay 1 (20000,20000,20000) L_0x555f097b1920/d;
L_0x555f097b1a30/d .functor AND 1, L_0x555f097b1570, v0x555f09707e30_0, C4<1>, C4<1>;
L_0x555f097b1a30 .delay 1 (20000,20000,20000) L_0x555f097b1a30/d;
L_0x555f097b1b90/d .functor AND 1, L_0x555f097b1570, L_0x555f097b1630, C4<1>, C4<1>;
L_0x555f097b1b90 .delay 1 (20000,20000,20000) L_0x555f097b1b90/d;
L_0x555f097b1ca0/d .functor AND 1, L_0x555f097b07a0, L_0x555f097b1b90, C4<1>, C4<1>;
L_0x555f097b1ca0 .delay 1 (20000,20000,20000) L_0x555f097b1ca0/d;
L_0x555f097b1e00/d .functor AND 1, L_0x555f097b0fc0, L_0x555f097b1920, C4<1>, C4<1>;
L_0x555f097b1e00 .delay 1 (20000,20000,20000) L_0x555f097b1e00/d;
L_0x555f097b1fb0/d .functor AND 1, L_0x555f097b1170, L_0x555f097b1a30, C4<1>, C4<1>;
L_0x555f097b1fb0 .delay 1 (20000,20000,20000) L_0x555f097b1fb0/d;
L_0x555f097b2110/d .functor AND 1, L_0x555f097b1340, L_0x555f097b1740, C4<1>, C4<1>;
L_0x555f097b2110 .delay 1 (20000,20000,20000) L_0x555f097b2110/d;
L_0x555f097b2270/d .functor OR 1, L_0x555f097b1ca0, L_0x555f097b1e00, L_0x555f097b1fb0, L_0x555f097b2110;
L_0x555f097b2270 .delay 1 (40000,40000,40000) L_0x555f097b2270/d;
v0x555f09708350_0 .net "A0andA1", 0 0, L_0x555f097b1740;  1 drivers
v0x555f09708410_0 .net "A0andnotA1", 0 0, L_0x555f097b1920;  1 drivers
v0x555f097084d0_0 .net "addr0", 0 0, v0x555f09707d70_0;  alias, 1 drivers
v0x555f097085a0_0 .net "addr1", 0 0, v0x555f09707e30_0;  alias, 1 drivers
v0x555f09708670_0 .net "in0", 0 0, L_0x555f097b07a0;  alias, 1 drivers
v0x555f09708760_0 .net "in0and", 0 0, L_0x555f097b1ca0;  1 drivers
v0x555f09708800_0 .net "in1", 0 0, L_0x555f097b0fc0;  alias, 1 drivers
v0x555f097088a0_0 .net "in1and", 0 0, L_0x555f097b1e00;  1 drivers
v0x555f09708960_0 .net "in2", 0 0, L_0x555f097b1170;  alias, 1 drivers
v0x555f09708a20_0 .net "in2and", 0 0, L_0x555f097b1fb0;  1 drivers
v0x555f09708ae0_0 .net "in3", 0 0, L_0x555f097b1340;  alias, 1 drivers
v0x555f09708ba0_0 .net "in3and", 0 0, L_0x555f097b2110;  1 drivers
v0x555f09708c60_0 .net "notA0", 0 0, L_0x555f097b1570;  1 drivers
v0x555f09708d20_0 .net "notA0andA1", 0 0, L_0x555f097b1a30;  1 drivers
v0x555f09708de0_0 .net "notA0andnotA1", 0 0, L_0x555f097b1b90;  1 drivers
v0x555f09708ea0_0 .net "notA1", 0 0, L_0x555f097b1630;  1 drivers
v0x555f09708f60_0 .net "out", 0 0, L_0x555f097b2270;  alias, 1 drivers
S_0x555f0970a680 .scope generate, "genblock[13]" "genblock[13]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f0970a870 .param/l "i" 0 3 30, +C4<01101>;
v0x555f097104f0_0 .net "carryout2", 0 0, L_0x555f097b34f0;  1 drivers
S_0x555f0970a950 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0970a680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097b26d0/d .functor NOT 1, L_0x555f097b27e0, C4<0>, C4<0>, C4<0>;
L_0x555f097b26d0 .delay 1 (10000,10000,10000) L_0x555f097b26d0/d;
L_0x555f097b28d0/d .functor NOT 1, L_0x555f097b29e0, C4<0>, C4<0>, C4<0>;
L_0x555f097b28d0 .delay 1 (10000,10000,10000) L_0x555f097b28d0/d;
L_0x555f097b2ad0/d .functor AND 1, L_0x555f097b2c80, L_0x555f097b26d0, L_0x555f097b28d0, C4<1>;
L_0x555f097b2ad0 .delay 1 (30000,30000,30000) L_0x555f097b2ad0/d;
L_0x555f097b2d70/d .functor XOR 1, L_0x555f097b2ad0, L_0x555f097b4db0, C4<0>, C4<0>;
L_0x555f097b2d70 .delay 1 (20000,20000,20000) L_0x555f097b2d70/d;
L_0x555f097b2ed0/d .functor XOR 1, L_0x555f097b4d10, L_0x555f097b2d70, C4<0>, C4<0>;
L_0x555f097b2ed0 .delay 1 (20000,20000,20000) L_0x555f097b2ed0/d;
L_0x555f097b3030/d .functor XOR 1, L_0x555f097b2ed0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097b3030 .delay 1 (20000,20000,20000) L_0x555f097b3030/d;
L_0x555f097b31e0/d .functor AND 1, L_0x555f097b4d10, L_0x555f097b4db0, C4<1>, C4<1>;
L_0x555f097b31e0 .delay 1 (20000,20000,20000) L_0x555f097b31e0/d;
L_0x555f097b3390/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097b2ed0, C4<1>, C4<1>;
L_0x555f097b3390 .delay 1 (20000,20000,20000) L_0x555f097b3390/d;
L_0x555f097b34f0/d .functor OR 1, L_0x555f097b31e0, L_0x555f097b3390, C4<0>, C4<0>;
L_0x555f097b34f0 .delay 1 (20000,20000,20000) L_0x555f097b34f0/d;
L_0x555f097b36a0/d .functor OR 1, L_0x555f097b4d10, L_0x555f097b4db0, C4<0>, C4<0>;
L_0x555f097b36a0 .delay 1 (20000,20000,20000) L_0x555f097b36a0/d;
L_0x555f097b3810/d .functor XOR 1, v0x555f0970b090_0, L_0x555f097b36a0, C4<0>, C4<0>;
L_0x555f097b3810 .delay 1 (20000,20000,20000) L_0x555f097b3810/d;
L_0x555f097b39c0/d .functor XOR 1, v0x555f0970b090_0, L_0x555f097b31e0, C4<0>, C4<0>;
L_0x555f097b39c0 .delay 1 (20000,20000,20000) L_0x555f097b39c0/d;
L_0x555f097b3b90/d .functor XOR 1, L_0x555f097b4d10, L_0x555f097b4db0, C4<0>, C4<0>;
L_0x555f097b3b90 .delay 1 (20000,20000,20000) L_0x555f097b3b90/d;
v0x555f0970c3e0_0 .net "AB", 0 0, L_0x555f097b31e0;  1 drivers
v0x555f0970c4c0_0 .net "AorB", 0 0, L_0x555f097b36a0;  1 drivers
v0x555f0970c580_0 .net "AxorB", 0 0, L_0x555f097b3b90;  1 drivers
v0x555f0970c650_0 .net "AxorB2", 0 0, L_0x555f097b2ed0;  1 drivers
v0x555f0970c6f0_0 .net "AxorBC", 0 0, L_0x555f097b3390;  1 drivers
v0x555f0970c790_0 .net *"_s1", 0 0, L_0x555f097b27e0;  1 drivers
v0x555f0970c870_0 .net *"_s3", 0 0, L_0x555f097b29e0;  1 drivers
v0x555f0970c950_0 .net *"_s5", 0 0, L_0x555f097b2c80;  1 drivers
v0x555f0970ca30_0 .net "a", 0 0, L_0x555f097b4d10;  1 drivers
v0x555f0970caf0_0 .net "address0", 0 0, v0x555f0970af00_0;  1 drivers
v0x555f0970cb90_0 .net "address1", 0 0, v0x555f0970afc0_0;  1 drivers
v0x555f0970cc80_0 .net "b", 0 0, L_0x555f097b4db0;  1 drivers
v0x555f0970cd40_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0970cde0_0 .net "carryout", 0 0, L_0x555f097b34f0;  alias, 1 drivers
v0x555f0970cea0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0970cf60_0 .net "invert", 0 0, v0x555f0970b090_0;  1 drivers
v0x555f0970d000_0 .net "nandand", 0 0, L_0x555f097b39c0;  1 drivers
v0x555f0970d1b0_0 .net "newB", 0 0, L_0x555f097b2d70;  1 drivers
v0x555f0970d250_0 .net "noror", 0 0, L_0x555f097b3810;  1 drivers
v0x555f0970d2f0_0 .net "notControl1", 0 0, L_0x555f097b26d0;  1 drivers
v0x555f0970d390_0 .net "notControl2", 0 0, L_0x555f097b28d0;  1 drivers
v0x555f0970d430_0 .net "subtract", 0 0, L_0x555f097b2ad0;  1 drivers
v0x555f0970d4f0_0 .net "sum", 0 0, L_0x555f097b4ac0;  1 drivers
v0x555f0970d5c0_0 .net "sumval", 0 0, L_0x555f097b3030;  1 drivers
L_0x555f097b27e0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097b29e0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097b2c80 .part v0x555f097417c0_0, 0, 1;
S_0x555f0970abc0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0970a950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0970ae20_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0970af00_0 .var "address0", 0 0;
v0x555f0970afc0_0 .var "address1", 0 0;
v0x555f0970b090_0 .var "invert", 0 0;
S_0x555f0970b200 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0970a950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097b3dc0/d .functor NOT 1, v0x555f0970af00_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b3dc0 .delay 1 (10000,10000,10000) L_0x555f097b3dc0/d;
L_0x555f097b3e80/d .functor NOT 1, v0x555f0970afc0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b3e80 .delay 1 (10000,10000,10000) L_0x555f097b3e80/d;
L_0x555f097b3f90/d .functor AND 1, v0x555f0970af00_0, v0x555f0970afc0_0, C4<1>, C4<1>;
L_0x555f097b3f90 .delay 1 (20000,20000,20000) L_0x555f097b3f90/d;
L_0x555f097b4170/d .functor AND 1, v0x555f0970af00_0, L_0x555f097b3e80, C4<1>, C4<1>;
L_0x555f097b4170 .delay 1 (20000,20000,20000) L_0x555f097b4170/d;
L_0x555f097b4280/d .functor AND 1, L_0x555f097b3dc0, v0x555f0970afc0_0, C4<1>, C4<1>;
L_0x555f097b4280 .delay 1 (20000,20000,20000) L_0x555f097b4280/d;
L_0x555f097b43e0/d .functor AND 1, L_0x555f097b3dc0, L_0x555f097b3e80, C4<1>, C4<1>;
L_0x555f097b43e0 .delay 1 (20000,20000,20000) L_0x555f097b43e0/d;
L_0x555f097b44f0/d .functor AND 1, L_0x555f097b3030, L_0x555f097b43e0, C4<1>, C4<1>;
L_0x555f097b44f0 .delay 1 (20000,20000,20000) L_0x555f097b44f0/d;
L_0x555f097b4650/d .functor AND 1, L_0x555f097b3810, L_0x555f097b4170, C4<1>, C4<1>;
L_0x555f097b4650 .delay 1 (20000,20000,20000) L_0x555f097b4650/d;
L_0x555f097b4800/d .functor AND 1, L_0x555f097b39c0, L_0x555f097b4280, C4<1>, C4<1>;
L_0x555f097b4800 .delay 1 (20000,20000,20000) L_0x555f097b4800/d;
L_0x555f097b4960/d .functor AND 1, L_0x555f097b3b90, L_0x555f097b3f90, C4<1>, C4<1>;
L_0x555f097b4960 .delay 1 (20000,20000,20000) L_0x555f097b4960/d;
L_0x555f097b4ac0/d .functor OR 1, L_0x555f097b44f0, L_0x555f097b4650, L_0x555f097b4800, L_0x555f097b4960;
L_0x555f097b4ac0 .delay 1 (40000,40000,40000) L_0x555f097b4ac0/d;
v0x555f0970b4e0_0 .net "A0andA1", 0 0, L_0x555f097b3f90;  1 drivers
v0x555f0970b5a0_0 .net "A0andnotA1", 0 0, L_0x555f097b4170;  1 drivers
v0x555f0970b660_0 .net "addr0", 0 0, v0x555f0970af00_0;  alias, 1 drivers
v0x555f0970b730_0 .net "addr1", 0 0, v0x555f0970afc0_0;  alias, 1 drivers
v0x555f0970b800_0 .net "in0", 0 0, L_0x555f097b3030;  alias, 1 drivers
v0x555f0970b8f0_0 .net "in0and", 0 0, L_0x555f097b44f0;  1 drivers
v0x555f0970b990_0 .net "in1", 0 0, L_0x555f097b3810;  alias, 1 drivers
v0x555f0970ba30_0 .net "in1and", 0 0, L_0x555f097b4650;  1 drivers
v0x555f0970baf0_0 .net "in2", 0 0, L_0x555f097b39c0;  alias, 1 drivers
v0x555f0970bbb0_0 .net "in2and", 0 0, L_0x555f097b4800;  1 drivers
v0x555f0970bc70_0 .net "in3", 0 0, L_0x555f097b3b90;  alias, 1 drivers
v0x555f0970bd30_0 .net "in3and", 0 0, L_0x555f097b4960;  1 drivers
v0x555f0970bdf0_0 .net "notA0", 0 0, L_0x555f097b3dc0;  1 drivers
v0x555f0970beb0_0 .net "notA0andA1", 0 0, L_0x555f097b4280;  1 drivers
v0x555f0970bf70_0 .net "notA0andnotA1", 0 0, L_0x555f097b43e0;  1 drivers
v0x555f0970c030_0 .net "notA1", 0 0, L_0x555f097b3e80;  1 drivers
v0x555f0970c0f0_0 .net "out", 0 0, L_0x555f097b4ac0;  alias, 1 drivers
S_0x555f0970d710 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0970a680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097b4f30/d .functor NOT 1, L_0x555f097b5040, C4<0>, C4<0>, C4<0>;
L_0x555f097b4f30 .delay 1 (10000,10000,10000) L_0x555f097b4f30/d;
L_0x555f097b5130/d .functor NOT 1, L_0x555f097b5240, C4<0>, C4<0>, C4<0>;
L_0x555f097b5130 .delay 1 (10000,10000,10000) L_0x555f097b5130/d;
L_0x555f097b5330/d .functor AND 1, L_0x555f097b54e0, L_0x555f097b4f30, L_0x555f097b5130, C4<1>;
L_0x555f097b5330 .delay 1 (30000,30000,30000) L_0x555f097b5330/d;
L_0x555f097b55d0/d .functor XOR 1, L_0x555f097b5330, L_0x555f097b7650, C4<0>, C4<0>;
L_0x555f097b55d0 .delay 1 (20000,20000,20000) L_0x555f097b55d0/d;
L_0x555f097b5730/d .functor XOR 1, L_0x555f097b75b0, L_0x555f097b55d0, C4<0>, C4<0>;
L_0x555f097b5730 .delay 1 (20000,20000,20000) L_0x555f097b5730/d;
L_0x555f097b5890/d .functor XOR 1, L_0x555f097b5730, L_0x555f097b34f0, C4<0>, C4<0>;
L_0x555f097b5890 .delay 1 (20000,20000,20000) L_0x555f097b5890/d;
L_0x555f097b5a80/d .functor AND 1, L_0x555f097b75b0, L_0x555f097b7650, C4<1>, C4<1>;
L_0x555f097b5a80 .delay 1 (20000,20000,20000) L_0x555f097b5a80/d;
L_0x555f097b5c30/d .functor AND 1, L_0x555f097b34f0, L_0x555f097b5730, C4<1>, C4<1>;
L_0x555f097b5c30 .delay 1 (20000,20000,20000) L_0x555f097b5c30/d;
L_0x555f097b5d90/d .functor OR 1, L_0x555f097b5a80, L_0x555f097b5c30, C4<0>, C4<0>;
L_0x555f097b5d90 .delay 1 (20000,20000,20000) L_0x555f097b5d90/d;
L_0x555f097b5f40/d .functor OR 1, L_0x555f097b75b0, L_0x555f097b7650, C4<0>, C4<0>;
L_0x555f097b5f40 .delay 1 (20000,20000,20000) L_0x555f097b5f40/d;
L_0x555f097b60b0/d .functor XOR 1, v0x555f0970de80_0, L_0x555f097b5f40, C4<0>, C4<0>;
L_0x555f097b60b0 .delay 1 (20000,20000,20000) L_0x555f097b60b0/d;
L_0x555f097b6260/d .functor XOR 1, v0x555f0970de80_0, L_0x555f097b5a80, C4<0>, C4<0>;
L_0x555f097b6260 .delay 1 (20000,20000,20000) L_0x555f097b6260/d;
L_0x555f097b6430/d .functor XOR 1, L_0x555f097b75b0, L_0x555f097b7650, C4<0>, C4<0>;
L_0x555f097b6430 .delay 1 (20000,20000,20000) L_0x555f097b6430/d;
v0x555f0970f1d0_0 .net "AB", 0 0, L_0x555f097b5a80;  1 drivers
v0x555f0970f2b0_0 .net "AorB", 0 0, L_0x555f097b5f40;  1 drivers
v0x555f0970f370_0 .net "AxorB", 0 0, L_0x555f097b6430;  1 drivers
v0x555f0970f440_0 .net "AxorB2", 0 0, L_0x555f097b5730;  1 drivers
v0x555f0970f4e0_0 .net "AxorBC", 0 0, L_0x555f097b5c30;  1 drivers
v0x555f0970f580_0 .net *"_s1", 0 0, L_0x555f097b5040;  1 drivers
v0x555f0970f660_0 .net *"_s3", 0 0, L_0x555f097b5240;  1 drivers
v0x555f0970f740_0 .net *"_s5", 0 0, L_0x555f097b54e0;  1 drivers
v0x555f0970f820_0 .net "a", 0 0, L_0x555f097b75b0;  1 drivers
v0x555f0970f8e0_0 .net "address0", 0 0, v0x555f0970dcf0_0;  1 drivers
v0x555f0970f980_0 .net "address1", 0 0, v0x555f0970ddb0_0;  1 drivers
v0x555f0970fa70_0 .net "b", 0 0, L_0x555f097b7650;  1 drivers
v0x555f0970fb30_0 .net "carryin", 0 0, L_0x555f097b34f0;  alias, 1 drivers
v0x555f0970fbd0_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0970fc70_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0970fd10_0 .net "invert", 0 0, v0x555f0970de80_0;  1 drivers
v0x555f0970fdb0_0 .net "nandand", 0 0, L_0x555f097b6260;  1 drivers
v0x555f0970ff60_0 .net "newB", 0 0, L_0x555f097b55d0;  1 drivers
v0x555f09710000_0 .net "noror", 0 0, L_0x555f097b60b0;  1 drivers
v0x555f097100d0_0 .net "notControl1", 0 0, L_0x555f097b4f30;  1 drivers
v0x555f09710170_0 .net "notControl2", 0 0, L_0x555f097b5130;  1 drivers
v0x555f09710210_0 .net "subtract", 0 0, L_0x555f097b5330;  1 drivers
v0x555f097102d0_0 .net "sum", 0 0, L_0x555f097b7360;  1 drivers
v0x555f097103a0_0 .net "sumval", 0 0, L_0x555f097b5890;  1 drivers
L_0x555f097b5040 .part v0x555f097417c0_0, 1, 1;
L_0x555f097b5240 .part v0x555f097417c0_0, 2, 1;
L_0x555f097b54e0 .part v0x555f097417c0_0, 0, 1;
S_0x555f0970d9a0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0970d710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0970dc10_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0970dcf0_0 .var "address0", 0 0;
v0x555f0970ddb0_0 .var "address1", 0 0;
v0x555f0970de80_0 .var "invert", 0 0;
S_0x555f0970dff0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0970d710;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097b6660/d .functor NOT 1, v0x555f0970dcf0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b6660 .delay 1 (10000,10000,10000) L_0x555f097b6660/d;
L_0x555f097b6720/d .functor NOT 1, v0x555f0970ddb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b6720 .delay 1 (10000,10000,10000) L_0x555f097b6720/d;
L_0x555f097b6830/d .functor AND 1, v0x555f0970dcf0_0, v0x555f0970ddb0_0, C4<1>, C4<1>;
L_0x555f097b6830 .delay 1 (20000,20000,20000) L_0x555f097b6830/d;
L_0x555f097b6a10/d .functor AND 1, v0x555f0970dcf0_0, L_0x555f097b6720, C4<1>, C4<1>;
L_0x555f097b6a10 .delay 1 (20000,20000,20000) L_0x555f097b6a10/d;
L_0x555f097b6b20/d .functor AND 1, L_0x555f097b6660, v0x555f0970ddb0_0, C4<1>, C4<1>;
L_0x555f097b6b20 .delay 1 (20000,20000,20000) L_0x555f097b6b20/d;
L_0x555f097b6c80/d .functor AND 1, L_0x555f097b6660, L_0x555f097b6720, C4<1>, C4<1>;
L_0x555f097b6c80 .delay 1 (20000,20000,20000) L_0x555f097b6c80/d;
L_0x555f097b6d90/d .functor AND 1, L_0x555f097b5890, L_0x555f097b6c80, C4<1>, C4<1>;
L_0x555f097b6d90 .delay 1 (20000,20000,20000) L_0x555f097b6d90/d;
L_0x555f097b6ef0/d .functor AND 1, L_0x555f097b60b0, L_0x555f097b6a10, C4<1>, C4<1>;
L_0x555f097b6ef0 .delay 1 (20000,20000,20000) L_0x555f097b6ef0/d;
L_0x555f097b70a0/d .functor AND 1, L_0x555f097b6260, L_0x555f097b6b20, C4<1>, C4<1>;
L_0x555f097b70a0 .delay 1 (20000,20000,20000) L_0x555f097b70a0/d;
L_0x555f097b7200/d .functor AND 1, L_0x555f097b6430, L_0x555f097b6830, C4<1>, C4<1>;
L_0x555f097b7200 .delay 1 (20000,20000,20000) L_0x555f097b7200/d;
L_0x555f097b7360/d .functor OR 1, L_0x555f097b6d90, L_0x555f097b6ef0, L_0x555f097b70a0, L_0x555f097b7200;
L_0x555f097b7360 .delay 1 (40000,40000,40000) L_0x555f097b7360/d;
v0x555f0970e2d0_0 .net "A0andA1", 0 0, L_0x555f097b6830;  1 drivers
v0x555f0970e390_0 .net "A0andnotA1", 0 0, L_0x555f097b6a10;  1 drivers
v0x555f0970e450_0 .net "addr0", 0 0, v0x555f0970dcf0_0;  alias, 1 drivers
v0x555f0970e520_0 .net "addr1", 0 0, v0x555f0970ddb0_0;  alias, 1 drivers
v0x555f0970e5f0_0 .net "in0", 0 0, L_0x555f097b5890;  alias, 1 drivers
v0x555f0970e6e0_0 .net "in0and", 0 0, L_0x555f097b6d90;  1 drivers
v0x555f0970e780_0 .net "in1", 0 0, L_0x555f097b60b0;  alias, 1 drivers
v0x555f0970e820_0 .net "in1and", 0 0, L_0x555f097b6ef0;  1 drivers
v0x555f0970e8e0_0 .net "in2", 0 0, L_0x555f097b6260;  alias, 1 drivers
v0x555f0970e9a0_0 .net "in2and", 0 0, L_0x555f097b70a0;  1 drivers
v0x555f0970ea60_0 .net "in3", 0 0, L_0x555f097b6430;  alias, 1 drivers
v0x555f0970eb20_0 .net "in3and", 0 0, L_0x555f097b7200;  1 drivers
v0x555f0970ebe0_0 .net "notA0", 0 0, L_0x555f097b6660;  1 drivers
v0x555f0970eca0_0 .net "notA0andA1", 0 0, L_0x555f097b6b20;  1 drivers
v0x555f0970ed60_0 .net "notA0andnotA1", 0 0, L_0x555f097b6c80;  1 drivers
v0x555f0970ee20_0 .net "notA1", 0 0, L_0x555f097b6720;  1 drivers
v0x555f0970eee0_0 .net "out", 0 0, L_0x555f097b7360;  alias, 1 drivers
S_0x555f09710600 .scope generate, "genblock[15]" "genblock[15]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f096f87c0 .param/l "i" 0 3 30, +C4<01111>;
v0x555f09716720_0 .net "carryout2", 0 0, L_0x555f097b8600;  1 drivers
S_0x555f09710880 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f09710600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097b77e0/d .functor NOT 1, L_0x555f097b78f0, C4<0>, C4<0>, C4<0>;
L_0x555f097b77e0 .delay 1 (10000,10000,10000) L_0x555f097b77e0/d;
L_0x555f097b79e0/d .functor NOT 1, L_0x555f097b7af0, C4<0>, C4<0>, C4<0>;
L_0x555f097b79e0 .delay 1 (10000,10000,10000) L_0x555f097b79e0/d;
L_0x555f097b7be0/d .functor AND 1, L_0x555f097b7d90, L_0x555f097b77e0, L_0x555f097b79e0, C4<1>;
L_0x555f097b7be0 .delay 1 (30000,30000,30000) L_0x555f097b7be0/d;
L_0x555f097b7e80/d .functor XOR 1, L_0x555f097b7be0, L_0x555f097b9ec0, C4<0>, C4<0>;
L_0x555f097b7e80 .delay 1 (20000,20000,20000) L_0x555f097b7e80/d;
L_0x555f097b7fe0/d .functor XOR 1, L_0x555f097b9e20, L_0x555f097b7e80, C4<0>, C4<0>;
L_0x555f097b7fe0 .delay 1 (20000,20000,20000) L_0x555f097b7fe0/d;
L_0x555f097b8140/d .functor XOR 1, L_0x555f097b7fe0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097b8140 .delay 1 (20000,20000,20000) L_0x555f097b8140/d;
L_0x555f097b82f0/d .functor AND 1, L_0x555f097b9e20, L_0x555f097b9ec0, C4<1>, C4<1>;
L_0x555f097b82f0 .delay 1 (20000,20000,20000) L_0x555f097b82f0/d;
L_0x555f097b84a0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097b7fe0, C4<1>, C4<1>;
L_0x555f097b84a0 .delay 1 (20000,20000,20000) L_0x555f097b84a0/d;
L_0x555f097b8600/d .functor OR 1, L_0x555f097b82f0, L_0x555f097b84a0, C4<0>, C4<0>;
L_0x555f097b8600 .delay 1 (20000,20000,20000) L_0x555f097b8600/d;
L_0x555f097b87b0/d .functor OR 1, L_0x555f097b9e20, L_0x555f097b9ec0, C4<0>, C4<0>;
L_0x555f097b87b0 .delay 1 (20000,20000,20000) L_0x555f097b87b0/d;
L_0x555f097b8920/d .functor XOR 1, v0x555f09710fc0_0, L_0x555f097b87b0, C4<0>, C4<0>;
L_0x555f097b8920 .delay 1 (20000,20000,20000) L_0x555f097b8920/d;
L_0x555f097b8ad0/d .functor XOR 1, v0x555f09710fc0_0, L_0x555f097b82f0, C4<0>, C4<0>;
L_0x555f097b8ad0 .delay 1 (20000,20000,20000) L_0x555f097b8ad0/d;
L_0x555f097b8ca0/d .functor XOR 1, L_0x555f097b9e20, L_0x555f097b9ec0, C4<0>, C4<0>;
L_0x555f097b8ca0 .delay 1 (20000,20000,20000) L_0x555f097b8ca0/d;
v0x555f09712310_0 .net "AB", 0 0, L_0x555f097b82f0;  1 drivers
v0x555f097123f0_0 .net "AorB", 0 0, L_0x555f097b87b0;  1 drivers
v0x555f097124b0_0 .net "AxorB", 0 0, L_0x555f097b8ca0;  1 drivers
v0x555f09712580_0 .net "AxorB2", 0 0, L_0x555f097b7fe0;  1 drivers
v0x555f09712620_0 .net "AxorBC", 0 0, L_0x555f097b84a0;  1 drivers
v0x555f097126c0_0 .net *"_s1", 0 0, L_0x555f097b78f0;  1 drivers
v0x555f097127a0_0 .net *"_s3", 0 0, L_0x555f097b7af0;  1 drivers
v0x555f09712880_0 .net *"_s5", 0 0, L_0x555f097b7d90;  1 drivers
v0x555f09712960_0 .net "a", 0 0, L_0x555f097b9e20;  1 drivers
v0x555f09712a20_0 .net "address0", 0 0, v0x555f09710e30_0;  1 drivers
v0x555f09712ac0_0 .net "address1", 0 0, v0x555f09710ef0_0;  1 drivers
v0x555f09712bb0_0 .net "b", 0 0, L_0x555f097b9ec0;  1 drivers
v0x555f09712c70_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09712d10_0 .net "carryout", 0 0, L_0x555f097b8600;  alias, 1 drivers
v0x555f09712dd0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09712e90_0 .net "invert", 0 0, v0x555f09710fc0_0;  1 drivers
v0x555f09712f30_0 .net "nandand", 0 0, L_0x555f097b8ad0;  1 drivers
v0x555f097130e0_0 .net "newB", 0 0, L_0x555f097b7e80;  1 drivers
v0x555f09713180_0 .net "noror", 0 0, L_0x555f097b8920;  1 drivers
v0x555f09713220_0 .net "notControl1", 0 0, L_0x555f097b77e0;  1 drivers
v0x555f097132c0_0 .net "notControl2", 0 0, L_0x555f097b79e0;  1 drivers
v0x555f09713360_0 .net "subtract", 0 0, L_0x555f097b7be0;  1 drivers
v0x555f09713420_0 .net "sum", 0 0, L_0x555f097b9bd0;  1 drivers
v0x555f097134f0_0 .net "sumval", 0 0, L_0x555f097b8140;  1 drivers
L_0x555f097b78f0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097b7af0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097b7d90 .part v0x555f097417c0_0, 0, 1;
S_0x555f09710af0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09710880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09710d50_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09710e30_0 .var "address0", 0 0;
v0x555f09710ef0_0 .var "address1", 0 0;
v0x555f09710fc0_0 .var "invert", 0 0;
S_0x555f09711130 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09710880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097b8ed0/d .functor NOT 1, v0x555f09710e30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b8ed0 .delay 1 (10000,10000,10000) L_0x555f097b8ed0/d;
L_0x555f097b8f90/d .functor NOT 1, v0x555f09710ef0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097b8f90 .delay 1 (10000,10000,10000) L_0x555f097b8f90/d;
L_0x555f097b90a0/d .functor AND 1, v0x555f09710e30_0, v0x555f09710ef0_0, C4<1>, C4<1>;
L_0x555f097b90a0 .delay 1 (20000,20000,20000) L_0x555f097b90a0/d;
L_0x555f097b9280/d .functor AND 1, v0x555f09710e30_0, L_0x555f097b8f90, C4<1>, C4<1>;
L_0x555f097b9280 .delay 1 (20000,20000,20000) L_0x555f097b9280/d;
L_0x555f097b9390/d .functor AND 1, L_0x555f097b8ed0, v0x555f09710ef0_0, C4<1>, C4<1>;
L_0x555f097b9390 .delay 1 (20000,20000,20000) L_0x555f097b9390/d;
L_0x555f097b94f0/d .functor AND 1, L_0x555f097b8ed0, L_0x555f097b8f90, C4<1>, C4<1>;
L_0x555f097b94f0 .delay 1 (20000,20000,20000) L_0x555f097b94f0/d;
L_0x555f097b9600/d .functor AND 1, L_0x555f097b8140, L_0x555f097b94f0, C4<1>, C4<1>;
L_0x555f097b9600 .delay 1 (20000,20000,20000) L_0x555f097b9600/d;
L_0x555f097b9760/d .functor AND 1, L_0x555f097b8920, L_0x555f097b9280, C4<1>, C4<1>;
L_0x555f097b9760 .delay 1 (20000,20000,20000) L_0x555f097b9760/d;
L_0x555f097b9910/d .functor AND 1, L_0x555f097b8ad0, L_0x555f097b9390, C4<1>, C4<1>;
L_0x555f097b9910 .delay 1 (20000,20000,20000) L_0x555f097b9910/d;
L_0x555f097b9a70/d .functor AND 1, L_0x555f097b8ca0, L_0x555f097b90a0, C4<1>, C4<1>;
L_0x555f097b9a70 .delay 1 (20000,20000,20000) L_0x555f097b9a70/d;
L_0x555f097b9bd0/d .functor OR 1, L_0x555f097b9600, L_0x555f097b9760, L_0x555f097b9910, L_0x555f097b9a70;
L_0x555f097b9bd0 .delay 1 (40000,40000,40000) L_0x555f097b9bd0/d;
v0x555f09711410_0 .net "A0andA1", 0 0, L_0x555f097b90a0;  1 drivers
v0x555f097114d0_0 .net "A0andnotA1", 0 0, L_0x555f097b9280;  1 drivers
v0x555f09711590_0 .net "addr0", 0 0, v0x555f09710e30_0;  alias, 1 drivers
v0x555f09711660_0 .net "addr1", 0 0, v0x555f09710ef0_0;  alias, 1 drivers
v0x555f09711730_0 .net "in0", 0 0, L_0x555f097b8140;  alias, 1 drivers
v0x555f09711820_0 .net "in0and", 0 0, L_0x555f097b9600;  1 drivers
v0x555f097118c0_0 .net "in1", 0 0, L_0x555f097b8920;  alias, 1 drivers
v0x555f09711960_0 .net "in1and", 0 0, L_0x555f097b9760;  1 drivers
v0x555f09711a20_0 .net "in2", 0 0, L_0x555f097b8ad0;  alias, 1 drivers
v0x555f09711ae0_0 .net "in2and", 0 0, L_0x555f097b9910;  1 drivers
v0x555f09711ba0_0 .net "in3", 0 0, L_0x555f097b8ca0;  alias, 1 drivers
v0x555f09711c60_0 .net "in3and", 0 0, L_0x555f097b9a70;  1 drivers
v0x555f09711d20_0 .net "notA0", 0 0, L_0x555f097b8ed0;  1 drivers
v0x555f09711de0_0 .net "notA0andA1", 0 0, L_0x555f097b9390;  1 drivers
v0x555f09711ea0_0 .net "notA0andnotA1", 0 0, L_0x555f097b94f0;  1 drivers
v0x555f09711f60_0 .net "notA1", 0 0, L_0x555f097b8f90;  1 drivers
v0x555f09712020_0 .net "out", 0 0, L_0x555f097b9bd0;  alias, 1 drivers
S_0x555f09713640 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f09710600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097ba060/d .functor NOT 1, L_0x555f097ba170, C4<0>, C4<0>, C4<0>;
L_0x555f097ba060 .delay 1 (10000,10000,10000) L_0x555f097ba060/d;
L_0x555f097ba260/d .functor NOT 1, L_0x555f097ba370, C4<0>, C4<0>, C4<0>;
L_0x555f097ba260 .delay 1 (10000,10000,10000) L_0x555f097ba260/d;
L_0x555f097ba460/d .functor AND 1, L_0x555f097ba610, L_0x555f097ba060, L_0x555f097ba260, C4<1>;
L_0x555f097ba460 .delay 1 (30000,30000,30000) L_0x555f097ba460/d;
L_0x555f097ba700/d .functor XOR 1, L_0x555f097ba460, L_0x555f097bc780, C4<0>, C4<0>;
L_0x555f097ba700 .delay 1 (20000,20000,20000) L_0x555f097ba700/d;
L_0x555f097ba860/d .functor XOR 1, L_0x555f097bc6e0, L_0x555f097ba700, C4<0>, C4<0>;
L_0x555f097ba860 .delay 1 (20000,20000,20000) L_0x555f097ba860/d;
L_0x555f097ba9c0/d .functor XOR 1, L_0x555f097ba860, L_0x555f097b8600, C4<0>, C4<0>;
L_0x555f097ba9c0 .delay 1 (20000,20000,20000) L_0x555f097ba9c0/d;
L_0x555f097babb0/d .functor AND 1, L_0x555f097bc6e0, L_0x555f097bc780, C4<1>, C4<1>;
L_0x555f097babb0 .delay 1 (20000,20000,20000) L_0x555f097babb0/d;
L_0x555f097bad60/d .functor AND 1, L_0x555f097b8600, L_0x555f097ba860, C4<1>, C4<1>;
L_0x555f097bad60 .delay 1 (20000,20000,20000) L_0x555f097bad60/d;
L_0x555f097baec0/d .functor OR 1, L_0x555f097babb0, L_0x555f097bad60, C4<0>, C4<0>;
L_0x555f097baec0 .delay 1 (20000,20000,20000) L_0x555f097baec0/d;
L_0x555f097bb070/d .functor OR 1, L_0x555f097bc6e0, L_0x555f097bc780, C4<0>, C4<0>;
L_0x555f097bb070 .delay 1 (20000,20000,20000) L_0x555f097bb070/d;
L_0x555f097bb1e0/d .functor XOR 1, v0x555f097141c0_0, L_0x555f097bb070, C4<0>, C4<0>;
L_0x555f097bb1e0 .delay 1 (20000,20000,20000) L_0x555f097bb1e0/d;
L_0x555f097bb390/d .functor XOR 1, v0x555f097141c0_0, L_0x555f097babb0, C4<0>, C4<0>;
L_0x555f097bb390 .delay 1 (20000,20000,20000) L_0x555f097bb390/d;
L_0x555f097bb560/d .functor XOR 1, L_0x555f097bc6e0, L_0x555f097bc780, C4<0>, C4<0>;
L_0x555f097bb560 .delay 1 (20000,20000,20000) L_0x555f097bb560/d;
v0x555f09715510_0 .net "AB", 0 0, L_0x555f097babb0;  1 drivers
v0x555f097155f0_0 .net "AorB", 0 0, L_0x555f097bb070;  1 drivers
v0x555f097156b0_0 .net "AxorB", 0 0, L_0x555f097bb560;  1 drivers
v0x555f09715780_0 .net "AxorB2", 0 0, L_0x555f097ba860;  1 drivers
v0x555f09715820_0 .net "AxorBC", 0 0, L_0x555f097bad60;  1 drivers
v0x555f097158c0_0 .net *"_s1", 0 0, L_0x555f097ba170;  1 drivers
v0x555f097159a0_0 .net *"_s3", 0 0, L_0x555f097ba370;  1 drivers
v0x555f09715a80_0 .net *"_s5", 0 0, L_0x555f097ba610;  1 drivers
v0x555f09715b60_0 .net "a", 0 0, L_0x555f097bc6e0;  1 drivers
v0x555f09715c20_0 .net "address0", 0 0, v0x555f09714030_0;  1 drivers
v0x555f09715cc0_0 .net "address1", 0 0, v0x555f097140f0_0;  1 drivers
v0x555f09715db0_0 .net "b", 0 0, L_0x555f097bc780;  1 drivers
v0x555f09715e70_0 .net "carryin", 0 0, L_0x555f097b8600;  alias, 1 drivers
v0x555f09715f10_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09715fb0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09716050_0 .net "invert", 0 0, v0x555f097141c0_0;  1 drivers
v0x555f097160f0_0 .net "nandand", 0 0, L_0x555f097bb390;  1 drivers
v0x555f09716190_0 .net "newB", 0 0, L_0x555f097ba700;  1 drivers
v0x555f09716230_0 .net "noror", 0 0, L_0x555f097bb1e0;  1 drivers
v0x555f09716300_0 .net "notControl1", 0 0, L_0x555f097ba060;  1 drivers
v0x555f097163a0_0 .net "notControl2", 0 0, L_0x555f097ba260;  1 drivers
v0x555f09716440_0 .net "subtract", 0 0, L_0x555f097ba460;  1 drivers
v0x555f09716500_0 .net "sum", 0 0, L_0x555f097bc490;  1 drivers
v0x555f097165d0_0 .net "sumval", 0 0, L_0x555f097ba9c0;  1 drivers
L_0x555f097ba170 .part v0x555f097417c0_0, 1, 1;
L_0x555f097ba370 .part v0x555f097417c0_0, 2, 1;
L_0x555f097ba610 .part v0x555f097417c0_0, 0, 1;
S_0x555f097138d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09713640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09713b40_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09714030_0 .var "address0", 0 0;
v0x555f097140f0_0 .var "address1", 0 0;
v0x555f097141c0_0 .var "invert", 0 0;
S_0x555f09714330 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09713640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097bb790/d .functor NOT 1, v0x555f09714030_0, C4<0>, C4<0>, C4<0>;
L_0x555f097bb790 .delay 1 (10000,10000,10000) L_0x555f097bb790/d;
L_0x555f097bb850/d .functor NOT 1, v0x555f097140f0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097bb850 .delay 1 (10000,10000,10000) L_0x555f097bb850/d;
L_0x555f097bb960/d .functor AND 1, v0x555f09714030_0, v0x555f097140f0_0, C4<1>, C4<1>;
L_0x555f097bb960 .delay 1 (20000,20000,20000) L_0x555f097bb960/d;
L_0x555f097bbb40/d .functor AND 1, v0x555f09714030_0, L_0x555f097bb850, C4<1>, C4<1>;
L_0x555f097bbb40 .delay 1 (20000,20000,20000) L_0x555f097bbb40/d;
L_0x555f097bbc50/d .functor AND 1, L_0x555f097bb790, v0x555f097140f0_0, C4<1>, C4<1>;
L_0x555f097bbc50 .delay 1 (20000,20000,20000) L_0x555f097bbc50/d;
L_0x555f097bbdb0/d .functor AND 1, L_0x555f097bb790, L_0x555f097bb850, C4<1>, C4<1>;
L_0x555f097bbdb0 .delay 1 (20000,20000,20000) L_0x555f097bbdb0/d;
L_0x555f097bbec0/d .functor AND 1, L_0x555f097ba9c0, L_0x555f097bbdb0, C4<1>, C4<1>;
L_0x555f097bbec0 .delay 1 (20000,20000,20000) L_0x555f097bbec0/d;
L_0x555f097bc020/d .functor AND 1, L_0x555f097bb1e0, L_0x555f097bbb40, C4<1>, C4<1>;
L_0x555f097bc020 .delay 1 (20000,20000,20000) L_0x555f097bc020/d;
L_0x555f097bc1d0/d .functor AND 1, L_0x555f097bb390, L_0x555f097bbc50, C4<1>, C4<1>;
L_0x555f097bc1d0 .delay 1 (20000,20000,20000) L_0x555f097bc1d0/d;
L_0x555f097bc330/d .functor AND 1, L_0x555f097bb560, L_0x555f097bb960, C4<1>, C4<1>;
L_0x555f097bc330 .delay 1 (20000,20000,20000) L_0x555f097bc330/d;
L_0x555f097bc490/d .functor OR 1, L_0x555f097bbec0, L_0x555f097bc020, L_0x555f097bc1d0, L_0x555f097bc330;
L_0x555f097bc490 .delay 1 (40000,40000,40000) L_0x555f097bc490/d;
v0x555f09714610_0 .net "A0andA1", 0 0, L_0x555f097bb960;  1 drivers
v0x555f097146d0_0 .net "A0andnotA1", 0 0, L_0x555f097bbb40;  1 drivers
v0x555f09714790_0 .net "addr0", 0 0, v0x555f09714030_0;  alias, 1 drivers
v0x555f09714860_0 .net "addr1", 0 0, v0x555f097140f0_0;  alias, 1 drivers
v0x555f09714930_0 .net "in0", 0 0, L_0x555f097ba9c0;  alias, 1 drivers
v0x555f09714a20_0 .net "in0and", 0 0, L_0x555f097bbec0;  1 drivers
v0x555f09714ac0_0 .net "in1", 0 0, L_0x555f097bb1e0;  alias, 1 drivers
v0x555f09714b60_0 .net "in1and", 0 0, L_0x555f097bc020;  1 drivers
v0x555f09714c20_0 .net "in2", 0 0, L_0x555f097bb390;  alias, 1 drivers
v0x555f09714ce0_0 .net "in2and", 0 0, L_0x555f097bc1d0;  1 drivers
v0x555f09714da0_0 .net "in3", 0 0, L_0x555f097bb560;  alias, 1 drivers
v0x555f09714e60_0 .net "in3and", 0 0, L_0x555f097bc330;  1 drivers
v0x555f09714f20_0 .net "notA0", 0 0, L_0x555f097bb790;  1 drivers
v0x555f09714fe0_0 .net "notA0andA1", 0 0, L_0x555f097bbc50;  1 drivers
v0x555f097150a0_0 .net "notA0andnotA1", 0 0, L_0x555f097bbdb0;  1 drivers
v0x555f09715160_0 .net "notA1", 0 0, L_0x555f097bb850;  1 drivers
v0x555f09715220_0 .net "out", 0 0, L_0x555f097bc490;  alias, 1 drivers
S_0x555f09716830 .scope generate, "genblock[17]" "genblock[17]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f09716a20 .param/l "i" 0 3 30, +C4<010001>;
v0x555f0971c6a0_0 .net "carryout2", 0 0, L_0x555f097bd750;  1 drivers
S_0x555f09716b00 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f09716830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097bc930/d .functor NOT 1, L_0x555f097bca40, C4<0>, C4<0>, C4<0>;
L_0x555f097bc930 .delay 1 (10000,10000,10000) L_0x555f097bc930/d;
L_0x555f097bcb30/d .functor NOT 1, L_0x555f097bcc40, C4<0>, C4<0>, C4<0>;
L_0x555f097bcb30 .delay 1 (10000,10000,10000) L_0x555f097bcb30/d;
L_0x555f097bcd30/d .functor AND 1, L_0x555f097bcee0, L_0x555f097bc930, L_0x555f097bcb30, C4<1>;
L_0x555f097bcd30 .delay 1 (30000,30000,30000) L_0x555f097bcd30/d;
L_0x555f097bcfd0/d .functor XOR 1, L_0x555f097bcd30, L_0x555f097bf010, C4<0>, C4<0>;
L_0x555f097bcfd0 .delay 1 (20000,20000,20000) L_0x555f097bcfd0/d;
L_0x555f097bd130/d .functor XOR 1, L_0x555f097bef70, L_0x555f097bcfd0, C4<0>, C4<0>;
L_0x555f097bd130 .delay 1 (20000,20000,20000) L_0x555f097bd130/d;
L_0x555f097bd290/d .functor XOR 1, L_0x555f097bd130, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097bd290 .delay 1 (20000,20000,20000) L_0x555f097bd290/d;
L_0x555f097bd440/d .functor AND 1, L_0x555f097bef70, L_0x555f097bf010, C4<1>, C4<1>;
L_0x555f097bd440 .delay 1 (20000,20000,20000) L_0x555f097bd440/d;
L_0x555f097bd5f0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097bd130, C4<1>, C4<1>;
L_0x555f097bd5f0 .delay 1 (20000,20000,20000) L_0x555f097bd5f0/d;
L_0x555f097bd750/d .functor OR 1, L_0x555f097bd440, L_0x555f097bd5f0, C4<0>, C4<0>;
L_0x555f097bd750 .delay 1 (20000,20000,20000) L_0x555f097bd750/d;
L_0x555f097bd900/d .functor OR 1, L_0x555f097bef70, L_0x555f097bf010, C4<0>, C4<0>;
L_0x555f097bd900 .delay 1 (20000,20000,20000) L_0x555f097bd900/d;
L_0x555f097bda70/d .functor XOR 1, v0x555f09717240_0, L_0x555f097bd900, C4<0>, C4<0>;
L_0x555f097bda70 .delay 1 (20000,20000,20000) L_0x555f097bda70/d;
L_0x555f097bdc20/d .functor XOR 1, v0x555f09717240_0, L_0x555f097bd440, C4<0>, C4<0>;
L_0x555f097bdc20 .delay 1 (20000,20000,20000) L_0x555f097bdc20/d;
L_0x555f097bddf0/d .functor XOR 1, L_0x555f097bef70, L_0x555f097bf010, C4<0>, C4<0>;
L_0x555f097bddf0 .delay 1 (20000,20000,20000) L_0x555f097bddf0/d;
v0x555f09718590_0 .net "AB", 0 0, L_0x555f097bd440;  1 drivers
v0x555f09718670_0 .net "AorB", 0 0, L_0x555f097bd900;  1 drivers
v0x555f09718730_0 .net "AxorB", 0 0, L_0x555f097bddf0;  1 drivers
v0x555f09718800_0 .net "AxorB2", 0 0, L_0x555f097bd130;  1 drivers
v0x555f097188a0_0 .net "AxorBC", 0 0, L_0x555f097bd5f0;  1 drivers
v0x555f09718940_0 .net *"_s1", 0 0, L_0x555f097bca40;  1 drivers
v0x555f09718a20_0 .net *"_s3", 0 0, L_0x555f097bcc40;  1 drivers
v0x555f09718b00_0 .net *"_s5", 0 0, L_0x555f097bcee0;  1 drivers
v0x555f09718be0_0 .net "a", 0 0, L_0x555f097bef70;  1 drivers
v0x555f09718ca0_0 .net "address0", 0 0, v0x555f097170b0_0;  1 drivers
v0x555f09718d40_0 .net "address1", 0 0, v0x555f09717170_0;  1 drivers
v0x555f09718e30_0 .net "b", 0 0, L_0x555f097bf010;  1 drivers
v0x555f09718ef0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09718f90_0 .net "carryout", 0 0, L_0x555f097bd750;  alias, 1 drivers
v0x555f09719050_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09719110_0 .net "invert", 0 0, v0x555f09717240_0;  1 drivers
v0x555f097191b0_0 .net "nandand", 0 0, L_0x555f097bdc20;  1 drivers
v0x555f09719360_0 .net "newB", 0 0, L_0x555f097bcfd0;  1 drivers
v0x555f09719400_0 .net "noror", 0 0, L_0x555f097bda70;  1 drivers
v0x555f097194a0_0 .net "notControl1", 0 0, L_0x555f097bc930;  1 drivers
v0x555f09719540_0 .net "notControl2", 0 0, L_0x555f097bcb30;  1 drivers
v0x555f097195e0_0 .net "subtract", 0 0, L_0x555f097bcd30;  1 drivers
v0x555f097196a0_0 .net "sum", 0 0, L_0x555f097bed20;  1 drivers
v0x555f09719770_0 .net "sumval", 0 0, L_0x555f097bd290;  1 drivers
L_0x555f097bca40 .part v0x555f097417c0_0, 1, 1;
L_0x555f097bcc40 .part v0x555f097417c0_0, 2, 1;
L_0x555f097bcee0 .part v0x555f097417c0_0, 0, 1;
S_0x555f09716d70 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09716b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09716fd0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f097170b0_0 .var "address0", 0 0;
v0x555f09717170_0 .var "address1", 0 0;
v0x555f09717240_0 .var "invert", 0 0;
S_0x555f097173b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09716b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097be020/d .functor NOT 1, v0x555f097170b0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097be020 .delay 1 (10000,10000,10000) L_0x555f097be020/d;
L_0x555f097be0e0/d .functor NOT 1, v0x555f09717170_0, C4<0>, C4<0>, C4<0>;
L_0x555f097be0e0 .delay 1 (10000,10000,10000) L_0x555f097be0e0/d;
L_0x555f097be1f0/d .functor AND 1, v0x555f097170b0_0, v0x555f09717170_0, C4<1>, C4<1>;
L_0x555f097be1f0 .delay 1 (20000,20000,20000) L_0x555f097be1f0/d;
L_0x555f097be3d0/d .functor AND 1, v0x555f097170b0_0, L_0x555f097be0e0, C4<1>, C4<1>;
L_0x555f097be3d0 .delay 1 (20000,20000,20000) L_0x555f097be3d0/d;
L_0x555f097be4e0/d .functor AND 1, L_0x555f097be020, v0x555f09717170_0, C4<1>, C4<1>;
L_0x555f097be4e0 .delay 1 (20000,20000,20000) L_0x555f097be4e0/d;
L_0x555f097be640/d .functor AND 1, L_0x555f097be020, L_0x555f097be0e0, C4<1>, C4<1>;
L_0x555f097be640 .delay 1 (20000,20000,20000) L_0x555f097be640/d;
L_0x555f097be750/d .functor AND 1, L_0x555f097bd290, L_0x555f097be640, C4<1>, C4<1>;
L_0x555f097be750 .delay 1 (20000,20000,20000) L_0x555f097be750/d;
L_0x555f097be8b0/d .functor AND 1, L_0x555f097bda70, L_0x555f097be3d0, C4<1>, C4<1>;
L_0x555f097be8b0 .delay 1 (20000,20000,20000) L_0x555f097be8b0/d;
L_0x555f097bea60/d .functor AND 1, L_0x555f097bdc20, L_0x555f097be4e0, C4<1>, C4<1>;
L_0x555f097bea60 .delay 1 (20000,20000,20000) L_0x555f097bea60/d;
L_0x555f097bebc0/d .functor AND 1, L_0x555f097bddf0, L_0x555f097be1f0, C4<1>, C4<1>;
L_0x555f097bebc0 .delay 1 (20000,20000,20000) L_0x555f097bebc0/d;
L_0x555f097bed20/d .functor OR 1, L_0x555f097be750, L_0x555f097be8b0, L_0x555f097bea60, L_0x555f097bebc0;
L_0x555f097bed20 .delay 1 (40000,40000,40000) L_0x555f097bed20/d;
v0x555f09717690_0 .net "A0andA1", 0 0, L_0x555f097be1f0;  1 drivers
v0x555f09717750_0 .net "A0andnotA1", 0 0, L_0x555f097be3d0;  1 drivers
v0x555f09717810_0 .net "addr0", 0 0, v0x555f097170b0_0;  alias, 1 drivers
v0x555f097178e0_0 .net "addr1", 0 0, v0x555f09717170_0;  alias, 1 drivers
v0x555f097179b0_0 .net "in0", 0 0, L_0x555f097bd290;  alias, 1 drivers
v0x555f09717aa0_0 .net "in0and", 0 0, L_0x555f097be750;  1 drivers
v0x555f09717b40_0 .net "in1", 0 0, L_0x555f097bda70;  alias, 1 drivers
v0x555f09717be0_0 .net "in1and", 0 0, L_0x555f097be8b0;  1 drivers
v0x555f09717ca0_0 .net "in2", 0 0, L_0x555f097bdc20;  alias, 1 drivers
v0x555f09717d60_0 .net "in2and", 0 0, L_0x555f097bea60;  1 drivers
v0x555f09717e20_0 .net "in3", 0 0, L_0x555f097bddf0;  alias, 1 drivers
v0x555f09717ee0_0 .net "in3and", 0 0, L_0x555f097bebc0;  1 drivers
v0x555f09717fa0_0 .net "notA0", 0 0, L_0x555f097be020;  1 drivers
v0x555f09718060_0 .net "notA0andA1", 0 0, L_0x555f097be4e0;  1 drivers
v0x555f09718120_0 .net "notA0andnotA1", 0 0, L_0x555f097be640;  1 drivers
v0x555f097181e0_0 .net "notA1", 0 0, L_0x555f097be0e0;  1 drivers
v0x555f097182a0_0 .net "out", 0 0, L_0x555f097bed20;  alias, 1 drivers
S_0x555f097198c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f09716830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097bf1d0/d .functor NOT 1, L_0x555f097bf2e0, C4<0>, C4<0>, C4<0>;
L_0x555f097bf1d0 .delay 1 (10000,10000,10000) L_0x555f097bf1d0/d;
L_0x555f097bf3d0/d .functor NOT 1, L_0x555f097bf4e0, C4<0>, C4<0>, C4<0>;
L_0x555f097bf3d0 .delay 1 (10000,10000,10000) L_0x555f097bf3d0/d;
L_0x555f097bf5d0/d .functor AND 1, L_0x555f097bf780, L_0x555f097bf1d0, L_0x555f097bf3d0, C4<1>;
L_0x555f097bf5d0 .delay 1 (30000,30000,30000) L_0x555f097bf5d0/d;
L_0x555f097bf870/d .functor XOR 1, L_0x555f097bf5d0, L_0x555f097c18f0, C4<0>, C4<0>;
L_0x555f097bf870 .delay 1 (20000,20000,20000) L_0x555f097bf870/d;
L_0x555f097bf9d0/d .functor XOR 1, L_0x555f097c1850, L_0x555f097bf870, C4<0>, C4<0>;
L_0x555f097bf9d0 .delay 1 (20000,20000,20000) L_0x555f097bf9d0/d;
L_0x555f097bfb30/d .functor XOR 1, L_0x555f097bf9d0, L_0x555f097bd750, C4<0>, C4<0>;
L_0x555f097bfb30 .delay 1 (20000,20000,20000) L_0x555f097bfb30/d;
L_0x555f097bfd20/d .functor AND 1, L_0x555f097c1850, L_0x555f097c18f0, C4<1>, C4<1>;
L_0x555f097bfd20 .delay 1 (20000,20000,20000) L_0x555f097bfd20/d;
L_0x555f097bfed0/d .functor AND 1, L_0x555f097bd750, L_0x555f097bf9d0, C4<1>, C4<1>;
L_0x555f097bfed0 .delay 1 (20000,20000,20000) L_0x555f097bfed0/d;
L_0x555f097c0030/d .functor OR 1, L_0x555f097bfd20, L_0x555f097bfed0, C4<0>, C4<0>;
L_0x555f097c0030 .delay 1 (20000,20000,20000) L_0x555f097c0030/d;
L_0x555f097c01e0/d .functor OR 1, L_0x555f097c1850, L_0x555f097c18f0, C4<0>, C4<0>;
L_0x555f097c01e0 .delay 1 (20000,20000,20000) L_0x555f097c01e0/d;
L_0x555f097c0350/d .functor XOR 1, v0x555f0971a030_0, L_0x555f097c01e0, C4<0>, C4<0>;
L_0x555f097c0350 .delay 1 (20000,20000,20000) L_0x555f097c0350/d;
L_0x555f097c0500/d .functor XOR 1, v0x555f0971a030_0, L_0x555f097bfd20, C4<0>, C4<0>;
L_0x555f097c0500 .delay 1 (20000,20000,20000) L_0x555f097c0500/d;
L_0x555f097c06d0/d .functor XOR 1, L_0x555f097c1850, L_0x555f097c18f0, C4<0>, C4<0>;
L_0x555f097c06d0 .delay 1 (20000,20000,20000) L_0x555f097c06d0/d;
v0x555f0971b380_0 .net "AB", 0 0, L_0x555f097bfd20;  1 drivers
v0x555f0971b460_0 .net "AorB", 0 0, L_0x555f097c01e0;  1 drivers
v0x555f0971b520_0 .net "AxorB", 0 0, L_0x555f097c06d0;  1 drivers
v0x555f0971b5f0_0 .net "AxorB2", 0 0, L_0x555f097bf9d0;  1 drivers
v0x555f0971b690_0 .net "AxorBC", 0 0, L_0x555f097bfed0;  1 drivers
v0x555f0971b730_0 .net *"_s1", 0 0, L_0x555f097bf2e0;  1 drivers
v0x555f0971b810_0 .net *"_s3", 0 0, L_0x555f097bf4e0;  1 drivers
v0x555f0971b8f0_0 .net *"_s5", 0 0, L_0x555f097bf780;  1 drivers
v0x555f0971b9d0_0 .net "a", 0 0, L_0x555f097c1850;  1 drivers
v0x555f0971ba90_0 .net "address0", 0 0, v0x555f09719ea0_0;  1 drivers
v0x555f0971bb30_0 .net "address1", 0 0, v0x555f09719f60_0;  1 drivers
v0x555f0971bc20_0 .net "b", 0 0, L_0x555f097c18f0;  1 drivers
v0x555f0971bce0_0 .net "carryin", 0 0, L_0x555f097bd750;  alias, 1 drivers
v0x555f0971bd80_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0971be20_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0971bec0_0 .net "invert", 0 0, v0x555f0971a030_0;  1 drivers
v0x555f0971bf60_0 .net "nandand", 0 0, L_0x555f097c0500;  1 drivers
v0x555f0971c110_0 .net "newB", 0 0, L_0x555f097bf870;  1 drivers
v0x555f0971c1b0_0 .net "noror", 0 0, L_0x555f097c0350;  1 drivers
v0x555f0971c280_0 .net "notControl1", 0 0, L_0x555f097bf1d0;  1 drivers
v0x555f0971c320_0 .net "notControl2", 0 0, L_0x555f097bf3d0;  1 drivers
v0x555f0971c3c0_0 .net "subtract", 0 0, L_0x555f097bf5d0;  1 drivers
v0x555f0971c480_0 .net "sum", 0 0, L_0x555f097c1600;  1 drivers
v0x555f0971c550_0 .net "sumval", 0 0, L_0x555f097bfb30;  1 drivers
L_0x555f097bf2e0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097bf4e0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097bf780 .part v0x555f097417c0_0, 0, 1;
S_0x555f09719b50 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f097198c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09719dc0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09719ea0_0 .var "address0", 0 0;
v0x555f09719f60_0 .var "address1", 0 0;
v0x555f0971a030_0 .var "invert", 0 0;
S_0x555f0971a1a0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f097198c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097c0900/d .functor NOT 1, v0x555f09719ea0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c0900 .delay 1 (10000,10000,10000) L_0x555f097c0900/d;
L_0x555f097c09c0/d .functor NOT 1, v0x555f09719f60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c09c0 .delay 1 (10000,10000,10000) L_0x555f097c09c0/d;
L_0x555f097c0ad0/d .functor AND 1, v0x555f09719ea0_0, v0x555f09719f60_0, C4<1>, C4<1>;
L_0x555f097c0ad0 .delay 1 (20000,20000,20000) L_0x555f097c0ad0/d;
L_0x555f097c0cb0/d .functor AND 1, v0x555f09719ea0_0, L_0x555f097c09c0, C4<1>, C4<1>;
L_0x555f097c0cb0 .delay 1 (20000,20000,20000) L_0x555f097c0cb0/d;
L_0x555f097c0dc0/d .functor AND 1, L_0x555f097c0900, v0x555f09719f60_0, C4<1>, C4<1>;
L_0x555f097c0dc0 .delay 1 (20000,20000,20000) L_0x555f097c0dc0/d;
L_0x555f097c0f20/d .functor AND 1, L_0x555f097c0900, L_0x555f097c09c0, C4<1>, C4<1>;
L_0x555f097c0f20 .delay 1 (20000,20000,20000) L_0x555f097c0f20/d;
L_0x555f097c1030/d .functor AND 1, L_0x555f097bfb30, L_0x555f097c0f20, C4<1>, C4<1>;
L_0x555f097c1030 .delay 1 (20000,20000,20000) L_0x555f097c1030/d;
L_0x555f097c1190/d .functor AND 1, L_0x555f097c0350, L_0x555f097c0cb0, C4<1>, C4<1>;
L_0x555f097c1190 .delay 1 (20000,20000,20000) L_0x555f097c1190/d;
L_0x555f097c1340/d .functor AND 1, L_0x555f097c0500, L_0x555f097c0dc0, C4<1>, C4<1>;
L_0x555f097c1340 .delay 1 (20000,20000,20000) L_0x555f097c1340/d;
L_0x555f097c14a0/d .functor AND 1, L_0x555f097c06d0, L_0x555f097c0ad0, C4<1>, C4<1>;
L_0x555f097c14a0 .delay 1 (20000,20000,20000) L_0x555f097c14a0/d;
L_0x555f097c1600/d .functor OR 1, L_0x555f097c1030, L_0x555f097c1190, L_0x555f097c1340, L_0x555f097c14a0;
L_0x555f097c1600 .delay 1 (40000,40000,40000) L_0x555f097c1600/d;
v0x555f0971a480_0 .net "A0andA1", 0 0, L_0x555f097c0ad0;  1 drivers
v0x555f0971a540_0 .net "A0andnotA1", 0 0, L_0x555f097c0cb0;  1 drivers
v0x555f0971a600_0 .net "addr0", 0 0, v0x555f09719ea0_0;  alias, 1 drivers
v0x555f0971a6d0_0 .net "addr1", 0 0, v0x555f09719f60_0;  alias, 1 drivers
v0x555f0971a7a0_0 .net "in0", 0 0, L_0x555f097bfb30;  alias, 1 drivers
v0x555f0971a890_0 .net "in0and", 0 0, L_0x555f097c1030;  1 drivers
v0x555f0971a930_0 .net "in1", 0 0, L_0x555f097c0350;  alias, 1 drivers
v0x555f0971a9d0_0 .net "in1and", 0 0, L_0x555f097c1190;  1 drivers
v0x555f0971aa90_0 .net "in2", 0 0, L_0x555f097c0500;  alias, 1 drivers
v0x555f0971ab50_0 .net "in2and", 0 0, L_0x555f097c1340;  1 drivers
v0x555f0971ac10_0 .net "in3", 0 0, L_0x555f097c06d0;  alias, 1 drivers
v0x555f0971acd0_0 .net "in3and", 0 0, L_0x555f097c14a0;  1 drivers
v0x555f0971ad90_0 .net "notA0", 0 0, L_0x555f097c0900;  1 drivers
v0x555f0971ae50_0 .net "notA0andA1", 0 0, L_0x555f097c0dc0;  1 drivers
v0x555f0971af10_0 .net "notA0andnotA1", 0 0, L_0x555f097c0f20;  1 drivers
v0x555f0971afd0_0 .net "notA1", 0 0, L_0x555f097c09c0;  1 drivers
v0x555f0971b090_0 .net "out", 0 0, L_0x555f097c1600;  alias, 1 drivers
S_0x555f0971c7b0 .scope generate, "genblock[19]" "genblock[19]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f0971c9a0 .param/l "i" 0 3 30, +C4<010011>;
v0x555f09722620_0 .net "carryout2", 0 0, L_0x555f097c27d0;  1 drivers
S_0x555f0971ca80 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0971c7b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097bf0b0/d .functor NOT 1, L_0x555f097c1ac0, C4<0>, C4<0>, C4<0>;
L_0x555f097bf0b0 .delay 1 (10000,10000,10000) L_0x555f097bf0b0/d;
L_0x555f097c1bb0/d .functor NOT 1, L_0x555f097c1cc0, C4<0>, C4<0>, C4<0>;
L_0x555f097c1bb0 .delay 1 (10000,10000,10000) L_0x555f097c1bb0/d;
L_0x555f097c1db0/d .functor AND 1, L_0x555f097c1f60, L_0x555f097bf0b0, L_0x555f097c1bb0, C4<1>;
L_0x555f097c1db0 .delay 1 (30000,30000,30000) L_0x555f097c1db0/d;
L_0x555f097c2050/d .functor XOR 1, L_0x555f097c1db0, L_0x555f097c4090, C4<0>, C4<0>;
L_0x555f097c2050 .delay 1 (20000,20000,20000) L_0x555f097c2050/d;
L_0x555f097c21b0/d .functor XOR 1, L_0x555f097c3ff0, L_0x555f097c2050, C4<0>, C4<0>;
L_0x555f097c21b0 .delay 1 (20000,20000,20000) L_0x555f097c21b0/d;
L_0x555f097c2310/d .functor XOR 1, L_0x555f097c21b0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097c2310 .delay 1 (20000,20000,20000) L_0x555f097c2310/d;
L_0x555f097c24c0/d .functor AND 1, L_0x555f097c3ff0, L_0x555f097c4090, C4<1>, C4<1>;
L_0x555f097c24c0 .delay 1 (20000,20000,20000) L_0x555f097c24c0/d;
L_0x555f097c2670/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097c21b0, C4<1>, C4<1>;
L_0x555f097c2670 .delay 1 (20000,20000,20000) L_0x555f097c2670/d;
L_0x555f097c27d0/d .functor OR 1, L_0x555f097c24c0, L_0x555f097c2670, C4<0>, C4<0>;
L_0x555f097c27d0 .delay 1 (20000,20000,20000) L_0x555f097c27d0/d;
L_0x555f097c2980/d .functor OR 1, L_0x555f097c3ff0, L_0x555f097c4090, C4<0>, C4<0>;
L_0x555f097c2980 .delay 1 (20000,20000,20000) L_0x555f097c2980/d;
L_0x555f097c2af0/d .functor XOR 1, v0x555f0971d1c0_0, L_0x555f097c2980, C4<0>, C4<0>;
L_0x555f097c2af0 .delay 1 (20000,20000,20000) L_0x555f097c2af0/d;
L_0x555f097c2ca0/d .functor XOR 1, v0x555f0971d1c0_0, L_0x555f097c24c0, C4<0>, C4<0>;
L_0x555f097c2ca0 .delay 1 (20000,20000,20000) L_0x555f097c2ca0/d;
L_0x555f097c2e70/d .functor XOR 1, L_0x555f097c3ff0, L_0x555f097c4090, C4<0>, C4<0>;
L_0x555f097c2e70 .delay 1 (20000,20000,20000) L_0x555f097c2e70/d;
v0x555f0971e510_0 .net "AB", 0 0, L_0x555f097c24c0;  1 drivers
v0x555f0971e5f0_0 .net "AorB", 0 0, L_0x555f097c2980;  1 drivers
v0x555f0971e6b0_0 .net "AxorB", 0 0, L_0x555f097c2e70;  1 drivers
v0x555f0971e780_0 .net "AxorB2", 0 0, L_0x555f097c21b0;  1 drivers
v0x555f0971e820_0 .net "AxorBC", 0 0, L_0x555f097c2670;  1 drivers
v0x555f0971e8c0_0 .net *"_s1", 0 0, L_0x555f097c1ac0;  1 drivers
v0x555f0971e9a0_0 .net *"_s3", 0 0, L_0x555f097c1cc0;  1 drivers
v0x555f0971ea80_0 .net *"_s5", 0 0, L_0x555f097c1f60;  1 drivers
v0x555f0971eb60_0 .net "a", 0 0, L_0x555f097c3ff0;  1 drivers
v0x555f0971ec20_0 .net "address0", 0 0, v0x555f0971d030_0;  1 drivers
v0x555f0971ecc0_0 .net "address1", 0 0, v0x555f0971d0f0_0;  1 drivers
v0x555f0971edb0_0 .net "b", 0 0, L_0x555f097c4090;  1 drivers
v0x555f0971ee70_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0971ef10_0 .net "carryout", 0 0, L_0x555f097c27d0;  alias, 1 drivers
v0x555f0971efd0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0971f090_0 .net "invert", 0 0, v0x555f0971d1c0_0;  1 drivers
v0x555f0971f130_0 .net "nandand", 0 0, L_0x555f097c2ca0;  1 drivers
v0x555f0971f2e0_0 .net "newB", 0 0, L_0x555f097c2050;  1 drivers
v0x555f0971f380_0 .net "noror", 0 0, L_0x555f097c2af0;  1 drivers
v0x555f0971f420_0 .net "notControl1", 0 0, L_0x555f097bf0b0;  1 drivers
v0x555f0971f4c0_0 .net "notControl2", 0 0, L_0x555f097c1bb0;  1 drivers
v0x555f0971f560_0 .net "subtract", 0 0, L_0x555f097c1db0;  1 drivers
v0x555f0971f620_0 .net "sum", 0 0, L_0x555f097c3da0;  1 drivers
v0x555f0971f6f0_0 .net "sumval", 0 0, L_0x555f097c2310;  1 drivers
L_0x555f097c1ac0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097c1cc0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097c1f60 .part v0x555f097417c0_0, 0, 1;
S_0x555f0971ccf0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0971ca80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0971cf50_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0971d030_0 .var "address0", 0 0;
v0x555f0971d0f0_0 .var "address1", 0 0;
v0x555f0971d1c0_0 .var "invert", 0 0;
S_0x555f0971d330 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0971ca80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097c30a0/d .functor NOT 1, v0x555f0971d030_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c30a0 .delay 1 (10000,10000,10000) L_0x555f097c30a0/d;
L_0x555f097c3160/d .functor NOT 1, v0x555f0971d0f0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c3160 .delay 1 (10000,10000,10000) L_0x555f097c3160/d;
L_0x555f097c3270/d .functor AND 1, v0x555f0971d030_0, v0x555f0971d0f0_0, C4<1>, C4<1>;
L_0x555f097c3270 .delay 1 (20000,20000,20000) L_0x555f097c3270/d;
L_0x555f097c3450/d .functor AND 1, v0x555f0971d030_0, L_0x555f097c3160, C4<1>, C4<1>;
L_0x555f097c3450 .delay 1 (20000,20000,20000) L_0x555f097c3450/d;
L_0x555f097c3560/d .functor AND 1, L_0x555f097c30a0, v0x555f0971d0f0_0, C4<1>, C4<1>;
L_0x555f097c3560 .delay 1 (20000,20000,20000) L_0x555f097c3560/d;
L_0x555f097c36c0/d .functor AND 1, L_0x555f097c30a0, L_0x555f097c3160, C4<1>, C4<1>;
L_0x555f097c36c0 .delay 1 (20000,20000,20000) L_0x555f097c36c0/d;
L_0x555f097c37d0/d .functor AND 1, L_0x555f097c2310, L_0x555f097c36c0, C4<1>, C4<1>;
L_0x555f097c37d0 .delay 1 (20000,20000,20000) L_0x555f097c37d0/d;
L_0x555f097c3930/d .functor AND 1, L_0x555f097c2af0, L_0x555f097c3450, C4<1>, C4<1>;
L_0x555f097c3930 .delay 1 (20000,20000,20000) L_0x555f097c3930/d;
L_0x555f097c3ae0/d .functor AND 1, L_0x555f097c2ca0, L_0x555f097c3560, C4<1>, C4<1>;
L_0x555f097c3ae0 .delay 1 (20000,20000,20000) L_0x555f097c3ae0/d;
L_0x555f097c3c40/d .functor AND 1, L_0x555f097c2e70, L_0x555f097c3270, C4<1>, C4<1>;
L_0x555f097c3c40 .delay 1 (20000,20000,20000) L_0x555f097c3c40/d;
L_0x555f097c3da0/d .functor OR 1, L_0x555f097c37d0, L_0x555f097c3930, L_0x555f097c3ae0, L_0x555f097c3c40;
L_0x555f097c3da0 .delay 1 (40000,40000,40000) L_0x555f097c3da0/d;
v0x555f0971d610_0 .net "A0andA1", 0 0, L_0x555f097c3270;  1 drivers
v0x555f0971d6d0_0 .net "A0andnotA1", 0 0, L_0x555f097c3450;  1 drivers
v0x555f0971d790_0 .net "addr0", 0 0, v0x555f0971d030_0;  alias, 1 drivers
v0x555f0971d860_0 .net "addr1", 0 0, v0x555f0971d0f0_0;  alias, 1 drivers
v0x555f0971d930_0 .net "in0", 0 0, L_0x555f097c2310;  alias, 1 drivers
v0x555f0971da20_0 .net "in0and", 0 0, L_0x555f097c37d0;  1 drivers
v0x555f0971dac0_0 .net "in1", 0 0, L_0x555f097c2af0;  alias, 1 drivers
v0x555f0971db60_0 .net "in1and", 0 0, L_0x555f097c3930;  1 drivers
v0x555f0971dc20_0 .net "in2", 0 0, L_0x555f097c2ca0;  alias, 1 drivers
v0x555f0971dce0_0 .net "in2and", 0 0, L_0x555f097c3ae0;  1 drivers
v0x555f0971dda0_0 .net "in3", 0 0, L_0x555f097c2e70;  alias, 1 drivers
v0x555f0971de60_0 .net "in3and", 0 0, L_0x555f097c3c40;  1 drivers
v0x555f0971df20_0 .net "notA0", 0 0, L_0x555f097c30a0;  1 drivers
v0x555f0971dfe0_0 .net "notA0andA1", 0 0, L_0x555f097c3560;  1 drivers
v0x555f0971e0a0_0 .net "notA0andnotA1", 0 0, L_0x555f097c36c0;  1 drivers
v0x555f0971e160_0 .net "notA1", 0 0, L_0x555f097c3160;  1 drivers
v0x555f0971e220_0 .net "out", 0 0, L_0x555f097c3da0;  alias, 1 drivers
S_0x555f0971f840 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0971c7b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097c4270/d .functor NOT 1, L_0x555f097c4380, C4<0>, C4<0>, C4<0>;
L_0x555f097c4270 .delay 1 (10000,10000,10000) L_0x555f097c4270/d;
L_0x555f097c4470/d .functor NOT 1, L_0x555f097c4580, C4<0>, C4<0>, C4<0>;
L_0x555f097c4470 .delay 1 (10000,10000,10000) L_0x555f097c4470/d;
L_0x555f097c4670/d .functor AND 1, L_0x555f097c4820, L_0x555f097c4270, L_0x555f097c4470, C4<1>;
L_0x555f097c4670 .delay 1 (30000,30000,30000) L_0x555f097c4670/d;
L_0x555f097c4910/d .functor XOR 1, L_0x555f097c4670, L_0x555f097c6990, C4<0>, C4<0>;
L_0x555f097c4910 .delay 1 (20000,20000,20000) L_0x555f097c4910/d;
L_0x555f097c4a70/d .functor XOR 1, L_0x555f097c68f0, L_0x555f097c4910, C4<0>, C4<0>;
L_0x555f097c4a70 .delay 1 (20000,20000,20000) L_0x555f097c4a70/d;
L_0x555f097c4bd0/d .functor XOR 1, L_0x555f097c4a70, L_0x555f097c27d0, C4<0>, C4<0>;
L_0x555f097c4bd0 .delay 1 (20000,20000,20000) L_0x555f097c4bd0/d;
L_0x555f097c4dc0/d .functor AND 1, L_0x555f097c68f0, L_0x555f097c6990, C4<1>, C4<1>;
L_0x555f097c4dc0 .delay 1 (20000,20000,20000) L_0x555f097c4dc0/d;
L_0x555f097c4f70/d .functor AND 1, L_0x555f097c27d0, L_0x555f097c4a70, C4<1>, C4<1>;
L_0x555f097c4f70 .delay 1 (20000,20000,20000) L_0x555f097c4f70/d;
L_0x555f097c50d0/d .functor OR 1, L_0x555f097c4dc0, L_0x555f097c4f70, C4<0>, C4<0>;
L_0x555f097c50d0 .delay 1 (20000,20000,20000) L_0x555f097c50d0/d;
L_0x555f097c5280/d .functor OR 1, L_0x555f097c68f0, L_0x555f097c6990, C4<0>, C4<0>;
L_0x555f097c5280 .delay 1 (20000,20000,20000) L_0x555f097c5280/d;
L_0x555f097c53f0/d .functor XOR 1, v0x555f0971ffb0_0, L_0x555f097c5280, C4<0>, C4<0>;
L_0x555f097c53f0 .delay 1 (20000,20000,20000) L_0x555f097c53f0/d;
L_0x555f097c55a0/d .functor XOR 1, v0x555f0971ffb0_0, L_0x555f097c4dc0, C4<0>, C4<0>;
L_0x555f097c55a0 .delay 1 (20000,20000,20000) L_0x555f097c55a0/d;
L_0x555f097c5770/d .functor XOR 1, L_0x555f097c68f0, L_0x555f097c6990, C4<0>, C4<0>;
L_0x555f097c5770 .delay 1 (20000,20000,20000) L_0x555f097c5770/d;
v0x555f09721300_0 .net "AB", 0 0, L_0x555f097c4dc0;  1 drivers
v0x555f097213e0_0 .net "AorB", 0 0, L_0x555f097c5280;  1 drivers
v0x555f097214a0_0 .net "AxorB", 0 0, L_0x555f097c5770;  1 drivers
v0x555f09721570_0 .net "AxorB2", 0 0, L_0x555f097c4a70;  1 drivers
v0x555f09721610_0 .net "AxorBC", 0 0, L_0x555f097c4f70;  1 drivers
v0x555f097216b0_0 .net *"_s1", 0 0, L_0x555f097c4380;  1 drivers
v0x555f09721790_0 .net *"_s3", 0 0, L_0x555f097c4580;  1 drivers
v0x555f09721870_0 .net *"_s5", 0 0, L_0x555f097c4820;  1 drivers
v0x555f09721950_0 .net "a", 0 0, L_0x555f097c68f0;  1 drivers
v0x555f09721a10_0 .net "address0", 0 0, v0x555f0971fe20_0;  1 drivers
v0x555f09721ab0_0 .net "address1", 0 0, v0x555f0971fee0_0;  1 drivers
v0x555f09721ba0_0 .net "b", 0 0, L_0x555f097c6990;  1 drivers
v0x555f09721c60_0 .net "carryin", 0 0, L_0x555f097c27d0;  alias, 1 drivers
v0x555f09721d00_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09721da0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09721e40_0 .net "invert", 0 0, v0x555f0971ffb0_0;  1 drivers
v0x555f09721ee0_0 .net "nandand", 0 0, L_0x555f097c55a0;  1 drivers
v0x555f09722090_0 .net "newB", 0 0, L_0x555f097c4910;  1 drivers
v0x555f09722130_0 .net "noror", 0 0, L_0x555f097c53f0;  1 drivers
v0x555f09722200_0 .net "notControl1", 0 0, L_0x555f097c4270;  1 drivers
v0x555f097222a0_0 .net "notControl2", 0 0, L_0x555f097c4470;  1 drivers
v0x555f09722340_0 .net "subtract", 0 0, L_0x555f097c4670;  1 drivers
v0x555f09722400_0 .net "sum", 0 0, L_0x555f097c66a0;  1 drivers
v0x555f097224d0_0 .net "sumval", 0 0, L_0x555f097c4bd0;  1 drivers
L_0x555f097c4380 .part v0x555f097417c0_0, 1, 1;
L_0x555f097c4580 .part v0x555f097417c0_0, 2, 1;
L_0x555f097c4820 .part v0x555f097417c0_0, 0, 1;
S_0x555f0971fad0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0971f840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0971fd40_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0971fe20_0 .var "address0", 0 0;
v0x555f0971fee0_0 .var "address1", 0 0;
v0x555f0971ffb0_0 .var "invert", 0 0;
S_0x555f09720120 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0971f840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097c59a0/d .functor NOT 1, v0x555f0971fe20_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c59a0 .delay 1 (10000,10000,10000) L_0x555f097c59a0/d;
L_0x555f097c5a60/d .functor NOT 1, v0x555f0971fee0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c5a60 .delay 1 (10000,10000,10000) L_0x555f097c5a60/d;
L_0x555f097c5b70/d .functor AND 1, v0x555f0971fe20_0, v0x555f0971fee0_0, C4<1>, C4<1>;
L_0x555f097c5b70 .delay 1 (20000,20000,20000) L_0x555f097c5b70/d;
L_0x555f097c5d50/d .functor AND 1, v0x555f0971fe20_0, L_0x555f097c5a60, C4<1>, C4<1>;
L_0x555f097c5d50 .delay 1 (20000,20000,20000) L_0x555f097c5d50/d;
L_0x555f097c5e60/d .functor AND 1, L_0x555f097c59a0, v0x555f0971fee0_0, C4<1>, C4<1>;
L_0x555f097c5e60 .delay 1 (20000,20000,20000) L_0x555f097c5e60/d;
L_0x555f097c5fc0/d .functor AND 1, L_0x555f097c59a0, L_0x555f097c5a60, C4<1>, C4<1>;
L_0x555f097c5fc0 .delay 1 (20000,20000,20000) L_0x555f097c5fc0/d;
L_0x555f097c60d0/d .functor AND 1, L_0x555f097c4bd0, L_0x555f097c5fc0, C4<1>, C4<1>;
L_0x555f097c60d0 .delay 1 (20000,20000,20000) L_0x555f097c60d0/d;
L_0x555f097c6230/d .functor AND 1, L_0x555f097c53f0, L_0x555f097c5d50, C4<1>, C4<1>;
L_0x555f097c6230 .delay 1 (20000,20000,20000) L_0x555f097c6230/d;
L_0x555f097c63e0/d .functor AND 1, L_0x555f097c55a0, L_0x555f097c5e60, C4<1>, C4<1>;
L_0x555f097c63e0 .delay 1 (20000,20000,20000) L_0x555f097c63e0/d;
L_0x555f097c6540/d .functor AND 1, L_0x555f097c5770, L_0x555f097c5b70, C4<1>, C4<1>;
L_0x555f097c6540 .delay 1 (20000,20000,20000) L_0x555f097c6540/d;
L_0x555f097c66a0/d .functor OR 1, L_0x555f097c60d0, L_0x555f097c6230, L_0x555f097c63e0, L_0x555f097c6540;
L_0x555f097c66a0 .delay 1 (40000,40000,40000) L_0x555f097c66a0/d;
v0x555f09720400_0 .net "A0andA1", 0 0, L_0x555f097c5b70;  1 drivers
v0x555f097204c0_0 .net "A0andnotA1", 0 0, L_0x555f097c5d50;  1 drivers
v0x555f09720580_0 .net "addr0", 0 0, v0x555f0971fe20_0;  alias, 1 drivers
v0x555f09720650_0 .net "addr1", 0 0, v0x555f0971fee0_0;  alias, 1 drivers
v0x555f09720720_0 .net "in0", 0 0, L_0x555f097c4bd0;  alias, 1 drivers
v0x555f09720810_0 .net "in0and", 0 0, L_0x555f097c60d0;  1 drivers
v0x555f097208b0_0 .net "in1", 0 0, L_0x555f097c53f0;  alias, 1 drivers
v0x555f09720950_0 .net "in1and", 0 0, L_0x555f097c6230;  1 drivers
v0x555f09720a10_0 .net "in2", 0 0, L_0x555f097c55a0;  alias, 1 drivers
v0x555f09720ad0_0 .net "in2and", 0 0, L_0x555f097c63e0;  1 drivers
v0x555f09720b90_0 .net "in3", 0 0, L_0x555f097c5770;  alias, 1 drivers
v0x555f09720c50_0 .net "in3and", 0 0, L_0x555f097c6540;  1 drivers
v0x555f09720d10_0 .net "notA0", 0 0, L_0x555f097c59a0;  1 drivers
v0x555f09720dd0_0 .net "notA0andA1", 0 0, L_0x555f097c5e60;  1 drivers
v0x555f09720e90_0 .net "notA0andnotA1", 0 0, L_0x555f097c5fc0;  1 drivers
v0x555f09720f50_0 .net "notA1", 0 0, L_0x555f097c5a60;  1 drivers
v0x555f09721010_0 .net "out", 0 0, L_0x555f097c66a0;  alias, 1 drivers
S_0x555f09722730 .scope generate, "genblock[21]" "genblock[21]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f09722920 .param/l "i" 0 3 30, +C4<010101>;
v0x555f097285a0_0 .net "carryout2", 0 0, L_0x555f097c79a0;  1 drivers
S_0x555f09722a00 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f09722730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097c6b80/d .functor NOT 1, L_0x555f097c6c90, C4<0>, C4<0>, C4<0>;
L_0x555f097c6b80 .delay 1 (10000,10000,10000) L_0x555f097c6b80/d;
L_0x555f097c6d80/d .functor NOT 1, L_0x555f097c6e90, C4<0>, C4<0>, C4<0>;
L_0x555f097c6d80 .delay 1 (10000,10000,10000) L_0x555f097c6d80/d;
L_0x555f097c6f80/d .functor AND 1, L_0x555f097c7130, L_0x555f097c6b80, L_0x555f097c6d80, C4<1>;
L_0x555f097c6f80 .delay 1 (30000,30000,30000) L_0x555f097c6f80/d;
L_0x555f097c7220/d .functor XOR 1, L_0x555f097c6f80, L_0x555f097c9260, C4<0>, C4<0>;
L_0x555f097c7220 .delay 1 (20000,20000,20000) L_0x555f097c7220/d;
L_0x555f097c7380/d .functor XOR 1, L_0x555f097c91c0, L_0x555f097c7220, C4<0>, C4<0>;
L_0x555f097c7380 .delay 1 (20000,20000,20000) L_0x555f097c7380/d;
L_0x555f097c74e0/d .functor XOR 1, L_0x555f097c7380, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097c74e0 .delay 1 (20000,20000,20000) L_0x555f097c74e0/d;
L_0x555f097c7690/d .functor AND 1, L_0x555f097c91c0, L_0x555f097c9260, C4<1>, C4<1>;
L_0x555f097c7690 .delay 1 (20000,20000,20000) L_0x555f097c7690/d;
L_0x555f097c7840/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097c7380, C4<1>, C4<1>;
L_0x555f097c7840 .delay 1 (20000,20000,20000) L_0x555f097c7840/d;
L_0x555f097c79a0/d .functor OR 1, L_0x555f097c7690, L_0x555f097c7840, C4<0>, C4<0>;
L_0x555f097c79a0 .delay 1 (20000,20000,20000) L_0x555f097c79a0/d;
L_0x555f097c7b50/d .functor OR 1, L_0x555f097c91c0, L_0x555f097c9260, C4<0>, C4<0>;
L_0x555f097c7b50 .delay 1 (20000,20000,20000) L_0x555f097c7b50/d;
L_0x555f097c7cc0/d .functor XOR 1, v0x555f09723140_0, L_0x555f097c7b50, C4<0>, C4<0>;
L_0x555f097c7cc0 .delay 1 (20000,20000,20000) L_0x555f097c7cc0/d;
L_0x555f097c7e70/d .functor XOR 1, v0x555f09723140_0, L_0x555f097c7690, C4<0>, C4<0>;
L_0x555f097c7e70 .delay 1 (20000,20000,20000) L_0x555f097c7e70/d;
L_0x555f097c8040/d .functor XOR 1, L_0x555f097c91c0, L_0x555f097c9260, C4<0>, C4<0>;
L_0x555f097c8040 .delay 1 (20000,20000,20000) L_0x555f097c8040/d;
v0x555f09724490_0 .net "AB", 0 0, L_0x555f097c7690;  1 drivers
v0x555f09724570_0 .net "AorB", 0 0, L_0x555f097c7b50;  1 drivers
v0x555f09724630_0 .net "AxorB", 0 0, L_0x555f097c8040;  1 drivers
v0x555f09724700_0 .net "AxorB2", 0 0, L_0x555f097c7380;  1 drivers
v0x555f097247a0_0 .net "AxorBC", 0 0, L_0x555f097c7840;  1 drivers
v0x555f09724840_0 .net *"_s1", 0 0, L_0x555f097c6c90;  1 drivers
v0x555f09724920_0 .net *"_s3", 0 0, L_0x555f097c6e90;  1 drivers
v0x555f09724a00_0 .net *"_s5", 0 0, L_0x555f097c7130;  1 drivers
v0x555f09724ae0_0 .net "a", 0 0, L_0x555f097c91c0;  1 drivers
v0x555f09724ba0_0 .net "address0", 0 0, v0x555f09722fb0_0;  1 drivers
v0x555f09724c40_0 .net "address1", 0 0, v0x555f09723070_0;  1 drivers
v0x555f09724d30_0 .net "b", 0 0, L_0x555f097c9260;  1 drivers
v0x555f09724df0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09724e90_0 .net "carryout", 0 0, L_0x555f097c79a0;  alias, 1 drivers
v0x555f09724f50_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09725010_0 .net "invert", 0 0, v0x555f09723140_0;  1 drivers
v0x555f097250b0_0 .net "nandand", 0 0, L_0x555f097c7e70;  1 drivers
v0x555f09725260_0 .net "newB", 0 0, L_0x555f097c7220;  1 drivers
v0x555f09725300_0 .net "noror", 0 0, L_0x555f097c7cc0;  1 drivers
v0x555f097253a0_0 .net "notControl1", 0 0, L_0x555f097c6b80;  1 drivers
v0x555f09725440_0 .net "notControl2", 0 0, L_0x555f097c6d80;  1 drivers
v0x555f097254e0_0 .net "subtract", 0 0, L_0x555f097c6f80;  1 drivers
v0x555f097255a0_0 .net "sum", 0 0, L_0x555f097c8f70;  1 drivers
v0x555f09725670_0 .net "sumval", 0 0, L_0x555f097c74e0;  1 drivers
L_0x555f097c6c90 .part v0x555f097417c0_0, 1, 1;
L_0x555f097c6e90 .part v0x555f097417c0_0, 2, 1;
L_0x555f097c7130 .part v0x555f097417c0_0, 0, 1;
S_0x555f09722c70 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09722a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09722ed0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09722fb0_0 .var "address0", 0 0;
v0x555f09723070_0 .var "address1", 0 0;
v0x555f09723140_0 .var "invert", 0 0;
S_0x555f097232b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09722a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097c8270/d .functor NOT 1, v0x555f09722fb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c8270 .delay 1 (10000,10000,10000) L_0x555f097c8270/d;
L_0x555f097c8330/d .functor NOT 1, v0x555f09723070_0, C4<0>, C4<0>, C4<0>;
L_0x555f097c8330 .delay 1 (10000,10000,10000) L_0x555f097c8330/d;
L_0x555f097c8440/d .functor AND 1, v0x555f09722fb0_0, v0x555f09723070_0, C4<1>, C4<1>;
L_0x555f097c8440 .delay 1 (20000,20000,20000) L_0x555f097c8440/d;
L_0x555f097c8620/d .functor AND 1, v0x555f09722fb0_0, L_0x555f097c8330, C4<1>, C4<1>;
L_0x555f097c8620 .delay 1 (20000,20000,20000) L_0x555f097c8620/d;
L_0x555f097c8730/d .functor AND 1, L_0x555f097c8270, v0x555f09723070_0, C4<1>, C4<1>;
L_0x555f097c8730 .delay 1 (20000,20000,20000) L_0x555f097c8730/d;
L_0x555f097c8890/d .functor AND 1, L_0x555f097c8270, L_0x555f097c8330, C4<1>, C4<1>;
L_0x555f097c8890 .delay 1 (20000,20000,20000) L_0x555f097c8890/d;
L_0x555f097c89a0/d .functor AND 1, L_0x555f097c74e0, L_0x555f097c8890, C4<1>, C4<1>;
L_0x555f097c89a0 .delay 1 (20000,20000,20000) L_0x555f097c89a0/d;
L_0x555f097c8b00/d .functor AND 1, L_0x555f097c7cc0, L_0x555f097c8620, C4<1>, C4<1>;
L_0x555f097c8b00 .delay 1 (20000,20000,20000) L_0x555f097c8b00/d;
L_0x555f097c8cb0/d .functor AND 1, L_0x555f097c7e70, L_0x555f097c8730, C4<1>, C4<1>;
L_0x555f097c8cb0 .delay 1 (20000,20000,20000) L_0x555f097c8cb0/d;
L_0x555f097c8e10/d .functor AND 1, L_0x555f097c8040, L_0x555f097c8440, C4<1>, C4<1>;
L_0x555f097c8e10 .delay 1 (20000,20000,20000) L_0x555f097c8e10/d;
L_0x555f097c8f70/d .functor OR 1, L_0x555f097c89a0, L_0x555f097c8b00, L_0x555f097c8cb0, L_0x555f097c8e10;
L_0x555f097c8f70 .delay 1 (40000,40000,40000) L_0x555f097c8f70/d;
v0x555f09723590_0 .net "A0andA1", 0 0, L_0x555f097c8440;  1 drivers
v0x555f09723650_0 .net "A0andnotA1", 0 0, L_0x555f097c8620;  1 drivers
v0x555f09723710_0 .net "addr0", 0 0, v0x555f09722fb0_0;  alias, 1 drivers
v0x555f097237e0_0 .net "addr1", 0 0, v0x555f09723070_0;  alias, 1 drivers
v0x555f097238b0_0 .net "in0", 0 0, L_0x555f097c74e0;  alias, 1 drivers
v0x555f097239a0_0 .net "in0and", 0 0, L_0x555f097c89a0;  1 drivers
v0x555f09723a40_0 .net "in1", 0 0, L_0x555f097c7cc0;  alias, 1 drivers
v0x555f09723ae0_0 .net "in1and", 0 0, L_0x555f097c8b00;  1 drivers
v0x555f09723ba0_0 .net "in2", 0 0, L_0x555f097c7e70;  alias, 1 drivers
v0x555f09723c60_0 .net "in2and", 0 0, L_0x555f097c8cb0;  1 drivers
v0x555f09723d20_0 .net "in3", 0 0, L_0x555f097c8040;  alias, 1 drivers
v0x555f09723de0_0 .net "in3and", 0 0, L_0x555f097c8e10;  1 drivers
v0x555f09723ea0_0 .net "notA0", 0 0, L_0x555f097c8270;  1 drivers
v0x555f09723f60_0 .net "notA0andA1", 0 0, L_0x555f097c8730;  1 drivers
v0x555f09724020_0 .net "notA0andnotA1", 0 0, L_0x555f097c8890;  1 drivers
v0x555f097240e0_0 .net "notA1", 0 0, L_0x555f097c8330;  1 drivers
v0x555f097241a0_0 .net "out", 0 0, L_0x555f097c8f70;  alias, 1 drivers
S_0x555f097257c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f09722730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097c9460/d .functor NOT 1, L_0x555f097c9570, C4<0>, C4<0>, C4<0>;
L_0x555f097c9460 .delay 1 (10000,10000,10000) L_0x555f097c9460/d;
L_0x555f09742200/d .functor NOT 1, L_0x555f09742310, C4<0>, C4<0>, C4<0>;
L_0x555f09742200 .delay 1 (10000,10000,10000) L_0x555f09742200/d;
L_0x555f09742400/d .functor AND 1, L_0x555f097425b0, L_0x555f097c9460, L_0x555f09742200, C4<1>;
L_0x555f09742400 .delay 1 (30000,30000,30000) L_0x555f09742400/d;
L_0x555f097426a0/d .functor XOR 1, L_0x555f09742400, L_0x555f097ccbd0, C4<0>, C4<0>;
L_0x555f097426a0 .delay 1 (20000,20000,20000) L_0x555f097426a0/d;
L_0x555f09742800/d .functor XOR 1, L_0x555f097ccb30, L_0x555f097426a0, C4<0>, C4<0>;
L_0x555f09742800 .delay 1 (20000,20000,20000) L_0x555f09742800/d;
L_0x555f09742960/d .functor XOR 1, L_0x555f09742800, L_0x555f097c79a0, C4<0>, C4<0>;
L_0x555f09742960 .delay 1 (20000,20000,20000) L_0x555f09742960/d;
L_0x555f097ca7f0/d .functor AND 1, L_0x555f097ccb30, L_0x555f097ccbd0, C4<1>, C4<1>;
L_0x555f097ca7f0 .delay 1 (20000,20000,20000) L_0x555f097ca7f0/d;
L_0x555f097ca9a0/d .functor AND 1, L_0x555f097c79a0, L_0x555f09742800, C4<1>, C4<1>;
L_0x555f097ca9a0 .delay 1 (20000,20000,20000) L_0x555f097ca9a0/d;
L_0x555f097cab00/d .functor OR 1, L_0x555f097ca7f0, L_0x555f097ca9a0, C4<0>, C4<0>;
L_0x555f097cab00 .delay 1 (20000,20000,20000) L_0x555f097cab00/d;
L_0x555f097cb4c0/d .functor OR 1, L_0x555f097ccb30, L_0x555f097ccbd0, C4<0>, C4<0>;
L_0x555f097cb4c0 .delay 1 (20000,20000,20000) L_0x555f097cb4c0/d;
L_0x555f097cb630/d .functor XOR 1, v0x555f09725f30_0, L_0x555f097cb4c0, C4<0>, C4<0>;
L_0x555f097cb630 .delay 1 (20000,20000,20000) L_0x555f097cb630/d;
L_0x555f097cb7e0/d .functor XOR 1, v0x555f09725f30_0, L_0x555f097ca7f0, C4<0>, C4<0>;
L_0x555f097cb7e0 .delay 1 (20000,20000,20000) L_0x555f097cb7e0/d;
L_0x555f097cb9b0/d .functor XOR 1, L_0x555f097ccb30, L_0x555f097ccbd0, C4<0>, C4<0>;
L_0x555f097cb9b0 .delay 1 (20000,20000,20000) L_0x555f097cb9b0/d;
v0x555f09727280_0 .net "AB", 0 0, L_0x555f097ca7f0;  1 drivers
v0x555f09727360_0 .net "AorB", 0 0, L_0x555f097cb4c0;  1 drivers
v0x555f09727420_0 .net "AxorB", 0 0, L_0x555f097cb9b0;  1 drivers
v0x555f097274f0_0 .net "AxorB2", 0 0, L_0x555f09742800;  1 drivers
v0x555f09727590_0 .net "AxorBC", 0 0, L_0x555f097ca9a0;  1 drivers
v0x555f09727630_0 .net *"_s1", 0 0, L_0x555f097c9570;  1 drivers
v0x555f09727710_0 .net *"_s3", 0 0, L_0x555f09742310;  1 drivers
v0x555f097277f0_0 .net *"_s5", 0 0, L_0x555f097425b0;  1 drivers
v0x555f097278d0_0 .net "a", 0 0, L_0x555f097ccb30;  1 drivers
v0x555f09727990_0 .net "address0", 0 0, v0x555f09725da0_0;  1 drivers
v0x555f09727a30_0 .net "address1", 0 0, v0x555f09725e60_0;  1 drivers
v0x555f09727b20_0 .net "b", 0 0, L_0x555f097ccbd0;  1 drivers
v0x555f09727be0_0 .net "carryin", 0 0, L_0x555f097c79a0;  alias, 1 drivers
v0x555f09727c80_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09727d20_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09727dc0_0 .net "invert", 0 0, v0x555f09725f30_0;  1 drivers
v0x555f09727e60_0 .net "nandand", 0 0, L_0x555f097cb7e0;  1 drivers
v0x555f09728010_0 .net "newB", 0 0, L_0x555f097426a0;  1 drivers
v0x555f097280b0_0 .net "noror", 0 0, L_0x555f097cb630;  1 drivers
v0x555f09728180_0 .net "notControl1", 0 0, L_0x555f097c9460;  1 drivers
v0x555f09728220_0 .net "notControl2", 0 0, L_0x555f09742200;  1 drivers
v0x555f097282c0_0 .net "subtract", 0 0, L_0x555f09742400;  1 drivers
v0x555f09728380_0 .net "sum", 0 0, L_0x555f097cc8e0;  1 drivers
v0x555f09728450_0 .net "sumval", 0 0, L_0x555f09742960;  1 drivers
L_0x555f097c9570 .part v0x555f097417c0_0, 1, 1;
L_0x555f09742310 .part v0x555f097417c0_0, 2, 1;
L_0x555f097425b0 .part v0x555f097417c0_0, 0, 1;
S_0x555f09725a50 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f097257c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09725cc0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09725da0_0 .var "address0", 0 0;
v0x555f09725e60_0 .var "address1", 0 0;
v0x555f09725f30_0 .var "invert", 0 0;
S_0x555f097260a0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f097257c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097cbbe0/d .functor NOT 1, v0x555f09725da0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097cbbe0 .delay 1 (10000,10000,10000) L_0x555f097cbbe0/d;
L_0x555f097cbca0/d .functor NOT 1, v0x555f09725e60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097cbca0 .delay 1 (10000,10000,10000) L_0x555f097cbca0/d;
L_0x555f097cbdb0/d .functor AND 1, v0x555f09725da0_0, v0x555f09725e60_0, C4<1>, C4<1>;
L_0x555f097cbdb0 .delay 1 (20000,20000,20000) L_0x555f097cbdb0/d;
L_0x555f097cbf90/d .functor AND 1, v0x555f09725da0_0, L_0x555f097cbca0, C4<1>, C4<1>;
L_0x555f097cbf90 .delay 1 (20000,20000,20000) L_0x555f097cbf90/d;
L_0x555f097cc0a0/d .functor AND 1, L_0x555f097cbbe0, v0x555f09725e60_0, C4<1>, C4<1>;
L_0x555f097cc0a0 .delay 1 (20000,20000,20000) L_0x555f097cc0a0/d;
L_0x555f097cc200/d .functor AND 1, L_0x555f097cbbe0, L_0x555f097cbca0, C4<1>, C4<1>;
L_0x555f097cc200 .delay 1 (20000,20000,20000) L_0x555f097cc200/d;
L_0x555f097cc310/d .functor AND 1, L_0x555f09742960, L_0x555f097cc200, C4<1>, C4<1>;
L_0x555f097cc310 .delay 1 (20000,20000,20000) L_0x555f097cc310/d;
L_0x555f097cc470/d .functor AND 1, L_0x555f097cb630, L_0x555f097cbf90, C4<1>, C4<1>;
L_0x555f097cc470 .delay 1 (20000,20000,20000) L_0x555f097cc470/d;
L_0x555f097cc620/d .functor AND 1, L_0x555f097cb7e0, L_0x555f097cc0a0, C4<1>, C4<1>;
L_0x555f097cc620 .delay 1 (20000,20000,20000) L_0x555f097cc620/d;
L_0x555f097cc780/d .functor AND 1, L_0x555f097cb9b0, L_0x555f097cbdb0, C4<1>, C4<1>;
L_0x555f097cc780 .delay 1 (20000,20000,20000) L_0x555f097cc780/d;
L_0x555f097cc8e0/d .functor OR 1, L_0x555f097cc310, L_0x555f097cc470, L_0x555f097cc620, L_0x555f097cc780;
L_0x555f097cc8e0 .delay 1 (40000,40000,40000) L_0x555f097cc8e0/d;
v0x555f09726380_0 .net "A0andA1", 0 0, L_0x555f097cbdb0;  1 drivers
v0x555f09726440_0 .net "A0andnotA1", 0 0, L_0x555f097cbf90;  1 drivers
v0x555f09726500_0 .net "addr0", 0 0, v0x555f09725da0_0;  alias, 1 drivers
v0x555f097265d0_0 .net "addr1", 0 0, v0x555f09725e60_0;  alias, 1 drivers
v0x555f097266a0_0 .net "in0", 0 0, L_0x555f09742960;  alias, 1 drivers
v0x555f09726790_0 .net "in0and", 0 0, L_0x555f097cc310;  1 drivers
v0x555f09726830_0 .net "in1", 0 0, L_0x555f097cb630;  alias, 1 drivers
v0x555f097268d0_0 .net "in1and", 0 0, L_0x555f097cc470;  1 drivers
v0x555f09726990_0 .net "in2", 0 0, L_0x555f097cb7e0;  alias, 1 drivers
v0x555f09726a50_0 .net "in2and", 0 0, L_0x555f097cc620;  1 drivers
v0x555f09726b10_0 .net "in3", 0 0, L_0x555f097cb9b0;  alias, 1 drivers
v0x555f09726bd0_0 .net "in3and", 0 0, L_0x555f097cc780;  1 drivers
v0x555f09726c90_0 .net "notA0", 0 0, L_0x555f097cbbe0;  1 drivers
v0x555f09726d50_0 .net "notA0andA1", 0 0, L_0x555f097cc0a0;  1 drivers
v0x555f09726e10_0 .net "notA0andnotA1", 0 0, L_0x555f097cc200;  1 drivers
v0x555f09726ed0_0 .net "notA1", 0 0, L_0x555f097cbca0;  1 drivers
v0x555f09726f90_0 .net "out", 0 0, L_0x555f097cc8e0;  alias, 1 drivers
S_0x555f097286b0 .scope generate, "genblock[23]" "genblock[23]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f097288a0 .param/l "i" 0 3 30, +C4<010111>;
v0x555f0972e520_0 .net "carryout2", 0 0, L_0x555f097cdc00;  1 drivers
S_0x555f09728980 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f097286b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097ccde0/d .functor NOT 1, L_0x555f097ccef0, C4<0>, C4<0>, C4<0>;
L_0x555f097ccde0 .delay 1 (10000,10000,10000) L_0x555f097ccde0/d;
L_0x555f097ccfe0/d .functor NOT 1, L_0x555f097cd0f0, C4<0>, C4<0>, C4<0>;
L_0x555f097ccfe0 .delay 1 (10000,10000,10000) L_0x555f097ccfe0/d;
L_0x555f097cd1e0/d .functor AND 1, L_0x555f097cd390, L_0x555f097ccde0, L_0x555f097ccfe0, C4<1>;
L_0x555f097cd1e0 .delay 1 (30000,30000,30000) L_0x555f097cd1e0/d;
L_0x555f097cd480/d .functor XOR 1, L_0x555f097cd1e0, L_0x555f097cf4c0, C4<0>, C4<0>;
L_0x555f097cd480 .delay 1 (20000,20000,20000) L_0x555f097cd480/d;
L_0x555f097cd5e0/d .functor XOR 1, L_0x555f097cf420, L_0x555f097cd480, C4<0>, C4<0>;
L_0x555f097cd5e0 .delay 1 (20000,20000,20000) L_0x555f097cd5e0/d;
L_0x555f097cd740/d .functor XOR 1, L_0x555f097cd5e0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097cd740 .delay 1 (20000,20000,20000) L_0x555f097cd740/d;
L_0x555f097cd8f0/d .functor AND 1, L_0x555f097cf420, L_0x555f097cf4c0, C4<1>, C4<1>;
L_0x555f097cd8f0 .delay 1 (20000,20000,20000) L_0x555f097cd8f0/d;
L_0x555f097cdaa0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097cd5e0, C4<1>, C4<1>;
L_0x555f097cdaa0 .delay 1 (20000,20000,20000) L_0x555f097cdaa0/d;
L_0x555f097cdc00/d .functor OR 1, L_0x555f097cd8f0, L_0x555f097cdaa0, C4<0>, C4<0>;
L_0x555f097cdc00 .delay 1 (20000,20000,20000) L_0x555f097cdc00/d;
L_0x555f097cddb0/d .functor OR 1, L_0x555f097cf420, L_0x555f097cf4c0, C4<0>, C4<0>;
L_0x555f097cddb0 .delay 1 (20000,20000,20000) L_0x555f097cddb0/d;
L_0x555f097cdf20/d .functor XOR 1, v0x555f097290c0_0, L_0x555f097cddb0, C4<0>, C4<0>;
L_0x555f097cdf20 .delay 1 (20000,20000,20000) L_0x555f097cdf20/d;
L_0x555f097ce0d0/d .functor XOR 1, v0x555f097290c0_0, L_0x555f097cd8f0, C4<0>, C4<0>;
L_0x555f097ce0d0 .delay 1 (20000,20000,20000) L_0x555f097ce0d0/d;
L_0x555f097ce2a0/d .functor XOR 1, L_0x555f097cf420, L_0x555f097cf4c0, C4<0>, C4<0>;
L_0x555f097ce2a0 .delay 1 (20000,20000,20000) L_0x555f097ce2a0/d;
v0x555f0972a410_0 .net "AB", 0 0, L_0x555f097cd8f0;  1 drivers
v0x555f0972a4f0_0 .net "AorB", 0 0, L_0x555f097cddb0;  1 drivers
v0x555f0972a5b0_0 .net "AxorB", 0 0, L_0x555f097ce2a0;  1 drivers
v0x555f0972a680_0 .net "AxorB2", 0 0, L_0x555f097cd5e0;  1 drivers
v0x555f0972a720_0 .net "AxorBC", 0 0, L_0x555f097cdaa0;  1 drivers
v0x555f0972a7c0_0 .net *"_s1", 0 0, L_0x555f097ccef0;  1 drivers
v0x555f0972a8a0_0 .net *"_s3", 0 0, L_0x555f097cd0f0;  1 drivers
v0x555f0972a980_0 .net *"_s5", 0 0, L_0x555f097cd390;  1 drivers
v0x555f0972aa60_0 .net "a", 0 0, L_0x555f097cf420;  1 drivers
v0x555f0972ab20_0 .net "address0", 0 0, v0x555f09728f30_0;  1 drivers
v0x555f0972abc0_0 .net "address1", 0 0, v0x555f09728ff0_0;  1 drivers
v0x555f0972acb0_0 .net "b", 0 0, L_0x555f097cf4c0;  1 drivers
v0x555f0972ad70_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0972ae10_0 .net "carryout", 0 0, L_0x555f097cdc00;  alias, 1 drivers
v0x555f0972aed0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0972af90_0 .net "invert", 0 0, v0x555f097290c0_0;  1 drivers
v0x555f0972b030_0 .net "nandand", 0 0, L_0x555f097ce0d0;  1 drivers
v0x555f0972b1e0_0 .net "newB", 0 0, L_0x555f097cd480;  1 drivers
v0x555f0972b280_0 .net "noror", 0 0, L_0x555f097cdf20;  1 drivers
v0x555f0972b320_0 .net "notControl1", 0 0, L_0x555f097ccde0;  1 drivers
v0x555f0972b3c0_0 .net "notControl2", 0 0, L_0x555f097ccfe0;  1 drivers
v0x555f0972b460_0 .net "subtract", 0 0, L_0x555f097cd1e0;  1 drivers
v0x555f0972b520_0 .net "sum", 0 0, L_0x555f097cf1d0;  1 drivers
v0x555f0972b5f0_0 .net "sumval", 0 0, L_0x555f097cd740;  1 drivers
L_0x555f097ccef0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097cd0f0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097cd390 .part v0x555f097417c0_0, 0, 1;
S_0x555f09728bf0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09728980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09728e50_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09728f30_0 .var "address0", 0 0;
v0x555f09728ff0_0 .var "address1", 0 0;
v0x555f097290c0_0 .var "invert", 0 0;
S_0x555f09729230 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09728980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097ce4d0/d .functor NOT 1, v0x555f09728f30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ce4d0 .delay 1 (10000,10000,10000) L_0x555f097ce4d0/d;
L_0x555f097ce590/d .functor NOT 1, v0x555f09728ff0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ce590 .delay 1 (10000,10000,10000) L_0x555f097ce590/d;
L_0x555f097ce6a0/d .functor AND 1, v0x555f09728f30_0, v0x555f09728ff0_0, C4<1>, C4<1>;
L_0x555f097ce6a0 .delay 1 (20000,20000,20000) L_0x555f097ce6a0/d;
L_0x555f097ce880/d .functor AND 1, v0x555f09728f30_0, L_0x555f097ce590, C4<1>, C4<1>;
L_0x555f097ce880 .delay 1 (20000,20000,20000) L_0x555f097ce880/d;
L_0x555f097ce990/d .functor AND 1, L_0x555f097ce4d0, v0x555f09728ff0_0, C4<1>, C4<1>;
L_0x555f097ce990 .delay 1 (20000,20000,20000) L_0x555f097ce990/d;
L_0x555f097ceaf0/d .functor AND 1, L_0x555f097ce4d0, L_0x555f097ce590, C4<1>, C4<1>;
L_0x555f097ceaf0 .delay 1 (20000,20000,20000) L_0x555f097ceaf0/d;
L_0x555f097cec00/d .functor AND 1, L_0x555f097cd740, L_0x555f097ceaf0, C4<1>, C4<1>;
L_0x555f097cec00 .delay 1 (20000,20000,20000) L_0x555f097cec00/d;
L_0x555f097ced60/d .functor AND 1, L_0x555f097cdf20, L_0x555f097ce880, C4<1>, C4<1>;
L_0x555f097ced60 .delay 1 (20000,20000,20000) L_0x555f097ced60/d;
L_0x555f097cef10/d .functor AND 1, L_0x555f097ce0d0, L_0x555f097ce990, C4<1>, C4<1>;
L_0x555f097cef10 .delay 1 (20000,20000,20000) L_0x555f097cef10/d;
L_0x555f097cf070/d .functor AND 1, L_0x555f097ce2a0, L_0x555f097ce6a0, C4<1>, C4<1>;
L_0x555f097cf070 .delay 1 (20000,20000,20000) L_0x555f097cf070/d;
L_0x555f097cf1d0/d .functor OR 1, L_0x555f097cec00, L_0x555f097ced60, L_0x555f097cef10, L_0x555f097cf070;
L_0x555f097cf1d0 .delay 1 (40000,40000,40000) L_0x555f097cf1d0/d;
v0x555f09729510_0 .net "A0andA1", 0 0, L_0x555f097ce6a0;  1 drivers
v0x555f097295d0_0 .net "A0andnotA1", 0 0, L_0x555f097ce880;  1 drivers
v0x555f09729690_0 .net "addr0", 0 0, v0x555f09728f30_0;  alias, 1 drivers
v0x555f09729760_0 .net "addr1", 0 0, v0x555f09728ff0_0;  alias, 1 drivers
v0x555f09729830_0 .net "in0", 0 0, L_0x555f097cd740;  alias, 1 drivers
v0x555f09729920_0 .net "in0and", 0 0, L_0x555f097cec00;  1 drivers
v0x555f097299c0_0 .net "in1", 0 0, L_0x555f097cdf20;  alias, 1 drivers
v0x555f09729a60_0 .net "in1and", 0 0, L_0x555f097ced60;  1 drivers
v0x555f09729b20_0 .net "in2", 0 0, L_0x555f097ce0d0;  alias, 1 drivers
v0x555f09729be0_0 .net "in2and", 0 0, L_0x555f097cef10;  1 drivers
v0x555f09729ca0_0 .net "in3", 0 0, L_0x555f097ce2a0;  alias, 1 drivers
v0x555f09729d60_0 .net "in3and", 0 0, L_0x555f097cf070;  1 drivers
v0x555f09729e20_0 .net "notA0", 0 0, L_0x555f097ce4d0;  1 drivers
v0x555f09729ee0_0 .net "notA0andA1", 0 0, L_0x555f097ce990;  1 drivers
v0x555f09729fa0_0 .net "notA0andnotA1", 0 0, L_0x555f097ceaf0;  1 drivers
v0x555f0972a060_0 .net "notA1", 0 0, L_0x555f097ce590;  1 drivers
v0x555f0972a120_0 .net "out", 0 0, L_0x555f097cf1d0;  alias, 1 drivers
S_0x555f0972b740 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f097286b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097cf6e0/d .functor NOT 1, L_0x555f097cf7f0, C4<0>, C4<0>, C4<0>;
L_0x555f097cf6e0 .delay 1 (10000,10000,10000) L_0x555f097cf6e0/d;
L_0x555f097cf8e0/d .functor NOT 1, L_0x555f097cf9f0, C4<0>, C4<0>, C4<0>;
L_0x555f097cf8e0 .delay 1 (10000,10000,10000) L_0x555f097cf8e0/d;
L_0x555f097cfae0/d .functor AND 1, L_0x555f097cfc90, L_0x555f097cf6e0, L_0x555f097cf8e0, C4<1>;
L_0x555f097cfae0 .delay 1 (30000,30000,30000) L_0x555f097cfae0/d;
L_0x555f097cfd80/d .functor XOR 1, L_0x555f097cfae0, L_0x555f097d1e00, C4<0>, C4<0>;
L_0x555f097cfd80 .delay 1 (20000,20000,20000) L_0x555f097cfd80/d;
L_0x555f097cfee0/d .functor XOR 1, L_0x555f097d1d60, L_0x555f097cfd80, C4<0>, C4<0>;
L_0x555f097cfee0 .delay 1 (20000,20000,20000) L_0x555f097cfee0/d;
L_0x555f097d0040/d .functor XOR 1, L_0x555f097cfee0, L_0x555f097cdc00, C4<0>, C4<0>;
L_0x555f097d0040 .delay 1 (20000,20000,20000) L_0x555f097d0040/d;
L_0x555f097d0230/d .functor AND 1, L_0x555f097d1d60, L_0x555f097d1e00, C4<1>, C4<1>;
L_0x555f097d0230 .delay 1 (20000,20000,20000) L_0x555f097d0230/d;
L_0x555f097d03e0/d .functor AND 1, L_0x555f097cdc00, L_0x555f097cfee0, C4<1>, C4<1>;
L_0x555f097d03e0 .delay 1 (20000,20000,20000) L_0x555f097d03e0/d;
L_0x555f097d0540/d .functor OR 1, L_0x555f097d0230, L_0x555f097d03e0, C4<0>, C4<0>;
L_0x555f097d0540 .delay 1 (20000,20000,20000) L_0x555f097d0540/d;
L_0x555f097d06f0/d .functor OR 1, L_0x555f097d1d60, L_0x555f097d1e00, C4<0>, C4<0>;
L_0x555f097d06f0 .delay 1 (20000,20000,20000) L_0x555f097d06f0/d;
L_0x555f097d0860/d .functor XOR 1, v0x555f0972beb0_0, L_0x555f097d06f0, C4<0>, C4<0>;
L_0x555f097d0860 .delay 1 (20000,20000,20000) L_0x555f097d0860/d;
L_0x555f097d0a10/d .functor XOR 1, v0x555f0972beb0_0, L_0x555f097d0230, C4<0>, C4<0>;
L_0x555f097d0a10 .delay 1 (20000,20000,20000) L_0x555f097d0a10/d;
L_0x555f097d0be0/d .functor XOR 1, L_0x555f097d1d60, L_0x555f097d1e00, C4<0>, C4<0>;
L_0x555f097d0be0 .delay 1 (20000,20000,20000) L_0x555f097d0be0/d;
v0x555f0972d200_0 .net "AB", 0 0, L_0x555f097d0230;  1 drivers
v0x555f0972d2e0_0 .net "AorB", 0 0, L_0x555f097d06f0;  1 drivers
v0x555f0972d3a0_0 .net "AxorB", 0 0, L_0x555f097d0be0;  1 drivers
v0x555f0972d470_0 .net "AxorB2", 0 0, L_0x555f097cfee0;  1 drivers
v0x555f0972d510_0 .net "AxorBC", 0 0, L_0x555f097d03e0;  1 drivers
v0x555f0972d5b0_0 .net *"_s1", 0 0, L_0x555f097cf7f0;  1 drivers
v0x555f0972d690_0 .net *"_s3", 0 0, L_0x555f097cf9f0;  1 drivers
v0x555f0972d770_0 .net *"_s5", 0 0, L_0x555f097cfc90;  1 drivers
v0x555f0972d850_0 .net "a", 0 0, L_0x555f097d1d60;  1 drivers
v0x555f0972d910_0 .net "address0", 0 0, v0x555f0972bd20_0;  1 drivers
v0x555f0972d9b0_0 .net "address1", 0 0, v0x555f0972bde0_0;  1 drivers
v0x555f0972daa0_0 .net "b", 0 0, L_0x555f097d1e00;  1 drivers
v0x555f0972db60_0 .net "carryin", 0 0, L_0x555f097cdc00;  alias, 1 drivers
v0x555f0972dc00_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0972dca0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0972dd40_0 .net "invert", 0 0, v0x555f0972beb0_0;  1 drivers
v0x555f0972dde0_0 .net "nandand", 0 0, L_0x555f097d0a10;  1 drivers
v0x555f0972df90_0 .net "newB", 0 0, L_0x555f097cfd80;  1 drivers
v0x555f0972e030_0 .net "noror", 0 0, L_0x555f097d0860;  1 drivers
v0x555f0972e100_0 .net "notControl1", 0 0, L_0x555f097cf6e0;  1 drivers
v0x555f0972e1a0_0 .net "notControl2", 0 0, L_0x555f097cf8e0;  1 drivers
v0x555f0972e240_0 .net "subtract", 0 0, L_0x555f097cfae0;  1 drivers
v0x555f0972e300_0 .net "sum", 0 0, L_0x555f097d1b10;  1 drivers
v0x555f0972e3d0_0 .net "sumval", 0 0, L_0x555f097d0040;  1 drivers
L_0x555f097cf7f0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097cf9f0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097cfc90 .part v0x555f097417c0_0, 0, 1;
S_0x555f0972b9d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0972b740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0972bc40_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0972bd20_0 .var "address0", 0 0;
v0x555f0972bde0_0 .var "address1", 0 0;
v0x555f0972beb0_0 .var "invert", 0 0;
S_0x555f0972c020 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0972b740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097d0e10/d .functor NOT 1, v0x555f0972bd20_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d0e10 .delay 1 (10000,10000,10000) L_0x555f097d0e10/d;
L_0x555f097d0ed0/d .functor NOT 1, v0x555f0972bde0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d0ed0 .delay 1 (10000,10000,10000) L_0x555f097d0ed0/d;
L_0x555f097d0fe0/d .functor AND 1, v0x555f0972bd20_0, v0x555f0972bde0_0, C4<1>, C4<1>;
L_0x555f097d0fe0 .delay 1 (20000,20000,20000) L_0x555f097d0fe0/d;
L_0x555f097d11c0/d .functor AND 1, v0x555f0972bd20_0, L_0x555f097d0ed0, C4<1>, C4<1>;
L_0x555f097d11c0 .delay 1 (20000,20000,20000) L_0x555f097d11c0/d;
L_0x555f097d12d0/d .functor AND 1, L_0x555f097d0e10, v0x555f0972bde0_0, C4<1>, C4<1>;
L_0x555f097d12d0 .delay 1 (20000,20000,20000) L_0x555f097d12d0/d;
L_0x555f097d1430/d .functor AND 1, L_0x555f097d0e10, L_0x555f097d0ed0, C4<1>, C4<1>;
L_0x555f097d1430 .delay 1 (20000,20000,20000) L_0x555f097d1430/d;
L_0x555f097d1540/d .functor AND 1, L_0x555f097d0040, L_0x555f097d1430, C4<1>, C4<1>;
L_0x555f097d1540 .delay 1 (20000,20000,20000) L_0x555f097d1540/d;
L_0x555f097d16a0/d .functor AND 1, L_0x555f097d0860, L_0x555f097d11c0, C4<1>, C4<1>;
L_0x555f097d16a0 .delay 1 (20000,20000,20000) L_0x555f097d16a0/d;
L_0x555f097d1850/d .functor AND 1, L_0x555f097d0a10, L_0x555f097d12d0, C4<1>, C4<1>;
L_0x555f097d1850 .delay 1 (20000,20000,20000) L_0x555f097d1850/d;
L_0x555f097d19b0/d .functor AND 1, L_0x555f097d0be0, L_0x555f097d0fe0, C4<1>, C4<1>;
L_0x555f097d19b0 .delay 1 (20000,20000,20000) L_0x555f097d19b0/d;
L_0x555f097d1b10/d .functor OR 1, L_0x555f097d1540, L_0x555f097d16a0, L_0x555f097d1850, L_0x555f097d19b0;
L_0x555f097d1b10 .delay 1 (40000,40000,40000) L_0x555f097d1b10/d;
v0x555f0972c300_0 .net "A0andA1", 0 0, L_0x555f097d0fe0;  1 drivers
v0x555f0972c3c0_0 .net "A0andnotA1", 0 0, L_0x555f097d11c0;  1 drivers
v0x555f0972c480_0 .net "addr0", 0 0, v0x555f0972bd20_0;  alias, 1 drivers
v0x555f0972c550_0 .net "addr1", 0 0, v0x555f0972bde0_0;  alias, 1 drivers
v0x555f0972c620_0 .net "in0", 0 0, L_0x555f097d0040;  alias, 1 drivers
v0x555f0972c710_0 .net "in0and", 0 0, L_0x555f097d1540;  1 drivers
v0x555f0972c7b0_0 .net "in1", 0 0, L_0x555f097d0860;  alias, 1 drivers
v0x555f0972c850_0 .net "in1and", 0 0, L_0x555f097d16a0;  1 drivers
v0x555f0972c910_0 .net "in2", 0 0, L_0x555f097d0a10;  alias, 1 drivers
v0x555f0972c9d0_0 .net "in2and", 0 0, L_0x555f097d1850;  1 drivers
v0x555f0972ca90_0 .net "in3", 0 0, L_0x555f097d0be0;  alias, 1 drivers
v0x555f0972cb50_0 .net "in3and", 0 0, L_0x555f097d19b0;  1 drivers
v0x555f0972cc10_0 .net "notA0", 0 0, L_0x555f097d0e10;  1 drivers
v0x555f0972ccd0_0 .net "notA0andA1", 0 0, L_0x555f097d12d0;  1 drivers
v0x555f0972cd90_0 .net "notA0andnotA1", 0 0, L_0x555f097d1430;  1 drivers
v0x555f0972ce50_0 .net "notA1", 0 0, L_0x555f097d0ed0;  1 drivers
v0x555f0972cf10_0 .net "out", 0 0, L_0x555f097d1b10;  alias, 1 drivers
S_0x555f0972e630 .scope generate, "genblock[25]" "genblock[25]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f0972e820 .param/l "i" 0 3 30, +C4<011001>;
v0x555f097344a0_0 .net "carryout2", 0 0, L_0x555f097d2e50;  1 drivers
S_0x555f0972e900 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0972e630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097d2030/d .functor NOT 1, L_0x555f097d2140, C4<0>, C4<0>, C4<0>;
L_0x555f097d2030 .delay 1 (10000,10000,10000) L_0x555f097d2030/d;
L_0x555f097d2230/d .functor NOT 1, L_0x555f097d2340, C4<0>, C4<0>, C4<0>;
L_0x555f097d2230 .delay 1 (10000,10000,10000) L_0x555f097d2230/d;
L_0x555f097d2430/d .functor AND 1, L_0x555f097d25e0, L_0x555f097d2030, L_0x555f097d2230, C4<1>;
L_0x555f097d2430 .delay 1 (30000,30000,30000) L_0x555f097d2430/d;
L_0x555f097d26d0/d .functor XOR 1, L_0x555f097d2430, L_0x555f097d4710, C4<0>, C4<0>;
L_0x555f097d26d0 .delay 1 (20000,20000,20000) L_0x555f097d26d0/d;
L_0x555f097d2830/d .functor XOR 1, L_0x555f097d4670, L_0x555f097d26d0, C4<0>, C4<0>;
L_0x555f097d2830 .delay 1 (20000,20000,20000) L_0x555f097d2830/d;
L_0x555f097d2990/d .functor XOR 1, L_0x555f097d2830, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097d2990 .delay 1 (20000,20000,20000) L_0x555f097d2990/d;
L_0x555f097d2b40/d .functor AND 1, L_0x555f097d4670, L_0x555f097d4710, C4<1>, C4<1>;
L_0x555f097d2b40 .delay 1 (20000,20000,20000) L_0x555f097d2b40/d;
L_0x555f097d2cf0/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097d2830, C4<1>, C4<1>;
L_0x555f097d2cf0 .delay 1 (20000,20000,20000) L_0x555f097d2cf0/d;
L_0x555f097d2e50/d .functor OR 1, L_0x555f097d2b40, L_0x555f097d2cf0, C4<0>, C4<0>;
L_0x555f097d2e50 .delay 1 (20000,20000,20000) L_0x555f097d2e50/d;
L_0x555f097d3000/d .functor OR 1, L_0x555f097d4670, L_0x555f097d4710, C4<0>, C4<0>;
L_0x555f097d3000 .delay 1 (20000,20000,20000) L_0x555f097d3000/d;
L_0x555f097d3170/d .functor XOR 1, v0x555f0972f040_0, L_0x555f097d3000, C4<0>, C4<0>;
L_0x555f097d3170 .delay 1 (20000,20000,20000) L_0x555f097d3170/d;
L_0x555f097d3320/d .functor XOR 1, v0x555f0972f040_0, L_0x555f097d2b40, C4<0>, C4<0>;
L_0x555f097d3320 .delay 1 (20000,20000,20000) L_0x555f097d3320/d;
L_0x555f097d34f0/d .functor XOR 1, L_0x555f097d4670, L_0x555f097d4710, C4<0>, C4<0>;
L_0x555f097d34f0 .delay 1 (20000,20000,20000) L_0x555f097d34f0/d;
v0x555f09730390_0 .net "AB", 0 0, L_0x555f097d2b40;  1 drivers
v0x555f09730470_0 .net "AorB", 0 0, L_0x555f097d3000;  1 drivers
v0x555f09730530_0 .net "AxorB", 0 0, L_0x555f097d34f0;  1 drivers
v0x555f09730600_0 .net "AxorB2", 0 0, L_0x555f097d2830;  1 drivers
v0x555f097306a0_0 .net "AxorBC", 0 0, L_0x555f097d2cf0;  1 drivers
v0x555f09730740_0 .net *"_s1", 0 0, L_0x555f097d2140;  1 drivers
v0x555f09730820_0 .net *"_s3", 0 0, L_0x555f097d2340;  1 drivers
v0x555f09730900_0 .net *"_s5", 0 0, L_0x555f097d25e0;  1 drivers
v0x555f097309e0_0 .net "a", 0 0, L_0x555f097d4670;  1 drivers
v0x555f09730aa0_0 .net "address0", 0 0, v0x555f0972eeb0_0;  1 drivers
v0x555f09730b40_0 .net "address1", 0 0, v0x555f0972ef70_0;  1 drivers
v0x555f09730c30_0 .net "b", 0 0, L_0x555f097d4710;  1 drivers
v0x555f09730cf0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09730d90_0 .net "carryout", 0 0, L_0x555f097d2e50;  alias, 1 drivers
v0x555f09730e50_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09730f10_0 .net "invert", 0 0, v0x555f0972f040_0;  1 drivers
v0x555f09730fb0_0 .net "nandand", 0 0, L_0x555f097d3320;  1 drivers
v0x555f09731160_0 .net "newB", 0 0, L_0x555f097d26d0;  1 drivers
v0x555f09731200_0 .net "noror", 0 0, L_0x555f097d3170;  1 drivers
v0x555f097312a0_0 .net "notControl1", 0 0, L_0x555f097d2030;  1 drivers
v0x555f09731340_0 .net "notControl2", 0 0, L_0x555f097d2230;  1 drivers
v0x555f097313e0_0 .net "subtract", 0 0, L_0x555f097d2430;  1 drivers
v0x555f097314a0_0 .net "sum", 0 0, L_0x555f097d4420;  1 drivers
v0x555f09731570_0 .net "sumval", 0 0, L_0x555f097d2990;  1 drivers
L_0x555f097d2140 .part v0x555f097417c0_0, 1, 1;
L_0x555f097d2340 .part v0x555f097417c0_0, 2, 1;
L_0x555f097d25e0 .part v0x555f097417c0_0, 0, 1;
S_0x555f0972eb70 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0972e900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0972edd0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0972eeb0_0 .var "address0", 0 0;
v0x555f0972ef70_0 .var "address1", 0 0;
v0x555f0972f040_0 .var "invert", 0 0;
S_0x555f0972f1b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0972e900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097d3720/d .functor NOT 1, v0x555f0972eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d3720 .delay 1 (10000,10000,10000) L_0x555f097d3720/d;
L_0x555f097d37e0/d .functor NOT 1, v0x555f0972ef70_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d37e0 .delay 1 (10000,10000,10000) L_0x555f097d37e0/d;
L_0x555f097d38f0/d .functor AND 1, v0x555f0972eeb0_0, v0x555f0972ef70_0, C4<1>, C4<1>;
L_0x555f097d38f0 .delay 1 (20000,20000,20000) L_0x555f097d38f0/d;
L_0x555f097d3ad0/d .functor AND 1, v0x555f0972eeb0_0, L_0x555f097d37e0, C4<1>, C4<1>;
L_0x555f097d3ad0 .delay 1 (20000,20000,20000) L_0x555f097d3ad0/d;
L_0x555f097d3be0/d .functor AND 1, L_0x555f097d3720, v0x555f0972ef70_0, C4<1>, C4<1>;
L_0x555f097d3be0 .delay 1 (20000,20000,20000) L_0x555f097d3be0/d;
L_0x555f097d3d40/d .functor AND 1, L_0x555f097d3720, L_0x555f097d37e0, C4<1>, C4<1>;
L_0x555f097d3d40 .delay 1 (20000,20000,20000) L_0x555f097d3d40/d;
L_0x555f097d3e50/d .functor AND 1, L_0x555f097d2990, L_0x555f097d3d40, C4<1>, C4<1>;
L_0x555f097d3e50 .delay 1 (20000,20000,20000) L_0x555f097d3e50/d;
L_0x555f097d3fb0/d .functor AND 1, L_0x555f097d3170, L_0x555f097d3ad0, C4<1>, C4<1>;
L_0x555f097d3fb0 .delay 1 (20000,20000,20000) L_0x555f097d3fb0/d;
L_0x555f097d4160/d .functor AND 1, L_0x555f097d3320, L_0x555f097d3be0, C4<1>, C4<1>;
L_0x555f097d4160 .delay 1 (20000,20000,20000) L_0x555f097d4160/d;
L_0x555f097d42c0/d .functor AND 1, L_0x555f097d34f0, L_0x555f097d38f0, C4<1>, C4<1>;
L_0x555f097d42c0 .delay 1 (20000,20000,20000) L_0x555f097d42c0/d;
L_0x555f097d4420/d .functor OR 1, L_0x555f097d3e50, L_0x555f097d3fb0, L_0x555f097d4160, L_0x555f097d42c0;
L_0x555f097d4420 .delay 1 (40000,40000,40000) L_0x555f097d4420/d;
v0x555f0972f490_0 .net "A0andA1", 0 0, L_0x555f097d38f0;  1 drivers
v0x555f0972f550_0 .net "A0andnotA1", 0 0, L_0x555f097d3ad0;  1 drivers
v0x555f0972f610_0 .net "addr0", 0 0, v0x555f0972eeb0_0;  alias, 1 drivers
v0x555f0972f6e0_0 .net "addr1", 0 0, v0x555f0972ef70_0;  alias, 1 drivers
v0x555f0972f7b0_0 .net "in0", 0 0, L_0x555f097d2990;  alias, 1 drivers
v0x555f0972f8a0_0 .net "in0and", 0 0, L_0x555f097d3e50;  1 drivers
v0x555f0972f940_0 .net "in1", 0 0, L_0x555f097d3170;  alias, 1 drivers
v0x555f0972f9e0_0 .net "in1and", 0 0, L_0x555f097d3fb0;  1 drivers
v0x555f0972faa0_0 .net "in2", 0 0, L_0x555f097d3320;  alias, 1 drivers
v0x555f0972fb60_0 .net "in2and", 0 0, L_0x555f097d4160;  1 drivers
v0x555f0972fc20_0 .net "in3", 0 0, L_0x555f097d34f0;  alias, 1 drivers
v0x555f0972fce0_0 .net "in3and", 0 0, L_0x555f097d42c0;  1 drivers
v0x555f0972fda0_0 .net "notA0", 0 0, L_0x555f097d3720;  1 drivers
v0x555f0972fe60_0 .net "notA0andA1", 0 0, L_0x555f097d3be0;  1 drivers
v0x555f0972ff20_0 .net "notA0andnotA1", 0 0, L_0x555f097d3d40;  1 drivers
v0x555f0972ffe0_0 .net "notA1", 0 0, L_0x555f097d37e0;  1 drivers
v0x555f097300a0_0 .net "out", 0 0, L_0x555f097d4420;  alias, 1 drivers
S_0x555f097316c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0972e630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097d4950/d .functor NOT 1, L_0x555f097d4a60, C4<0>, C4<0>, C4<0>;
L_0x555f097d4950 .delay 1 (10000,10000,10000) L_0x555f097d4950/d;
L_0x555f097d4b50/d .functor NOT 1, L_0x555f097d4c60, C4<0>, C4<0>, C4<0>;
L_0x555f097d4b50 .delay 1 (10000,10000,10000) L_0x555f097d4b50/d;
L_0x555f097d4d50/d .functor AND 1, L_0x555f097d4f00, L_0x555f097d4950, L_0x555f097d4b50, C4<1>;
L_0x555f097d4d50 .delay 1 (30000,30000,30000) L_0x555f097d4d50/d;
L_0x555f097d4ff0/d .functor XOR 1, L_0x555f097d4d50, L_0x555f097d7070, C4<0>, C4<0>;
L_0x555f097d4ff0 .delay 1 (20000,20000,20000) L_0x555f097d4ff0/d;
L_0x555f097d5150/d .functor XOR 1, L_0x555f097d6fd0, L_0x555f097d4ff0, C4<0>, C4<0>;
L_0x555f097d5150 .delay 1 (20000,20000,20000) L_0x555f097d5150/d;
L_0x555f097d52b0/d .functor XOR 1, L_0x555f097d5150, L_0x555f097d2e50, C4<0>, C4<0>;
L_0x555f097d52b0 .delay 1 (20000,20000,20000) L_0x555f097d52b0/d;
L_0x555f097d54a0/d .functor AND 1, L_0x555f097d6fd0, L_0x555f097d7070, C4<1>, C4<1>;
L_0x555f097d54a0 .delay 1 (20000,20000,20000) L_0x555f097d54a0/d;
L_0x555f097d5650/d .functor AND 1, L_0x555f097d2e50, L_0x555f097d5150, C4<1>, C4<1>;
L_0x555f097d5650 .delay 1 (20000,20000,20000) L_0x555f097d5650/d;
L_0x555f097d57b0/d .functor OR 1, L_0x555f097d54a0, L_0x555f097d5650, C4<0>, C4<0>;
L_0x555f097d57b0 .delay 1 (20000,20000,20000) L_0x555f097d57b0/d;
L_0x555f097d5960/d .functor OR 1, L_0x555f097d6fd0, L_0x555f097d7070, C4<0>, C4<0>;
L_0x555f097d5960 .delay 1 (20000,20000,20000) L_0x555f097d5960/d;
L_0x555f097d5ad0/d .functor XOR 1, v0x555f09731e30_0, L_0x555f097d5960, C4<0>, C4<0>;
L_0x555f097d5ad0 .delay 1 (20000,20000,20000) L_0x555f097d5ad0/d;
L_0x555f097d5c80/d .functor XOR 1, v0x555f09731e30_0, L_0x555f097d54a0, C4<0>, C4<0>;
L_0x555f097d5c80 .delay 1 (20000,20000,20000) L_0x555f097d5c80/d;
L_0x555f097d5e50/d .functor XOR 1, L_0x555f097d6fd0, L_0x555f097d7070, C4<0>, C4<0>;
L_0x555f097d5e50 .delay 1 (20000,20000,20000) L_0x555f097d5e50/d;
v0x555f09733180_0 .net "AB", 0 0, L_0x555f097d54a0;  1 drivers
v0x555f09733260_0 .net "AorB", 0 0, L_0x555f097d5960;  1 drivers
v0x555f09733320_0 .net "AxorB", 0 0, L_0x555f097d5e50;  1 drivers
v0x555f097333f0_0 .net "AxorB2", 0 0, L_0x555f097d5150;  1 drivers
v0x555f09733490_0 .net "AxorBC", 0 0, L_0x555f097d5650;  1 drivers
v0x555f09733530_0 .net *"_s1", 0 0, L_0x555f097d4a60;  1 drivers
v0x555f09733610_0 .net *"_s3", 0 0, L_0x555f097d4c60;  1 drivers
v0x555f097336f0_0 .net *"_s5", 0 0, L_0x555f097d4f00;  1 drivers
v0x555f097337d0_0 .net "a", 0 0, L_0x555f097d6fd0;  1 drivers
v0x555f09733890_0 .net "address0", 0 0, v0x555f09731ca0_0;  1 drivers
v0x555f09733930_0 .net "address1", 0 0, v0x555f09731d60_0;  1 drivers
v0x555f09733a20_0 .net "b", 0 0, L_0x555f097d7070;  1 drivers
v0x555f09733ae0_0 .net "carryin", 0 0, L_0x555f097d2e50;  alias, 1 drivers
v0x555f09733b80_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09733c20_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09733cc0_0 .net "invert", 0 0, v0x555f09731e30_0;  1 drivers
v0x555f09733d60_0 .net "nandand", 0 0, L_0x555f097d5c80;  1 drivers
v0x555f09733f10_0 .net "newB", 0 0, L_0x555f097d4ff0;  1 drivers
v0x555f09733fb0_0 .net "noror", 0 0, L_0x555f097d5ad0;  1 drivers
v0x555f09734080_0 .net "notControl1", 0 0, L_0x555f097d4950;  1 drivers
v0x555f09734120_0 .net "notControl2", 0 0, L_0x555f097d4b50;  1 drivers
v0x555f097341c0_0 .net "subtract", 0 0, L_0x555f097d4d50;  1 drivers
v0x555f09734280_0 .net "sum", 0 0, L_0x555f097d6d80;  1 drivers
v0x555f09734350_0 .net "sumval", 0 0, L_0x555f097d52b0;  1 drivers
L_0x555f097d4a60 .part v0x555f097417c0_0, 1, 1;
L_0x555f097d4c60 .part v0x555f097417c0_0, 2, 1;
L_0x555f097d4f00 .part v0x555f097417c0_0, 0, 1;
S_0x555f09731950 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f097316c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09731bc0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09731ca0_0 .var "address0", 0 0;
v0x555f09731d60_0 .var "address1", 0 0;
v0x555f09731e30_0 .var "invert", 0 0;
S_0x555f09731fa0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f097316c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097d6080/d .functor NOT 1, v0x555f09731ca0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d6080 .delay 1 (10000,10000,10000) L_0x555f097d6080/d;
L_0x555f097d6140/d .functor NOT 1, v0x555f09731d60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d6140 .delay 1 (10000,10000,10000) L_0x555f097d6140/d;
L_0x555f097d6250/d .functor AND 1, v0x555f09731ca0_0, v0x555f09731d60_0, C4<1>, C4<1>;
L_0x555f097d6250 .delay 1 (20000,20000,20000) L_0x555f097d6250/d;
L_0x555f097d6430/d .functor AND 1, v0x555f09731ca0_0, L_0x555f097d6140, C4<1>, C4<1>;
L_0x555f097d6430 .delay 1 (20000,20000,20000) L_0x555f097d6430/d;
L_0x555f097d6540/d .functor AND 1, L_0x555f097d6080, v0x555f09731d60_0, C4<1>, C4<1>;
L_0x555f097d6540 .delay 1 (20000,20000,20000) L_0x555f097d6540/d;
L_0x555f097d66a0/d .functor AND 1, L_0x555f097d6080, L_0x555f097d6140, C4<1>, C4<1>;
L_0x555f097d66a0 .delay 1 (20000,20000,20000) L_0x555f097d66a0/d;
L_0x555f097d67b0/d .functor AND 1, L_0x555f097d52b0, L_0x555f097d66a0, C4<1>, C4<1>;
L_0x555f097d67b0 .delay 1 (20000,20000,20000) L_0x555f097d67b0/d;
L_0x555f097d6910/d .functor AND 1, L_0x555f097d5ad0, L_0x555f097d6430, C4<1>, C4<1>;
L_0x555f097d6910 .delay 1 (20000,20000,20000) L_0x555f097d6910/d;
L_0x555f097d6ac0/d .functor AND 1, L_0x555f097d5c80, L_0x555f097d6540, C4<1>, C4<1>;
L_0x555f097d6ac0 .delay 1 (20000,20000,20000) L_0x555f097d6ac0/d;
L_0x555f097d6c20/d .functor AND 1, L_0x555f097d5e50, L_0x555f097d6250, C4<1>, C4<1>;
L_0x555f097d6c20 .delay 1 (20000,20000,20000) L_0x555f097d6c20/d;
L_0x555f097d6d80/d .functor OR 1, L_0x555f097d67b0, L_0x555f097d6910, L_0x555f097d6ac0, L_0x555f097d6c20;
L_0x555f097d6d80 .delay 1 (40000,40000,40000) L_0x555f097d6d80/d;
v0x555f09732280_0 .net "A0andA1", 0 0, L_0x555f097d6250;  1 drivers
v0x555f09732340_0 .net "A0andnotA1", 0 0, L_0x555f097d6430;  1 drivers
v0x555f09732400_0 .net "addr0", 0 0, v0x555f09731ca0_0;  alias, 1 drivers
v0x555f097324d0_0 .net "addr1", 0 0, v0x555f09731d60_0;  alias, 1 drivers
v0x555f097325a0_0 .net "in0", 0 0, L_0x555f097d52b0;  alias, 1 drivers
v0x555f09732690_0 .net "in0and", 0 0, L_0x555f097d67b0;  1 drivers
v0x555f09732730_0 .net "in1", 0 0, L_0x555f097d5ad0;  alias, 1 drivers
v0x555f097327d0_0 .net "in1and", 0 0, L_0x555f097d6910;  1 drivers
v0x555f09732890_0 .net "in2", 0 0, L_0x555f097d5c80;  alias, 1 drivers
v0x555f09732950_0 .net "in2and", 0 0, L_0x555f097d6ac0;  1 drivers
v0x555f09732a10_0 .net "in3", 0 0, L_0x555f097d5e50;  alias, 1 drivers
v0x555f09732ad0_0 .net "in3and", 0 0, L_0x555f097d6c20;  1 drivers
v0x555f09732b90_0 .net "notA0", 0 0, L_0x555f097d6080;  1 drivers
v0x555f09732c50_0 .net "notA0andA1", 0 0, L_0x555f097d6540;  1 drivers
v0x555f09732d10_0 .net "notA0andnotA1", 0 0, L_0x555f097d66a0;  1 drivers
v0x555f09732dd0_0 .net "notA1", 0 0, L_0x555f097d6140;  1 drivers
v0x555f09732e90_0 .net "out", 0 0, L_0x555f097d6d80;  alias, 1 drivers
S_0x555f097345b0 .scope generate, "genblock[27]" "genblock[27]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f097347a0 .param/l "i" 0 3 30, +C4<011011>;
v0x555f0973a420_0 .net "carryout2", 0 0, L_0x555f097d80e0;  1 drivers
S_0x555f09734880 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f097345b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097d72c0/d .functor NOT 1, L_0x555f097d73d0, C4<0>, C4<0>, C4<0>;
L_0x555f097d72c0 .delay 1 (10000,10000,10000) L_0x555f097d72c0/d;
L_0x555f097d74c0/d .functor NOT 1, L_0x555f097d75d0, C4<0>, C4<0>, C4<0>;
L_0x555f097d74c0 .delay 1 (10000,10000,10000) L_0x555f097d74c0/d;
L_0x555f097d76c0/d .functor AND 1, L_0x555f097d7870, L_0x555f097d72c0, L_0x555f097d74c0, C4<1>;
L_0x555f097d76c0 .delay 1 (30000,30000,30000) L_0x555f097d76c0/d;
L_0x555f097d7960/d .functor XOR 1, L_0x555f097d76c0, L_0x555f097d99a0, C4<0>, C4<0>;
L_0x555f097d7960 .delay 1 (20000,20000,20000) L_0x555f097d7960/d;
L_0x555f097d7ac0/d .functor XOR 1, L_0x555f097d9900, L_0x555f097d7960, C4<0>, C4<0>;
L_0x555f097d7ac0 .delay 1 (20000,20000,20000) L_0x555f097d7ac0/d;
L_0x555f097d7c20/d .functor XOR 1, L_0x555f097d7ac0, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097d7c20 .delay 1 (20000,20000,20000) L_0x555f097d7c20/d;
L_0x555f097d7dd0/d .functor AND 1, L_0x555f097d9900, L_0x555f097d99a0, C4<1>, C4<1>;
L_0x555f097d7dd0 .delay 1 (20000,20000,20000) L_0x555f097d7dd0/d;
L_0x555f097d7f80/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097d7ac0, C4<1>, C4<1>;
L_0x555f097d7f80 .delay 1 (20000,20000,20000) L_0x555f097d7f80/d;
L_0x555f097d80e0/d .functor OR 1, L_0x555f097d7dd0, L_0x555f097d7f80, C4<0>, C4<0>;
L_0x555f097d80e0 .delay 1 (20000,20000,20000) L_0x555f097d80e0/d;
L_0x555f097d8290/d .functor OR 1, L_0x555f097d9900, L_0x555f097d99a0, C4<0>, C4<0>;
L_0x555f097d8290 .delay 1 (20000,20000,20000) L_0x555f097d8290/d;
L_0x555f097d8400/d .functor XOR 1, v0x555f09734fc0_0, L_0x555f097d8290, C4<0>, C4<0>;
L_0x555f097d8400 .delay 1 (20000,20000,20000) L_0x555f097d8400/d;
L_0x555f097d85b0/d .functor XOR 1, v0x555f09734fc0_0, L_0x555f097d7dd0, C4<0>, C4<0>;
L_0x555f097d85b0 .delay 1 (20000,20000,20000) L_0x555f097d85b0/d;
L_0x555f097d8780/d .functor XOR 1, L_0x555f097d9900, L_0x555f097d99a0, C4<0>, C4<0>;
L_0x555f097d8780 .delay 1 (20000,20000,20000) L_0x555f097d8780/d;
v0x555f09736310_0 .net "AB", 0 0, L_0x555f097d7dd0;  1 drivers
v0x555f097363f0_0 .net "AorB", 0 0, L_0x555f097d8290;  1 drivers
v0x555f097364b0_0 .net "AxorB", 0 0, L_0x555f097d8780;  1 drivers
v0x555f09736580_0 .net "AxorB2", 0 0, L_0x555f097d7ac0;  1 drivers
v0x555f09736620_0 .net "AxorBC", 0 0, L_0x555f097d7f80;  1 drivers
v0x555f097366c0_0 .net *"_s1", 0 0, L_0x555f097d73d0;  1 drivers
v0x555f097367a0_0 .net *"_s3", 0 0, L_0x555f097d75d0;  1 drivers
v0x555f09736880_0 .net *"_s5", 0 0, L_0x555f097d7870;  1 drivers
v0x555f09736960_0 .net "a", 0 0, L_0x555f097d9900;  1 drivers
v0x555f09736a20_0 .net "address0", 0 0, v0x555f09734e30_0;  1 drivers
v0x555f09736ac0_0 .net "address1", 0 0, v0x555f09734ef0_0;  1 drivers
v0x555f09736bb0_0 .net "b", 0 0, L_0x555f097d99a0;  1 drivers
v0x555f09736c70_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09736d10_0 .net "carryout", 0 0, L_0x555f097d80e0;  alias, 1 drivers
v0x555f09736dd0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09736e90_0 .net "invert", 0 0, v0x555f09734fc0_0;  1 drivers
v0x555f09736f30_0 .net "nandand", 0 0, L_0x555f097d85b0;  1 drivers
v0x555f097370e0_0 .net "newB", 0 0, L_0x555f097d7960;  1 drivers
v0x555f09737180_0 .net "noror", 0 0, L_0x555f097d8400;  1 drivers
v0x555f09737220_0 .net "notControl1", 0 0, L_0x555f097d72c0;  1 drivers
v0x555f097372c0_0 .net "notControl2", 0 0, L_0x555f097d74c0;  1 drivers
v0x555f09737360_0 .net "subtract", 0 0, L_0x555f097d76c0;  1 drivers
v0x555f09737420_0 .net "sum", 0 0, L_0x555f097d96b0;  1 drivers
v0x555f097374f0_0 .net "sumval", 0 0, L_0x555f097d7c20;  1 drivers
L_0x555f097d73d0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097d75d0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097d7870 .part v0x555f097417c0_0, 0, 1;
S_0x555f09734af0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09734880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09734d50_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09734e30_0 .var "address0", 0 0;
v0x555f09734ef0_0 .var "address1", 0 0;
v0x555f09734fc0_0 .var "invert", 0 0;
S_0x555f09735130 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09734880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097d89b0/d .functor NOT 1, v0x555f09734e30_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d89b0 .delay 1 (10000,10000,10000) L_0x555f097d89b0/d;
L_0x555f097d8a70/d .functor NOT 1, v0x555f09734ef0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097d8a70 .delay 1 (10000,10000,10000) L_0x555f097d8a70/d;
L_0x555f097d8b80/d .functor AND 1, v0x555f09734e30_0, v0x555f09734ef0_0, C4<1>, C4<1>;
L_0x555f097d8b80 .delay 1 (20000,20000,20000) L_0x555f097d8b80/d;
L_0x555f097d8d60/d .functor AND 1, v0x555f09734e30_0, L_0x555f097d8a70, C4<1>, C4<1>;
L_0x555f097d8d60 .delay 1 (20000,20000,20000) L_0x555f097d8d60/d;
L_0x555f097d8e70/d .functor AND 1, L_0x555f097d89b0, v0x555f09734ef0_0, C4<1>, C4<1>;
L_0x555f097d8e70 .delay 1 (20000,20000,20000) L_0x555f097d8e70/d;
L_0x555f097d8fd0/d .functor AND 1, L_0x555f097d89b0, L_0x555f097d8a70, C4<1>, C4<1>;
L_0x555f097d8fd0 .delay 1 (20000,20000,20000) L_0x555f097d8fd0/d;
L_0x555f097d90e0/d .functor AND 1, L_0x555f097d7c20, L_0x555f097d8fd0, C4<1>, C4<1>;
L_0x555f097d90e0 .delay 1 (20000,20000,20000) L_0x555f097d90e0/d;
L_0x555f097d9240/d .functor AND 1, L_0x555f097d8400, L_0x555f097d8d60, C4<1>, C4<1>;
L_0x555f097d9240 .delay 1 (20000,20000,20000) L_0x555f097d9240/d;
L_0x555f097d93f0/d .functor AND 1, L_0x555f097d85b0, L_0x555f097d8e70, C4<1>, C4<1>;
L_0x555f097d93f0 .delay 1 (20000,20000,20000) L_0x555f097d93f0/d;
L_0x555f097d9550/d .functor AND 1, L_0x555f097d8780, L_0x555f097d8b80, C4<1>, C4<1>;
L_0x555f097d9550 .delay 1 (20000,20000,20000) L_0x555f097d9550/d;
L_0x555f097d96b0/d .functor OR 1, L_0x555f097d90e0, L_0x555f097d9240, L_0x555f097d93f0, L_0x555f097d9550;
L_0x555f097d96b0 .delay 1 (40000,40000,40000) L_0x555f097d96b0/d;
v0x555f09735410_0 .net "A0andA1", 0 0, L_0x555f097d8b80;  1 drivers
v0x555f097354d0_0 .net "A0andnotA1", 0 0, L_0x555f097d8d60;  1 drivers
v0x555f09735590_0 .net "addr0", 0 0, v0x555f09734e30_0;  alias, 1 drivers
v0x555f09735660_0 .net "addr1", 0 0, v0x555f09734ef0_0;  alias, 1 drivers
v0x555f09735730_0 .net "in0", 0 0, L_0x555f097d7c20;  alias, 1 drivers
v0x555f09735820_0 .net "in0and", 0 0, L_0x555f097d90e0;  1 drivers
v0x555f097358c0_0 .net "in1", 0 0, L_0x555f097d8400;  alias, 1 drivers
v0x555f09735960_0 .net "in1and", 0 0, L_0x555f097d9240;  1 drivers
v0x555f09735a20_0 .net "in2", 0 0, L_0x555f097d85b0;  alias, 1 drivers
v0x555f09735ae0_0 .net "in2and", 0 0, L_0x555f097d93f0;  1 drivers
v0x555f09735ba0_0 .net "in3", 0 0, L_0x555f097d8780;  alias, 1 drivers
v0x555f09735c60_0 .net "in3and", 0 0, L_0x555f097d9550;  1 drivers
v0x555f09735d20_0 .net "notA0", 0 0, L_0x555f097d89b0;  1 drivers
v0x555f09735de0_0 .net "notA0andA1", 0 0, L_0x555f097d8e70;  1 drivers
v0x555f09735ea0_0 .net "notA0andnotA1", 0 0, L_0x555f097d8fd0;  1 drivers
v0x555f09735f60_0 .net "notA1", 0 0, L_0x555f097d8a70;  1 drivers
v0x555f09736020_0 .net "out", 0 0, L_0x555f097d96b0;  alias, 1 drivers
S_0x555f09737640 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f097345b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097d9c00/d .functor NOT 1, L_0x555f097d9d10, C4<0>, C4<0>, C4<0>;
L_0x555f097d9c00 .delay 1 (10000,10000,10000) L_0x555f097d9c00/d;
L_0x555f097d9e00/d .functor NOT 1, L_0x555f097d9f10, C4<0>, C4<0>, C4<0>;
L_0x555f097d9e00 .delay 1 (10000,10000,10000) L_0x555f097d9e00/d;
L_0x555f097da000/d .functor AND 1, L_0x555f097da1b0, L_0x555f097d9c00, L_0x555f097d9e00, C4<1>;
L_0x555f097da000 .delay 1 (30000,30000,30000) L_0x555f097da000/d;
L_0x555f097da2a0/d .functor XOR 1, L_0x555f097da000, L_0x555f097dc320, C4<0>, C4<0>;
L_0x555f097da2a0 .delay 1 (20000,20000,20000) L_0x555f097da2a0/d;
L_0x555f097da400/d .functor XOR 1, L_0x555f097dc280, L_0x555f097da2a0, C4<0>, C4<0>;
L_0x555f097da400 .delay 1 (20000,20000,20000) L_0x555f097da400/d;
L_0x555f097da560/d .functor XOR 1, L_0x555f097da400, L_0x555f097d80e0, C4<0>, C4<0>;
L_0x555f097da560 .delay 1 (20000,20000,20000) L_0x555f097da560/d;
L_0x555f097da750/d .functor AND 1, L_0x555f097dc280, L_0x555f097dc320, C4<1>, C4<1>;
L_0x555f097da750 .delay 1 (20000,20000,20000) L_0x555f097da750/d;
L_0x555f097da900/d .functor AND 1, L_0x555f097d80e0, L_0x555f097da400, C4<1>, C4<1>;
L_0x555f097da900 .delay 1 (20000,20000,20000) L_0x555f097da900/d;
L_0x555f097daa60/d .functor OR 1, L_0x555f097da750, L_0x555f097da900, C4<0>, C4<0>;
L_0x555f097daa60 .delay 1 (20000,20000,20000) L_0x555f097daa60/d;
L_0x555f097dac10/d .functor OR 1, L_0x555f097dc280, L_0x555f097dc320, C4<0>, C4<0>;
L_0x555f097dac10 .delay 1 (20000,20000,20000) L_0x555f097dac10/d;
L_0x555f097dad80/d .functor XOR 1, v0x555f09737db0_0, L_0x555f097dac10, C4<0>, C4<0>;
L_0x555f097dad80 .delay 1 (20000,20000,20000) L_0x555f097dad80/d;
L_0x555f097daf30/d .functor XOR 1, v0x555f09737db0_0, L_0x555f097da750, C4<0>, C4<0>;
L_0x555f097daf30 .delay 1 (20000,20000,20000) L_0x555f097daf30/d;
L_0x555f097db100/d .functor XOR 1, L_0x555f097dc280, L_0x555f097dc320, C4<0>, C4<0>;
L_0x555f097db100 .delay 1 (20000,20000,20000) L_0x555f097db100/d;
v0x555f09739100_0 .net "AB", 0 0, L_0x555f097da750;  1 drivers
v0x555f097391e0_0 .net "AorB", 0 0, L_0x555f097dac10;  1 drivers
v0x555f097392a0_0 .net "AxorB", 0 0, L_0x555f097db100;  1 drivers
v0x555f09739370_0 .net "AxorB2", 0 0, L_0x555f097da400;  1 drivers
v0x555f09739410_0 .net "AxorBC", 0 0, L_0x555f097da900;  1 drivers
v0x555f097394b0_0 .net *"_s1", 0 0, L_0x555f097d9d10;  1 drivers
v0x555f09739590_0 .net *"_s3", 0 0, L_0x555f097d9f10;  1 drivers
v0x555f09739670_0 .net *"_s5", 0 0, L_0x555f097da1b0;  1 drivers
v0x555f09739750_0 .net "a", 0 0, L_0x555f097dc280;  1 drivers
v0x555f09739810_0 .net "address0", 0 0, v0x555f09737c20_0;  1 drivers
v0x555f097398b0_0 .net "address1", 0 0, v0x555f09737ce0_0;  1 drivers
v0x555f097399a0_0 .net "b", 0 0, L_0x555f097dc320;  1 drivers
v0x555f09739a60_0 .net "carryin", 0 0, L_0x555f097d80e0;  alias, 1 drivers
v0x555f09739b00_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f09739ba0_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09739c40_0 .net "invert", 0 0, v0x555f09737db0_0;  1 drivers
v0x555f09739ce0_0 .net "nandand", 0 0, L_0x555f097daf30;  1 drivers
v0x555f09739e90_0 .net "newB", 0 0, L_0x555f097da2a0;  1 drivers
v0x555f09739f30_0 .net "noror", 0 0, L_0x555f097dad80;  1 drivers
v0x555f0973a000_0 .net "notControl1", 0 0, L_0x555f097d9c00;  1 drivers
v0x555f0973a0a0_0 .net "notControl2", 0 0, L_0x555f097d9e00;  1 drivers
v0x555f0973a140_0 .net "subtract", 0 0, L_0x555f097da000;  1 drivers
v0x555f0973a200_0 .net "sum", 0 0, L_0x555f097dc030;  1 drivers
v0x555f0973a2d0_0 .net "sumval", 0 0, L_0x555f097da560;  1 drivers
L_0x555f097d9d10 .part v0x555f097417c0_0, 1, 1;
L_0x555f097d9f10 .part v0x555f097417c0_0, 2, 1;
L_0x555f097da1b0 .part v0x555f097417c0_0, 0, 1;
S_0x555f097378d0 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f09737640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f09737b40_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f09737c20_0 .var "address0", 0 0;
v0x555f09737ce0_0 .var "address1", 0 0;
v0x555f09737db0_0 .var "invert", 0 0;
S_0x555f09737f20 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f09737640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097db330/d .functor NOT 1, v0x555f09737c20_0, C4<0>, C4<0>, C4<0>;
L_0x555f097db330 .delay 1 (10000,10000,10000) L_0x555f097db330/d;
L_0x555f097db3f0/d .functor NOT 1, v0x555f09737ce0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097db3f0 .delay 1 (10000,10000,10000) L_0x555f097db3f0/d;
L_0x555f097db500/d .functor AND 1, v0x555f09737c20_0, v0x555f09737ce0_0, C4<1>, C4<1>;
L_0x555f097db500 .delay 1 (20000,20000,20000) L_0x555f097db500/d;
L_0x555f097db6e0/d .functor AND 1, v0x555f09737c20_0, L_0x555f097db3f0, C4<1>, C4<1>;
L_0x555f097db6e0 .delay 1 (20000,20000,20000) L_0x555f097db6e0/d;
L_0x555f097db7f0/d .functor AND 1, L_0x555f097db330, v0x555f09737ce0_0, C4<1>, C4<1>;
L_0x555f097db7f0 .delay 1 (20000,20000,20000) L_0x555f097db7f0/d;
L_0x555f097db950/d .functor AND 1, L_0x555f097db330, L_0x555f097db3f0, C4<1>, C4<1>;
L_0x555f097db950 .delay 1 (20000,20000,20000) L_0x555f097db950/d;
L_0x555f097dba60/d .functor AND 1, L_0x555f097da560, L_0x555f097db950, C4<1>, C4<1>;
L_0x555f097dba60 .delay 1 (20000,20000,20000) L_0x555f097dba60/d;
L_0x555f097dbbc0/d .functor AND 1, L_0x555f097dad80, L_0x555f097db6e0, C4<1>, C4<1>;
L_0x555f097dbbc0 .delay 1 (20000,20000,20000) L_0x555f097dbbc0/d;
L_0x555f097dbd70/d .functor AND 1, L_0x555f097daf30, L_0x555f097db7f0, C4<1>, C4<1>;
L_0x555f097dbd70 .delay 1 (20000,20000,20000) L_0x555f097dbd70/d;
L_0x555f097dbed0/d .functor AND 1, L_0x555f097db100, L_0x555f097db500, C4<1>, C4<1>;
L_0x555f097dbed0 .delay 1 (20000,20000,20000) L_0x555f097dbed0/d;
L_0x555f097dc030/d .functor OR 1, L_0x555f097dba60, L_0x555f097dbbc0, L_0x555f097dbd70, L_0x555f097dbed0;
L_0x555f097dc030 .delay 1 (40000,40000,40000) L_0x555f097dc030/d;
v0x555f09738200_0 .net "A0andA1", 0 0, L_0x555f097db500;  1 drivers
v0x555f097382c0_0 .net "A0andnotA1", 0 0, L_0x555f097db6e0;  1 drivers
v0x555f09738380_0 .net "addr0", 0 0, v0x555f09737c20_0;  alias, 1 drivers
v0x555f09738450_0 .net "addr1", 0 0, v0x555f09737ce0_0;  alias, 1 drivers
v0x555f09738520_0 .net "in0", 0 0, L_0x555f097da560;  alias, 1 drivers
v0x555f09738610_0 .net "in0and", 0 0, L_0x555f097dba60;  1 drivers
v0x555f097386b0_0 .net "in1", 0 0, L_0x555f097dad80;  alias, 1 drivers
v0x555f09738750_0 .net "in1and", 0 0, L_0x555f097dbbc0;  1 drivers
v0x555f09738810_0 .net "in2", 0 0, L_0x555f097daf30;  alias, 1 drivers
v0x555f097388d0_0 .net "in2and", 0 0, L_0x555f097dbd70;  1 drivers
v0x555f09738990_0 .net "in3", 0 0, L_0x555f097db100;  alias, 1 drivers
v0x555f09738a50_0 .net "in3and", 0 0, L_0x555f097dbed0;  1 drivers
v0x555f09738b10_0 .net "notA0", 0 0, L_0x555f097db330;  1 drivers
v0x555f09738bd0_0 .net "notA0andA1", 0 0, L_0x555f097db7f0;  1 drivers
v0x555f09738c90_0 .net "notA0andnotA1", 0 0, L_0x555f097db950;  1 drivers
v0x555f09738d50_0 .net "notA1", 0 0, L_0x555f097db3f0;  1 drivers
v0x555f09738e10_0 .net "out", 0 0, L_0x555f097dc030;  alias, 1 drivers
S_0x555f0973a530 .scope generate, "genblock[29]" "genblock[29]" 3 30, 3 30 0, S_0x555f096e3350;
 .timescale -9 -12;
P_0x555f0973a720 .param/l "i" 0 3 30, +C4<011101>;
v0x555f097403a0_0 .net "carryout2", 0 0, L_0x555f097dd3b0;  1 drivers
S_0x555f0973a800 .scope module, "bitslice1" "structuralBitSlice" 3 33, 4 65 0, S_0x555f0973a530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097dc590/d .functor NOT 1, L_0x555f097dc6a0, C4<0>, C4<0>, C4<0>;
L_0x555f097dc590 .delay 1 (10000,10000,10000) L_0x555f097dc590/d;
L_0x555f097dc790/d .functor NOT 1, L_0x555f097dc8a0, C4<0>, C4<0>, C4<0>;
L_0x555f097dc790 .delay 1 (10000,10000,10000) L_0x555f097dc790/d;
L_0x555f097dc990/d .functor AND 1, L_0x555f097dcb40, L_0x555f097dc590, L_0x555f097dc790, C4<1>;
L_0x555f097dc990 .delay 1 (30000,30000,30000) L_0x555f097dc990/d;
L_0x555f097dcc30/d .functor XOR 1, L_0x555f097dc990, L_0x555f097dec70, C4<0>, C4<0>;
L_0x555f097dcc30 .delay 1 (20000,20000,20000) L_0x555f097dcc30/d;
L_0x555f097dcd90/d .functor XOR 1, L_0x555f097debd0, L_0x555f097dcc30, C4<0>, C4<0>;
L_0x555f097dcd90 .delay 1 (20000,20000,20000) L_0x555f097dcd90/d;
L_0x555f097dcef0/d .functor XOR 1, L_0x555f097dcd90, RS_0x7f7ddce425b8, C4<0>, C4<0>;
L_0x555f097dcef0 .delay 1 (20000,20000,20000) L_0x555f097dcef0/d;
L_0x555f097dd0a0/d .functor AND 1, L_0x555f097debd0, L_0x555f097dec70, C4<1>, C4<1>;
L_0x555f097dd0a0 .delay 1 (20000,20000,20000) L_0x555f097dd0a0/d;
L_0x555f097dd250/d .functor AND 1, RS_0x7f7ddce425b8, L_0x555f097dcd90, C4<1>, C4<1>;
L_0x555f097dd250 .delay 1 (20000,20000,20000) L_0x555f097dd250/d;
L_0x555f097dd3b0/d .functor OR 1, L_0x555f097dd0a0, L_0x555f097dd250, C4<0>, C4<0>;
L_0x555f097dd3b0 .delay 1 (20000,20000,20000) L_0x555f097dd3b0/d;
L_0x555f097dd560/d .functor OR 1, L_0x555f097debd0, L_0x555f097dec70, C4<0>, C4<0>;
L_0x555f097dd560 .delay 1 (20000,20000,20000) L_0x555f097dd560/d;
L_0x555f097dd6d0/d .functor XOR 1, v0x555f0973af40_0, L_0x555f097dd560, C4<0>, C4<0>;
L_0x555f097dd6d0 .delay 1 (20000,20000,20000) L_0x555f097dd6d0/d;
L_0x555f097dd880/d .functor XOR 1, v0x555f0973af40_0, L_0x555f097dd0a0, C4<0>, C4<0>;
L_0x555f097dd880 .delay 1 (20000,20000,20000) L_0x555f097dd880/d;
L_0x555f097dda50/d .functor XOR 1, L_0x555f097debd0, L_0x555f097dec70, C4<0>, C4<0>;
L_0x555f097dda50 .delay 1 (20000,20000,20000) L_0x555f097dda50/d;
v0x555f0973c290_0 .net "AB", 0 0, L_0x555f097dd0a0;  1 drivers
v0x555f0973c370_0 .net "AorB", 0 0, L_0x555f097dd560;  1 drivers
v0x555f0973c430_0 .net "AxorB", 0 0, L_0x555f097dda50;  1 drivers
v0x555f0973c500_0 .net "AxorB2", 0 0, L_0x555f097dcd90;  1 drivers
v0x555f0973c5a0_0 .net "AxorBC", 0 0, L_0x555f097dd250;  1 drivers
v0x555f0973c640_0 .net *"_s1", 0 0, L_0x555f097dc6a0;  1 drivers
v0x555f0973c720_0 .net *"_s3", 0 0, L_0x555f097dc8a0;  1 drivers
v0x555f0973c800_0 .net *"_s5", 0 0, L_0x555f097dcb40;  1 drivers
v0x555f0973c8e0_0 .net "a", 0 0, L_0x555f097debd0;  1 drivers
v0x555f0973c9a0_0 .net "address0", 0 0, v0x555f0973adb0_0;  1 drivers
v0x555f0973ca40_0 .net "address1", 0 0, v0x555f0973ae70_0;  1 drivers
v0x555f0973cb30_0 .net "b", 0 0, L_0x555f097dec70;  1 drivers
v0x555f0973cbf0_0 .net8 "carryin", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0973cc90_0 .net "carryout", 0 0, L_0x555f097dd3b0;  alias, 1 drivers
v0x555f0973cd50_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0973ce10_0 .net "invert", 0 0, v0x555f0973af40_0;  1 drivers
v0x555f0973ceb0_0 .net "nandand", 0 0, L_0x555f097dd880;  1 drivers
v0x555f0973d060_0 .net "newB", 0 0, L_0x555f097dcc30;  1 drivers
v0x555f0973d100_0 .net "noror", 0 0, L_0x555f097dd6d0;  1 drivers
v0x555f0973d1a0_0 .net "notControl1", 0 0, L_0x555f097dc590;  1 drivers
v0x555f0973d240_0 .net "notControl2", 0 0, L_0x555f097dc790;  1 drivers
v0x555f0973d2e0_0 .net "subtract", 0 0, L_0x555f097dc990;  1 drivers
v0x555f0973d3a0_0 .net "sum", 0 0, L_0x555f097de980;  1 drivers
v0x555f0973d470_0 .net "sumval", 0 0, L_0x555f097dcef0;  1 drivers
L_0x555f097dc6a0 .part v0x555f097417c0_0, 1, 1;
L_0x555f097dc8a0 .part v0x555f097417c0_0, 2, 1;
L_0x555f097dcb40 .part v0x555f097417c0_0, 0, 1;
S_0x555f0973aa70 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0973a800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0973acd0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0973adb0_0 .var "address0", 0 0;
v0x555f0973ae70_0 .var "address1", 0 0;
v0x555f0973af40_0 .var "invert", 0 0;
S_0x555f0973b0b0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0973a800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097ddc80/d .functor NOT 1, v0x555f0973adb0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ddc80 .delay 1 (10000,10000,10000) L_0x555f097ddc80/d;
L_0x555f097ddd40/d .functor NOT 1, v0x555f0973ae70_0, C4<0>, C4<0>, C4<0>;
L_0x555f097ddd40 .delay 1 (10000,10000,10000) L_0x555f097ddd40/d;
L_0x555f097dde50/d .functor AND 1, v0x555f0973adb0_0, v0x555f0973ae70_0, C4<1>, C4<1>;
L_0x555f097dde50 .delay 1 (20000,20000,20000) L_0x555f097dde50/d;
L_0x555f097de030/d .functor AND 1, v0x555f0973adb0_0, L_0x555f097ddd40, C4<1>, C4<1>;
L_0x555f097de030 .delay 1 (20000,20000,20000) L_0x555f097de030/d;
L_0x555f097de140/d .functor AND 1, L_0x555f097ddc80, v0x555f0973ae70_0, C4<1>, C4<1>;
L_0x555f097de140 .delay 1 (20000,20000,20000) L_0x555f097de140/d;
L_0x555f097de2a0/d .functor AND 1, L_0x555f097ddc80, L_0x555f097ddd40, C4<1>, C4<1>;
L_0x555f097de2a0 .delay 1 (20000,20000,20000) L_0x555f097de2a0/d;
L_0x555f097de3b0/d .functor AND 1, L_0x555f097dcef0, L_0x555f097de2a0, C4<1>, C4<1>;
L_0x555f097de3b0 .delay 1 (20000,20000,20000) L_0x555f097de3b0/d;
L_0x555f097de510/d .functor AND 1, L_0x555f097dd6d0, L_0x555f097de030, C4<1>, C4<1>;
L_0x555f097de510 .delay 1 (20000,20000,20000) L_0x555f097de510/d;
L_0x555f097de6c0/d .functor AND 1, L_0x555f097dd880, L_0x555f097de140, C4<1>, C4<1>;
L_0x555f097de6c0 .delay 1 (20000,20000,20000) L_0x555f097de6c0/d;
L_0x555f097de820/d .functor AND 1, L_0x555f097dda50, L_0x555f097dde50, C4<1>, C4<1>;
L_0x555f097de820 .delay 1 (20000,20000,20000) L_0x555f097de820/d;
L_0x555f097de980/d .functor OR 1, L_0x555f097de3b0, L_0x555f097de510, L_0x555f097de6c0, L_0x555f097de820;
L_0x555f097de980 .delay 1 (40000,40000,40000) L_0x555f097de980/d;
v0x555f0973b390_0 .net "A0andA1", 0 0, L_0x555f097dde50;  1 drivers
v0x555f0973b450_0 .net "A0andnotA1", 0 0, L_0x555f097de030;  1 drivers
v0x555f0973b510_0 .net "addr0", 0 0, v0x555f0973adb0_0;  alias, 1 drivers
v0x555f0973b5e0_0 .net "addr1", 0 0, v0x555f0973ae70_0;  alias, 1 drivers
v0x555f0973b6b0_0 .net "in0", 0 0, L_0x555f097dcef0;  alias, 1 drivers
v0x555f0973b7a0_0 .net "in0and", 0 0, L_0x555f097de3b0;  1 drivers
v0x555f0973b840_0 .net "in1", 0 0, L_0x555f097dd6d0;  alias, 1 drivers
v0x555f0973b8e0_0 .net "in1and", 0 0, L_0x555f097de510;  1 drivers
v0x555f0973b9a0_0 .net "in2", 0 0, L_0x555f097dd880;  alias, 1 drivers
v0x555f0973ba60_0 .net "in2and", 0 0, L_0x555f097de6c0;  1 drivers
v0x555f0973bb20_0 .net "in3", 0 0, L_0x555f097dda50;  alias, 1 drivers
v0x555f0973bbe0_0 .net "in3and", 0 0, L_0x555f097de820;  1 drivers
v0x555f0973bca0_0 .net "notA0", 0 0, L_0x555f097ddc80;  1 drivers
v0x555f0973bd60_0 .net "notA0andA1", 0 0, L_0x555f097de140;  1 drivers
v0x555f0973be20_0 .net "notA0andnotA1", 0 0, L_0x555f097de2a0;  1 drivers
v0x555f0973bee0_0 .net "notA1", 0 0, L_0x555f097ddd40;  1 drivers
v0x555f0973bfa0_0 .net "out", 0 0, L_0x555f097de980;  alias, 1 drivers
S_0x555f0973d5c0 .scope module, "bitslice2" "structuralBitSlice" 3 34, 4 65 0, S_0x555f0973a530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x555f097deef0/d .functor NOT 1, L_0x555f097df000, C4<0>, C4<0>, C4<0>;
L_0x555f097deef0 .delay 1 (10000,10000,10000) L_0x555f097deef0/d;
L_0x555f097df0f0/d .functor NOT 1, L_0x555f097df200, C4<0>, C4<0>, C4<0>;
L_0x555f097df0f0 .delay 1 (10000,10000,10000) L_0x555f097df0f0/d;
L_0x555f097df2f0/d .functor AND 1, L_0x555f097df4a0, L_0x555f097deef0, L_0x555f097df0f0, C4<1>;
L_0x555f097df2f0 .delay 1 (30000,30000,30000) L_0x555f097df2f0/d;
L_0x555f097df590/d .functor XOR 1, L_0x555f097df2f0, L_0x555f097e1610, C4<0>, C4<0>;
L_0x555f097df590 .delay 1 (20000,20000,20000) L_0x555f097df590/d;
L_0x555f097df6f0/d .functor XOR 1, L_0x555f097e1570, L_0x555f097df590, C4<0>, C4<0>;
L_0x555f097df6f0 .delay 1 (20000,20000,20000) L_0x555f097df6f0/d;
L_0x555f097df850/d .functor XOR 1, L_0x555f097df6f0, L_0x555f097dd3b0, C4<0>, C4<0>;
L_0x555f097df850 .delay 1 (20000,20000,20000) L_0x555f097df850/d;
L_0x555f097dfa40/d .functor AND 1, L_0x555f097e1570, L_0x555f097e1610, C4<1>, C4<1>;
L_0x555f097dfa40 .delay 1 (20000,20000,20000) L_0x555f097dfa40/d;
L_0x555f097dfbf0/d .functor AND 1, L_0x555f097dd3b0, L_0x555f097df6f0, C4<1>, C4<1>;
L_0x555f097dfbf0 .delay 1 (20000,20000,20000) L_0x555f097dfbf0/d;
L_0x555f097dfd50/d .functor OR 1, L_0x555f097dfa40, L_0x555f097dfbf0, C4<0>, C4<0>;
L_0x555f097dfd50 .delay 1 (20000,20000,20000) L_0x555f097dfd50/d;
L_0x555f097dff00/d .functor OR 1, L_0x555f097e1570, L_0x555f097e1610, C4<0>, C4<0>;
L_0x555f097dff00 .delay 1 (20000,20000,20000) L_0x555f097dff00/d;
L_0x555f097e0070/d .functor XOR 1, v0x555f0973dd30_0, L_0x555f097dff00, C4<0>, C4<0>;
L_0x555f097e0070 .delay 1 (20000,20000,20000) L_0x555f097e0070/d;
L_0x555f097e0220/d .functor XOR 1, v0x555f0973dd30_0, L_0x555f097dfa40, C4<0>, C4<0>;
L_0x555f097e0220 .delay 1 (20000,20000,20000) L_0x555f097e0220/d;
L_0x555f097e03f0/d .functor XOR 1, L_0x555f097e1570, L_0x555f097e1610, C4<0>, C4<0>;
L_0x555f097e03f0 .delay 1 (20000,20000,20000) L_0x555f097e03f0/d;
v0x555f0973f080_0 .net "AB", 0 0, L_0x555f097dfa40;  1 drivers
v0x555f0973f160_0 .net "AorB", 0 0, L_0x555f097dff00;  1 drivers
v0x555f0973f220_0 .net "AxorB", 0 0, L_0x555f097e03f0;  1 drivers
v0x555f0973f2f0_0 .net "AxorB2", 0 0, L_0x555f097df6f0;  1 drivers
v0x555f0973f390_0 .net "AxorBC", 0 0, L_0x555f097dfbf0;  1 drivers
v0x555f0973f430_0 .net *"_s1", 0 0, L_0x555f097df000;  1 drivers
v0x555f0973f510_0 .net *"_s3", 0 0, L_0x555f097df200;  1 drivers
v0x555f0973f5f0_0 .net *"_s5", 0 0, L_0x555f097df4a0;  1 drivers
v0x555f0973f6d0_0 .net "a", 0 0, L_0x555f097e1570;  1 drivers
v0x555f0973f790_0 .net "address0", 0 0, v0x555f0973dba0_0;  1 drivers
v0x555f0973f830_0 .net "address1", 0 0, v0x555f0973dc60_0;  1 drivers
v0x555f0973f920_0 .net "b", 0 0, L_0x555f097e1610;  1 drivers
v0x555f0973f9e0_0 .net "carryin", 0 0, L_0x555f097dd3b0;  alias, 1 drivers
v0x555f0973fa80_0 .net8 "carryout", 0 0, RS_0x7f7ddce425b8;  alias, 16 drivers
v0x555f0973fb20_0 .net "control", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0973fbc0_0 .net "invert", 0 0, v0x555f0973dd30_0;  1 drivers
v0x555f0973fc60_0 .net "nandand", 0 0, L_0x555f097e0220;  1 drivers
v0x555f0973fe10_0 .net "newB", 0 0, L_0x555f097df590;  1 drivers
v0x555f0973feb0_0 .net "noror", 0 0, L_0x555f097e0070;  1 drivers
v0x555f0973ff80_0 .net "notControl1", 0 0, L_0x555f097deef0;  1 drivers
v0x555f09740020_0 .net "notControl2", 0 0, L_0x555f097df0f0;  1 drivers
v0x555f097400c0_0 .net "subtract", 0 0, L_0x555f097df2f0;  1 drivers
v0x555f09740180_0 .net "sum", 0 0, L_0x555f097e1320;  1 drivers
v0x555f09740250_0 .net "sumval", 0 0, L_0x555f097df850;  1 drivers
L_0x555f097df000 .part v0x555f097417c0_0, 1, 1;
L_0x555f097df200 .part v0x555f097417c0_0, 2, 1;
L_0x555f097df4a0 .part v0x555f097417c0_0, 0, 1;
S_0x555f0973d850 .scope module, "mylut" "ALUcontrolLUT" 4 78, 4 18 0, S_0x555f0973d5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x555f0973dac0_0 .net "ALUcommand", 2 0, v0x555f097417c0_0;  alias, 1 drivers
v0x555f0973dba0_0 .var "address0", 0 0;
v0x555f0973dc60_0 .var "address1", 0 0;
v0x555f0973dd30_0 .var "invert", 0 0;
S_0x555f0973dea0 .scope module, "mymux" "structuralMultiplexer" 4 103, 4 41 0, S_0x555f0973d5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x555f097e0620/d .functor NOT 1, v0x555f0973dba0_0, C4<0>, C4<0>, C4<0>;
L_0x555f097e0620 .delay 1 (10000,10000,10000) L_0x555f097e0620/d;
L_0x555f097e06e0/d .functor NOT 1, v0x555f0973dc60_0, C4<0>, C4<0>, C4<0>;
L_0x555f097e06e0 .delay 1 (10000,10000,10000) L_0x555f097e06e0/d;
L_0x555f097e07f0/d .functor AND 1, v0x555f0973dba0_0, v0x555f0973dc60_0, C4<1>, C4<1>;
L_0x555f097e07f0 .delay 1 (20000,20000,20000) L_0x555f097e07f0/d;
L_0x555f097e09d0/d .functor AND 1, v0x555f0973dba0_0, L_0x555f097e06e0, C4<1>, C4<1>;
L_0x555f097e09d0 .delay 1 (20000,20000,20000) L_0x555f097e09d0/d;
L_0x555f097e0ae0/d .functor AND 1, L_0x555f097e0620, v0x555f0973dc60_0, C4<1>, C4<1>;
L_0x555f097e0ae0 .delay 1 (20000,20000,20000) L_0x555f097e0ae0/d;
L_0x555f097e0c40/d .functor AND 1, L_0x555f097e0620, L_0x555f097e06e0, C4<1>, C4<1>;
L_0x555f097e0c40 .delay 1 (20000,20000,20000) L_0x555f097e0c40/d;
L_0x555f097e0d50/d .functor AND 1, L_0x555f097df850, L_0x555f097e0c40, C4<1>, C4<1>;
L_0x555f097e0d50 .delay 1 (20000,20000,20000) L_0x555f097e0d50/d;
L_0x555f097e0eb0/d .functor AND 1, L_0x555f097e0070, L_0x555f097e09d0, C4<1>, C4<1>;
L_0x555f097e0eb0 .delay 1 (20000,20000,20000) L_0x555f097e0eb0/d;
L_0x555f097e1060/d .functor AND 1, L_0x555f097e0220, L_0x555f097e0ae0, C4<1>, C4<1>;
L_0x555f097e1060 .delay 1 (20000,20000,20000) L_0x555f097e1060/d;
L_0x555f097e11c0/d .functor AND 1, L_0x555f097e03f0, L_0x555f097e07f0, C4<1>, C4<1>;
L_0x555f097e11c0 .delay 1 (20000,20000,20000) L_0x555f097e11c0/d;
L_0x555f097e1320/d .functor OR 1, L_0x555f097e0d50, L_0x555f097e0eb0, L_0x555f097e1060, L_0x555f097e11c0;
L_0x555f097e1320 .delay 1 (40000,40000,40000) L_0x555f097e1320/d;
v0x555f0973e180_0 .net "A0andA1", 0 0, L_0x555f097e07f0;  1 drivers
v0x555f0973e240_0 .net "A0andnotA1", 0 0, L_0x555f097e09d0;  1 drivers
v0x555f0973e300_0 .net "addr0", 0 0, v0x555f0973dba0_0;  alias, 1 drivers
v0x555f0973e3d0_0 .net "addr1", 0 0, v0x555f0973dc60_0;  alias, 1 drivers
v0x555f0973e4a0_0 .net "in0", 0 0, L_0x555f097df850;  alias, 1 drivers
v0x555f0973e590_0 .net "in0and", 0 0, L_0x555f097e0d50;  1 drivers
v0x555f0973e630_0 .net "in1", 0 0, L_0x555f097e0070;  alias, 1 drivers
v0x555f0973e6d0_0 .net "in1and", 0 0, L_0x555f097e0eb0;  1 drivers
v0x555f0973e790_0 .net "in2", 0 0, L_0x555f097e0220;  alias, 1 drivers
v0x555f0973e850_0 .net "in2and", 0 0, L_0x555f097e1060;  1 drivers
v0x555f0973e910_0 .net "in3", 0 0, L_0x555f097e03f0;  alias, 1 drivers
v0x555f0973e9d0_0 .net "in3and", 0 0, L_0x555f097e11c0;  1 drivers
v0x555f0973ea90_0 .net "notA0", 0 0, L_0x555f097e0620;  1 drivers
v0x555f0973eb50_0 .net "notA0andA1", 0 0, L_0x555f097e0ae0;  1 drivers
v0x555f0973ec10_0 .net "notA0andnotA1", 0 0, L_0x555f097e0c40;  1 drivers
v0x555f0973ecd0_0 .net "notA1", 0 0, L_0x555f097e06e0;  1 drivers
v0x555f0973ed90_0 .net "out", 0 0, L_0x555f097e1320;  alias, 1 drivers
S_0x555f09741260 .scope module, "tester" "lab1testbench" 2 43, 2 75 0, S_0x555f0936f420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "alupassed"
    .port_info 3 /INPUT 32 "result"
    .port_info 4 /INPUT 1 "carryout"
    .port_info 5 /INPUT 1 "zero"
    .port_info 6 /INPUT 1 "overflow"
    .port_info 7 /OUTPUT 32 "operandA"
    .port_info 8 /OUTPUT 32 "operandB"
    .port_info 9 /OUTPUT 3 "command"
v0x555f09741520_0 .var "alupassed", 0 0;
v0x555f09741600_0 .net "begintest", 0 0, v0x555f09741fc0_0;  1 drivers
v0x555f097416c0_0 .net "carryout", 0 0, L_0x555f097e5080;  alias, 1 drivers
v0x555f097417c0_0 .var "command", 2 0;
v0x555f09741860_0 .var "endtest", 0 0;
v0x555f09741950_0 .var "operandA", 31 0;
v0x555f09741a10_0 .var "operandB", 31 0;
v0x555f09741ae0_0 .net "overflow", 0 0, L_0x555f097e4f70;  alias, 1 drivers
v0x555f09741bb0_0 .net "result", 31 0, L_0x555f097e54a0;  alias, 1 drivers
o0x7f7ddce53ce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555f09741d10_0 .net "zero", 0 0, o0x7f7ddce53ce8;  0 drivers
E_0x555f096e3520 .event edge, v0x555f09741600_0;
    .scope S_0x555f0930f860;
T_0 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f0930fa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0930fb70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0930b200_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555f0968b9f0;
T_1 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f0968bbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968bd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968be60_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555f0968eb60;
T_2 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f0968ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0968ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0968eff0_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555f09691900;
T_3 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f09691b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09691cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09691e80_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555f09694af0;
T_4 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f09694ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09694dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09694f50_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555f09697860;
T_5 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f09697a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09697b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09697cd0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555f0969a9e0;
T_6 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f0969abd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ad70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969ae10_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555f0969d720;
T_7 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f0969d990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0969da70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969db30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0969dc00_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555f096a08c0;
T_8 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096a0b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a0c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a0d90_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x555f096a36a0;
T_9 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096a3910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a39f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a3b80_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555f096a6840;
T_10 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096a6aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a6b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a6d10_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x555f096a9620;
T_11 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096a9890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096a9970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096a9b00_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555f096ac7c0;
T_12 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096aca20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096acb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096acc90_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555f096af5a0;
T_13 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096af810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096af8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096af9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096afa80_0, 0, 1;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555f096b26f0;
T_14 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096b2950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b2a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b2bc0_0, 0, 1;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555f096b54d0;
T_15 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096b5740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b5c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b5dc0_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555f096b8970;
T_16 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096b8bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096b8cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096b8e40_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555f096bb750;
T_17 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096bb9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bbc30_0, 0, 1;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555f096be8f0;
T_18 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096beb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096bec30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096becf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096bedc0_0, 0, 1;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555f096c16d0;
T_19 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096c1940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c1a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c1bb0_0, 0, 1;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555f096c4870;
T_20 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096c4ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c4d40_0, 0, 1;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555f096c7650;
T_21 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096c78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096c79a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096c7b30_0, 0, 1;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555f096ca7f0;
T_22 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096caa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cacc0_0, 0, 1;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x555f096cd5d0;
T_23 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096cd840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096cd920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cd9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096cdab0_0, 0, 1;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555f096d0770;
T_24 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096d09d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d0ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d0c40_0, 0, 1;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x555f096d3550;
T_25 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096d37c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d3a30_0, 0, 1;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x555f096d66f0;
T_26 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096d6950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %jmp T_26.8;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d6a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d6bc0_0, 0, 1;
    %jmp T_26.8;
T_26.8 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555f096d94d0;
T_27 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096d9740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %jmp T_27.8;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096d9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d98e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096d99b0_0, 0, 1;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x555f096dc670;
T_28 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096dc8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %jmp T_28.8;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096dc9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096dcb40_0, 0, 1;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x555f096df450;
T_29 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f096df6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096df7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096df930_0, 0, 1;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555f0966c230;
T_30 ;
    %wait E_0x555f093187f0;
    %load/vec4 v0x555f094c91f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %jmp T_30.8;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f094c1990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b9fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f094b2780_0, 0, 1;
    %jmp T_30.8;
T_30.8 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x555f094031a0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f096e2ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f096e30f0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f096e2f50_0, 0, 3;
    %delay 1000000, 0;
    %vpi_call 2 21 "$display", "%b | result| ", v0x555f096e3260_0 {0 0 0};
    %vpi_call 2 22 "$display", "TTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTt", " " {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x555f096e6b00;
T_32 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096e6d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e7020_0, 0, 1;
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x555f096e9940;
T_33 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096e9bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e9c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e9e20_0, 0, 1;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x555f096ecb20;
T_34 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096ecdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %jmp T_34.8;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ece90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ecf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ed020_0, 0, 1;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x555f096ef930;
T_35 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096efba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %jmp T_35.8;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096efd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096efe50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096eff20_0, 0, 1;
    %jmp T_35.8;
T_35.8 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x555f096f2b90;
T_36 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096f2df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %jmp T_36.8;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f2f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f3060_0, 0, 1;
    %jmp T_36.8;
T_36.8 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555f096f5970;
T_37 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096f5be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %jmp T_37.8;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f5cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f5e50_0, 0, 1;
    %jmp T_37.8;
T_37.8 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x555f096f8b60;
T_38 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096f8dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %jmp T_38.8;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096f8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f8f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096f9000_0, 0, 1;
    %jmp T_38.8;
T_38.8 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x555f096fb910;
T_39 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096fbb80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %jmp T_39.8;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096fbe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fbf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096fc000_0, 0, 1;
    %jmp T_39.8;
T_39.8 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x555f096fecc0;
T_40 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096fef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096ff000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096ff190_0, 0, 1;
    %jmp T_40.8;
T_40.8 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x555f09701aa0;
T_41 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09701d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %jmp T_41.8;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09701df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09701f80_0, 0, 1;
    %jmp T_41.8;
T_41.8 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x555f09704c40;
T_42 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09704ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %jmp T_42.8;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09704f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09705110_0, 0, 1;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x555f09707a20;
T_43 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09707c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %jmp T_43.8;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09707d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09707f00_0, 0, 1;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x555f0970abc0;
T_44 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0970ae20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %jmp T_44.8;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970b090_0, 0, 1;
    %jmp T_44.8;
T_44.8 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x555f0970d9a0;
T_45 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0970dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %jmp T_45.8;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0970dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0970de80_0, 0, 1;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x555f09710af0;
T_46 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09710d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %jmp T_46.8;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09710e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09710fc0_0, 0, 1;
    %jmp T_46.8;
T_46.8 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x555f097138d0;
T_47 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09713b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09714030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097140f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097141c0_0, 0, 1;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x555f09716d70;
T_48 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09716fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %jmp T_48.8;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097170b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09717240_0, 0, 1;
    %jmp T_48.8;
T_48.8 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x555f09719b50;
T_49 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09719dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %jmp T_49.8;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09719ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09719f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971a030_0, 0, 1;
    %jmp T_49.8;
T_49.8 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x555f0971ccf0;
T_50 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0971cf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %jmp T_50.8;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971d030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971d1c0_0, 0, 1;
    %jmp T_50.8;
T_50.8 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x555f0971fad0;
T_51 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0971fd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %jmp T_51.8;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0971fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971fee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0971ffb0_0, 0, 1;
    %jmp T_51.8;
T_51.8 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555f09722c70;
T_52 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09722ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %jmp T_52.8;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09722fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09723140_0, 0, 1;
    %jmp T_52.8;
T_52.8 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x555f09725a50;
T_53 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09725cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %jmp T_53.8;
T_53.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09725da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09725f30_0, 0, 1;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x555f09728bf0;
T_54 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09728e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %jmp T_54.8;
T_54.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09728f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09728ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f097290c0_0, 0, 1;
    %jmp T_54.8;
T_54.8 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x555f0972b9d0;
T_55 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0972bc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %jmp T_55.8;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972bd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972beb0_0, 0, 1;
    %jmp T_55.8;
T_55.8 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x555f0972eb70;
T_56 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0972edd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0972eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972ef70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0972f040_0, 0, 1;
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x555f09731950;
T_57 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09731bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %jmp T_57.8;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09731ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09731e30_0, 0, 1;
    %jmp T_57.8;
T_57.8 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x555f09734af0;
T_58 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09734d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09734e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09734fc0_0, 0, 1;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x555f097378d0;
T_59 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f09737b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09737c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09737db0_0, 0, 1;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x555f0973aa70;
T_60 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0973acd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %jmp T_60.8;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973af40_0, 0, 1;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x555f0973d850;
T_61 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f0973dac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %jmp T_61.8;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f0973dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f0973dd30_0, 0, 1;
    %jmp T_61.8;
T_61.8 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x555f096e38e0;
T_62 ;
    %wait E_0x555f096e3b70;
    %load/vec4 v0x555f096e3bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %jmp T_62.8;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f096e3cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f096e3e80_0, 0, 1;
    %jmp T_62.8;
T_62.8 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555f09741260;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %end;
    .thread T_63;
    .scope S_0x555f09741260;
T_64 ;
    %wait E_0x555f096e3520;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 119 "$display", "Test Case 1 Failed 0+0" {0 0 0};
    %vpi_call 2 120 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.0 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 200, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 132 "$display", "Test Case 1 Failed 300-100" {0 0 0};
    %vpi_call 2 133 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.2 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 227, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 145 "$display", "Test Case 1 Failed XOR" {0 0 0};
    %vpi_call 2 146 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.4 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 159 "$display", "Test Case 1 Failed SLT" {0 0 0};
    %vpi_call 2 160 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.6 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 284, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 171 "$display", "Test Case 1 Failed AND" {0 0 0};
    %vpi_call 2 172 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.8 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 227, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 183 "$display", "Test Case Failed NAND" {0 0 0};
    %vpi_call 2 184 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.10 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 511, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 196 "$display", "Test Case Failed OR" {0 0 0};
    %vpi_call 2 197 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.12 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x555f09741950_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x555f09741a10_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555f097417c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x555f09741bb0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x555f097416c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741ae0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x555f09741d10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_64.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741520_0, 0, 1;
    %vpi_call 2 209 "$display", "Test Case Failed NOR" {0 0 0};
    %vpi_call 2 210 "$display", "Reuslt %b", v0x555f09741bb0_0 {0 0 0};
T_64.14 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09741860_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555f0936f420;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555f09741fc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555f09741fc0_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .thread T_65;
    .scope S_0x555f0936f420;
T_66 ;
    %wait E_0x555f093172a0;
    %vpi_call 2 67 "$display", "ALU passed?: %b", v0x555f09741ed0_0 {0 0 0};
    %jmp T_66;
    .thread T_66, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./bitslice.v";
