// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "05/05/2016 19:34:08"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module qam_top (
	CLOCK_50,
	VGA_CLK,
	VGA_VS,
	VGA_HS,
	VGA_BLANK_n,
	VGA_B,
	VGA_G,
	VGA_R,
	KEY,
	swi);
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_VS;
output 	VGA_HS;
output 	VGA_BLANK_n;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	[7:0] VGA_R;
input 	KEY;
input 	swi;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_n	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// swi	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("QAM_Project_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~0 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~1 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~2 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~3 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~4 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~5 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~6 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~7 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~0 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~1 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~2 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~3 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~4 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~5 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~6 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~7 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~8 ;
wire \VGA_CLK~output_o ;
wire \VGA_VS~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_BLANK_n~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \CLOCK_50~input_o ;
wire \osc_instance|vga_clk_reg~0_combout ;
wire \osc_instance|vga_clk_reg~feeder_combout ;
wire \osc_instance|vga_clk_reg~q ;
wire \osc_instance|vga_clk_reg~clkctrl_outclk ;
wire \osc_instance|VGA_ins|Add4~0_combout ;
wire \osc_instance|VGA_ins|Add4~3 ;
wire \osc_instance|VGA_ins|Add4~4_combout ;
wire \osc_instance|VGA_ins|v_cnt~2_combout ;
wire \osc_instance|VGA_ins|Add5~0_combout ;
wire \osc_instance|VGA_ins|Add5~1 ;
wire \osc_instance|VGA_ins|Add5~2_combout ;
wire \osc_instance|VGA_ins|Add5~3 ;
wire \osc_instance|VGA_ins|Add5~4_combout ;
wire \osc_instance|VGA_ins|Equal0~2_combout ;
wire \osc_instance|VGA_ins|Add5~5 ;
wire \osc_instance|VGA_ins|Add5~6_combout ;
wire \osc_instance|VGA_ins|Add5~7 ;
wire \osc_instance|VGA_ins|Add5~8_combout ;
wire \osc_instance|VGA_ins|Add5~9 ;
wire \osc_instance|VGA_ins|Add5~10_combout ;
wire \osc_instance|VGA_ins|Add5~17 ;
wire \osc_instance|VGA_ins|Add5~18_combout ;
wire \osc_instance|VGA_ins|h_cnt~1_combout ;
wire \osc_instance|VGA_ins|Add5~19 ;
wire \osc_instance|VGA_ins|Add5~20_combout ;
wire \osc_instance|VGA_ins|Equal0~0_combout ;
wire \osc_instance|VGA_ins|h_cnt~0_combout ;
wire \osc_instance|VGA_ins|Add5~11 ;
wire \osc_instance|VGA_ins|Add5~12_combout ;
wire \osc_instance|VGA_ins|Add5~13 ;
wire \osc_instance|VGA_ins|Add5~14_combout ;
wire \osc_instance|VGA_ins|Add5~15 ;
wire \osc_instance|VGA_ins|Add5~16_combout ;
wire \osc_instance|VGA_ins|h_cnt~2_combout ;
wire \osc_instance|VGA_ins|Equal0~1_combout ;
wire \osc_instance|VGA_ins|Equal0~3_combout ;
wire \osc_instance|VGA_ins|Add4~5 ;
wire \osc_instance|VGA_ins|Add4~6_combout ;
wire \osc_instance|VGA_ins|v_cnt~1_combout ;
wire \osc_instance|VGA_ins|Add4~7 ;
wire \osc_instance|VGA_ins|Add4~8_combout ;
wire \osc_instance|VGA_ins|Add4~9 ;
wire \osc_instance|VGA_ins|Add4~10_combout ;
wire \osc_instance|VGA_ins|Add4~11 ;
wire \osc_instance|VGA_ins|Add4~12_combout ;
wire \osc_instance|VGA_ins|Add4~13 ;
wire \osc_instance|VGA_ins|Add4~14_combout ;
wire \osc_instance|VGA_ins|Add4~15 ;
wire \osc_instance|VGA_ins|Add4~16_combout ;
wire \osc_instance|VGA_ins|Add4~17 ;
wire \osc_instance|VGA_ins|Add4~18_combout ;
wire \osc_instance|VGA_ins|v_cnt~0_combout ;
wire \osc_instance|VGA_ins|Equal1~1_combout ;
wire \osc_instance|VGA_ins|v_cnt~3_combout ;
wire \osc_instance|VGA_ins|Add4~1 ;
wire \osc_instance|VGA_ins|Add4~2_combout ;
wire \osc_instance|VGA_ins|Add4~19 ;
wire \osc_instance|VGA_ins|Add4~20_combout ;
wire \osc_instance|VGA_ins|cDEN~2_combout ;
wire \osc_instance|VGA_ins|Equal1~0_combout ;
wire \osc_instance|VGA_ins|LessThan1~2_combout ;
wire \osc_instance|VGA_ins|VS~q ;
wire \osc_instance|VGA_ins|LessThan0~0_combout ;
wire \osc_instance|VGA_ins|LessThan0~1_combout ;
wire \osc_instance|VGA_ins|HS~q ;
wire \osc_instance|VGA_ins|LessThan4~0_combout ;
wire \osc_instance|VGA_ins|LessThan4~1_combout ;
wire \osc_instance|VGA_ins|cDEN~6_combout ;
wire \osc_instance|VGA_ins|cDEN~7_combout ;
wire \osc_instance|VGA_ins|cDEN~3_combout ;
wire \osc_instance|VGA_ins|cDEN~4_combout ;
wire \osc_instance|VGA_ins|cDEN~8_combout ;
wire \osc_instance|VGA_ins|BLANK_n~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SIG_GEN|bit_ctl[2]~30_combout ;
wire \SIG_GEN|timing[0]~32_combout ;
wire \SIG_GEN|timing[0]~33 ;
wire \SIG_GEN|timing[1]~34_combout ;
wire \SIG_GEN|timing[1]~35 ;
wire \SIG_GEN|timing[2]~36_combout ;
wire \SIG_GEN|timing[2]~37 ;
wire \SIG_GEN|timing[3]~38_combout ;
wire \SIG_GEN|timing[3]~39 ;
wire \SIG_GEN|timing[4]~40_combout ;
wire \SIG_GEN|timing[4]~41 ;
wire \SIG_GEN|timing[5]~42_combout ;
wire \SIG_GEN|timing[5]~43 ;
wire \SIG_GEN|timing[6]~44_combout ;
wire \SIG_GEN|timing[6]~45 ;
wire \SIG_GEN|timing[7]~46_combout ;
wire \SIG_GEN|timing[7]~47 ;
wire \SIG_GEN|timing[8]~48_combout ;
wire \SIG_GEN|timing[8]~49 ;
wire \SIG_GEN|timing[9]~50_combout ;
wire \SIG_GEN|timing[9]~51 ;
wire \SIG_GEN|timing[10]~52_combout ;
wire \SIG_GEN|timing[10]~53 ;
wire \SIG_GEN|timing[11]~54_combout ;
wire \SIG_GEN|timing[11]~55 ;
wire \SIG_GEN|timing[12]~56_combout ;
wire \SIG_GEN|timing[12]~57 ;
wire \SIG_GEN|timing[13]~58_combout ;
wire \SIG_GEN|timing[13]~59 ;
wire \SIG_GEN|timing[14]~60_combout ;
wire \SIG_GEN|timing[14]~61 ;
wire \SIG_GEN|timing[15]~62_combout ;
wire \SIG_GEN|timing[15]~63 ;
wire \SIG_GEN|timing[16]~64_combout ;
wire \SIG_GEN|timing[16]~65 ;
wire \SIG_GEN|timing[17]~66_combout ;
wire \SIG_GEN|timing[17]~67 ;
wire \SIG_GEN|timing[18]~68_combout ;
wire \SIG_GEN|timing[18]~69 ;
wire \SIG_GEN|timing[19]~70_combout ;
wire \SIG_GEN|timing[19]~71 ;
wire \SIG_GEN|timing[20]~72_combout ;
wire \SIG_GEN|timing[20]~73 ;
wire \SIG_GEN|timing[21]~74_combout ;
wire \SIG_GEN|timing[21]~75 ;
wire \SIG_GEN|timing[22]~76_combout ;
wire \SIG_GEN|timing[22]~77 ;
wire \SIG_GEN|timing[23]~78_combout ;
wire \SIG_GEN|timing[23]~79 ;
wire \SIG_GEN|timing[24]~80_combout ;
wire \SIG_GEN|timing[24]~81 ;
wire \SIG_GEN|timing[25]~82_combout ;
wire \SIG_GEN|timing[25]~83 ;
wire \SIG_GEN|timing[26]~84_combout ;
wire \SIG_GEN|timing[26]~85 ;
wire \SIG_GEN|timing[27]~86_combout ;
wire \SIG_GEN|LessThan0~5_combout ;
wire \SIG_GEN|timing[27]~87 ;
wire \SIG_GEN|timing[28]~88_combout ;
wire \SIG_GEN|timing[28]~89 ;
wire \SIG_GEN|timing[29]~90_combout ;
wire \SIG_GEN|timing[29]~91 ;
wire \SIG_GEN|timing[30]~92_combout ;
wire \SIG_GEN|LessThan0~6_combout ;
wire \SIG_GEN|timing[30]~93 ;
wire \SIG_GEN|timing[31]~94_combout ;
wire \SIG_GEN|LessThan0~2_combout ;
wire \SIG_GEN|LessThan0~0_combout ;
wire \SIG_GEN|LessThan0~3_combout ;
wire \SIG_GEN|LessThan0~1_combout ;
wire \SIG_GEN|LessThan0~4_combout ;
wire \SIG_GEN|LessThan0~7_combout ;
wire \SIG_GEN|bit_ctl[2]~31 ;
wire \SIG_GEN|bit_ctl[3]~32_combout ;
wire \SIG_GEN|bit_ctl[3]~33 ;
wire \SIG_GEN|bit_ctl[4]~34_combout ;
wire \SIG_GEN|bit_ctl[4]~35 ;
wire \SIG_GEN|bit_ctl[5]~36_combout ;
wire \SIG_GEN|bit_ctl[5]~37 ;
wire \SIG_GEN|bit_ctl[6]~38_combout ;
wire \SIG_GEN|bit_ctl[6]~39 ;
wire \SIG_GEN|bit_ctl[7]~40_combout ;
wire \SIG_GEN|bit_ctl[7]~41 ;
wire \SIG_GEN|bit_ctl[8]~42_combout ;
wire \SIG_GEN|bit_ctl[8]~43 ;
wire \SIG_GEN|bit_ctl[9]~44_combout ;
wire \SIG_GEN|bit_ctl[9]~45 ;
wire \SIG_GEN|bit_ctl[10]~46_combout ;
wire \SIG_GEN|bit_ctl[10]~47 ;
wire \SIG_GEN|bit_ctl[11]~48_combout ;
wire \SIG_GEN|bit_ctl[11]~49 ;
wire \SIG_GEN|bit_ctl[12]~50_combout ;
wire \SIG_GEN|bit_ctl[12]~51 ;
wire \SIG_GEN|bit_ctl[13]~52_combout ;
wire \SIG_GEN|bit_ctl[13]~53 ;
wire \SIG_GEN|bit_ctl[14]~54_combout ;
wire \SIG_GEN|bit_ctl[14]~55 ;
wire \SIG_GEN|bit_ctl[15]~56_combout ;
wire \SIG_GEN|bit_ctl[15]~57 ;
wire \SIG_GEN|bit_ctl[16]~58_combout ;
wire \SIG_GEN|bit_ctl[16]~59 ;
wire \SIG_GEN|bit_ctl[17]~60_combout ;
wire \SIG_GEN|bit_ctl[17]~61 ;
wire \SIG_GEN|bit_ctl[18]~62_combout ;
wire \SIG_GEN|bit_ctl[18]~63 ;
wire \SIG_GEN|bit_ctl[19]~64_combout ;
wire \SIG_GEN|bit_ctl[19]~65 ;
wire \SIG_GEN|bit_ctl[20]~66_combout ;
wire \SIG_GEN|bit_ctl[20]~67 ;
wire \SIG_GEN|bit_ctl[21]~68_combout ;
wire \SIG_GEN|bit_ctl[21]~69 ;
wire \SIG_GEN|bit_ctl[22]~70_combout ;
wire \SIG_GEN|bit_ctl[22]~71 ;
wire \SIG_GEN|bit_ctl[23]~72_combout ;
wire \SIG_GEN|bit_ctl[23]~73 ;
wire \SIG_GEN|bit_ctl[24]~74_combout ;
wire \SIG_GEN|bit_ctl[24]~75 ;
wire \SIG_GEN|bit_ctl[25]~76_combout ;
wire \SIG_GEN|bit_ctl[25]~77 ;
wire \SIG_GEN|bit_ctl[26]~78_combout ;
wire \SIG_GEN|bit_ctl[26]~79 ;
wire \SIG_GEN|bit_ctl[27]~80_combout ;
wire \SIG_GEN|LessThan1~6_combout ;
wire \SIG_GEN|bit_ctl[27]~81 ;
wire \SIG_GEN|bit_ctl[28]~82_combout ;
wire \SIG_GEN|bit_ctl[28]~83 ;
wire \SIG_GEN|bit_ctl[29]~84_combout ;
wire \SIG_GEN|bit_ctl[29]~85 ;
wire \SIG_GEN|bit_ctl[30]~86_combout ;
wire \SIG_GEN|LessThan1~7_combout ;
wire \SIG_GEN|LessThan1~5_combout ;
wire \SIG_GEN|bit_ctl[30]~87 ;
wire \SIG_GEN|bit_ctl[31]~88_combout ;
wire \SIG_GEN|LessThan1~3_combout ;
wire \SIG_GEN|LessThan1~0_combout ;
wire \SIG_GEN|LessThan1~1_combout ;
wire \SIG_GEN|LessThan1~2_combout ;
wire \SIG_GEN|LessThan1~4_combout ;
wire \SIG_GEN|LessThan1~8_combout ;
wire \SIG_GEN|signal[0]~19_combout ;
wire \SIG_GEN|Mux2~0_combout ;
wire \osc_instance|index[1]~32_combout ;
wire \osc_instance|index[1]~33 ;
wire \osc_instance|index[2]~34_combout ;
wire \osc_instance|index[2]~35 ;
wire \osc_instance|index[3]~36_combout ;
wire \osc_instance|LessThan0~1_combout ;
wire \osc_instance|index[3]~37 ;
wire \osc_instance|index[4]~38_combout ;
wire \osc_instance|index[4]~39 ;
wire \osc_instance|index[5]~40_combout ;
wire \osc_instance|index[5]~41 ;
wire \osc_instance|index[6]~42_combout ;
wire \osc_instance|index[6]~43 ;
wire \osc_instance|index[7]~44_combout ;
wire \osc_instance|LessThan0~2_combout ;
wire \osc_instance|index[7]~45 ;
wire \osc_instance|index[8]~46_combout ;
wire \osc_instance|index[8]~47 ;
wire \osc_instance|index[9]~48_combout ;
wire \osc_instance|index[9]~49 ;
wire \osc_instance|index[10]~50_combout ;
wire \osc_instance|LessThan0~0_combout ;
wire \osc_instance|LessThan0~3_combout ;
wire \osc_instance|index[10]~51 ;
wire \osc_instance|index[11]~52_combout ;
wire \osc_instance|index[11]~53 ;
wire \osc_instance|index[12]~54_combout ;
wire \osc_instance|index[12]~55 ;
wire \osc_instance|index[13]~56_combout ;
wire \osc_instance|index[13]~57 ;
wire \osc_instance|index[14]~58_combout ;
wire \osc_instance|index[14]~59 ;
wire \osc_instance|index[15]~60_combout ;
wire \osc_instance|index[15]~61 ;
wire \osc_instance|index[16]~62_combout ;
wire \osc_instance|index[16]~63 ;
wire \osc_instance|index[17]~64_combout ;
wire \osc_instance|index[17]~65 ;
wire \osc_instance|index[18]~66_combout ;
wire \osc_instance|LessThan0~6_combout ;
wire \osc_instance|LessThan0~5_combout ;
wire \osc_instance|index[18]~67 ;
wire \osc_instance|index[19]~68_combout ;
wire \osc_instance|index[19]~69 ;
wire \osc_instance|index[20]~70_combout ;
wire \osc_instance|index[20]~71 ;
wire \osc_instance|index[21]~72_combout ;
wire \osc_instance|index[21]~73 ;
wire \osc_instance|index[22]~74_combout ;
wire \osc_instance|LessThan0~7_combout ;
wire \osc_instance|index[22]~75 ;
wire \osc_instance|index[23]~76_combout ;
wire \osc_instance|index[23]~77 ;
wire \osc_instance|index[24]~78_combout ;
wire \osc_instance|index[24]~79 ;
wire \osc_instance|index[25]~80_combout ;
wire \osc_instance|index[25]~81 ;
wire \osc_instance|index[26]~82_combout ;
wire \osc_instance|LessThan0~8_combout ;
wire \osc_instance|LessThan0~9_combout ;
wire \osc_instance|index[26]~83 ;
wire \osc_instance|index[27]~84_combout ;
wire \osc_instance|index[27]~85 ;
wire \osc_instance|index[28]~86_combout ;
wire \osc_instance|index[28]~87 ;
wire \osc_instance|index[29]~88_combout ;
wire \osc_instance|index[29]~89 ;
wire \osc_instance|index[30]~90_combout ;
wire \osc_instance|index[30]~91 ;
wire \osc_instance|index[31]~92_combout ;
wire \osc_instance|LessThan0~4_combout ;
wire \osc_instance|LessThan0~10_combout ;
wire \osc_instance|index[0]~31_combout ;
wire \osc_instance|VGA_ins|VS~clkctrl_outclk ;
wire \osc_instance|mov[0]~32_combout ;
wire \osc_instance|mov[0]~33 ;
wire \osc_instance|mov[1]~35_combout ;
wire \osc_instance|Add5~0_combout ;
wire \osc_instance|cf_count~1_combout ;
wire \swi~input_o ;
wire \osc_instance|Add5~1 ;
wire \osc_instance|Add5~2_combout ;
wire \osc_instance|cf_count~0_combout ;
wire \osc_instance|Add5~3 ;
wire \osc_instance|Add5~4_combout ;
wire \osc_instance|Add5~5 ;
wire \osc_instance|Add5~6_combout ;
wire \osc_instance|Add5~7 ;
wire \osc_instance|Add5~8_combout ;
wire \osc_instance|Add5~9 ;
wire \osc_instance|Add5~10_combout ;
wire \osc_instance|Add5~11 ;
wire \osc_instance|Add5~12_combout ;
wire \osc_instance|Add5~13 ;
wire \osc_instance|Add5~14_combout ;
wire \osc_instance|Add5~15 ;
wire \osc_instance|Add5~16_combout ;
wire \osc_instance|Add5~17 ;
wire \osc_instance|Add5~18_combout ;
wire \osc_instance|Add5~19 ;
wire \osc_instance|Add5~20_combout ;
wire \osc_instance|Add5~21 ;
wire \osc_instance|Add5~22_combout ;
wire \osc_instance|Add5~23 ;
wire \osc_instance|Add5~24_combout ;
wire \osc_instance|Add5~25 ;
wire \osc_instance|Add5~26_combout ;
wire \osc_instance|Add5~27 ;
wire \osc_instance|Add5~28_combout ;
wire \osc_instance|Add5~29 ;
wire \osc_instance|Add5~30_combout ;
wire \osc_instance|Add5~31 ;
wire \osc_instance|Add5~32_combout ;
wire \osc_instance|Add5~33 ;
wire \osc_instance|Add5~34_combout ;
wire \osc_instance|Add5~35 ;
wire \osc_instance|Add5~36_combout ;
wire \osc_instance|Add5~37 ;
wire \osc_instance|Add5~38_combout ;
wire \osc_instance|Add5~39 ;
wire \osc_instance|Add5~40_combout ;
wire \osc_instance|Add5~41 ;
wire \osc_instance|Add5~42_combout ;
wire \osc_instance|Add5~43 ;
wire \osc_instance|Add5~44_combout ;
wire \osc_instance|Add5~45 ;
wire \osc_instance|Add5~46_combout ;
wire \osc_instance|Equal0~2_combout ;
wire \osc_instance|Equal0~3_combout ;
wire \osc_instance|Add5~47 ;
wire \osc_instance|Add5~48_combout ;
wire \osc_instance|Add5~49 ;
wire \osc_instance|Add5~50_combout ;
wire \osc_instance|Add5~51 ;
wire \osc_instance|Add5~52_combout ;
wire \osc_instance|Add5~53 ;
wire \osc_instance|Add5~54_combout ;
wire \osc_instance|Equal0~1_combout ;
wire \osc_instance|Add5~55 ;
wire \osc_instance|Add5~56_combout ;
wire \osc_instance|Add5~57 ;
wire \osc_instance|Add5~58_combout ;
wire \osc_instance|Add5~59 ;
wire \osc_instance|Add5~60_combout ;
wire \osc_instance|Add5~61 ;
wire \osc_instance|Add5~62_combout ;
wire \osc_instance|Equal0~0_combout ;
wire \osc_instance|Equal0~4_combout ;
wire \osc_instance|Equal0~8_combout ;
wire \osc_instance|Equal0~9_combout ;
wire \osc_instance|Equal0~5_combout ;
wire \osc_instance|Equal0~6_combout ;
wire \osc_instance|Equal0~7_combout ;
wire \osc_instance|Equal0~10_combout ;
wire \osc_instance|mov[0]~34_combout ;
wire \osc_instance|mov[1]~36 ;
wire \osc_instance|mov[2]~37_combout ;
wire \osc_instance|mov[2]~38 ;
wire \osc_instance|mov[3]~39_combout ;
wire \osc_instance|mov[3]~40 ;
wire \osc_instance|mov[4]~41_combout ;
wire \osc_instance|mov[4]~42 ;
wire \osc_instance|mov[5]~43_combout ;
wire \osc_instance|mov[5]~44 ;
wire \osc_instance|mov[6]~45_combout ;
wire \osc_instance|mov[6]~46 ;
wire \osc_instance|mov[7]~47_combout ;
wire \osc_instance|mov[7]~48 ;
wire \osc_instance|mov[8]~49_combout ;
wire \osc_instance|mov[8]~50 ;
wire \osc_instance|mov[9]~51_combout ;
wire \osc_instance|mov[9]~52 ;
wire \osc_instance|mov[10]~53_combout ;
wire \osc_instance|mov[10]~54 ;
wire \osc_instance|mov[11]~55_combout ;
wire \osc_instance|mov[11]~56 ;
wire \osc_instance|mov[12]~57_combout ;
wire \osc_instance|mov[12]~58 ;
wire \osc_instance|mov[13]~59_combout ;
wire \osc_instance|mov[13]~60 ;
wire \osc_instance|mov[14]~61_combout ;
wire \osc_instance|mov[14]~62 ;
wire \osc_instance|mov[15]~63_combout ;
wire \osc_instance|mov[15]~64 ;
wire \osc_instance|mov[16]~65_combout ;
wire \osc_instance|mov[16]~66 ;
wire \osc_instance|mov[17]~67_combout ;
wire \osc_instance|mov[17]~68 ;
wire \osc_instance|mov[18]~69_combout ;
wire \osc_instance|mov[18]~70 ;
wire \osc_instance|mov[19]~71_combout ;
wire \osc_instance|mov[19]~72 ;
wire \osc_instance|mov[20]~73_combout ;
wire \osc_instance|mov[20]~74 ;
wire \osc_instance|mov[21]~75_combout ;
wire \osc_instance|mov[21]~76 ;
wire \osc_instance|mov[22]~77_combout ;
wire \osc_instance|LessThan3~7_combout ;
wire \osc_instance|mov[22]~78 ;
wire \osc_instance|mov[23]~79_combout ;
wire \osc_instance|mov[23]~80 ;
wire \osc_instance|mov[24]~81_combout ;
wire \osc_instance|mov[24]~82 ;
wire \osc_instance|mov[25]~83_combout ;
wire \osc_instance|mov[25]~84 ;
wire \osc_instance|mov[26]~85_combout ;
wire \osc_instance|LessThan3~8_combout ;
wire \osc_instance|LessThan3~5_combout ;
wire \osc_instance|LessThan3~6_combout ;
wire \osc_instance|LessThan3~9_combout ;
wire \osc_instance|mov[26]~86 ;
wire \osc_instance|mov[27]~87_combout ;
wire \osc_instance|mov[27]~88 ;
wire \osc_instance|mov[28]~89_combout ;
wire \osc_instance|mov[28]~90 ;
wire \osc_instance|mov[29]~91_combout ;
wire \osc_instance|mov[29]~92 ;
wire \osc_instance|mov[30]~93_combout ;
wire \osc_instance|LessThan3~4_combout ;
wire \osc_instance|mov[30]~94 ;
wire \osc_instance|mov[31]~95_combout ;
wire \osc_instance|LessThan3~2_combout ;
wire \osc_instance|LessThan3~1_combout ;
wire \osc_instance|LessThan3~0_combout ;
wire \osc_instance|LessThan3~3_combout ;
wire \osc_instance|LessThan3~10_combout ;
wire \SIG_GEN|q[0]~_wirecell_combout ;
wire \SIG_GEN|WideOr0~combout ;
wire \SIG_GEN|i[2]~0_combout ;
wire \osc_instance|g_data~1_combout ;
wire \osc_instance|VGA_ins|Add2~1 ;
wire \osc_instance|VGA_ins|Add2~3 ;
wire \osc_instance|VGA_ins|Add2~5 ;
wire \osc_instance|VGA_ins|Add2~6_combout ;
wire \osc_instance|VGA_ins|Add2~4_combout ;
wire \osc_instance|VGA_ins|Add2~2_combout ;
wire \osc_instance|VGA_ins|Add3~1 ;
wire \osc_instance|VGA_ins|Add3~3 ;
wire \osc_instance|VGA_ins|Add3~4_combout ;
wire \osc_instance|VGA_ins|Add2~7 ;
wire \osc_instance|VGA_ins|Add2~9 ;
wire \osc_instance|VGA_ins|Add2~11 ;
wire \osc_instance|VGA_ins|Add2~13 ;
wire \osc_instance|VGA_ins|Add2~14_combout ;
wire \osc_instance|VGA_ins|Add2~12_combout ;
wire \osc_instance|VGA_ins|Add2~10_combout ;
wire \osc_instance|VGA_ins|Add2~8_combout ;
wire \osc_instance|VGA_ins|Add3~5 ;
wire \osc_instance|VGA_ins|Add3~7 ;
wire \osc_instance|VGA_ins|Add3~9 ;
wire \osc_instance|VGA_ins|Add3~11 ;
wire \osc_instance|VGA_ins|Add3~12_combout ;
wire \osc_instance|Equal42~0_combout ;
wire \osc_instance|VGA_ins|Add2~15 ;
wire \osc_instance|VGA_ins|Add2~16_combout ;
wire \osc_instance|VGA_ins|Add3~13 ;
wire \osc_instance|VGA_ins|Add3~14_combout ;
wire \osc_instance|VGA_ins|CoorY[8]~1_combout ;
wire \osc_instance|VGA_ins|Add3~0_combout ;
wire \osc_instance|VGA_ins|Add3~2_combout ;
wire \osc_instance|Equal9~0_combout ;
wire \osc_instance|VGA_ins|Add3~6_combout ;
wire \osc_instance|VGA_ins|Add3~10_combout ;
wire \osc_instance|VGA_ins|CoorY[6]~3_combout ;
wire \osc_instance|VGA_ins|Add2~17 ;
wire \osc_instance|VGA_ins|Add2~18_combout ;
wire \osc_instance|VGA_ins|Add3~15 ;
wire \osc_instance|VGA_ins|Add3~16_combout ;
wire \osc_instance|VGA_ins|CoorY[9]~0_combout ;
wire \osc_instance|VGA_ins|Add3~8_combout ;
wire \osc_instance|VGA_ins|CoorY[5]~4_combout ;
wire \osc_instance|Equal42~1_combout ;
wire \osc_instance|Equal9~1_combout ;
wire \osc_instance|VGA_ins|Add2~0_combout ;
wire \osc_instance|VGA_ins|CoorY[0]~9_combout ;
wire \osc_instance|VGA_ins|CoorY[2]~7_combout ;
wire \osc_instance|Equal42~2_combout ;
wire \osc_instance|Equal42~3_combout ;
wire \osc_instance|always5~13_combout ;
wire \osc_instance|always5~19_combout ;
wire \osc_instance|Equal2~0_combout ;
wire \osc_instance|Equal9~3_combout ;
wire \osc_instance|VGA_ins|Add0~1 ;
wire \osc_instance|VGA_ins|Add0~3 ;
wire \osc_instance|VGA_ins|Add0~4_combout ;
wire \osc_instance|VGA_ins|Add0~2_combout ;
wire \osc_instance|VGA_ins|Add1~3_combout ;
wire \osc_instance|Equal6~1_combout ;
wire \osc_instance|Equal6~0_combout ;
wire \osc_instance|VGA_ins|Add0~0_combout ;
wire \osc_instance|VGA_ins|Add0~5 ;
wire \osc_instance|VGA_ins|Add0~7 ;
wire \osc_instance|VGA_ins|Add0~9 ;
wire \osc_instance|VGA_ins|Add0~10_combout ;
wire \osc_instance|VGA_ins|cDEN~5_combout ;
wire \osc_instance|VGA_ins|Add0~11 ;
wire \osc_instance|VGA_ins|Add0~12_combout ;
wire \osc_instance|VGA_ins|Add0~6_combout ;
wire \osc_instance|VGA_ins|Add0~8_combout ;
wire \osc_instance|VGA_ins|Add1~0_combout ;
wire \osc_instance|VGA_ins|CoorX[10]~0_combout ;
wire \osc_instance|Equal6~2_combout ;
wire \osc_instance|VGA_ins|CoorX[9]~3_combout ;
wire \osc_instance|VGA_ins|Add1~1_combout ;
wire \osc_instance|VGA_ins|CoorX[8]~1_combout ;
wire \osc_instance|Equal19~0_combout ;
wire \osc_instance|VGA_ins|CoorX[5]~5_combout ;
wire \osc_instance|VGA_ins|Add1~2_combout ;
wire \osc_instance|VGA_ins|CoorX[7]~2_combout ;
wire \osc_instance|always5~25_combout ;
wire \osc_instance|VGA_ins|CoorX[6]~4_combout ;
wire \osc_instance|Equal8~0_combout ;
wire \osc_instance|Equal8~1_combout ;
wire \osc_instance|Equal16~0_combout ;
wire \osc_instance|Equal24~0_combout ;
wire \osc_instance|Equal24~1_combout ;
wire \osc_instance|always5~15_combout ;
wire \osc_instance|always5~26_combout ;
wire \osc_instance|b_data~15_combout ;
wire \osc_instance|always5~24_combout ;
wire \osc_instance|b_data~16_combout ;
wire \osc_instance|b_data~13_combout ;
wire \osc_instance|Equal9~2_combout ;
wire \osc_instance|always5~20_combout ;
wire \osc_instance|Equal8~2_combout ;
wire \osc_instance|always5~21_combout ;
wire \osc_instance|always5~23_combout ;
wire \osc_instance|always5~22_combout ;
wire \osc_instance|b_data~14_combout ;
wire \osc_instance|b_data~17_combout ;
wire \osc_instance|b_data~8_combout ;
wire \osc_instance|Equal16~1_combout ;
wire \osc_instance|Equal16~2_combout ;
wire \osc_instance|Equal14~0_combout ;
wire \osc_instance|always5~11_combout ;
wire \osc_instance|always5~12_combout ;
wire \osc_instance|always5~14_combout ;
wire \osc_instance|b_data~9_combout ;
wire \osc_instance|always5~16_combout ;
wire \osc_instance|b_data~10_combout ;
wire \osc_instance|always5~27_combout ;
wire \osc_instance|b_data~11_combout ;
wire \osc_instance|always5~17_combout ;
wire \osc_instance|Equal20~1_combout ;
wire \osc_instance|Equal1~0_combout ;
wire \osc_instance|Equal20~0_combout ;
wire \osc_instance|always5~18_combout ;
wire \osc_instance|b_data~12_combout ;
wire \osc_instance|VGA_ins|CoorY[1]~8_combout ;
wire \osc_instance|VGA_ins|CoorY[3]~6_combout ;
wire \osc_instance|VGA_ins|CoorY[7]~2_combout ;
wire \osc_instance|Equal2~1_combout ;
wire \osc_instance|VGA_ins|CoorY[4]~5_combout ;
wire \osc_instance|Equal2~2_combout ;
wire \osc_instance|Equal2~3_combout ;
wire \osc_instance|VGA_ins|CoorX[0]~6_combout ;
wire \osc_instance|Equal1~2_combout ;
wire \KEY~input_o ;
wire \osc_instance|Equal1~1_combout ;
wire \osc_instance|g_data~0_combout ;
wire \osc_instance|b_data~18_combout ;
wire \SIG_GEN|sineaddr[0]~21_combout ;
wire \SIG_GEN|sineaddr[1]~7_combout ;
wire \SIG_GEN|sineaddr[1]~8 ;
wire \SIG_GEN|sineaddr[2]~9_combout ;
wire \SIG_GEN|sineaddr[2]~10 ;
wire \SIG_GEN|sineaddr[3]~11_combout ;
wire \SIG_GEN|sineaddr[3]~12 ;
wire \SIG_GEN|sineaddr[4]~13_combout ;
wire \SIG_GEN|sineaddr[4]~14 ;
wire \SIG_GEN|sineaddr[5]~15_combout ;
wire \SIG_GEN|Add2~1_cout ;
wire \SIG_GEN|Add2~3_cout ;
wire \SIG_GEN|Add2~5_cout ;
wire \SIG_GEN|Add2~7_cout ;
wire \SIG_GEN|Add2~9_cout ;
wire \SIG_GEN|Add2~10_combout ;
wire \SIG_GEN|cosaddr[6]~0_combout ;
wire \SIG_GEN|Ram1~284_combout ;
wire \SIG_GEN|Ram1~285_combout ;
wire \SIG_GEN|Ram1~286_combout ;
wire \SIG_GEN|Ram1~297_combout ;
wire \SIG_GEN|Ram1~296_combout ;
wire \SIG_GEN|Ram1~298_combout ;
wire \SIG_GEN|Add2~11 ;
wire \SIG_GEN|Add2~12_combout ;
wire \SIG_GEN|Ram1~290_combout ;
wire \SIG_GEN|Ram1~293_combout ;
wire \SIG_GEN|Ram1~291_combout ;
wire \SIG_GEN|Ram1~292_combout ;
wire \SIG_GEN|Ram1~294_combout ;
wire \SIG_GEN|Ram1~288_combout ;
wire \SIG_GEN|Ram1~287_combout ;
wire \SIG_GEN|Ram1~289_combout ;
wire \SIG_GEN|Ram1~295_combout ;
wire \SIG_GEN|Ram1~299_combout ;
wire \SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SIG_GEN|sineaddr[5]~16 ;
wire \SIG_GEN|sineaddr[6]~17_combout ;
wire \SIG_GEN|Ram0~132_combout ;
wire \SIG_GEN|Ram0~133_combout ;
wire \SIG_GEN|Ram0~134_combout ;
wire \SIG_GEN|Ram0~136_combout ;
wire \SIG_GEN|Ram0~135_combout ;
wire \SIG_GEN|Ram0~137_combout ;
wire \SIG_GEN|sineaddr[6]~18 ;
wire \SIG_GEN|sineaddr[7]~19_combout ;
wire \SIG_GEN|Ram0~139_combout ;
wire \SIG_GEN|Ram0~140_combout ;
wire \SIG_GEN|Ram0~138_combout ;
wire \SIG_GEN|Ram0~141_combout ;
wire \SIG_GEN|Ram0~142_combout ;
wire \SIG_GEN|Ram0~143_combout ;
wire \SIG_GEN|Ram0~144_combout ;
wire \SIG_GEN|Ram0~145_combout ;
wire \SIG_GEN|Ram0~146_combout ;
wire \SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \SIG_GEN|signal[0]~20_combout ;
wire \osc_instance|Add2~0_combout ;
wire \osc_instance|Add2~1 ;
wire \osc_instance|Add2~2_combout ;
wire \osc_instance|j~2_combout ;
wire \osc_instance|Add2~3 ;
wire \osc_instance|Add2~4_combout ;
wire \osc_instance|j~3_combout ;
wire \osc_instance|Add2~5 ;
wire \osc_instance|Add2~6_combout ;
wire \osc_instance|j~4_combout ;
wire \osc_instance|Add2~7 ;
wire \osc_instance|Add2~8_combout ;
wire \osc_instance|j~5_combout ;
wire \osc_instance|Add2~9 ;
wire \osc_instance|Add2~10_combout ;
wire \osc_instance|j~6_combout ;
wire \osc_instance|Add2~11 ;
wire \osc_instance|Add2~12_combout ;
wire \osc_instance|j~7_combout ;
wire \osc_instance|Add2~13 ;
wire \osc_instance|Add2~14_combout ;
wire \osc_instance|j~8_combout ;
wire \osc_instance|Add2~15 ;
wire \osc_instance|Add2~16_combout ;
wire \osc_instance|j~9_combout ;
wire \osc_instance|Add2~17 ;
wire \osc_instance|Add2~18_combout ;
wire \osc_instance|j~10_combout ;
wire \osc_instance|Add2~19 ;
wire \osc_instance|Add2~20_combout ;
wire \osc_instance|j~11_combout ;
wire \osc_instance|Add2~21 ;
wire \osc_instance|Add2~22_combout ;
wire \osc_instance|j~16_combout ;
wire \osc_instance|Add2~23 ;
wire \osc_instance|Add2~24_combout ;
wire \osc_instance|j~15_combout ;
wire \osc_instance|Add2~25 ;
wire \osc_instance|Add2~26_combout ;
wire \osc_instance|j~14_combout ;
wire \osc_instance|Add2~27 ;
wire \osc_instance|Add2~28_combout ;
wire \osc_instance|j~13_combout ;
wire \osc_instance|Add2~29 ;
wire \osc_instance|Add2~30_combout ;
wire \osc_instance|j~32_combout ;
wire \osc_instance|Add2~31 ;
wire \osc_instance|Add2~32_combout ;
wire \osc_instance|j~31_combout ;
wire \osc_instance|Add2~33 ;
wire \osc_instance|Add2~34_combout ;
wire \osc_instance|j~30_combout ;
wire \osc_instance|Add2~35 ;
wire \osc_instance|Add2~36_combout ;
wire \osc_instance|j~29_combout ;
wire \osc_instance|Add2~37 ;
wire \osc_instance|Add2~38_combout ;
wire \osc_instance|j~28_combout ;
wire \osc_instance|Add2~39 ;
wire \osc_instance|Add2~40_combout ;
wire \osc_instance|j~27_combout ;
wire \osc_instance|Add2~41 ;
wire \osc_instance|Add2~42_combout ;
wire \osc_instance|j~26_combout ;
wire \osc_instance|Add2~43 ;
wire \osc_instance|Add2~44_combout ;
wire \osc_instance|j~25_combout ;
wire \osc_instance|Add2~45 ;
wire \osc_instance|Add2~46_combout ;
wire \osc_instance|j~24_combout ;
wire \osc_instance|Add2~47 ;
wire \osc_instance|Add2~48_combout ;
wire \osc_instance|j~23_combout ;
wire \osc_instance|Add2~49 ;
wire \osc_instance|Add2~50_combout ;
wire \osc_instance|j~22_combout ;
wire \osc_instance|Add2~51 ;
wire \osc_instance|Add2~52_combout ;
wire \osc_instance|j~21_combout ;
wire \osc_instance|Add2~53 ;
wire \osc_instance|Add2~54_combout ;
wire \osc_instance|j~20_combout ;
wire \osc_instance|Add2~55 ;
wire \osc_instance|Add2~56_combout ;
wire \osc_instance|j~19_combout ;
wire \osc_instance|Add2~57 ;
wire \osc_instance|Add2~58_combout ;
wire \osc_instance|j~18_combout ;
wire \osc_instance|Add2~59 ;
wire \osc_instance|Add2~60_combout ;
wire \osc_instance|j~17_combout ;
wire \osc_instance|Add2~61 ;
wire \osc_instance|Add2~62_combout ;
wire \osc_instance|j~12_combout ;
wire \osc_instance|LessThan2~6_combout ;
wire \osc_instance|LessThan2~7_combout ;
wire \osc_instance|LessThan2~8_combout ;
wire \osc_instance|LessThan2~4_combout ;
wire \osc_instance|LessThan2~1_combout ;
wire \osc_instance|LessThan2~2_combout ;
wire \osc_instance|LessThan2~3_combout ;
wire \osc_instance|LessThan2~5_combout ;
wire \osc_instance|LessThan2~0_combout ;
wire \osc_instance|LessThan2~9_combout ;
wire \osc_instance|j~0_combout ;
wire \osc_instance|j~1_combout ;
wire \SIG_GEN|Ram1~281_combout ;
wire \SIG_GEN|Ram1~277_combout ;
wire \SIG_GEN|Ram1~279_combout ;
wire \SIG_GEN|Ram1~278_combout ;
wire \SIG_GEN|Ram1~280_combout ;
wire \SIG_GEN|Ram1~282_combout ;
wire \SIG_GEN|Ram1~265_combout ;
wire \SIG_GEN|Ram1~266_combout ;
wire \SIG_GEN|Ram1~267_combout ;
wire \SIG_GEN|Ram1~268_combout ;
wire \SIG_GEN|Ram1~264_combout ;
wire \SIG_GEN|Ram1~269_combout ;
wire \SIG_GEN|Ram1~271_combout ;
wire \SIG_GEN|Ram1~272_combout ;
wire \SIG_GEN|Ram1~273_combout ;
wire \SIG_GEN|Ram1~274_combout ;
wire \SIG_GEN|Ram1~270_combout ;
wire \SIG_GEN|Ram1~275_combout ;
wire \SIG_GEN|Ram1~276_combout ;
wire \SIG_GEN|Ram1~262_combout ;
wire \SIG_GEN|Ram1~260_combout ;
wire \SIG_GEN|Ram1~259_combout ;
wire \SIG_GEN|Ram1~261_combout ;
wire \SIG_GEN|Ram1~258_combout ;
wire \SIG_GEN|Ram1~263_combout ;
wire \SIG_GEN|Ram1~283_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SIG_GEN|Ram0~106_combout ;
wire \SIG_GEN|Ram0~107_combout ;
wire \SIG_GEN|Ram0~108_combout ;
wire \SIG_GEN|Ram0~109_combout ;
wire \SIG_GEN|Ram0~110_combout ;
wire \SIG_GEN|Ram0~111_combout ;
wire \SIG_GEN|Ram0~125_combout ;
wire \SIG_GEN|Ram0~129_combout ;
wire \SIG_GEN|Ram0~126_combout ;
wire \SIG_GEN|Ram0~127_combout ;
wire \SIG_GEN|Ram0~128_combout ;
wire \SIG_GEN|Ram0~130_combout ;
wire \SIG_GEN|Ram0~116_combout ;
wire \SIG_GEN|Ram0~112_combout ;
wire \SIG_GEN|Ram0~114_combout ;
wire \SIG_GEN|Ram0~113_combout ;
wire \SIG_GEN|Ram0~115_combout ;
wire \SIG_GEN|Ram0~117_combout ;
wire \SIG_GEN|Ram0~118_combout ;
wire \SIG_GEN|Ram0~122_combout ;
wire \SIG_GEN|Ram0~120_combout ;
wire \SIG_GEN|Ram0~119_combout ;
wire \SIG_GEN|Ram0~121_combout ;
wire \SIG_GEN|Ram0~123_combout ;
wire \SIG_GEN|Ram0~124_combout ;
wire \SIG_GEN|Ram0~131_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \SIG_GEN|signal[0]~21 ;
wire \SIG_GEN|signal[1]~22_combout ;
wire \SIG_GEN|Ram1~255_combout ;
wire \SIG_GEN|Ram1~251_combout ;
wire \SIG_GEN|Ram1~252_combout ;
wire \SIG_GEN|Ram1~253_combout ;
wire \SIG_GEN|Ram1~254_combout ;
wire \SIG_GEN|Ram1~256_combout ;
wire \SIG_GEN|Ram1~236_combout ;
wire \SIG_GEN|Ram1~234_combout ;
wire \SIG_GEN|Ram1~233_combout ;
wire \SIG_GEN|Ram1~235_combout ;
wire \SIG_GEN|Ram1~232_combout ;
wire \SIG_GEN|Ram1~237_combout ;
wire \SIG_GEN|Ram1~238_combout ;
wire \SIG_GEN|Ram1~242_combout ;
wire \SIG_GEN|Ram1~240_combout ;
wire \SIG_GEN|Ram1~239_combout ;
wire \SIG_GEN|Ram1~241_combout ;
wire \SIG_GEN|Ram1~243_combout ;
wire \SIG_GEN|Ram1~248_combout ;
wire \SIG_GEN|Ram1~246_combout ;
wire \SIG_GEN|Ram1~245_combout ;
wire \SIG_GEN|Ram1~247_combout ;
wire \SIG_GEN|Ram1~244_combout ;
wire \SIG_GEN|Ram1~249_combout ;
wire \SIG_GEN|Ram1~250_combout ;
wire \SIG_GEN|Ram1~257_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout ;
wire \SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout ;
wire \SIG_GEN|Ram0~99_combout ;
wire \SIG_GEN|Ram0~101_combout ;
wire \SIG_GEN|Ram0~100_combout ;
wire \SIG_GEN|Ram0~102_combout ;
wire \SIG_GEN|Ram0~103_combout ;
wire \SIG_GEN|Ram0~104_combout ;
wire \SIG_GEN|Ram0~83_combout ;
wire \SIG_GEN|Ram0~82_combout ;
wire \SIG_GEN|Ram0~84_combout ;
wire \SIG_GEN|Ram0~81_combout ;
wire \SIG_GEN|Ram0~85_combout ;
wire \SIG_GEN|Ram0~86_combout ;
wire \SIG_GEN|Ram0~96_combout ;
wire \SIG_GEN|Ram0~94_combout ;
wire \SIG_GEN|Ram0~93_combout ;
wire \SIG_GEN|Ram0~95_combout ;
wire \SIG_GEN|Ram0~92_combout ;
wire \SIG_GEN|Ram0~97_combout ;
wire \SIG_GEN|Ram0~87_combout ;
wire \SIG_GEN|Ram0~88_combout ;
wire \SIG_GEN|Ram0~89_combout ;
wire \SIG_GEN|Ram0~90_combout ;
wire \SIG_GEN|Ram0~91_combout ;
wire \SIG_GEN|Ram0~98_combout ;
wire \SIG_GEN|Ram0~105_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \SIG_GEN|signal[1]~23 ;
wire \SIG_GEN|signal[2]~24_combout ;
wire \SIG_GEN|Ram1~0_combout ;
wire \SIG_GEN|Ram1~1_combout ;
wire \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ;
wire \SIG_GEN|Ram1~4_combout ;
wire \SIG_GEN|Ram1~5_combout ;
wire \SIG_GEN|Ram1~6_combout ;
wire \SIG_GEN|Ram1~3_combout ;
wire \SIG_GEN|Ram0~0_combout ;
wire \SIG_GEN|Ram1~8_combout ;
wire \SIG_GEN|Ram1~9_combout ;
wire \SIG_GEN|Ram0~1_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ;
wire \SIG_GEN|Ram1~18_combout ;
wire \SIG_GEN|Ram1~19_combout ;
wire \SIG_GEN|Ram1~12_combout ;
wire \SIG_GEN|Ram1~15_combout ;
wire \SIG_GEN|Ram1~16_combout ;
wire \SIG_GEN|Ram1~11_combout ;
wire \SIG_GEN|Ram1~13_combout ;
wire \SIG_GEN|Ram1~14_combout ;
wire \SIG_GEN|Ram0~2_combout ;
wire \SIG_GEN|Ram0~3_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout ;
wire \SIG_GEN|Ram1~29_combout ;
wire \SIG_GEN|Ram1~22_combout ;
wire \SIG_GEN|Ram1~32_combout ;
wire \SIG_GEN|Ram1~24_combout ;
wire \SIG_GEN|Ram1~33_combout ;
wire \SIG_GEN|Ram1~27_combout ;
wire \SIG_GEN|Ram1~26_combout ;
wire \SIG_GEN|Ram1~28_combout ;
wire \SIG_GEN|Ram1~30_combout ;
wire \SIG_GEN|Ram0~5_combout ;
wire \SIG_GEN|Ram1~21_combout ;
wire \SIG_GEN|Ram1~23_combout ;
wire \SIG_GEN|Ram1~25_combout ;
wire \SIG_GEN|Ram0~4_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout ;
wire \SIG_GEN|Ram1~47_combout ;
wire \SIG_GEN|Ram1~48_combout ;
wire \SIG_GEN|Ram1~49_combout ;
wire \SIG_GEN|Ram1~50_combout ;
wire \SIG_GEN|Ram1~46_combout ;
wire \SIG_GEN|Ram1~51_combout ;
wire \SIG_GEN|Ram1~42_combout ;
wire \SIG_GEN|Ram1~41_combout ;
wire \SIG_GEN|Ram1~43_combout ;
wire \SIG_GEN|Ram1~40_combout ;
wire \SIG_GEN|Ram1~44_combout ;
wire \SIG_GEN|Ram1~36_combout ;
wire \SIG_GEN|Ram1~35_combout ;
wire \SIG_GEN|Ram1~38_combout ;
wire \SIG_GEN|Ram1~37_combout ;
wire \SIG_GEN|Ram1~39_combout ;
wire \SIG_GEN|Ram0~6_combout ;
wire \SIG_GEN|Ram0~7_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout ;
wire \SIG_GEN|Ram1~53_combout ;
wire \SIG_GEN|Ram1~57_combout ;
wire \SIG_GEN|Ram1~55_combout ;
wire \SIG_GEN|Ram1~54_combout ;
wire \SIG_GEN|Ram1~56_combout ;
wire \SIG_GEN|Ram1~58_combout ;
wire \SIG_GEN|Ram1~70_combout ;
wire \SIG_GEN|Ram1~61_combout ;
wire \SIG_GEN|Ram1~60_combout ;
wire \SIG_GEN|Ram1~69_combout ;
wire \SIG_GEN|Ram1~59_combout ;
wire \SIG_GEN|Ram1~71_combout ;
wire \SIG_GEN|Ram1~62_combout ;
wire \SIG_GEN|Ram1~63_combout ;
wire \SIG_GEN|Ram1~64_combout ;
wire \SIG_GEN|Ram1~65_combout ;
wire \SIG_GEN|Ram1~66_combout ;
wire \SIG_GEN|Ram1~67_combout ;
wire \SIG_GEN|Ram0~8_combout ;
wire \SIG_GEN|Ram0~9_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ;
wire \SIG_GEN|Ram0~23_combout ;
wire \SIG_GEN|Ram0~24_combout ;
wire \SIG_GEN|Ram0~25_combout ;
wire \SIG_GEN|Ram0~26_combout ;
wire \SIG_GEN|Ram0~22_combout ;
wire \SIG_GEN|Ram0~27_combout ;
wire \SIG_GEN|Ram0~18_combout ;
wire \SIG_GEN|Ram0~17_combout ;
wire \SIG_GEN|Ram0~19_combout ;
wire \SIG_GEN|Ram0~20_combout ;
wire \SIG_GEN|Ram0~16_combout ;
wire \SIG_GEN|Ram0~21_combout ;
wire \SIG_GEN|Ram0~28_combout ;
wire \SIG_GEN|Ram0~31_combout ;
wire \SIG_GEN|Ram0~29_combout ;
wire \SIG_GEN|Ram0~30_combout ;
wire \SIG_GEN|Ram0~32_combout ;
wire \SIG_GEN|Ram0~14_combout ;
wire \SIG_GEN|Ram0~11_combout ;
wire \SIG_GEN|Ram0~12_combout ;
wire \SIG_GEN|Ram0~13_combout ;
wire \SIG_GEN|Ram0~10_combout ;
wire \SIG_GEN|Ram0~15_combout ;
wire \SIG_GEN|Ram0~33_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout ;
wire \SIG_GEN|Ram1~102_combout ;
wire \SIG_GEN|Ram1~103_combout ;
wire \SIG_GEN|Ram0~36_combout ;
wire \SIG_GEN|Ram1~105_combout ;
wire \SIG_GEN|Ram1~106_combout ;
wire \SIG_GEN|Ram0~37_combout ;
wire \SIG_GEN|Ram1~108_combout ;
wire \SIG_GEN|Ram0~38_combout ;
wire \SIG_GEN|Ram0~39_combout ;
wire \SIG_GEN|Ram1~112_combout ;
wire \SIG_GEN|Ram1~111_combout ;
wire \SIG_GEN|Ram0~40_combout ;
wire \SIG_GEN|Ram1~98_combout ;
wire \SIG_GEN|Ram1~97_combout ;
wire \SIG_GEN|Ram0~34_combout ;
wire \SIG_GEN|Ram1~100_combout ;
wire \SIG_GEN|Ram0~35_combout ;
wire \SIG_GEN|Ram0~41_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout ;
wire \SIG_GEN|Ram1~118_combout ;
wire \SIG_GEN|Ram1~115_combout ;
wire \SIG_GEN|Ram1~116_combout ;
wire \SIG_GEN|Ram0~42_combout ;
wire \SIG_GEN|Ram0~43_combout ;
wire \SIG_GEN|Ram1~129_combout ;
wire \SIG_GEN|Ram1~128_combout ;
wire \SIG_GEN|Ram0~48_combout ;
wire \SIG_GEN|Ram1~123_combout ;
wire \SIG_GEN|Ram0~45_combout ;
wire \SIG_GEN|Ram1~124_combout ;
wire \SIG_GEN|Ram0~46_combout ;
wire \SIG_GEN|Ram1~120_combout ;
wire \SIG_GEN|Ram1~121_combout ;
wire \SIG_GEN|Ram0~44_combout ;
wire \SIG_GEN|Ram0~47_combout ;
wire \SIG_GEN|Ram0~49_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ;
wire \SIG_GEN|Ram0~57_combout ;
wire \SIG_GEN|Ram0~56_combout ;
wire \SIG_GEN|Ram0~58_combout ;
wire \SIG_GEN|Ram0~59_combout ;
wire \SIG_GEN|Ram0~60_combout ;
wire \SIG_GEN|Ram0~61_combout ;
wire \SIG_GEN|Ram0~63_combout ;
wire \SIG_GEN|Ram0~62_combout ;
wire \SIG_GEN|Ram0~64_combout ;
wire \SIG_GEN|Ram0~65_combout ;
wire \SIG_GEN|Ram0~66_combout ;
wire \SIG_GEN|Ram0~67_combout ;
wire \SIG_GEN|Ram0~72_combout ;
wire \SIG_GEN|Ram0~68_combout ;
wire \SIG_GEN|Ram0~70_combout ;
wire \SIG_GEN|Ram0~69_combout ;
wire \SIG_GEN|Ram0~71_combout ;
wire \SIG_GEN|Ram0~73_combout ;
wire \SIG_GEN|Ram0~54_combout ;
wire \SIG_GEN|Ram0~52_combout ;
wire \SIG_GEN|Ram0~51_combout ;
wire \SIG_GEN|Ram0~53_combout ;
wire \SIG_GEN|Ram0~50_combout ;
wire \SIG_GEN|Ram0~55_combout ;
wire \SIG_GEN|Ram0~74_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout ;
wire \SIG_GEN|Ram1~162_combout ;
wire \SIG_GEN|Ram1~161_combout ;
wire \SIG_GEN|Ram1~163_combout ;
wire \SIG_GEN|Ram1~164_combout ;
wire \SIG_GEN|Ram1~160_combout ;
wire \SIG_GEN|Ram1~165_combout ;
wire \SIG_GEN|Ram1~167_combout ;
wire \SIG_GEN|Ram1~168_combout ;
wire \SIG_GEN|Ram1~169_combout ;
wire \SIG_GEN|Ram1~170_combout ;
wire \SIG_GEN|Ram1~166_combout ;
wire \SIG_GEN|Ram1~171_combout ;
wire \SIG_GEN|Ram0~75_combout ;
wire \SIG_GEN|Ram1~174_combout ;
wire \SIG_GEN|Ram1~175_combout ;
wire \SIG_GEN|Ram1~176_combout ;
wire \SIG_GEN|Ram1~177_combout ;
wire \SIG_GEN|Ram1~173_combout ;
wire \SIG_GEN|Ram1~178_combout ;
wire \SIG_GEN|Ram1~154_combout ;
wire \SIG_GEN|Ram1~158_combout ;
wire \SIG_GEN|Ram1~155_combout ;
wire \SIG_GEN|Ram1~156_combout ;
wire \SIG_GEN|Ram1~157_combout ;
wire \SIG_GEN|Ram1~159_combout ;
wire \SIG_GEN|Ram0~76_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout ;
wire \SIG_GEN|Ram1~201_combout ;
wire \SIG_GEN|Ram1~200_combout ;
wire \SIG_GEN|Ram1~202_combout ;
wire \SIG_GEN|Ram1~203_combout ;
wire \SIG_GEN|Ram1~199_combout ;
wire \SIG_GEN|Ram1~204_combout ;
wire \SIG_GEN|Ram1~193_combout ;
wire \SIG_GEN|Ram1~194_combout ;
wire \SIG_GEN|Ram1~195_combout ;
wire \SIG_GEN|Ram1~196_combout ;
wire \SIG_GEN|Ram1~192_combout ;
wire \SIG_GEN|Ram1~197_combout ;
wire \SIG_GEN|Ram1~186_combout ;
wire \SIG_GEN|Ram1~190_combout ;
wire \SIG_GEN|Ram1~187_combout ;
wire \SIG_GEN|Ram1~188_combout ;
wire \SIG_GEN|Ram1~189_combout ;
wire \SIG_GEN|Ram1~191_combout ;
wire \SIG_GEN|Ram0~77_combout ;
wire \SIG_GEN|Ram1~182_combout ;
wire \SIG_GEN|Ram1~181_combout ;
wire \SIG_GEN|Ram1~183_combout ;
wire \SIG_GEN|Ram1~184_combout ;
wire \SIG_GEN|Ram1~180_combout ;
wire \SIG_GEN|Ram1~185_combout ;
wire \SIG_GEN|Ram0~78_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout ;
wire \SIG_GEN|Ram1~229_combout ;
wire \SIG_GEN|Ram1~226_combout ;
wire \SIG_GEN|Ram1~227_combout ;
wire \SIG_GEN|Ram1~228_combout ;
wire \SIG_GEN|Ram1~225_combout ;
wire \SIG_GEN|Ram1~230_combout ;
wire \SIG_GEN|Ram1~219_combout ;
wire \SIG_GEN|Ram1~220_combout ;
wire \SIG_GEN|Ram1~221_combout ;
wire \SIG_GEN|Ram1~222_combout ;
wire \SIG_GEN|Ram1~218_combout ;
wire \SIG_GEN|Ram1~223_combout ;
wire \SIG_GEN|Ram1~216_combout ;
wire \SIG_GEN|Ram1~214_combout ;
wire \SIG_GEN|Ram1~213_combout ;
wire \SIG_GEN|Ram1~215_combout ;
wire \SIG_GEN|Ram1~212_combout ;
wire \SIG_GEN|Ram1~217_combout ;
wire \SIG_GEN|Ram0~79_combout ;
wire \SIG_GEN|Ram1~210_combout ;
wire \SIG_GEN|Ram1~208_combout ;
wire \SIG_GEN|Ram1~207_combout ;
wire \SIG_GEN|Ram1~209_combout ;
wire \SIG_GEN|Ram1~206_combout ;
wire \SIG_GEN|Ram1~211_combout ;
wire \SIG_GEN|Ram0~80_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ;
wire \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~35 ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ;
wire \SIG_GEN|Ram1~2_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ;
wire \SIG_GEN|Ram1~7_combout ;
wire \SIG_GEN|Ram1~10_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ;
wire \SIG_GEN|Ram1~17_combout ;
wire \SIG_GEN|Ram1~20_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout ;
wire \SIG_GEN|Ram1~34_combout ;
wire \SIG_GEN|Ram1~31_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ;
wire \SIG_GEN|Ram1~45_combout ;
wire \SIG_GEN|Ram1~52_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout ;
wire \SIG_GEN|Ram1~68_combout ;
wire \SIG_GEN|Ram1~72_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ;
wire \SIG_GEN|Ram1~80_combout ;
wire \SIG_GEN|Ram1~92_combout ;
wire \SIG_GEN|Ram1~93_combout ;
wire \SIG_GEN|Ram1~79_combout ;
wire \SIG_GEN|Ram1~94_combout ;
wire \SIG_GEN|Ram1~95_combout ;
wire \SIG_GEN|Ram1~85_combout ;
wire \SIG_GEN|Ram1~89_combout ;
wire \SIG_GEN|Ram1~86_combout ;
wire \SIG_GEN|Ram1~87_combout ;
wire \SIG_GEN|Ram1~88_combout ;
wire \SIG_GEN|Ram1~90_combout ;
wire \SIG_GEN|Ram1~81_combout ;
wire \SIG_GEN|Ram1~82_combout ;
wire \SIG_GEN|Ram1~83_combout ;
wire \SIG_GEN|Ram1~84_combout ;
wire \SIG_GEN|Ram1~91_combout ;
wire \SIG_GEN|Ram1~75_combout ;
wire \SIG_GEN|Ram1~74_combout ;
wire \SIG_GEN|Ram1~76_combout ;
wire \SIG_GEN|Ram1~77_combout ;
wire \SIG_GEN|Ram1~73_combout ;
wire \SIG_GEN|Ram1~78_combout ;
wire \SIG_GEN|Ram1~96_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout ;
wire \SIG_GEN|Ram1~107_combout ;
wire \SIG_GEN|Ram1~109_combout ;
wire \SIG_GEN|Ram1~104_combout ;
wire \SIG_GEN|Ram1~110_combout ;
wire \SIG_GEN|Ram1~113_combout ;
wire \SIG_GEN|Ram1~99_combout ;
wire \SIG_GEN|Ram1~101_combout ;
wire \SIG_GEN|Ram1~114_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout ;
wire \SIG_GEN|Ram1~125_combout ;
wire \SIG_GEN|Ram1~126_combout ;
wire \SIG_GEN|Ram1~122_combout ;
wire \SIG_GEN|Ram1~127_combout ;
wire \SIG_GEN|Ram1~117_combout ;
wire \SIG_GEN|Ram1~119_combout ;
wire \SIG_GEN|Ram1~130_combout ;
wire \SIG_GEN|Ram1~131_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ;
wire \SIG_GEN|Ram1~133_combout ;
wire \SIG_GEN|Ram1~134_combout ;
wire \SIG_GEN|Ram1~135_combout ;
wire \SIG_GEN|Ram1~132_combout ;
wire \SIG_GEN|Ram1~136_combout ;
wire \SIG_GEN|Ram1~137_combout ;
wire \SIG_GEN|Ram1~300_combout ;
wire \SIG_GEN|Ram1~301_combout ;
wire \SIG_GEN|Ram1~151_combout ;
wire \SIG_GEN|Ram1~150_combout ;
wire \SIG_GEN|Ram1~152_combout ;
wire \SIG_GEN|Ram1~141_combout ;
wire \SIG_GEN|Ram1~138_combout ;
wire \SIG_GEN|Ram1~139_combout ;
wire \SIG_GEN|Ram1~140_combout ;
wire \SIG_GEN|Ram1~142_combout ;
wire \SIG_GEN|Ram1~144_combout ;
wire \SIG_GEN|Ram1~145_combout ;
wire \SIG_GEN|Ram1~146_combout ;
wire \SIG_GEN|Ram1~143_combout ;
wire \SIG_GEN|Ram1~147_combout ;
wire \SIG_GEN|Ram1~148_combout ;
wire \SIG_GEN|Ram1~149_combout ;
wire \SIG_GEN|Ram1~153_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout ;
wire \SIG_GEN|Ram1~172_combout ;
wire \SIG_GEN|Ram1~179_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout ;
wire \SIG_GEN|Ram1~198_combout ;
wire \SIG_GEN|Ram1~205_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ;
wire \SIG_GEN|Ram1~224_combout ;
wire \SIG_GEN|Ram1~231_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ;
wire \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35 ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \SIG_GEN|signal[2]~25 ;
wire \SIG_GEN|signal[3]~27 ;
wire \SIG_GEN|signal[4]~29 ;
wire \SIG_GEN|signal[5]~31 ;
wire \SIG_GEN|signal[6]~33 ;
wire \SIG_GEN|signal[7]~35 ;
wire \SIG_GEN|signal[8]~37 ;
wire \SIG_GEN|signal[9]~39 ;
wire \SIG_GEN|signal[10]~41 ;
wire \SIG_GEN|signal[11]~43 ;
wire \SIG_GEN|signal[12]~45 ;
wire \SIG_GEN|signal[13]~47 ;
wire \SIG_GEN|signal[14]~49 ;
wire \SIG_GEN|signal[15]~51 ;
wire \SIG_GEN|signal[16]~53 ;
wire \SIG_GEN|signal[17]~55 ;
wire \SIG_GEN|signal[18]~56_combout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a1 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a2 ;
wire \SIG_GEN|signal[3]~26_combout ;
wire \SIG_GEN|signal[4]~28_combout ;
wire \SIG_GEN|signal[5]~30_combout ;
wire \SIG_GEN|signal[6]~32_combout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a4 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a5 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a6 ;
wire \SIG_GEN|signal[7]~34_combout ;
wire \SIG_GEN|signal[8]~36_combout ;
wire \SIG_GEN|signal[9]~38_combout ;
wire \SIG_GEN|signal[10]~40_combout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a8 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a9 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a10 ;
wire \SIG_GEN|signal[11]~42_combout ;
wire \SIG_GEN|signal[12]~44_combout ;
wire \SIG_GEN|signal[13]~46_combout ;
wire \SIG_GEN|signal[14]~48_combout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a12 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a13 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a14 ;
wire \SIG_GEN|signal[15]~50_combout ;
wire \SIG_GEN|signal[16]~52_combout ;
wire \SIG_GEN|signal[17]~54_combout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a16 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a17 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~dataout ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~0 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~1 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~2 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~3 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~4 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~5 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~6 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~7 ;
wire \osc_instance|Mult0|auto_generated|mac_mult1~8 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a18 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~dataout ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~0 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~1 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~2 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~3 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~4 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~5 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~6 ;
wire \osc_instance|Mult0|auto_generated|mac_mult3~7 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~dataout ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \osc_instance|Mult0|auto_generated|op_1~1 ;
wire \osc_instance|Mult0|auto_generated|op_1~2_combout ;
wire \osc_instance|ValforVGA[2]~19_combout ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \osc_instance|Mult0|auto_generated|op_1~3 ;
wire \osc_instance|Mult0|auto_generated|op_1~4_combout ;
wire \osc_instance|ValforVGA[3]~18_combout ;
wire \osc_instance|Equal31~2_combout ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \osc_instance|Mult0|auto_generated|op_1~5 ;
wire \osc_instance|Mult0|auto_generated|op_1~7 ;
wire \osc_instance|Mult0|auto_generated|op_1~9 ;
wire \osc_instance|Mult0|auto_generated|op_1~11 ;
wire \osc_instance|Mult0|auto_generated|op_1~12_combout ;
wire \osc_instance|Mult0|auto_generated|op_1~10_combout ;
wire \osc_instance|Mult0|auto_generated|op_1~8_combout ;
wire \osc_instance|Mult0|auto_generated|op_1~6_combout ;
wire \osc_instance|ValforVGA[4]~7 ;
wire \osc_instance|ValforVGA[5]~9 ;
wire \osc_instance|ValforVGA[6]~11 ;
wire \osc_instance|ValforVGA[7]~12_combout ;
wire \osc_instance|ValforVGA[6]~10_combout ;
wire \osc_instance|Equal31~4_combout ;
wire \osc_instance|Mult0|auto_generated|op_1~0_combout ;
wire \osc_instance|ValforVGA[1]~20_combout ;
wire \osc_instance|ValforVGA[0]~21_combout ;
wire \osc_instance|Equal31~1_combout ;
wire \osc_instance|ValforVGA[4]~6_combout ;
wire \osc_instance|ValforVGA[5]~8_combout ;
wire \osc_instance|Equal31~3_combout ;
wire \osc_instance|Equal31~5_combout ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \osc_instance|Mult0|auto_generated|op_1~13 ;
wire \osc_instance|Mult0|auto_generated|op_1~14_combout ;
wire \osc_instance|ValforVGA[7]~13 ;
wire \osc_instance|ValforVGA[8]~14_combout ;
wire \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \osc_instance|Mult0|auto_generated|op_1~15 ;
wire \osc_instance|Mult0|auto_generated|op_1~16_combout ;
wire \osc_instance|ValforVGA[8]~15 ;
wire \osc_instance|ValforVGA[9]~16_combout ;
wire \osc_instance|Equal31~0_combout ;
wire \osc_instance|LessThan6~1_cout ;
wire \osc_instance|LessThan6~3_cout ;
wire \osc_instance|LessThan6~5_cout ;
wire \osc_instance|LessThan6~7_cout ;
wire \osc_instance|LessThan6~9_cout ;
wire \osc_instance|LessThan6~11_cout ;
wire \osc_instance|LessThan6~13_cout ;
wire \osc_instance|LessThan6~15_cout ;
wire \osc_instance|LessThan6~17_cout ;
wire \osc_instance|LessThan6~18_combout ;
wire \osc_instance|LessThan7~1_cout ;
wire \osc_instance|LessThan7~3_cout ;
wire \osc_instance|LessThan7~5_cout ;
wire \osc_instance|LessThan7~7_cout ;
wire \osc_instance|LessThan7~9_cout ;
wire \osc_instance|LessThan7~11_cout ;
wire \osc_instance|LessThan7~13_cout ;
wire \osc_instance|LessThan7~15_cout ;
wire \osc_instance|LessThan7~17_cout ;
wire \osc_instance|LessThan7~18_combout ;
wire \osc_instance|LessThan5~1_cout ;
wire \osc_instance|LessThan5~3_cout ;
wire \osc_instance|LessThan5~5_cout ;
wire \osc_instance|LessThan5~7_cout ;
wire \osc_instance|LessThan5~9_cout ;
wire \osc_instance|LessThan5~11_cout ;
wire \osc_instance|LessThan5~13_cout ;
wire \osc_instance|LessThan5~15_cout ;
wire \osc_instance|LessThan5~17_cout ;
wire \osc_instance|LessThan5~18_combout ;
wire \osc_instance|LessThan4~1_cout ;
wire \osc_instance|LessThan4~3_cout ;
wire \osc_instance|LessThan4~5_cout ;
wire \osc_instance|LessThan4~7_cout ;
wire \osc_instance|LessThan4~9_cout ;
wire \osc_instance|LessThan4~11_cout ;
wire \osc_instance|LessThan4~13_cout ;
wire \osc_instance|LessThan4~15_cout ;
wire \osc_instance|LessThan4~17_cout ;
wire \osc_instance|LessThan4~18_combout ;
wire \osc_instance|b_data~2_combout ;
wire \osc_instance|b_data~3_combout ;
wire \osc_instance|always5~4_combout ;
wire \osc_instance|always5~3_combout ;
wire \osc_instance|always5~2_combout ;
wire \osc_instance|b_data~5_combout ;
wire \osc_instance|b_data~4_combout ;
wire \osc_instance|always5~7_combout ;
wire \osc_instance|always5~5_combout ;
wire \osc_instance|always5~6_combout ;
wire \osc_instance|always5~8_combout ;
wire \osc_instance|always5~9_combout ;
wire \osc_instance|always5~10_combout ;
wire \osc_instance|b_data~6_combout ;
wire \osc_instance|b_data~19_combout ;
wire \osc_instance|b_data[0]~feeder_combout ;
wire \osc_instance|b_data[1]~feeder_combout ;
wire \osc_instance|b_data[2]~feeder_combout ;
wire \osc_instance|b_data[3]~feeder_combout ;
wire \osc_instance|b_data[4]~feeder_combout ;
wire \osc_instance|b_data[5]~feeder_combout ;
wire \osc_instance|b_data[6]~feeder_combout ;
wire \osc_instance|b_data[7]~feeder_combout ;
wire \osc_instance|g_data~3_combout ;
wire \osc_instance|g_data~2_combout ;
wire \osc_instance|g_data~4_combout ;
wire \osc_instance|g_data~5_combout ;
wire \osc_instance|g_data~7_combout ;
wire \osc_instance|g_data~6_combout ;
wire \osc_instance|g_data~8_combout ;
wire \osc_instance|g_data~9_combout ;
wire \osc_instance|b_data~7_combout ;
wire \osc_instance|g_data~10_combout ;
wire \osc_instance|r_data~0_combout ;
wire \osc_instance|r_data[0]~feeder_combout ;
wire \osc_instance|r_data[1]~feeder_combout ;
wire \osc_instance|r_data[2]~feeder_combout ;
wire \osc_instance|r_data[3]~feeder_combout ;
wire \osc_instance|r_data[4]~feeder_combout ;
wire \osc_instance|r_data[6]~feeder_combout ;
wire \osc_instance|r_data[7]~feeder_combout ;
wire [9:0] \osc_instance|ValforVGA ;
wire [18:0] \SIG_GEN|signal ;
wire [28:0] \osc_instance|Mult0|auto_generated|w143w ;
wire [3:0] \osc_instance|Qc ;
wire [10:0] \osc_instance|VGA_ins|h_cnt ;
wire [31:0] \osc_instance|mov ;
wire [3:0] \osc_instance|Ic ;
wire [31:0] \osc_instance|index ;
wire [31:0] \SIG_GEN|bit_ctl ;
wire [31:0] \SIG_GEN|timing ;
wire [7:0] \SIG_GEN|sineaddr ;
wire [7:0] \osc_instance|b_data ;
wire [7:0] \osc_instance|g_data ;
wire [7:0] \osc_instance|r_data ;
wire [9:0] \osc_instance|oldValforVGA ;
wire [10:0] \osc_instance|VGA_ins|v_cnt ;
wire [3:0] \SIG_GEN|i ;
wire [3:0] \SIG_GEN|q ;
wire [31:0] \osc_instance|cf_count ;
wire [31:0] \osc_instance|j ;
wire [7:0] \SIG_GEN|cosaddr ;

wire [17:0] \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [3:0] \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [3:0] \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [3:0] \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [3:0] \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \osc_instance|Mult0|auto_generated|mac_out4~0  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \osc_instance|Mult0|auto_generated|mac_out4~1  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \osc_instance|Mult0|auto_generated|mac_out4~2  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \osc_instance|Mult0|auto_generated|mac_out4~3  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \osc_instance|Mult0|auto_generated|mac_out4~4  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \osc_instance|Mult0|auto_generated|mac_out4~5  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \osc_instance|Mult0|auto_generated|mac_out4~6  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \osc_instance|Mult0|auto_generated|mac_out4~7  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \osc_instance|Mult0|auto_generated|mac_out4~dataout  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT8  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT9  = \osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];

assign \osc_instance|Mult0|auto_generated|mac_out2~0  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \osc_instance|Mult0|auto_generated|mac_out2~1  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \osc_instance|Mult0|auto_generated|mac_out2~2  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \osc_instance|Mult0|auto_generated|mac_out2~3  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \osc_instance|Mult0|auto_generated|mac_out2~4  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \osc_instance|Mult0|auto_generated|mac_out2~5  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \osc_instance|Mult0|auto_generated|mac_out2~6  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \osc_instance|Mult0|auto_generated|mac_out2~7  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \osc_instance|Mult0|auto_generated|mac_out2~8  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \osc_instance|Mult0|auto_generated|w143w [0] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \osc_instance|Mult0|auto_generated|w143w [1] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \osc_instance|Mult0|auto_generated|w143w [2] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \osc_instance|Mult0|auto_generated|w143w [3] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \osc_instance|Mult0|auto_generated|w143w [4] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \osc_instance|Mult0|auto_generated|w143w [5] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \osc_instance|Mult0|auto_generated|w143w [6] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \osc_instance|Mult0|auto_generated|w143w [7] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \osc_instance|Mult0|auto_generated|w143w [8] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \osc_instance|Mult0|auto_generated|w143w [9] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \osc_instance|Mult0|auto_generated|w143w [10] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \osc_instance|Mult0|auto_generated|w143w [11] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \osc_instance|Mult0|auto_generated|w143w [12] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \osc_instance|Mult0|auto_generated|w143w [13] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \osc_instance|Mult0|auto_generated|w143w [14] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \osc_instance|Mult0|auto_generated|w143w [15] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \osc_instance|Mult0|auto_generated|w143w [16] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \osc_instance|Mult0|auto_generated|w143w [17] = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT26  = \osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \osc_instance|Ic [0] = \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \osc_instance|Ic [1] = \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \osc_instance|Ic [2] = \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \osc_instance|Ic [3] = \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \osc_instance|Qc [0] = \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \osc_instance|Qc [1] = \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \osc_instance|Mult0|auto_generated|mac_mult3~0  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \osc_instance|Mult0|auto_generated|mac_mult3~1  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \osc_instance|Mult0|auto_generated|mac_mult3~2  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \osc_instance|Mult0|auto_generated|mac_mult3~3  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \osc_instance|Mult0|auto_generated|mac_mult3~4  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \osc_instance|Mult0|auto_generated|mac_mult3~5  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \osc_instance|Mult0|auto_generated|mac_mult3~6  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \osc_instance|Mult0|auto_generated|mac_mult3~7  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \osc_instance|Mult0|auto_generated|mac_mult3~dataout  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT1  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT2  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT3  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT4  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT5  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT6  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT7  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT8  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT9  = \osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];

assign \osc_instance|Mult0|auto_generated|mac_mult1~0  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \osc_instance|Mult0|auto_generated|mac_mult1~1  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \osc_instance|Mult0|auto_generated|mac_mult1~2  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \osc_instance|Mult0|auto_generated|mac_mult1~3  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \osc_instance|Mult0|auto_generated|mac_mult1~4  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \osc_instance|Mult0|auto_generated|mac_mult1~5  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \osc_instance|Mult0|auto_generated|mac_mult1~6  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \osc_instance|Mult0|auto_generated|mac_mult1~7  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \osc_instance|Mult0|auto_generated|mac_mult1~8  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \osc_instance|Mult0|auto_generated|mac_mult1~dataout  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT1  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT2  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT3  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT4  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT5  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT6  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT7  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT8  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT9  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT10  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT11  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT12  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT13  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT14  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT15  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT16  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT17  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT18  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT19  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT20  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT21  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT22  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT23  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT24  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT25  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT26  = \osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0~portbdataout  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a1  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a2  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a18  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3~portbdataout  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a4  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a5  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a6  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];

assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7~portbdataout  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a8  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a9  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a10  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11~portbdataout  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a12  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a13  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [2];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a14  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [3];

assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15~portbdataout  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a16  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [1];
assign \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a17  = \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [2];

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \VGA_CLK~output (
	.i(!\osc_instance|vga_clk_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \VGA_VS~output (
	.i(\osc_instance|VGA_ins|VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N16
cycloneiv_io_obuf \VGA_HS~output (
	.i(\osc_instance|VGA_ins|HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N9
cycloneiv_io_obuf \VGA_BLANK_n~output (
	.i(\osc_instance|VGA_ins|BLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_n~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_n~output .bus_hold = "false";
defparam \VGA_BLANK_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \VGA_B[0]~output (
	.i(\osc_instance|b_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \VGA_B[1]~output (
	.i(\osc_instance|b_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \VGA_B[2]~output (
	.i(\osc_instance|b_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N2
cycloneiv_io_obuf \VGA_B[3]~output (
	.i(\osc_instance|b_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \VGA_B[4]~output (
	.i(\osc_instance|b_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N9
cycloneiv_io_obuf \VGA_B[5]~output (
	.i(\osc_instance|b_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N2
cycloneiv_io_obuf \VGA_B[6]~output (
	.i(\osc_instance|b_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \VGA_B[7]~output (
	.i(\osc_instance|b_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \VGA_G[0]~output (
	.i(\osc_instance|g_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \VGA_G[1]~output (
	.i(\osc_instance|g_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \VGA_G[2]~output (
	.i(\osc_instance|g_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \VGA_G[3]~output (
	.i(\osc_instance|g_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \VGA_G[4]~output (
	.i(\osc_instance|g_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \VGA_G[5]~output (
	.i(\osc_instance|g_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \VGA_G[6]~output (
	.i(\osc_instance|g_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \VGA_G[7]~output (
	.i(\osc_instance|g_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \VGA_R[0]~output (
	.i(\osc_instance|r_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \VGA_R[1]~output (
	.i(\osc_instance|r_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \VGA_R[2]~output (
	.i(\osc_instance|r_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \VGA_R[3]~output (
	.i(\osc_instance|r_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \VGA_R[4]~output (
	.i(\osc_instance|r_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \VGA_R[5]~output (
	.i(\osc_instance|r_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \VGA_R[6]~output (
	.i(\osc_instance|r_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \VGA_R[7]~output (
	.i(\osc_instance|r_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y87_N18
cycloneiv_lcell_comb \osc_instance|vga_clk_reg~0 (
// Equation(s):
// \osc_instance|vga_clk_reg~0_combout  = !\osc_instance|vga_clk_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|vga_clk_reg~q ),
	.cin(gnd),
	.combout(\osc_instance|vga_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|vga_clk_reg~0 .lut_mask = 16'h00FF;
defparam \osc_instance|vga_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y87_N28
cycloneiv_lcell_comb \osc_instance|vga_clk_reg~feeder (
// Equation(s):
// \osc_instance|vga_clk_reg~feeder_combout  = \osc_instance|vga_clk_reg~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|vga_clk_reg~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|vga_clk_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|vga_clk_reg~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|vga_clk_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y87_N29
dffeas \osc_instance|vga_clk_reg (
	.clk(\CLOCK_50~input_o ),
	.d(\osc_instance|vga_clk_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|vga_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|vga_clk_reg .is_wysiwyg = "true";
defparam \osc_instance|vga_clk_reg .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G23
cycloneiv_clkctrl \osc_instance|vga_clk_reg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\osc_instance|vga_clk_reg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\osc_instance|vga_clk_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \osc_instance|vga_clk_reg~clkctrl .clock_type = "global clock";
defparam \osc_instance|vga_clk_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N4
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~0_combout  = \osc_instance|VGA_ins|v_cnt [0] $ (VCC)
// \osc_instance|VGA_ins|Add4~1  = CARRY(\osc_instance|VGA_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add4~0_combout ),
	.cout(\osc_instance|VGA_ins|Add4~1 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~0 .lut_mask = 16'h33CC;
defparam \osc_instance|VGA_ins|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N6
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~2_combout  = (\osc_instance|VGA_ins|v_cnt [1] & (!\osc_instance|VGA_ins|Add4~1 )) # (!\osc_instance|VGA_ins|v_cnt [1] & ((\osc_instance|VGA_ins|Add4~1 ) # (GND)))
// \osc_instance|VGA_ins|Add4~3  = CARRY((!\osc_instance|VGA_ins|Add4~1 ) # (!\osc_instance|VGA_ins|v_cnt [1]))

	.dataa(\osc_instance|VGA_ins|v_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~1 ),
	.combout(\osc_instance|VGA_ins|Add4~2_combout ),
	.cout(\osc_instance|VGA_ins|Add4~3 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~2 .lut_mask = 16'h5A5F;
defparam \osc_instance|VGA_ins|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~4 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~4_combout  = (\osc_instance|VGA_ins|v_cnt [2] & (\osc_instance|VGA_ins|Add4~3  $ (GND))) # (!\osc_instance|VGA_ins|v_cnt [2] & (!\osc_instance|VGA_ins|Add4~3  & VCC))
// \osc_instance|VGA_ins|Add4~5  = CARRY((\osc_instance|VGA_ins|v_cnt [2] & !\osc_instance|VGA_ins|Add4~3 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~3 ),
	.combout(\osc_instance|VGA_ins|Add4~4_combout ),
	.cout(\osc_instance|VGA_ins|Add4~5 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~4 .lut_mask = 16'hA50A;
defparam \osc_instance|VGA_ins|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|v_cnt~2 (
// Equation(s):
// \osc_instance|VGA_ins|v_cnt~2_combout  = (\osc_instance|VGA_ins|Add4~4_combout  & ((!\osc_instance|VGA_ins|Equal1~1_combout ) # (!\osc_instance|VGA_ins|Equal1~0_combout )))

	.dataa(\osc_instance|VGA_ins|Equal1~0_combout ),
	.datab(\osc_instance|VGA_ins|Add4~4_combout ),
	.datac(\osc_instance|VGA_ins|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt~2 .lut_mask = 16'h4C4C;
defparam \osc_instance|VGA_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~0_combout  = \osc_instance|VGA_ins|h_cnt [0] $ (VCC)
// \osc_instance|VGA_ins|Add5~1  = CARRY(\osc_instance|VGA_ins|h_cnt [0])

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add5~0_combout ),
	.cout(\osc_instance|VGA_ins|Add5~1 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~0 .lut_mask = 16'h33CC;
defparam \osc_instance|VGA_ins|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N9
dffeas \osc_instance|VGA_ins|h_cnt[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~2_combout  = (\osc_instance|VGA_ins|h_cnt [1] & (!\osc_instance|VGA_ins|Add5~1 )) # (!\osc_instance|VGA_ins|h_cnt [1] & ((\osc_instance|VGA_ins|Add5~1 ) # (GND)))
// \osc_instance|VGA_ins|Add5~3  = CARRY((!\osc_instance|VGA_ins|Add5~1 ) # (!\osc_instance|VGA_ins|h_cnt [1]))

	.dataa(\osc_instance|VGA_ins|h_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~1 ),
	.combout(\osc_instance|VGA_ins|Add5~2_combout ),
	.cout(\osc_instance|VGA_ins|Add5~3 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~2 .lut_mask = 16'h5A5F;
defparam \osc_instance|VGA_ins|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N11
dffeas \osc_instance|VGA_ins|h_cnt[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~4 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~4_combout  = (\osc_instance|VGA_ins|h_cnt [2] & (\osc_instance|VGA_ins|Add5~3  $ (GND))) # (!\osc_instance|VGA_ins|h_cnt [2] & (!\osc_instance|VGA_ins|Add5~3  & VCC))
// \osc_instance|VGA_ins|Add5~5  = CARRY((\osc_instance|VGA_ins|h_cnt [2] & !\osc_instance|VGA_ins|Add5~3 ))

	.dataa(\osc_instance|VGA_ins|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~3 ),
	.combout(\osc_instance|VGA_ins|Add5~4_combout ),
	.cout(\osc_instance|VGA_ins|Add5~5 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~4 .lut_mask = 16'hA50A;
defparam \osc_instance|VGA_ins|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N13
dffeas \osc_instance|VGA_ins|h_cnt[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal0~2 (
// Equation(s):
// \osc_instance|VGA_ins|Equal0~2_combout  = (\osc_instance|VGA_ins|h_cnt [2] & (\osc_instance|VGA_ins|h_cnt [1] & \osc_instance|VGA_ins|h_cnt [0]))

	.dataa(\osc_instance|VGA_ins|h_cnt [2]),
	.datab(\osc_instance|VGA_ins|h_cnt [1]),
	.datac(\osc_instance|VGA_ins|h_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal0~2 .lut_mask = 16'h8080;
defparam \osc_instance|VGA_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N14
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~6 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~6_combout  = (\osc_instance|VGA_ins|h_cnt [3] & (!\osc_instance|VGA_ins|Add5~5 )) # (!\osc_instance|VGA_ins|h_cnt [3] & ((\osc_instance|VGA_ins|Add5~5 ) # (GND)))
// \osc_instance|VGA_ins|Add5~7  = CARRY((!\osc_instance|VGA_ins|Add5~5 ) # (!\osc_instance|VGA_ins|h_cnt [3]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~5 ),
	.combout(\osc_instance|VGA_ins|Add5~6_combout ),
	.cout(\osc_instance|VGA_ins|Add5~7 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~6 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N15
dffeas \osc_instance|VGA_ins|h_cnt[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~8 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~8_combout  = (\osc_instance|VGA_ins|h_cnt [4] & (\osc_instance|VGA_ins|Add5~7  $ (GND))) # (!\osc_instance|VGA_ins|h_cnt [4] & (!\osc_instance|VGA_ins|Add5~7  & VCC))
// \osc_instance|VGA_ins|Add5~9  = CARRY((\osc_instance|VGA_ins|h_cnt [4] & !\osc_instance|VGA_ins|Add5~7 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~7 ),
	.combout(\osc_instance|VGA_ins|Add5~8_combout ),
	.cout(\osc_instance|VGA_ins|Add5~9 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~8 .lut_mask = 16'hC30C;
defparam \osc_instance|VGA_ins|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N17
dffeas \osc_instance|VGA_ins|h_cnt[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~10 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~10_combout  = (\osc_instance|VGA_ins|h_cnt [5] & (!\osc_instance|VGA_ins|Add5~9 )) # (!\osc_instance|VGA_ins|h_cnt [5] & ((\osc_instance|VGA_ins|Add5~9 ) # (GND)))
// \osc_instance|VGA_ins|Add5~11  = CARRY((!\osc_instance|VGA_ins|Add5~9 ) # (!\osc_instance|VGA_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~9 ),
	.combout(\osc_instance|VGA_ins|Add5~10_combout ),
	.cout(\osc_instance|VGA_ins|Add5~11 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~10 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~16 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~16_combout  = (\osc_instance|VGA_ins|h_cnt [8] & (\osc_instance|VGA_ins|Add5~15  $ (GND))) # (!\osc_instance|VGA_ins|h_cnt [8] & (!\osc_instance|VGA_ins|Add5~15  & VCC))
// \osc_instance|VGA_ins|Add5~17  = CARRY((\osc_instance|VGA_ins|h_cnt [8] & !\osc_instance|VGA_ins|Add5~15 ))

	.dataa(\osc_instance|VGA_ins|h_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~15 ),
	.combout(\osc_instance|VGA_ins|Add5~16_combout ),
	.cout(\osc_instance|VGA_ins|Add5~17 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~16 .lut_mask = 16'hA50A;
defparam \osc_instance|VGA_ins|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~18 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~18_combout  = (\osc_instance|VGA_ins|h_cnt [9] & (!\osc_instance|VGA_ins|Add5~17 )) # (!\osc_instance|VGA_ins|h_cnt [9] & ((\osc_instance|VGA_ins|Add5~17 ) # (GND)))
// \osc_instance|VGA_ins|Add5~19  = CARRY((!\osc_instance|VGA_ins|Add5~17 ) # (!\osc_instance|VGA_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~17 ),
	.combout(\osc_instance|VGA_ins|Add5~18_combout ),
	.cout(\osc_instance|VGA_ins|Add5~19 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~18 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N2
cycloneiv_lcell_comb \osc_instance|VGA_ins|h_cnt~1 (
// Equation(s):
// \osc_instance|VGA_ins|h_cnt~1_combout  = (\osc_instance|VGA_ins|Add5~18_combout  & (((!\osc_instance|VGA_ins|Equal0~2_combout ) # (!\osc_instance|VGA_ins|Equal0~0_combout )) # (!\osc_instance|VGA_ins|Equal0~1_combout )))

	.dataa(\osc_instance|VGA_ins|Equal0~1_combout ),
	.datab(\osc_instance|VGA_ins|Equal0~0_combout ),
	.datac(\osc_instance|VGA_ins|Add5~18_combout ),
	.datad(\osc_instance|VGA_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt~1 .lut_mask = 16'h70F0;
defparam \osc_instance|VGA_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N3
dffeas \osc_instance|VGA_ins|h_cnt[9] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N28
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~20 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~20_combout  = \osc_instance|VGA_ins|Add5~19  $ (!\osc_instance|VGA_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(\osc_instance|VGA_ins|Add5~19 ),
	.combout(\osc_instance|VGA_ins|Add5~20_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~20 .lut_mask = 16'hF00F;
defparam \osc_instance|VGA_ins|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N29
dffeas \osc_instance|VGA_ins|h_cnt[10] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N28
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal0~0 (
// Equation(s):
// \osc_instance|VGA_ins|Equal0~0_combout  = (!\osc_instance|VGA_ins|h_cnt [10] & (!\osc_instance|VGA_ins|h_cnt [7] & (!\osc_instance|VGA_ins|h_cnt [5] & !\osc_instance|VGA_ins|h_cnt [6])))

	.dataa(\osc_instance|VGA_ins|h_cnt [10]),
	.datab(\osc_instance|VGA_ins|h_cnt [7]),
	.datac(\osc_instance|VGA_ins|h_cnt [5]),
	.datad(\osc_instance|VGA_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \osc_instance|VGA_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|h_cnt~0 (
// Equation(s):
// \osc_instance|VGA_ins|h_cnt~0_combout  = (\osc_instance|VGA_ins|Add5~10_combout  & (((!\osc_instance|VGA_ins|Equal0~2_combout ) # (!\osc_instance|VGA_ins|Equal0~0_combout )) # (!\osc_instance|VGA_ins|Equal0~1_combout )))

	.dataa(\osc_instance|VGA_ins|Equal0~1_combout ),
	.datab(\osc_instance|VGA_ins|Add5~10_combout ),
	.datac(\osc_instance|VGA_ins|Equal0~0_combout ),
	.datad(\osc_instance|VGA_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt~0 .lut_mask = 16'h4CCC;
defparam \osc_instance|VGA_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N1
dffeas \osc_instance|VGA_ins|h_cnt[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~12 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~12_combout  = (\osc_instance|VGA_ins|h_cnt [6] & (\osc_instance|VGA_ins|Add5~11  $ (GND))) # (!\osc_instance|VGA_ins|h_cnt [6] & (!\osc_instance|VGA_ins|Add5~11  & VCC))
// \osc_instance|VGA_ins|Add5~13  = CARRY((\osc_instance|VGA_ins|h_cnt [6] & !\osc_instance|VGA_ins|Add5~11 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~11 ),
	.combout(\osc_instance|VGA_ins|Add5~12_combout ),
	.cout(\osc_instance|VGA_ins|Add5~13 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~12 .lut_mask = 16'hC30C;
defparam \osc_instance|VGA_ins|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N21
dffeas \osc_instance|VGA_ins|h_cnt[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add5~14 (
// Equation(s):
// \osc_instance|VGA_ins|Add5~14_combout  = (\osc_instance|VGA_ins|h_cnt [7] & (!\osc_instance|VGA_ins|Add5~13 )) # (!\osc_instance|VGA_ins|h_cnt [7] & ((\osc_instance|VGA_ins|Add5~13 ) # (GND)))
// \osc_instance|VGA_ins|Add5~15  = CARRY((!\osc_instance|VGA_ins|Add5~13 ) # (!\osc_instance|VGA_ins|h_cnt [7]))

	.dataa(\osc_instance|VGA_ins|h_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add5~13 ),
	.combout(\osc_instance|VGA_ins|Add5~14_combout ),
	.cout(\osc_instance|VGA_ins|Add5~15 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add5~14 .lut_mask = 16'h5A5F;
defparam \osc_instance|VGA_ins|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y54_N23
dffeas \osc_instance|VGA_ins|h_cnt[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N4
cycloneiv_lcell_comb \osc_instance|VGA_ins|h_cnt~2 (
// Equation(s):
// \osc_instance|VGA_ins|h_cnt~2_combout  = (\osc_instance|VGA_ins|Add5~16_combout  & (((!\osc_instance|VGA_ins|Equal0~0_combout ) # (!\osc_instance|VGA_ins|Equal0~2_combout )) # (!\osc_instance|VGA_ins|Equal0~1_combout )))

	.dataa(\osc_instance|VGA_ins|Equal0~1_combout ),
	.datab(\osc_instance|VGA_ins|Equal0~2_combout ),
	.datac(\osc_instance|VGA_ins|Add5~16_combout ),
	.datad(\osc_instance|VGA_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt~2 .lut_mask = 16'h70F0;
defparam \osc_instance|VGA_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N5
dffeas \osc_instance|VGA_ins|h_cnt[8] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N6
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal0~1 (
// Equation(s):
// \osc_instance|VGA_ins|Equal0~1_combout  = (\osc_instance|VGA_ins|h_cnt [8] & (\osc_instance|VGA_ins|h_cnt [9] & (\osc_instance|VGA_ins|h_cnt [3] & \osc_instance|VGA_ins|h_cnt [4])))

	.dataa(\osc_instance|VGA_ins|h_cnt [8]),
	.datab(\osc_instance|VGA_ins|h_cnt [9]),
	.datac(\osc_instance|VGA_ins|h_cnt [3]),
	.datad(\osc_instance|VGA_ins|h_cnt [4]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \osc_instance|VGA_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal0~3 (
// Equation(s):
// \osc_instance|VGA_ins|Equal0~3_combout  = (\osc_instance|VGA_ins|Equal0~1_combout  & (\osc_instance|VGA_ins|Equal0~0_combout  & \osc_instance|VGA_ins|Equal0~2_combout ))

	.dataa(\osc_instance|VGA_ins|Equal0~1_combout ),
	.datab(\osc_instance|VGA_ins|Equal0~0_combout ),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|Equal0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal0~3 .lut_mask = 16'h8800;
defparam \osc_instance|VGA_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N27
dffeas \osc_instance|VGA_ins|v_cnt[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~6 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~6_combout  = (\osc_instance|VGA_ins|v_cnt [3] & (!\osc_instance|VGA_ins|Add4~5 )) # (!\osc_instance|VGA_ins|v_cnt [3] & ((\osc_instance|VGA_ins|Add4~5 ) # (GND)))
// \osc_instance|VGA_ins|Add4~7  = CARRY((!\osc_instance|VGA_ins|Add4~5 ) # (!\osc_instance|VGA_ins|v_cnt [3]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~5 ),
	.combout(\osc_instance|VGA_ins|Add4~6_combout ),
	.cout(\osc_instance|VGA_ins|Add4~7 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~6 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N2
cycloneiv_lcell_comb \osc_instance|VGA_ins|v_cnt~1 (
// Equation(s):
// \osc_instance|VGA_ins|v_cnt~1_combout  = (\osc_instance|VGA_ins|Add4~6_combout  & ((!\osc_instance|VGA_ins|Equal1~1_combout ) # (!\osc_instance|VGA_ins|Equal1~0_combout )))

	.dataa(\osc_instance|VGA_ins|Equal1~0_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|Equal1~1_combout ),
	.datad(\osc_instance|VGA_ins|Add4~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt~1 .lut_mask = 16'h5F00;
defparam \osc_instance|VGA_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N3
dffeas \osc_instance|VGA_ins|v_cnt[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~8 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~8_combout  = (\osc_instance|VGA_ins|v_cnt [4] & (\osc_instance|VGA_ins|Add4~7  $ (GND))) # (!\osc_instance|VGA_ins|v_cnt [4] & (!\osc_instance|VGA_ins|Add4~7  & VCC))
// \osc_instance|VGA_ins|Add4~9  = CARRY((\osc_instance|VGA_ins|v_cnt [4] & !\osc_instance|VGA_ins|Add4~7 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~7 ),
	.combout(\osc_instance|VGA_ins|Add4~8_combout ),
	.cout(\osc_instance|VGA_ins|Add4~9 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~8 .lut_mask = 16'hA50A;
defparam \osc_instance|VGA_ins|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N13
dffeas \osc_instance|VGA_ins|v_cnt[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N14
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~10 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~10_combout  = (\osc_instance|VGA_ins|v_cnt [5] & (!\osc_instance|VGA_ins|Add4~9 )) # (!\osc_instance|VGA_ins|v_cnt [5] & ((\osc_instance|VGA_ins|Add4~9 ) # (GND)))
// \osc_instance|VGA_ins|Add4~11  = CARRY((!\osc_instance|VGA_ins|Add4~9 ) # (!\osc_instance|VGA_ins|v_cnt [5]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~9 ),
	.combout(\osc_instance|VGA_ins|Add4~10_combout ),
	.cout(\osc_instance|VGA_ins|Add4~11 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~10 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N15
dffeas \osc_instance|VGA_ins|v_cnt[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~12 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~12_combout  = (\osc_instance|VGA_ins|v_cnt [6] & (\osc_instance|VGA_ins|Add4~11  $ (GND))) # (!\osc_instance|VGA_ins|v_cnt [6] & (!\osc_instance|VGA_ins|Add4~11  & VCC))
// \osc_instance|VGA_ins|Add4~13  = CARRY((\osc_instance|VGA_ins|v_cnt [6] & !\osc_instance|VGA_ins|Add4~11 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~11 ),
	.combout(\osc_instance|VGA_ins|Add4~12_combout ),
	.cout(\osc_instance|VGA_ins|Add4~13 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~12 .lut_mask = 16'hC30C;
defparam \osc_instance|VGA_ins|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N17
dffeas \osc_instance|VGA_ins|v_cnt[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~14 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~14_combout  = (\osc_instance|VGA_ins|v_cnt [7] & (!\osc_instance|VGA_ins|Add4~13 )) # (!\osc_instance|VGA_ins|v_cnt [7] & ((\osc_instance|VGA_ins|Add4~13 ) # (GND)))
// \osc_instance|VGA_ins|Add4~15  = CARRY((!\osc_instance|VGA_ins|Add4~13 ) # (!\osc_instance|VGA_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~13 ),
	.combout(\osc_instance|VGA_ins|Add4~14_combout ),
	.cout(\osc_instance|VGA_ins|Add4~15 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~14 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N19
dffeas \osc_instance|VGA_ins|v_cnt[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~16 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~16_combout  = (\osc_instance|VGA_ins|v_cnt [8] & (\osc_instance|VGA_ins|Add4~15  $ (GND))) # (!\osc_instance|VGA_ins|v_cnt [8] & (!\osc_instance|VGA_ins|Add4~15  & VCC))
// \osc_instance|VGA_ins|Add4~17  = CARRY((\osc_instance|VGA_ins|v_cnt [8] & !\osc_instance|VGA_ins|Add4~15 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~15 ),
	.combout(\osc_instance|VGA_ins|Add4~16_combout ),
	.cout(\osc_instance|VGA_ins|Add4~17 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~16 .lut_mask = 16'hC30C;
defparam \osc_instance|VGA_ins|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N21
dffeas \osc_instance|VGA_ins|v_cnt[8] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~18 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~18_combout  = (\osc_instance|VGA_ins|v_cnt [9] & (!\osc_instance|VGA_ins|Add4~17 )) # (!\osc_instance|VGA_ins|v_cnt [9] & ((\osc_instance|VGA_ins|Add4~17 ) # (GND)))
// \osc_instance|VGA_ins|Add4~19  = CARRY((!\osc_instance|VGA_ins|Add4~17 ) # (!\osc_instance|VGA_ins|v_cnt [9]))

	.dataa(\osc_instance|VGA_ins|v_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add4~17 ),
	.combout(\osc_instance|VGA_ins|Add4~18_combout ),
	.cout(\osc_instance|VGA_ins|Add4~19 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~18 .lut_mask = 16'h5A5F;
defparam \osc_instance|VGA_ins|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|v_cnt~0 (
// Equation(s):
// \osc_instance|VGA_ins|v_cnt~0_combout  = (\osc_instance|VGA_ins|Add4~18_combout  & ((!\osc_instance|VGA_ins|Equal1~0_combout ) # (!\osc_instance|VGA_ins|Equal1~1_combout )))

	.dataa(\osc_instance|VGA_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|Add4~18_combout ),
	.datad(\osc_instance|VGA_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt~0 .lut_mask = 16'h50F0;
defparam \osc_instance|VGA_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N1
dffeas \osc_instance|VGA_ins|v_cnt[9] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal1~1 (
// Equation(s):
// \osc_instance|VGA_ins|Equal1~1_combout  = (\osc_instance|VGA_ins|v_cnt [9] & (\osc_instance|VGA_ins|v_cnt [3] & (\osc_instance|VGA_ins|v_cnt [2] & !\osc_instance|VGA_ins|v_cnt [0])))

	.dataa(\osc_instance|VGA_ins|v_cnt [9]),
	.datab(\osc_instance|VGA_ins|v_cnt [3]),
	.datac(\osc_instance|VGA_ins|v_cnt [2]),
	.datad(\osc_instance|VGA_ins|v_cnt [0]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal1~1 .lut_mask = 16'h0080;
defparam \osc_instance|VGA_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N28
cycloneiv_lcell_comb \osc_instance|VGA_ins|v_cnt~3 (
// Equation(s):
// \osc_instance|VGA_ins|v_cnt~3_combout  = (\osc_instance|VGA_ins|Add4~0_combout  & ((!\osc_instance|VGA_ins|Equal1~1_combout ) # (!\osc_instance|VGA_ins|Equal1~0_combout )))

	.dataa(\osc_instance|VGA_ins|Equal1~0_combout ),
	.datab(\osc_instance|VGA_ins|Add4~0_combout ),
	.datac(\osc_instance|VGA_ins|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt~3 .lut_mask = 16'h4C4C;
defparam \osc_instance|VGA_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y57_N29
dffeas \osc_instance|VGA_ins|v_cnt[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y57_N7
dffeas \osc_instance|VGA_ins|v_cnt[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y57_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add4~20 (
// Equation(s):
// \osc_instance|VGA_ins|Add4~20_combout  = \osc_instance|VGA_ins|Add4~19  $ (!\osc_instance|VGA_ins|v_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(\osc_instance|VGA_ins|Add4~19 ),
	.combout(\osc_instance|VGA_ins|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add4~20 .lut_mask = 16'hF00F;
defparam \osc_instance|VGA_ins|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y57_N25
dffeas \osc_instance|VGA_ins|v_cnt[10] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|Add4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|v_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|v_cnt[10] .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|v_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~2 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~2_combout  = (!\osc_instance|VGA_ins|v_cnt [8] & (!\osc_instance|VGA_ins|v_cnt [6] & (!\osc_instance|VGA_ins|v_cnt [5] & !\osc_instance|VGA_ins|v_cnt [7])))

	.dataa(\osc_instance|VGA_ins|v_cnt [8]),
	.datab(\osc_instance|VGA_ins|v_cnt [6]),
	.datac(\osc_instance|VGA_ins|v_cnt [5]),
	.datad(\osc_instance|VGA_ins|v_cnt [7]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~2 .lut_mask = 16'h0001;
defparam \osc_instance|VGA_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N2
cycloneiv_lcell_comb \osc_instance|VGA_ins|Equal1~0 (
// Equation(s):
// \osc_instance|VGA_ins|Equal1~0_combout  = (!\osc_instance|VGA_ins|v_cnt [1] & (!\osc_instance|VGA_ins|v_cnt [4] & (!\osc_instance|VGA_ins|v_cnt [10] & \osc_instance|VGA_ins|cDEN~2_combout )))

	.dataa(\osc_instance|VGA_ins|v_cnt [1]),
	.datab(\osc_instance|VGA_ins|v_cnt [4]),
	.datac(\osc_instance|VGA_ins|v_cnt [10]),
	.datad(\osc_instance|VGA_ins|cDEN~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Equal1~0 .lut_mask = 16'h0100;
defparam \osc_instance|VGA_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y87_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|LessThan1~2 (
// Equation(s):
// \osc_instance|VGA_ins|LessThan1~2_combout  = ((\osc_instance|VGA_ins|v_cnt [2]) # ((\osc_instance|VGA_ins|v_cnt [3]) # (\osc_instance|VGA_ins|v_cnt [9]))) # (!\osc_instance|VGA_ins|Equal1~0_combout )

	.dataa(\osc_instance|VGA_ins|Equal1~0_combout ),
	.datab(\osc_instance|VGA_ins|v_cnt [2]),
	.datac(\osc_instance|VGA_ins|v_cnt [3]),
	.datad(\osc_instance|VGA_ins|v_cnt [9]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|LessThan1~2 .lut_mask = 16'hFFFD;
defparam \osc_instance|VGA_ins|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y87_N21
dffeas \osc_instance|VGA_ins|VS (
	.clk(!\osc_instance|vga_clk_reg~q ),
	.d(\osc_instance|VGA_ins|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|VS .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|LessThan0~0 (
// Equation(s):
// \osc_instance|VGA_ins|LessThan0~0_combout  = (!\osc_instance|VGA_ins|h_cnt [9] & (!\osc_instance|VGA_ins|h_cnt [8] & ((!\osc_instance|VGA_ins|h_cnt [6]) # (!\osc_instance|VGA_ins|h_cnt [5]))))

	.dataa(\osc_instance|VGA_ins|h_cnt [9]),
	.datab(\osc_instance|VGA_ins|h_cnt [8]),
	.datac(\osc_instance|VGA_ins|h_cnt [5]),
	.datad(\osc_instance|VGA_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|LessThan0~0 .lut_mask = 16'h0111;
defparam \osc_instance|VGA_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|LessThan0~1 (
// Equation(s):
// \osc_instance|VGA_ins|LessThan0~1_combout  = (\osc_instance|VGA_ins|h_cnt [10]) # ((\osc_instance|VGA_ins|h_cnt [7]) # (!\osc_instance|VGA_ins|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|LessThan0~0_combout ),
	.datad(\osc_instance|VGA_ins|h_cnt [7]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|LessThan0~1 .lut_mask = 16'hFFCF;
defparam \osc_instance|VGA_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y54_N1
dffeas \osc_instance|VGA_ins|HS (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|HS .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N4
cycloneiv_lcell_comb \osc_instance|VGA_ins|LessThan4~0 (
// Equation(s):
// \osc_instance|VGA_ins|LessThan4~0_combout  = (!\osc_instance|VGA_ins|v_cnt [3] & !\osc_instance|VGA_ins|v_cnt [2])

	.dataa(\osc_instance|VGA_ins|v_cnt [3]),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|v_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|LessThan4~0 .lut_mask = 16'h0505;
defparam \osc_instance|VGA_ins|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|LessThan4~1 (
// Equation(s):
// \osc_instance|VGA_ins|LessThan4~1_combout  = (\osc_instance|VGA_ins|LessThan4~0_combout  & (!\osc_instance|VGA_ins|v_cnt [4] & ((!\osc_instance|VGA_ins|v_cnt [0]) # (!\osc_instance|VGA_ins|v_cnt [1]))))

	.dataa(\osc_instance|VGA_ins|v_cnt [1]),
	.datab(\osc_instance|VGA_ins|LessThan4~0_combout ),
	.datac(\osc_instance|VGA_ins|v_cnt [4]),
	.datad(\osc_instance|VGA_ins|v_cnt [0]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|LessThan4~1 .lut_mask = 16'h040C;
defparam \osc_instance|VGA_ins|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N28
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~6 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~6_combout  = (!\osc_instance|VGA_ins|v_cnt [6] & (!\osc_instance|VGA_ins|v_cnt [8] & !\osc_instance|VGA_ins|v_cnt [7]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [6]),
	.datac(\osc_instance|VGA_ins|v_cnt [8]),
	.datad(\osc_instance|VGA_ins|v_cnt [7]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~6 .lut_mask = 16'h0003;
defparam \osc_instance|VGA_ins|cDEN~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N6
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~7 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~7_combout  = (\osc_instance|VGA_ins|v_cnt [9] & (\osc_instance|VGA_ins|LessThan4~1_combout  & (!\osc_instance|VGA_ins|v_cnt [5] & \osc_instance|VGA_ins|cDEN~6_combout ))) # (!\osc_instance|VGA_ins|v_cnt [9] & 
// (((!\osc_instance|VGA_ins|LessThan4~1_combout  & \osc_instance|VGA_ins|v_cnt [5])) # (!\osc_instance|VGA_ins|cDEN~6_combout )))

	.dataa(\osc_instance|VGA_ins|LessThan4~1_combout ),
	.datab(\osc_instance|VGA_ins|v_cnt [5]),
	.datac(\osc_instance|VGA_ins|v_cnt [9]),
	.datad(\osc_instance|VGA_ins|cDEN~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~7 .lut_mask = 16'h240F;
defparam \osc_instance|VGA_ins|cDEN~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~3 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~3_combout  = (\osc_instance|VGA_ins|h_cnt [5]) # ((\osc_instance|VGA_ins|h_cnt [4]) # (\osc_instance|VGA_ins|h_cnt [6]))

	.dataa(\osc_instance|VGA_ins|h_cnt [5]),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|h_cnt [4]),
	.datad(\osc_instance|VGA_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~3 .lut_mask = 16'hFFFA;
defparam \osc_instance|VGA_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~4 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~4_combout  = (\osc_instance|VGA_ins|h_cnt [9] & (\osc_instance|VGA_ins|h_cnt [8] & ((\osc_instance|VGA_ins|h_cnt [7]) # (\osc_instance|VGA_ins|cDEN~3_combout )))) # (!\osc_instance|VGA_ins|h_cnt [9] & 
// (!\osc_instance|VGA_ins|h_cnt [8] & ((!\osc_instance|VGA_ins|cDEN~3_combout ) # (!\osc_instance|VGA_ins|h_cnt [7]))))

	.dataa(\osc_instance|VGA_ins|h_cnt [9]),
	.datab(\osc_instance|VGA_ins|h_cnt [7]),
	.datac(\osc_instance|VGA_ins|h_cnt [8]),
	.datad(\osc_instance|VGA_ins|cDEN~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~4 .lut_mask = 16'hA185;
defparam \osc_instance|VGA_ins|cDEN~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~8 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~8_combout  = (\osc_instance|VGA_ins|cDEN~7_combout  & (!\osc_instance|VGA_ins|h_cnt [10] & (!\osc_instance|VGA_ins|cDEN~4_combout  & !\osc_instance|VGA_ins|v_cnt [10])))

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~8 .lut_mask = 16'h0002;
defparam \osc_instance|VGA_ins|cDEN~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y54_N1
dffeas \osc_instance|VGA_ins|BLANK_n (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|VGA_ins|cDEN~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|VGA_ins|BLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|VGA_ins|BLANK_n .is_wysiwyg = "true";
defparam \osc_instance|VGA_ins|BLANK_n .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[2]~30 (
// Equation(s):
// \SIG_GEN|bit_ctl[2]~30_combout  = \SIG_GEN|bit_ctl [2] $ (VCC)
// \SIG_GEN|bit_ctl[2]~31  = CARRY(\SIG_GEN|bit_ctl [2])

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|bit_ctl[2]~30_combout ),
	.cout(\SIG_GEN|bit_ctl[2]~31 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[2]~30 .lut_mask = 16'h33CC;
defparam \SIG_GEN|bit_ctl[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneiv_lcell_comb \SIG_GEN|timing[0]~32 (
// Equation(s):
// \SIG_GEN|timing[0]~32_combout  = \SIG_GEN|timing [0] $ (VCC)
// \SIG_GEN|timing[0]~33  = CARRY(\SIG_GEN|timing [0])

	.dataa(gnd),
	.datab(\SIG_GEN|timing [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|timing[0]~32_combout ),
	.cout(\SIG_GEN|timing[0]~33 ));
// synopsys translate_off
defparam \SIG_GEN|timing[0]~32 .lut_mask = 16'h33CC;
defparam \SIG_GEN|timing[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \SIG_GEN|timing[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[0] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneiv_lcell_comb \SIG_GEN|timing[1]~34 (
// Equation(s):
// \SIG_GEN|timing[1]~34_combout  = (\SIG_GEN|timing [1] & (!\SIG_GEN|timing[0]~33 )) # (!\SIG_GEN|timing [1] & ((\SIG_GEN|timing[0]~33 ) # (GND)))
// \SIG_GEN|timing[1]~35  = CARRY((!\SIG_GEN|timing[0]~33 ) # (!\SIG_GEN|timing [1]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[0]~33 ),
	.combout(\SIG_GEN|timing[1]~34_combout ),
	.cout(\SIG_GEN|timing[1]~35 ));
// synopsys translate_off
defparam \SIG_GEN|timing[1]~34 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \SIG_GEN|timing[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[1] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneiv_lcell_comb \SIG_GEN|timing[2]~36 (
// Equation(s):
// \SIG_GEN|timing[2]~36_combout  = (\SIG_GEN|timing [2] & (\SIG_GEN|timing[1]~35  $ (GND))) # (!\SIG_GEN|timing [2] & (!\SIG_GEN|timing[1]~35  & VCC))
// \SIG_GEN|timing[2]~37  = CARRY((\SIG_GEN|timing [2] & !\SIG_GEN|timing[1]~35 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[1]~35 ),
	.combout(\SIG_GEN|timing[2]~36_combout ),
	.cout(\SIG_GEN|timing[2]~37 ));
// synopsys translate_off
defparam \SIG_GEN|timing[2]~36 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \SIG_GEN|timing[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[2] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneiv_lcell_comb \SIG_GEN|timing[3]~38 (
// Equation(s):
// \SIG_GEN|timing[3]~38_combout  = (\SIG_GEN|timing [3] & (!\SIG_GEN|timing[2]~37 )) # (!\SIG_GEN|timing [3] & ((\SIG_GEN|timing[2]~37 ) # (GND)))
// \SIG_GEN|timing[3]~39  = CARRY((!\SIG_GEN|timing[2]~37 ) # (!\SIG_GEN|timing [3]))

	.dataa(\SIG_GEN|timing [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[2]~37 ),
	.combout(\SIG_GEN|timing[3]~38_combout ),
	.cout(\SIG_GEN|timing[3]~39 ));
// synopsys translate_off
defparam \SIG_GEN|timing[3]~38 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \SIG_GEN|timing[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[3] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneiv_lcell_comb \SIG_GEN|timing[4]~40 (
// Equation(s):
// \SIG_GEN|timing[4]~40_combout  = (\SIG_GEN|timing [4] & (\SIG_GEN|timing[3]~39  $ (GND))) # (!\SIG_GEN|timing [4] & (!\SIG_GEN|timing[3]~39  & VCC))
// \SIG_GEN|timing[4]~41  = CARRY((\SIG_GEN|timing [4] & !\SIG_GEN|timing[3]~39 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[3]~39 ),
	.combout(\SIG_GEN|timing[4]~40_combout ),
	.cout(\SIG_GEN|timing[4]~41 ));
// synopsys translate_off
defparam \SIG_GEN|timing[4]~40 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \SIG_GEN|timing[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[4] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneiv_lcell_comb \SIG_GEN|timing[5]~42 (
// Equation(s):
// \SIG_GEN|timing[5]~42_combout  = (\SIG_GEN|timing [5] & (!\SIG_GEN|timing[4]~41 )) # (!\SIG_GEN|timing [5] & ((\SIG_GEN|timing[4]~41 ) # (GND)))
// \SIG_GEN|timing[5]~43  = CARRY((!\SIG_GEN|timing[4]~41 ) # (!\SIG_GEN|timing [5]))

	.dataa(\SIG_GEN|timing [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[4]~41 ),
	.combout(\SIG_GEN|timing[5]~42_combout ),
	.cout(\SIG_GEN|timing[5]~43 ));
// synopsys translate_off
defparam \SIG_GEN|timing[5]~42 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N11
dffeas \SIG_GEN|timing[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[5] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneiv_lcell_comb \SIG_GEN|timing[6]~44 (
// Equation(s):
// \SIG_GEN|timing[6]~44_combout  = (\SIG_GEN|timing [6] & (\SIG_GEN|timing[5]~43  $ (GND))) # (!\SIG_GEN|timing [6] & (!\SIG_GEN|timing[5]~43  & VCC))
// \SIG_GEN|timing[6]~45  = CARRY((\SIG_GEN|timing [6] & !\SIG_GEN|timing[5]~43 ))

	.dataa(\SIG_GEN|timing [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[5]~43 ),
	.combout(\SIG_GEN|timing[6]~44_combout ),
	.cout(\SIG_GEN|timing[6]~45 ));
// synopsys translate_off
defparam \SIG_GEN|timing[6]~44 .lut_mask = 16'hA50A;
defparam \SIG_GEN|timing[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \SIG_GEN|timing[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[6] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneiv_lcell_comb \SIG_GEN|timing[7]~46 (
// Equation(s):
// \SIG_GEN|timing[7]~46_combout  = (\SIG_GEN|timing [7] & (!\SIG_GEN|timing[6]~45 )) # (!\SIG_GEN|timing [7] & ((\SIG_GEN|timing[6]~45 ) # (GND)))
// \SIG_GEN|timing[7]~47  = CARRY((!\SIG_GEN|timing[6]~45 ) # (!\SIG_GEN|timing [7]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[6]~45 ),
	.combout(\SIG_GEN|timing[7]~46_combout ),
	.cout(\SIG_GEN|timing[7]~47 ));
// synopsys translate_off
defparam \SIG_GEN|timing[7]~46 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \SIG_GEN|timing[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[7] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneiv_lcell_comb \SIG_GEN|timing[8]~48 (
// Equation(s):
// \SIG_GEN|timing[8]~48_combout  = (\SIG_GEN|timing [8] & (\SIG_GEN|timing[7]~47  $ (GND))) # (!\SIG_GEN|timing [8] & (!\SIG_GEN|timing[7]~47  & VCC))
// \SIG_GEN|timing[8]~49  = CARRY((\SIG_GEN|timing [8] & !\SIG_GEN|timing[7]~47 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[7]~47 ),
	.combout(\SIG_GEN|timing[8]~48_combout ),
	.cout(\SIG_GEN|timing[8]~49 ));
// synopsys translate_off
defparam \SIG_GEN|timing[8]~48 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N17
dffeas \SIG_GEN|timing[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[8] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneiv_lcell_comb \SIG_GEN|timing[9]~50 (
// Equation(s):
// \SIG_GEN|timing[9]~50_combout  = (\SIG_GEN|timing [9] & (!\SIG_GEN|timing[8]~49 )) # (!\SIG_GEN|timing [9] & ((\SIG_GEN|timing[8]~49 ) # (GND)))
// \SIG_GEN|timing[9]~51  = CARRY((!\SIG_GEN|timing[8]~49 ) # (!\SIG_GEN|timing [9]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[8]~49 ),
	.combout(\SIG_GEN|timing[9]~50_combout ),
	.cout(\SIG_GEN|timing[9]~51 ));
// synopsys translate_off
defparam \SIG_GEN|timing[9]~50 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \SIG_GEN|timing[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[9] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneiv_lcell_comb \SIG_GEN|timing[10]~52 (
// Equation(s):
// \SIG_GEN|timing[10]~52_combout  = (\SIG_GEN|timing [10] & (\SIG_GEN|timing[9]~51  $ (GND))) # (!\SIG_GEN|timing [10] & (!\SIG_GEN|timing[9]~51  & VCC))
// \SIG_GEN|timing[10]~53  = CARRY((\SIG_GEN|timing [10] & !\SIG_GEN|timing[9]~51 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[9]~51 ),
	.combout(\SIG_GEN|timing[10]~52_combout ),
	.cout(\SIG_GEN|timing[10]~53 ));
// synopsys translate_off
defparam \SIG_GEN|timing[10]~52 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \SIG_GEN|timing[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[10] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneiv_lcell_comb \SIG_GEN|timing[11]~54 (
// Equation(s):
// \SIG_GEN|timing[11]~54_combout  = (\SIG_GEN|timing [11] & (!\SIG_GEN|timing[10]~53 )) # (!\SIG_GEN|timing [11] & ((\SIG_GEN|timing[10]~53 ) # (GND)))
// \SIG_GEN|timing[11]~55  = CARRY((!\SIG_GEN|timing[10]~53 ) # (!\SIG_GEN|timing [11]))

	.dataa(\SIG_GEN|timing [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[10]~53 ),
	.combout(\SIG_GEN|timing[11]~54_combout ),
	.cout(\SIG_GEN|timing[11]~55 ));
// synopsys translate_off
defparam \SIG_GEN|timing[11]~54 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \SIG_GEN|timing[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[11] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneiv_lcell_comb \SIG_GEN|timing[12]~56 (
// Equation(s):
// \SIG_GEN|timing[12]~56_combout  = (\SIG_GEN|timing [12] & (\SIG_GEN|timing[11]~55  $ (GND))) # (!\SIG_GEN|timing [12] & (!\SIG_GEN|timing[11]~55  & VCC))
// \SIG_GEN|timing[12]~57  = CARRY((\SIG_GEN|timing [12] & !\SIG_GEN|timing[11]~55 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[11]~55 ),
	.combout(\SIG_GEN|timing[12]~56_combout ),
	.cout(\SIG_GEN|timing[12]~57 ));
// synopsys translate_off
defparam \SIG_GEN|timing[12]~56 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \SIG_GEN|timing[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[12] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneiv_lcell_comb \SIG_GEN|timing[13]~58 (
// Equation(s):
// \SIG_GEN|timing[13]~58_combout  = (\SIG_GEN|timing [13] & (!\SIG_GEN|timing[12]~57 )) # (!\SIG_GEN|timing [13] & ((\SIG_GEN|timing[12]~57 ) # (GND)))
// \SIG_GEN|timing[13]~59  = CARRY((!\SIG_GEN|timing[12]~57 ) # (!\SIG_GEN|timing [13]))

	.dataa(\SIG_GEN|timing [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[12]~57 ),
	.combout(\SIG_GEN|timing[13]~58_combout ),
	.cout(\SIG_GEN|timing[13]~59 ));
// synopsys translate_off
defparam \SIG_GEN|timing[13]~58 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \SIG_GEN|timing[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[13] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneiv_lcell_comb \SIG_GEN|timing[14]~60 (
// Equation(s):
// \SIG_GEN|timing[14]~60_combout  = (\SIG_GEN|timing [14] & (\SIG_GEN|timing[13]~59  $ (GND))) # (!\SIG_GEN|timing [14] & (!\SIG_GEN|timing[13]~59  & VCC))
// \SIG_GEN|timing[14]~61  = CARRY((\SIG_GEN|timing [14] & !\SIG_GEN|timing[13]~59 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[13]~59 ),
	.combout(\SIG_GEN|timing[14]~60_combout ),
	.cout(\SIG_GEN|timing[14]~61 ));
// synopsys translate_off
defparam \SIG_GEN|timing[14]~60 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \SIG_GEN|timing[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[14] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneiv_lcell_comb \SIG_GEN|timing[15]~62 (
// Equation(s):
// \SIG_GEN|timing[15]~62_combout  = (\SIG_GEN|timing [15] & (!\SIG_GEN|timing[14]~61 )) # (!\SIG_GEN|timing [15] & ((\SIG_GEN|timing[14]~61 ) # (GND)))
// \SIG_GEN|timing[15]~63  = CARRY((!\SIG_GEN|timing[14]~61 ) # (!\SIG_GEN|timing [15]))

	.dataa(\SIG_GEN|timing [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[14]~61 ),
	.combout(\SIG_GEN|timing[15]~62_combout ),
	.cout(\SIG_GEN|timing[15]~63 ));
// synopsys translate_off
defparam \SIG_GEN|timing[15]~62 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y39_N31
dffeas \SIG_GEN|timing[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[15] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneiv_lcell_comb \SIG_GEN|timing[16]~64 (
// Equation(s):
// \SIG_GEN|timing[16]~64_combout  = (\SIG_GEN|timing [16] & (\SIG_GEN|timing[15]~63  $ (GND))) # (!\SIG_GEN|timing [16] & (!\SIG_GEN|timing[15]~63  & VCC))
// \SIG_GEN|timing[16]~65  = CARRY((\SIG_GEN|timing [16] & !\SIG_GEN|timing[15]~63 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[15]~63 ),
	.combout(\SIG_GEN|timing[16]~64_combout ),
	.cout(\SIG_GEN|timing[16]~65 ));
// synopsys translate_off
defparam \SIG_GEN|timing[16]~64 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \SIG_GEN|timing[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[16] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneiv_lcell_comb \SIG_GEN|timing[17]~66 (
// Equation(s):
// \SIG_GEN|timing[17]~66_combout  = (\SIG_GEN|timing [17] & (!\SIG_GEN|timing[16]~65 )) # (!\SIG_GEN|timing [17] & ((\SIG_GEN|timing[16]~65 ) # (GND)))
// \SIG_GEN|timing[17]~67  = CARRY((!\SIG_GEN|timing[16]~65 ) # (!\SIG_GEN|timing [17]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[16]~65 ),
	.combout(\SIG_GEN|timing[17]~66_combout ),
	.cout(\SIG_GEN|timing[17]~67 ));
// synopsys translate_off
defparam \SIG_GEN|timing[17]~66 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \SIG_GEN|timing[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[17] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneiv_lcell_comb \SIG_GEN|timing[18]~68 (
// Equation(s):
// \SIG_GEN|timing[18]~68_combout  = (\SIG_GEN|timing [18] & (\SIG_GEN|timing[17]~67  $ (GND))) # (!\SIG_GEN|timing [18] & (!\SIG_GEN|timing[17]~67  & VCC))
// \SIG_GEN|timing[18]~69  = CARRY((\SIG_GEN|timing [18] & !\SIG_GEN|timing[17]~67 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[17]~67 ),
	.combout(\SIG_GEN|timing[18]~68_combout ),
	.cout(\SIG_GEN|timing[18]~69 ));
// synopsys translate_off
defparam \SIG_GEN|timing[18]~68 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \SIG_GEN|timing[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[18] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneiv_lcell_comb \SIG_GEN|timing[19]~70 (
// Equation(s):
// \SIG_GEN|timing[19]~70_combout  = (\SIG_GEN|timing [19] & (!\SIG_GEN|timing[18]~69 )) # (!\SIG_GEN|timing [19] & ((\SIG_GEN|timing[18]~69 ) # (GND)))
// \SIG_GEN|timing[19]~71  = CARRY((!\SIG_GEN|timing[18]~69 ) # (!\SIG_GEN|timing [19]))

	.dataa(\SIG_GEN|timing [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[18]~69 ),
	.combout(\SIG_GEN|timing[19]~70_combout ),
	.cout(\SIG_GEN|timing[19]~71 ));
// synopsys translate_off
defparam \SIG_GEN|timing[19]~70 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \SIG_GEN|timing[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[19] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneiv_lcell_comb \SIG_GEN|timing[20]~72 (
// Equation(s):
// \SIG_GEN|timing[20]~72_combout  = (\SIG_GEN|timing [20] & (\SIG_GEN|timing[19]~71  $ (GND))) # (!\SIG_GEN|timing [20] & (!\SIG_GEN|timing[19]~71  & VCC))
// \SIG_GEN|timing[20]~73  = CARRY((\SIG_GEN|timing [20] & !\SIG_GEN|timing[19]~71 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[19]~71 ),
	.combout(\SIG_GEN|timing[20]~72_combout ),
	.cout(\SIG_GEN|timing[20]~73 ));
// synopsys translate_off
defparam \SIG_GEN|timing[20]~72 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \SIG_GEN|timing[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[20] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneiv_lcell_comb \SIG_GEN|timing[21]~74 (
// Equation(s):
// \SIG_GEN|timing[21]~74_combout  = (\SIG_GEN|timing [21] & (!\SIG_GEN|timing[20]~73 )) # (!\SIG_GEN|timing [21] & ((\SIG_GEN|timing[20]~73 ) # (GND)))
// \SIG_GEN|timing[21]~75  = CARRY((!\SIG_GEN|timing[20]~73 ) # (!\SIG_GEN|timing [21]))

	.dataa(\SIG_GEN|timing [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[20]~73 ),
	.combout(\SIG_GEN|timing[21]~74_combout ),
	.cout(\SIG_GEN|timing[21]~75 ));
// synopsys translate_off
defparam \SIG_GEN|timing[21]~74 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \SIG_GEN|timing[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[21] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneiv_lcell_comb \SIG_GEN|timing[22]~76 (
// Equation(s):
// \SIG_GEN|timing[22]~76_combout  = (\SIG_GEN|timing [22] & (\SIG_GEN|timing[21]~75  $ (GND))) # (!\SIG_GEN|timing [22] & (!\SIG_GEN|timing[21]~75  & VCC))
// \SIG_GEN|timing[22]~77  = CARRY((\SIG_GEN|timing [22] & !\SIG_GEN|timing[21]~75 ))

	.dataa(\SIG_GEN|timing [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[21]~75 ),
	.combout(\SIG_GEN|timing[22]~76_combout ),
	.cout(\SIG_GEN|timing[22]~77 ));
// synopsys translate_off
defparam \SIG_GEN|timing[22]~76 .lut_mask = 16'hA50A;
defparam \SIG_GEN|timing[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \SIG_GEN|timing[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[22] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneiv_lcell_comb \SIG_GEN|timing[23]~78 (
// Equation(s):
// \SIG_GEN|timing[23]~78_combout  = (\SIG_GEN|timing [23] & (!\SIG_GEN|timing[22]~77 )) # (!\SIG_GEN|timing [23] & ((\SIG_GEN|timing[22]~77 ) # (GND)))
// \SIG_GEN|timing[23]~79  = CARRY((!\SIG_GEN|timing[22]~77 ) # (!\SIG_GEN|timing [23]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[22]~77 ),
	.combout(\SIG_GEN|timing[23]~78_combout ),
	.cout(\SIG_GEN|timing[23]~79 ));
// synopsys translate_off
defparam \SIG_GEN|timing[23]~78 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N15
dffeas \SIG_GEN|timing[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[23] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneiv_lcell_comb \SIG_GEN|timing[24]~80 (
// Equation(s):
// \SIG_GEN|timing[24]~80_combout  = (\SIG_GEN|timing [24] & (\SIG_GEN|timing[23]~79  $ (GND))) # (!\SIG_GEN|timing [24] & (!\SIG_GEN|timing[23]~79  & VCC))
// \SIG_GEN|timing[24]~81  = CARRY((\SIG_GEN|timing [24] & !\SIG_GEN|timing[23]~79 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[23]~79 ),
	.combout(\SIG_GEN|timing[24]~80_combout ),
	.cout(\SIG_GEN|timing[24]~81 ));
// synopsys translate_off
defparam \SIG_GEN|timing[24]~80 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \SIG_GEN|timing[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[24] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneiv_lcell_comb \SIG_GEN|timing[25]~82 (
// Equation(s):
// \SIG_GEN|timing[25]~82_combout  = (\SIG_GEN|timing [25] & (!\SIG_GEN|timing[24]~81 )) # (!\SIG_GEN|timing [25] & ((\SIG_GEN|timing[24]~81 ) # (GND)))
// \SIG_GEN|timing[25]~83  = CARRY((!\SIG_GEN|timing[24]~81 ) # (!\SIG_GEN|timing [25]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[24]~81 ),
	.combout(\SIG_GEN|timing[25]~82_combout ),
	.cout(\SIG_GEN|timing[25]~83 ));
// synopsys translate_off
defparam \SIG_GEN|timing[25]~82 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|timing[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \SIG_GEN|timing[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[25] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneiv_lcell_comb \SIG_GEN|timing[26]~84 (
// Equation(s):
// \SIG_GEN|timing[26]~84_combout  = (\SIG_GEN|timing [26] & (\SIG_GEN|timing[25]~83  $ (GND))) # (!\SIG_GEN|timing [26] & (!\SIG_GEN|timing[25]~83  & VCC))
// \SIG_GEN|timing[26]~85  = CARRY((\SIG_GEN|timing [26] & !\SIG_GEN|timing[25]~83 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[25]~83 ),
	.combout(\SIG_GEN|timing[26]~84_combout ),
	.cout(\SIG_GEN|timing[26]~85 ));
// synopsys translate_off
defparam \SIG_GEN|timing[26]~84 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \SIG_GEN|timing[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[26] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneiv_lcell_comb \SIG_GEN|timing[27]~86 (
// Equation(s):
// \SIG_GEN|timing[27]~86_combout  = (\SIG_GEN|timing [27] & (!\SIG_GEN|timing[26]~85 )) # (!\SIG_GEN|timing [27] & ((\SIG_GEN|timing[26]~85 ) # (GND)))
// \SIG_GEN|timing[27]~87  = CARRY((!\SIG_GEN|timing[26]~85 ) # (!\SIG_GEN|timing [27]))

	.dataa(\SIG_GEN|timing [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[26]~85 ),
	.combout(\SIG_GEN|timing[27]~86_combout ),
	.cout(\SIG_GEN|timing[27]~87 ));
// synopsys translate_off
defparam \SIG_GEN|timing[27]~86 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \SIG_GEN|timing[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[27] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneiv_lcell_comb \SIG_GEN|LessThan0~5 (
// Equation(s):
// \SIG_GEN|LessThan0~5_combout  = (\SIG_GEN|timing [27]) # ((\SIG_GEN|timing [24]) # ((\SIG_GEN|timing [26]) # (\SIG_GEN|timing [25])))

	.dataa(\SIG_GEN|timing [27]),
	.datab(\SIG_GEN|timing [24]),
	.datac(\SIG_GEN|timing [26]),
	.datad(\SIG_GEN|timing [25]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneiv_lcell_comb \SIG_GEN|timing[28]~88 (
// Equation(s):
// \SIG_GEN|timing[28]~88_combout  = (\SIG_GEN|timing [28] & (\SIG_GEN|timing[27]~87  $ (GND))) # (!\SIG_GEN|timing [28] & (!\SIG_GEN|timing[27]~87  & VCC))
// \SIG_GEN|timing[28]~89  = CARRY((\SIG_GEN|timing [28] & !\SIG_GEN|timing[27]~87 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[27]~87 ),
	.combout(\SIG_GEN|timing[28]~88_combout ),
	.cout(\SIG_GEN|timing[28]~89 ));
// synopsys translate_off
defparam \SIG_GEN|timing[28]~88 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \SIG_GEN|timing[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[28] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneiv_lcell_comb \SIG_GEN|timing[29]~90 (
// Equation(s):
// \SIG_GEN|timing[29]~90_combout  = (\SIG_GEN|timing [29] & (!\SIG_GEN|timing[28]~89 )) # (!\SIG_GEN|timing [29] & ((\SIG_GEN|timing[28]~89 ) # (GND)))
// \SIG_GEN|timing[29]~91  = CARRY((!\SIG_GEN|timing[28]~89 ) # (!\SIG_GEN|timing [29]))

	.dataa(\SIG_GEN|timing [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[28]~89 ),
	.combout(\SIG_GEN|timing[29]~90_combout ),
	.cout(\SIG_GEN|timing[29]~91 ));
// synopsys translate_off
defparam \SIG_GEN|timing[29]~90 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|timing[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \SIG_GEN|timing[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[29] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneiv_lcell_comb \SIG_GEN|timing[30]~92 (
// Equation(s):
// \SIG_GEN|timing[30]~92_combout  = (\SIG_GEN|timing [30] & (\SIG_GEN|timing[29]~91  $ (GND))) # (!\SIG_GEN|timing [30] & (!\SIG_GEN|timing[29]~91  & VCC))
// \SIG_GEN|timing[30]~93  = CARRY((\SIG_GEN|timing [30] & !\SIG_GEN|timing[29]~91 ))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|timing[29]~91 ),
	.combout(\SIG_GEN|timing[30]~92_combout ),
	.cout(\SIG_GEN|timing[30]~93 ));
// synopsys translate_off
defparam \SIG_GEN|timing[30]~92 .lut_mask = 16'hC30C;
defparam \SIG_GEN|timing[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \SIG_GEN|timing[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[30] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneiv_lcell_comb \SIG_GEN|LessThan0~6 (
// Equation(s):
// \SIG_GEN|LessThan0~6_combout  = (\SIG_GEN|timing [28]) # ((\SIG_GEN|timing [29]) # (\SIG_GEN|timing [30]))

	.dataa(gnd),
	.datab(\SIG_GEN|timing [28]),
	.datac(\SIG_GEN|timing [29]),
	.datad(\SIG_GEN|timing [30]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~6 .lut_mask = 16'hFFFC;
defparam \SIG_GEN|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneiv_lcell_comb \SIG_GEN|timing[31]~94 (
// Equation(s):
// \SIG_GEN|timing[31]~94_combout  = \SIG_GEN|timing [31] $ (\SIG_GEN|timing[30]~93 )

	.dataa(\SIG_GEN|timing [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SIG_GEN|timing[30]~93 ),
	.combout(\SIG_GEN|timing[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|timing[31]~94 .lut_mask = 16'h5A5A;
defparam \SIG_GEN|timing[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \SIG_GEN|timing[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|timing[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|timing [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|timing[31] .is_wysiwyg = "true";
defparam \SIG_GEN|timing[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneiv_lcell_comb \SIG_GEN|LessThan0~2 (
// Equation(s):
// \SIG_GEN|LessThan0~2_combout  = (\SIG_GEN|timing [19]) # ((\SIG_GEN|timing [18]) # ((\SIG_GEN|timing [16]) # (\SIG_GEN|timing [17])))

	.dataa(\SIG_GEN|timing [19]),
	.datab(\SIG_GEN|timing [18]),
	.datac(\SIG_GEN|timing [16]),
	.datad(\SIG_GEN|timing [17]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneiv_lcell_comb \SIG_GEN|LessThan0~0 (
// Equation(s):
// \SIG_GEN|LessThan0~0_combout  = (\SIG_GEN|timing [8]) # ((\SIG_GEN|timing [11]) # ((\SIG_GEN|timing [10]) # (\SIG_GEN|timing [9])))

	.dataa(\SIG_GEN|timing [8]),
	.datab(\SIG_GEN|timing [11]),
	.datac(\SIG_GEN|timing [10]),
	.datad(\SIG_GEN|timing [9]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneiv_lcell_comb \SIG_GEN|LessThan0~3 (
// Equation(s):
// \SIG_GEN|LessThan0~3_combout  = (\SIG_GEN|timing [22]) # ((\SIG_GEN|timing [23]) # ((\SIG_GEN|timing [21]) # (\SIG_GEN|timing [20])))

	.dataa(\SIG_GEN|timing [22]),
	.datab(\SIG_GEN|timing [23]),
	.datac(\SIG_GEN|timing [21]),
	.datad(\SIG_GEN|timing [20]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneiv_lcell_comb \SIG_GEN|LessThan0~1 (
// Equation(s):
// \SIG_GEN|LessThan0~1_combout  = (\SIG_GEN|timing [13]) # ((\SIG_GEN|timing [15]) # ((\SIG_GEN|timing [14]) # (\SIG_GEN|timing [12])))

	.dataa(\SIG_GEN|timing [13]),
	.datab(\SIG_GEN|timing [15]),
	.datac(\SIG_GEN|timing [14]),
	.datad(\SIG_GEN|timing [12]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneiv_lcell_comb \SIG_GEN|LessThan0~4 (
// Equation(s):
// \SIG_GEN|LessThan0~4_combout  = (\SIG_GEN|LessThan0~2_combout ) # ((\SIG_GEN|LessThan0~0_combout ) # ((\SIG_GEN|LessThan0~3_combout ) # (\SIG_GEN|LessThan0~1_combout )))

	.dataa(\SIG_GEN|LessThan0~2_combout ),
	.datab(\SIG_GEN|LessThan0~0_combout ),
	.datac(\SIG_GEN|LessThan0~3_combout ),
	.datad(\SIG_GEN|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \SIG_GEN|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneiv_lcell_comb \SIG_GEN|LessThan0~7 (
// Equation(s):
// \SIG_GEN|LessThan0~7_combout  = (!\SIG_GEN|timing [31] & ((\SIG_GEN|LessThan0~5_combout ) # ((\SIG_GEN|LessThan0~6_combout ) # (\SIG_GEN|LessThan0~4_combout ))))

	.dataa(\SIG_GEN|LessThan0~5_combout ),
	.datab(\SIG_GEN|LessThan0~6_combout ),
	.datac(\SIG_GEN|timing [31]),
	.datad(\SIG_GEN|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan0~7 .lut_mask = 16'h0F0E;
defparam \SIG_GEN|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[3]~32 (
// Equation(s):
// \SIG_GEN|bit_ctl[3]~32_combout  = (\SIG_GEN|bit_ctl [3] & (!\SIG_GEN|bit_ctl[2]~31 )) # (!\SIG_GEN|bit_ctl [3] & ((\SIG_GEN|bit_ctl[2]~31 ) # (GND)))
// \SIG_GEN|bit_ctl[3]~33  = CARRY((!\SIG_GEN|bit_ctl[2]~31 ) # (!\SIG_GEN|bit_ctl [3]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[2]~31 ),
	.combout(\SIG_GEN|bit_ctl[3]~32_combout ),
	.cout(\SIG_GEN|bit_ctl[3]~33 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[3]~32 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \SIG_GEN|bit_ctl[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[3] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[4]~34 (
// Equation(s):
// \SIG_GEN|bit_ctl[4]~34_combout  = (\SIG_GEN|bit_ctl [4] & (\SIG_GEN|bit_ctl[3]~33  $ (GND))) # (!\SIG_GEN|bit_ctl [4] & (!\SIG_GEN|bit_ctl[3]~33  & VCC))
// \SIG_GEN|bit_ctl[4]~35  = CARRY((\SIG_GEN|bit_ctl [4] & !\SIG_GEN|bit_ctl[3]~33 ))

	.dataa(\SIG_GEN|bit_ctl [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[3]~33 ),
	.combout(\SIG_GEN|bit_ctl[4]~34_combout ),
	.cout(\SIG_GEN|bit_ctl[4]~35 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[4]~34 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \SIG_GEN|bit_ctl[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[4] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[5]~36 (
// Equation(s):
// \SIG_GEN|bit_ctl[5]~36_combout  = (\SIG_GEN|bit_ctl [5] & (!\SIG_GEN|bit_ctl[4]~35 )) # (!\SIG_GEN|bit_ctl [5] & ((\SIG_GEN|bit_ctl[4]~35 ) # (GND)))
// \SIG_GEN|bit_ctl[5]~37  = CARRY((!\SIG_GEN|bit_ctl[4]~35 ) # (!\SIG_GEN|bit_ctl [5]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[4]~35 ),
	.combout(\SIG_GEN|bit_ctl[5]~36_combout ),
	.cout(\SIG_GEN|bit_ctl[5]~37 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[5]~36 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \SIG_GEN|bit_ctl[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[5] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[6]~38 (
// Equation(s):
// \SIG_GEN|bit_ctl[6]~38_combout  = (\SIG_GEN|bit_ctl [6] & (\SIG_GEN|bit_ctl[5]~37  $ (GND))) # (!\SIG_GEN|bit_ctl [6] & (!\SIG_GEN|bit_ctl[5]~37  & VCC))
// \SIG_GEN|bit_ctl[6]~39  = CARRY((\SIG_GEN|bit_ctl [6] & !\SIG_GEN|bit_ctl[5]~37 ))

	.dataa(\SIG_GEN|bit_ctl [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[5]~37 ),
	.combout(\SIG_GEN|bit_ctl[6]~38_combout ),
	.cout(\SIG_GEN|bit_ctl[6]~39 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[6]~38 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \SIG_GEN|bit_ctl[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[6] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[7]~40 (
// Equation(s):
// \SIG_GEN|bit_ctl[7]~40_combout  = (\SIG_GEN|bit_ctl [7] & (!\SIG_GEN|bit_ctl[6]~39 )) # (!\SIG_GEN|bit_ctl [7] & ((\SIG_GEN|bit_ctl[6]~39 ) # (GND)))
// \SIG_GEN|bit_ctl[7]~41  = CARRY((!\SIG_GEN|bit_ctl[6]~39 ) # (!\SIG_GEN|bit_ctl [7]))

	.dataa(\SIG_GEN|bit_ctl [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[6]~39 ),
	.combout(\SIG_GEN|bit_ctl[7]~40_combout ),
	.cout(\SIG_GEN|bit_ctl[7]~41 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[7]~40 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|bit_ctl[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \SIG_GEN|bit_ctl[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[7] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[8]~42 (
// Equation(s):
// \SIG_GEN|bit_ctl[8]~42_combout  = (\SIG_GEN|bit_ctl [8] & (\SIG_GEN|bit_ctl[7]~41  $ (GND))) # (!\SIG_GEN|bit_ctl [8] & (!\SIG_GEN|bit_ctl[7]~41  & VCC))
// \SIG_GEN|bit_ctl[8]~43  = CARRY((\SIG_GEN|bit_ctl [8] & !\SIG_GEN|bit_ctl[7]~41 ))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[7]~41 ),
	.combout(\SIG_GEN|bit_ctl[8]~42_combout ),
	.cout(\SIG_GEN|bit_ctl[8]~43 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[8]~42 .lut_mask = 16'hC30C;
defparam \SIG_GEN|bit_ctl[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N15
dffeas \SIG_GEN|bit_ctl[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[8] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[9]~44 (
// Equation(s):
// \SIG_GEN|bit_ctl[9]~44_combout  = (\SIG_GEN|bit_ctl [9] & (!\SIG_GEN|bit_ctl[8]~43 )) # (!\SIG_GEN|bit_ctl [9] & ((\SIG_GEN|bit_ctl[8]~43 ) # (GND)))
// \SIG_GEN|bit_ctl[9]~45  = CARRY((!\SIG_GEN|bit_ctl[8]~43 ) # (!\SIG_GEN|bit_ctl [9]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[8]~43 ),
	.combout(\SIG_GEN|bit_ctl[9]~44_combout ),
	.cout(\SIG_GEN|bit_ctl[9]~45 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[9]~44 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \SIG_GEN|bit_ctl[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[9] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[10]~46 (
// Equation(s):
// \SIG_GEN|bit_ctl[10]~46_combout  = (\SIG_GEN|bit_ctl [10] & (\SIG_GEN|bit_ctl[9]~45  $ (GND))) # (!\SIG_GEN|bit_ctl [10] & (!\SIG_GEN|bit_ctl[9]~45  & VCC))
// \SIG_GEN|bit_ctl[10]~47  = CARRY((\SIG_GEN|bit_ctl [10] & !\SIG_GEN|bit_ctl[9]~45 ))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[9]~45 ),
	.combout(\SIG_GEN|bit_ctl[10]~46_combout ),
	.cout(\SIG_GEN|bit_ctl[10]~47 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[10]~46 .lut_mask = 16'hC30C;
defparam \SIG_GEN|bit_ctl[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \SIG_GEN|bit_ctl[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[10] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[11]~48 (
// Equation(s):
// \SIG_GEN|bit_ctl[11]~48_combout  = (\SIG_GEN|bit_ctl [11] & (!\SIG_GEN|bit_ctl[10]~47 )) # (!\SIG_GEN|bit_ctl [11] & ((\SIG_GEN|bit_ctl[10]~47 ) # (GND)))
// \SIG_GEN|bit_ctl[11]~49  = CARRY((!\SIG_GEN|bit_ctl[10]~47 ) # (!\SIG_GEN|bit_ctl [11]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[10]~47 ),
	.combout(\SIG_GEN|bit_ctl[11]~48_combout ),
	.cout(\SIG_GEN|bit_ctl[11]~49 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[11]~48 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \SIG_GEN|bit_ctl[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[11] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[12]~50 (
// Equation(s):
// \SIG_GEN|bit_ctl[12]~50_combout  = (\SIG_GEN|bit_ctl [12] & (\SIG_GEN|bit_ctl[11]~49  $ (GND))) # (!\SIG_GEN|bit_ctl [12] & (!\SIG_GEN|bit_ctl[11]~49  & VCC))
// \SIG_GEN|bit_ctl[12]~51  = CARRY((\SIG_GEN|bit_ctl [12] & !\SIG_GEN|bit_ctl[11]~49 ))

	.dataa(\SIG_GEN|bit_ctl [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[11]~49 ),
	.combout(\SIG_GEN|bit_ctl[12]~50_combout ),
	.cout(\SIG_GEN|bit_ctl[12]~51 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[12]~50 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \SIG_GEN|bit_ctl[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[12]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[12] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[13]~52 (
// Equation(s):
// \SIG_GEN|bit_ctl[13]~52_combout  = (\SIG_GEN|bit_ctl [13] & (!\SIG_GEN|bit_ctl[12]~51 )) # (!\SIG_GEN|bit_ctl [13] & ((\SIG_GEN|bit_ctl[12]~51 ) # (GND)))
// \SIG_GEN|bit_ctl[13]~53  = CARRY((!\SIG_GEN|bit_ctl[12]~51 ) # (!\SIG_GEN|bit_ctl [13]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[12]~51 ),
	.combout(\SIG_GEN|bit_ctl[13]~52_combout ),
	.cout(\SIG_GEN|bit_ctl[13]~53 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[13]~52 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \SIG_GEN|bit_ctl[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[13]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[13] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[14]~54 (
// Equation(s):
// \SIG_GEN|bit_ctl[14]~54_combout  = (\SIG_GEN|bit_ctl [14] & (\SIG_GEN|bit_ctl[13]~53  $ (GND))) # (!\SIG_GEN|bit_ctl [14] & (!\SIG_GEN|bit_ctl[13]~53  & VCC))
// \SIG_GEN|bit_ctl[14]~55  = CARRY((\SIG_GEN|bit_ctl [14] & !\SIG_GEN|bit_ctl[13]~53 ))

	.dataa(\SIG_GEN|bit_ctl [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[13]~53 ),
	.combout(\SIG_GEN|bit_ctl[14]~54_combout ),
	.cout(\SIG_GEN|bit_ctl[14]~55 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[14]~54 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \SIG_GEN|bit_ctl[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[14]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[14] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[15]~56 (
// Equation(s):
// \SIG_GEN|bit_ctl[15]~56_combout  = (\SIG_GEN|bit_ctl [15] & (!\SIG_GEN|bit_ctl[14]~55 )) # (!\SIG_GEN|bit_ctl [15] & ((\SIG_GEN|bit_ctl[14]~55 ) # (GND)))
// \SIG_GEN|bit_ctl[15]~57  = CARRY((!\SIG_GEN|bit_ctl[14]~55 ) # (!\SIG_GEN|bit_ctl [15]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[14]~55 ),
	.combout(\SIG_GEN|bit_ctl[15]~56_combout ),
	.cout(\SIG_GEN|bit_ctl[15]~57 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[15]~56 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \SIG_GEN|bit_ctl[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[15]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[15] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[16]~58 (
// Equation(s):
// \SIG_GEN|bit_ctl[16]~58_combout  = (\SIG_GEN|bit_ctl [16] & (\SIG_GEN|bit_ctl[15]~57  $ (GND))) # (!\SIG_GEN|bit_ctl [16] & (!\SIG_GEN|bit_ctl[15]~57  & VCC))
// \SIG_GEN|bit_ctl[16]~59  = CARRY((\SIG_GEN|bit_ctl [16] & !\SIG_GEN|bit_ctl[15]~57 ))

	.dataa(\SIG_GEN|bit_ctl [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[15]~57 ),
	.combout(\SIG_GEN|bit_ctl[16]~58_combout ),
	.cout(\SIG_GEN|bit_ctl[16]~59 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[16]~58 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \SIG_GEN|bit_ctl[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[16] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[17]~60 (
// Equation(s):
// \SIG_GEN|bit_ctl[17]~60_combout  = (\SIG_GEN|bit_ctl [17] & (!\SIG_GEN|bit_ctl[16]~59 )) # (!\SIG_GEN|bit_ctl [17] & ((\SIG_GEN|bit_ctl[16]~59 ) # (GND)))
// \SIG_GEN|bit_ctl[17]~61  = CARRY((!\SIG_GEN|bit_ctl[16]~59 ) # (!\SIG_GEN|bit_ctl [17]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[16]~59 ),
	.combout(\SIG_GEN|bit_ctl[17]~60_combout ),
	.cout(\SIG_GEN|bit_ctl[17]~61 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[17]~60 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \SIG_GEN|bit_ctl[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[17] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[18]~62 (
// Equation(s):
// \SIG_GEN|bit_ctl[18]~62_combout  = (\SIG_GEN|bit_ctl [18] & (\SIG_GEN|bit_ctl[17]~61  $ (GND))) # (!\SIG_GEN|bit_ctl [18] & (!\SIG_GEN|bit_ctl[17]~61  & VCC))
// \SIG_GEN|bit_ctl[18]~63  = CARRY((\SIG_GEN|bit_ctl [18] & !\SIG_GEN|bit_ctl[17]~61 ))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[17]~61 ),
	.combout(\SIG_GEN|bit_ctl[18]~62_combout ),
	.cout(\SIG_GEN|bit_ctl[18]~63 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[18]~62 .lut_mask = 16'hC30C;
defparam \SIG_GEN|bit_ctl[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \SIG_GEN|bit_ctl[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[18] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[19]~64 (
// Equation(s):
// \SIG_GEN|bit_ctl[19]~64_combout  = (\SIG_GEN|bit_ctl [19] & (!\SIG_GEN|bit_ctl[18]~63 )) # (!\SIG_GEN|bit_ctl [19] & ((\SIG_GEN|bit_ctl[18]~63 ) # (GND)))
// \SIG_GEN|bit_ctl[19]~65  = CARRY((!\SIG_GEN|bit_ctl[18]~63 ) # (!\SIG_GEN|bit_ctl [19]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[18]~63 ),
	.combout(\SIG_GEN|bit_ctl[19]~64_combout ),
	.cout(\SIG_GEN|bit_ctl[19]~65 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[19]~64 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \SIG_GEN|bit_ctl[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[19] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[20]~66 (
// Equation(s):
// \SIG_GEN|bit_ctl[20]~66_combout  = (\SIG_GEN|bit_ctl [20] & (\SIG_GEN|bit_ctl[19]~65  $ (GND))) # (!\SIG_GEN|bit_ctl [20] & (!\SIG_GEN|bit_ctl[19]~65  & VCC))
// \SIG_GEN|bit_ctl[20]~67  = CARRY((\SIG_GEN|bit_ctl [20] & !\SIG_GEN|bit_ctl[19]~65 ))

	.dataa(\SIG_GEN|bit_ctl [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[19]~65 ),
	.combout(\SIG_GEN|bit_ctl[20]~66_combout ),
	.cout(\SIG_GEN|bit_ctl[20]~67 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[20]~66 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \SIG_GEN|bit_ctl[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[20] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[21]~68 (
// Equation(s):
// \SIG_GEN|bit_ctl[21]~68_combout  = (\SIG_GEN|bit_ctl [21] & (!\SIG_GEN|bit_ctl[20]~67 )) # (!\SIG_GEN|bit_ctl [21] & ((\SIG_GEN|bit_ctl[20]~67 ) # (GND)))
// \SIG_GEN|bit_ctl[21]~69  = CARRY((!\SIG_GEN|bit_ctl[20]~67 ) # (!\SIG_GEN|bit_ctl [21]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[20]~67 ),
	.combout(\SIG_GEN|bit_ctl[21]~68_combout ),
	.cout(\SIG_GEN|bit_ctl[21]~69 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[21]~68 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \SIG_GEN|bit_ctl[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[21] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[22]~70 (
// Equation(s):
// \SIG_GEN|bit_ctl[22]~70_combout  = (\SIG_GEN|bit_ctl [22] & (\SIG_GEN|bit_ctl[21]~69  $ (GND))) # (!\SIG_GEN|bit_ctl [22] & (!\SIG_GEN|bit_ctl[21]~69  & VCC))
// \SIG_GEN|bit_ctl[22]~71  = CARRY((\SIG_GEN|bit_ctl [22] & !\SIG_GEN|bit_ctl[21]~69 ))

	.dataa(\SIG_GEN|bit_ctl [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[21]~69 ),
	.combout(\SIG_GEN|bit_ctl[22]~70_combout ),
	.cout(\SIG_GEN|bit_ctl[22]~71 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[22]~70 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \SIG_GEN|bit_ctl[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[22] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[23]~72 (
// Equation(s):
// \SIG_GEN|bit_ctl[23]~72_combout  = (\SIG_GEN|bit_ctl [23] & (!\SIG_GEN|bit_ctl[22]~71 )) # (!\SIG_GEN|bit_ctl [23] & ((\SIG_GEN|bit_ctl[22]~71 ) # (GND)))
// \SIG_GEN|bit_ctl[23]~73  = CARRY((!\SIG_GEN|bit_ctl[22]~71 ) # (!\SIG_GEN|bit_ctl [23]))

	.dataa(\SIG_GEN|bit_ctl [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[22]~71 ),
	.combout(\SIG_GEN|bit_ctl[23]~72_combout ),
	.cout(\SIG_GEN|bit_ctl[23]~73 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[23]~72 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|bit_ctl[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \SIG_GEN|bit_ctl[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[23] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[24]~74 (
// Equation(s):
// \SIG_GEN|bit_ctl[24]~74_combout  = (\SIG_GEN|bit_ctl [24] & (\SIG_GEN|bit_ctl[23]~73  $ (GND))) # (!\SIG_GEN|bit_ctl [24] & (!\SIG_GEN|bit_ctl[23]~73  & VCC))
// \SIG_GEN|bit_ctl[24]~75  = CARRY((\SIG_GEN|bit_ctl [24] & !\SIG_GEN|bit_ctl[23]~73 ))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[23]~73 ),
	.combout(\SIG_GEN|bit_ctl[24]~74_combout ),
	.cout(\SIG_GEN|bit_ctl[24]~75 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[24]~74 .lut_mask = 16'hC30C;
defparam \SIG_GEN|bit_ctl[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \SIG_GEN|bit_ctl[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[24] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[25]~76 (
// Equation(s):
// \SIG_GEN|bit_ctl[25]~76_combout  = (\SIG_GEN|bit_ctl [25] & (!\SIG_GEN|bit_ctl[24]~75 )) # (!\SIG_GEN|bit_ctl [25] & ((\SIG_GEN|bit_ctl[24]~75 ) # (GND)))
// \SIG_GEN|bit_ctl[25]~77  = CARRY((!\SIG_GEN|bit_ctl[24]~75 ) # (!\SIG_GEN|bit_ctl [25]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[24]~75 ),
	.combout(\SIG_GEN|bit_ctl[25]~76_combout ),
	.cout(\SIG_GEN|bit_ctl[25]~77 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[25]~76 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \SIG_GEN|bit_ctl[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [25]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[25] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[26]~78 (
// Equation(s):
// \SIG_GEN|bit_ctl[26]~78_combout  = (\SIG_GEN|bit_ctl [26] & (\SIG_GEN|bit_ctl[25]~77  $ (GND))) # (!\SIG_GEN|bit_ctl [26] & (!\SIG_GEN|bit_ctl[25]~77  & VCC))
// \SIG_GEN|bit_ctl[26]~79  = CARRY((\SIG_GEN|bit_ctl [26] & !\SIG_GEN|bit_ctl[25]~77 ))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[25]~77 ),
	.combout(\SIG_GEN|bit_ctl[26]~78_combout ),
	.cout(\SIG_GEN|bit_ctl[26]~79 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[26]~78 .lut_mask = 16'hC30C;
defparam \SIG_GEN|bit_ctl[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \SIG_GEN|bit_ctl[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [26]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[26] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[27]~80 (
// Equation(s):
// \SIG_GEN|bit_ctl[27]~80_combout  = (\SIG_GEN|bit_ctl [27] & (!\SIG_GEN|bit_ctl[26]~79 )) # (!\SIG_GEN|bit_ctl [27] & ((\SIG_GEN|bit_ctl[26]~79 ) # (GND)))
// \SIG_GEN|bit_ctl[27]~81  = CARRY((!\SIG_GEN|bit_ctl[26]~79 ) # (!\SIG_GEN|bit_ctl [27]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[26]~79 ),
	.combout(\SIG_GEN|bit_ctl[27]~80_combout ),
	.cout(\SIG_GEN|bit_ctl[27]~81 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[27]~80 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \SIG_GEN|bit_ctl[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [27]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[27] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneiv_lcell_comb \SIG_GEN|LessThan1~6 (
// Equation(s):
// \SIG_GEN|LessThan1~6_combout  = (!\SIG_GEN|bit_ctl [27] & (!\SIG_GEN|bit_ctl [25] & (!\SIG_GEN|bit_ctl [24] & !\SIG_GEN|bit_ctl [26])))

	.dataa(\SIG_GEN|bit_ctl [27]),
	.datab(\SIG_GEN|bit_ctl [25]),
	.datac(\SIG_GEN|bit_ctl [24]),
	.datad(\SIG_GEN|bit_ctl [26]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~6 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[28]~82 (
// Equation(s):
// \SIG_GEN|bit_ctl[28]~82_combout  = (\SIG_GEN|bit_ctl [28] & (\SIG_GEN|bit_ctl[27]~81  $ (GND))) # (!\SIG_GEN|bit_ctl [28] & (!\SIG_GEN|bit_ctl[27]~81  & VCC))
// \SIG_GEN|bit_ctl[28]~83  = CARRY((\SIG_GEN|bit_ctl [28] & !\SIG_GEN|bit_ctl[27]~81 ))

	.dataa(\SIG_GEN|bit_ctl [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[27]~81 ),
	.combout(\SIG_GEN|bit_ctl[28]~82_combout ),
	.cout(\SIG_GEN|bit_ctl[28]~83 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[28]~82 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \SIG_GEN|bit_ctl[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [28]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[28] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[29]~84 (
// Equation(s):
// \SIG_GEN|bit_ctl[29]~84_combout  = (\SIG_GEN|bit_ctl [29] & (!\SIG_GEN|bit_ctl[28]~83 )) # (!\SIG_GEN|bit_ctl [29] & ((\SIG_GEN|bit_ctl[28]~83 ) # (GND)))
// \SIG_GEN|bit_ctl[29]~85  = CARRY((!\SIG_GEN|bit_ctl[28]~83 ) # (!\SIG_GEN|bit_ctl [29]))

	.dataa(gnd),
	.datab(\SIG_GEN|bit_ctl [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[28]~83 ),
	.combout(\SIG_GEN|bit_ctl[29]~84_combout ),
	.cout(\SIG_GEN|bit_ctl[29]~85 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[29]~84 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|bit_ctl[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \SIG_GEN|bit_ctl[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [29]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[29] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[30]~86 (
// Equation(s):
// \SIG_GEN|bit_ctl[30]~86_combout  = (\SIG_GEN|bit_ctl [30] & (\SIG_GEN|bit_ctl[29]~85  $ (GND))) # (!\SIG_GEN|bit_ctl [30] & (!\SIG_GEN|bit_ctl[29]~85  & VCC))
// \SIG_GEN|bit_ctl[30]~87  = CARRY((\SIG_GEN|bit_ctl [30] & !\SIG_GEN|bit_ctl[29]~85 ))

	.dataa(\SIG_GEN|bit_ctl [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|bit_ctl[29]~85 ),
	.combout(\SIG_GEN|bit_ctl[30]~86_combout ),
	.cout(\SIG_GEN|bit_ctl[30]~87 ));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[30]~86 .lut_mask = 16'hA50A;
defparam \SIG_GEN|bit_ctl[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \SIG_GEN|bit_ctl[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [30]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[30] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneiv_lcell_comb \SIG_GEN|LessThan1~7 (
// Equation(s):
// \SIG_GEN|LessThan1~7_combout  = (\SIG_GEN|LessThan1~6_combout  & (!\SIG_GEN|bit_ctl [29] & (!\SIG_GEN|bit_ctl [28] & !\SIG_GEN|bit_ctl [30])))

	.dataa(\SIG_GEN|LessThan1~6_combout ),
	.datab(\SIG_GEN|bit_ctl [29]),
	.datac(\SIG_GEN|bit_ctl [28]),
	.datad(\SIG_GEN|bit_ctl [30]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~7 .lut_mask = 16'h0002;
defparam \SIG_GEN|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneiv_lcell_comb \SIG_GEN|LessThan1~5 (
// Equation(s):
// \SIG_GEN|LessThan1~5_combout  = (!\SIG_GEN|bit_ctl [23] & (!\SIG_GEN|bit_ctl [21] & (!\SIG_GEN|bit_ctl [22] & !\SIG_GEN|bit_ctl [20])))

	.dataa(\SIG_GEN|bit_ctl [23]),
	.datab(\SIG_GEN|bit_ctl [21]),
	.datac(\SIG_GEN|bit_ctl [22]),
	.datad(\SIG_GEN|bit_ctl [20]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~5 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneiv_lcell_comb \SIG_GEN|bit_ctl[31]~88 (
// Equation(s):
// \SIG_GEN|bit_ctl[31]~88_combout  = \SIG_GEN|bit_ctl[30]~87  $ (\SIG_GEN|bit_ctl [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|bit_ctl [31]),
	.cin(\SIG_GEN|bit_ctl[30]~87 ),
	.combout(\SIG_GEN|bit_ctl[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[31]~88 .lut_mask = 16'h0FF0;
defparam \SIG_GEN|bit_ctl[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \SIG_GEN|bit_ctl[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [31]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[31] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneiv_lcell_comb \SIG_GEN|LessThan1~3 (
// Equation(s):
// \SIG_GEN|LessThan1~3_combout  = (!\SIG_GEN|bit_ctl [16] & (!\SIG_GEN|bit_ctl [19] & (!\SIG_GEN|bit_ctl [17] & !\SIG_GEN|bit_ctl [18])))

	.dataa(\SIG_GEN|bit_ctl [16]),
	.datab(\SIG_GEN|bit_ctl [19]),
	.datac(\SIG_GEN|bit_ctl [17]),
	.datad(\SIG_GEN|bit_ctl [18]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~3 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneiv_lcell_comb \SIG_GEN|LessThan1~0 (
// Equation(s):
// \SIG_GEN|LessThan1~0_combout  = (!\SIG_GEN|bit_ctl [6] & (!\SIG_GEN|bit_ctl [7] & (!\SIG_GEN|bit_ctl [5] & !\SIG_GEN|bit_ctl [4])))

	.dataa(\SIG_GEN|bit_ctl [6]),
	.datab(\SIG_GEN|bit_ctl [7]),
	.datac(\SIG_GEN|bit_ctl [5]),
	.datad(\SIG_GEN|bit_ctl [4]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~0 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneiv_lcell_comb \SIG_GEN|LessThan1~1 (
// Equation(s):
// \SIG_GEN|LessThan1~1_combout  = (!\SIG_GEN|bit_ctl [8] & (!\SIG_GEN|bit_ctl [11] & (!\SIG_GEN|bit_ctl [9] & !\SIG_GEN|bit_ctl [10])))

	.dataa(\SIG_GEN|bit_ctl [8]),
	.datab(\SIG_GEN|bit_ctl [11]),
	.datac(\SIG_GEN|bit_ctl [9]),
	.datad(\SIG_GEN|bit_ctl [10]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~1 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneiv_lcell_comb \SIG_GEN|LessThan1~2 (
// Equation(s):
// \SIG_GEN|LessThan1~2_combout  = (!\SIG_GEN|bit_ctl [15] & (!\SIG_GEN|bit_ctl [14] & (!\SIG_GEN|bit_ctl [13] & !\SIG_GEN|bit_ctl [12])))

	.dataa(\SIG_GEN|bit_ctl [15]),
	.datab(\SIG_GEN|bit_ctl [14]),
	.datac(\SIG_GEN|bit_ctl [13]),
	.datad(\SIG_GEN|bit_ctl [12]),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~2 .lut_mask = 16'h0001;
defparam \SIG_GEN|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneiv_lcell_comb \SIG_GEN|LessThan1~4 (
// Equation(s):
// \SIG_GEN|LessThan1~4_combout  = (\SIG_GEN|LessThan1~3_combout  & (\SIG_GEN|LessThan1~0_combout  & (\SIG_GEN|LessThan1~1_combout  & \SIG_GEN|LessThan1~2_combout )))

	.dataa(\SIG_GEN|LessThan1~3_combout ),
	.datab(\SIG_GEN|LessThan1~0_combout ),
	.datac(\SIG_GEN|LessThan1~1_combout ),
	.datad(\SIG_GEN|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~4 .lut_mask = 16'h8000;
defparam \SIG_GEN|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneiv_lcell_comb \SIG_GEN|LessThan1~8 (
// Equation(s):
// \SIG_GEN|LessThan1~8_combout  = (\SIG_GEN|bit_ctl [31]) # ((\SIG_GEN|LessThan1~7_combout  & (\SIG_GEN|LessThan1~5_combout  & \SIG_GEN|LessThan1~4_combout )))

	.dataa(\SIG_GEN|LessThan1~7_combout ),
	.datab(\SIG_GEN|LessThan1~5_combout ),
	.datac(\SIG_GEN|bit_ctl [31]),
	.datad(\SIG_GEN|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|LessThan1~8 .lut_mask = 16'hF8F0;
defparam \SIG_GEN|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneiv_lcell_comb \SIG_GEN|signal[0]~19 (
// Equation(s):
// \SIG_GEN|signal[0]~19_combout  = (\SIG_GEN|LessThan0~7_combout ) # (!\SIG_GEN|LessThan1~8_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|LessThan1~8_combout ),
	.datac(\SIG_GEN|LessThan0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|signal[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|signal[0]~19 .lut_mask = 16'hF3F3;
defparam \SIG_GEN|signal[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \SIG_GEN|bit_ctl[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|bit_ctl[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SIG_GEN|LessThan0~7_combout ),
	.sload(gnd),
	.ena(\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|bit_ctl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|bit_ctl[2] .is_wysiwyg = "true";
defparam \SIG_GEN|bit_ctl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Mux2~0 (
// Equation(s):
// \SIG_GEN|Mux2~0_combout  = \SIG_GEN|bit_ctl [2] $ (!\SIG_GEN|bit_ctl [3])

	.dataa(\SIG_GEN|bit_ctl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|bit_ctl [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mux2~0 .lut_mask = 16'hAA55;
defparam \SIG_GEN|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \SIG_GEN|q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|q[0] .is_wysiwyg = "true";
defparam \SIG_GEN|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N2
cycloneiv_lcell_comb \osc_instance|index[1]~32 (
// Equation(s):
// \osc_instance|index[1]~32_combout  = (\osc_instance|index [0] & (\osc_instance|index [1] $ (VCC))) # (!\osc_instance|index [0] & (\osc_instance|index [1] & VCC))
// \osc_instance|index[1]~33  = CARRY((\osc_instance|index [0] & \osc_instance|index [1]))

	.dataa(\osc_instance|index [0]),
	.datab(\osc_instance|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|index[1]~32_combout ),
	.cout(\osc_instance|index[1]~33 ));
// synopsys translate_off
defparam \osc_instance|index[1]~32 .lut_mask = 16'h6688;
defparam \osc_instance|index[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N3
dffeas \osc_instance|index[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[1]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[1] .is_wysiwyg = "true";
defparam \osc_instance|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N4
cycloneiv_lcell_comb \osc_instance|index[2]~34 (
// Equation(s):
// \osc_instance|index[2]~34_combout  = (\osc_instance|index [2] & (!\osc_instance|index[1]~33 )) # (!\osc_instance|index [2] & ((\osc_instance|index[1]~33 ) # (GND)))
// \osc_instance|index[2]~35  = CARRY((!\osc_instance|index[1]~33 ) # (!\osc_instance|index [2]))

	.dataa(gnd),
	.datab(\osc_instance|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[1]~33 ),
	.combout(\osc_instance|index[2]~34_combout ),
	.cout(\osc_instance|index[2]~35 ));
// synopsys translate_off
defparam \osc_instance|index[2]~34 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N5
dffeas \osc_instance|index[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[2]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[2] .is_wysiwyg = "true";
defparam \osc_instance|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N6
cycloneiv_lcell_comb \osc_instance|index[3]~36 (
// Equation(s):
// \osc_instance|index[3]~36_combout  = (\osc_instance|index [3] & (\osc_instance|index[2]~35  $ (GND))) # (!\osc_instance|index [3] & (!\osc_instance|index[2]~35  & VCC))
// \osc_instance|index[3]~37  = CARRY((\osc_instance|index [3] & !\osc_instance|index[2]~35 ))

	.dataa(\osc_instance|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[2]~35 ),
	.combout(\osc_instance|index[3]~36_combout ),
	.cout(\osc_instance|index[3]~37 ));
// synopsys translate_off
defparam \osc_instance|index[3]~36 .lut_mask = 16'hA50A;
defparam \osc_instance|index[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N7
dffeas \osc_instance|index[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[3] .is_wysiwyg = "true";
defparam \osc_instance|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N0
cycloneiv_lcell_comb \osc_instance|LessThan0~1 (
// Equation(s):
// \osc_instance|LessThan0~1_combout  = (((!\osc_instance|index [0]) # (!\osc_instance|index [2])) # (!\osc_instance|index [1])) # (!\osc_instance|index [3])

	.dataa(\osc_instance|index [3]),
	.datab(\osc_instance|index [1]),
	.datac(\osc_instance|index [2]),
	.datad(\osc_instance|index [0]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N8
cycloneiv_lcell_comb \osc_instance|index[4]~38 (
// Equation(s):
// \osc_instance|index[4]~38_combout  = (\osc_instance|index [4] & (!\osc_instance|index[3]~37 )) # (!\osc_instance|index [4] & ((\osc_instance|index[3]~37 ) # (GND)))
// \osc_instance|index[4]~39  = CARRY((!\osc_instance|index[3]~37 ) # (!\osc_instance|index [4]))

	.dataa(gnd),
	.datab(\osc_instance|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[3]~37 ),
	.combout(\osc_instance|index[4]~38_combout ),
	.cout(\osc_instance|index[4]~39 ));
// synopsys translate_off
defparam \osc_instance|index[4]~38 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N9
dffeas \osc_instance|index[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[4]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[4] .is_wysiwyg = "true";
defparam \osc_instance|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N10
cycloneiv_lcell_comb \osc_instance|index[5]~40 (
// Equation(s):
// \osc_instance|index[5]~40_combout  = (\osc_instance|index [5] & (\osc_instance|index[4]~39  $ (GND))) # (!\osc_instance|index [5] & (!\osc_instance|index[4]~39  & VCC))
// \osc_instance|index[5]~41  = CARRY((\osc_instance|index [5] & !\osc_instance|index[4]~39 ))

	.dataa(\osc_instance|index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[4]~39 ),
	.combout(\osc_instance|index[5]~40_combout ),
	.cout(\osc_instance|index[5]~41 ));
// synopsys translate_off
defparam \osc_instance|index[5]~40 .lut_mask = 16'hA50A;
defparam \osc_instance|index[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N11
dffeas \osc_instance|index[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[5]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[5] .is_wysiwyg = "true";
defparam \osc_instance|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N12
cycloneiv_lcell_comb \osc_instance|index[6]~42 (
// Equation(s):
// \osc_instance|index[6]~42_combout  = (\osc_instance|index [6] & (!\osc_instance|index[5]~41 )) # (!\osc_instance|index [6] & ((\osc_instance|index[5]~41 ) # (GND)))
// \osc_instance|index[6]~43  = CARRY((!\osc_instance|index[5]~41 ) # (!\osc_instance|index [6]))

	.dataa(\osc_instance|index [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[5]~41 ),
	.combout(\osc_instance|index[6]~42_combout ),
	.cout(\osc_instance|index[6]~43 ));
// synopsys translate_off
defparam \osc_instance|index[6]~42 .lut_mask = 16'h5A5F;
defparam \osc_instance|index[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N13
dffeas \osc_instance|index[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[6]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[6] .is_wysiwyg = "true";
defparam \osc_instance|index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N14
cycloneiv_lcell_comb \osc_instance|index[7]~44 (
// Equation(s):
// \osc_instance|index[7]~44_combout  = (\osc_instance|index [7] & (\osc_instance|index[6]~43  $ (GND))) # (!\osc_instance|index [7] & (!\osc_instance|index[6]~43  & VCC))
// \osc_instance|index[7]~45  = CARRY((\osc_instance|index [7] & !\osc_instance|index[6]~43 ))

	.dataa(gnd),
	.datab(\osc_instance|index [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[6]~43 ),
	.combout(\osc_instance|index[7]~44_combout ),
	.cout(\osc_instance|index[7]~45 ));
// synopsys translate_off
defparam \osc_instance|index[7]~44 .lut_mask = 16'hC30C;
defparam \osc_instance|index[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N15
dffeas \osc_instance|index[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[7]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[7] .is_wysiwyg = "true";
defparam \osc_instance|index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneiv_lcell_comb \osc_instance|LessThan0~2 (
// Equation(s):
// \osc_instance|LessThan0~2_combout  = (((!\osc_instance|index [6]) # (!\osc_instance|index [4])) # (!\osc_instance|index [5])) # (!\osc_instance|index [7])

	.dataa(\osc_instance|index [7]),
	.datab(\osc_instance|index [5]),
	.datac(\osc_instance|index [4]),
	.datad(\osc_instance|index [6]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N16
cycloneiv_lcell_comb \osc_instance|index[8]~46 (
// Equation(s):
// \osc_instance|index[8]~46_combout  = (\osc_instance|index [8] & (!\osc_instance|index[7]~45 )) # (!\osc_instance|index [8] & ((\osc_instance|index[7]~45 ) # (GND)))
// \osc_instance|index[8]~47  = CARRY((!\osc_instance|index[7]~45 ) # (!\osc_instance|index [8]))

	.dataa(gnd),
	.datab(\osc_instance|index [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[7]~45 ),
	.combout(\osc_instance|index[8]~46_combout ),
	.cout(\osc_instance|index[8]~47 ));
// synopsys translate_off
defparam \osc_instance|index[8]~46 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N17
dffeas \osc_instance|index[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[8]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[8] .is_wysiwyg = "true";
defparam \osc_instance|index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N18
cycloneiv_lcell_comb \osc_instance|index[9]~48 (
// Equation(s):
// \osc_instance|index[9]~48_combout  = (\osc_instance|index [9] & (\osc_instance|index[8]~47  $ (GND))) # (!\osc_instance|index [9] & (!\osc_instance|index[8]~47  & VCC))
// \osc_instance|index[9]~49  = CARRY((\osc_instance|index [9] & !\osc_instance|index[8]~47 ))

	.dataa(gnd),
	.datab(\osc_instance|index [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[8]~47 ),
	.combout(\osc_instance|index[9]~48_combout ),
	.cout(\osc_instance|index[9]~49 ));
// synopsys translate_off
defparam \osc_instance|index[9]~48 .lut_mask = 16'hC30C;
defparam \osc_instance|index[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N19
dffeas \osc_instance|index[9] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[9]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[9] .is_wysiwyg = "true";
defparam \osc_instance|index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N20
cycloneiv_lcell_comb \osc_instance|index[10]~50 (
// Equation(s):
// \osc_instance|index[10]~50_combout  = (\osc_instance|index [10] & (!\osc_instance|index[9]~49 )) # (!\osc_instance|index [10] & ((\osc_instance|index[9]~49 ) # (GND)))
// \osc_instance|index[10]~51  = CARRY((!\osc_instance|index[9]~49 ) # (!\osc_instance|index [10]))

	.dataa(gnd),
	.datab(\osc_instance|index [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[9]~49 ),
	.combout(\osc_instance|index[10]~50_combout ),
	.cout(\osc_instance|index[10]~51 ));
// synopsys translate_off
defparam \osc_instance|index[10]~50 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N21
dffeas \osc_instance|index[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[10]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[10] .is_wysiwyg = "true";
defparam \osc_instance|index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneiv_lcell_comb \osc_instance|LessThan0~0 (
// Equation(s):
// \osc_instance|LessThan0~0_combout  = (!\osc_instance|index [8] & !\osc_instance|index [9])

	.dataa(\osc_instance|index [8]),
	.datab(gnd),
	.datac(\osc_instance|index [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~0 .lut_mask = 16'h0505;
defparam \osc_instance|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneiv_lcell_comb \osc_instance|LessThan0~3 (
// Equation(s):
// \osc_instance|LessThan0~3_combout  = ((\osc_instance|LessThan0~0_combout  & ((\osc_instance|LessThan0~1_combout ) # (\osc_instance|LessThan0~2_combout )))) # (!\osc_instance|index [10])

	.dataa(\osc_instance|LessThan0~1_combout ),
	.datab(\osc_instance|LessThan0~2_combout ),
	.datac(\osc_instance|index [10]),
	.datad(\osc_instance|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~3 .lut_mask = 16'hEF0F;
defparam \osc_instance|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N22
cycloneiv_lcell_comb \osc_instance|index[11]~52 (
// Equation(s):
// \osc_instance|index[11]~52_combout  = (\osc_instance|index [11] & (\osc_instance|index[10]~51  $ (GND))) # (!\osc_instance|index [11] & (!\osc_instance|index[10]~51  & VCC))
// \osc_instance|index[11]~53  = CARRY((\osc_instance|index [11] & !\osc_instance|index[10]~51 ))

	.dataa(\osc_instance|index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[10]~51 ),
	.combout(\osc_instance|index[11]~52_combout ),
	.cout(\osc_instance|index[11]~53 ));
// synopsys translate_off
defparam \osc_instance|index[11]~52 .lut_mask = 16'hA50A;
defparam \osc_instance|index[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N23
dffeas \osc_instance|index[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[11] .is_wysiwyg = "true";
defparam \osc_instance|index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N24
cycloneiv_lcell_comb \osc_instance|index[12]~54 (
// Equation(s):
// \osc_instance|index[12]~54_combout  = (\osc_instance|index [12] & (!\osc_instance|index[11]~53 )) # (!\osc_instance|index [12] & ((\osc_instance|index[11]~53 ) # (GND)))
// \osc_instance|index[12]~55  = CARRY((!\osc_instance|index[11]~53 ) # (!\osc_instance|index [12]))

	.dataa(gnd),
	.datab(\osc_instance|index [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[11]~53 ),
	.combout(\osc_instance|index[12]~54_combout ),
	.cout(\osc_instance|index[12]~55 ));
// synopsys translate_off
defparam \osc_instance|index[12]~54 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N25
dffeas \osc_instance|index[12] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[12]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[12] .is_wysiwyg = "true";
defparam \osc_instance|index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N26
cycloneiv_lcell_comb \osc_instance|index[13]~56 (
// Equation(s):
// \osc_instance|index[13]~56_combout  = (\osc_instance|index [13] & (\osc_instance|index[12]~55  $ (GND))) # (!\osc_instance|index [13] & (!\osc_instance|index[12]~55  & VCC))
// \osc_instance|index[13]~57  = CARRY((\osc_instance|index [13] & !\osc_instance|index[12]~55 ))

	.dataa(\osc_instance|index [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[12]~55 ),
	.combout(\osc_instance|index[13]~56_combout ),
	.cout(\osc_instance|index[13]~57 ));
// synopsys translate_off
defparam \osc_instance|index[13]~56 .lut_mask = 16'hA50A;
defparam \osc_instance|index[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N27
dffeas \osc_instance|index[13] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[13]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[13] .is_wysiwyg = "true";
defparam \osc_instance|index[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N28
cycloneiv_lcell_comb \osc_instance|index[14]~58 (
// Equation(s):
// \osc_instance|index[14]~58_combout  = (\osc_instance|index [14] & (!\osc_instance|index[13]~57 )) # (!\osc_instance|index [14] & ((\osc_instance|index[13]~57 ) # (GND)))
// \osc_instance|index[14]~59  = CARRY((!\osc_instance|index[13]~57 ) # (!\osc_instance|index [14]))

	.dataa(gnd),
	.datab(\osc_instance|index [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[13]~57 ),
	.combout(\osc_instance|index[14]~58_combout ),
	.cout(\osc_instance|index[14]~59 ));
// synopsys translate_off
defparam \osc_instance|index[14]~58 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N29
dffeas \osc_instance|index[14] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[14]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[14] .is_wysiwyg = "true";
defparam \osc_instance|index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N30
cycloneiv_lcell_comb \osc_instance|index[15]~60 (
// Equation(s):
// \osc_instance|index[15]~60_combout  = (\osc_instance|index [15] & (\osc_instance|index[14]~59  $ (GND))) # (!\osc_instance|index [15] & (!\osc_instance|index[14]~59  & VCC))
// \osc_instance|index[15]~61  = CARRY((\osc_instance|index [15] & !\osc_instance|index[14]~59 ))

	.dataa(\osc_instance|index [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[14]~59 ),
	.combout(\osc_instance|index[15]~60_combout ),
	.cout(\osc_instance|index[15]~61 ));
// synopsys translate_off
defparam \osc_instance|index[15]~60 .lut_mask = 16'hA50A;
defparam \osc_instance|index[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y45_N31
dffeas \osc_instance|index[15] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[15]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[15] .is_wysiwyg = "true";
defparam \osc_instance|index[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N0
cycloneiv_lcell_comb \osc_instance|index[16]~62 (
// Equation(s):
// \osc_instance|index[16]~62_combout  = (\osc_instance|index [16] & (!\osc_instance|index[15]~61 )) # (!\osc_instance|index [16] & ((\osc_instance|index[15]~61 ) # (GND)))
// \osc_instance|index[16]~63  = CARRY((!\osc_instance|index[15]~61 ) # (!\osc_instance|index [16]))

	.dataa(gnd),
	.datab(\osc_instance|index [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[15]~61 ),
	.combout(\osc_instance|index[16]~62_combout ),
	.cout(\osc_instance|index[16]~63 ));
// synopsys translate_off
defparam \osc_instance|index[16]~62 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N1
dffeas \osc_instance|index[16] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[16]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[16] .is_wysiwyg = "true";
defparam \osc_instance|index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N2
cycloneiv_lcell_comb \osc_instance|index[17]~64 (
// Equation(s):
// \osc_instance|index[17]~64_combout  = (\osc_instance|index [17] & (\osc_instance|index[16]~63  $ (GND))) # (!\osc_instance|index [17] & (!\osc_instance|index[16]~63  & VCC))
// \osc_instance|index[17]~65  = CARRY((\osc_instance|index [17] & !\osc_instance|index[16]~63 ))

	.dataa(gnd),
	.datab(\osc_instance|index [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[16]~63 ),
	.combout(\osc_instance|index[17]~64_combout ),
	.cout(\osc_instance|index[17]~65 ));
// synopsys translate_off
defparam \osc_instance|index[17]~64 .lut_mask = 16'hC30C;
defparam \osc_instance|index[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N3
dffeas \osc_instance|index[17] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[17]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[17] .is_wysiwyg = "true";
defparam \osc_instance|index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N4
cycloneiv_lcell_comb \osc_instance|index[18]~66 (
// Equation(s):
// \osc_instance|index[18]~66_combout  = (\osc_instance|index [18] & (!\osc_instance|index[17]~65 )) # (!\osc_instance|index [18] & ((\osc_instance|index[17]~65 ) # (GND)))
// \osc_instance|index[18]~67  = CARRY((!\osc_instance|index[17]~65 ) # (!\osc_instance|index [18]))

	.dataa(gnd),
	.datab(\osc_instance|index [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[17]~65 ),
	.combout(\osc_instance|index[18]~66_combout ),
	.cout(\osc_instance|index[18]~67 ));
// synopsys translate_off
defparam \osc_instance|index[18]~66 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N5
dffeas \osc_instance|index[18] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[18]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[18] .is_wysiwyg = "true";
defparam \osc_instance|index[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneiv_lcell_comb \osc_instance|LessThan0~6 (
// Equation(s):
// \osc_instance|LessThan0~6_combout  = (!\osc_instance|index [17] & (!\osc_instance|index [16] & (!\osc_instance|index [15] & !\osc_instance|index [18])))

	.dataa(\osc_instance|index [17]),
	.datab(\osc_instance|index [16]),
	.datac(\osc_instance|index [15]),
	.datad(\osc_instance|index [18]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~6 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N8
cycloneiv_lcell_comb \osc_instance|LessThan0~5 (
// Equation(s):
// \osc_instance|LessThan0~5_combout  = (!\osc_instance|index [14] & (!\osc_instance|index [12] & (!\osc_instance|index [13] & !\osc_instance|index [11])))

	.dataa(\osc_instance|index [14]),
	.datab(\osc_instance|index [12]),
	.datac(\osc_instance|index [13]),
	.datad(\osc_instance|index [11]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~5 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N6
cycloneiv_lcell_comb \osc_instance|index[19]~68 (
// Equation(s):
// \osc_instance|index[19]~68_combout  = (\osc_instance|index [19] & (\osc_instance|index[18]~67  $ (GND))) # (!\osc_instance|index [19] & (!\osc_instance|index[18]~67  & VCC))
// \osc_instance|index[19]~69  = CARRY((\osc_instance|index [19] & !\osc_instance|index[18]~67 ))

	.dataa(\osc_instance|index [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[18]~67 ),
	.combout(\osc_instance|index[19]~68_combout ),
	.cout(\osc_instance|index[19]~69 ));
// synopsys translate_off
defparam \osc_instance|index[19]~68 .lut_mask = 16'hA50A;
defparam \osc_instance|index[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N7
dffeas \osc_instance|index[19] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[19]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [19]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[19] .is_wysiwyg = "true";
defparam \osc_instance|index[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N8
cycloneiv_lcell_comb \osc_instance|index[20]~70 (
// Equation(s):
// \osc_instance|index[20]~70_combout  = (\osc_instance|index [20] & (!\osc_instance|index[19]~69 )) # (!\osc_instance|index [20] & ((\osc_instance|index[19]~69 ) # (GND)))
// \osc_instance|index[20]~71  = CARRY((!\osc_instance|index[19]~69 ) # (!\osc_instance|index [20]))

	.dataa(gnd),
	.datab(\osc_instance|index [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[19]~69 ),
	.combout(\osc_instance|index[20]~70_combout ),
	.cout(\osc_instance|index[20]~71 ));
// synopsys translate_off
defparam \osc_instance|index[20]~70 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N9
dffeas \osc_instance|index[20] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[20]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [20]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[20] .is_wysiwyg = "true";
defparam \osc_instance|index[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N10
cycloneiv_lcell_comb \osc_instance|index[21]~72 (
// Equation(s):
// \osc_instance|index[21]~72_combout  = (\osc_instance|index [21] & (\osc_instance|index[20]~71  $ (GND))) # (!\osc_instance|index [21] & (!\osc_instance|index[20]~71  & VCC))
// \osc_instance|index[21]~73  = CARRY((\osc_instance|index [21] & !\osc_instance|index[20]~71 ))

	.dataa(\osc_instance|index [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[20]~71 ),
	.combout(\osc_instance|index[21]~72_combout ),
	.cout(\osc_instance|index[21]~73 ));
// synopsys translate_off
defparam \osc_instance|index[21]~72 .lut_mask = 16'hA50A;
defparam \osc_instance|index[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N11
dffeas \osc_instance|index[21] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[21]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [21]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[21] .is_wysiwyg = "true";
defparam \osc_instance|index[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N12
cycloneiv_lcell_comb \osc_instance|index[22]~74 (
// Equation(s):
// \osc_instance|index[22]~74_combout  = (\osc_instance|index [22] & (!\osc_instance|index[21]~73 )) # (!\osc_instance|index [22] & ((\osc_instance|index[21]~73 ) # (GND)))
// \osc_instance|index[22]~75  = CARRY((!\osc_instance|index[21]~73 ) # (!\osc_instance|index [22]))

	.dataa(\osc_instance|index [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[21]~73 ),
	.combout(\osc_instance|index[22]~74_combout ),
	.cout(\osc_instance|index[22]~75 ));
// synopsys translate_off
defparam \osc_instance|index[22]~74 .lut_mask = 16'h5A5F;
defparam \osc_instance|index[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N13
dffeas \osc_instance|index[22] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[22]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [22]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[22] .is_wysiwyg = "true";
defparam \osc_instance|index[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneiv_lcell_comb \osc_instance|LessThan0~7 (
// Equation(s):
// \osc_instance|LessThan0~7_combout  = (!\osc_instance|index [20] & (!\osc_instance|index [19] & (!\osc_instance|index [22] & !\osc_instance|index [21])))

	.dataa(\osc_instance|index [20]),
	.datab(\osc_instance|index [19]),
	.datac(\osc_instance|index [22]),
	.datad(\osc_instance|index [21]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~7 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N14
cycloneiv_lcell_comb \osc_instance|index[23]~76 (
// Equation(s):
// \osc_instance|index[23]~76_combout  = (\osc_instance|index [23] & (\osc_instance|index[22]~75  $ (GND))) # (!\osc_instance|index [23] & (!\osc_instance|index[22]~75  & VCC))
// \osc_instance|index[23]~77  = CARRY((\osc_instance|index [23] & !\osc_instance|index[22]~75 ))

	.dataa(gnd),
	.datab(\osc_instance|index [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[22]~75 ),
	.combout(\osc_instance|index[23]~76_combout ),
	.cout(\osc_instance|index[23]~77 ));
// synopsys translate_off
defparam \osc_instance|index[23]~76 .lut_mask = 16'hC30C;
defparam \osc_instance|index[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N15
dffeas \osc_instance|index[23] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[23]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [23]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[23] .is_wysiwyg = "true";
defparam \osc_instance|index[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N16
cycloneiv_lcell_comb \osc_instance|index[24]~78 (
// Equation(s):
// \osc_instance|index[24]~78_combout  = (\osc_instance|index [24] & (!\osc_instance|index[23]~77 )) # (!\osc_instance|index [24] & ((\osc_instance|index[23]~77 ) # (GND)))
// \osc_instance|index[24]~79  = CARRY((!\osc_instance|index[23]~77 ) # (!\osc_instance|index [24]))

	.dataa(gnd),
	.datab(\osc_instance|index [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[23]~77 ),
	.combout(\osc_instance|index[24]~78_combout ),
	.cout(\osc_instance|index[24]~79 ));
// synopsys translate_off
defparam \osc_instance|index[24]~78 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N17
dffeas \osc_instance|index[24] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[24]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [24]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[24] .is_wysiwyg = "true";
defparam \osc_instance|index[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N18
cycloneiv_lcell_comb \osc_instance|index[25]~80 (
// Equation(s):
// \osc_instance|index[25]~80_combout  = (\osc_instance|index [25] & (\osc_instance|index[24]~79  $ (GND))) # (!\osc_instance|index [25] & (!\osc_instance|index[24]~79  & VCC))
// \osc_instance|index[25]~81  = CARRY((\osc_instance|index [25] & !\osc_instance|index[24]~79 ))

	.dataa(gnd),
	.datab(\osc_instance|index [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[24]~79 ),
	.combout(\osc_instance|index[25]~80_combout ),
	.cout(\osc_instance|index[25]~81 ));
// synopsys translate_off
defparam \osc_instance|index[25]~80 .lut_mask = 16'hC30C;
defparam \osc_instance|index[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N19
dffeas \osc_instance|index[25] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[25]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [25]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[25] .is_wysiwyg = "true";
defparam \osc_instance|index[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N20
cycloneiv_lcell_comb \osc_instance|index[26]~82 (
// Equation(s):
// \osc_instance|index[26]~82_combout  = (\osc_instance|index [26] & (!\osc_instance|index[25]~81 )) # (!\osc_instance|index [26] & ((\osc_instance|index[25]~81 ) # (GND)))
// \osc_instance|index[26]~83  = CARRY((!\osc_instance|index[25]~81 ) # (!\osc_instance|index [26]))

	.dataa(gnd),
	.datab(\osc_instance|index [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[25]~81 ),
	.combout(\osc_instance|index[26]~82_combout ),
	.cout(\osc_instance|index[26]~83 ));
// synopsys translate_off
defparam \osc_instance|index[26]~82 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N21
dffeas \osc_instance|index[26] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[26]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [26]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[26] .is_wysiwyg = "true";
defparam \osc_instance|index[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneiv_lcell_comb \osc_instance|LessThan0~8 (
// Equation(s):
// \osc_instance|LessThan0~8_combout  = (!\osc_instance|index [23] & (!\osc_instance|index [26] & (!\osc_instance|index [25] & !\osc_instance|index [24])))

	.dataa(\osc_instance|index [23]),
	.datab(\osc_instance|index [26]),
	.datac(\osc_instance|index [25]),
	.datad(\osc_instance|index [24]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~8 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneiv_lcell_comb \osc_instance|LessThan0~9 (
// Equation(s):
// \osc_instance|LessThan0~9_combout  = (\osc_instance|LessThan0~6_combout  & (\osc_instance|LessThan0~5_combout  & (\osc_instance|LessThan0~7_combout  & \osc_instance|LessThan0~8_combout )))

	.dataa(\osc_instance|LessThan0~6_combout ),
	.datab(\osc_instance|LessThan0~5_combout ),
	.datac(\osc_instance|LessThan0~7_combout ),
	.datad(\osc_instance|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~9 .lut_mask = 16'h8000;
defparam \osc_instance|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N22
cycloneiv_lcell_comb \osc_instance|index[27]~84 (
// Equation(s):
// \osc_instance|index[27]~84_combout  = (\osc_instance|index [27] & (\osc_instance|index[26]~83  $ (GND))) # (!\osc_instance|index [27] & (!\osc_instance|index[26]~83  & VCC))
// \osc_instance|index[27]~85  = CARRY((\osc_instance|index [27] & !\osc_instance|index[26]~83 ))

	.dataa(\osc_instance|index [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[26]~83 ),
	.combout(\osc_instance|index[27]~84_combout ),
	.cout(\osc_instance|index[27]~85 ));
// synopsys translate_off
defparam \osc_instance|index[27]~84 .lut_mask = 16'hA50A;
defparam \osc_instance|index[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N23
dffeas \osc_instance|index[27] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[27]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [27]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[27] .is_wysiwyg = "true";
defparam \osc_instance|index[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N24
cycloneiv_lcell_comb \osc_instance|index[28]~86 (
// Equation(s):
// \osc_instance|index[28]~86_combout  = (\osc_instance|index [28] & (!\osc_instance|index[27]~85 )) # (!\osc_instance|index [28] & ((\osc_instance|index[27]~85 ) # (GND)))
// \osc_instance|index[28]~87  = CARRY((!\osc_instance|index[27]~85 ) # (!\osc_instance|index [28]))

	.dataa(gnd),
	.datab(\osc_instance|index [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[27]~85 ),
	.combout(\osc_instance|index[28]~86_combout ),
	.cout(\osc_instance|index[28]~87 ));
// synopsys translate_off
defparam \osc_instance|index[28]~86 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N25
dffeas \osc_instance|index[28] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[28]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [28]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[28] .is_wysiwyg = "true";
defparam \osc_instance|index[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N26
cycloneiv_lcell_comb \osc_instance|index[29]~88 (
// Equation(s):
// \osc_instance|index[29]~88_combout  = (\osc_instance|index [29] & (\osc_instance|index[28]~87  $ (GND))) # (!\osc_instance|index [29] & (!\osc_instance|index[28]~87  & VCC))
// \osc_instance|index[29]~89  = CARRY((\osc_instance|index [29] & !\osc_instance|index[28]~87 ))

	.dataa(\osc_instance|index [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[28]~87 ),
	.combout(\osc_instance|index[29]~88_combout ),
	.cout(\osc_instance|index[29]~89 ));
// synopsys translate_off
defparam \osc_instance|index[29]~88 .lut_mask = 16'hA50A;
defparam \osc_instance|index[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N27
dffeas \osc_instance|index[29] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[29]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [29]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[29] .is_wysiwyg = "true";
defparam \osc_instance|index[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N28
cycloneiv_lcell_comb \osc_instance|index[30]~90 (
// Equation(s):
// \osc_instance|index[30]~90_combout  = (\osc_instance|index [30] & (!\osc_instance|index[29]~89 )) # (!\osc_instance|index [30] & ((\osc_instance|index[29]~89 ) # (GND)))
// \osc_instance|index[30]~91  = CARRY((!\osc_instance|index[29]~89 ) # (!\osc_instance|index [30]))

	.dataa(gnd),
	.datab(\osc_instance|index [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|index[29]~89 ),
	.combout(\osc_instance|index[30]~90_combout ),
	.cout(\osc_instance|index[30]~91 ));
// synopsys translate_off
defparam \osc_instance|index[30]~90 .lut_mask = 16'h3C3F;
defparam \osc_instance|index[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N29
dffeas \osc_instance|index[30] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[30]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [30]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[30] .is_wysiwyg = "true";
defparam \osc_instance|index[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N30
cycloneiv_lcell_comb \osc_instance|index[31]~92 (
// Equation(s):
// \osc_instance|index[31]~92_combout  = \osc_instance|index [31] $ (!\osc_instance|index[30]~91 )

	.dataa(\osc_instance|index [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|index[30]~91 ),
	.combout(\osc_instance|index[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|index[31]~92 .lut_mask = 16'hA5A5;
defparam \osc_instance|index[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y44_N31
dffeas \osc_instance|index[31] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[31]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|LessThan0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [31]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[31] .is_wysiwyg = "true";
defparam \osc_instance|index[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneiv_lcell_comb \osc_instance|LessThan0~4 (
// Equation(s):
// \osc_instance|LessThan0~4_combout  = (!\osc_instance|index [27] & (!\osc_instance|index [29] & (!\osc_instance|index [30] & !\osc_instance|index [28])))

	.dataa(\osc_instance|index [27]),
	.datab(\osc_instance|index [29]),
	.datac(\osc_instance|index [30]),
	.datad(\osc_instance|index [28]),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~4 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneiv_lcell_comb \osc_instance|LessThan0~10 (
// Equation(s):
// \osc_instance|LessThan0~10_combout  = (\osc_instance|index [31]) # ((\osc_instance|LessThan0~3_combout  & (\osc_instance|LessThan0~9_combout  & \osc_instance|LessThan0~4_combout )))

	.dataa(\osc_instance|LessThan0~3_combout ),
	.datab(\osc_instance|LessThan0~9_combout ),
	.datac(\osc_instance|index [31]),
	.datad(\osc_instance|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan0~10 .lut_mask = 16'hF8F0;
defparam \osc_instance|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneiv_lcell_comb \osc_instance|index[0]~31 (
// Equation(s):
// \osc_instance|index[0]~31_combout  = \osc_instance|index [0] $ (\osc_instance|LessThan0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\osc_instance|index [0]),
	.datad(\osc_instance|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\osc_instance|index[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|index[0]~31 .lut_mask = 16'h0FF0;
defparam \osc_instance|index[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \osc_instance|index[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\osc_instance|index[0]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|index[0] .is_wysiwyg = "true";
defparam \osc_instance|index[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G22
cycloneiv_clkctrl \osc_instance|VGA_ins|VS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\osc_instance|VGA_ins|VS~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\osc_instance|VGA_ins|VS~clkctrl_outclk ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|VS~clkctrl .clock_type = "global clock";
defparam \osc_instance|VGA_ins|VS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneiv_lcell_comb \osc_instance|mov[0]~32 (
// Equation(s):
// \osc_instance|mov[0]~32_combout  = \osc_instance|mov [0] $ (VCC)
// \osc_instance|mov[0]~33  = CARRY(\osc_instance|mov [0])

	.dataa(gnd),
	.datab(\osc_instance|mov [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|mov[0]~32_combout ),
	.cout(\osc_instance|mov[0]~33 ));
// synopsys translate_off
defparam \osc_instance|mov[0]~32 .lut_mask = 16'h33CC;
defparam \osc_instance|mov[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneiv_lcell_comb \osc_instance|mov[1]~35 (
// Equation(s):
// \osc_instance|mov[1]~35_combout  = (\osc_instance|mov [1] & (!\osc_instance|mov[0]~33 )) # (!\osc_instance|mov [1] & ((\osc_instance|mov[0]~33 ) # (GND)))
// \osc_instance|mov[1]~36  = CARRY((!\osc_instance|mov[0]~33 ) # (!\osc_instance|mov [1]))

	.dataa(gnd),
	.datab(\osc_instance|mov [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[0]~33 ),
	.combout(\osc_instance|mov[1]~35_combout ),
	.cout(\osc_instance|mov[1]~36 ));
// synopsys translate_off
defparam \osc_instance|mov[1]~35 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N0
cycloneiv_lcell_comb \osc_instance|Add5~0 (
// Equation(s):
// \osc_instance|Add5~0_combout  = \osc_instance|cf_count [0] $ (VCC)
// \osc_instance|Add5~1  = CARRY(\osc_instance|cf_count [0])

	.dataa(\osc_instance|cf_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|Add5~0_combout ),
	.cout(\osc_instance|Add5~1 ));
// synopsys translate_off
defparam \osc_instance|Add5~0 .lut_mask = 16'h55AA;
defparam \osc_instance|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N22
cycloneiv_lcell_comb \osc_instance|cf_count~1 (
// Equation(s):
// \osc_instance|cf_count~1_combout  = (\osc_instance|Add5~0_combout  & !\osc_instance|Equal0~10_combout )

	.dataa(\osc_instance|Add5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|Equal0~10_combout ),
	.cin(gnd),
	.combout(\osc_instance|cf_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|cf_count~1 .lut_mask = 16'h00AA;
defparam \osc_instance|cf_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \swi~input (
	.i(swi),
	.ibar(gnd),
	.o(\swi~input_o ));
// synopsys translate_off
defparam \swi~input .bus_hold = "false";
defparam \swi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X116_Y39_N23
dffeas \osc_instance|cf_count[0] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|cf_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[0] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N2
cycloneiv_lcell_comb \osc_instance|Add5~2 (
// Equation(s):
// \osc_instance|Add5~2_combout  = (\osc_instance|cf_count [1] & (!\osc_instance|Add5~1 )) # (!\osc_instance|cf_count [1] & ((\osc_instance|Add5~1 ) # (GND)))
// \osc_instance|Add5~3  = CARRY((!\osc_instance|Add5~1 ) # (!\osc_instance|cf_count [1]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~1 ),
	.combout(\osc_instance|Add5~2_combout ),
	.cout(\osc_instance|Add5~3 ));
// synopsys translate_off
defparam \osc_instance|Add5~2 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N4
cycloneiv_lcell_comb \osc_instance|cf_count~0 (
// Equation(s):
// \osc_instance|cf_count~0_combout  = (\osc_instance|Add5~2_combout  & !\osc_instance|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\osc_instance|Add5~2_combout ),
	.datad(\osc_instance|Equal0~10_combout ),
	.cin(gnd),
	.combout(\osc_instance|cf_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|cf_count~0 .lut_mask = 16'h00F0;
defparam \osc_instance|cf_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y39_N5
dffeas \osc_instance|cf_count[1] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|cf_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[1] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N4
cycloneiv_lcell_comb \osc_instance|Add5~4 (
// Equation(s):
// \osc_instance|Add5~4_combout  = (\osc_instance|cf_count [2] & (\osc_instance|Add5~3  $ (GND))) # (!\osc_instance|cf_count [2] & (!\osc_instance|Add5~3  & VCC))
// \osc_instance|Add5~5  = CARRY((\osc_instance|cf_count [2] & !\osc_instance|Add5~3 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~3 ),
	.combout(\osc_instance|Add5~4_combout ),
	.cout(\osc_instance|Add5~5 ));
// synopsys translate_off
defparam \osc_instance|Add5~4 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N5
dffeas \osc_instance|cf_count[2] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[2] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N6
cycloneiv_lcell_comb \osc_instance|Add5~6 (
// Equation(s):
// \osc_instance|Add5~6_combout  = (\osc_instance|cf_count [3] & (!\osc_instance|Add5~5 )) # (!\osc_instance|cf_count [3] & ((\osc_instance|Add5~5 ) # (GND)))
// \osc_instance|Add5~7  = CARRY((!\osc_instance|Add5~5 ) # (!\osc_instance|cf_count [3]))

	.dataa(\osc_instance|cf_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~5 ),
	.combout(\osc_instance|Add5~6_combout ),
	.cout(\osc_instance|Add5~7 ));
// synopsys translate_off
defparam \osc_instance|Add5~6 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N7
dffeas \osc_instance|cf_count[3] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[3] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N8
cycloneiv_lcell_comb \osc_instance|Add5~8 (
// Equation(s):
// \osc_instance|Add5~8_combout  = (\osc_instance|cf_count [4] & (\osc_instance|Add5~7  $ (GND))) # (!\osc_instance|cf_count [4] & (!\osc_instance|Add5~7  & VCC))
// \osc_instance|Add5~9  = CARRY((\osc_instance|cf_count [4] & !\osc_instance|Add5~7 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~7 ),
	.combout(\osc_instance|Add5~8_combout ),
	.cout(\osc_instance|Add5~9 ));
// synopsys translate_off
defparam \osc_instance|Add5~8 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N9
dffeas \osc_instance|cf_count[4] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[4] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N10
cycloneiv_lcell_comb \osc_instance|Add5~10 (
// Equation(s):
// \osc_instance|Add5~10_combout  = (\osc_instance|cf_count [5] & (!\osc_instance|Add5~9 )) # (!\osc_instance|cf_count [5] & ((\osc_instance|Add5~9 ) # (GND)))
// \osc_instance|Add5~11  = CARRY((!\osc_instance|Add5~9 ) # (!\osc_instance|cf_count [5]))

	.dataa(\osc_instance|cf_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~9 ),
	.combout(\osc_instance|Add5~10_combout ),
	.cout(\osc_instance|Add5~11 ));
// synopsys translate_off
defparam \osc_instance|Add5~10 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N11
dffeas \osc_instance|cf_count[5] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[5] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N12
cycloneiv_lcell_comb \osc_instance|Add5~12 (
// Equation(s):
// \osc_instance|Add5~12_combout  = (\osc_instance|cf_count [6] & (\osc_instance|Add5~11  $ (GND))) # (!\osc_instance|cf_count [6] & (!\osc_instance|Add5~11  & VCC))
// \osc_instance|Add5~13  = CARRY((\osc_instance|cf_count [6] & !\osc_instance|Add5~11 ))

	.dataa(\osc_instance|cf_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~11 ),
	.combout(\osc_instance|Add5~12_combout ),
	.cout(\osc_instance|Add5~13 ));
// synopsys translate_off
defparam \osc_instance|Add5~12 .lut_mask = 16'hA50A;
defparam \osc_instance|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N13
dffeas \osc_instance|cf_count[6] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[6] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N14
cycloneiv_lcell_comb \osc_instance|Add5~14 (
// Equation(s):
// \osc_instance|Add5~14_combout  = (\osc_instance|cf_count [7] & (!\osc_instance|Add5~13 )) # (!\osc_instance|cf_count [7] & ((\osc_instance|Add5~13 ) # (GND)))
// \osc_instance|Add5~15  = CARRY((!\osc_instance|Add5~13 ) # (!\osc_instance|cf_count [7]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~13 ),
	.combout(\osc_instance|Add5~14_combout ),
	.cout(\osc_instance|Add5~15 ));
// synopsys translate_off
defparam \osc_instance|Add5~14 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N15
dffeas \osc_instance|cf_count[7] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[7] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N16
cycloneiv_lcell_comb \osc_instance|Add5~16 (
// Equation(s):
// \osc_instance|Add5~16_combout  = (\osc_instance|cf_count [8] & (\osc_instance|Add5~15  $ (GND))) # (!\osc_instance|cf_count [8] & (!\osc_instance|Add5~15  & VCC))
// \osc_instance|Add5~17  = CARRY((\osc_instance|cf_count [8] & !\osc_instance|Add5~15 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~15 ),
	.combout(\osc_instance|Add5~16_combout ),
	.cout(\osc_instance|Add5~17 ));
// synopsys translate_off
defparam \osc_instance|Add5~16 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N17
dffeas \osc_instance|cf_count[8] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[8] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N18
cycloneiv_lcell_comb \osc_instance|Add5~18 (
// Equation(s):
// \osc_instance|Add5~18_combout  = (\osc_instance|cf_count [9] & (!\osc_instance|Add5~17 )) # (!\osc_instance|cf_count [9] & ((\osc_instance|Add5~17 ) # (GND)))
// \osc_instance|Add5~19  = CARRY((!\osc_instance|Add5~17 ) # (!\osc_instance|cf_count [9]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~17 ),
	.combout(\osc_instance|Add5~18_combout ),
	.cout(\osc_instance|Add5~19 ));
// synopsys translate_off
defparam \osc_instance|Add5~18 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N19
dffeas \osc_instance|cf_count[9] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[9] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N20
cycloneiv_lcell_comb \osc_instance|Add5~20 (
// Equation(s):
// \osc_instance|Add5~20_combout  = (\osc_instance|cf_count [10] & (\osc_instance|Add5~19  $ (GND))) # (!\osc_instance|cf_count [10] & (!\osc_instance|Add5~19  & VCC))
// \osc_instance|Add5~21  = CARRY((\osc_instance|cf_count [10] & !\osc_instance|Add5~19 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~19 ),
	.combout(\osc_instance|Add5~20_combout ),
	.cout(\osc_instance|Add5~21 ));
// synopsys translate_off
defparam \osc_instance|Add5~20 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N21
dffeas \osc_instance|cf_count[10] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[10] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N22
cycloneiv_lcell_comb \osc_instance|Add5~22 (
// Equation(s):
// \osc_instance|Add5~22_combout  = (\osc_instance|cf_count [11] & (!\osc_instance|Add5~21 )) # (!\osc_instance|cf_count [11] & ((\osc_instance|Add5~21 ) # (GND)))
// \osc_instance|Add5~23  = CARRY((!\osc_instance|Add5~21 ) # (!\osc_instance|cf_count [11]))

	.dataa(\osc_instance|cf_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~21 ),
	.combout(\osc_instance|Add5~22_combout ),
	.cout(\osc_instance|Add5~23 ));
// synopsys translate_off
defparam \osc_instance|Add5~22 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N23
dffeas \osc_instance|cf_count[11] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[11] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N24
cycloneiv_lcell_comb \osc_instance|Add5~24 (
// Equation(s):
// \osc_instance|Add5~24_combout  = (\osc_instance|cf_count [12] & (\osc_instance|Add5~23  $ (GND))) # (!\osc_instance|cf_count [12] & (!\osc_instance|Add5~23  & VCC))
// \osc_instance|Add5~25  = CARRY((\osc_instance|cf_count [12] & !\osc_instance|Add5~23 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~23 ),
	.combout(\osc_instance|Add5~24_combout ),
	.cout(\osc_instance|Add5~25 ));
// synopsys translate_off
defparam \osc_instance|Add5~24 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N25
dffeas \osc_instance|cf_count[12] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[12] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N26
cycloneiv_lcell_comb \osc_instance|Add5~26 (
// Equation(s):
// \osc_instance|Add5~26_combout  = (\osc_instance|cf_count [13] & (!\osc_instance|Add5~25 )) # (!\osc_instance|cf_count [13] & ((\osc_instance|Add5~25 ) # (GND)))
// \osc_instance|Add5~27  = CARRY((!\osc_instance|Add5~25 ) # (!\osc_instance|cf_count [13]))

	.dataa(\osc_instance|cf_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~25 ),
	.combout(\osc_instance|Add5~26_combout ),
	.cout(\osc_instance|Add5~27 ));
// synopsys translate_off
defparam \osc_instance|Add5~26 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N27
dffeas \osc_instance|cf_count[13] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[13] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N28
cycloneiv_lcell_comb \osc_instance|Add5~28 (
// Equation(s):
// \osc_instance|Add5~28_combout  = (\osc_instance|cf_count [14] & (\osc_instance|Add5~27  $ (GND))) # (!\osc_instance|cf_count [14] & (!\osc_instance|Add5~27  & VCC))
// \osc_instance|Add5~29  = CARRY((\osc_instance|cf_count [14] & !\osc_instance|Add5~27 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~27 ),
	.combout(\osc_instance|Add5~28_combout ),
	.cout(\osc_instance|Add5~29 ));
// synopsys translate_off
defparam \osc_instance|Add5~28 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N29
dffeas \osc_instance|cf_count[14] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[14] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y39_N30
cycloneiv_lcell_comb \osc_instance|Add5~30 (
// Equation(s):
// \osc_instance|Add5~30_combout  = (\osc_instance|cf_count [15] & (!\osc_instance|Add5~29 )) # (!\osc_instance|cf_count [15] & ((\osc_instance|Add5~29 ) # (GND)))
// \osc_instance|Add5~31  = CARRY((!\osc_instance|Add5~29 ) # (!\osc_instance|cf_count [15]))

	.dataa(\osc_instance|cf_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~29 ),
	.combout(\osc_instance|Add5~30_combout ),
	.cout(\osc_instance|Add5~31 ));
// synopsys translate_off
defparam \osc_instance|Add5~30 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y39_N31
dffeas \osc_instance|cf_count[15] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[15] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N0
cycloneiv_lcell_comb \osc_instance|Add5~32 (
// Equation(s):
// \osc_instance|Add5~32_combout  = (\osc_instance|cf_count [16] & (\osc_instance|Add5~31  $ (GND))) # (!\osc_instance|cf_count [16] & (!\osc_instance|Add5~31  & VCC))
// \osc_instance|Add5~33  = CARRY((\osc_instance|cf_count [16] & !\osc_instance|Add5~31 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~31 ),
	.combout(\osc_instance|Add5~32_combout ),
	.cout(\osc_instance|Add5~33 ));
// synopsys translate_off
defparam \osc_instance|Add5~32 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N1
dffeas \osc_instance|cf_count[16] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[16] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N2
cycloneiv_lcell_comb \osc_instance|Add5~34 (
// Equation(s):
// \osc_instance|Add5~34_combout  = (\osc_instance|cf_count [17] & (!\osc_instance|Add5~33 )) # (!\osc_instance|cf_count [17] & ((\osc_instance|Add5~33 ) # (GND)))
// \osc_instance|Add5~35  = CARRY((!\osc_instance|Add5~33 ) # (!\osc_instance|cf_count [17]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~33 ),
	.combout(\osc_instance|Add5~34_combout ),
	.cout(\osc_instance|Add5~35 ));
// synopsys translate_off
defparam \osc_instance|Add5~34 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N3
dffeas \osc_instance|cf_count[17] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[17] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N4
cycloneiv_lcell_comb \osc_instance|Add5~36 (
// Equation(s):
// \osc_instance|Add5~36_combout  = (\osc_instance|cf_count [18] & (\osc_instance|Add5~35  $ (GND))) # (!\osc_instance|cf_count [18] & (!\osc_instance|Add5~35  & VCC))
// \osc_instance|Add5~37  = CARRY((\osc_instance|cf_count [18] & !\osc_instance|Add5~35 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~35 ),
	.combout(\osc_instance|Add5~36_combout ),
	.cout(\osc_instance|Add5~37 ));
// synopsys translate_off
defparam \osc_instance|Add5~36 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N5
dffeas \osc_instance|cf_count[18] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[18] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N6
cycloneiv_lcell_comb \osc_instance|Add5~38 (
// Equation(s):
// \osc_instance|Add5~38_combout  = (\osc_instance|cf_count [19] & (!\osc_instance|Add5~37 )) # (!\osc_instance|cf_count [19] & ((\osc_instance|Add5~37 ) # (GND)))
// \osc_instance|Add5~39  = CARRY((!\osc_instance|Add5~37 ) # (!\osc_instance|cf_count [19]))

	.dataa(\osc_instance|cf_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~37 ),
	.combout(\osc_instance|Add5~38_combout ),
	.cout(\osc_instance|Add5~39 ));
// synopsys translate_off
defparam \osc_instance|Add5~38 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N7
dffeas \osc_instance|cf_count[19] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[19] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N8
cycloneiv_lcell_comb \osc_instance|Add5~40 (
// Equation(s):
// \osc_instance|Add5~40_combout  = (\osc_instance|cf_count [20] & (\osc_instance|Add5~39  $ (GND))) # (!\osc_instance|cf_count [20] & (!\osc_instance|Add5~39  & VCC))
// \osc_instance|Add5~41  = CARRY((\osc_instance|cf_count [20] & !\osc_instance|Add5~39 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~39 ),
	.combout(\osc_instance|Add5~40_combout ),
	.cout(\osc_instance|Add5~41 ));
// synopsys translate_off
defparam \osc_instance|Add5~40 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N9
dffeas \osc_instance|cf_count[20] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[20] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N10
cycloneiv_lcell_comb \osc_instance|Add5~42 (
// Equation(s):
// \osc_instance|Add5~42_combout  = (\osc_instance|cf_count [21] & (!\osc_instance|Add5~41 )) # (!\osc_instance|cf_count [21] & ((\osc_instance|Add5~41 ) # (GND)))
// \osc_instance|Add5~43  = CARRY((!\osc_instance|Add5~41 ) # (!\osc_instance|cf_count [21]))

	.dataa(\osc_instance|cf_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~41 ),
	.combout(\osc_instance|Add5~42_combout ),
	.cout(\osc_instance|Add5~43 ));
// synopsys translate_off
defparam \osc_instance|Add5~42 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N11
dffeas \osc_instance|cf_count[21] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[21] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N12
cycloneiv_lcell_comb \osc_instance|Add5~44 (
// Equation(s):
// \osc_instance|Add5~44_combout  = (\osc_instance|cf_count [22] & (\osc_instance|Add5~43  $ (GND))) # (!\osc_instance|cf_count [22] & (!\osc_instance|Add5~43  & VCC))
// \osc_instance|Add5~45  = CARRY((\osc_instance|cf_count [22] & !\osc_instance|Add5~43 ))

	.dataa(\osc_instance|cf_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~43 ),
	.combout(\osc_instance|Add5~44_combout ),
	.cout(\osc_instance|Add5~45 ));
// synopsys translate_off
defparam \osc_instance|Add5~44 .lut_mask = 16'hA50A;
defparam \osc_instance|Add5~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N13
dffeas \osc_instance|cf_count[22] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[22] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N14
cycloneiv_lcell_comb \osc_instance|Add5~46 (
// Equation(s):
// \osc_instance|Add5~46_combout  = (\osc_instance|cf_count [23] & (!\osc_instance|Add5~45 )) # (!\osc_instance|cf_count [23] & ((\osc_instance|Add5~45 ) # (GND)))
// \osc_instance|Add5~47  = CARRY((!\osc_instance|Add5~45 ) # (!\osc_instance|cf_count [23]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~45 ),
	.combout(\osc_instance|Add5~46_combout ),
	.cout(\osc_instance|Add5~47 ));
// synopsys translate_off
defparam \osc_instance|Add5~46 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N15
dffeas \osc_instance|cf_count[23] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[23] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneiv_lcell_comb \osc_instance|Equal0~2 (
// Equation(s):
// \osc_instance|Equal0~2_combout  = (!\osc_instance|cf_count [22] & (!\osc_instance|cf_count [21] & (!\osc_instance|cf_count [23] & !\osc_instance|cf_count [20])))

	.dataa(\osc_instance|cf_count [22]),
	.datab(\osc_instance|cf_count [21]),
	.datac(\osc_instance|cf_count [23]),
	.datad(\osc_instance|cf_count [20]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~2 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N20
cycloneiv_lcell_comb \osc_instance|Equal0~3 (
// Equation(s):
// \osc_instance|Equal0~3_combout  = (!\osc_instance|cf_count [18] & (!\osc_instance|cf_count [17] & (!\osc_instance|cf_count [19] & !\osc_instance|cf_count [16])))

	.dataa(\osc_instance|cf_count [18]),
	.datab(\osc_instance|cf_count [17]),
	.datac(\osc_instance|cf_count [19]),
	.datad(\osc_instance|cf_count [16]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~3 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N16
cycloneiv_lcell_comb \osc_instance|Add5~48 (
// Equation(s):
// \osc_instance|Add5~48_combout  = (\osc_instance|cf_count [24] & (\osc_instance|Add5~47  $ (GND))) # (!\osc_instance|cf_count [24] & (!\osc_instance|Add5~47  & VCC))
// \osc_instance|Add5~49  = CARRY((\osc_instance|cf_count [24] & !\osc_instance|Add5~47 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~47 ),
	.combout(\osc_instance|Add5~48_combout ),
	.cout(\osc_instance|Add5~49 ));
// synopsys translate_off
defparam \osc_instance|Add5~48 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N17
dffeas \osc_instance|cf_count[24] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[24] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N18
cycloneiv_lcell_comb \osc_instance|Add5~50 (
// Equation(s):
// \osc_instance|Add5~50_combout  = (\osc_instance|cf_count [25] & (!\osc_instance|Add5~49 )) # (!\osc_instance|cf_count [25] & ((\osc_instance|Add5~49 ) # (GND)))
// \osc_instance|Add5~51  = CARRY((!\osc_instance|Add5~49 ) # (!\osc_instance|cf_count [25]))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~49 ),
	.combout(\osc_instance|Add5~50_combout ),
	.cout(\osc_instance|Add5~51 ));
// synopsys translate_off
defparam \osc_instance|Add5~50 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add5~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N19
dffeas \osc_instance|cf_count[25] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[25] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N20
cycloneiv_lcell_comb \osc_instance|Add5~52 (
// Equation(s):
// \osc_instance|Add5~52_combout  = (\osc_instance|cf_count [26] & (\osc_instance|Add5~51  $ (GND))) # (!\osc_instance|cf_count [26] & (!\osc_instance|Add5~51  & VCC))
// \osc_instance|Add5~53  = CARRY((\osc_instance|cf_count [26] & !\osc_instance|Add5~51 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~51 ),
	.combout(\osc_instance|Add5~52_combout ),
	.cout(\osc_instance|Add5~53 ));
// synopsys translate_off
defparam \osc_instance|Add5~52 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N21
dffeas \osc_instance|cf_count[26] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[26] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N22
cycloneiv_lcell_comb \osc_instance|Add5~54 (
// Equation(s):
// \osc_instance|Add5~54_combout  = (\osc_instance|cf_count [27] & (!\osc_instance|Add5~53 )) # (!\osc_instance|cf_count [27] & ((\osc_instance|Add5~53 ) # (GND)))
// \osc_instance|Add5~55  = CARRY((!\osc_instance|Add5~53 ) # (!\osc_instance|cf_count [27]))

	.dataa(\osc_instance|cf_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~53 ),
	.combout(\osc_instance|Add5~54_combout ),
	.cout(\osc_instance|Add5~55 ));
// synopsys translate_off
defparam \osc_instance|Add5~54 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N23
dffeas \osc_instance|cf_count[27] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[27] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N26
cycloneiv_lcell_comb \osc_instance|Equal0~1 (
// Equation(s):
// \osc_instance|Equal0~1_combout  = (!\osc_instance|cf_count [25] & (!\osc_instance|cf_count [27] & (!\osc_instance|cf_count [26] & !\osc_instance|cf_count [24])))

	.dataa(\osc_instance|cf_count [25]),
	.datab(\osc_instance|cf_count [27]),
	.datac(\osc_instance|cf_count [26]),
	.datad(\osc_instance|cf_count [24]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~1 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N24
cycloneiv_lcell_comb \osc_instance|Add5~56 (
// Equation(s):
// \osc_instance|Add5~56_combout  = (\osc_instance|cf_count [28] & (\osc_instance|Add5~55  $ (GND))) # (!\osc_instance|cf_count [28] & (!\osc_instance|Add5~55  & VCC))
// \osc_instance|Add5~57  = CARRY((\osc_instance|cf_count [28] & !\osc_instance|Add5~55 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~55 ),
	.combout(\osc_instance|Add5~56_combout ),
	.cout(\osc_instance|Add5~57 ));
// synopsys translate_off
defparam \osc_instance|Add5~56 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N25
dffeas \osc_instance|cf_count[28] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[28] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N26
cycloneiv_lcell_comb \osc_instance|Add5~58 (
// Equation(s):
// \osc_instance|Add5~58_combout  = (\osc_instance|cf_count [29] & (!\osc_instance|Add5~57 )) # (!\osc_instance|cf_count [29] & ((\osc_instance|Add5~57 ) # (GND)))
// \osc_instance|Add5~59  = CARRY((!\osc_instance|Add5~57 ) # (!\osc_instance|cf_count [29]))

	.dataa(\osc_instance|cf_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~57 ),
	.combout(\osc_instance|Add5~58_combout ),
	.cout(\osc_instance|Add5~59 ));
// synopsys translate_off
defparam \osc_instance|Add5~58 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add5~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N27
dffeas \osc_instance|cf_count[29] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[29] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N28
cycloneiv_lcell_comb \osc_instance|Add5~60 (
// Equation(s):
// \osc_instance|Add5~60_combout  = (\osc_instance|cf_count [30] & (\osc_instance|Add5~59  $ (GND))) # (!\osc_instance|cf_count [30] & (!\osc_instance|Add5~59  & VCC))
// \osc_instance|Add5~61  = CARRY((\osc_instance|cf_count [30] & !\osc_instance|Add5~59 ))

	.dataa(gnd),
	.datab(\osc_instance|cf_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add5~59 ),
	.combout(\osc_instance|Add5~60_combout ),
	.cout(\osc_instance|Add5~61 ));
// synopsys translate_off
defparam \osc_instance|Add5~60 .lut_mask = 16'hC30C;
defparam \osc_instance|Add5~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N29
dffeas \osc_instance|cf_count[30] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[30] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y38_N30
cycloneiv_lcell_comb \osc_instance|Add5~62 (
// Equation(s):
// \osc_instance|Add5~62_combout  = \osc_instance|cf_count [31] $ (\osc_instance|Add5~61 )

	.dataa(\osc_instance|cf_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|Add5~61 ),
	.combout(\osc_instance|Add5~62_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Add5~62 .lut_mask = 16'h5A5A;
defparam \osc_instance|Add5~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y38_N31
dffeas \osc_instance|cf_count[31] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|Add5~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\swi~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|cf_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|cf_count[31] .is_wysiwyg = "true";
defparam \osc_instance|cf_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N24
cycloneiv_lcell_comb \osc_instance|Equal0~0 (
// Equation(s):
// \osc_instance|Equal0~0_combout  = (!\osc_instance|cf_count [30] & (!\osc_instance|cf_count [31] & (!\osc_instance|cf_count [28] & !\osc_instance|cf_count [29])))

	.dataa(\osc_instance|cf_count [30]),
	.datab(\osc_instance|cf_count [31]),
	.datac(\osc_instance|cf_count [28]),
	.datad(\osc_instance|cf_count [29]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~0 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N30
cycloneiv_lcell_comb \osc_instance|Equal0~4 (
// Equation(s):
// \osc_instance|Equal0~4_combout  = (\osc_instance|Equal0~2_combout  & (\osc_instance|Equal0~3_combout  & (\osc_instance|Equal0~1_combout  & \osc_instance|Equal0~0_combout )))

	.dataa(\osc_instance|Equal0~2_combout ),
	.datab(\osc_instance|Equal0~3_combout ),
	.datac(\osc_instance|Equal0~1_combout ),
	.datad(\osc_instance|Equal0~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~4 .lut_mask = 16'h8000;
defparam \osc_instance|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N18
cycloneiv_lcell_comb \osc_instance|Equal0~8 (
// Equation(s):
// \osc_instance|Equal0~8_combout  = (!\osc_instance|cf_count [5] & (!\osc_instance|cf_count [6] & (!\osc_instance|cf_count [7] & !\osc_instance|cf_count [4])))

	.dataa(\osc_instance|cf_count [5]),
	.datab(\osc_instance|cf_count [6]),
	.datac(\osc_instance|cf_count [7]),
	.datad(\osc_instance|cf_count [4]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~8 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N8
cycloneiv_lcell_comb \osc_instance|Equal0~9 (
// Equation(s):
// \osc_instance|Equal0~9_combout  = (!\osc_instance|cf_count [0] & (!\osc_instance|cf_count [2] & (\osc_instance|cf_count [1] & !\osc_instance|cf_count [3])))

	.dataa(\osc_instance|cf_count [0]),
	.datab(\osc_instance|cf_count [2]),
	.datac(\osc_instance|cf_count [1]),
	.datad(\osc_instance|cf_count [3]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~9 .lut_mask = 16'h0010;
defparam \osc_instance|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N8
cycloneiv_lcell_comb \osc_instance|Equal0~5 (
// Equation(s):
// \osc_instance|Equal0~5_combout  = (!\osc_instance|cf_count [15] & !\osc_instance|cf_count [14])

	.dataa(gnd),
	.datab(\osc_instance|cf_count [15]),
	.datac(gnd),
	.datad(\osc_instance|cf_count [14]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~5 .lut_mask = 16'h0033;
defparam \osc_instance|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N10
cycloneiv_lcell_comb \osc_instance|Equal0~6 (
// Equation(s):
// \osc_instance|Equal0~6_combout  = (!\osc_instance|cf_count [10] & (!\osc_instance|cf_count [11] & (!\osc_instance|cf_count [8] & !\osc_instance|cf_count [9])))

	.dataa(\osc_instance|cf_count [10]),
	.datab(\osc_instance|cf_count [11]),
	.datac(\osc_instance|cf_count [8]),
	.datad(\osc_instance|cf_count [9]),
	.cin(gnd),
	.combout(\osc_instance|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~6 .lut_mask = 16'h0001;
defparam \osc_instance|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N0
cycloneiv_lcell_comb \osc_instance|Equal0~7 (
// Equation(s):
// \osc_instance|Equal0~7_combout  = (\osc_instance|Equal0~5_combout  & (!\osc_instance|cf_count [12] & (!\osc_instance|cf_count [13] & \osc_instance|Equal0~6_combout )))

	.dataa(\osc_instance|Equal0~5_combout ),
	.datab(\osc_instance|cf_count [12]),
	.datac(\osc_instance|cf_count [13]),
	.datad(\osc_instance|Equal0~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~7 .lut_mask = 16'h0200;
defparam \osc_instance|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N10
cycloneiv_lcell_comb \osc_instance|Equal0~10 (
// Equation(s):
// \osc_instance|Equal0~10_combout  = (\osc_instance|Equal0~4_combout  & (\osc_instance|Equal0~8_combout  & (\osc_instance|Equal0~9_combout  & \osc_instance|Equal0~7_combout )))

	.dataa(\osc_instance|Equal0~4_combout ),
	.datab(\osc_instance|Equal0~8_combout ),
	.datac(\osc_instance|Equal0~9_combout ),
	.datad(\osc_instance|Equal0~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal0~10 .lut_mask = 16'h8000;
defparam \osc_instance|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y39_N28
cycloneiv_lcell_comb \osc_instance|mov[0]~34 (
// Equation(s):
// \osc_instance|mov[0]~34_combout  = (\osc_instance|Equal0~10_combout  & !\swi~input_o )

	.dataa(\osc_instance|Equal0~10_combout ),
	.datab(gnd),
	.datac(\swi~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|mov[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|mov[0]~34 .lut_mask = 16'h0A0A;
defparam \osc_instance|mov[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N3
dffeas \osc_instance|mov[1] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[1] .is_wysiwyg = "true";
defparam \osc_instance|mov[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneiv_lcell_comb \osc_instance|mov[2]~37 (
// Equation(s):
// \osc_instance|mov[2]~37_combout  = (\osc_instance|mov [2] & (\osc_instance|mov[1]~36  $ (GND))) # (!\osc_instance|mov [2] & (!\osc_instance|mov[1]~36  & VCC))
// \osc_instance|mov[2]~38  = CARRY((\osc_instance|mov [2] & !\osc_instance|mov[1]~36 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[1]~36 ),
	.combout(\osc_instance|mov[2]~37_combout ),
	.cout(\osc_instance|mov[2]~38 ));
// synopsys translate_off
defparam \osc_instance|mov[2]~37 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N5
dffeas \osc_instance|mov[2] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[2] .is_wysiwyg = "true";
defparam \osc_instance|mov[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneiv_lcell_comb \osc_instance|mov[3]~39 (
// Equation(s):
// \osc_instance|mov[3]~39_combout  = (\osc_instance|mov [3] & (!\osc_instance|mov[2]~38 )) # (!\osc_instance|mov [3] & ((\osc_instance|mov[2]~38 ) # (GND)))
// \osc_instance|mov[3]~40  = CARRY((!\osc_instance|mov[2]~38 ) # (!\osc_instance|mov [3]))

	.dataa(\osc_instance|mov [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[2]~38 ),
	.combout(\osc_instance|mov[3]~39_combout ),
	.cout(\osc_instance|mov[3]~40 ));
// synopsys translate_off
defparam \osc_instance|mov[3]~39 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \osc_instance|mov[3] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[3] .is_wysiwyg = "true";
defparam \osc_instance|mov[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneiv_lcell_comb \osc_instance|mov[4]~41 (
// Equation(s):
// \osc_instance|mov[4]~41_combout  = (\osc_instance|mov [4] & (\osc_instance|mov[3]~40  $ (GND))) # (!\osc_instance|mov [4] & (!\osc_instance|mov[3]~40  & VCC))
// \osc_instance|mov[4]~42  = CARRY((\osc_instance|mov [4] & !\osc_instance|mov[3]~40 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[3]~40 ),
	.combout(\osc_instance|mov[4]~41_combout ),
	.cout(\osc_instance|mov[4]~42 ));
// synopsys translate_off
defparam \osc_instance|mov[4]~41 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N9
dffeas \osc_instance|mov[4] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[4] .is_wysiwyg = "true";
defparam \osc_instance|mov[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneiv_lcell_comb \osc_instance|mov[5]~43 (
// Equation(s):
// \osc_instance|mov[5]~43_combout  = (\osc_instance|mov [5] & (!\osc_instance|mov[4]~42 )) # (!\osc_instance|mov [5] & ((\osc_instance|mov[4]~42 ) # (GND)))
// \osc_instance|mov[5]~44  = CARRY((!\osc_instance|mov[4]~42 ) # (!\osc_instance|mov [5]))

	.dataa(\osc_instance|mov [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[4]~42 ),
	.combout(\osc_instance|mov[5]~43_combout ),
	.cout(\osc_instance|mov[5]~44 ));
// synopsys translate_off
defparam \osc_instance|mov[5]~43 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \osc_instance|mov[5] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[5] .is_wysiwyg = "true";
defparam \osc_instance|mov[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneiv_lcell_comb \osc_instance|mov[6]~45 (
// Equation(s):
// \osc_instance|mov[6]~45_combout  = (\osc_instance|mov [6] & (\osc_instance|mov[5]~44  $ (GND))) # (!\osc_instance|mov [6] & (!\osc_instance|mov[5]~44  & VCC))
// \osc_instance|mov[6]~46  = CARRY((\osc_instance|mov [6] & !\osc_instance|mov[5]~44 ))

	.dataa(\osc_instance|mov [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[5]~44 ),
	.combout(\osc_instance|mov[6]~45_combout ),
	.cout(\osc_instance|mov[6]~46 ));
// synopsys translate_off
defparam \osc_instance|mov[6]~45 .lut_mask = 16'hA50A;
defparam \osc_instance|mov[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N13
dffeas \osc_instance|mov[6] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[6] .is_wysiwyg = "true";
defparam \osc_instance|mov[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneiv_lcell_comb \osc_instance|mov[7]~47 (
// Equation(s):
// \osc_instance|mov[7]~47_combout  = (\osc_instance|mov [7] & (!\osc_instance|mov[6]~46 )) # (!\osc_instance|mov [7] & ((\osc_instance|mov[6]~46 ) # (GND)))
// \osc_instance|mov[7]~48  = CARRY((!\osc_instance|mov[6]~46 ) # (!\osc_instance|mov [7]))

	.dataa(gnd),
	.datab(\osc_instance|mov [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[6]~46 ),
	.combout(\osc_instance|mov[7]~47_combout ),
	.cout(\osc_instance|mov[7]~48 ));
// synopsys translate_off
defparam \osc_instance|mov[7]~47 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \osc_instance|mov[7] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[7] .is_wysiwyg = "true";
defparam \osc_instance|mov[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneiv_lcell_comb \osc_instance|mov[8]~49 (
// Equation(s):
// \osc_instance|mov[8]~49_combout  = (\osc_instance|mov [8] & (\osc_instance|mov[7]~48  $ (GND))) # (!\osc_instance|mov [8] & (!\osc_instance|mov[7]~48  & VCC))
// \osc_instance|mov[8]~50  = CARRY((\osc_instance|mov [8] & !\osc_instance|mov[7]~48 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[7]~48 ),
	.combout(\osc_instance|mov[8]~49_combout ),
	.cout(\osc_instance|mov[8]~50 ));
// synopsys translate_off
defparam \osc_instance|mov[8]~49 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \osc_instance|mov[8] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[8] .is_wysiwyg = "true";
defparam \osc_instance|mov[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneiv_lcell_comb \osc_instance|mov[9]~51 (
// Equation(s):
// \osc_instance|mov[9]~51_combout  = (\osc_instance|mov [9] & (!\osc_instance|mov[8]~50 )) # (!\osc_instance|mov [9] & ((\osc_instance|mov[8]~50 ) # (GND)))
// \osc_instance|mov[9]~52  = CARRY((!\osc_instance|mov[8]~50 ) # (!\osc_instance|mov [9]))

	.dataa(gnd),
	.datab(\osc_instance|mov [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[8]~50 ),
	.combout(\osc_instance|mov[9]~51_combout ),
	.cout(\osc_instance|mov[9]~52 ));
// synopsys translate_off
defparam \osc_instance|mov[9]~51 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N19
dffeas \osc_instance|mov[9] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[9] .is_wysiwyg = "true";
defparam \osc_instance|mov[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneiv_lcell_comb \osc_instance|mov[10]~53 (
// Equation(s):
// \osc_instance|mov[10]~53_combout  = (\osc_instance|mov [10] & (\osc_instance|mov[9]~52  $ (GND))) # (!\osc_instance|mov [10] & (!\osc_instance|mov[9]~52  & VCC))
// \osc_instance|mov[10]~54  = CARRY((\osc_instance|mov [10] & !\osc_instance|mov[9]~52 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[9]~52 ),
	.combout(\osc_instance|mov[10]~53_combout ),
	.cout(\osc_instance|mov[10]~54 ));
// synopsys translate_off
defparam \osc_instance|mov[10]~53 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \osc_instance|mov[10] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[10] .is_wysiwyg = "true";
defparam \osc_instance|mov[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneiv_lcell_comb \osc_instance|mov[11]~55 (
// Equation(s):
// \osc_instance|mov[11]~55_combout  = (\osc_instance|mov [11] & (!\osc_instance|mov[10]~54 )) # (!\osc_instance|mov [11] & ((\osc_instance|mov[10]~54 ) # (GND)))
// \osc_instance|mov[11]~56  = CARRY((!\osc_instance|mov[10]~54 ) # (!\osc_instance|mov [11]))

	.dataa(\osc_instance|mov [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[10]~54 ),
	.combout(\osc_instance|mov[11]~55_combout ),
	.cout(\osc_instance|mov[11]~56 ));
// synopsys translate_off
defparam \osc_instance|mov[11]~55 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N23
dffeas \osc_instance|mov[11] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [11]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[11] .is_wysiwyg = "true";
defparam \osc_instance|mov[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneiv_lcell_comb \osc_instance|mov[12]~57 (
// Equation(s):
// \osc_instance|mov[12]~57_combout  = (\osc_instance|mov [12] & (\osc_instance|mov[11]~56  $ (GND))) # (!\osc_instance|mov [12] & (!\osc_instance|mov[11]~56  & VCC))
// \osc_instance|mov[12]~58  = CARRY((\osc_instance|mov [12] & !\osc_instance|mov[11]~56 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[11]~56 ),
	.combout(\osc_instance|mov[12]~57_combout ),
	.cout(\osc_instance|mov[12]~58 ));
// synopsys translate_off
defparam \osc_instance|mov[12]~57 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \osc_instance|mov[12] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [12]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[12] .is_wysiwyg = "true";
defparam \osc_instance|mov[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneiv_lcell_comb \osc_instance|mov[13]~59 (
// Equation(s):
// \osc_instance|mov[13]~59_combout  = (\osc_instance|mov [13] & (!\osc_instance|mov[12]~58 )) # (!\osc_instance|mov [13] & ((\osc_instance|mov[12]~58 ) # (GND)))
// \osc_instance|mov[13]~60  = CARRY((!\osc_instance|mov[12]~58 ) # (!\osc_instance|mov [13]))

	.dataa(\osc_instance|mov [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[12]~58 ),
	.combout(\osc_instance|mov[13]~59_combout ),
	.cout(\osc_instance|mov[13]~60 ));
// synopsys translate_off
defparam \osc_instance|mov[13]~59 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N27
dffeas \osc_instance|mov[13] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [13]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[13] .is_wysiwyg = "true";
defparam \osc_instance|mov[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneiv_lcell_comb \osc_instance|mov[14]~61 (
// Equation(s):
// \osc_instance|mov[14]~61_combout  = (\osc_instance|mov [14] & (\osc_instance|mov[13]~60  $ (GND))) # (!\osc_instance|mov [14] & (!\osc_instance|mov[13]~60  & VCC))
// \osc_instance|mov[14]~62  = CARRY((\osc_instance|mov [14] & !\osc_instance|mov[13]~60 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[13]~60 ),
	.combout(\osc_instance|mov[14]~61_combout ),
	.cout(\osc_instance|mov[14]~62 ));
// synopsys translate_off
defparam \osc_instance|mov[14]~61 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N29
dffeas \osc_instance|mov[14] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [14]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[14] .is_wysiwyg = "true";
defparam \osc_instance|mov[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneiv_lcell_comb \osc_instance|mov[15]~63 (
// Equation(s):
// \osc_instance|mov[15]~63_combout  = (\osc_instance|mov [15] & (!\osc_instance|mov[14]~62 )) # (!\osc_instance|mov [15] & ((\osc_instance|mov[14]~62 ) # (GND)))
// \osc_instance|mov[15]~64  = CARRY((!\osc_instance|mov[14]~62 ) # (!\osc_instance|mov [15]))

	.dataa(\osc_instance|mov [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[14]~62 ),
	.combout(\osc_instance|mov[15]~63_combout ),
	.cout(\osc_instance|mov[15]~64 ));
// synopsys translate_off
defparam \osc_instance|mov[15]~63 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \osc_instance|mov[15] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [15]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[15] .is_wysiwyg = "true";
defparam \osc_instance|mov[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneiv_lcell_comb \osc_instance|mov[16]~65 (
// Equation(s):
// \osc_instance|mov[16]~65_combout  = (\osc_instance|mov [16] & (\osc_instance|mov[15]~64  $ (GND))) # (!\osc_instance|mov [16] & (!\osc_instance|mov[15]~64  & VCC))
// \osc_instance|mov[16]~66  = CARRY((\osc_instance|mov [16] & !\osc_instance|mov[15]~64 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[15]~64 ),
	.combout(\osc_instance|mov[16]~65_combout ),
	.cout(\osc_instance|mov[16]~66 ));
// synopsys translate_off
defparam \osc_instance|mov[16]~65 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \osc_instance|mov[16] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [16]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[16] .is_wysiwyg = "true";
defparam \osc_instance|mov[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneiv_lcell_comb \osc_instance|mov[17]~67 (
// Equation(s):
// \osc_instance|mov[17]~67_combout  = (\osc_instance|mov [17] & (!\osc_instance|mov[16]~66 )) # (!\osc_instance|mov [17] & ((\osc_instance|mov[16]~66 ) # (GND)))
// \osc_instance|mov[17]~68  = CARRY((!\osc_instance|mov[16]~66 ) # (!\osc_instance|mov [17]))

	.dataa(gnd),
	.datab(\osc_instance|mov [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[16]~66 ),
	.combout(\osc_instance|mov[17]~67_combout ),
	.cout(\osc_instance|mov[17]~68 ));
// synopsys translate_off
defparam \osc_instance|mov[17]~67 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \osc_instance|mov[17] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [17]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[17] .is_wysiwyg = "true";
defparam \osc_instance|mov[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneiv_lcell_comb \osc_instance|mov[18]~69 (
// Equation(s):
// \osc_instance|mov[18]~69_combout  = (\osc_instance|mov [18] & (\osc_instance|mov[17]~68  $ (GND))) # (!\osc_instance|mov [18] & (!\osc_instance|mov[17]~68  & VCC))
// \osc_instance|mov[18]~70  = CARRY((\osc_instance|mov [18] & !\osc_instance|mov[17]~68 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[17]~68 ),
	.combout(\osc_instance|mov[18]~69_combout ),
	.cout(\osc_instance|mov[18]~70 ));
// synopsys translate_off
defparam \osc_instance|mov[18]~69 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \osc_instance|mov[18] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [18]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[18] .is_wysiwyg = "true";
defparam \osc_instance|mov[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneiv_lcell_comb \osc_instance|mov[19]~71 (
// Equation(s):
// \osc_instance|mov[19]~71_combout  = (\osc_instance|mov [19] & (!\osc_instance|mov[18]~70 )) # (!\osc_instance|mov [19] & ((\osc_instance|mov[18]~70 ) # (GND)))
// \osc_instance|mov[19]~72  = CARRY((!\osc_instance|mov[18]~70 ) # (!\osc_instance|mov [19]))

	.dataa(\osc_instance|mov [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[18]~70 ),
	.combout(\osc_instance|mov[19]~71_combout ),
	.cout(\osc_instance|mov[19]~72 ));
// synopsys translate_off
defparam \osc_instance|mov[19]~71 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \osc_instance|mov[19] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [19]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[19] .is_wysiwyg = "true";
defparam \osc_instance|mov[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneiv_lcell_comb \osc_instance|mov[20]~73 (
// Equation(s):
// \osc_instance|mov[20]~73_combout  = (\osc_instance|mov [20] & (\osc_instance|mov[19]~72  $ (GND))) # (!\osc_instance|mov [20] & (!\osc_instance|mov[19]~72  & VCC))
// \osc_instance|mov[20]~74  = CARRY((\osc_instance|mov [20] & !\osc_instance|mov[19]~72 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[19]~72 ),
	.combout(\osc_instance|mov[20]~73_combout ),
	.cout(\osc_instance|mov[20]~74 ));
// synopsys translate_off
defparam \osc_instance|mov[20]~73 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \osc_instance|mov[20] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [20]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[20] .is_wysiwyg = "true";
defparam \osc_instance|mov[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneiv_lcell_comb \osc_instance|mov[21]~75 (
// Equation(s):
// \osc_instance|mov[21]~75_combout  = (\osc_instance|mov [21] & (!\osc_instance|mov[20]~74 )) # (!\osc_instance|mov [21] & ((\osc_instance|mov[20]~74 ) # (GND)))
// \osc_instance|mov[21]~76  = CARRY((!\osc_instance|mov[20]~74 ) # (!\osc_instance|mov [21]))

	.dataa(\osc_instance|mov [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[20]~74 ),
	.combout(\osc_instance|mov[21]~75_combout ),
	.cout(\osc_instance|mov[21]~76 ));
// synopsys translate_off
defparam \osc_instance|mov[21]~75 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \osc_instance|mov[21] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [21]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[21] .is_wysiwyg = "true";
defparam \osc_instance|mov[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneiv_lcell_comb \osc_instance|mov[22]~77 (
// Equation(s):
// \osc_instance|mov[22]~77_combout  = (\osc_instance|mov [22] & (\osc_instance|mov[21]~76  $ (GND))) # (!\osc_instance|mov [22] & (!\osc_instance|mov[21]~76  & VCC))
// \osc_instance|mov[22]~78  = CARRY((\osc_instance|mov [22] & !\osc_instance|mov[21]~76 ))

	.dataa(\osc_instance|mov [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[21]~76 ),
	.combout(\osc_instance|mov[22]~77_combout ),
	.cout(\osc_instance|mov[22]~78 ));
// synopsys translate_off
defparam \osc_instance|mov[22]~77 .lut_mask = 16'hA50A;
defparam \osc_instance|mov[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \osc_instance|mov[22] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [22]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[22] .is_wysiwyg = "true";
defparam \osc_instance|mov[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneiv_lcell_comb \osc_instance|LessThan3~7 (
// Equation(s):
// \osc_instance|LessThan3~7_combout  = (!\osc_instance|mov [20] & (!\osc_instance|mov [22] & (!\osc_instance|mov [19] & !\osc_instance|mov [21])))

	.dataa(\osc_instance|mov [20]),
	.datab(\osc_instance|mov [22]),
	.datac(\osc_instance|mov [19]),
	.datad(\osc_instance|mov [21]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~7 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneiv_lcell_comb \osc_instance|mov[23]~79 (
// Equation(s):
// \osc_instance|mov[23]~79_combout  = (\osc_instance|mov [23] & (!\osc_instance|mov[22]~78 )) # (!\osc_instance|mov [23] & ((\osc_instance|mov[22]~78 ) # (GND)))
// \osc_instance|mov[23]~80  = CARRY((!\osc_instance|mov[22]~78 ) # (!\osc_instance|mov [23]))

	.dataa(gnd),
	.datab(\osc_instance|mov [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[22]~78 ),
	.combout(\osc_instance|mov[23]~79_combout ),
	.cout(\osc_instance|mov[23]~80 ));
// synopsys translate_off
defparam \osc_instance|mov[23]~79 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \osc_instance|mov[23] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [23]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[23] .is_wysiwyg = "true";
defparam \osc_instance|mov[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneiv_lcell_comb \osc_instance|mov[24]~81 (
// Equation(s):
// \osc_instance|mov[24]~81_combout  = (\osc_instance|mov [24] & (\osc_instance|mov[23]~80  $ (GND))) # (!\osc_instance|mov [24] & (!\osc_instance|mov[23]~80  & VCC))
// \osc_instance|mov[24]~82  = CARRY((\osc_instance|mov [24] & !\osc_instance|mov[23]~80 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[23]~80 ),
	.combout(\osc_instance|mov[24]~81_combout ),
	.cout(\osc_instance|mov[24]~82 ));
// synopsys translate_off
defparam \osc_instance|mov[24]~81 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \osc_instance|mov[24] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [24]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[24] .is_wysiwyg = "true";
defparam \osc_instance|mov[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneiv_lcell_comb \osc_instance|mov[25]~83 (
// Equation(s):
// \osc_instance|mov[25]~83_combout  = (\osc_instance|mov [25] & (!\osc_instance|mov[24]~82 )) # (!\osc_instance|mov [25] & ((\osc_instance|mov[24]~82 ) # (GND)))
// \osc_instance|mov[25]~84  = CARRY((!\osc_instance|mov[24]~82 ) # (!\osc_instance|mov [25]))

	.dataa(gnd),
	.datab(\osc_instance|mov [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[24]~82 ),
	.combout(\osc_instance|mov[25]~83_combout ),
	.cout(\osc_instance|mov[25]~84 ));
// synopsys translate_off
defparam \osc_instance|mov[25]~83 .lut_mask = 16'h3C3F;
defparam \osc_instance|mov[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \osc_instance|mov[25] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [25]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[25] .is_wysiwyg = "true";
defparam \osc_instance|mov[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneiv_lcell_comb \osc_instance|mov[26]~85 (
// Equation(s):
// \osc_instance|mov[26]~85_combout  = (\osc_instance|mov [26] & (\osc_instance|mov[25]~84  $ (GND))) # (!\osc_instance|mov [26] & (!\osc_instance|mov[25]~84  & VCC))
// \osc_instance|mov[26]~86  = CARRY((\osc_instance|mov [26] & !\osc_instance|mov[25]~84 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[25]~84 ),
	.combout(\osc_instance|mov[26]~85_combout ),
	.cout(\osc_instance|mov[26]~86 ));
// synopsys translate_off
defparam \osc_instance|mov[26]~85 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N21
dffeas \osc_instance|mov[26] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [26]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[26] .is_wysiwyg = "true";
defparam \osc_instance|mov[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N18
cycloneiv_lcell_comb \osc_instance|LessThan3~8 (
// Equation(s):
// \osc_instance|LessThan3~8_combout  = (!\osc_instance|mov [25] & (!\osc_instance|mov [23] & (!\osc_instance|mov [24] & !\osc_instance|mov [26])))

	.dataa(\osc_instance|mov [25]),
	.datab(\osc_instance|mov [23]),
	.datac(\osc_instance|mov [24]),
	.datad(\osc_instance|mov [26]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~8 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneiv_lcell_comb \osc_instance|LessThan3~5 (
// Equation(s):
// \osc_instance|LessThan3~5_combout  = (!\osc_instance|mov [14] & (!\osc_instance|mov [12] & (!\osc_instance|mov [11] & !\osc_instance|mov [13])))

	.dataa(\osc_instance|mov [14]),
	.datab(\osc_instance|mov [12]),
	.datac(\osc_instance|mov [11]),
	.datad(\osc_instance|mov [13]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~5 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneiv_lcell_comb \osc_instance|LessThan3~6 (
// Equation(s):
// \osc_instance|LessThan3~6_combout  = (!\osc_instance|mov [16] & (!\osc_instance|mov [18] & (!\osc_instance|mov [15] & !\osc_instance|mov [17])))

	.dataa(\osc_instance|mov [16]),
	.datab(\osc_instance|mov [18]),
	.datac(\osc_instance|mov [15]),
	.datad(\osc_instance|mov [17]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~6 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneiv_lcell_comb \osc_instance|LessThan3~9 (
// Equation(s):
// \osc_instance|LessThan3~9_combout  = (\osc_instance|LessThan3~7_combout  & (\osc_instance|LessThan3~8_combout  & (\osc_instance|LessThan3~5_combout  & \osc_instance|LessThan3~6_combout )))

	.dataa(\osc_instance|LessThan3~7_combout ),
	.datab(\osc_instance|LessThan3~8_combout ),
	.datac(\osc_instance|LessThan3~5_combout ),
	.datad(\osc_instance|LessThan3~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~9 .lut_mask = 16'h8000;
defparam \osc_instance|LessThan3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneiv_lcell_comb \osc_instance|mov[27]~87 (
// Equation(s):
// \osc_instance|mov[27]~87_combout  = (\osc_instance|mov [27] & (!\osc_instance|mov[26]~86 )) # (!\osc_instance|mov [27] & ((\osc_instance|mov[26]~86 ) # (GND)))
// \osc_instance|mov[27]~88  = CARRY((!\osc_instance|mov[26]~86 ) # (!\osc_instance|mov [27]))

	.dataa(\osc_instance|mov [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[26]~86 ),
	.combout(\osc_instance|mov[27]~87_combout ),
	.cout(\osc_instance|mov[27]~88 ));
// synopsys translate_off
defparam \osc_instance|mov[27]~87 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N23
dffeas \osc_instance|mov[27] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [27]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[27] .is_wysiwyg = "true";
defparam \osc_instance|mov[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneiv_lcell_comb \osc_instance|mov[28]~89 (
// Equation(s):
// \osc_instance|mov[28]~89_combout  = (\osc_instance|mov [28] & (\osc_instance|mov[27]~88  $ (GND))) # (!\osc_instance|mov [28] & (!\osc_instance|mov[27]~88  & VCC))
// \osc_instance|mov[28]~90  = CARRY((\osc_instance|mov [28] & !\osc_instance|mov[27]~88 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[27]~88 ),
	.combout(\osc_instance|mov[28]~89_combout ),
	.cout(\osc_instance|mov[28]~90 ));
// synopsys translate_off
defparam \osc_instance|mov[28]~89 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \osc_instance|mov[28] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [28]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[28] .is_wysiwyg = "true";
defparam \osc_instance|mov[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneiv_lcell_comb \osc_instance|mov[29]~91 (
// Equation(s):
// \osc_instance|mov[29]~91_combout  = (\osc_instance|mov [29] & (!\osc_instance|mov[28]~90 )) # (!\osc_instance|mov [29] & ((\osc_instance|mov[28]~90 ) # (GND)))
// \osc_instance|mov[29]~92  = CARRY((!\osc_instance|mov[28]~90 ) # (!\osc_instance|mov [29]))

	.dataa(\osc_instance|mov [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[28]~90 ),
	.combout(\osc_instance|mov[29]~91_combout ),
	.cout(\osc_instance|mov[29]~92 ));
// synopsys translate_off
defparam \osc_instance|mov[29]~91 .lut_mask = 16'h5A5F;
defparam \osc_instance|mov[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \osc_instance|mov[29] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [29]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[29] .is_wysiwyg = "true";
defparam \osc_instance|mov[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneiv_lcell_comb \osc_instance|mov[30]~93 (
// Equation(s):
// \osc_instance|mov[30]~93_combout  = (\osc_instance|mov [30] & (\osc_instance|mov[29]~92  $ (GND))) # (!\osc_instance|mov [30] & (!\osc_instance|mov[29]~92  & VCC))
// \osc_instance|mov[30]~94  = CARRY((\osc_instance|mov [30] & !\osc_instance|mov[29]~92 ))

	.dataa(gnd),
	.datab(\osc_instance|mov [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|mov[29]~92 ),
	.combout(\osc_instance|mov[30]~93_combout ),
	.cout(\osc_instance|mov[30]~94 ));
// synopsys translate_off
defparam \osc_instance|mov[30]~93 .lut_mask = 16'hC30C;
defparam \osc_instance|mov[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \osc_instance|mov[30] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [30]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[30] .is_wysiwyg = "true";
defparam \osc_instance|mov[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneiv_lcell_comb \osc_instance|LessThan3~4 (
// Equation(s):
// \osc_instance|LessThan3~4_combout  = (!\osc_instance|mov [30] & (!\osc_instance|mov [27] & (!\osc_instance|mov [28] & !\osc_instance|mov [29])))

	.dataa(\osc_instance|mov [30]),
	.datab(\osc_instance|mov [27]),
	.datac(\osc_instance|mov [28]),
	.datad(\osc_instance|mov [29]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~4 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneiv_lcell_comb \osc_instance|mov[31]~95 (
// Equation(s):
// \osc_instance|mov[31]~95_combout  = \osc_instance|mov [31] $ (\osc_instance|mov[30]~94 )

	.dataa(\osc_instance|mov [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|mov[30]~94 ),
	.combout(\osc_instance|mov[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|mov[31]~95 .lut_mask = 16'h5A5A;
defparam \osc_instance|mov[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y47_N31
dffeas \osc_instance|mov[31] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [31]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[31] .is_wysiwyg = "true";
defparam \osc_instance|mov[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneiv_lcell_comb \osc_instance|LessThan3~2 (
// Equation(s):
// \osc_instance|LessThan3~2_combout  = (((!\osc_instance|mov [6]) # (!\osc_instance|mov [7])) # (!\osc_instance|mov [4])) # (!\osc_instance|mov [5])

	.dataa(\osc_instance|mov [5]),
	.datab(\osc_instance|mov [4]),
	.datac(\osc_instance|mov [7]),
	.datad(\osc_instance|mov [6]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~2 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneiv_lcell_comb \osc_instance|LessThan3~1 (
// Equation(s):
// \osc_instance|LessThan3~1_combout  = (((!\osc_instance|mov [1]) # (!\osc_instance|mov [2])) # (!\osc_instance|mov [3])) # (!\osc_instance|mov [0])

	.dataa(\osc_instance|mov [0]),
	.datab(\osc_instance|mov [3]),
	.datac(\osc_instance|mov [2]),
	.datad(\osc_instance|mov [1]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~1 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneiv_lcell_comb \osc_instance|LessThan3~0 (
// Equation(s):
// \osc_instance|LessThan3~0_combout  = (!\osc_instance|mov [8] & !\osc_instance|mov [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\osc_instance|mov [8]),
	.datad(\osc_instance|mov [9]),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~0 .lut_mask = 16'h000F;
defparam \osc_instance|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneiv_lcell_comb \osc_instance|LessThan3~3 (
// Equation(s):
// \osc_instance|LessThan3~3_combout  = ((\osc_instance|LessThan3~0_combout  & ((\osc_instance|LessThan3~2_combout ) # (\osc_instance|LessThan3~1_combout )))) # (!\osc_instance|mov [10])

	.dataa(\osc_instance|LessThan3~2_combout ),
	.datab(\osc_instance|mov [10]),
	.datac(\osc_instance|LessThan3~1_combout ),
	.datad(\osc_instance|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~3 .lut_mask = 16'hFB33;
defparam \osc_instance|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneiv_lcell_comb \osc_instance|LessThan3~10 (
// Equation(s):
// \osc_instance|LessThan3~10_combout  = (!\osc_instance|mov [31] & (((!\osc_instance|LessThan3~3_combout ) # (!\osc_instance|LessThan3~4_combout )) # (!\osc_instance|LessThan3~9_combout )))

	.dataa(\osc_instance|LessThan3~9_combout ),
	.datab(\osc_instance|LessThan3~4_combout ),
	.datac(\osc_instance|mov [31]),
	.datad(\osc_instance|LessThan3~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan3~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan3~10 .lut_mask = 16'h070F;
defparam \osc_instance|LessThan3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \osc_instance|mov[0] (
	.clk(!\osc_instance|VGA_ins|VS~clkctrl_outclk ),
	.d(\osc_instance|mov[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\osc_instance|LessThan3~10_combout ),
	.sload(gnd),
	.ena(\osc_instance|mov[0]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|mov [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|mov[0] .is_wysiwyg = "true";
defparam \osc_instance|mov[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
cycloneiv_lcell_comb \SIG_GEN|q[0]~_wirecell (
// Equation(s):
// \SIG_GEN|q[0]~_wirecell_combout  = !\SIG_GEN|q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|q [0]),
	.cin(gnd),
	.combout(\SIG_GEN|q[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|q[0]~_wirecell .lut_mask = 16'h00FF;
defparam \SIG_GEN|q[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y48_N0
cycloneiv_ram_block \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\osc_instance|VGA_ins|BLANK_n~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\SIG_GEN|q[0]~_wirecell_combout ,\SIG_GEN|q [0]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|mov [10],\osc_instance|mov [9],\osc_instance|mov [8],\osc_instance|mov [7],\osc_instance|mov [6],\osc_instance|mov [5],\osc_instance|mov [4],\osc_instance|mov [3],\osc_instance|mov [2],\osc_instance|mov [1],\osc_instance|mov [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:qsignal_rtl_0|altsyncram_e9d1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|qsignal_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|WideOr0 (
// Equation(s):
// \SIG_GEN|WideOr0~combout  = (!\SIG_GEN|bit_ctl [2] & \SIG_GEN|bit_ctl [3])

	.dataa(\SIG_GEN|bit_ctl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|bit_ctl [3]),
	.cin(gnd),
	.combout(\SIG_GEN|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|WideOr0 .lut_mask = 16'h5500;
defparam \SIG_GEN|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \SIG_GEN|i[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|i[0] .is_wysiwyg = "true";
defparam \SIG_GEN|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|i[2]~0 (
// Equation(s):
// \SIG_GEN|i[2]~0_combout  = !\SIG_GEN|bit_ctl [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|bit_ctl [2]),
	.cin(gnd),
	.combout(\SIG_GEN|i[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|i[2]~0 .lut_mask = 16'h00FF;
defparam \SIG_GEN|i[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \SIG_GEN|i[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|i[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|i[2] .is_wysiwyg = "true";
defparam \SIG_GEN|i[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y49_N0
cycloneiv_ram_block \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\osc_instance|VGA_ins|BLANK_n~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SIG_GEN|i [2],\SIG_GEN|i [2],vcc,\SIG_GEN|i [0]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|mov [10],\osc_instance|mov [9],\osc_instance|mov [8],\osc_instance|mov [7],\osc_instance|mov [6],\osc_instance|mov [5],\osc_instance|mov [4],\osc_instance|mov [3],\osc_instance|mov [2],\osc_instance|mov [1],\osc_instance|mov [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|isignal_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:isignal_rtl_0|altsyncram_i9d1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|isignal_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
cycloneiv_lcell_comb \osc_instance|g_data~1 (
// Equation(s):
// \osc_instance|g_data~1_combout  = (\osc_instance|Ic [2] & (\osc_instance|Ic [1] & \osc_instance|Ic [3]))

	.dataa(gnd),
	.datab(\osc_instance|Ic [2]),
	.datac(\osc_instance|Ic [1]),
	.datad(\osc_instance|Ic [3]),
	.cin(gnd),
	.combout(\osc_instance|g_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~1 .lut_mask = 16'hC000;
defparam \osc_instance|g_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~0_combout  = \osc_instance|VGA_ins|v_cnt [0] $ (VCC)
// \osc_instance|VGA_ins|Add2~1  = CARRY(\osc_instance|VGA_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add2~0_combout ),
	.cout(\osc_instance|VGA_ins|Add2~1 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~0 .lut_mask = 16'h33CC;
defparam \osc_instance|VGA_ins|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~2_combout  = (\osc_instance|VGA_ins|v_cnt [1] & (\osc_instance|VGA_ins|Add2~1  & VCC)) # (!\osc_instance|VGA_ins|v_cnt [1] & (!\osc_instance|VGA_ins|Add2~1 ))
// \osc_instance|VGA_ins|Add2~3  = CARRY((!\osc_instance|VGA_ins|v_cnt [1] & !\osc_instance|VGA_ins|Add2~1 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~1 ),
	.combout(\osc_instance|VGA_ins|Add2~2_combout ),
	.cout(\osc_instance|VGA_ins|Add2~3 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~2 .lut_mask = 16'hA505;
defparam \osc_instance|VGA_ins|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~4 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~4_combout  = (\osc_instance|VGA_ins|v_cnt [2] & ((GND) # (!\osc_instance|VGA_ins|Add2~3 ))) # (!\osc_instance|VGA_ins|v_cnt [2] & (\osc_instance|VGA_ins|Add2~3  $ (GND)))
// \osc_instance|VGA_ins|Add2~5  = CARRY((\osc_instance|VGA_ins|v_cnt [2]) # (!\osc_instance|VGA_ins|Add2~3 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~3 ),
	.combout(\osc_instance|VGA_ins|Add2~4_combout ),
	.cout(\osc_instance|VGA_ins|Add2~5 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~4 .lut_mask = 16'h5AAF;
defparam \osc_instance|VGA_ins|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N14
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~6 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~6_combout  = (\osc_instance|VGA_ins|v_cnt [3] & (\osc_instance|VGA_ins|Add2~5  & VCC)) # (!\osc_instance|VGA_ins|v_cnt [3] & (!\osc_instance|VGA_ins|Add2~5 ))
// \osc_instance|VGA_ins|Add2~7  = CARRY((!\osc_instance|VGA_ins|v_cnt [3] & !\osc_instance|VGA_ins|Add2~5 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~5 ),
	.combout(\osc_instance|VGA_ins|Add2~6_combout ),
	.cout(\osc_instance|VGA_ins|Add2~7 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~6 .lut_mask = 16'hA505;
defparam \osc_instance|VGA_ins|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~0_combout  = \osc_instance|VGA_ins|Add2~2_combout  $ (VCC)
// \osc_instance|VGA_ins|Add3~1  = CARRY(\osc_instance|VGA_ins|Add2~2_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add3~0_combout ),
	.cout(\osc_instance|VGA_ins|Add3~1 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~0 .lut_mask = 16'h33CC;
defparam \osc_instance|VGA_ins|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N14
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~2_combout  = (\osc_instance|VGA_ins|Add2~4_combout  & (\osc_instance|VGA_ins|Add3~1  & VCC)) # (!\osc_instance|VGA_ins|Add2~4_combout  & (!\osc_instance|VGA_ins|Add3~1 ))
// \osc_instance|VGA_ins|Add3~3  = CARRY((!\osc_instance|VGA_ins|Add2~4_combout  & !\osc_instance|VGA_ins|Add3~1 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~1 ),
	.combout(\osc_instance|VGA_ins|Add3~2_combout ),
	.cout(\osc_instance|VGA_ins|Add3~3 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~2 .lut_mask = 16'hC303;
defparam \osc_instance|VGA_ins|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~4 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~4_combout  = (\osc_instance|VGA_ins|Add2~6_combout  & ((GND) # (!\osc_instance|VGA_ins|Add3~3 ))) # (!\osc_instance|VGA_ins|Add2~6_combout  & (\osc_instance|VGA_ins|Add3~3  $ (GND)))
// \osc_instance|VGA_ins|Add3~5  = CARRY((\osc_instance|VGA_ins|Add2~6_combout ) # (!\osc_instance|VGA_ins|Add3~3 ))

	.dataa(\osc_instance|VGA_ins|Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~3 ),
	.combout(\osc_instance|VGA_ins|Add3~4_combout ),
	.cout(\osc_instance|VGA_ins|Add3~5 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~4 .lut_mask = 16'h5AAF;
defparam \osc_instance|VGA_ins|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~8 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~8_combout  = (\osc_instance|VGA_ins|v_cnt [4] & ((GND) # (!\osc_instance|VGA_ins|Add2~7 ))) # (!\osc_instance|VGA_ins|v_cnt [4] & (\osc_instance|VGA_ins|Add2~7  $ (GND)))
// \osc_instance|VGA_ins|Add2~9  = CARRY((\osc_instance|VGA_ins|v_cnt [4]) # (!\osc_instance|VGA_ins|Add2~7 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~7 ),
	.combout(\osc_instance|VGA_ins|Add2~8_combout ),
	.cout(\osc_instance|VGA_ins|Add2~9 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~8 .lut_mask = 16'h3CCF;
defparam \osc_instance|VGA_ins|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~10 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~10_combout  = (\osc_instance|VGA_ins|v_cnt [5] & (!\osc_instance|VGA_ins|Add2~9 )) # (!\osc_instance|VGA_ins|v_cnt [5] & ((\osc_instance|VGA_ins|Add2~9 ) # (GND)))
// \osc_instance|VGA_ins|Add2~11  = CARRY((!\osc_instance|VGA_ins|Add2~9 ) # (!\osc_instance|VGA_ins|v_cnt [5]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~9 ),
	.combout(\osc_instance|VGA_ins|Add2~10_combout ),
	.cout(\osc_instance|VGA_ins|Add2~11 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~10 .lut_mask = 16'h3C3F;
defparam \osc_instance|VGA_ins|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~12 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~12_combout  = (\osc_instance|VGA_ins|v_cnt [6] & ((GND) # (!\osc_instance|VGA_ins|Add2~11 ))) # (!\osc_instance|VGA_ins|v_cnt [6] & (\osc_instance|VGA_ins|Add2~11  $ (GND)))
// \osc_instance|VGA_ins|Add2~13  = CARRY((\osc_instance|VGA_ins|v_cnt [6]) # (!\osc_instance|VGA_ins|Add2~11 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~11 ),
	.combout(\osc_instance|VGA_ins|Add2~12_combout ),
	.cout(\osc_instance|VGA_ins|Add2~13 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~12 .lut_mask = 16'h3CCF;
defparam \osc_instance|VGA_ins|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~14 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~14_combout  = (\osc_instance|VGA_ins|v_cnt [7] & (\osc_instance|VGA_ins|Add2~13  & VCC)) # (!\osc_instance|VGA_ins|v_cnt [7] & (!\osc_instance|VGA_ins|Add2~13 ))
// \osc_instance|VGA_ins|Add2~15  = CARRY((!\osc_instance|VGA_ins|v_cnt [7] & !\osc_instance|VGA_ins|Add2~13 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~13 ),
	.combout(\osc_instance|VGA_ins|Add2~14_combout ),
	.cout(\osc_instance|VGA_ins|Add2~15 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~14 .lut_mask = 16'hC303;
defparam \osc_instance|VGA_ins|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~6 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~6_combout  = (\osc_instance|VGA_ins|Add2~8_combout  & (\osc_instance|VGA_ins|Add3~5  & VCC)) # (!\osc_instance|VGA_ins|Add2~8_combout  & (!\osc_instance|VGA_ins|Add3~5 ))
// \osc_instance|VGA_ins|Add3~7  = CARRY((!\osc_instance|VGA_ins|Add2~8_combout  & !\osc_instance|VGA_ins|Add3~5 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~5 ),
	.combout(\osc_instance|VGA_ins|Add3~6_combout ),
	.cout(\osc_instance|VGA_ins|Add3~7 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~6 .lut_mask = 16'hC303;
defparam \osc_instance|VGA_ins|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~8 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~8_combout  = (\osc_instance|VGA_ins|Add2~10_combout  & ((GND) # (!\osc_instance|VGA_ins|Add3~7 ))) # (!\osc_instance|VGA_ins|Add2~10_combout  & (\osc_instance|VGA_ins|Add3~7  $ (GND)))
// \osc_instance|VGA_ins|Add3~9  = CARRY((\osc_instance|VGA_ins|Add2~10_combout ) # (!\osc_instance|VGA_ins|Add3~7 ))

	.dataa(\osc_instance|VGA_ins|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~7 ),
	.combout(\osc_instance|VGA_ins|Add3~8_combout ),
	.cout(\osc_instance|VGA_ins|Add3~9 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~8 .lut_mask = 16'h5AAF;
defparam \osc_instance|VGA_ins|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~10 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~10_combout  = (\osc_instance|VGA_ins|Add2~12_combout  & (\osc_instance|VGA_ins|Add3~9  & VCC)) # (!\osc_instance|VGA_ins|Add2~12_combout  & (!\osc_instance|VGA_ins|Add3~9 ))
// \osc_instance|VGA_ins|Add3~11  = CARRY((!\osc_instance|VGA_ins|Add2~12_combout  & !\osc_instance|VGA_ins|Add3~9 ))

	.dataa(\osc_instance|VGA_ins|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~9 ),
	.combout(\osc_instance|VGA_ins|Add3~10_combout ),
	.cout(\osc_instance|VGA_ins|Add3~11 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~10 .lut_mask = 16'hA505;
defparam \osc_instance|VGA_ins|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~12 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~12_combout  = (\osc_instance|VGA_ins|Add2~14_combout  & ((GND) # (!\osc_instance|VGA_ins|Add3~11 ))) # (!\osc_instance|VGA_ins|Add2~14_combout  & (\osc_instance|VGA_ins|Add3~11  $ (GND)))
// \osc_instance|VGA_ins|Add3~13  = CARRY((\osc_instance|VGA_ins|Add2~14_combout ) # (!\osc_instance|VGA_ins|Add3~11 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~11 ),
	.combout(\osc_instance|VGA_ins|Add3~12_combout ),
	.cout(\osc_instance|VGA_ins|Add3~13 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~12 .lut_mask = 16'h3CCF;
defparam \osc_instance|VGA_ins|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N16
cycloneiv_lcell_comb \osc_instance|Equal42~0 (
// Equation(s):
// \osc_instance|Equal42~0_combout  = (\osc_instance|VGA_ins|cDEN~7_combout  & (\osc_instance|VGA_ins|Add3~4_combout  & (!\osc_instance|VGA_ins|Add3~12_combout  & !\osc_instance|VGA_ins|v_cnt [10])))

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(\osc_instance|VGA_ins|Add3~4_combout ),
	.datac(\osc_instance|VGA_ins|Add3~12_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|Equal42~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal42~0 .lut_mask = 16'h0008;
defparam \osc_instance|Equal42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~16 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~16_combout  = (\osc_instance|VGA_ins|v_cnt [8] & ((GND) # (!\osc_instance|VGA_ins|Add2~15 ))) # (!\osc_instance|VGA_ins|v_cnt [8] & (\osc_instance|VGA_ins|Add2~15  $ (GND)))
// \osc_instance|VGA_ins|Add2~17  = CARRY((\osc_instance|VGA_ins|v_cnt [8]) # (!\osc_instance|VGA_ins|Add2~15 ))

	.dataa(\osc_instance|VGA_ins|v_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add2~15 ),
	.combout(\osc_instance|VGA_ins|Add2~16_combout ),
	.cout(\osc_instance|VGA_ins|Add2~17 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~16 .lut_mask = 16'h5AAF;
defparam \osc_instance|VGA_ins|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~14 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~14_combout  = (\osc_instance|VGA_ins|Add2~16_combout  & (\osc_instance|VGA_ins|Add3~13  & VCC)) # (!\osc_instance|VGA_ins|Add2~16_combout  & (!\osc_instance|VGA_ins|Add3~13 ))
// \osc_instance|VGA_ins|Add3~15  = CARRY((!\osc_instance|VGA_ins|Add2~16_combout  & !\osc_instance|VGA_ins|Add3~13 ))

	.dataa(\osc_instance|VGA_ins|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add3~13 ),
	.combout(\osc_instance|VGA_ins|Add3~14_combout ),
	.cout(\osc_instance|VGA_ins|Add3~15 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~14 .lut_mask = 16'hA505;
defparam \osc_instance|VGA_ins|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N2
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[8]~1 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[8]~1_combout  = ((\osc_instance|VGA_ins|Add3~14_combout ) # (\osc_instance|VGA_ins|v_cnt [10])) # (!\osc_instance|VGA_ins|cDEN~7_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datac(\osc_instance|VGA_ins|Add3~14_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[8]~1 .lut_mask = 16'hFFF3;
defparam \osc_instance|VGA_ins|CoorY[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N20
cycloneiv_lcell_comb \osc_instance|Equal9~0 (
// Equation(s):
// \osc_instance|Equal9~0_combout  = (\osc_instance|VGA_ins|Add3~2_combout  & (((\osc_instance|VGA_ins|v_cnt [10]) # (!\osc_instance|VGA_ins|cDEN~7_combout )) # (!\osc_instance|VGA_ins|Add3~0_combout )))

	.dataa(\osc_instance|VGA_ins|Add3~0_combout ),
	.datab(\osc_instance|VGA_ins|Add3~2_combout ),
	.datac(\osc_instance|VGA_ins|v_cnt [10]),
	.datad(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal9~0 .lut_mask = 16'hC4CC;
defparam \osc_instance|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N4
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[6]~3 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[6]~3_combout  = ((\osc_instance|VGA_ins|Add3~10_combout ) # (\osc_instance|VGA_ins|v_cnt [10])) # (!\osc_instance|VGA_ins|cDEN~7_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datac(\osc_instance|VGA_ins|Add3~10_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[6]~3 .lut_mask = 16'hFFF3;
defparam \osc_instance|VGA_ins|CoorY[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y57_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add2~18 (
// Equation(s):
// \osc_instance|VGA_ins|Add2~18_combout  = \osc_instance|VGA_ins|v_cnt [9] $ (!\osc_instance|VGA_ins|Add2~17 )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|v_cnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|VGA_ins|Add2~17 ),
	.combout(\osc_instance|VGA_ins|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add2~18 .lut_mask = 16'hC3C3;
defparam \osc_instance|VGA_ins|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N28
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add3~16 (
// Equation(s):
// \osc_instance|VGA_ins|Add3~16_combout  = \osc_instance|VGA_ins|Add3~15  $ (\osc_instance|VGA_ins|Add2~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|Add2~18_combout ),
	.cin(\osc_instance|VGA_ins|Add3~15 ),
	.combout(\osc_instance|VGA_ins|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add3~16 .lut_mask = 16'h0FF0;
defparam \osc_instance|VGA_ins|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N0
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[9]~0 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[9]~0_combout  = (\osc_instance|VGA_ins|Add3~16_combout  & (\osc_instance|VGA_ins|cDEN~7_combout  & !\osc_instance|VGA_ins|v_cnt [10]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add3~16_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[9]~0 .lut_mask = 16'h00C0;
defparam \osc_instance|VGA_ins|CoorY[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[5]~4 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[5]~4_combout  = (\osc_instance|VGA_ins|Add3~8_combout ) # ((\osc_instance|VGA_ins|v_cnt [10]) # (!\osc_instance|VGA_ins|cDEN~7_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add3~8_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[5]~4 .lut_mask = 16'hFFCF;
defparam \osc_instance|VGA_ins|CoorY[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N2
cycloneiv_lcell_comb \osc_instance|Equal42~1 (
// Equation(s):
// \osc_instance|Equal42~1_combout  = (\osc_instance|VGA_ins|cDEN~7_combout  & (!\osc_instance|VGA_ins|CoorY[6]~3_combout  & (!\osc_instance|VGA_ins|CoorY[9]~0_combout  & \osc_instance|VGA_ins|CoorY[5]~4_combout )))

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal42~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal42~1 .lut_mask = 16'h0200;
defparam \osc_instance|Equal42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N14
cycloneiv_lcell_comb \osc_instance|Equal9~1 (
// Equation(s):
// \osc_instance|Equal9~1_combout  = (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|Equal9~0_combout  & (\osc_instance|VGA_ins|Add3~6_combout  & \osc_instance|Equal42~1_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|Equal9~0_combout ),
	.datac(\osc_instance|VGA_ins|Add3~6_combout ),
	.datad(\osc_instance|Equal42~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal9~1 .lut_mask = 16'h4000;
defparam \osc_instance|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N6
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[0]~9 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[0]~9_combout  = (\osc_instance|VGA_ins|cDEN~7_combout  & (\osc_instance|VGA_ins|Add2~0_combout  & !\osc_instance|VGA_ins|v_cnt [10]))

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|Add2~0_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[0]~9 .lut_mask = 16'h00A0;
defparam \osc_instance|VGA_ins|CoorY[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[2]~7 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[2]~7_combout  = (\osc_instance|VGA_ins|Add3~2_combout  & (!\osc_instance|VGA_ins|v_cnt [10] & \osc_instance|VGA_ins|cDEN~7_combout ))

	.dataa(\osc_instance|VGA_ins|Add3~2_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|v_cnt [10]),
	.datad(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[2]~7 .lut_mask = 16'h0A00;
defparam \osc_instance|VGA_ins|CoorY[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N28
cycloneiv_lcell_comb \osc_instance|Equal42~2 (
// Equation(s):
// \osc_instance|Equal42~2_combout  = (\osc_instance|VGA_ins|Add3~0_combout  & (\osc_instance|VGA_ins|Add2~0_combout  & !\osc_instance|VGA_ins|CoorY[2]~7_combout ))

	.dataa(\osc_instance|VGA_ins|Add3~0_combout ),
	.datab(\osc_instance|VGA_ins|Add2~0_combout ),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal42~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal42~2 .lut_mask = 16'h0088;
defparam \osc_instance|Equal42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N6
cycloneiv_lcell_comb \osc_instance|Equal42~3 (
// Equation(s):
// \osc_instance|Equal42~3_combout  = (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|Equal42~2_combout  & (\osc_instance|VGA_ins|Add3~6_combout  & \osc_instance|Equal42~1_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|Equal42~2_combout ),
	.datac(\osc_instance|VGA_ins|Add3~6_combout ),
	.datad(\osc_instance|Equal42~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal42~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal42~3 .lut_mask = 16'h4000;
defparam \osc_instance|Equal42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N10
cycloneiv_lcell_comb \osc_instance|always5~13 (
// Equation(s):
// \osc_instance|always5~13_combout  = (\osc_instance|Equal42~0_combout  & ((\osc_instance|Equal42~3_combout ) # ((\osc_instance|Equal9~1_combout  & !\osc_instance|VGA_ins|CoorY[0]~9_combout ))))

	.dataa(\osc_instance|Equal42~0_combout ),
	.datab(\osc_instance|Equal9~1_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datad(\osc_instance|Equal42~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~13_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~13 .lut_mask = 16'hAA08;
defparam \osc_instance|always5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
cycloneiv_lcell_comb \osc_instance|always5~19 (
// Equation(s):
// \osc_instance|always5~19_combout  = (\osc_instance|always5~13_combout ) # ((\osc_instance|Equal42~0_combout  & (\osc_instance|Equal9~1_combout  & \osc_instance|VGA_ins|Add2~0_combout )))

	.dataa(\osc_instance|Equal42~0_combout ),
	.datab(\osc_instance|Equal9~1_combout ),
	.datac(\osc_instance|VGA_ins|Add2~0_combout ),
	.datad(\osc_instance|always5~13_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~19_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~19 .lut_mask = 16'hFF80;
defparam \osc_instance|always5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N2
cycloneiv_lcell_comb \osc_instance|Equal2~0 (
// Equation(s):
// \osc_instance|Equal2~0_combout  = ((\osc_instance|VGA_ins|v_cnt [10]) # ((!\osc_instance|VGA_ins|Add3~4_combout  & \osc_instance|VGA_ins|Add3~12_combout ))) # (!\osc_instance|VGA_ins|cDEN~7_combout )

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(\osc_instance|VGA_ins|Add3~4_combout ),
	.datac(\osc_instance|VGA_ins|Add3~12_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal2~0 .lut_mask = 16'hFF75;
defparam \osc_instance|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N14
cycloneiv_lcell_comb \osc_instance|Equal9~3 (
// Equation(s):
// \osc_instance|Equal9~3_combout  = (\osc_instance|Equal2~0_combout  & (\osc_instance|VGA_ins|Add2~0_combout  & \osc_instance|Equal9~1_combout ))

	.dataa(gnd),
	.datab(\osc_instance|Equal2~0_combout ),
	.datac(\osc_instance|VGA_ins|Add2~0_combout ),
	.datad(\osc_instance|Equal9~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal9~3 .lut_mask = 16'hC000;
defparam \osc_instance|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N14
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~0_combout  = \osc_instance|VGA_ins|h_cnt [4] $ (VCC)
// \osc_instance|VGA_ins|Add0~1  = CARRY(\osc_instance|VGA_ins|h_cnt [4])

	.dataa(\osc_instance|VGA_ins|h_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add0~0_combout ),
	.cout(\osc_instance|VGA_ins|Add0~1 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~0 .lut_mask = 16'h55AA;
defparam \osc_instance|VGA_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N16
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~2_combout  = (\osc_instance|VGA_ins|h_cnt [5] & (!\osc_instance|VGA_ins|Add0~1 )) # (!\osc_instance|VGA_ins|h_cnt [5] & ((\osc_instance|VGA_ins|Add0~1 ) # (GND)))
// \osc_instance|VGA_ins|Add0~3  = CARRY((!\osc_instance|VGA_ins|Add0~1 ) # (!\osc_instance|VGA_ins|h_cnt [5]))

	.dataa(\osc_instance|VGA_ins|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add0~1 ),
	.combout(\osc_instance|VGA_ins|Add0~2_combout ),
	.cout(\osc_instance|VGA_ins|Add0~3 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~2 .lut_mask = 16'h5A5F;
defparam \osc_instance|VGA_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~4 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~4_combout  = (\osc_instance|VGA_ins|h_cnt [6] & ((GND) # (!\osc_instance|VGA_ins|Add0~3 ))) # (!\osc_instance|VGA_ins|h_cnt [6] & (\osc_instance|VGA_ins|Add0~3  $ (GND)))
// \osc_instance|VGA_ins|Add0~5  = CARRY((\osc_instance|VGA_ins|h_cnt [6]) # (!\osc_instance|VGA_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add0~3 ),
	.combout(\osc_instance|VGA_ins|Add0~4_combout ),
	.cout(\osc_instance|VGA_ins|Add0~5 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~4 .lut_mask = 16'h3CCF;
defparam \osc_instance|VGA_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N4
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add1~3 (
// Equation(s):
// \osc_instance|VGA_ins|Add1~3_combout  = \osc_instance|VGA_ins|Add0~4_combout  $ (\osc_instance|VGA_ins|Add0~2_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add0~4_combout ),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add1~3 .lut_mask = 16'h33CC;
defparam \osc_instance|VGA_ins|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N22
cycloneiv_lcell_comb \osc_instance|Equal6~1 (
// Equation(s):
// \osc_instance|Equal6~1_combout  = (\osc_instance|VGA_ins|cDEN~4_combout ) # ((\osc_instance|VGA_ins|h_cnt [10]) # ((!\osc_instance|VGA_ins|h_cnt [3] & !\osc_instance|VGA_ins|h_cnt [2])))

	.dataa(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datab(\osc_instance|VGA_ins|h_cnt [3]),
	.datac(\osc_instance|VGA_ins|h_cnt [2]),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal6~1 .lut_mask = 16'hFFAB;
defparam \osc_instance|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N4
cycloneiv_lcell_comb \osc_instance|Equal6~0 (
// Equation(s):
// \osc_instance|Equal6~0_combout  = (!\osc_instance|VGA_ins|cDEN~4_combout  & ((\osc_instance|VGA_ins|h_cnt [10]) # (!\osc_instance|VGA_ins|h_cnt [1])))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|h_cnt [1]),
	.datad(\osc_instance|VGA_ins|cDEN~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal6~0 .lut_mask = 16'h00CF;
defparam \osc_instance|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~6 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~6_combout  = (\osc_instance|VGA_ins|h_cnt [7] & (\osc_instance|VGA_ins|Add0~5  & VCC)) # (!\osc_instance|VGA_ins|h_cnt [7] & (!\osc_instance|VGA_ins|Add0~5 ))
// \osc_instance|VGA_ins|Add0~7  = CARRY((!\osc_instance|VGA_ins|h_cnt [7] & !\osc_instance|VGA_ins|Add0~5 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add0~5 ),
	.combout(\osc_instance|VGA_ins|Add0~6_combout ),
	.cout(\osc_instance|VGA_ins|Add0~7 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~6 .lut_mask = 16'hC303;
defparam \osc_instance|VGA_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~8 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~8_combout  = (\osc_instance|VGA_ins|h_cnt [8] & ((GND) # (!\osc_instance|VGA_ins|Add0~7 ))) # (!\osc_instance|VGA_ins|h_cnt [8] & (\osc_instance|VGA_ins|Add0~7  $ (GND)))
// \osc_instance|VGA_ins|Add0~9  = CARRY((\osc_instance|VGA_ins|h_cnt [8]) # (!\osc_instance|VGA_ins|Add0~7 ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add0~7 ),
	.combout(\osc_instance|VGA_ins|Add0~8_combout ),
	.cout(\osc_instance|VGA_ins|Add0~9 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~8 .lut_mask = 16'h3CCF;
defparam \osc_instance|VGA_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~10 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~10_combout  = (\osc_instance|VGA_ins|h_cnt [9] & (\osc_instance|VGA_ins|Add0~9  & VCC)) # (!\osc_instance|VGA_ins|h_cnt [9] & (!\osc_instance|VGA_ins|Add0~9 ))
// \osc_instance|VGA_ins|Add0~11  = CARRY((!\osc_instance|VGA_ins|h_cnt [9] & !\osc_instance|VGA_ins|Add0~9 ))

	.dataa(\osc_instance|VGA_ins|h_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|VGA_ins|Add0~9 ),
	.combout(\osc_instance|VGA_ins|Add0~10_combout ),
	.cout(\osc_instance|VGA_ins|Add0~11 ));
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~10 .lut_mask = 16'hA505;
defparam \osc_instance|VGA_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N18
cycloneiv_lcell_comb \osc_instance|VGA_ins|cDEN~5 (
// Equation(s):
// \osc_instance|VGA_ins|cDEN~5_combout  = (\osc_instance|VGA_ins|h_cnt [10]) # (\osc_instance|VGA_ins|cDEN~4_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|cDEN~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|cDEN~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|cDEN~5 .lut_mask = 16'hFFCC;
defparam \osc_instance|VGA_ins|cDEN~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add0~12 (
// Equation(s):
// \osc_instance|VGA_ins|Add0~12_combout  = \osc_instance|VGA_ins|Add0~11  $ (\osc_instance|VGA_ins|h_cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(\osc_instance|VGA_ins|Add0~11 ),
	.combout(\osc_instance|VGA_ins|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add0~12 .lut_mask = 16'h0FF0;
defparam \osc_instance|VGA_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add1~0 (
// Equation(s):
// \osc_instance|VGA_ins|Add1~0_combout  = (\osc_instance|VGA_ins|Add0~6_combout ) # ((\osc_instance|VGA_ins|Add0~8_combout ) # ((\osc_instance|VGA_ins|Add0~4_combout  & \osc_instance|VGA_ins|Add0~2_combout )))

	.dataa(\osc_instance|VGA_ins|Add0~4_combout ),
	.datab(\osc_instance|VGA_ins|Add0~6_combout ),
	.datac(\osc_instance|VGA_ins|Add0~8_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add1~0 .lut_mask = 16'hFEFC;
defparam \osc_instance|VGA_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N12
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[10]~0 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[10]~0_combout  = (\osc_instance|VGA_ins|cDEN~5_combout ) # (\osc_instance|VGA_ins|Add0~12_combout  $ (((\osc_instance|VGA_ins|Add0~10_combout ) # (\osc_instance|VGA_ins|Add1~0_combout ))))

	.dataa(\osc_instance|VGA_ins|Add0~10_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|Add0~12_combout ),
	.datad(\osc_instance|VGA_ins|Add1~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[10]~0 .lut_mask = 16'hCFDE;
defparam \osc_instance|VGA_ins|CoorX[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N8
cycloneiv_lcell_comb \osc_instance|Equal6~2 (
// Equation(s):
// \osc_instance|Equal6~2_combout  = (\osc_instance|Equal6~1_combout  & (\osc_instance|Equal6~0_combout  & (\osc_instance|VGA_ins|Add0~0_combout  & \osc_instance|VGA_ins|CoorX[10]~0_combout )))

	.dataa(\osc_instance|Equal6~1_combout ),
	.datab(\osc_instance|Equal6~0_combout ),
	.datac(\osc_instance|VGA_ins|Add0~0_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[10]~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal6~2 .lut_mask = 16'h8000;
defparam \osc_instance|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[9]~3 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[9]~3_combout  = (\osc_instance|VGA_ins|cDEN~4_combout ) # ((\osc_instance|VGA_ins|h_cnt [10]) # (\osc_instance|VGA_ins|Add0~10_combout  $ (!\osc_instance|VGA_ins|Add1~0_combout )))

	.dataa(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|Add0~10_combout ),
	.datad(\osc_instance|VGA_ins|Add1~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[9]~3 .lut_mask = 16'hFEEF;
defparam \osc_instance|VGA_ins|CoorX[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add1~1 (
// Equation(s):
// \osc_instance|VGA_ins|Add1~1_combout  = \osc_instance|VGA_ins|Add0~8_combout  $ (((\osc_instance|VGA_ins|Add0~6_combout ) # ((\osc_instance|VGA_ins|Add0~4_combout  & \osc_instance|VGA_ins|Add0~2_combout ))))

	.dataa(\osc_instance|VGA_ins|Add0~4_combout ),
	.datab(\osc_instance|VGA_ins|Add0~6_combout ),
	.datac(\osc_instance|VGA_ins|Add0~8_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add1~1 .lut_mask = 16'h1E3C;
defparam \osc_instance|VGA_ins|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N22
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[8]~1 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[8]~1_combout  = (\osc_instance|VGA_ins|Add1~1_combout ) # ((\osc_instance|VGA_ins|h_cnt [10]) # (\osc_instance|VGA_ins|cDEN~4_combout ))

	.dataa(\osc_instance|VGA_ins|Add1~1_combout ),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[8]~1 .lut_mask = 16'hFEFE;
defparam \osc_instance|VGA_ins|CoorX[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N28
cycloneiv_lcell_comb \osc_instance|Equal19~0 (
// Equation(s):
// \osc_instance|Equal19~0_combout  = (\osc_instance|VGA_ins|Add1~3_combout  & (\osc_instance|Equal6~2_combout  & (!\osc_instance|VGA_ins|CoorX[9]~3_combout  & \osc_instance|VGA_ins|CoorX[8]~1_combout )))

	.dataa(\osc_instance|VGA_ins|Add1~3_combout ),
	.datab(\osc_instance|Equal6~2_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[8]~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal19~0 .lut_mask = 16'h0800;
defparam \osc_instance|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[5]~5 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[5]~5_combout  = (\osc_instance|VGA_ins|h_cnt [10]) # ((\osc_instance|VGA_ins|cDEN~4_combout ) # (\osc_instance|VGA_ins|Add0~2_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[5]~5 .lut_mask = 16'hFFFC;
defparam \osc_instance|VGA_ins|CoorX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N2
cycloneiv_lcell_comb \osc_instance|VGA_ins|Add1~2 (
// Equation(s):
// \osc_instance|VGA_ins|Add1~2_combout  = \osc_instance|VGA_ins|Add0~6_combout  $ (((\osc_instance|VGA_ins|Add0~4_combout  & \osc_instance|VGA_ins|Add0~2_combout )))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add0~6_combout ),
	.datac(\osc_instance|VGA_ins|Add0~4_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|Add1~2 .lut_mask = 16'h3CCC;
defparam \osc_instance|VGA_ins|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N24
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[7]~2 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[7]~2_combout  = ((\osc_instance|VGA_ins|cDEN~4_combout ) # (\osc_instance|VGA_ins|h_cnt [10])) # (!\osc_instance|VGA_ins|Add1~2_combout )

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add1~2_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[7]~2 .lut_mask = 16'hFFF3;
defparam \osc_instance|VGA_ins|CoorX[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N2
cycloneiv_lcell_comb \osc_instance|always5~25 (
// Equation(s):
// \osc_instance|always5~25_combout  = (\osc_instance|Equal19~0_combout  & (\osc_instance|VGA_ins|CoorX[5]~5_combout  & !\osc_instance|VGA_ins|CoorX[7]~2_combout ))

	.dataa(gnd),
	.datab(\osc_instance|Equal19~0_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[5]~5_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~25_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~25 .lut_mask = 16'h00C0;
defparam \osc_instance|always5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[6]~4 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[6]~4_combout  = (!\osc_instance|VGA_ins|h_cnt [10] & (!\osc_instance|VGA_ins|cDEN~4_combout  & (\osc_instance|VGA_ins|Add0~4_combout  $ (\osc_instance|VGA_ins|Add0~2_combout ))))

	.dataa(\osc_instance|VGA_ins|Add0~4_combout ),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[6]~4 .lut_mask = 16'h0102;
defparam \osc_instance|VGA_ins|CoorX[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N6
cycloneiv_lcell_comb \osc_instance|Equal8~0 (
// Equation(s):
// \osc_instance|Equal8~0_combout  = (\osc_instance|VGA_ins|h_cnt [2] & (\osc_instance|VGA_ins|h_cnt [3] & (\osc_instance|VGA_ins|h_cnt [1] & !\osc_instance|VGA_ins|cDEN~5_combout )))

	.dataa(\osc_instance|VGA_ins|h_cnt [2]),
	.datab(\osc_instance|VGA_ins|h_cnt [3]),
	.datac(\osc_instance|VGA_ins|h_cnt [1]),
	.datad(\osc_instance|VGA_ins|cDEN~5_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal8~0 .lut_mask = 16'h0080;
defparam \osc_instance|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N16
cycloneiv_lcell_comb \osc_instance|Equal8~1 (
// Equation(s):
// \osc_instance|Equal8~1_combout  = (\osc_instance|Equal8~0_combout  & (!\osc_instance|VGA_ins|cDEN~5_combout  & (\osc_instance|VGA_ins|h_cnt [0] & \osc_instance|VGA_ins|CoorX[10]~0_combout )))

	.dataa(\osc_instance|Equal8~0_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|h_cnt [0]),
	.datad(\osc_instance|VGA_ins|CoorX[10]~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal8~1 .lut_mask = 16'h2000;
defparam \osc_instance|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N30
cycloneiv_lcell_comb \osc_instance|Equal16~0 (
// Equation(s):
// \osc_instance|Equal16~0_combout  = (\osc_instance|Equal8~1_combout  & ((\osc_instance|VGA_ins|cDEN~5_combout ) # ((\osc_instance|VGA_ins|Add1~1_combout  & !\osc_instance|VGA_ins|Add0~0_combout ))))

	.dataa(\osc_instance|Equal8~1_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|Add1~1_combout ),
	.datad(\osc_instance|VGA_ins|Add0~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal16~0 .lut_mask = 16'h88A8;
defparam \osc_instance|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N18
cycloneiv_lcell_comb \osc_instance|Equal24~0 (
// Equation(s):
// \osc_instance|Equal24~0_combout  = (!\osc_instance|VGA_ins|h_cnt [10] & (\osc_instance|VGA_ins|Add1~2_combout  & (!\osc_instance|VGA_ins|cDEN~4_combout  & \osc_instance|VGA_ins|Add0~2_combout )))

	.dataa(\osc_instance|VGA_ins|h_cnt [10]),
	.datab(\osc_instance|VGA_ins|Add1~2_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal24~0 .lut_mask = 16'h0400;
defparam \osc_instance|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N22
cycloneiv_lcell_comb \osc_instance|Equal24~1 (
// Equation(s):
// \osc_instance|Equal24~1_combout  = (!\osc_instance|VGA_ins|CoorX[9]~3_combout  & (\osc_instance|VGA_ins|CoorX[6]~4_combout  & (\osc_instance|Equal16~0_combout  & \osc_instance|Equal24~0_combout )))

	.dataa(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datab(\osc_instance|VGA_ins|CoorX[6]~4_combout ),
	.datac(\osc_instance|Equal16~0_combout ),
	.datad(\osc_instance|Equal24~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal24~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal24~1 .lut_mask = 16'h4000;
defparam \osc_instance|Equal24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N2
cycloneiv_lcell_comb \osc_instance|always5~15 (
// Equation(s):
// \osc_instance|always5~15_combout  = (\osc_instance|Equal2~0_combout  & ((\osc_instance|Equal42~3_combout ) # ((\osc_instance|Equal9~1_combout  & !\osc_instance|VGA_ins|CoorY[0]~9_combout ))))

	.dataa(\osc_instance|Equal9~1_combout ),
	.datab(\osc_instance|Equal2~0_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datad(\osc_instance|Equal42~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~15_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~15 .lut_mask = 16'hCC08;
defparam \osc_instance|always5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N12
cycloneiv_lcell_comb \osc_instance|always5~26 (
// Equation(s):
// \osc_instance|always5~26_combout  = (\osc_instance|Equal9~3_combout  & ((\osc_instance|always5~25_combout ) # ((\osc_instance|Equal24~1_combout )))) # (!\osc_instance|Equal9~3_combout  & (\osc_instance|always5~15_combout  & 
// ((\osc_instance|always5~25_combout ) # (\osc_instance|Equal24~1_combout ))))

	.dataa(\osc_instance|Equal9~3_combout ),
	.datab(\osc_instance|always5~25_combout ),
	.datac(\osc_instance|Equal24~1_combout ),
	.datad(\osc_instance|always5~15_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~26_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~26 .lut_mask = 16'hFCA8;
defparam \osc_instance|always5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
cycloneiv_lcell_comb \osc_instance|b_data~15 (
// Equation(s):
// \osc_instance|b_data~15_combout  = (!\osc_instance|Ic [0] & ((\osc_instance|Qc [0] & ((\osc_instance|always5~26_combout ))) # (!\osc_instance|Qc [0] & (\osc_instance|always5~19_combout ))))

	.dataa(\osc_instance|Ic [0]),
	.datab(\osc_instance|always5~19_combout ),
	.datac(\osc_instance|always5~26_combout ),
	.datad(\osc_instance|Qc [0]),
	.cin(gnd),
	.combout(\osc_instance|b_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~15 .lut_mask = 16'h5044;
defparam \osc_instance|b_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N16
cycloneiv_lcell_comb \osc_instance|always5~24 (
// Equation(s):
// \osc_instance|always5~24_combout  = (\osc_instance|Equal24~1_combout ) # ((\osc_instance|Equal19~0_combout  & \osc_instance|Equal24~0_combout ))

	.dataa(gnd),
	.datab(\osc_instance|Equal19~0_combout ),
	.datac(\osc_instance|Equal24~1_combout ),
	.datad(\osc_instance|Equal24~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~24_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~24 .lut_mask = 16'hFCF0;
defparam \osc_instance|always5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N14
cycloneiv_lcell_comb \osc_instance|b_data~16 (
// Equation(s):
// \osc_instance|b_data~16_combout  = (\osc_instance|g_data~1_combout  & (\osc_instance|b_data~15_combout  & ((\osc_instance|Qc [0]) # (\osc_instance|always5~24_combout ))))

	.dataa(\osc_instance|Qc [0]),
	.datab(\osc_instance|g_data~1_combout ),
	.datac(\osc_instance|b_data~15_combout ),
	.datad(\osc_instance|always5~24_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~16 .lut_mask = 16'hC080;
defparam \osc_instance|b_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
cycloneiv_lcell_comb \osc_instance|b_data~13 (
// Equation(s):
// \osc_instance|b_data~13_combout  = (\osc_instance|Ic [3]) # ((\osc_instance|Ic [2]) # ((\osc_instance|Ic [1]) # (!\osc_instance|Ic [0])))

	.dataa(\osc_instance|Ic [3]),
	.datab(\osc_instance|Ic [2]),
	.datac(\osc_instance|Ic [1]),
	.datad(\osc_instance|Ic [0]),
	.cin(gnd),
	.combout(\osc_instance|b_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~13 .lut_mask = 16'hFEFF;
defparam \osc_instance|b_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N4
cycloneiv_lcell_comb \osc_instance|Equal9~2 (
// Equation(s):
// \osc_instance|Equal9~2_combout  = (\osc_instance|VGA_ins|Add2~0_combout  & \osc_instance|Equal9~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|Add2~0_combout ),
	.datad(\osc_instance|Equal9~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal9~2 .lut_mask = 16'hF000;
defparam \osc_instance|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N10
cycloneiv_lcell_comb \osc_instance|always5~20 (
// Equation(s):
// \osc_instance|always5~20_combout  = (\osc_instance|Equal8~1_combout  & (!\osc_instance|VGA_ins|CoorX[8]~1_combout  & ((\osc_instance|VGA_ins|cDEN~5_combout ) # (!\osc_instance|VGA_ins|Add0~0_combout ))))

	.dataa(\osc_instance|Equal8~1_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|Add0~0_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[8]~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~20_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~20 .lut_mask = 16'h008A;
defparam \osc_instance|always5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N24
cycloneiv_lcell_comb \osc_instance|Equal8~2 (
// Equation(s):
// \osc_instance|Equal8~2_combout  = (!\osc_instance|VGA_ins|CoorX[9]~3_combout  & (\osc_instance|VGA_ins|CoorX[5]~5_combout  & (!\osc_instance|VGA_ins|CoorX[6]~4_combout  & \osc_instance|VGA_ins|CoorX[7]~2_combout )))

	.dataa(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datab(\osc_instance|VGA_ins|CoorX[5]~5_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[6]~4_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal8~2 .lut_mask = 16'h0400;
defparam \osc_instance|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N20
cycloneiv_lcell_comb \osc_instance|always5~21 (
// Equation(s):
// \osc_instance|always5~21_combout  = (\osc_instance|Equal8~2_combout  & ((\osc_instance|always5~20_combout ) # ((\osc_instance|Equal6~2_combout  & !\osc_instance|VGA_ins|Add1~1_combout ))))

	.dataa(\osc_instance|always5~20_combout ),
	.datab(\osc_instance|Equal6~2_combout ),
	.datac(\osc_instance|VGA_ins|Add1~1_combout ),
	.datad(\osc_instance|Equal8~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~21_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~21 .lut_mask = 16'hAE00;
defparam \osc_instance|always5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N12
cycloneiv_lcell_comb \osc_instance|always5~23 (
// Equation(s):
// \osc_instance|always5~23_combout  = (\osc_instance|always5~21_combout  & ((\osc_instance|always5~13_combout ) # ((\osc_instance|Equal9~2_combout  & \osc_instance|Equal42~0_combout ))))

	.dataa(\osc_instance|always5~13_combout ),
	.datab(\osc_instance|Equal9~2_combout ),
	.datac(\osc_instance|always5~21_combout ),
	.datad(\osc_instance|Equal42~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~23_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~23 .lut_mask = 16'hE0A0;
defparam \osc_instance|always5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N18
cycloneiv_lcell_comb \osc_instance|always5~22 (
// Equation(s):
// \osc_instance|always5~22_combout  = (\osc_instance|always5~21_combout  & ((\osc_instance|always5~15_combout ) # ((\osc_instance|Equal9~2_combout  & \osc_instance|Equal2~0_combout ))))

	.dataa(\osc_instance|always5~15_combout ),
	.datab(\osc_instance|Equal9~2_combout ),
	.datac(\osc_instance|always5~21_combout ),
	.datad(\osc_instance|Equal2~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~22_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~22 .lut_mask = 16'hE0A0;
defparam \osc_instance|always5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
cycloneiv_lcell_comb \osc_instance|b_data~14 (
// Equation(s):
// \osc_instance|b_data~14_combout  = (!\osc_instance|b_data~13_combout  & ((\osc_instance|Qc [0] & ((\osc_instance|always5~22_combout ))) # (!\osc_instance|Qc [0] & (\osc_instance|always5~23_combout ))))

	.dataa(\osc_instance|Qc [0]),
	.datab(\osc_instance|b_data~13_combout ),
	.datac(\osc_instance|always5~23_combout ),
	.datad(\osc_instance|always5~22_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~14 .lut_mask = 16'h3210;
defparam \osc_instance|b_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N0
cycloneiv_lcell_comb \osc_instance|b_data~17 (
// Equation(s):
// \osc_instance|b_data~17_combout  = (\osc_instance|b_data~16_combout  & (\osc_instance|Qc [0] $ ((!\osc_instance|Qc [1])))) # (!\osc_instance|b_data~16_combout  & ((\osc_instance|Qc [0] $ (!\osc_instance|Qc [1])) # (!\osc_instance|b_data~14_combout )))

	.dataa(\osc_instance|Qc [0]),
	.datab(\osc_instance|b_data~16_combout ),
	.datac(\osc_instance|Qc [1]),
	.datad(\osc_instance|b_data~14_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~17 .lut_mask = 16'hA5B7;
defparam \osc_instance|b_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
cycloneiv_lcell_comb \osc_instance|b_data~8 (
// Equation(s):
// \osc_instance|b_data~8_combout  = (\osc_instance|Ic [3]) # ((\osc_instance|Ic [2]) # ((\osc_instance|Ic [0]) # (!\osc_instance|Ic [1])))

	.dataa(\osc_instance|Ic [3]),
	.datab(\osc_instance|Ic [2]),
	.datac(\osc_instance|Ic [1]),
	.datad(\osc_instance|Ic [0]),
	.cin(gnd),
	.combout(\osc_instance|b_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~8 .lut_mask = 16'hFFEF;
defparam \osc_instance|b_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N14
cycloneiv_lcell_comb \osc_instance|Equal16~1 (
// Equation(s):
// \osc_instance|Equal16~1_combout  = (!\osc_instance|VGA_ins|Add1~3_combout  & (!\osc_instance|VGA_ins|cDEN~4_combout  & (\osc_instance|VGA_ins|Add1~2_combout  & !\osc_instance|VGA_ins|h_cnt [10])))

	.dataa(\osc_instance|VGA_ins|Add1~3_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datac(\osc_instance|VGA_ins|Add1~2_combout ),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal16~1 .lut_mask = 16'h0010;
defparam \osc_instance|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N10
cycloneiv_lcell_comb \osc_instance|Equal16~2 (
// Equation(s):
// \osc_instance|Equal16~2_combout  = (\osc_instance|Equal16~1_combout  & ((\osc_instance|VGA_ins|cDEN~5_combout ) # (\osc_instance|VGA_ins|Add0~10_combout  $ (!\osc_instance|VGA_ins|Add1~0_combout ))))

	.dataa(\osc_instance|Equal16~1_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|Add0~10_combout ),
	.datad(\osc_instance|VGA_ins|Add1~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal16~2 .lut_mask = 16'hA88A;
defparam \osc_instance|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N18
cycloneiv_lcell_comb \osc_instance|Equal14~0 (
// Equation(s):
// \osc_instance|Equal14~0_combout  = (\osc_instance|VGA_ins|CoorX[9]~3_combout  & (!\osc_instance|VGA_ins|CoorX[7]~2_combout  & (!\osc_instance|VGA_ins|CoorX[6]~4_combout  & !\osc_instance|VGA_ins|Add0~2_combout )))

	.dataa(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datab(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[6]~4_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal14~0 .lut_mask = 16'h0002;
defparam \osc_instance|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N4
cycloneiv_lcell_comb \osc_instance|always5~11 (
// Equation(s):
// \osc_instance|always5~11_combout  = (\osc_instance|Equal14~0_combout  & (\osc_instance|Equal6~2_combout  & \osc_instance|VGA_ins|CoorX[8]~1_combout ))

	.dataa(\osc_instance|Equal14~0_combout ),
	.datab(gnd),
	.datac(\osc_instance|Equal6~2_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[8]~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~11_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~11 .lut_mask = 16'hA000;
defparam \osc_instance|always5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N8
cycloneiv_lcell_comb \osc_instance|always5~12 (
// Equation(s):
// \osc_instance|always5~12_combout  = (\osc_instance|always5~11_combout ) # ((\osc_instance|Equal16~0_combout  & (!\osc_instance|VGA_ins|CoorX[5]~5_combout  & \osc_instance|Equal16~2_combout )))

	.dataa(\osc_instance|Equal16~0_combout ),
	.datab(\osc_instance|VGA_ins|CoorX[5]~5_combout ),
	.datac(\osc_instance|Equal16~2_combout ),
	.datad(\osc_instance|always5~11_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~12_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~12 .lut_mask = 16'hFF20;
defparam \osc_instance|always5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N6
cycloneiv_lcell_comb \osc_instance|always5~14 (
// Equation(s):
// \osc_instance|always5~14_combout  = (\osc_instance|always5~12_combout  & ((\osc_instance|always5~13_combout ) # ((\osc_instance|Equal9~2_combout  & \osc_instance|Equal42~0_combout ))))

	.dataa(\osc_instance|always5~13_combout ),
	.datab(\osc_instance|Equal9~2_combout ),
	.datac(\osc_instance|always5~12_combout ),
	.datad(\osc_instance|Equal42~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~14_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~14 .lut_mask = 16'hE0A0;
defparam \osc_instance|always5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N8
cycloneiv_lcell_comb \osc_instance|b_data~9 (
// Equation(s):
// \osc_instance|b_data~9_combout  = (\osc_instance|b_data~8_combout ) # ((!\osc_instance|Qc [0] & ((!\osc_instance|always5~14_combout ) # (!\osc_instance|Qc [1]))))

	.dataa(\osc_instance|b_data~8_combout ),
	.datab(\osc_instance|Qc [1]),
	.datac(\osc_instance|Qc [0]),
	.datad(\osc_instance|always5~14_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~9 .lut_mask = 16'hABAF;
defparam \osc_instance|b_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N20
cycloneiv_lcell_comb \osc_instance|always5~16 (
// Equation(s):
// \osc_instance|always5~16_combout  = (\osc_instance|always5~12_combout  & ((\osc_instance|always5~15_combout ) # ((\osc_instance|Equal9~2_combout  & \osc_instance|Equal2~0_combout ))))

	.dataa(\osc_instance|always5~15_combout ),
	.datab(\osc_instance|Equal9~2_combout ),
	.datac(\osc_instance|always5~12_combout ),
	.datad(\osc_instance|Equal2~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~16 .lut_mask = 16'hE0A0;
defparam \osc_instance|always5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N22
cycloneiv_lcell_comb \osc_instance|b_data~10 (
// Equation(s):
// \osc_instance|b_data~10_combout  = (\osc_instance|b_data~9_combout ) # ((\osc_instance|Qc [0] & ((\osc_instance|Qc [1]) # (!\osc_instance|always5~16_combout ))))

	.dataa(\osc_instance|Qc [1]),
	.datab(\osc_instance|Qc [0]),
	.datac(\osc_instance|b_data~9_combout ),
	.datad(\osc_instance|always5~16_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~10 .lut_mask = 16'hF8FC;
defparam \osc_instance|b_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N30
cycloneiv_lcell_comb \osc_instance|always5~27 (
// Equation(s):
// \osc_instance|always5~27_combout  = (\osc_instance|always5~15_combout ) # ((\osc_instance|Equal2~0_combout  & (\osc_instance|VGA_ins|Add2~0_combout  & \osc_instance|Equal9~1_combout )))

	.dataa(\osc_instance|always5~15_combout ),
	.datab(\osc_instance|Equal2~0_combout ),
	.datac(\osc_instance|VGA_ins|Add2~0_combout ),
	.datad(\osc_instance|Equal9~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~27_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~27 .lut_mask = 16'hEAAA;
defparam \osc_instance|always5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N4
cycloneiv_lcell_comb \osc_instance|b_data~11 (
// Equation(s):
// \osc_instance|b_data~11_combout  = (\osc_instance|Qc [0] & (!\osc_instance|Qc [1] & (\osc_instance|always5~27_combout ))) # (!\osc_instance|Qc [0] & (\osc_instance|Qc [1] & ((\osc_instance|always5~19_combout ))))

	.dataa(\osc_instance|Qc [0]),
	.datab(\osc_instance|Qc [1]),
	.datac(\osc_instance|always5~27_combout ),
	.datad(\osc_instance|always5~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~11 .lut_mask = 16'h6420;
defparam \osc_instance|b_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N14
cycloneiv_lcell_comb \osc_instance|always5~17 (
// Equation(s):
// \osc_instance|always5~17_combout  = (\osc_instance|VGA_ins|CoorX[7]~2_combout  & (\osc_instance|Equal19~0_combout  & !\osc_instance|VGA_ins|Add0~2_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.datac(\osc_instance|Equal19~0_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~17_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~17 .lut_mask = 16'h00C0;
defparam \osc_instance|always5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N28
cycloneiv_lcell_comb \osc_instance|Equal20~1 (
// Equation(s):
// \osc_instance|Equal20~1_combout  = (\osc_instance|VGA_ins|cDEN~4_combout ) # ((\osc_instance|VGA_ins|h_cnt [10]) # ((\osc_instance|VGA_ins|Add1~1_combout  & !\osc_instance|VGA_ins|Add1~2_combout )))

	.dataa(\osc_instance|VGA_ins|Add1~1_combout ),
	.datab(\osc_instance|VGA_ins|Add1~2_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datad(\osc_instance|VGA_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|Equal20~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal20~1 .lut_mask = 16'hFFF2;
defparam \osc_instance|Equal20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N26
cycloneiv_lcell_comb \osc_instance|Equal1~0 (
// Equation(s):
// \osc_instance|Equal1~0_combout  = (\osc_instance|VGA_ins|Add1~3_combout  & (!\osc_instance|VGA_ins|CoorX[9]~3_combout  & ((\osc_instance|VGA_ins|cDEN~5_combout ) # (!\osc_instance|VGA_ins|Add0~0_combout ))))

	.dataa(\osc_instance|VGA_ins|Add1~3_combout ),
	.datab(\osc_instance|VGA_ins|cDEN~5_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datad(\osc_instance|VGA_ins|Add0~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal1~0 .lut_mask = 16'h080A;
defparam \osc_instance|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N12
cycloneiv_lcell_comb \osc_instance|Equal20~0 (
// Equation(s):
// \osc_instance|Equal20~0_combout  = (!\osc_instance|VGA_ins|cDEN~4_combout  & (\osc_instance|Equal8~1_combout  & !\osc_instance|VGA_ins|Add0~2_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|cDEN~4_combout ),
	.datac(\osc_instance|Equal8~1_combout ),
	.datad(\osc_instance|VGA_ins|Add0~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal20~0 .lut_mask = 16'h0030;
defparam \osc_instance|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N30
cycloneiv_lcell_comb \osc_instance|always5~18 (
// Equation(s):
// \osc_instance|always5~18_combout  = (\osc_instance|always5~17_combout ) # ((\osc_instance|Equal20~1_combout  & (\osc_instance|Equal1~0_combout  & \osc_instance|Equal20~0_combout )))

	.dataa(\osc_instance|always5~17_combout ),
	.datab(\osc_instance|Equal20~1_combout ),
	.datac(\osc_instance|Equal1~0_combout ),
	.datad(\osc_instance|Equal20~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~18 .lut_mask = 16'hEAAA;
defparam \osc_instance|always5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
cycloneiv_lcell_comb \osc_instance|b_data~12 (
// Equation(s):
// \osc_instance|b_data~12_combout  = (((!\osc_instance|g_data~1_combout ) # (!\osc_instance|always5~18_combout )) # (!\osc_instance|b_data~11_combout )) # (!\osc_instance|Ic [0])

	.dataa(\osc_instance|Ic [0]),
	.datab(\osc_instance|b_data~11_combout ),
	.datac(\osc_instance|always5~18_combout ),
	.datad(\osc_instance|g_data~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~12 .lut_mask = 16'h7FFF;
defparam \osc_instance|b_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N10
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[1]~8 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[1]~8_combout  = (\osc_instance|VGA_ins|Add3~0_combout  & (\osc_instance|VGA_ins|cDEN~7_combout  & !\osc_instance|VGA_ins|v_cnt [10]))

	.dataa(\osc_instance|VGA_ins|Add3~0_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[1]~8 .lut_mask = 16'h00A0;
defparam \osc_instance|VGA_ins|CoorY[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N20
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[3]~6 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[3]~6_combout  = (\osc_instance|VGA_ins|cDEN~7_combout  & (\osc_instance|VGA_ins|Add3~4_combout  & !\osc_instance|VGA_ins|v_cnt [10]))

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(\osc_instance|VGA_ins|Add3~4_combout ),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[3]~6 .lut_mask = 16'h0088;
defparam \osc_instance|VGA_ins|CoorY[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y54_N26
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[7]~2 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[7]~2_combout  = ((\osc_instance|VGA_ins|Add3~12_combout ) # (\osc_instance|VGA_ins|v_cnt [10])) # (!\osc_instance|VGA_ins|cDEN~7_combout )

	.dataa(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|Add3~12_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[7]~2 .lut_mask = 16'hFFF5;
defparam \osc_instance|VGA_ins|CoorY[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
cycloneiv_lcell_comb \osc_instance|Equal2~1 (
// Equation(s):
// \osc_instance|Equal2~1_combout  = (!\osc_instance|VGA_ins|CoorY[1]~8_combout  & (!\osc_instance|VGA_ins|CoorY[0]~9_combout  & (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & \osc_instance|VGA_ins|CoorY[7]~2_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal2~1 .lut_mask = 16'h0100;
defparam \osc_instance|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N8
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorY[4]~5 (
// Equation(s):
// \osc_instance|VGA_ins|CoorY[4]~5_combout  = (\osc_instance|VGA_ins|Add3~6_combout  & (\osc_instance|VGA_ins|cDEN~7_combout  & !\osc_instance|VGA_ins|v_cnt [10]))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|Add3~6_combout ),
	.datac(\osc_instance|VGA_ins|cDEN~7_combout ),
	.datad(\osc_instance|VGA_ins|v_cnt [10]),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorY[4]~5 .lut_mask = 16'h00C0;
defparam \osc_instance|VGA_ins|CoorY[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
cycloneiv_lcell_comb \osc_instance|Equal2~2 (
// Equation(s):
// \osc_instance|Equal2~2_combout  = (\osc_instance|VGA_ins|CoorY[4]~5_combout  & (\osc_instance|VGA_ins|CoorY[5]~4_combout  & (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & \osc_instance|VGA_ins|CoorY[6]~3_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal2~2 .lut_mask = 16'h0800;
defparam \osc_instance|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N2
cycloneiv_lcell_comb \osc_instance|Equal2~3 (
// Equation(s):
// \osc_instance|Equal2~3_combout  = (\osc_instance|Equal2~1_combout  & (\osc_instance|Equal2~2_combout  & (!\osc_instance|VGA_ins|CoorY[2]~7_combout  & !\osc_instance|VGA_ins|CoorY[9]~0_combout )))

	.dataa(\osc_instance|Equal2~1_combout ),
	.datab(\osc_instance|Equal2~2_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal2~3 .lut_mask = 16'h0008;
defparam \osc_instance|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N30
cycloneiv_lcell_comb \osc_instance|VGA_ins|CoorX[0]~6 (
// Equation(s):
// \osc_instance|VGA_ins|CoorX[0]~6_combout  = (!\osc_instance|VGA_ins|h_cnt [10] & (\osc_instance|VGA_ins|h_cnt [0] & !\osc_instance|VGA_ins|cDEN~4_combout ))

	.dataa(gnd),
	.datab(\osc_instance|VGA_ins|h_cnt [10]),
	.datac(\osc_instance|VGA_ins|h_cnt [0]),
	.datad(\osc_instance|VGA_ins|cDEN~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|VGA_ins|CoorX[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|VGA_ins|CoorX[0]~6 .lut_mask = 16'h0030;
defparam \osc_instance|VGA_ins|CoorX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N24
cycloneiv_lcell_comb \osc_instance|Equal1~2 (
// Equation(s):
// \osc_instance|Equal1~2_combout  = (\osc_instance|Equal24~0_combout  & (!\osc_instance|VGA_ins|CoorX[0]~6_combout  & !\osc_instance|VGA_ins|Add1~1_combout ))

	.dataa(\osc_instance|Equal24~0_combout ),
	.datab(gnd),
	.datac(\osc_instance|VGA_ins|CoorX[0]~6_combout ),
	.datad(\osc_instance|VGA_ins|Add1~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal1~2 .lut_mask = 16'h000A;
defparam \osc_instance|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \KEY~input (
	.i(KEY),
	.ibar(gnd),
	.o(\KEY~input_o ));
// synopsys translate_off
defparam \KEY~input .bus_hold = "false";
defparam \KEY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N28
cycloneiv_lcell_comb \osc_instance|Equal1~1 (
// Equation(s):
// \osc_instance|Equal1~1_combout  = (\osc_instance|Equal6~1_combout  & (\osc_instance|Equal6~0_combout  & (\osc_instance|Equal1~0_combout  & \osc_instance|VGA_ins|CoorX[10]~0_combout )))

	.dataa(\osc_instance|Equal6~1_combout ),
	.datab(\osc_instance|Equal6~0_combout ),
	.datac(\osc_instance|Equal1~0_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[10]~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal1~1 .lut_mask = 16'h8000;
defparam \osc_instance|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y54_N2
cycloneiv_lcell_comb \osc_instance|g_data~0 (
// Equation(s):
// \osc_instance|g_data~0_combout  = (\KEY~input_o  & ((\osc_instance|Equal2~3_combout ) # ((\osc_instance|Equal1~2_combout  & \osc_instance|Equal1~1_combout ))))

	.dataa(\osc_instance|Equal2~3_combout ),
	.datab(\osc_instance|Equal1~2_combout ),
	.datac(\KEY~input_o ),
	.datad(\osc_instance|Equal1~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~0 .lut_mask = 16'hE0A0;
defparam \osc_instance|g_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N10
cycloneiv_lcell_comb \osc_instance|b_data~18 (
// Equation(s):
// \osc_instance|b_data~18_combout  = (\osc_instance|b_data~17_combout  & (\osc_instance|b_data~10_combout  & (\osc_instance|b_data~12_combout  & \osc_instance|g_data~0_combout )))

	.dataa(\osc_instance|b_data~17_combout ),
	.datab(\osc_instance|b_data~10_combout ),
	.datac(\osc_instance|b_data~12_combout ),
	.datad(\osc_instance|g_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~18 .lut_mask = 16'h8000;
defparam \osc_instance|b_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|sineaddr[0]~21 (
// Equation(s):
// \SIG_GEN|sineaddr[0]~21_combout  = !\SIG_GEN|sineaddr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|sineaddr[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|sineaddr[0]~21 .lut_mask = 16'h0F0F;
defparam \SIG_GEN|sineaddr[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \SIG_GEN|sineaddr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[0] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|sineaddr[1]~7 (
// Equation(s):
// \SIG_GEN|sineaddr[1]~7_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] $ (VCC))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] & VCC))
// \SIG_GEN|sineaddr[1]~8  = CARRY((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|sineaddr[1]~7_combout ),
	.cout(\SIG_GEN|sineaddr[1]~8 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[1]~7 .lut_mask = 16'h6688;
defparam \SIG_GEN|sineaddr[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \SIG_GEN|sineaddr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[1] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|sineaddr[2]~9 (
// Equation(s):
// \SIG_GEN|sineaddr[2]~9_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr[1]~8 )) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr[1]~8 ) # (GND)))
// \SIG_GEN|sineaddr[2]~10  = CARRY((!\SIG_GEN|sineaddr[1]~8 ) # (!\SIG_GEN|sineaddr [2]))

	.dataa(gnd),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|sineaddr[1]~8 ),
	.combout(\SIG_GEN|sineaddr[2]~9_combout ),
	.cout(\SIG_GEN|sineaddr[2]~10 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[2]~9 .lut_mask = 16'h3C3F;
defparam \SIG_GEN|sineaddr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \SIG_GEN|sineaddr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[2] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|sineaddr[3]~11 (
// Equation(s):
// \SIG_GEN|sineaddr[3]~11_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr[2]~10  $ (GND))) # (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr[2]~10  & VCC))
// \SIG_GEN|sineaddr[3]~12  = CARRY((\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr[2]~10 ))

	.dataa(gnd),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|sineaddr[2]~10 ),
	.combout(\SIG_GEN|sineaddr[3]~11_combout ),
	.cout(\SIG_GEN|sineaddr[3]~12 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[3]~11 .lut_mask = 16'hC30C;
defparam \SIG_GEN|sineaddr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \SIG_GEN|sineaddr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[3] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|sineaddr[4]~13 (
// Equation(s):
// \SIG_GEN|sineaddr[4]~13_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr[3]~12 )) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr[3]~12 ) # (GND)))
// \SIG_GEN|sineaddr[4]~14  = CARRY((!\SIG_GEN|sineaddr[3]~12 ) # (!\SIG_GEN|sineaddr [4]))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|sineaddr[3]~12 ),
	.combout(\SIG_GEN|sineaddr[4]~13_combout ),
	.cout(\SIG_GEN|sineaddr[4]~14 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[4]~13 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|sineaddr[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \SIG_GEN|sineaddr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[4] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|sineaddr[5]~15 (
// Equation(s):
// \SIG_GEN|sineaddr[5]~15_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr[4]~14  $ (GND))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr[4]~14  & VCC))
// \SIG_GEN|sineaddr[5]~16  = CARRY((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr[4]~14 ))

	.dataa(gnd),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|sineaddr[4]~14 ),
	.combout(\SIG_GEN|sineaddr[5]~15_combout ),
	.cout(\SIG_GEN|sineaddr[5]~16 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[5]~15 .lut_mask = 16'hC30C;
defparam \SIG_GEN|sineaddr[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \SIG_GEN|sineaddr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[5] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Add2~1 (
// Equation(s):
// \SIG_GEN|Add2~1_cout  = CARRY((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\SIG_GEN|Add2~1_cout ));
// synopsys translate_off
defparam \SIG_GEN|Add2~1 .lut_mask = 16'h0088;
defparam \SIG_GEN|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Add2~3 (
// Equation(s):
// \SIG_GEN|Add2~3_cout  = CARRY((!\SIG_GEN|Add2~1_cout ) # (!\SIG_GEN|sineaddr [2]))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Add2~1_cout ),
	.combout(),
	.cout(\SIG_GEN|Add2~3_cout ));
// synopsys translate_off
defparam \SIG_GEN|Add2~3 .lut_mask = 16'h005F;
defparam \SIG_GEN|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Add2~5 (
// Equation(s):
// \SIG_GEN|Add2~5_cout  = CARRY((\SIG_GEN|sineaddr [3] & !\SIG_GEN|Add2~3_cout ))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Add2~3_cout ),
	.combout(),
	.cout(\SIG_GEN|Add2~5_cout ));
// synopsys translate_off
defparam \SIG_GEN|Add2~5 .lut_mask = 16'h000A;
defparam \SIG_GEN|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Add2~7 (
// Equation(s):
// \SIG_GEN|Add2~7_cout  = CARRY((!\SIG_GEN|Add2~5_cout ) # (!\SIG_GEN|sineaddr [4]))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Add2~5_cout ),
	.combout(),
	.cout(\SIG_GEN|Add2~7_cout ));
// synopsys translate_off
defparam \SIG_GEN|Add2~7 .lut_mask = 16'h005F;
defparam \SIG_GEN|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Add2~9 (
// Equation(s):
// \SIG_GEN|Add2~9_cout  = CARRY((\SIG_GEN|sineaddr [5] & !\SIG_GEN|Add2~7_cout ))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Add2~7_cout ),
	.combout(),
	.cout(\SIG_GEN|Add2~9_cout ));
// synopsys translate_off
defparam \SIG_GEN|Add2~9 .lut_mask = 16'h000A;
defparam \SIG_GEN|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Add2~10 (
// Equation(s):
// \SIG_GEN|Add2~10_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Add2~9_cout ) # (GND))) # (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|Add2~9_cout ))
// \SIG_GEN|Add2~11  = CARRY((\SIG_GEN|cosaddr [6]) # (!\SIG_GEN|Add2~9_cout ))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Add2~9_cout ),
	.combout(\SIG_GEN|Add2~10_combout ),
	.cout(\SIG_GEN|Add2~11 ));
// synopsys translate_off
defparam \SIG_GEN|Add2~10 .lut_mask = 16'hA5AF;
defparam \SIG_GEN|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|cosaddr[6]~0 (
// Equation(s):
// \SIG_GEN|cosaddr[6]~0_combout  = !\SIG_GEN|Add2~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|Add2~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|cosaddr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|cosaddr[6]~0 .lut_mask = 16'h0F0F;
defparam \SIG_GEN|cosaddr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \SIG_GEN|cosaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|cosaddr[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|cosaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|cosaddr[6] .is_wysiwyg = "true";
defparam \SIG_GEN|cosaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~284 (
// Equation(s):
// \SIG_GEN|Ram1~284_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|cosaddr [6] & (((!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~284_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~284 .lut_mask = 16'h2A55;
defparam \SIG_GEN|Ram1~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~285 (
// Equation(s):
// \SIG_GEN|Ram1~285_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4]) # (\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & 
// (\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~285_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~285 .lut_mask = 16'h8EFC;
defparam \SIG_GEN|Ram1~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~286 (
// Equation(s):
// \SIG_GEN|Ram1~286_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~284_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~285_combout )))

	.dataa(\SIG_GEN|Ram1~284_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|Ram1~285_combout ),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~286_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~286 .lut_mask = 16'hAAF0;
defparam \SIG_GEN|Ram1~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~297 (
// Equation(s):
// \SIG_GEN|Ram1~297_combout  = (\SIG_GEN|cosaddr [6] & (((\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [4]) # (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~297_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~297 .lut_mask = 16'hAA54;
defparam \SIG_GEN|Ram1~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~296 (
// Equation(s):
// \SIG_GEN|Ram1~296_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [2])) # 
// (!\SIG_GEN|sineaddr [4])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~296_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~296 .lut_mask = 16'h3F71;
defparam \SIG_GEN|Ram1~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~298 (
// Equation(s):
// \SIG_GEN|Ram1~298_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~296_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~297_combout ))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|Ram1~297_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~296_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~298_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~298 .lut_mask = 16'hEE44;
defparam \SIG_GEN|Ram1~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Add2~12 (
// Equation(s):
// \SIG_GEN|Add2~12_combout  = \SIG_GEN|Add2~11  $ (!\SIG_GEN|cosaddr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(\SIG_GEN|Add2~11 ),
	.combout(\SIG_GEN|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Add2~12 .lut_mask = 16'hF00F;
defparam \SIG_GEN|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \SIG_GEN|cosaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|cosaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|cosaddr[7] .is_wysiwyg = "true";
defparam \SIG_GEN|cosaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~290 (
// Equation(s):
// \SIG_GEN|Ram1~290_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|cosaddr [6] & \SIG_GEN|cosaddr [7])) # (!\SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~290_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~290 .lut_mask = 16'hB300;
defparam \SIG_GEN|Ram1~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~293 (
// Equation(s):
// \SIG_GEN|Ram1~293_combout  = (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [5])

	.dataa(gnd),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(gnd),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~293_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~293 .lut_mask = 16'h3300;
defparam \SIG_GEN|Ram1~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~291 (
// Equation(s):
// \SIG_GEN|Ram1~291_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~291_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~291 .lut_mask = 16'h0485;
defparam \SIG_GEN|Ram1~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~292 (
// Equation(s):
// \SIG_GEN|Ram1~292_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~291_combout  & ((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|Ram1~291_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~292_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~292 .lut_mask = 16'hF0A2;
defparam \SIG_GEN|Ram1~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~294 (
// Equation(s):
// \SIG_GEN|Ram1~294_combout  = (\SIG_GEN|Ram1~292_combout  & (((\SIG_GEN|Ram1~293_combout ) # (!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~292_combout  & (\SIG_GEN|Ram1~290_combout  & ((\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~290_combout ),
	.datab(\SIG_GEN|Ram1~293_combout ),
	.datac(\SIG_GEN|Ram1~292_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~294_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~294 .lut_mask = 16'hCAF0;
defparam \SIG_GEN|Ram1~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~288 (
// Equation(s):
// \SIG_GEN|Ram1~288_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # ((\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|cosaddr [6])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~288_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~288 .lut_mask = 16'hC2F9;
defparam \SIG_GEN|Ram1~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~287 (
// Equation(s):
// \SIG_GEN|Ram1~287_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # 
// (\SIG_GEN|cosaddr [6] $ (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~287_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~287 .lut_mask = 16'h6F79;
defparam \SIG_GEN|Ram1~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~289 (
// Equation(s):
// \SIG_GEN|Ram1~289_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~287_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~288_combout ))

	.dataa(\SIG_GEN|Ram1~288_combout ),
	.datab(\SIG_GEN|Ram1~287_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~289_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~289 .lut_mask = 16'hCCAA;
defparam \SIG_GEN|Ram1~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~295 (
// Equation(s):
// \SIG_GEN|Ram1~295_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|Ram1~289_combout )))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|Ram1~294_combout  & (!\SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram1~294_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~289_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~295_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~295 .lut_mask = 16'hA4AE;
defparam \SIG_GEN|Ram1~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~299 (
// Equation(s):
// \SIG_GEN|Ram1~299_combout  = (\SIG_GEN|Ram1~295_combout  & (((\SIG_GEN|Ram1~298_combout ) # (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|Ram1~295_combout  & (\SIG_GEN|Ram1~286_combout  & ((\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|Ram1~286_combout ),
	.datab(\SIG_GEN|Ram1~298_combout ),
	.datac(\SIG_GEN|Ram1~295_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~299_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~299 .lut_mask = 16'hCAF0;
defparam \SIG_GEN|Ram1~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout  = (\SIG_GEN|i [0] & !\SIG_GEN|Ram1~299_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~299_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0 .lut_mask = 16'h00F0;
defparam \SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (((\SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout ) # (!\SIG_GEN|i [0])))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout ) # (!\SIG_GEN|i [0]))

	.dataa(\SIG_GEN|i [0]),
	.datab(\SIG_GEN|Mult0|mult_core|$00031|left_bit[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h22DD;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|sineaddr[6]~17 (
// Equation(s):
// \SIG_GEN|sineaddr[6]~17_combout  = (\SIG_GEN|sineaddr [6] & (!\SIG_GEN|sineaddr[5]~16 )) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr[5]~16 ) # (GND)))
// \SIG_GEN|sineaddr[6]~18  = CARRY((!\SIG_GEN|sineaddr[5]~16 ) # (!\SIG_GEN|sineaddr [6]))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|sineaddr[5]~16 ),
	.combout(\SIG_GEN|sineaddr[6]~17_combout ),
	.cout(\SIG_GEN|sineaddr[6]~18 ));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[6]~17 .lut_mask = 16'h5A5F;
defparam \SIG_GEN|sineaddr[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \SIG_GEN|sineaddr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[6] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~132 (
// Equation(s):
// \SIG_GEN|Ram0~132_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~132_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~132 .lut_mask = 16'h552A;
defparam \SIG_GEN|Ram0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~133 (
// Equation(s):
// \SIG_GEN|Ram0~133_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [4]) # ((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~133_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~133 .lut_mask = 16'h74F6;
defparam \SIG_GEN|Ram0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~134 (
// Equation(s):
// \SIG_GEN|Ram0~134_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~132_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~133_combout )))

	.dataa(\SIG_GEN|Ram0~132_combout ),
	.datab(\SIG_GEN|Ram0~133_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~134_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~134 .lut_mask = 16'hACAC;
defparam \SIG_GEN|Ram0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~136 (
// Equation(s):
// \SIG_GEN|Ram0~136_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # ((!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~136_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~136 .lut_mask = 16'hAB36;
defparam \SIG_GEN|Ram0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~135 (
// Equation(s):
// \SIG_GEN|Ram0~135_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # 
// (\SIG_GEN|sineaddr [6] $ (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~135_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~135 .lut_mask = 16'hE57E;
defparam \SIG_GEN|Ram0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~137 (
// Equation(s):
// \SIG_GEN|Ram0~137_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram0~135_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram0~136_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~136_combout ),
	.datac(\SIG_GEN|Ram0~135_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~137_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~137 .lut_mask = 16'hF0CC;
defparam \SIG_GEN|Ram0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|sineaddr[7]~19 (
// Equation(s):
// \SIG_GEN|sineaddr[7]~19_combout  = \SIG_GEN|sineaddr[6]~18  $ (!\SIG_GEN|sineaddr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(\SIG_GEN|sineaddr[6]~18 ),
	.combout(\SIG_GEN|sineaddr[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|sineaddr[7]~19 .lut_mask = 16'hF00F;
defparam \SIG_GEN|sineaddr[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \SIG_GEN|sineaddr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|sineaddr[7]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|sineaddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|sineaddr[7] .is_wysiwyg = "true";
defparam \SIG_GEN|sineaddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~139 (
// Equation(s):
// \SIG_GEN|Ram0~139_combout  = (\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [7] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~139_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~139 .lut_mask = 16'h08DC;
defparam \SIG_GEN|Ram0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~140 (
// Equation(s):
// \SIG_GEN|Ram0~140_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|Ram0~139_combout  & (\SIG_GEN|sineaddr [2] $ (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram0~139_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~140_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~140 .lut_mask = 16'hC9C0;
defparam \SIG_GEN|Ram0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~138 (
// Equation(s):
// \SIG_GEN|Ram0~138_combout  = (\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [6] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [5]))

	.dataa(gnd),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~138_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~138 .lut_mask = 16'h03F0;
defparam \SIG_GEN|Ram0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~141 (
// Equation(s):
// \SIG_GEN|Ram0~141_combout  = (\SIG_GEN|Ram0~140_combout  & ((\SIG_GEN|Ram1~293_combout ) # ((!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|Ram0~140_combout  & (((\SIG_GEN|sineaddr [1] & \SIG_GEN|Ram0~138_combout ))))

	.dataa(\SIG_GEN|Ram0~140_combout ),
	.datab(\SIG_GEN|Ram1~293_combout ),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram0~138_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~141_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~141 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~142 (
// Equation(s):
// \SIG_GEN|Ram0~142_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|Ram0~137_combout ))) # (!\SIG_GEN|sineaddr [3] & (((!\SIG_GEN|sineaddr [0] & \SIG_GEN|Ram0~141_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram0~137_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram0~141_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~142_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~142 .lut_mask = 16'hA7A2;
defparam \SIG_GEN|Ram0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~143 (
// Equation(s):
// \SIG_GEN|Ram0~143_combout  = (\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # ((!\SIG_GEN|sineaddr [4] & \SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~143_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~143 .lut_mask = 16'h7B72;
defparam \SIG_GEN|Ram0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~144 (
// Equation(s):
// \SIG_GEN|Ram0~144_combout  = (\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~144_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~144 .lut_mask = 16'h0EF0;
defparam \SIG_GEN|Ram0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~145 (
// Equation(s):
// \SIG_GEN|Ram0~145_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~143_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~144_combout )))

	.dataa(\SIG_GEN|Ram0~143_combout ),
	.datab(\SIG_GEN|Ram0~144_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~145_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~145 .lut_mask = 16'hAACC;
defparam \SIG_GEN|Ram0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~146 (
// Equation(s):
// \SIG_GEN|Ram0~146_combout  = (\SIG_GEN|Ram0~142_combout  & (((\SIG_GEN|Ram0~145_combout ) # (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|Ram0~142_combout  & (\SIG_GEN|Ram0~134_combout  & (\SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|Ram0~134_combout ),
	.datab(\SIG_GEN|Ram0~142_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram0~145_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~146_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~146 .lut_mask = 16'hEC2C;
defparam \SIG_GEN|Ram0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout  = (\SIG_GEN|q [0] & !\SIG_GEN|Ram0~146_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~146_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0 .lut_mask = 16'h00F0;
defparam \SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout  & (!\SIG_GEN|q [0] & VCC)) # (!\SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout  & (\SIG_GEN|q [0] $ (GND)))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((!\SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout  & !\SIG_GEN|q [0]))

	.dataa(\SIG_GEN|Mult1|mult_core|$00031|out_bit[0]~0_combout ),
	.datab(\SIG_GEN|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6611;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|signal[0]~20 (
// Equation(s):
// \SIG_GEN|signal[0]~20_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((GND) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (GND)))
// \SIG_GEN|signal[0]~21  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SIG_GEN|signal[0]~20_combout ),
	.cout(\SIG_GEN|signal[0]~21 ));
// synopsys translate_off
defparam \SIG_GEN|signal[0]~20 .lut_mask = 16'h66BB;
defparam \SIG_GEN|signal[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \SIG_GEN|signal[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[0] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N1
dffeas \osc_instance|j[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[0] .is_wysiwyg = "true";
defparam \osc_instance|j[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
cycloneiv_lcell_comb \osc_instance|Add2~0 (
// Equation(s):
// \osc_instance|Add2~0_combout  = \osc_instance|j [0] $ (VCC)
// \osc_instance|Add2~1  = CARRY(\osc_instance|j [0])

	.dataa(gnd),
	.datab(\osc_instance|j [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|Add2~0_combout ),
	.cout(\osc_instance|Add2~1 ));
// synopsys translate_off
defparam \osc_instance|Add2~0 .lut_mask = 16'h33CC;
defparam \osc_instance|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
cycloneiv_lcell_comb \osc_instance|Add2~2 (
// Equation(s):
// \osc_instance|Add2~2_combout  = (\osc_instance|j [1] & (!\osc_instance|Add2~1 )) # (!\osc_instance|j [1] & ((\osc_instance|Add2~1 ) # (GND)))
// \osc_instance|Add2~3  = CARRY((!\osc_instance|Add2~1 ) # (!\osc_instance|j [1]))

	.dataa(gnd),
	.datab(\osc_instance|j [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~1 ),
	.combout(\osc_instance|Add2~2_combout ),
	.cout(\osc_instance|Add2~3 ));
// synopsys translate_off
defparam \osc_instance|Add2~2 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N18
cycloneiv_lcell_comb \osc_instance|j~2 (
// Equation(s):
// \osc_instance|j~2_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (((\osc_instance|j~0_combout  & \osc_instance|Add2~2_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [1]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~2_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|mov [1]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|Add2~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~2 .lut_mask = 16'hF444;
defparam \osc_instance|j~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N25
dffeas \osc_instance|j[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[1] .is_wysiwyg = "true";
defparam \osc_instance|j[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneiv_lcell_comb \osc_instance|Add2~4 (
// Equation(s):
// \osc_instance|Add2~4_combout  = (\osc_instance|j [2] & (\osc_instance|Add2~3  $ (GND))) # (!\osc_instance|j [2] & (!\osc_instance|Add2~3  & VCC))
// \osc_instance|Add2~5  = CARRY((\osc_instance|j [2] & !\osc_instance|Add2~3 ))

	.dataa(gnd),
	.datab(\osc_instance|j [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~3 ),
	.combout(\osc_instance|Add2~4_combout ),
	.cout(\osc_instance|Add2~5 ));
// synopsys translate_off
defparam \osc_instance|Add2~4 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneiv_lcell_comb \osc_instance|j~3 (
// Equation(s):
// \osc_instance|j~3_combout  = (\osc_instance|Add2~4_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [2] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~4_combout  & (\osc_instance|mov [2] & (!\osc_instance|VGA_ins|BLANK_n~q 
// )))

	.dataa(\osc_instance|Add2~4_combout ),
	.datab(\osc_instance|mov [2]),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|j~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~3 .lut_mask = 16'hAE0C;
defparam \osc_instance|j~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \osc_instance|j[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[2] .is_wysiwyg = "true";
defparam \osc_instance|j[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
cycloneiv_lcell_comb \osc_instance|Add2~6 (
// Equation(s):
// \osc_instance|Add2~6_combout  = (\osc_instance|j [3] & (!\osc_instance|Add2~5 )) # (!\osc_instance|j [3] & ((\osc_instance|Add2~5 ) # (GND)))
// \osc_instance|Add2~7  = CARRY((!\osc_instance|Add2~5 ) # (!\osc_instance|j [3]))

	.dataa(\osc_instance|j [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~5 ),
	.combout(\osc_instance|Add2~6_combout ),
	.cout(\osc_instance|Add2~7 ));
// synopsys translate_off
defparam \osc_instance|Add2~6 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneiv_lcell_comb \osc_instance|j~4 (
// Equation(s):
// \osc_instance|j~4_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~6_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [3]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~6_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [3]),
	.datad(\osc_instance|Add2~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~4 .lut_mask = 16'hDC50;
defparam \osc_instance|j~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \osc_instance|j[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[3] .is_wysiwyg = "true";
defparam \osc_instance|j[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
cycloneiv_lcell_comb \osc_instance|Add2~8 (
// Equation(s):
// \osc_instance|Add2~8_combout  = (\osc_instance|j [4] & (\osc_instance|Add2~7  $ (GND))) # (!\osc_instance|j [4] & (!\osc_instance|Add2~7  & VCC))
// \osc_instance|Add2~9  = CARRY((\osc_instance|j [4] & !\osc_instance|Add2~7 ))

	.dataa(gnd),
	.datab(\osc_instance|j [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~7 ),
	.combout(\osc_instance|Add2~8_combout ),
	.cout(\osc_instance|Add2~9 ));
// synopsys translate_off
defparam \osc_instance|Add2~8 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneiv_lcell_comb \osc_instance|j~5 (
// Equation(s):
// \osc_instance|j~5_combout  = (\osc_instance|mov [4] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~8_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [4] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~8_combout ))))

	.dataa(\osc_instance|mov [4]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~8_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~5 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N31
dffeas \osc_instance|j[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[4] .is_wysiwyg = "true";
defparam \osc_instance|j[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
cycloneiv_lcell_comb \osc_instance|Add2~10 (
// Equation(s):
// \osc_instance|Add2~10_combout  = (\osc_instance|j [5] & (!\osc_instance|Add2~9 )) # (!\osc_instance|j [5] & ((\osc_instance|Add2~9 ) # (GND)))
// \osc_instance|Add2~11  = CARRY((!\osc_instance|Add2~9 ) # (!\osc_instance|j [5]))

	.dataa(\osc_instance|j [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~9 ),
	.combout(\osc_instance|Add2~10_combout ),
	.cout(\osc_instance|Add2~11 ));
// synopsys translate_off
defparam \osc_instance|Add2~10 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneiv_lcell_comb \osc_instance|j~6 (
// Equation(s):
// \osc_instance|j~6_combout  = (\osc_instance|mov [5] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~10_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [5] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~10_combout ))))

	.dataa(\osc_instance|mov [5]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~10_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~6 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N11
dffeas \osc_instance|j[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[5] .is_wysiwyg = "true";
defparam \osc_instance|j[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
cycloneiv_lcell_comb \osc_instance|Add2~12 (
// Equation(s):
// \osc_instance|Add2~12_combout  = (\osc_instance|j [6] & (\osc_instance|Add2~11  $ (GND))) # (!\osc_instance|j [6] & (!\osc_instance|Add2~11  & VCC))
// \osc_instance|Add2~13  = CARRY((\osc_instance|j [6] & !\osc_instance|Add2~11 ))

	.dataa(\osc_instance|j [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~11 ),
	.combout(\osc_instance|Add2~12_combout ),
	.cout(\osc_instance|Add2~13 ));
// synopsys translate_off
defparam \osc_instance|Add2~12 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneiv_lcell_comb \osc_instance|j~7 (
// Equation(s):
// \osc_instance|j~7_combout  = (\osc_instance|mov [6] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~12_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [6] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~12_combout ))))

	.dataa(\osc_instance|mov [6]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~12_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~7 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \osc_instance|j[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[6] .is_wysiwyg = "true";
defparam \osc_instance|j[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
cycloneiv_lcell_comb \osc_instance|Add2~14 (
// Equation(s):
// \osc_instance|Add2~14_combout  = (\osc_instance|j [7] & (!\osc_instance|Add2~13 )) # (!\osc_instance|j [7] & ((\osc_instance|Add2~13 ) # (GND)))
// \osc_instance|Add2~15  = CARRY((!\osc_instance|Add2~13 ) # (!\osc_instance|j [7]))

	.dataa(gnd),
	.datab(\osc_instance|j [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~13 ),
	.combout(\osc_instance|Add2~14_combout ),
	.cout(\osc_instance|Add2~15 ));
// synopsys translate_off
defparam \osc_instance|Add2~14 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneiv_lcell_comb \osc_instance|j~8 (
// Equation(s):
// \osc_instance|j~8_combout  = (\osc_instance|Add2~14_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [7] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~14_combout  & (\osc_instance|mov [7] & (!\osc_instance|VGA_ins|BLANK_n~q 
// )))

	.dataa(\osc_instance|Add2~14_combout ),
	.datab(\osc_instance|mov [7]),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|j~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~8 .lut_mask = 16'hAE0C;
defparam \osc_instance|j~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N15
dffeas \osc_instance|j[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[7] .is_wysiwyg = "true";
defparam \osc_instance|j[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneiv_lcell_comb \osc_instance|Add2~16 (
// Equation(s):
// \osc_instance|Add2~16_combout  = (\osc_instance|j [8] & (\osc_instance|Add2~15  $ (GND))) # (!\osc_instance|j [8] & (!\osc_instance|Add2~15  & VCC))
// \osc_instance|Add2~17  = CARRY((\osc_instance|j [8] & !\osc_instance|Add2~15 ))

	.dataa(\osc_instance|j [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~15 ),
	.combout(\osc_instance|Add2~16_combout ),
	.cout(\osc_instance|Add2~17 ));
// synopsys translate_off
defparam \osc_instance|Add2~16 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N4
cycloneiv_lcell_comb \osc_instance|j~9 (
// Equation(s):
// \osc_instance|j~9_combout  = (\osc_instance|mov [8] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~16_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [8] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~16_combout ))))

	.dataa(\osc_instance|mov [8]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~16_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~9 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N11
dffeas \osc_instance|j[8] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[8] .is_wysiwyg = "true";
defparam \osc_instance|j[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneiv_lcell_comb \osc_instance|Add2~18 (
// Equation(s):
// \osc_instance|Add2~18_combout  = (\osc_instance|j [9] & (!\osc_instance|Add2~17 )) # (!\osc_instance|j [9] & ((\osc_instance|Add2~17 ) # (GND)))
// \osc_instance|Add2~19  = CARRY((!\osc_instance|Add2~17 ) # (!\osc_instance|j [9]))

	.dataa(gnd),
	.datab(\osc_instance|j [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~17 ),
	.combout(\osc_instance|Add2~18_combout ),
	.cout(\osc_instance|Add2~19 ));
// synopsys translate_off
defparam \osc_instance|Add2~18 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneiv_lcell_comb \osc_instance|j~10 (
// Equation(s):
// \osc_instance|j~10_combout  = (\osc_instance|Add2~18_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [9] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~18_combout  & (\osc_instance|mov [9] & 
// ((!\osc_instance|VGA_ins|BLANK_n~q ))))

	.dataa(\osc_instance|Add2~18_combout ),
	.datab(\osc_instance|mov [9]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~10 .lut_mask = 16'hA0EC;
defparam \osc_instance|j~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \osc_instance|j[9] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[9] .is_wysiwyg = "true";
defparam \osc_instance|j[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
cycloneiv_lcell_comb \osc_instance|Add2~20 (
// Equation(s):
// \osc_instance|Add2~20_combout  = (\osc_instance|j [10] & (\osc_instance|Add2~19  $ (GND))) # (!\osc_instance|j [10] & (!\osc_instance|Add2~19  & VCC))
// \osc_instance|Add2~21  = CARRY((\osc_instance|j [10] & !\osc_instance|Add2~19 ))

	.dataa(\osc_instance|j [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~19 ),
	.combout(\osc_instance|Add2~20_combout ),
	.cout(\osc_instance|Add2~21 ));
// synopsys translate_off
defparam \osc_instance|Add2~20 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneiv_lcell_comb \osc_instance|j~11 (
// Equation(s):
// \osc_instance|j~11_combout  = (\osc_instance|Add2~20_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [10] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~20_combout  & (\osc_instance|mov [10] & 
// (!\osc_instance|VGA_ins|BLANK_n~q )))

	.dataa(\osc_instance|Add2~20_combout ),
	.datab(\osc_instance|mov [10]),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|j~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~11_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~11 .lut_mask = 16'hAE0C;
defparam \osc_instance|j~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N13
dffeas \osc_instance|j[10] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|j~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [10]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[10] .is_wysiwyg = "true";
defparam \osc_instance|j[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
cycloneiv_lcell_comb \osc_instance|Add2~22 (
// Equation(s):
// \osc_instance|Add2~22_combout  = (\osc_instance|j [11] & (!\osc_instance|Add2~21 )) # (!\osc_instance|j [11] & ((\osc_instance|Add2~21 ) # (GND)))
// \osc_instance|Add2~23  = CARRY((!\osc_instance|Add2~21 ) # (!\osc_instance|j [11]))

	.dataa(\osc_instance|j [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~21 ),
	.combout(\osc_instance|Add2~22_combout ),
	.cout(\osc_instance|Add2~23 ));
// synopsys translate_off
defparam \osc_instance|Add2~22 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N2
cycloneiv_lcell_comb \osc_instance|j~16 (
// Equation(s):
// \osc_instance|j~16_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (((\osc_instance|j~0_combout  & \osc_instance|Add2~22_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [11]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~22_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|mov [11]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|Add2~22_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~16 .lut_mask = 16'hF444;
defparam \osc_instance|j~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N3
dffeas \osc_instance|j[11] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [11]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[11] .is_wysiwyg = "true";
defparam \osc_instance|j[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
cycloneiv_lcell_comb \osc_instance|Add2~24 (
// Equation(s):
// \osc_instance|Add2~24_combout  = (\osc_instance|j [12] & (\osc_instance|Add2~23  $ (GND))) # (!\osc_instance|j [12] & (!\osc_instance|Add2~23  & VCC))
// \osc_instance|Add2~25  = CARRY((\osc_instance|j [12] & !\osc_instance|Add2~23 ))

	.dataa(\osc_instance|j [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~23 ),
	.combout(\osc_instance|Add2~24_combout ),
	.cout(\osc_instance|Add2~25 ));
// synopsys translate_off
defparam \osc_instance|Add2~24 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N16
cycloneiv_lcell_comb \osc_instance|j~15 (
// Equation(s):
// \osc_instance|j~15_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (((\osc_instance|j~0_combout  & \osc_instance|Add2~24_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [12]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~24_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|mov [12]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|Add2~24_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~15_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~15 .lut_mask = 16'hF444;
defparam \osc_instance|j~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N17
dffeas \osc_instance|j[12] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [12]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[12] .is_wysiwyg = "true";
defparam \osc_instance|j[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
cycloneiv_lcell_comb \osc_instance|Add2~26 (
// Equation(s):
// \osc_instance|Add2~26_combout  = (\osc_instance|j [13] & (!\osc_instance|Add2~25 )) # (!\osc_instance|j [13] & ((\osc_instance|Add2~25 ) # (GND)))
// \osc_instance|Add2~27  = CARRY((!\osc_instance|Add2~25 ) # (!\osc_instance|j [13]))

	.dataa(gnd),
	.datab(\osc_instance|j [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~25 ),
	.combout(\osc_instance|Add2~26_combout ),
	.cout(\osc_instance|Add2~27 ));
// synopsys translate_off
defparam \osc_instance|Add2~26 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N6
cycloneiv_lcell_comb \osc_instance|j~14 (
// Equation(s):
// \osc_instance|j~14_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~26_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [13]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~26_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [13]),
	.datad(\osc_instance|Add2~26_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~14_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~14 .lut_mask = 16'hDC50;
defparam \osc_instance|j~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N7
dffeas \osc_instance|j[13] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [13]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[13] .is_wysiwyg = "true";
defparam \osc_instance|j[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
cycloneiv_lcell_comb \osc_instance|Add2~28 (
// Equation(s):
// \osc_instance|Add2~28_combout  = (\osc_instance|j [14] & (\osc_instance|Add2~27  $ (GND))) # (!\osc_instance|j [14] & (!\osc_instance|Add2~27  & VCC))
// \osc_instance|Add2~29  = CARRY((\osc_instance|j [14] & !\osc_instance|Add2~27 ))

	.dataa(gnd),
	.datab(\osc_instance|j [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~27 ),
	.combout(\osc_instance|Add2~28_combout ),
	.cout(\osc_instance|Add2~29 ));
// synopsys translate_off
defparam \osc_instance|Add2~28 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N20
cycloneiv_lcell_comb \osc_instance|j~13 (
// Equation(s):
// \osc_instance|j~13_combout  = (\osc_instance|mov [14] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~28_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [14] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~28_combout 
// ))))

	.dataa(\osc_instance|mov [14]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~28_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~13_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~13 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N21
dffeas \osc_instance|j[14] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [14]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[14] .is_wysiwyg = "true";
defparam \osc_instance|j[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
cycloneiv_lcell_comb \osc_instance|Add2~30 (
// Equation(s):
// \osc_instance|Add2~30_combout  = (\osc_instance|j [15] & (!\osc_instance|Add2~29 )) # (!\osc_instance|j [15] & ((\osc_instance|Add2~29 ) # (GND)))
// \osc_instance|Add2~31  = CARRY((!\osc_instance|Add2~29 ) # (!\osc_instance|j [15]))

	.dataa(gnd),
	.datab(\osc_instance|j [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~29 ),
	.combout(\osc_instance|Add2~30_combout ),
	.cout(\osc_instance|Add2~31 ));
// synopsys translate_off
defparam \osc_instance|Add2~30 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneiv_lcell_comb \osc_instance|j~32 (
// Equation(s):
// \osc_instance|j~32_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~30_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [15]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~30_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [15]),
	.datad(\osc_instance|Add2~30_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~32_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~32 .lut_mask = 16'hDC50;
defparam \osc_instance|j~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N25
dffeas \osc_instance|j[15] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [15]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[15] .is_wysiwyg = "true";
defparam \osc_instance|j[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneiv_lcell_comb \osc_instance|Add2~32 (
// Equation(s):
// \osc_instance|Add2~32_combout  = (\osc_instance|j [16] & (\osc_instance|Add2~31  $ (GND))) # (!\osc_instance|j [16] & (!\osc_instance|Add2~31  & VCC))
// \osc_instance|Add2~33  = CARRY((\osc_instance|j [16] & !\osc_instance|Add2~31 ))

	.dataa(\osc_instance|j [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~31 ),
	.combout(\osc_instance|Add2~32_combout ),
	.cout(\osc_instance|Add2~33 ));
// synopsys translate_off
defparam \osc_instance|Add2~32 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneiv_lcell_comb \osc_instance|j~31 (
// Equation(s):
// \osc_instance|j~31_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~32_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [16]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~32_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [16]),
	.datad(\osc_instance|Add2~32_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~31_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~31 .lut_mask = 16'hDC50;
defparam \osc_instance|j~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N23
dffeas \osc_instance|j[16] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [16]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[16] .is_wysiwyg = "true";
defparam \osc_instance|j[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneiv_lcell_comb \osc_instance|Add2~34 (
// Equation(s):
// \osc_instance|Add2~34_combout  = (\osc_instance|j [17] & (!\osc_instance|Add2~33 )) # (!\osc_instance|j [17] & ((\osc_instance|Add2~33 ) # (GND)))
// \osc_instance|Add2~35  = CARRY((!\osc_instance|Add2~33 ) # (!\osc_instance|j [17]))

	.dataa(\osc_instance|j [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~33 ),
	.combout(\osc_instance|Add2~34_combout ),
	.cout(\osc_instance|Add2~35 ));
// synopsys translate_off
defparam \osc_instance|Add2~34 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneiv_lcell_comb \osc_instance|j~30 (
// Equation(s):
// \osc_instance|j~30_combout  = (\osc_instance|Add2~34_combout  & ((\osc_instance|j~0_combout ) # ((!\osc_instance|VGA_ins|BLANK_n~q  & \osc_instance|mov [17])))) # (!\osc_instance|Add2~34_combout  & (((!\osc_instance|VGA_ins|BLANK_n~q  & \osc_instance|mov 
// [17]))))

	.dataa(\osc_instance|Add2~34_combout ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|mov [17]),
	.cin(gnd),
	.combout(\osc_instance|j~30_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~30 .lut_mask = 16'h8F88;
defparam \osc_instance|j~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N29
dffeas \osc_instance|j[17] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [17]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[17] .is_wysiwyg = "true";
defparam \osc_instance|j[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneiv_lcell_comb \osc_instance|Add2~36 (
// Equation(s):
// \osc_instance|Add2~36_combout  = (\osc_instance|j [18] & (\osc_instance|Add2~35  $ (GND))) # (!\osc_instance|j [18] & (!\osc_instance|Add2~35  & VCC))
// \osc_instance|Add2~37  = CARRY((\osc_instance|j [18] & !\osc_instance|Add2~35 ))

	.dataa(\osc_instance|j [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~35 ),
	.combout(\osc_instance|Add2~36_combout ),
	.cout(\osc_instance|Add2~37 ));
// synopsys translate_off
defparam \osc_instance|Add2~36 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneiv_lcell_comb \osc_instance|j~29 (
// Equation(s):
// \osc_instance|j~29_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~36_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [18]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~36_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [18]),
	.datad(\osc_instance|Add2~36_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~29_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~29 .lut_mask = 16'hDC50;
defparam \osc_instance|j~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N27
dffeas \osc_instance|j[18] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [18]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[18] .is_wysiwyg = "true";
defparam \osc_instance|j[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneiv_lcell_comb \osc_instance|Add2~38 (
// Equation(s):
// \osc_instance|Add2~38_combout  = (\osc_instance|j [19] & (!\osc_instance|Add2~37 )) # (!\osc_instance|j [19] & ((\osc_instance|Add2~37 ) # (GND)))
// \osc_instance|Add2~39  = CARRY((!\osc_instance|Add2~37 ) # (!\osc_instance|j [19]))

	.dataa(gnd),
	.datab(\osc_instance|j [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~37 ),
	.combout(\osc_instance|Add2~38_combout ),
	.cout(\osc_instance|Add2~39 ));
// synopsys translate_off
defparam \osc_instance|Add2~38 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneiv_lcell_comb \osc_instance|j~28 (
// Equation(s):
// \osc_instance|j~28_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~38_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [19]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~38_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [19]),
	.datad(\osc_instance|Add2~38_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~28_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~28 .lut_mask = 16'hDC50;
defparam \osc_instance|j~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N15
dffeas \osc_instance|j[19] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [19]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[19] .is_wysiwyg = "true";
defparam \osc_instance|j[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneiv_lcell_comb \osc_instance|Add2~40 (
// Equation(s):
// \osc_instance|Add2~40_combout  = (\osc_instance|j [20] & (\osc_instance|Add2~39  $ (GND))) # (!\osc_instance|j [20] & (!\osc_instance|Add2~39  & VCC))
// \osc_instance|Add2~41  = CARRY((\osc_instance|j [20] & !\osc_instance|Add2~39 ))

	.dataa(gnd),
	.datab(\osc_instance|j [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~39 ),
	.combout(\osc_instance|Add2~40_combout ),
	.cout(\osc_instance|Add2~41 ));
// synopsys translate_off
defparam \osc_instance|Add2~40 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneiv_lcell_comb \osc_instance|j~27 (
// Equation(s):
// \osc_instance|j~27_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|j~0_combout  & (\osc_instance|Add2~40_combout ))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [20]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~40_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|Add2~40_combout ),
	.datad(\osc_instance|mov [20]),
	.cin(gnd),
	.combout(\osc_instance|j~27_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~27 .lut_mask = 16'hD5C0;
defparam \osc_instance|j~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \osc_instance|j[20] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [20]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[20] .is_wysiwyg = "true";
defparam \osc_instance|j[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneiv_lcell_comb \osc_instance|Add2~42 (
// Equation(s):
// \osc_instance|Add2~42_combout  = (\osc_instance|j [21] & (!\osc_instance|Add2~41 )) # (!\osc_instance|j [21] & ((\osc_instance|Add2~41 ) # (GND)))
// \osc_instance|Add2~43  = CARRY((!\osc_instance|Add2~41 ) # (!\osc_instance|j [21]))

	.dataa(gnd),
	.datab(\osc_instance|j [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~41 ),
	.combout(\osc_instance|Add2~42_combout ),
	.cout(\osc_instance|Add2~43 ));
// synopsys translate_off
defparam \osc_instance|Add2~42 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneiv_lcell_comb \osc_instance|j~26 (
// Equation(s):
// \osc_instance|j~26_combout  = (\osc_instance|mov [21] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~42_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [21] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~42_combout 
// ))))

	.dataa(\osc_instance|mov [21]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~42_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~26_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~26 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N3
dffeas \osc_instance|j[21] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [21]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[21] .is_wysiwyg = "true";
defparam \osc_instance|j[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneiv_lcell_comb \osc_instance|Add2~44 (
// Equation(s):
// \osc_instance|Add2~44_combout  = (\osc_instance|j [22] & (\osc_instance|Add2~43  $ (GND))) # (!\osc_instance|j [22] & (!\osc_instance|Add2~43  & VCC))
// \osc_instance|Add2~45  = CARRY((\osc_instance|j [22] & !\osc_instance|Add2~43 ))

	.dataa(\osc_instance|j [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~43 ),
	.combout(\osc_instance|Add2~44_combout ),
	.cout(\osc_instance|Add2~45 ));
// synopsys translate_off
defparam \osc_instance|Add2~44 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneiv_lcell_comb \osc_instance|j~25 (
// Equation(s):
// \osc_instance|j~25_combout  = (\osc_instance|Add2~44_combout  & ((\osc_instance|j~0_combout ) # ((!\osc_instance|VGA_ins|BLANK_n~q  & \osc_instance|mov [22])))) # (!\osc_instance|Add2~44_combout  & (((!\osc_instance|VGA_ins|BLANK_n~q  & \osc_instance|mov 
// [22]))))

	.dataa(\osc_instance|Add2~44_combout ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|mov [22]),
	.cin(gnd),
	.combout(\osc_instance|j~25_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~25 .lut_mask = 16'h8F88;
defparam \osc_instance|j~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \osc_instance|j[22] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [22]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[22] .is_wysiwyg = "true";
defparam \osc_instance|j[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneiv_lcell_comb \osc_instance|Add2~46 (
// Equation(s):
// \osc_instance|Add2~46_combout  = (\osc_instance|j [23] & (!\osc_instance|Add2~45 )) # (!\osc_instance|j [23] & ((\osc_instance|Add2~45 ) # (GND)))
// \osc_instance|Add2~47  = CARRY((!\osc_instance|Add2~45 ) # (!\osc_instance|j [23]))

	.dataa(gnd),
	.datab(\osc_instance|j [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~45 ),
	.combout(\osc_instance|Add2~46_combout ),
	.cout(\osc_instance|Add2~47 ));
// synopsys translate_off
defparam \osc_instance|Add2~46 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N20
cycloneiv_lcell_comb \osc_instance|j~24 (
// Equation(s):
// \osc_instance|j~24_combout  = (\osc_instance|Add2~46_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [23] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~46_combout  & (((\osc_instance|mov [23] & 
// !\osc_instance|VGA_ins|BLANK_n~q ))))

	.dataa(\osc_instance|Add2~46_combout ),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|mov [23]),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~24_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~24 .lut_mask = 16'h88F8;
defparam \osc_instance|j~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N21
dffeas \osc_instance|j[23] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [23]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[23] .is_wysiwyg = "true";
defparam \osc_instance|j[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneiv_lcell_comb \osc_instance|Add2~48 (
// Equation(s):
// \osc_instance|Add2~48_combout  = (\osc_instance|j [24] & (\osc_instance|Add2~47  $ (GND))) # (!\osc_instance|j [24] & (!\osc_instance|Add2~47  & VCC))
// \osc_instance|Add2~49  = CARRY((\osc_instance|j [24] & !\osc_instance|Add2~47 ))

	.dataa(\osc_instance|j [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~47 ),
	.combout(\osc_instance|Add2~48_combout ),
	.cout(\osc_instance|Add2~49 ));
// synopsys translate_off
defparam \osc_instance|Add2~48 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneiv_lcell_comb \osc_instance|j~23 (
// Equation(s):
// \osc_instance|j~23_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (((\osc_instance|j~0_combout  & \osc_instance|Add2~48_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [24]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~48_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|mov [24]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|Add2~48_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~23_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~23 .lut_mask = 16'hF444;
defparam \osc_instance|j~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N27
dffeas \osc_instance|j[24] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [24]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[24] .is_wysiwyg = "true";
defparam \osc_instance|j[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneiv_lcell_comb \osc_instance|Add2~50 (
// Equation(s):
// \osc_instance|Add2~50_combout  = (\osc_instance|j [25] & (!\osc_instance|Add2~49 )) # (!\osc_instance|j [25] & ((\osc_instance|Add2~49 ) # (GND)))
// \osc_instance|Add2~51  = CARRY((!\osc_instance|Add2~49 ) # (!\osc_instance|j [25]))

	.dataa(\osc_instance|j [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~49 ),
	.combout(\osc_instance|Add2~50_combout ),
	.cout(\osc_instance|Add2~51 ));
// synopsys translate_off
defparam \osc_instance|Add2~50 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneiv_lcell_comb \osc_instance|j~22 (
// Equation(s):
// \osc_instance|j~22_combout  = (\osc_instance|mov [25] & (((\osc_instance|Add2~50_combout  & \osc_instance|j~0_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [25] & (\osc_instance|Add2~50_combout  & (\osc_instance|j~0_combout )))

	.dataa(\osc_instance|mov [25]),
	.datab(\osc_instance|Add2~50_combout ),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~22_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~22 .lut_mask = 16'hC0EA;
defparam \osc_instance|j~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N17
dffeas \osc_instance|j[25] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [25]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[25] .is_wysiwyg = "true";
defparam \osc_instance|j[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneiv_lcell_comb \osc_instance|Add2~52 (
// Equation(s):
// \osc_instance|Add2~52_combout  = (\osc_instance|j [26] & (\osc_instance|Add2~51  $ (GND))) # (!\osc_instance|j [26] & (!\osc_instance|Add2~51  & VCC))
// \osc_instance|Add2~53  = CARRY((\osc_instance|j [26] & !\osc_instance|Add2~51 ))

	.dataa(gnd),
	.datab(\osc_instance|j [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~51 ),
	.combout(\osc_instance|Add2~52_combout ),
	.cout(\osc_instance|Add2~53 ));
// synopsys translate_off
defparam \osc_instance|Add2~52 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneiv_lcell_comb \osc_instance|j~21 (
// Equation(s):
// \osc_instance|j~21_combout  = (\osc_instance|Add2~52_combout  & ((\osc_instance|j~0_combout ) # ((\osc_instance|mov [26] & !\osc_instance|VGA_ins|BLANK_n~q )))) # (!\osc_instance|Add2~52_combout  & (\osc_instance|mov [26] & 
// ((!\osc_instance|VGA_ins|BLANK_n~q ))))

	.dataa(\osc_instance|Add2~52_combout ),
	.datab(\osc_instance|mov [26]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~21_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~21 .lut_mask = 16'hA0EC;
defparam \osc_instance|j~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N7
dffeas \osc_instance|j[26] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [26]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[26] .is_wysiwyg = "true";
defparam \osc_instance|j[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneiv_lcell_comb \osc_instance|Add2~54 (
// Equation(s):
// \osc_instance|Add2~54_combout  = (\osc_instance|j [27] & (!\osc_instance|Add2~53 )) # (!\osc_instance|j [27] & ((\osc_instance|Add2~53 ) # (GND)))
// \osc_instance|Add2~55  = CARRY((!\osc_instance|Add2~53 ) # (!\osc_instance|j [27]))

	.dataa(\osc_instance|j [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~53 ),
	.combout(\osc_instance|Add2~54_combout ),
	.cout(\osc_instance|Add2~55 ));
// synopsys translate_off
defparam \osc_instance|Add2~54 .lut_mask = 16'h5A5F;
defparam \osc_instance|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N10
cycloneiv_lcell_comb \osc_instance|j~20 (
// Equation(s):
// \osc_instance|j~20_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (((\osc_instance|j~0_combout  & \osc_instance|Add2~54_combout )))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [27]) # ((\osc_instance|j~0_combout  & 
// \osc_instance|Add2~54_combout ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|mov [27]),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|Add2~54_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~20_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~20 .lut_mask = 16'hF444;
defparam \osc_instance|j~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N11
dffeas \osc_instance|j[27] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [27]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[27] .is_wysiwyg = "true";
defparam \osc_instance|j[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneiv_lcell_comb \osc_instance|Add2~56 (
// Equation(s):
// \osc_instance|Add2~56_combout  = (\osc_instance|j [28] & (\osc_instance|Add2~55  $ (GND))) # (!\osc_instance|j [28] & (!\osc_instance|Add2~55  & VCC))
// \osc_instance|Add2~57  = CARRY((\osc_instance|j [28] & !\osc_instance|Add2~55 ))

	.dataa(gnd),
	.datab(\osc_instance|j [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~55 ),
	.combout(\osc_instance|Add2~56_combout ),
	.cout(\osc_instance|Add2~57 ));
// synopsys translate_off
defparam \osc_instance|Add2~56 .lut_mask = 16'hC30C;
defparam \osc_instance|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneiv_lcell_comb \osc_instance|j~19 (
// Equation(s):
// \osc_instance|j~19_combout  = (\osc_instance|mov [28] & (((\osc_instance|Add2~56_combout  & \osc_instance|j~0_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [28] & (\osc_instance|Add2~56_combout  & (\osc_instance|j~0_combout )))

	.dataa(\osc_instance|mov [28]),
	.datab(\osc_instance|Add2~56_combout ),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~19_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~19 .lut_mask = 16'hC0EA;
defparam \osc_instance|j~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N25
dffeas \osc_instance|j[28] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [28]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[28] .is_wysiwyg = "true";
defparam \osc_instance|j[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneiv_lcell_comb \osc_instance|Add2~58 (
// Equation(s):
// \osc_instance|Add2~58_combout  = (\osc_instance|j [29] & (!\osc_instance|Add2~57 )) # (!\osc_instance|j [29] & ((\osc_instance|Add2~57 ) # (GND)))
// \osc_instance|Add2~59  = CARRY((!\osc_instance|Add2~57 ) # (!\osc_instance|j [29]))

	.dataa(gnd),
	.datab(\osc_instance|j [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~57 ),
	.combout(\osc_instance|Add2~58_combout ),
	.cout(\osc_instance|Add2~59 ));
// synopsys translate_off
defparam \osc_instance|Add2~58 .lut_mask = 16'h3C3F;
defparam \osc_instance|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneiv_lcell_comb \osc_instance|j~18 (
// Equation(s):
// \osc_instance|j~18_combout  = (\osc_instance|mov [29] & (((\osc_instance|Add2~58_combout  & \osc_instance|j~0_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [29] & (\osc_instance|Add2~58_combout  & (\osc_instance|j~0_combout )))

	.dataa(\osc_instance|mov [29]),
	.datab(\osc_instance|Add2~58_combout ),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~18 .lut_mask = 16'hC0EA;
defparam \osc_instance|j~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N31
dffeas \osc_instance|j[29] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [29]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[29] .is_wysiwyg = "true";
defparam \osc_instance|j[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneiv_lcell_comb \osc_instance|Add2~60 (
// Equation(s):
// \osc_instance|Add2~60_combout  = (\osc_instance|j [30] & (\osc_instance|Add2~59  $ (GND))) # (!\osc_instance|j [30] & (!\osc_instance|Add2~59  & VCC))
// \osc_instance|Add2~61  = CARRY((\osc_instance|j [30] & !\osc_instance|Add2~59 ))

	.dataa(\osc_instance|j [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Add2~59 ),
	.combout(\osc_instance|Add2~60_combout ),
	.cout(\osc_instance|Add2~61 ));
// synopsys translate_off
defparam \osc_instance|Add2~60 .lut_mask = 16'hA50A;
defparam \osc_instance|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneiv_lcell_comb \osc_instance|j~17 (
// Equation(s):
// \osc_instance|j~17_combout  = (\osc_instance|mov [30] & (((\osc_instance|Add2~60_combout  & \osc_instance|j~0_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [30] & (\osc_instance|Add2~60_combout  & (\osc_instance|j~0_combout )))

	.dataa(\osc_instance|mov [30]),
	.datab(\osc_instance|Add2~60_combout ),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|VGA_ins|BLANK_n~q ),
	.cin(gnd),
	.combout(\osc_instance|j~17_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~17 .lut_mask = 16'hC0EA;
defparam \osc_instance|j~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N13
dffeas \osc_instance|j[30] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [30]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[30] .is_wysiwyg = "true";
defparam \osc_instance|j[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneiv_lcell_comb \osc_instance|Add2~62 (
// Equation(s):
// \osc_instance|Add2~62_combout  = \osc_instance|Add2~61  $ (\osc_instance|j [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|j [31]),
	.cin(\osc_instance|Add2~61 ),
	.combout(\osc_instance|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Add2~62 .lut_mask = 16'h0FF0;
defparam \osc_instance|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N26
cycloneiv_lcell_comb \osc_instance|j~12 (
// Equation(s):
// \osc_instance|j~12_combout  = (\osc_instance|mov [31] & (((\osc_instance|j~0_combout  & \osc_instance|Add2~62_combout )) # (!\osc_instance|VGA_ins|BLANK_n~q ))) # (!\osc_instance|mov [31] & (\osc_instance|j~0_combout  & ((\osc_instance|Add2~62_combout 
// ))))

	.dataa(\osc_instance|mov [31]),
	.datab(\osc_instance|j~0_combout ),
	.datac(\osc_instance|VGA_ins|BLANK_n~q ),
	.datad(\osc_instance|Add2~62_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~12_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~12 .lut_mask = 16'hCE0A;
defparam \osc_instance|j~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N27
dffeas \osc_instance|j[31] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|j~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|j [31]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|j[31] .is_wysiwyg = "true";
defparam \osc_instance|j[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N30
cycloneiv_lcell_comb \osc_instance|LessThan2~6 (
// Equation(s):
// \osc_instance|LessThan2~6_combout  = (((!\osc_instance|j [7]) # (!\osc_instance|j [4])) # (!\osc_instance|j [6])) # (!\osc_instance|j [5])

	.dataa(\osc_instance|j [5]),
	.datab(\osc_instance|j [6]),
	.datac(\osc_instance|j [4]),
	.datad(\osc_instance|j [7]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~6 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N24
cycloneiv_lcell_comb \osc_instance|LessThan2~7 (
// Equation(s):
// \osc_instance|LessThan2~7_combout  = (((!\osc_instance|j [2]) # (!\osc_instance|j [1])) # (!\osc_instance|j [0])) # (!\osc_instance|j [3])

	.dataa(\osc_instance|j [3]),
	.datab(\osc_instance|j [0]),
	.datac(\osc_instance|j [1]),
	.datad(\osc_instance|j [2]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~7 .lut_mask = 16'h7FFF;
defparam \osc_instance|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N10
cycloneiv_lcell_comb \osc_instance|LessThan2~8 (
// Equation(s):
// \osc_instance|LessThan2~8_combout  = (!\osc_instance|j [8] & (!\osc_instance|j [9] & ((\osc_instance|LessThan2~6_combout ) # (\osc_instance|LessThan2~7_combout ))))

	.dataa(\osc_instance|LessThan2~6_combout ),
	.datab(\osc_instance|LessThan2~7_combout ),
	.datac(\osc_instance|j [8]),
	.datad(\osc_instance|j [9]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~8 .lut_mask = 16'h000E;
defparam \osc_instance|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneiv_lcell_comb \osc_instance|LessThan2~4 (
// Equation(s):
// \osc_instance|LessThan2~4_combout  = (!\osc_instance|j [18] & (!\osc_instance|j [17] & (!\osc_instance|j [16] & !\osc_instance|j [15])))

	.dataa(\osc_instance|j [18]),
	.datab(\osc_instance|j [17]),
	.datac(\osc_instance|j [16]),
	.datad(\osc_instance|j [15]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~4 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N28
cycloneiv_lcell_comb \osc_instance|LessThan2~1 (
// Equation(s):
// \osc_instance|LessThan2~1_combout  = (!\osc_instance|j [27] & (!\osc_instance|j [28] & (!\osc_instance|j [29] & !\osc_instance|j [30])))

	.dataa(\osc_instance|j [27]),
	.datab(\osc_instance|j [28]),
	.datac(\osc_instance|j [29]),
	.datad(\osc_instance|j [30]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~1 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneiv_lcell_comb \osc_instance|LessThan2~2 (
// Equation(s):
// \osc_instance|LessThan2~2_combout  = (!\osc_instance|j [26] & (!\osc_instance|j [25] & (!\osc_instance|j [24] & !\osc_instance|j [23])))

	.dataa(\osc_instance|j [26]),
	.datab(\osc_instance|j [25]),
	.datac(\osc_instance|j [24]),
	.datad(\osc_instance|j [23]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~2 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneiv_lcell_comb \osc_instance|LessThan2~3 (
// Equation(s):
// \osc_instance|LessThan2~3_combout  = (!\osc_instance|j [20] & (!\osc_instance|j [21] & (!\osc_instance|j [19] & !\osc_instance|j [22])))

	.dataa(\osc_instance|j [20]),
	.datab(\osc_instance|j [21]),
	.datac(\osc_instance|j [19]),
	.datad(\osc_instance|j [22]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~3 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneiv_lcell_comb \osc_instance|LessThan2~5 (
// Equation(s):
// \osc_instance|LessThan2~5_combout  = (\osc_instance|LessThan2~4_combout  & (\osc_instance|LessThan2~1_combout  & (\osc_instance|LessThan2~2_combout  & \osc_instance|LessThan2~3_combout )))

	.dataa(\osc_instance|LessThan2~4_combout ),
	.datab(\osc_instance|LessThan2~1_combout ),
	.datac(\osc_instance|LessThan2~2_combout ),
	.datad(\osc_instance|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~5 .lut_mask = 16'h8000;
defparam \osc_instance|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N28
cycloneiv_lcell_comb \osc_instance|LessThan2~0 (
// Equation(s):
// \osc_instance|LessThan2~0_combout  = (!\osc_instance|j [13] & (!\osc_instance|j [11] & (!\osc_instance|j [14] & !\osc_instance|j [12])))

	.dataa(\osc_instance|j [13]),
	.datab(\osc_instance|j [11]),
	.datac(\osc_instance|j [14]),
	.datad(\osc_instance|j [12]),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~0 .lut_mask = 16'h0001;
defparam \osc_instance|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N12
cycloneiv_lcell_comb \osc_instance|LessThan2~9 (
// Equation(s):
// \osc_instance|LessThan2~9_combout  = (\osc_instance|LessThan2~5_combout  & (\osc_instance|LessThan2~0_combout  & ((\osc_instance|LessThan2~8_combout ) # (!\osc_instance|j [10]))))

	.dataa(\osc_instance|LessThan2~8_combout ),
	.datab(\osc_instance|LessThan2~5_combout ),
	.datac(\osc_instance|j [10]),
	.datad(\osc_instance|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan2~9 .lut_mask = 16'h8C00;
defparam \osc_instance|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N14
cycloneiv_lcell_comb \osc_instance|j~0 (
// Equation(s):
// \osc_instance|j~0_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|j [31]) # (\osc_instance|LessThan2~9_combout )))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(gnd),
	.datac(\osc_instance|j [31]),
	.datad(\osc_instance|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\osc_instance|j~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~0 .lut_mask = 16'hAAA0;
defparam \osc_instance|j~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneiv_lcell_comb \osc_instance|j~1 (
// Equation(s):
// \osc_instance|j~1_combout  = (\osc_instance|VGA_ins|BLANK_n~q  & (\osc_instance|Add2~0_combout  & (\osc_instance|j~0_combout ))) # (!\osc_instance|VGA_ins|BLANK_n~q  & ((\osc_instance|mov [0]) # ((\osc_instance|Add2~0_combout  & \osc_instance|j~0_combout 
// ))))

	.dataa(\osc_instance|VGA_ins|BLANK_n~q ),
	.datab(\osc_instance|Add2~0_combout ),
	.datac(\osc_instance|j~0_combout ),
	.datad(\osc_instance|mov [0]),
	.cin(gnd),
	.combout(\osc_instance|j~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|j~1 .lut_mask = 16'hD5C0;
defparam \osc_instance|j~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~281 (
// Equation(s):
// \SIG_GEN|Ram1~281_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|cosaddr [6])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~281_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~281 .lut_mask = 16'hA329;
defparam \SIG_GEN|Ram1~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~277 (
// Equation(s):
// \SIG_GEN|Ram1~277_combout  = (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [1] & !\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~277_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~277 .lut_mask = 16'h1051;
defparam \SIG_GEN|Ram1~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~279 (
// Equation(s):
// \SIG_GEN|Ram1~279_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~279_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~279 .lut_mask = 16'h94C5;
defparam \SIG_GEN|Ram1~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~278 (
// Equation(s):
// \SIG_GEN|Ram1~278_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~278_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~278 .lut_mask = 16'h8C08;
defparam \SIG_GEN|Ram1~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~280 (
// Equation(s):
// \SIG_GEN|Ram1~280_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram1~278_combout ) # (\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~279_combout  & ((!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~279_combout ),
	.datab(\SIG_GEN|Ram1~278_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~280_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~280 .lut_mask = 16'hF0CA;
defparam \SIG_GEN|Ram1~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~282 (
// Equation(s):
// \SIG_GEN|Ram1~282_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~280_combout  & (\SIG_GEN|Ram1~281_combout )) # (!\SIG_GEN|Ram1~280_combout  & ((\SIG_GEN|Ram1~277_combout ))))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram1~280_combout ))))

	.dataa(\SIG_GEN|Ram1~281_combout ),
	.datab(\SIG_GEN|Ram1~277_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~280_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~282_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~282 .lut_mask = 16'hAFC0;
defparam \SIG_GEN|Ram1~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~265 (
// Equation(s):
// \SIG_GEN|Ram1~265_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|cosaddr [6] $ (\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [3])) # (!\SIG_GEN|cosaddr [6])))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~265_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~265 .lut_mask = 16'h7191;
defparam \SIG_GEN|Ram1~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~266 (
// Equation(s):
// \SIG_GEN|Ram1~266_combout  = (\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # ((!\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~266_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~266 .lut_mask = 16'h0AFB;
defparam \SIG_GEN|Ram1~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~267 (
// Equation(s):
// \SIG_GEN|Ram1~267_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~265_combout ) # ((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram1~266_combout  & !\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~265_combout ),
	.datab(\SIG_GEN|Ram1~266_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~267_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~267 .lut_mask = 16'hF0AC;
defparam \SIG_GEN|Ram1~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~268 (
// Equation(s):
// \SIG_GEN|Ram1~268_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~268_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~268 .lut_mask = 16'hDF50;
defparam \SIG_GEN|Ram1~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~264 (
// Equation(s):
// \SIG_GEN|Ram1~264_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|cosaddr [6] $ (!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~264_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~264 .lut_mask = 16'h7671;
defparam \SIG_GEN|Ram1~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~269 (
// Equation(s):
// \SIG_GEN|Ram1~269_combout  = (\SIG_GEN|Ram1~267_combout  & ((\SIG_GEN|Ram1~268_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~267_combout  & (((!\SIG_GEN|Ram1~264_combout  & \SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~267_combout ),
	.datab(\SIG_GEN|Ram1~268_combout ),
	.datac(\SIG_GEN|Ram1~264_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~269_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~269 .lut_mask = 16'h8DAA;
defparam \SIG_GEN|Ram1~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~271 (
// Equation(s):
// \SIG_GEN|Ram1~271_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [4] & 
// (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~271_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~271 .lut_mask = 16'h2C54;
defparam \SIG_GEN|Ram1~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~272 (
// Equation(s):
// \SIG_GEN|Ram1~272_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [4])) # (!\SIG_GEN|cosaddr [6])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~272_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~272 .lut_mask = 16'hF0D5;
defparam \SIG_GEN|Ram1~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~273 (
// Equation(s):
// \SIG_GEN|Ram1~273_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~271_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~272_combout )))))

	.dataa(\SIG_GEN|Ram1~271_combout ),
	.datab(\SIG_GEN|Ram1~272_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~273_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~273 .lut_mask = 16'hF50C;
defparam \SIG_GEN|Ram1~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~274 (
// Equation(s):
// \SIG_GEN|Ram1~274_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~274_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~274 .lut_mask = 16'hF051;
defparam \SIG_GEN|Ram1~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~270 (
// Equation(s):
// \SIG_GEN|Ram1~270_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [4]))) # 
// (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~270_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~270 .lut_mask = 16'hCB51;
defparam \SIG_GEN|Ram1~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~275 (
// Equation(s):
// \SIG_GEN|Ram1~275_combout  = (\SIG_GEN|Ram1~273_combout  & (((!\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|Ram1~274_combout ))) # (!\SIG_GEN|Ram1~273_combout  & (((\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram1~270_combout ))))

	.dataa(\SIG_GEN|Ram1~273_combout ),
	.datab(\SIG_GEN|Ram1~274_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~270_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~275_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~275 .lut_mask = 16'h7A2A;
defparam \SIG_GEN|Ram1~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~276 (
// Equation(s):
// \SIG_GEN|Ram1~276_combout  = (\SIG_GEN|cosaddr [7] & (((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [0] & (\SIG_GEN|Ram1~269_combout )) # (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram1~275_combout )))))

	.dataa(\SIG_GEN|Ram1~269_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~275_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~276_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~276 .lut_mask = 16'hEE30;
defparam \SIG_GEN|Ram1~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~262 (
// Equation(s):
// \SIG_GEN|Ram1~262_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4] & (\SIG_GEN|cosaddr [6])) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|cosaddr [6] $ (((!\SIG_GEN|sineaddr [4]) # 
// (!\SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~262_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~262 .lut_mask = 16'hA9D1;
defparam \SIG_GEN|Ram1~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~260 (
// Equation(s):
// \SIG_GEN|Ram1~260_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [4]))) # 
// (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [4])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~260_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~260 .lut_mask = 16'hB95C;
defparam \SIG_GEN|Ram1~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~259 (
// Equation(s):
// \SIG_GEN|Ram1~259_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1]))) # 
// (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~259_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~259 .lut_mask = 16'hF819;
defparam \SIG_GEN|Ram1~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~261 (
// Equation(s):
// \SIG_GEN|Ram1~261_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|Ram1~259_combout ) # (\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|Ram1~260_combout  & ((!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|Ram1~260_combout ),
	.datac(\SIG_GEN|Ram1~259_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~261_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~261 .lut_mask = 16'hAAE4;
defparam \SIG_GEN|Ram1~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~258 (
// Equation(s):
// \SIG_GEN|Ram1~258_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~258_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~258 .lut_mask = 16'h7000;
defparam \SIG_GEN|Ram1~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~263 (
// Equation(s):
// \SIG_GEN|Ram1~263_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~261_combout  & (\SIG_GEN|Ram1~262_combout )) # (!\SIG_GEN|Ram1~261_combout  & ((!\SIG_GEN|Ram1~258_combout ))))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|Ram1~261_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram1~262_combout ),
	.datac(\SIG_GEN|Ram1~261_combout ),
	.datad(\SIG_GEN|Ram1~258_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~263_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~263 .lut_mask = 16'hD0DA;
defparam \SIG_GEN|Ram1~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~283 (
// Equation(s):
// \SIG_GEN|Ram1~283_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~276_combout  & (\SIG_GEN|Ram1~282_combout )) # (!\SIG_GEN|Ram1~276_combout  & ((\SIG_GEN|Ram1~263_combout ))))) # (!\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~276_combout ))))

	.dataa(\SIG_GEN|Ram1~282_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~276_combout ),
	.datad(\SIG_GEN|Ram1~263_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~283_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~283 .lut_mask = 16'hBCB0;
defparam \SIG_GEN|Ram1~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  = (\SIG_GEN|i [0] & !\SIG_GEN|Ram1~283_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~283_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0 .lut_mask = 16'h00F0;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  = (\SIG_GEN|i [0]) # (\SIG_GEN|Ram1~299_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~299_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0 .lut_mask = 16'hFFF0;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & (((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY(((!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h4B4F;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~106 (
// Equation(s):
// \SIG_GEN|Ram0~106_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~106_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~106 .lut_mask = 16'hC040;
defparam \SIG_GEN|Ram0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~107 (
// Equation(s):
// \SIG_GEN|Ram0~107_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1])) # 
// (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~107_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~107 .lut_mask = 16'hC5E2;
defparam \SIG_GEN|Ram0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~108 (
// Equation(s):
// \SIG_GEN|Ram0~108_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5] $ 
// (((\SIG_GEN|sineaddr [4] & \SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~108_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~108 .lut_mask = 16'h5EE2;
defparam \SIG_GEN|Ram0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~109 (
// Equation(s):
// \SIG_GEN|Ram0~109_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|Ram0~107_combout ) # ((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|Ram0~108_combout  & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~107_combout ),
	.datab(\SIG_GEN|Ram0~108_combout ),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~109_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~109 .lut_mask = 16'hF0AC;
defparam \SIG_GEN|Ram0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~110 (
// Equation(s):
// \SIG_GEN|Ram0~110_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [6]))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [6] $ (((\SIG_GEN|sineaddr [1] & 
// \SIG_GEN|sineaddr [4])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~110_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~110 .lut_mask = 16'h1DE8;
defparam \SIG_GEN|Ram0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~111 (
// Equation(s):
// \SIG_GEN|Ram0~111_combout  = (\SIG_GEN|Ram0~109_combout  & (((\SIG_GEN|Ram0~110_combout ) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram0~109_combout  & (!\SIG_GEN|Ram0~106_combout  & ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~106_combout ),
	.datab(\SIG_GEN|Ram0~109_combout ),
	.datac(\SIG_GEN|Ram0~110_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~111_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~111 .lut_mask = 16'hD1CC;
defparam \SIG_GEN|Ram0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~125 (
// Equation(s):
// \SIG_GEN|Ram0~125_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [1] & !\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~125_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~125 .lut_mask = 16'h088C;
defparam \SIG_GEN|Ram0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~129 (
// Equation(s):
// \SIG_GEN|Ram0~129_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~129_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~129 .lut_mask = 16'h03B6;
defparam \SIG_GEN|Ram0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~126 (
// Equation(s):
// \SIG_GEN|Ram0~126_combout  = (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [6] & (!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~126_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~126 .lut_mask = 16'h2302;
defparam \SIG_GEN|Ram0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~127 (
// Equation(s):
// \SIG_GEN|Ram0~127_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~127_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~127 .lut_mask = 16'h6DC0;
defparam \SIG_GEN|Ram0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~128 (
// Equation(s):
// \SIG_GEN|Ram0~128_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram0~126_combout ) # ((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram0~127_combout  & !\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|Ram0~126_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|Ram0~127_combout ),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~128_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~128 .lut_mask = 16'hCCB8;
defparam \SIG_GEN|Ram0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~130 (
// Equation(s):
// \SIG_GEN|Ram0~130_combout  = (\SIG_GEN|Ram0~128_combout  & (((\SIG_GEN|Ram0~129_combout ) # (!\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|Ram0~128_combout  & (\SIG_GEN|Ram0~125_combout  & ((\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|Ram0~125_combout ),
	.datab(\SIG_GEN|Ram0~129_combout ),
	.datac(\SIG_GEN|Ram0~128_combout ),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~130_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~130 .lut_mask = 16'hCAF0;
defparam \SIG_GEN|Ram0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~116 (
// Equation(s):
// \SIG_GEN|Ram0~116_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3]))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~116_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~116 .lut_mask = 16'h3ABA;
defparam \SIG_GEN|Ram0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~112 (
// Equation(s):
// \SIG_GEN|Ram0~112_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~112_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~112 .lut_mask = 16'hF932;
defparam \SIG_GEN|Ram0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~114 (
// Equation(s):
// \SIG_GEN|Ram0~114_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # ((!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~114_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~114 .lut_mask = 16'h5D5C;
defparam \SIG_GEN|Ram0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~113 (
// Equation(s):
// \SIG_GEN|Ram0~113_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] $ (!\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [6]) # ((\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~113_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~113 .lut_mask = 16'hB360;
defparam \SIG_GEN|Ram0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~115 (
// Equation(s):
// \SIG_GEN|Ram0~115_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~113_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~114_combout ))))

	.dataa(\SIG_GEN|Ram0~114_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|Ram0~113_combout ),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~115_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~115 .lut_mask = 16'hFC22;
defparam \SIG_GEN|Ram0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~117 (
// Equation(s):
// \SIG_GEN|Ram0~117_combout  = (\SIG_GEN|Ram0~115_combout  & ((\SIG_GEN|Ram0~116_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram0~115_combout  & (((!\SIG_GEN|Ram0~112_combout  & \SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram0~116_combout ),
	.datab(\SIG_GEN|Ram0~112_combout ),
	.datac(\SIG_GEN|Ram0~115_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~117_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~117 .lut_mask = 16'hA3F0;
defparam \SIG_GEN|Ram0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~118 (
// Equation(s):
// \SIG_GEN|Ram0~118_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [4])) # 
// (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~118_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~118 .lut_mask = 16'hD38A;
defparam \SIG_GEN|Ram0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~122 (
// Equation(s):
// \SIG_GEN|Ram0~122_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~122_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~122 .lut_mask = 16'hF1A0;
defparam \SIG_GEN|Ram0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~120 (
// Equation(s):
// \SIG_GEN|Ram0~120_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [6]) # ((\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~120_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~120 .lut_mask = 16'hF5E0;
defparam \SIG_GEN|Ram0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~119 (
// Equation(s):
// \SIG_GEN|Ram0~119_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1] $ 
// (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~119_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~119 .lut_mask = 16'h5C28;
defparam \SIG_GEN|Ram0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~121 (
// Equation(s):
// \SIG_GEN|Ram0~121_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|Ram0~119_combout )))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~120_combout  & ((!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~120_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram0~119_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~121_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~121 .lut_mask = 16'hCC2E;
defparam \SIG_GEN|Ram0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~123 (
// Equation(s):
// \SIG_GEN|Ram0~123_combout  = (\SIG_GEN|Ram0~121_combout  & (((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|Ram0~122_combout )))) # (!\SIG_GEN|Ram0~121_combout  & (\SIG_GEN|Ram0~118_combout  & ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~118_combout ),
	.datab(\SIG_GEN|Ram0~122_combout ),
	.datac(\SIG_GEN|Ram0~121_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~123_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~123 .lut_mask = 16'h3AF0;
defparam \SIG_GEN|Ram0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~124 (
// Equation(s):
// \SIG_GEN|Ram0~124_combout  = (\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [0] & (\SIG_GEN|Ram0~117_combout )) # (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram0~123_combout )))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram0~117_combout ),
	.datac(\SIG_GEN|Ram0~123_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~124_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~124 .lut_mask = 16'hEE50;
defparam \SIG_GEN|Ram0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~131 (
// Equation(s):
// \SIG_GEN|Ram0~131_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~124_combout  & ((\SIG_GEN|Ram0~130_combout ))) # (!\SIG_GEN|Ram0~124_combout  & (\SIG_GEN|Ram0~111_combout )))) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|Ram0~124_combout ))))

	.dataa(\SIG_GEN|Ram0~111_combout ),
	.datab(\SIG_GEN|Ram0~130_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~124_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~131_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~131 .lut_mask = 16'hCFA0;
defparam \SIG_GEN|Ram0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  = (\SIG_GEN|q [0] & \SIG_GEN|Ram0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~131_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0 .lut_mask = 16'hF000;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  = (\SIG_GEN|q [0]) # (\SIG_GEN|Ram0~146_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~146_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0 .lut_mask = 16'hFFF0;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & (((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY(((!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout  & \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|left_bit[0]~0_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|right_bit[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h4B4F;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|signal[1]~22 (
// Equation(s):
// \SIG_GEN|signal[1]~22_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SIG_GEN|signal[0]~21 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\SIG_GEN|signal[0]~21  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SIG_GEN|signal[0]~21 ) # (GND))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\SIG_GEN|signal[0]~21 ))))
// \SIG_GEN|signal[1]~23  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\SIG_GEN|signal[0]~21 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ) # (!\SIG_GEN|signal[0]~21 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[0]~21 ),
	.combout(\SIG_GEN|signal[1]~22_combout ),
	.cout(\SIG_GEN|signal[1]~23 ));
// synopsys translate_off
defparam \SIG_GEN|signal[1]~22 .lut_mask = 16'h694D;
defparam \SIG_GEN|signal[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \SIG_GEN|signal[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[1] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~255 (
// Equation(s):
// \SIG_GEN|Ram1~255_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (((\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|cosaddr [6] & (((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|cosaddr [7])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~255_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~255 .lut_mask = 16'h73DD;
defparam \SIG_GEN|Ram1~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~251 (
// Equation(s):
// \SIG_GEN|Ram1~251_combout  = \SIG_GEN|sineaddr [4] $ (((\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|cosaddr [6])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~251_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~251 .lut_mask = 16'h3CB4;
defparam \SIG_GEN|Ram1~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~252 (
// Equation(s):
// \SIG_GEN|Ram1~252_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [5] & !\SIG_GEN|cosaddr [7]))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|cosaddr [7] & (\SIG_GEN|cosaddr [6] $ (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~252_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~252 .lut_mask = 16'h4108;
defparam \SIG_GEN|Ram1~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~253 (
// Equation(s):
// \SIG_GEN|Ram1~253_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|cosaddr [7] $ (((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|cosaddr [6]))))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|cosaddr [7]))) # 
// (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [5] $ (!\SIG_GEN|cosaddr [7])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~253_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~253 .lut_mask = 16'hD46B;
defparam \SIG_GEN|Ram1~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~254 (
// Equation(s):
// \SIG_GEN|Ram1~254_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|Ram1~252_combout ))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|Ram1~253_combout  & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|Ram1~252_combout ),
	.datac(\SIG_GEN|Ram1~253_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~254_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~254 .lut_mask = 16'hAA72;
defparam \SIG_GEN|Ram1~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~256 (
// Equation(s):
// \SIG_GEN|Ram1~256_combout  = (\SIG_GEN|Ram1~254_combout  & ((\SIG_GEN|Ram1~255_combout ) # ((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram1~254_combout  & (((!\SIG_GEN|Ram1~251_combout  & \SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram1~255_combout ),
	.datab(\SIG_GEN|Ram1~251_combout ),
	.datac(\SIG_GEN|Ram1~254_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~256_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~256 .lut_mask = 16'hA3F0;
defparam \SIG_GEN|Ram1~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~236 (
// Equation(s):
// \SIG_GEN|Ram1~236_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|cosaddr [6])) # (!\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|cosaddr [6] $ (\SIG_GEN|sineaddr 
// [5]))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~236_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~236 .lut_mask = 16'h984A;
defparam \SIG_GEN|Ram1~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~234 (
// Equation(s):
// \SIG_GEN|Ram1~234_combout  = (\SIG_GEN|sineaddr [3] & (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|cosaddr [6] $ (\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~234_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~234 .lut_mask = 16'h1142;
defparam \SIG_GEN|Ram1~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~233 (
// Equation(s):
// \SIG_GEN|Ram1~233_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|cosaddr [6] & ((!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|cosaddr [6]) # 
// (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~233_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~233 .lut_mask = 16'h586A;
defparam \SIG_GEN|Ram1~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~235 (
// Equation(s):
// \SIG_GEN|Ram1~235_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2] & ((\SIG_GEN|Ram1~233_combout ))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|Ram1~234_combout ))))

	.dataa(\SIG_GEN|Ram1~234_combout ),
	.datab(\SIG_GEN|Ram1~233_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~235_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~235 .lut_mask = 16'hFC05;
defparam \SIG_GEN|Ram1~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~232 (
// Equation(s):
// \SIG_GEN|Ram1~232_combout  = (\SIG_GEN|cosaddr [7] & (\SIG_GEN|sineaddr [5] $ (((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|cosaddr [6]))))) # (!\SIG_GEN|cosaddr [7] & (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~232_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~232 .lut_mask = 16'h812A;
defparam \SIG_GEN|Ram1~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~237 (
// Equation(s):
// \SIG_GEN|Ram1~237_combout  = (\SIG_GEN|Ram1~235_combout  & (((!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~236_combout ))) # (!\SIG_GEN|Ram1~235_combout  & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~232_combout ))))

	.dataa(\SIG_GEN|Ram1~236_combout ),
	.datab(\SIG_GEN|Ram1~235_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~232_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~237_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~237 .lut_mask = 16'h4C7C;
defparam \SIG_GEN|Ram1~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~238 (
// Equation(s):
// \SIG_GEN|Ram1~238_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr 
// [5]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~238_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~238 .lut_mask = 16'h6501;
defparam \SIG_GEN|Ram1~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~242 (
// Equation(s):
// \SIG_GEN|Ram1~242_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|sineaddr [3]) # 
// (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~242_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~242 .lut_mask = 16'h7F65;
defparam \SIG_GEN|Ram1~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~240 (
// Equation(s):
// \SIG_GEN|Ram1~240_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [3]) # 
// (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~240_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~240 .lut_mask = 16'h9A52;
defparam \SIG_GEN|Ram1~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~239 (
// Equation(s):
// \SIG_GEN|Ram1~239_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|cosaddr [6]) # (\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|cosaddr [6] & 
// ((!\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~239_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~239 .lut_mask = 16'h4A59;
defparam \SIG_GEN|Ram1~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~241 (
// Equation(s):
// \SIG_GEN|Ram1~241_combout  = (\SIG_GEN|cosaddr [7] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~239_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~240_combout ))))

	.dataa(\SIG_GEN|Ram1~240_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~239_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~241_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~241 .lut_mask = 16'hFC22;
defparam \SIG_GEN|Ram1~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~243 (
// Equation(s):
// \SIG_GEN|Ram1~243_combout  = (\SIG_GEN|Ram1~241_combout  & (((!\SIG_GEN|cosaddr [7]) # (!\SIG_GEN|Ram1~242_combout )))) # (!\SIG_GEN|Ram1~241_combout  & (\SIG_GEN|Ram1~238_combout  & ((\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|Ram1~238_combout ),
	.datab(\SIG_GEN|Ram1~242_combout ),
	.datac(\SIG_GEN|Ram1~241_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~243_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~243 .lut_mask = 16'h3AF0;
defparam \SIG_GEN|Ram1~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~248 (
// Equation(s):
// \SIG_GEN|Ram1~248_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|cosaddr [6]) # (\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~248_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~248 .lut_mask = 16'h05A8;
defparam \SIG_GEN|Ram1~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~246 (
// Equation(s):
// \SIG_GEN|Ram1~246_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [6] $ (((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [5] & 
// (!\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~246_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~246 .lut_mask = 16'h7229;
defparam \SIG_GEN|Ram1~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~245 (
// Equation(s):
// \SIG_GEN|Ram1~245_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [6] $ (((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ (((!\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~245_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~245 .lut_mask = 16'hD263;
defparam \SIG_GEN|Ram1~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~247 (
// Equation(s):
// \SIG_GEN|Ram1~247_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|cosaddr [7]) # (!\SIG_GEN|Ram1~245_combout )))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~246_combout  & ((!\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~246_combout ),
	.datac(\SIG_GEN|Ram1~245_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~247_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~247 .lut_mask = 16'hAA4E;
defparam \SIG_GEN|Ram1~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~244 (
// Equation(s):
// \SIG_GEN|Ram1~244_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [5])) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~244_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~244 .lut_mask = 16'h85FA;
defparam \SIG_GEN|Ram1~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~249 (
// Equation(s):
// \SIG_GEN|Ram1~249_combout  = (\SIG_GEN|Ram1~247_combout  & (((!\SIG_GEN|cosaddr [7])) # (!\SIG_GEN|Ram1~248_combout ))) # (!\SIG_GEN|Ram1~247_combout  & (((\SIG_GEN|Ram1~244_combout  & \SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|Ram1~248_combout ),
	.datab(\SIG_GEN|Ram1~247_combout ),
	.datac(\SIG_GEN|Ram1~244_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~249_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~249 .lut_mask = 16'h74CC;
defparam \SIG_GEN|Ram1~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~250 (
// Equation(s):
// \SIG_GEN|Ram1~250_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~243_combout ) # ((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [0] & \SIG_GEN|Ram1~249_combout ))))

	.dataa(\SIG_GEN|Ram1~243_combout ),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~249_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~250_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~250 .lut_mask = 16'hCBC8;
defparam \SIG_GEN|Ram1~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~257 (
// Equation(s):
// \SIG_GEN|Ram1~257_combout  = (\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram1~250_combout  & (\SIG_GEN|Ram1~256_combout )) # (!\SIG_GEN|Ram1~250_combout  & ((\SIG_GEN|Ram1~237_combout ))))) # (!\SIG_GEN|sineaddr [0] & (((\SIG_GEN|Ram1~250_combout ))))

	.dataa(\SIG_GEN|Ram1~256_combout ),
	.datab(\SIG_GEN|Ram1~237_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~250_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~257_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~257 .lut_mask = 16'hAFC0;
defparam \SIG_GEN|Ram1~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout  = (\SIG_GEN|i [0] & (\SIG_GEN|Ram1~257_combout )) # (!\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~283_combout )))

	.dataa(\SIG_GEN|i [0]),
	.datab(\SIG_GEN|Ram1~257_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~283_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13 .lut_mask = 16'hDD88;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout  = (\SIG_GEN|Ram1~299_combout  & !\SIG_GEN|i [2])

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~299_combout ),
	.datac(\SIG_GEN|i [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0 .lut_mask = 16'h0C0C;
defparam \SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout  $ (\SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout  & (\SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout  & ((\SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[1]~13_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|$00035|left_bit[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~146_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~146_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~99 (
// Equation(s):
// \SIG_GEN|Ram0~99_combout  = \SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6]) # (\SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~99_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~99 .lut_mask = 16'h666A;
defparam \SIG_GEN|Ram0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~101 (
// Equation(s):
// \SIG_GEN|Ram0~101_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [6]))) # 
// (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [6] $ (\SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~101_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~101 .lut_mask = 16'h6D36;
defparam \SIG_GEN|Ram0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~100 (
// Equation(s):
// \SIG_GEN|Ram0~100_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [7] & (!\SIG_GEN|sineaddr [6] & !\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [6] $ (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~100_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~100 .lut_mask = 16'h0442;
defparam \SIG_GEN|Ram0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~102 (
// Equation(s):
// \SIG_GEN|Ram0~102_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|Ram0~100_combout )))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|Ram0~101_combout  & ((!\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~101_combout ),
	.datab(\SIG_GEN|Ram0~100_combout ),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~102_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~102 .lut_mask = 16'hF03A;
defparam \SIG_GEN|Ram0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~103 (
// Equation(s):
// \SIG_GEN|Ram0~103_combout  = (\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [4] & \SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [6]) # (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~103_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~103 .lut_mask = 16'hB3FC;
defparam \SIG_GEN|Ram0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~104 (
// Equation(s):
// \SIG_GEN|Ram0~104_combout  = (\SIG_GEN|Ram0~102_combout  & (((\SIG_GEN|Ram0~103_combout ) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram0~102_combout  & (!\SIG_GEN|Ram0~99_combout  & ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|Ram0~99_combout ),
	.datab(\SIG_GEN|Ram0~102_combout ),
	.datac(\SIG_GEN|Ram0~103_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~104_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~104 .lut_mask = 16'hD1CC;
defparam \SIG_GEN|Ram0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~83 (
// Equation(s):
// \SIG_GEN|Ram0~83_combout  = (\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [5] $ (!\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [7]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~83_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~83 .lut_mask = 16'h10A4;
defparam \SIG_GEN|Ram0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~82 (
// Equation(s):
// \SIG_GEN|Ram0~82_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [7] & ((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~82_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~82 .lut_mask = 16'h26C6;
defparam \SIG_GEN|Ram0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~84 (
// Equation(s):
// \SIG_GEN|Ram0~84_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|Ram0~82_combout ) # (\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|Ram0~83_combout  & ((!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram0~83_combout ),
	.datab(\SIG_GEN|Ram0~82_combout ),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~84_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~84 .lut_mask = 16'hF0C5;
defparam \SIG_GEN|Ram0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~81 (
// Equation(s):
// \SIG_GEN|Ram0~81_combout  = (\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [7] & (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~81_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~81 .lut_mask = 16'h18C4;
defparam \SIG_GEN|Ram0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~85 (
// Equation(s):
// \SIG_GEN|Ram0~85_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [6]))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [5] $ 
// (!\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~85_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~85 .lut_mask = 16'h42A6;
defparam \SIG_GEN|Ram0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~86 (
// Equation(s):
// \SIG_GEN|Ram0~86_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram0~84_combout  & ((!\SIG_GEN|Ram0~85_combout ))) # (!\SIG_GEN|Ram0~84_combout  & (!\SIG_GEN|Ram0~81_combout )))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram0~84_combout ))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram0~84_combout ),
	.datac(\SIG_GEN|Ram0~81_combout ),
	.datad(\SIG_GEN|Ram0~85_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~86_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~86 .lut_mask = 16'h46CE;
defparam \SIG_GEN|Ram0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~96 (
// Equation(s):
// \SIG_GEN|Ram0~96_combout  = (\SIG_GEN|sineaddr [3] & (((!\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~96_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~96 .lut_mask = 16'h0D30;
defparam \SIG_GEN|Ram0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~94 (
// Equation(s):
// \SIG_GEN|Ram0~94_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] $ (((!\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [5] & 
// (\SIG_GEN|sineaddr [6] & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~94_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~94 .lut_mask = 16'hA9C2;
defparam \SIG_GEN|Ram0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~93 (
// Equation(s):
// \SIG_GEN|Ram0~93_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [6] $ (((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~93_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~93 .lut_mask = 16'h6AC6;
defparam \SIG_GEN|Ram0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~95 (
// Equation(s):
// \SIG_GEN|Ram0~95_combout  = (\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|Ram0~93_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram0~94_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram0~94_combout ),
	.datac(\SIG_GEN|Ram0~93_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~95_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~95 .lut_mask = 16'hAF44;
defparam \SIG_GEN|Ram0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~92 (
// Equation(s):
// \SIG_GEN|Ram0~92_combout  = (\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [5])) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (((\SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~92_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~92 .lut_mask = 16'h3B66;
defparam \SIG_GEN|Ram0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~97 (
// Equation(s):
// \SIG_GEN|Ram0~97_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~95_combout  & (!\SIG_GEN|Ram0~96_combout )) # (!\SIG_GEN|Ram0~95_combout  & ((\SIG_GEN|Ram0~92_combout ))))) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|Ram0~95_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram0~96_combout ),
	.datac(\SIG_GEN|Ram0~95_combout ),
	.datad(\SIG_GEN|Ram0~92_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~97_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~97 .lut_mask = 16'h7A70;
defparam \SIG_GEN|Ram0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~87 (
// Equation(s):
// \SIG_GEN|Ram0~87_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [6] & (!\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|sineaddr [6] & 
// ((\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~87_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~87 .lut_mask = 16'h1F06;
defparam \SIG_GEN|Ram0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~88 (
// Equation(s):
// \SIG_GEN|Ram0~88_combout  = (\SIG_GEN|sineaddr [4] & (((!\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~88_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~88 .lut_mask = 16'h72FA;
defparam \SIG_GEN|Ram0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~89 (
// Equation(s):
// \SIG_GEN|Ram0~89_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [2])))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~89_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~89 .lut_mask = 16'hF5AF;
defparam \SIG_GEN|Ram0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~90 (
// Equation(s):
// \SIG_GEN|Ram0~90_combout  = (\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram0~89_combout  & (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|Ram0~87_combout )))) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [2] $ (!\SIG_GEN|Ram0~87_combout ))))

	.dataa(\SIG_GEN|Ram0~89_combout ),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|Ram0~87_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~90_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~90 .lut_mask = 16'h3883;
defparam \SIG_GEN|Ram0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~91 (
// Equation(s):
// \SIG_GEN|Ram0~91_combout  = (\SIG_GEN|Ram0~90_combout  & ((\SIG_GEN|Ram0~87_combout ) # (\SIG_GEN|Ram0~88_combout )))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~87_combout ),
	.datac(\SIG_GEN|Ram0~88_combout ),
	.datad(\SIG_GEN|Ram0~90_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~91_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~91 .lut_mask = 16'hFC00;
defparam \SIG_GEN|Ram0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~98 (
// Equation(s):
// \SIG_GEN|Ram0~98_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|Ram0~91_combout ) # (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|Ram0~97_combout  & ((!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|Ram0~97_combout ),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|Ram0~91_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~98_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~98 .lut_mask = 16'hCCE2;
defparam \SIG_GEN|Ram0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~105 (
// Equation(s):
// \SIG_GEN|Ram0~105_combout  = (\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram0~98_combout  & (\SIG_GEN|Ram0~104_combout )) # (!\SIG_GEN|Ram0~98_combout  & ((\SIG_GEN|Ram0~86_combout ))))) # (!\SIG_GEN|sineaddr [0] & (((\SIG_GEN|Ram0~98_combout ))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|Ram0~104_combout ),
	.datac(\SIG_GEN|Ram0~86_combout ),
	.datad(\SIG_GEN|Ram0~98_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~105_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~105 .lut_mask = 16'hDDA0;
defparam \SIG_GEN|Ram0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|Ram0~105_combout )) # (!\SIG_GEN|q [0] & ((!\SIG_GEN|Ram0~131_combout )))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~105_combout ),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~131_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14 .lut_mask = 16'hC0CF;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # (!\SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\SIG_GEN|Mult1|mult_core|$00035|left_bit[0]~0_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[1]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|signal[2]~24 (
// Equation(s):
// \SIG_GEN|signal[2]~24_combout  = ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\SIG_GEN|signal[1]~23 )))) # (GND)
// \SIG_GEN|signal[2]~25  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((!\SIG_GEN|signal[1]~23 ) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ))) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & !\SIG_GEN|signal[1]~23 )))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[1]~23 ),
	.combout(\SIG_GEN|signal[2]~24_combout ),
	.cout(\SIG_GEN|signal[2]~25 ));
// synopsys translate_off
defparam \SIG_GEN|signal[2]~24 .lut_mask = 16'h962B;
defparam \SIG_GEN|signal[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \SIG_GEN|signal[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[2] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~0 (
// Equation(s):
// \SIG_GEN|Ram1~0_combout  = (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [1]))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(gnd),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~0 .lut_mask = 16'h0011;
defparam \SIG_GEN|Ram1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~1 (
// Equation(s):
// \SIG_GEN|Ram1~1_combout  = (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~0_combout  & (!\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~0_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~1 .lut_mask = 16'h0004;
defparam \SIG_GEN|Ram1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  = \SIG_GEN|q [0] $ (((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|Ram1~1_combout )))))

	.dataa(\SIG_GEN|Ram1~1_combout ),
	.datab(\SIG_GEN|q [0]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0 .lut_mask = 16'h39CC;
defparam \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  = (!\SIG_GEN|q [0] & (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|Ram1~1_combout ))))

	.dataa(\SIG_GEN|Ram1~1_combout ),
	.datab(\SIG_GEN|q [0]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0 .lut_mask = 16'h3100;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~4 (
// Equation(s):
// \SIG_GEN|Ram1~4_combout  = (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~4 .lut_mask = 16'h0001;
defparam \SIG_GEN|Ram1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~5 (
// Equation(s):
// \SIG_GEN|Ram1~5_combout  = (!\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [1])))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~5 .lut_mask = 16'h005F;
defparam \SIG_GEN|Ram1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~6 (
// Equation(s):
// \SIG_GEN|Ram1~6_combout  = (\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|Ram1~5_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~4_combout )))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~4_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~5_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~6 .lut_mask = 16'hF4FE;
defparam \SIG_GEN|Ram1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~3 (
// Equation(s):
// \SIG_GEN|Ram1~3_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~3 .lut_mask = 16'hA888;
defparam \SIG_GEN|Ram1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~0 (
// Equation(s):
// \SIG_GEN|Ram0~0_combout  = (\SIG_GEN|sineaddr [7] & (!\SIG_GEN|Ram1~6_combout )) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|Ram1~3_combout ))))

	.dataa(\SIG_GEN|Ram1~6_combout ),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~3_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~0 .lut_mask = 16'h7774;
defparam \SIG_GEN|Ram0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~8 (
// Equation(s):
// \SIG_GEN|Ram1~8_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [2]) # ((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~8 .lut_mask = 16'hC8C0;
defparam \SIG_GEN|Ram1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~9 (
// Equation(s):
// \SIG_GEN|Ram1~9_combout  = ((!\SIG_GEN|Ram1~8_combout  & !\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [5])

	.dataa(\SIG_GEN|Ram1~8_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~9 .lut_mask = 16'h3737;
defparam \SIG_GEN|Ram1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~1 (
// Equation(s):
// \SIG_GEN|Ram0~1_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] $ (\SIG_GEN|Ram1~9_combout )))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram0~0_combout ))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram0~0_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~9_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~1 .lut_mask = 16'h4EE4;
defparam \SIG_GEN|Ram0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  = (\SIG_GEN|Ram0~1_combout  & !\SIG_GEN|q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|Ram0~1_combout ),
	.datad(\SIG_GEN|q [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1 .lut_mask = 16'h00F0;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~18 (
// Equation(s):
// \SIG_GEN|Ram1~18_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2]) # ((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~18_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~18 .lut_mask = 16'hD4C4;
defparam \SIG_GEN|Ram1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~19 (
// Equation(s):
// \SIG_GEN|Ram1~19_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~18_combout  & ((!\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|Ram1~18_combout  & (!\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~18_combout )) 
// # (!\SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~18_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~19_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~19 .lut_mask = 16'h355D;
defparam \SIG_GEN|Ram1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~12 (
// Equation(s):
// \SIG_GEN|Ram1~12_combout  = (\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [2]) # ((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~12 .lut_mask = 16'hFEFC;
defparam \SIG_GEN|Ram1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~15 (
// Equation(s):
// \SIG_GEN|Ram1~15_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~12_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~8_combout )))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~12_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~8_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~15_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~15 .lut_mask = 16'hE5E0;
defparam \SIG_GEN|Ram1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~16 (
// Equation(s):
// \SIG_GEN|Ram1~16_combout  = (\SIG_GEN|Ram1~15_combout ) # ((\SIG_GEN|Ram1~5_combout  & \SIG_GEN|sineaddr [4]))

	.dataa(\SIG_GEN|Ram1~5_combout ),
	.datab(\SIG_GEN|Ram1~15_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~16_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~16 .lut_mask = 16'hECEC;
defparam \SIG_GEN|Ram1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~11 (
// Equation(s):
// \SIG_GEN|Ram1~11_combout  = (\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [1]) # ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~11 .lut_mask = 16'h373E;
defparam \SIG_GEN|Ram1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~13 (
// Equation(s):
// \SIG_GEN|Ram1~13_combout  = (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~12_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~11_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~11_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~12_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~13 .lut_mask = 16'h0454;
defparam \SIG_GEN|Ram1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~14 (
// Equation(s):
// \SIG_GEN|Ram1~14_combout  = (\SIG_GEN|Ram1~13_combout ) # ((\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & !\SIG_GEN|Ram1~5_combout )))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~13_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~5_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~14_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~14 .lut_mask = 16'hCCCE;
defparam \SIG_GEN|Ram1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~2 (
// Equation(s):
// \SIG_GEN|Ram0~2_combout  = (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram1~14_combout ))) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram1~16_combout ))))

	.dataa(\SIG_GEN|Ram1~16_combout ),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|Ram1~14_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~2 .lut_mask = 16'h0E02;
defparam \SIG_GEN|Ram0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~3 (
// Equation(s):
// \SIG_GEN|Ram0~3_combout  = (\SIG_GEN|Ram0~2_combout ) # ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~19_combout  $ (\SIG_GEN|sineaddr [7]))))

	.dataa(\SIG_GEN|Ram1~19_combout ),
	.datab(\SIG_GEN|Ram0~2_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~3 .lut_mask = 16'hDCEC;
defparam \SIG_GEN|Ram0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~3_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6]) # (!\SIG_GEN|Ram1~1_combout ))))

	.dataa(\SIG_GEN|Ram1~1_combout ),
	.datab(\SIG_GEN|q [0]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0 .lut_mask = 16'hC400;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ) # ((!\SIG_GEN|q [0] & !\SIG_GEN|Ram0~1_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|q [0]),
	.datac(\SIG_GEN|Ram0~1_combout ),
	.datad(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1 .lut_mask = 16'hFF03;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~29 (
// Equation(s):
// \SIG_GEN|Ram1~29_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [0] & 
// (!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~29_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~29 .lut_mask = 16'hE3CE;
defparam \SIG_GEN|Ram1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~22 (
// Equation(s):
// \SIG_GEN|Ram1~22_combout  = (\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~22_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~22 .lut_mask = 16'h3E3C;
defparam \SIG_GEN|Ram1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~32 (
// Equation(s):
// \SIG_GEN|Ram1~32_combout  = (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~22_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~29_combout ))))

	.dataa(\SIG_GEN|Ram1~29_combout ),
	.datab(\SIG_GEN|Ram1~22_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~32_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~32 .lut_mask = 16'h0C0A;
defparam \SIG_GEN|Ram1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~24 (
// Equation(s):
// \SIG_GEN|Ram1~24_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3]))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~24_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~24 .lut_mask = 16'hA5AF;
defparam \SIG_GEN|Ram1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~33 (
// Equation(s):
// \SIG_GEN|Ram1~33_combout  = (\SIG_GEN|Ram1~32_combout ) # ((\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & !\SIG_GEN|Ram1~24_combout )))

	.dataa(\SIG_GEN|Ram1~32_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~24_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~33_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~33 .lut_mask = 16'hAAAE;
defparam \SIG_GEN|Ram1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~27 (
// Equation(s):
// \SIG_GEN|Ram1~27_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~27_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~27 .lut_mask = 16'h5FA8;
defparam \SIG_GEN|Ram1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~26 (
// Equation(s):
// \SIG_GEN|Ram1~26_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~26_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~26 .lut_mask = 16'h15A8;
defparam \SIG_GEN|Ram1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~28 (
// Equation(s):
// \SIG_GEN|Ram1~28_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|Ram1~27_combout  & (!\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [4] & (((!\SIG_GEN|Ram1~26_combout ) # (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~27_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~26_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~28_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~28 .lut_mask = 16'h0757;
defparam \SIG_GEN|Ram1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~30 (
// Equation(s):
// \SIG_GEN|Ram1~30_combout  = (\SIG_GEN|Ram1~28_combout ) # ((!\SIG_GEN|Ram1~29_combout  & (\SIG_GEN|sineaddr [4] & \SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|Ram1~29_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~28_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~30_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~30 .lut_mask = 16'hFF40;
defparam \SIG_GEN|Ram1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~5 (
// Equation(s):
// \SIG_GEN|Ram0~5_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|Ram1~30_combout ))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~33_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|Ram1~33_combout ),
	.datad(\SIG_GEN|Ram1~30_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~5 .lut_mask = 16'h20A8;
defparam \SIG_GEN|Ram0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~21 (
// Equation(s):
// \SIG_GEN|Ram1~21_combout  = (\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~21_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~21 .lut_mask = 16'h1C30;
defparam \SIG_GEN|Ram1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~23 (
// Equation(s):
// \SIG_GEN|Ram1~23_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~22_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~21_combout ))))

	.dataa(\SIG_GEN|Ram1~21_combout ),
	.datab(\SIG_GEN|Ram1~22_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~23_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~23 .lut_mask = 16'hF30A;
defparam \SIG_GEN|Ram1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~25 (
// Equation(s):
// \SIG_GEN|Ram1~25_combout  = (\SIG_GEN|Ram1~23_combout ) # ((\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~24_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~23_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~24_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~25_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~25 .lut_mask = 16'hFCCC;
defparam \SIG_GEN|Ram1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~4 (
// Equation(s):
// \SIG_GEN|Ram0~4_combout  = (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~30_combout ))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~25_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram1~25_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|Ram1~30_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~4 .lut_mask = 16'h5404;
defparam \SIG_GEN|Ram0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  = (!\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~5_combout ) # (\SIG_GEN|Ram0~4_combout )))

	.dataa(\SIG_GEN|q [0]),
	.datab(\SIG_GEN|Ram0~5_combout ),
	.datac(\SIG_GEN|Ram0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3 .lut_mask = 16'h5454;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|Ram0~1_combout )) # (!\SIG_GEN|q [0] & ((!\SIG_GEN|Ram0~3_combout )))

	.dataa(\SIG_GEN|q [0]),
	.datab(gnd),
	.datac(\SIG_GEN|Ram0~1_combout ),
	.datad(\SIG_GEN|Ram0~3_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2 .lut_mask = 16'hA0F5;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~47 (
// Equation(s):
// \SIG_GEN|Ram1~47_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [0] & !\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & 
// ((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~47_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~47 .lut_mask = 16'hB552;
defparam \SIG_GEN|Ram1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~48 (
// Equation(s):
// \SIG_GEN|Ram1~48_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [3])))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~48_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~48 .lut_mask = 16'h8000;
defparam \SIG_GEN|Ram1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~49 (
// Equation(s):
// \SIG_GEN|Ram1~49_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~47_combout ))) # (!\SIG_GEN|sineaddr [5] & (((!\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~48_combout ))))

	.dataa(\SIG_GEN|Ram1~47_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~48_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~49_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~49 .lut_mask = 16'hC4C7;
defparam \SIG_GEN|Ram1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~50 (
// Equation(s):
// \SIG_GEN|Ram1~50_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [0] & !\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] $ (((\SIG_GEN|sineaddr [0] & !\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~50_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~50 .lut_mask = 16'h3C9E;
defparam \SIG_GEN|Ram1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~46 (
// Equation(s):
// \SIG_GEN|Ram1~46_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~46_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~46 .lut_mask = 16'hCE30;
defparam \SIG_GEN|Ram1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~51 (
// Equation(s):
// \SIG_GEN|Ram1~51_combout  = (\SIG_GEN|Ram1~49_combout  & ((\SIG_GEN|Ram1~50_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~49_combout  & (((\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~46_combout ))))

	.dataa(\SIG_GEN|Ram1~49_combout ),
	.datab(\SIG_GEN|Ram1~50_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~46_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~51_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~51 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~42 (
// Equation(s):
// \SIG_GEN|Ram1~42_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] $ (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~42_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~42 .lut_mask = 16'hB49A;
defparam \SIG_GEN|Ram1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~41 (
// Equation(s):
// \SIG_GEN|Ram1~41_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [3] & 
// ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~41_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~41 .lut_mask = 16'h9E18;
defparam \SIG_GEN|Ram1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~43 (
// Equation(s):
// \SIG_GEN|Ram1~43_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~41_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~42_combout ))))

	.dataa(\SIG_GEN|Ram1~42_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~41_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~43_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~43 .lut_mask = 16'hF2C2;
defparam \SIG_GEN|Ram1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~40 (
// Equation(s):
// \SIG_GEN|Ram1~40_combout  = \SIG_GEN|sineaddr [2] $ (((!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~40_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~40 .lut_mask = 16'hB4F0;
defparam \SIG_GEN|Ram1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~44 (
// Equation(s):
// \SIG_GEN|Ram1~44_combout  = (\SIG_GEN|Ram1~43_combout  & (((!\SIG_GEN|Ram1~0_combout ) # (!\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|Ram1~43_combout  & (!\SIG_GEN|Ram1~40_combout  & (\SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|Ram1~43_combout ),
	.datab(\SIG_GEN|Ram1~40_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~0_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~44_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~44 .lut_mask = 16'h1ABA;
defparam \SIG_GEN|Ram1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~36 (
// Equation(s):
// \SIG_GEN|Ram1~36_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|sineaddr [3] $ (!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [1])))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~36_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~36 .lut_mask = 16'hA89A;
defparam \SIG_GEN|Ram1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~35 (
// Equation(s):
// \SIG_GEN|Ram1~35_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [4]) # ((!\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~35_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~35 .lut_mask = 16'hAFB0;
defparam \SIG_GEN|Ram1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~38 (
// Equation(s):
// \SIG_GEN|Ram1~38_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~36_combout  & ((!\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|Ram1~35_combout )))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~35_combout  & ((!\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|Ram1~36_combout 
// ))))

	.dataa(\SIG_GEN|Ram1~36_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram1~35_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~38_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~38 .lut_mask = 16'h1474;
defparam \SIG_GEN|Ram1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~37 (
// Equation(s):
// \SIG_GEN|Ram1~37_combout  = (\SIG_GEN|Ram1~36_combout  & (((!\SIG_GEN|Ram1~35_combout )))) # (!\SIG_GEN|Ram1~36_combout  & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~35_combout  & \SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~35_combout 
//  $ (\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|Ram1~36_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram1~35_combout ),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~37_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~37 .lut_mask = 16'h4B1A;
defparam \SIG_GEN|Ram1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~39 (
// Equation(s):
// \SIG_GEN|Ram1~39_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|Ram1~38_combout )) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|Ram1~37_combout )))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~38_combout ),
	.datac(\SIG_GEN|Ram1~37_combout ),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~39_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~39 .lut_mask = 16'hCCF0;
defparam \SIG_GEN|Ram1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~6 (
// Equation(s):
// \SIG_GEN|Ram0~6_combout  = (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram1~39_combout ))) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram1~44_combout ))))

	.dataa(\SIG_GEN|Ram1~44_combout ),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|Ram1~39_combout ),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~6 .lut_mask = 16'h3022;
defparam \SIG_GEN|Ram0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~7 (
// Equation(s):
// \SIG_GEN|Ram0~7_combout  = (\SIG_GEN|Ram0~6_combout ) # ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [7] $ (\SIG_GEN|Ram1~51_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|Ram1~51_combout ),
	.datad(\SIG_GEN|Ram0~6_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~7 .lut_mask = 16'hFF48;
defparam \SIG_GEN|Ram0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~7_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  = (\SIG_GEN|q [0] & (((\SIG_GEN|Ram0~3_combout )))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~5_combout  & (!\SIG_GEN|Ram0~4_combout )))

	.dataa(\SIG_GEN|q [0]),
	.datab(\SIG_GEN|Ram0~5_combout ),
	.datac(\SIG_GEN|Ram0~4_combout ),
	.datad(\SIG_GEN|Ram0~3_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3 .lut_mask = 16'hAB01;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~5_combout ) # ((\SIG_GEN|Ram0~4_combout )))) # (!\SIG_GEN|q [0] & (((!\SIG_GEN|Ram0~7_combout ))))

	.dataa(\SIG_GEN|q [0]),
	.datab(\SIG_GEN|Ram0~5_combout ),
	.datac(\SIG_GEN|Ram0~4_combout ),
	.datad(\SIG_GEN|Ram0~7_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4 .lut_mask = 16'hA8FD;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~53 (
// Equation(s):
// \SIG_GEN|Ram1~53_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [1]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [0]))) # 
// (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~53_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~53 .lut_mask = 16'h2BC6;
defparam \SIG_GEN|Ram1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~57 (
// Equation(s):
// \SIG_GEN|Ram1~57_combout  = (\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [2]))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~57_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~57 .lut_mask = 16'hEDED;
defparam \SIG_GEN|Ram1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~55 (
// Equation(s):
// \SIG_GEN|Ram1~55_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ ((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr 
// [0] $ (\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~55_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~55 .lut_mask = 16'h6938;
defparam \SIG_GEN|Ram1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~54 (
// Equation(s):
// \SIG_GEN|Ram1~54_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] & 
// ((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~54_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~54 .lut_mask = 16'hB25A;
defparam \SIG_GEN|Ram1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~56 (
// Equation(s):
// \SIG_GEN|Ram1~56_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~54_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~55_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~55_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~54_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~56_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~56 .lut_mask = 16'hA4F4;
defparam \SIG_GEN|Ram1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~58 (
// Equation(s):
// \SIG_GEN|Ram1~58_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~56_combout  & ((!\SIG_GEN|Ram1~57_combout ))) # (!\SIG_GEN|Ram1~56_combout  & (!\SIG_GEN|Ram1~53_combout )))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram1~56_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~53_combout ),
	.datac(\SIG_GEN|Ram1~57_combout ),
	.datad(\SIG_GEN|Ram1~56_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~58_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~58 .lut_mask = 16'h5F22;
defparam \SIG_GEN|Ram1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~70 (
// Equation(s):
// \SIG_GEN|Ram1~70_combout  = \SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~70_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~70 .lut_mask = 16'h6C66;
defparam \SIG_GEN|Ram1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~61 (
// Equation(s):
// \SIG_GEN|Ram1~61_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~61_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~61 .lut_mask = 16'h6A00;
defparam \SIG_GEN|Ram1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~60 (
// Equation(s):
// \SIG_GEN|Ram1~60_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (((!\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~60_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~60 .lut_mask = 16'h6738;
defparam \SIG_GEN|Ram1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~69 (
// Equation(s):
// \SIG_GEN|Ram1~69_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~60_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~61_combout ))))

	.dataa(\SIG_GEN|Ram1~61_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~60_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~69_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~69 .lut_mask = 16'hC2F2;
defparam \SIG_GEN|Ram1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~59 (
// Equation(s):
// \SIG_GEN|Ram1~59_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [0]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~59_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~59 .lut_mask = 16'h03F4;
defparam \SIG_GEN|Ram1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~71 (
// Equation(s):
// \SIG_GEN|Ram1~71_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~69_combout  & (!\SIG_GEN|Ram1~70_combout )) # (!\SIG_GEN|Ram1~69_combout  & ((\SIG_GEN|Ram1~59_combout ))))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram1~69_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~70_combout ),
	.datac(\SIG_GEN|Ram1~69_combout ),
	.datad(\SIG_GEN|Ram1~59_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~71_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~71 .lut_mask = 16'h7A70;
defparam \SIG_GEN|Ram1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~62 (
// Equation(s):
// \SIG_GEN|Ram1~62_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~60_combout ))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~61_combout ))))

	.dataa(\SIG_GEN|Ram1~61_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~60_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~62_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~62 .lut_mask = 16'hF1C1;
defparam \SIG_GEN|Ram1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~63 (
// Equation(s):
// \SIG_GEN|Ram1~63_combout  = (\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] & !\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [0] & 
// (((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~63_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~63 .lut_mask = 16'h4F90;
defparam \SIG_GEN|Ram1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~64 (
// Equation(s):
// \SIG_GEN|Ram1~64_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~62_combout  & (\SIG_GEN|Ram1~63_combout )) # (!\SIG_GEN|Ram1~62_combout  & ((!\SIG_GEN|Ram1~59_combout ))))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~62_combout ))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~62_combout ),
	.datac(\SIG_GEN|Ram1~63_combout ),
	.datad(\SIG_GEN|Ram1~59_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~64_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~64 .lut_mask = 16'hC4E6;
defparam \SIG_GEN|Ram1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~65 (
// Equation(s):
// \SIG_GEN|Ram1~65_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ 
// (((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~65_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~65 .lut_mask = 16'h9646;
defparam \SIG_GEN|Ram1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~66 (
// Equation(s):
// \SIG_GEN|Ram1~66_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~54_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~65_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~65_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram1~54_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~66_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~66 .lut_mask = 16'hF4A4;
defparam \SIG_GEN|Ram1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~67 (
// Equation(s):
// \SIG_GEN|Ram1~67_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~66_combout  & (\SIG_GEN|Ram1~57_combout )) # (!\SIG_GEN|Ram1~66_combout  & ((\SIG_GEN|Ram1~53_combout ))))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram1~66_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~57_combout ),
	.datac(\SIG_GEN|Ram1~66_combout ),
	.datad(\SIG_GEN|Ram1~53_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~67_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~67 .lut_mask = 16'hDAD0;
defparam \SIG_GEN|Ram1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~8 (
// Equation(s):
// \SIG_GEN|Ram0~8_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~64_combout ) # ((\SIG_GEN|sineaddr [7])))) # (!\SIG_GEN|sineaddr [6] & (((!\SIG_GEN|sineaddr [7] & \SIG_GEN|Ram1~67_combout ))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram1~64_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~67_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~8 .lut_mask = 16'hADA8;
defparam \SIG_GEN|Ram0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~9 (
// Equation(s):
// \SIG_GEN|Ram0~9_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~8_combout  & ((\SIG_GEN|Ram1~71_combout ))) # (!\SIG_GEN|Ram0~8_combout  & (\SIG_GEN|Ram1~58_combout )))) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|Ram0~8_combout ))))

	.dataa(\SIG_GEN|Ram1~58_combout ),
	.datab(\SIG_GEN|Ram1~71_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~8_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~9 .lut_mask = 16'hCFA0;
defparam \SIG_GEN|Ram0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  = (\SIG_GEN|Ram0~9_combout  & !\SIG_GEN|q [0])

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~9_combout ),
	.datac(\SIG_GEN|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5 .lut_mask = 16'h0C0C;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~23 (
// Equation(s):
// \SIG_GEN|Ram0~23_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~23_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~23 .lut_mask = 16'h45A2;
defparam \SIG_GEN|Ram0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~24 (
// Equation(s):
// \SIG_GEN|Ram0~24_combout  = (\SIG_GEN|sineaddr [5] & (((!\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [3] & 
// ((\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~24_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~24 .lut_mask = 16'h5B6A;
defparam \SIG_GEN|Ram0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~25 (
// Equation(s):
// \SIG_GEN|Ram0~25_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|Ram0~23_combout ) # ((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|Ram0~24_combout  & !\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|Ram0~23_combout ),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|Ram0~24_combout ),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~25_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~25 .lut_mask = 16'hCCB8;
defparam \SIG_GEN|Ram0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~26 (
// Equation(s):
// \SIG_GEN|Ram0~26_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~26_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~26 .lut_mask = 16'h1670;
defparam \SIG_GEN|Ram0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~22 (
// Equation(s):
// \SIG_GEN|Ram0~22_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~22_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~22 .lut_mask = 16'h0E68;
defparam \SIG_GEN|Ram0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~27 (
// Equation(s):
// \SIG_GEN|Ram0~27_combout  = (\SIG_GEN|Ram0~25_combout  & (((!\SIG_GEN|sineaddr [1])) # (!\SIG_GEN|Ram0~26_combout ))) # (!\SIG_GEN|Ram0~25_combout  & (((!\SIG_GEN|Ram0~22_combout  & \SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|Ram0~25_combout ),
	.datab(\SIG_GEN|Ram0~26_combout ),
	.datac(\SIG_GEN|Ram0~22_combout ),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~27_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~27 .lut_mask = 16'h27AA;
defparam \SIG_GEN|Ram0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~18 (
// Equation(s):
// \SIG_GEN|Ram0~18_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [6] & !\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~18_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~18 .lut_mask = 16'h5402;
defparam \SIG_GEN|Ram0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~17 (
// Equation(s):
// \SIG_GEN|Ram0~17_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~17_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~17 .lut_mask = 16'hF99A;
defparam \SIG_GEN|Ram0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~19 (
// Equation(s):
// \SIG_GEN|Ram0~19_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|Ram0~17_combout )))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|Ram0~18_combout  & (!\SIG_GEN|sineaddr [5])))

	.dataa(\SIG_GEN|Ram0~18_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram0~17_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~19_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~19 .lut_mask = 16'hC1CD;
defparam \SIG_GEN|Ram0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~20 (
// Equation(s):
// \SIG_GEN|Ram0~20_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [6]))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~20_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~20 .lut_mask = 16'h5850;
defparam \SIG_GEN|Ram0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~16 (
// Equation(s):
// \SIG_GEN|Ram0~16_combout  = (\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [1] $ (((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~16_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~16 .lut_mask = 16'hA660;
defparam \SIG_GEN|Ram0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~21 (
// Equation(s):
// \SIG_GEN|Ram0~21_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~19_combout  & (!\SIG_GEN|Ram0~20_combout )) # (!\SIG_GEN|Ram0~19_combout  & ((\SIG_GEN|Ram0~16_combout ))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~19_combout ))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|Ram0~19_combout ),
	.datac(\SIG_GEN|Ram0~20_combout ),
	.datad(\SIG_GEN|Ram0~16_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~21_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~21 .lut_mask = 16'h6E4C;
defparam \SIG_GEN|Ram0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~28 (
// Equation(s):
// \SIG_GEN|Ram0~28_combout  = (\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram0~21_combout ))) # (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|Ram0~27_combout ))))

	.dataa(\SIG_GEN|Ram0~27_combout ),
	.datab(\SIG_GEN|Ram0~21_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~28_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~28 .lut_mask = 16'hFC0A;
defparam \SIG_GEN|Ram0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~31 (
// Equation(s):
// \SIG_GEN|Ram0~31_combout  = (\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [3]))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~31_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~31 .lut_mask = 16'h50AA;
defparam \SIG_GEN|Ram0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~29 (
// Equation(s):
// \SIG_GEN|Ram0~29_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [6] & !\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3])))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~29_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~29 .lut_mask = 16'h550A;
defparam \SIG_GEN|Ram0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~30 (
// Equation(s):
// \SIG_GEN|Ram0~30_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram0~16_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~29_combout )))))

	.dataa(\SIG_GEN|Ram0~16_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|Ram0~29_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~30_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~30 .lut_mask = 16'hD3D0;
defparam \SIG_GEN|Ram0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~32 (
// Equation(s):
// \SIG_GEN|Ram0~32_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram0~30_combout  & ((\SIG_GEN|Ram0~31_combout ))) # (!\SIG_GEN|Ram0~30_combout  & (\SIG_GEN|Ram0~17_combout )))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram0~30_combout ))))

	.dataa(\SIG_GEN|Ram0~17_combout ),
	.datab(\SIG_GEN|Ram0~31_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram0~30_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~32_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~32 .lut_mask = 16'hCFA0;
defparam \SIG_GEN|Ram0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~14 (
// Equation(s):
// \SIG_GEN|Ram0~14_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~14_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~14 .lut_mask = 16'h146C;
defparam \SIG_GEN|Ram0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~11 (
// Equation(s):
// \SIG_GEN|Ram0~11_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~11 .lut_mask = 16'h581A;
defparam \SIG_GEN|Ram0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~12 (
// Equation(s):
// \SIG_GEN|Ram0~12_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [5] $ (((!\SIG_GEN|sineaddr [6] & !\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~12 .lut_mask = 16'h9984;
defparam \SIG_GEN|Ram0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~13 (
// Equation(s):
// \SIG_GEN|Ram0~13_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [1])) # (!\SIG_GEN|Ram0~11_combout ))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [1] & \SIG_GEN|Ram0~12_combout ))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|Ram0~11_combout ),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram0~12_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~13 .lut_mask = 16'hA7A2;
defparam \SIG_GEN|Ram0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~10 (
// Equation(s):
// \SIG_GEN|Ram0~10_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~10 .lut_mask = 16'h0E68;
defparam \SIG_GEN|Ram0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~15 (
// Equation(s):
// \SIG_GEN|Ram0~15_combout  = (\SIG_GEN|Ram0~13_combout  & ((\SIG_GEN|Ram0~14_combout ) # ((!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|Ram0~13_combout  & (((\SIG_GEN|sineaddr [1] & \SIG_GEN|Ram0~10_combout ))))

	.dataa(\SIG_GEN|Ram0~14_combout ),
	.datab(\SIG_GEN|Ram0~13_combout ),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram0~10_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~15_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~15 .lut_mask = 16'hBC8C;
defparam \SIG_GEN|Ram0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~33 (
// Equation(s):
// \SIG_GEN|Ram0~33_combout  = (\SIG_GEN|Ram0~28_combout  & ((\SIG_GEN|Ram0~32_combout ) # ((!\SIG_GEN|sineaddr [7])))) # (!\SIG_GEN|Ram0~28_combout  & (((\SIG_GEN|sineaddr [7] & \SIG_GEN|Ram0~15_combout ))))

	.dataa(\SIG_GEN|Ram0~28_combout ),
	.datab(\SIG_GEN|Ram0~32_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~15_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~33_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~33 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  = (\SIG_GEN|Ram0~33_combout  & !\SIG_GEN|q [0])

	.dataa(\SIG_GEN|Ram0~33_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6 .lut_mask = 16'h0A0A;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~7_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~9_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~9_combout ),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~7_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5 .lut_mask = 16'hF303;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~102 (
// Equation(s):
// \SIG_GEN|Ram1~102_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] & 
// ((!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~102_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~102 .lut_mask = 16'h0AE6;
defparam \SIG_GEN|Ram1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~103 (
// Equation(s):
// \SIG_GEN|Ram1~103_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~103_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~103 .lut_mask = 16'h7000;
defparam \SIG_GEN|Ram1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~36 (
// Equation(s):
// \SIG_GEN|Ram0~36_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~102_combout )) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~103_combout )))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram1~102_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~103_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~36_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~36 .lut_mask = 16'h2D78;
defparam \SIG_GEN|Ram0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~105 (
// Equation(s):
// \SIG_GEN|Ram1~105_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] $ (((!\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~105_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~105 .lut_mask = 16'h807E;
defparam \SIG_GEN|Ram1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~106 (
// Equation(s):
// \SIG_GEN|Ram1~106_combout  = \SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~106_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~106 .lut_mask = 16'h7F80;
defparam \SIG_GEN|Ram1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~37 (
// Equation(s):
// \SIG_GEN|Ram0~37_combout  = (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram1~105_combout )) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram1~106_combout )))))

	.dataa(\SIG_GEN|Ram1~105_combout ),
	.datab(\SIG_GEN|Ram1~106_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~37_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~37 .lut_mask = 16'h00AC;
defparam \SIG_GEN|Ram0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~108 (
// Equation(s):
// \SIG_GEN|Ram1~108_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2])))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~108_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~108 .lut_mask = 16'hA858;
defparam \SIG_GEN|Ram1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~38 (
// Equation(s):
// \SIG_GEN|Ram0~38_combout  = (\SIG_GEN|Ram0~37_combout ) # ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~108_combout  $ (!\SIG_GEN|sineaddr [7]))))

	.dataa(\SIG_GEN|Ram0~37_combout ),
	.datab(\SIG_GEN|Ram1~108_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~38_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~38 .lut_mask = 16'hEBAA;
defparam \SIG_GEN|Ram0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~39 (
// Equation(s):
// \SIG_GEN|Ram0~39_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~36_combout ) # ((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram0~38_combout  & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|Ram0~36_combout ),
	.datac(\SIG_GEN|Ram0~38_combout ),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~39_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~39 .lut_mask = 16'hAAD8;
defparam \SIG_GEN|Ram0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~112 (
// Equation(s):
// \SIG_GEN|Ram1~112_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [1]))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~112_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~112 .lut_mask = 16'hECE6;
defparam \SIG_GEN|Ram1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~111 (
// Equation(s):
// \SIG_GEN|Ram1~111_combout  = (\SIG_GEN|sineaddr [4] & (((!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~111_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~111 .lut_mask = 16'h01FA;
defparam \SIG_GEN|Ram1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~40 (
// Equation(s):
// \SIG_GEN|Ram0~40_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|Ram1~111_combout ))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~112_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram1~112_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|Ram1~111_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~40_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~40 .lut_mask = 16'hA656;
defparam \SIG_GEN|Ram0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~98 (
// Equation(s):
// \SIG_GEN|Ram1~98_combout  = (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~98_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~98 .lut_mask = 16'h22F6;
defparam \SIG_GEN|Ram1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~97 (
// Equation(s):
// \SIG_GEN|Ram1~97_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~97_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~97 .lut_mask = 16'h23F6;
defparam \SIG_GEN|Ram1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~34 (
// Equation(s):
// \SIG_GEN|Ram0~34_combout  = (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] & (!\SIG_GEN|Ram1~98_combout )) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram1~97_combout )))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram1~98_combout ),
	.datac(\SIG_GEN|Ram1~97_combout ),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~34_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~34 .lut_mask = 16'h1150;
defparam \SIG_GEN|Ram0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~100 (
// Equation(s):
// \SIG_GEN|Ram1~100_combout  = (\SIG_GEN|sineaddr [4]) # (\SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~100_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~100 .lut_mask = 16'hABFE;
defparam \SIG_GEN|Ram1~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~35 (
// Equation(s):
// \SIG_GEN|Ram0~35_combout  = (\SIG_GEN|Ram0~34_combout ) # ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~100_combout  $ (!\SIG_GEN|sineaddr [7]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram0~34_combout ),
	.datac(\SIG_GEN|Ram1~100_combout ),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~35_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~35 .lut_mask = 16'hECCE;
defparam \SIG_GEN|Ram0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~41 (
// Equation(s):
// \SIG_GEN|Ram0~41_combout  = (\SIG_GEN|Ram0~39_combout  & ((\SIG_GEN|Ram0~40_combout ) # ((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram0~39_combout  & (((\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram0~35_combout ))))

	.dataa(\SIG_GEN|Ram0~39_combout ),
	.datab(\SIG_GEN|Ram0~40_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram0~35_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~41_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~41 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~41_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~9_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~33_combout ))

	.dataa(\SIG_GEN|Ram0~33_combout ),
	.datab(\SIG_GEN|Ram0~9_combout ),
	.datac(\SIG_GEN|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6 .lut_mask = 16'hC5C5;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|Ram0~33_combout )) # (!\SIG_GEN|q [0] & ((!\SIG_GEN|Ram0~41_combout )))

	.dataa(\SIG_GEN|Ram0~33_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~41_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7 .lut_mask = 16'hA0AF;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~118 (
// Equation(s):
// \SIG_GEN|Ram1~118_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [0] & (!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [0] & 
// \SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~118_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~118 .lut_mask = 16'h43E6;
defparam \SIG_GEN|Ram1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~115 (
// Equation(s):
// \SIG_GEN|Ram1~115_combout  = (\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~115_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~115 .lut_mask = 16'hF5F6;
defparam \SIG_GEN|Ram1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~116 (
// Equation(s):
// \SIG_GEN|Ram1~116_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0]) # ((!\SIG_GEN|sineaddr [1] & !\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # ((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~116_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~116 .lut_mask = 16'hF5E6;
defparam \SIG_GEN|Ram1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~42 (
// Equation(s):
// \SIG_GEN|Ram0~42_combout  = (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram1~115_combout )) # (!\SIG_GEN|sineaddr [7] & ((!\SIG_GEN|Ram1~116_combout )))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram1~115_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|Ram1~116_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~42_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~42 .lut_mask = 16'h080D;
defparam \SIG_GEN|Ram0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~43 (
// Equation(s):
// \SIG_GEN|Ram0~43_combout  = (\SIG_GEN|Ram0~42_combout ) # ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~118_combout  $ (!\SIG_GEN|sineaddr [7]))))

	.dataa(\SIG_GEN|Ram1~118_combout ),
	.datab(\SIG_GEN|Ram0~42_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|sineaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~43_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~43 .lut_mask = 16'hECDC;
defparam \SIG_GEN|Ram0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~129 (
// Equation(s):
// \SIG_GEN|Ram1~129_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ 
// (((\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~129_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~129 .lut_mask = 16'hBC5A;
defparam \SIG_GEN|Ram1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~128 (
// Equation(s):
// \SIG_GEN|Ram1~128_combout  = (\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [1] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [5]))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~128_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~128 .lut_mask = 16'h777E;
defparam \SIG_GEN|Ram1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~48 (
// Equation(s):
// \SIG_GEN|Ram0~48_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~128_combout ))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~129_combout ))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|Ram1~129_combout ),
	.datad(\SIG_GEN|Ram1~128_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~48_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~48 .lut_mask = 16'h369C;
defparam \SIG_GEN|Ram0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~123 (
// Equation(s):
// \SIG_GEN|Ram1~123_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~123_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~123 .lut_mask = 16'h486C;
defparam \SIG_GEN|Ram1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~45 (
// Equation(s):
// \SIG_GEN|Ram0~45_combout  = (\SIG_GEN|sineaddr [6] & (((\SIG_GEN|Ram1~123_combout )))) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|Ram1~123_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~45_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~45 .lut_mask = 16'hFE54;
defparam \SIG_GEN|Ram0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~124 (
// Equation(s):
// \SIG_GEN|Ram1~124_combout  = (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~124_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~124 .lut_mask = 16'h1110;
defparam \SIG_GEN|Ram1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~46 (
// Equation(s):
// \SIG_GEN|Ram0~46_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram0~45_combout )) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~124_combout ))))) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram0~45_combout  $ (((\SIG_GEN|sineaddr 
// [6])))))

	.dataa(\SIG_GEN|Ram0~45_combout ),
	.datab(\SIG_GEN|Ram1~124_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~46_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~46 .lut_mask = 16'hA5CA;
defparam \SIG_GEN|Ram0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~120 (
// Equation(s):
// \SIG_GEN|Ram1~120_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~120_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~120 .lut_mask = 16'h48EE;
defparam \SIG_GEN|Ram1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~121 (
// Equation(s):
// \SIG_GEN|Ram1~121_combout  = (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~121_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~121 .lut_mask = 16'h0506;
defparam \SIG_GEN|Ram1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~44 (
// Equation(s):
// \SIG_GEN|Ram0~44_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~121_combout ))) # (!\SIG_GEN|sineaddr [6] & (!\SIG_GEN|Ram1~120_combout ))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [7]),
	.datac(\SIG_GEN|Ram1~120_combout ),
	.datad(\SIG_GEN|Ram1~121_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~44_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~44 .lut_mask = 16'h63C9;
defparam \SIG_GEN|Ram0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~47 (
// Equation(s):
// \SIG_GEN|Ram0~47_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram0~44_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram0~46_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram0~46_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram0~44_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~47_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~47 .lut_mask = 16'hF4A4;
defparam \SIG_GEN|Ram0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~49 (
// Equation(s):
// \SIG_GEN|Ram0~49_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram0~47_combout  & ((\SIG_GEN|Ram0~48_combout ))) # (!\SIG_GEN|Ram0~47_combout  & (\SIG_GEN|Ram0~43_combout )))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|Ram0~47_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram0~43_combout ),
	.datac(\SIG_GEN|Ram0~48_combout ),
	.datad(\SIG_GEN|Ram0~47_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~49_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~49 .lut_mask = 16'hF588;
defparam \SIG_GEN|Ram0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  = (\SIG_GEN|Ram0~49_combout  & !\SIG_GEN|q [0])

	.dataa(\SIG_GEN|Ram0~49_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8 .lut_mask = 16'h0A0A;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~57 (
// Equation(s):
// \SIG_GEN|Ram0~57_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~57_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~57 .lut_mask = 16'hEC08;
defparam \SIG_GEN|Ram0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~56 (
// Equation(s):
// \SIG_GEN|Ram0~56_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [6]) # ((\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~56_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~56 .lut_mask = 16'hEC88;
defparam \SIG_GEN|Ram0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~58 (
// Equation(s):
// \SIG_GEN|Ram0~58_combout  = (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~56_combout ))) # (!\SIG_GEN|sineaddr [7] & (!\SIG_GEN|Ram0~57_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|Ram0~57_combout ),
	.datad(\SIG_GEN|Ram0~56_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~58_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~58 .lut_mask = 16'h2301;
defparam \SIG_GEN|Ram0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~59 (
// Equation(s):
// \SIG_GEN|Ram0~59_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0] & (!\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [6] & (!\SIG_GEN|sineaddr [5] & 
// \SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [6]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~59_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~59 .lut_mask = 16'h260A;
defparam \SIG_GEN|Ram0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~60 (
// Equation(s):
// \SIG_GEN|Ram0~60_combout  = (\SIG_GEN|Ram0~58_combout ) # ((\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [7] $ (\SIG_GEN|Ram0~59_combout ))))

	.dataa(\SIG_GEN|Ram0~58_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~59_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~60_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~60 .lut_mask = 16'hAEEA;
defparam \SIG_GEN|Ram0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~61 (
// Equation(s):
// \SIG_GEN|Ram0~61_combout  = (\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr 
// [4] & ((\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~61_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~61 .lut_mask = 16'h7190;
defparam \SIG_GEN|Ram0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~63 (
// Equation(s):
// \SIG_GEN|Ram0~63_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~63_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~63 .lut_mask = 16'h8E6E;
defparam \SIG_GEN|Ram0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneiv_lcell_comb \SIG_GEN|Ram0~62 (
// Equation(s):
// \SIG_GEN|Ram0~62_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [0] & !\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [4]) # 
// ((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~62_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~62 .lut_mask = 16'h756C;
defparam \SIG_GEN|Ram0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneiv_lcell_comb \SIG_GEN|Ram0~64 (
// Equation(s):
// \SIG_GEN|Ram0~64_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [7]) # (\SIG_GEN|Ram0~62_combout )))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram0~63_combout  & (!\SIG_GEN|sineaddr [7])))

	.dataa(\SIG_GEN|Ram0~63_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~62_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~64_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~64 .lut_mask = 16'hCEC2;
defparam \SIG_GEN|Ram0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneiv_lcell_comb \SIG_GEN|Ram0~65 (
// Equation(s):
// \SIG_GEN|Ram0~65_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [6] & \SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~65_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~65 .lut_mask = 16'h556C;
defparam \SIG_GEN|Ram0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~66 (
// Equation(s):
// \SIG_GEN|Ram0~66_combout  = (\SIG_GEN|Ram0~64_combout  & (((!\SIG_GEN|Ram0~65_combout ) # (!\SIG_GEN|sineaddr [7])))) # (!\SIG_GEN|Ram0~64_combout  & (\SIG_GEN|Ram0~61_combout  & (\SIG_GEN|sineaddr [7])))

	.dataa(\SIG_GEN|Ram0~61_combout ),
	.datab(\SIG_GEN|Ram0~64_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram0~65_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~66_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~66 .lut_mask = 16'h2CEC;
defparam \SIG_GEN|Ram0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneiv_lcell_comb \SIG_GEN|Ram0~67 (
// Equation(s):
// \SIG_GEN|Ram0~67_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram0~60_combout ) # ((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram0~66_combout ))))

	.dataa(\SIG_GEN|Ram0~60_combout ),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram0~66_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~67_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~67 .lut_mask = 16'hCBC8;
defparam \SIG_GEN|Ram0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~72 (
// Equation(s):
// \SIG_GEN|Ram0~72_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~72_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~72 .lut_mask = 16'hA566;
defparam \SIG_GEN|Ram0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneiv_lcell_comb \SIG_GEN|Ram0~68 (
// Equation(s):
// \SIG_GEN|Ram0~68_combout  = \SIG_GEN|sineaddr [7] $ (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~68_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~68 .lut_mask = 16'h9666;
defparam \SIG_GEN|Ram0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram0~70 (
// Equation(s):
// \SIG_GEN|Ram0~70_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [6])))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~70_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~70 .lut_mask = 16'h5AAA;
defparam \SIG_GEN|Ram0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~69 (
// Equation(s):
// \SIG_GEN|Ram0~69_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [6]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~69_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~69 .lut_mask = 16'h6A88;
defparam \SIG_GEN|Ram0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram0~71 (
// Equation(s):
// \SIG_GEN|Ram0~71_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4] & ((!\SIG_GEN|Ram0~69_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram0~70_combout ))))

	.dataa(\SIG_GEN|Ram0~70_combout ),
	.datab(\SIG_GEN|Ram0~69_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~71_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~71 .lut_mask = 16'hF30A;
defparam \SIG_GEN|Ram0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneiv_lcell_comb \SIG_GEN|Ram0~73 (
// Equation(s):
// \SIG_GEN|Ram0~73_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~71_combout  & (\SIG_GEN|Ram0~72_combout )) # (!\SIG_GEN|Ram0~71_combout  & ((!\SIG_GEN|Ram0~68_combout ))))) # (!\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram0~71_combout ))))

	.dataa(\SIG_GEN|Ram0~72_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram0~68_combout ),
	.datad(\SIG_GEN|Ram0~71_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~73_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~73 .lut_mask = 16'hBB0C;
defparam \SIG_GEN|Ram0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~54 (
// Equation(s):
// \SIG_GEN|Ram0~54_combout  = \SIG_GEN|sineaddr [6] $ (\SIG_GEN|sineaddr [7] $ (((!\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~54_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~54 .lut_mask = 16'h695A;
defparam \SIG_GEN|Ram0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~52 (
// Equation(s):
// \SIG_GEN|Ram0~52_combout  = (\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [7] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [7] $ (\SIG_GEN|sineaddr 
// [2] $ (\SIG_GEN|sineaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~52_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~52 .lut_mask = 16'h6946;
defparam \SIG_GEN|Ram0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneiv_lcell_comb \SIG_GEN|Ram0~51 (
// Equation(s):
// \SIG_GEN|Ram0~51_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~51_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~51 .lut_mask = 16'h65AA;
defparam \SIG_GEN|Ram0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~53 (
// Equation(s):
// \SIG_GEN|Ram0~53_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|Ram0~51_combout )))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram0~52_combout )))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram0~52_combout ),
	.datad(\SIG_GEN|Ram0~51_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~53_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~53 .lut_mask = 16'hAB89;
defparam \SIG_GEN|Ram0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~50 (
// Equation(s):
// \SIG_GEN|Ram0~50_combout  = \SIG_GEN|sineaddr [7] $ (((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [6])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] $ (\SIG_GEN|sineaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [6]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~50_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~50 .lut_mask = 16'h699A;
defparam \SIG_GEN|Ram0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneiv_lcell_comb \SIG_GEN|Ram0~55 (
// Equation(s):
// \SIG_GEN|Ram0~55_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram0~53_combout  & (\SIG_GEN|Ram0~54_combout )) # (!\SIG_GEN|Ram0~53_combout  & ((!\SIG_GEN|Ram0~50_combout ))))) # (!\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram0~53_combout ))))

	.dataa(\SIG_GEN|Ram0~54_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|Ram0~53_combout ),
	.datad(\SIG_GEN|Ram0~50_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~55_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~55 .lut_mask = 16'hB0BC;
defparam \SIG_GEN|Ram0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneiv_lcell_comb \SIG_GEN|Ram0~74 (
// Equation(s):
// \SIG_GEN|Ram0~74_combout  = (\SIG_GEN|Ram0~67_combout  & ((\SIG_GEN|Ram0~73_combout ) # ((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram0~67_combout  & (((\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram0~55_combout ))))

	.dataa(\SIG_GEN|Ram0~67_combout ),
	.datab(\SIG_GEN|Ram0~73_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram0~55_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~74_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~74 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~74_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~41_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~49_combout ))

	.dataa(\SIG_GEN|Ram0~49_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~41_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8 .lut_mask = 16'hF505;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~162 (
// Equation(s):
// \SIG_GEN|Ram1~162_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [0] & 
// ((\SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~162_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~162 .lut_mask = 16'h6A9C;
defparam \SIG_GEN|Ram1~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~161 (
// Equation(s):
// \SIG_GEN|Ram1~161_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [2] & 
// ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~161_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~161 .lut_mask = 16'h1886;
defparam \SIG_GEN|Ram1~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~163 (
// Equation(s):
// \SIG_GEN|Ram1~163_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [4]) # (\SIG_GEN|Ram1~161_combout )))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~162_combout  & (!\SIG_GEN|sineaddr [4])))

	.dataa(\SIG_GEN|Ram1~162_combout ),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~161_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~163_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~163 .lut_mask = 16'hCDC1;
defparam \SIG_GEN|Ram1~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~164 (
// Equation(s):
// \SIG_GEN|Ram1~164_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] $ (((\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~164_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~164 .lut_mask = 16'h19EC;
defparam \SIG_GEN|Ram1~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~160 (
// Equation(s):
// \SIG_GEN|Ram1~160_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] $ (((!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~160_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~160 .lut_mask = 16'hF836;
defparam \SIG_GEN|Ram1~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~165 (
// Equation(s):
// \SIG_GEN|Ram1~165_combout  = (\SIG_GEN|Ram1~163_combout  & (((!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~164_combout ))) # (!\SIG_GEN|Ram1~163_combout  & (((\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~160_combout ))))

	.dataa(\SIG_GEN|Ram1~163_combout ),
	.datab(\SIG_GEN|Ram1~164_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~160_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~165_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~165 .lut_mask = 16'h7A2A;
defparam \SIG_GEN|Ram1~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~167 (
// Equation(s):
// \SIG_GEN|Ram1~167_combout  = (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [4] $ (((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [5]))))) # (!\SIG_GEN|sineaddr [0] & (((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~167_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~167 .lut_mask = 16'h95FC;
defparam \SIG_GEN|Ram1~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~168 (
// Equation(s):
// \SIG_GEN|Ram1~168_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (\SIG_GEN|sineaddr [3] $ 
// (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~168_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~168 .lut_mask = 16'h6D52;
defparam \SIG_GEN|Ram1~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~169 (
// Equation(s):
// \SIG_GEN|Ram1~169_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1]) # ((\SIG_GEN|Ram1~167_combout )))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~168_combout ))))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|Ram1~167_combout ),
	.datad(\SIG_GEN|Ram1~168_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~169_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~169 .lut_mask = 16'hB9A8;
defparam \SIG_GEN|Ram1~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~170 (
// Equation(s):
// \SIG_GEN|Ram1~170_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [4] & 
// (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~170_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~170 .lut_mask = 16'h8E68;
defparam \SIG_GEN|Ram1~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~166 (
// Equation(s):
// \SIG_GEN|Ram1~166_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~166_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~166 .lut_mask = 16'h1502;
defparam \SIG_GEN|Ram1~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~171 (
// Equation(s):
// \SIG_GEN|Ram1~171_combout  = (\SIG_GEN|Ram1~169_combout  & (((\SIG_GEN|Ram1~170_combout )) # (!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|Ram1~169_combout  & (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~166_combout ))))

	.dataa(\SIG_GEN|Ram1~169_combout ),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|Ram1~170_combout ),
	.datad(\SIG_GEN|Ram1~166_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~171_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~171 .lut_mask = 16'hE6A2;
defparam \SIG_GEN|Ram1~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneiv_lcell_comb \SIG_GEN|Ram0~75 (
// Equation(s):
// \SIG_GEN|Ram0~75_combout  = (\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~165_combout ) # ((\SIG_GEN|sineaddr [7])))) # (!\SIG_GEN|sineaddr [6] & (((!\SIG_GEN|sineaddr [7] & \SIG_GEN|Ram1~171_combout ))))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram1~165_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~171_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~75_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~75 .lut_mask = 16'hADA8;
defparam \SIG_GEN|Ram0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~174 (
// Equation(s):
// \SIG_GEN|Ram1~174_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0])) # 
// (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~174_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~174 .lut_mask = 16'h499A;
defparam \SIG_GEN|Ram1~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~175 (
// Equation(s):
// \SIG_GEN|Ram1~175_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|sineaddr [0]))) # 
// (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~175_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~175 .lut_mask = 16'hC6B2;
defparam \SIG_GEN|Ram1~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~176 (
// Equation(s):
// \SIG_GEN|Ram1~176_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|Ram1~174_combout )) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~175_combout )))))

	.dataa(\SIG_GEN|Ram1~174_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram1~175_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~176_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~176 .lut_mask = 16'hD3D0;
defparam \SIG_GEN|Ram1~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~177 (
// Equation(s):
// \SIG_GEN|Ram1~177_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~177_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~177 .lut_mask = 16'h09FE;
defparam \SIG_GEN|Ram1~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~173 (
// Equation(s):
// \SIG_GEN|Ram1~173_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [5] & 
// ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~173_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~173 .lut_mask = 16'hF87E;
defparam \SIG_GEN|Ram1~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~178 (
// Equation(s):
// \SIG_GEN|Ram1~178_combout  = (\SIG_GEN|Ram1~176_combout  & ((\SIG_GEN|Ram1~177_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~176_combout  & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~173_combout ))))

	.dataa(\SIG_GEN|Ram1~176_combout ),
	.datab(\SIG_GEN|Ram1~177_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~173_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~178_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~178 .lut_mask = 16'h8ADA;
defparam \SIG_GEN|Ram1~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~154 (
// Equation(s):
// \SIG_GEN|Ram1~154_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [3]))) # 
// (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~154_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~154 .lut_mask = 16'h6D36;
defparam \SIG_GEN|Ram1~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~158 (
// Equation(s):
// \SIG_GEN|Ram1~158_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] $ (((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~158_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~158 .lut_mask = 16'h63A6;
defparam \SIG_GEN|Ram1~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~155 (
// Equation(s):
// \SIG_GEN|Ram1~155_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [3] & 
// (((\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~155_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~155 .lut_mask = 16'h1F80;
defparam \SIG_GEN|Ram1~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~156 (
// Equation(s):
// \SIG_GEN|Ram1~156_combout  = (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [5] $ (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~156_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~156 .lut_mask = 16'h9006;
defparam \SIG_GEN|Ram1~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~157 (
// Equation(s):
// \SIG_GEN|Ram1~157_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|Ram1~155_combout )) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~156_combout )))))

	.dataa(\SIG_GEN|Ram1~155_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram1~156_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~157_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~157 .lut_mask = 16'hD3D0;
defparam \SIG_GEN|Ram1~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~159 (
// Equation(s):
// \SIG_GEN|Ram1~159_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~157_combout  & ((\SIG_GEN|Ram1~158_combout ))) # (!\SIG_GEN|Ram1~157_combout  & (\SIG_GEN|Ram1~154_combout )))) # (!\SIG_GEN|sineaddr [4] & (((\SIG_GEN|Ram1~157_combout ))))

	.dataa(\SIG_GEN|Ram1~154_combout ),
	.datab(\SIG_GEN|Ram1~158_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~157_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~159_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~159 .lut_mask = 16'hCFA0;
defparam \SIG_GEN|Ram1~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|Ram0~76 (
// Equation(s):
// \SIG_GEN|Ram0~76_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~75_combout  & (\SIG_GEN|Ram1~178_combout )) # (!\SIG_GEN|Ram0~75_combout  & ((\SIG_GEN|Ram1~159_combout ))))) # (!\SIG_GEN|sineaddr [7] & (\SIG_GEN|Ram0~75_combout ))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram0~75_combout ),
	.datac(\SIG_GEN|Ram1~178_combout ),
	.datad(\SIG_GEN|Ram1~159_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~76_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~76 .lut_mask = 16'hE6C4;
defparam \SIG_GEN|Ram0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  = (\SIG_GEN|Ram0~76_combout  & !\SIG_GEN|q [0])

	.dataa(\SIG_GEN|Ram0~76_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10 .lut_mask = 16'h0A0A;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|Ram0~49_combout )) # (!\SIG_GEN|q [0] & ((!\SIG_GEN|Ram0~74_combout )))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram0~49_combout ),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~74_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9 .lut_mask = 16'hC0CF;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~74_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~76_combout ))

	.dataa(\SIG_GEN|Ram0~76_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~74_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10 .lut_mask = 16'hF505;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~201 (
// Equation(s):
// \SIG_GEN|Ram1~201_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5] $ ((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~201_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~201 .lut_mask = 16'h1066;
defparam \SIG_GEN|Ram1~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~200 (
// Equation(s):
// \SIG_GEN|Ram1~200_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5])) # (!\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]))) # 
// (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~200_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~200 .lut_mask = 16'hB82E;
defparam \SIG_GEN|Ram1~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~202 (
// Equation(s):
// \SIG_GEN|Ram1~202_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [3] & ((!\SIG_GEN|Ram1~200_combout ))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|Ram1~201_combout ))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~201_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~200_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~202_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~202 .lut_mask = 16'hA4F4;
defparam \SIG_GEN|Ram1~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~203 (
// Equation(s):
// \SIG_GEN|Ram1~203_combout  = (\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~203_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~203 .lut_mask = 16'h4406;
defparam \SIG_GEN|Ram1~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~199 (
// Equation(s):
// \SIG_GEN|Ram1~199_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & 
// !\SIG_GEN|sineaddr [1])) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [1])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~199_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~199 .lut_mask = 16'h1B62;
defparam \SIG_GEN|Ram1~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~204 (
// Equation(s):
// \SIG_GEN|Ram1~204_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~202_combout  & (!\SIG_GEN|Ram1~203_combout )) # (!\SIG_GEN|Ram1~202_combout  & ((!\SIG_GEN|Ram1~199_combout ))))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~202_combout ))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~202_combout ),
	.datac(\SIG_GEN|Ram1~203_combout ),
	.datad(\SIG_GEN|Ram1~199_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~204_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~204 .lut_mask = 16'h4C6E;
defparam \SIG_GEN|Ram1~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~193 (
// Equation(s):
// \SIG_GEN|Ram1~193_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0] & ((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [1]))) # 
// (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~193_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~193 .lut_mask = 16'h9774;
defparam \SIG_GEN|Ram1~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~194 (
// Equation(s):
// \SIG_GEN|Ram1~194_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [0] $ (((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~194_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~194 .lut_mask = 16'h1E00;
defparam \SIG_GEN|Ram1~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~195 (
// Equation(s):
// \SIG_GEN|Ram1~195_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [3] & (!\SIG_GEN|Ram1~193_combout )) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~194_combout )))))

	.dataa(\SIG_GEN|Ram1~193_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~194_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~195_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~195 .lut_mask = 16'hD3D0;
defparam \SIG_GEN|Ram1~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~196 (
// Equation(s):
// \SIG_GEN|Ram1~196_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1] $ (((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~196_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~196 .lut_mask = 16'h65A2;
defparam \SIG_GEN|Ram1~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~192 (
// Equation(s):
// \SIG_GEN|Ram1~192_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [5]) # (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~192_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~192 .lut_mask = 16'hBB28;
defparam \SIG_GEN|Ram1~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~197 (
// Equation(s):
// \SIG_GEN|Ram1~197_combout  = (\SIG_GEN|Ram1~195_combout  & (((!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~196_combout ))) # (!\SIG_GEN|Ram1~195_combout  & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~192_combout ))))

	.dataa(\SIG_GEN|Ram1~195_combout ),
	.datab(\SIG_GEN|Ram1~196_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~192_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~197_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~197 .lut_mask = 16'h2A7A;
defparam \SIG_GEN|Ram1~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~186 (
// Equation(s):
// \SIG_GEN|Ram1~186_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~186_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~186 .lut_mask = 16'h0662;
defparam \SIG_GEN|Ram1~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~190 (
// Equation(s):
// \SIG_GEN|Ram1~190_combout  = (\SIG_GEN|sineaddr [5] & (((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] & 
// \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~190_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~190 .lut_mask = 16'hBEA4;
defparam \SIG_GEN|Ram1~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~187 (
// Equation(s):
// \SIG_GEN|Ram1~187_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] $ (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~187_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~187 .lut_mask = 16'h4178;
defparam \SIG_GEN|Ram1~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~188 (
// Equation(s):
// \SIG_GEN|Ram1~188_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [0]) # ((!\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~188_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~188 .lut_mask = 16'hDE16;
defparam \SIG_GEN|Ram1~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~189 (
// Equation(s):
// \SIG_GEN|Ram1~189_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1] & (!\SIG_GEN|Ram1~187_combout )) # (!\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|Ram1~188_combout )))))

	.dataa(\SIG_GEN|Ram1~187_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram1~188_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~189_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~189 .lut_mask = 16'hD0D3;
defparam \SIG_GEN|Ram1~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~191 (
// Equation(s):
// \SIG_GEN|Ram1~191_combout  = (\SIG_GEN|Ram1~189_combout  & (((!\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|Ram1~190_combout )))) # (!\SIG_GEN|Ram1~189_combout  & (\SIG_GEN|Ram1~186_combout  & ((\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~186_combout ),
	.datab(\SIG_GEN|Ram1~190_combout ),
	.datac(\SIG_GEN|Ram1~189_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~191_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~191 .lut_mask = 16'h3AF0;
defparam \SIG_GEN|Ram1~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Ram0~77 (
// Equation(s):
// \SIG_GEN|Ram0~77_combout  = (\SIG_GEN|sineaddr [6] & (((\SIG_GEN|sineaddr [7]) # (\SIG_GEN|Ram1~191_combout )))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~197_combout  & (!\SIG_GEN|sineaddr [7])))

	.dataa(\SIG_GEN|sineaddr [6]),
	.datab(\SIG_GEN|Ram1~197_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~191_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~77_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~77 .lut_mask = 16'hAEA4;
defparam \SIG_GEN|Ram0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~182 (
// Equation(s):
// \SIG_GEN|Ram1~182_combout  = (\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2]) # ((\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~182_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~182 .lut_mask = 16'h7F4E;
defparam \SIG_GEN|Ram1~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~181 (
// Equation(s):
// \SIG_GEN|Ram1~181_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (!\SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [1] & 
// ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~181_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~181 .lut_mask = 16'h6186;
defparam \SIG_GEN|Ram1~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~183 (
// Equation(s):
// \SIG_GEN|Ram1~183_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [4]) # ((!\SIG_GEN|Ram1~181_combout )))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~182_combout )))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|Ram1~182_combout ),
	.datad(\SIG_GEN|Ram1~181_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~183_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~183 .lut_mask = 16'h98BA;
defparam \SIG_GEN|Ram1~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~184 (
// Equation(s):
// \SIG_GEN|Ram1~184_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] $ ((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~184_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~184 .lut_mask = 16'h94A4;
defparam \SIG_GEN|Ram1~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~180 (
// Equation(s):
// \SIG_GEN|Ram1~180_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [3] $ (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [3] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~180_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~180 .lut_mask = 16'h8208;
defparam \SIG_GEN|Ram1~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~185 (
// Equation(s):
// \SIG_GEN|Ram1~185_combout  = (\SIG_GEN|Ram1~183_combout  & (((!\SIG_GEN|Ram1~184_combout )) # (!\SIG_GEN|sineaddr [4]))) # (!\SIG_GEN|Ram1~183_combout  & (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~180_combout ))))

	.dataa(\SIG_GEN|Ram1~183_combout ),
	.datab(\SIG_GEN|sineaddr [4]),
	.datac(\SIG_GEN|Ram1~184_combout ),
	.datad(\SIG_GEN|Ram1~180_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~185_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~185 .lut_mask = 16'h6E2A;
defparam \SIG_GEN|Ram1~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Ram0~78 (
// Equation(s):
// \SIG_GEN|Ram0~78_combout  = (\SIG_GEN|sineaddr [7] & ((\SIG_GEN|Ram0~77_combout  & (\SIG_GEN|Ram1~204_combout )) # (!\SIG_GEN|Ram0~77_combout  & ((\SIG_GEN|Ram1~185_combout ))))) # (!\SIG_GEN|sineaddr [7] & (((\SIG_GEN|Ram0~77_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram1~204_combout ),
	.datac(\SIG_GEN|Ram0~77_combout ),
	.datad(\SIG_GEN|Ram1~185_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~78_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~78 .lut_mask = 16'hDAD0;
defparam \SIG_GEN|Ram0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~78_combout )

	.dataa(\SIG_GEN|q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|Ram0~78_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11 .lut_mask = 16'h5500;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~76_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~78_combout ))

	.dataa(\SIG_GEN|q [0]),
	.datab(\SIG_GEN|Ram0~78_combout ),
	.datac(\SIG_GEN|Ram0~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11 .lut_mask = 16'hB1B1;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~229 (
// Equation(s):
// \SIG_GEN|Ram1~229_combout  = (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [2]))))) # (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1])) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~229_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~229 .lut_mask = 16'hA5B8;
defparam \SIG_GEN|Ram1~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~226 (
// Equation(s):
// \SIG_GEN|Ram1~226_combout  = (\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [1] $ (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~226_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~226 .lut_mask = 16'h0960;
defparam \SIG_GEN|Ram1~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~227 (
// Equation(s):
// \SIG_GEN|Ram1~227_combout  = (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [2] $ (((!\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [1]))))) # (!\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [2] & (!\SIG_GEN|sineaddr [1])) # (!\SIG_GEN|sineaddr [2] & 
// ((\SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~227_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~227 .lut_mask = 16'h875C;
defparam \SIG_GEN|Ram1~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~228 (
// Equation(s):
// \SIG_GEN|Ram1~228_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~226_combout ) # ((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [3] & (((!\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~227_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram1~226_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~227_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~228_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~228 .lut_mask = 16'hADA8;
defparam \SIG_GEN|Ram1~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~225 (
// Equation(s):
// \SIG_GEN|Ram1~225_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~225_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~225 .lut_mask = 16'h90AC;
defparam \SIG_GEN|Ram1~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~230 (
// Equation(s):
// \SIG_GEN|Ram1~230_combout  = (\SIG_GEN|Ram1~228_combout  & ((\SIG_GEN|Ram1~229_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~228_combout  & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~225_combout ))))

	.dataa(\SIG_GEN|Ram1~229_combout ),
	.datab(\SIG_GEN|Ram1~228_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~225_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~230_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~230 .lut_mask = 16'h8CBC;
defparam \SIG_GEN|Ram1~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~219 (
// Equation(s):
// \SIG_GEN|Ram1~219_combout  = (\SIG_GEN|sineaddr [0] & ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [0] & (((\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~219_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~219 .lut_mask = 16'hEEF0;
defparam \SIG_GEN|Ram1~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~220 (
// Equation(s):
// \SIG_GEN|Ram1~220_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [1] & \SIG_GEN|sineaddr [5])) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~220_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~220 .lut_mask = 16'hC4AE;
defparam \SIG_GEN|Ram1~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~221 (
// Equation(s):
// \SIG_GEN|Ram1~221_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~219_combout ))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~220_combout ))))

	.dataa(\SIG_GEN|Ram1~219_combout ),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~220_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~221_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~221 .lut_mask = 16'hC7C4;
defparam \SIG_GEN|Ram1~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~222 (
// Equation(s):
// \SIG_GEN|Ram1~222_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [3] $ 
// (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~222_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~222 .lut_mask = 16'h16C4;
defparam \SIG_GEN|Ram1~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~218 (
// Equation(s):
// \SIG_GEN|Ram1~218_combout  = (\SIG_GEN|sineaddr [3] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~218_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~218 .lut_mask = 16'h0A58;
defparam \SIG_GEN|Ram1~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~223 (
// Equation(s):
// \SIG_GEN|Ram1~223_combout  = (\SIG_GEN|Ram1~221_combout  & ((\SIG_GEN|Ram1~222_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~221_combout  & (((\SIG_GEN|sineaddr [4] & !\SIG_GEN|Ram1~218_combout ))))

	.dataa(\SIG_GEN|Ram1~221_combout ),
	.datab(\SIG_GEN|Ram1~222_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~218_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~223_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~223 .lut_mask = 16'h8ADA;
defparam \SIG_GEN|Ram1~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~216 (
// Equation(s):
// \SIG_GEN|Ram1~216_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [1] $ (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [2]) # (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~216_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~216 .lut_mask = 16'h5FB4;
defparam \SIG_GEN|Ram1~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~214 (
// Equation(s):
// \SIG_GEN|Ram1~214_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [1]))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [1]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~214_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~214 .lut_mask = 16'h525E;
defparam \SIG_GEN|Ram1~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~213 (
// Equation(s):
// \SIG_GEN|Ram1~213_combout  = (\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [5] $ (\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~213_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~213 .lut_mask = 16'h3620;
defparam \SIG_GEN|Ram1~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~215 (
// Equation(s):
// \SIG_GEN|Ram1~215_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|Ram1~213_combout )))) # (!\SIG_GEN|sineaddr [3] & (!\SIG_GEN|Ram1~214_combout  & (!\SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|Ram1~214_combout ),
	.datab(\SIG_GEN|sineaddr [3]),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~213_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~215_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~215 .lut_mask = 16'hC1CD;
defparam \SIG_GEN|Ram1~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~212 (
// Equation(s):
// \SIG_GEN|Ram1~212_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|sineaddr [1]) # (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~212_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~212 .lut_mask = 16'h9340;
defparam \SIG_GEN|Ram1~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~217 (
// Equation(s):
// \SIG_GEN|Ram1~217_combout  = (\SIG_GEN|Ram1~215_combout  & ((\SIG_GEN|Ram1~216_combout ) # ((!\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|Ram1~215_combout  & (((\SIG_GEN|sineaddr [0] & \SIG_GEN|Ram1~212_combout ))))

	.dataa(\SIG_GEN|Ram1~216_combout ),
	.datab(\SIG_GEN|Ram1~215_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~212_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~217_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~217 .lut_mask = 16'hBC8C;
defparam \SIG_GEN|Ram1~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~79 (
// Equation(s):
// \SIG_GEN|Ram0~79_combout  = (\SIG_GEN|sineaddr [7] & (((\SIG_GEN|sineaddr [6])))) # (!\SIG_GEN|sineaddr [7] & ((\SIG_GEN|sineaddr [6] & ((\SIG_GEN|Ram1~217_combout ))) # (!\SIG_GEN|sineaddr [6] & (\SIG_GEN|Ram1~223_combout ))))

	.dataa(\SIG_GEN|sineaddr [7]),
	.datab(\SIG_GEN|Ram1~223_combout ),
	.datac(\SIG_GEN|sineaddr [6]),
	.datad(\SIG_GEN|Ram1~217_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~79_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~79 .lut_mask = 16'hF4A4;
defparam \SIG_GEN|Ram0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~210 (
// Equation(s):
// \SIG_GEN|Ram1~210_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|sineaddr [3]))) # 
// (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [0] & \SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~210_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~210 .lut_mask = 16'h247A;
defparam \SIG_GEN|Ram1~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~208 (
// Equation(s):
// \SIG_GEN|Ram1~208_combout  = (\SIG_GEN|sineaddr [0] & (\SIG_GEN|sineaddr [1] $ (((\SIG_GEN|sineaddr [5]) # (!\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [0] & (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [1]) # (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~208_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~208 .lut_mask = 16'h4876;
defparam \SIG_GEN|Ram1~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~207 (
// Equation(s):
// \SIG_GEN|Ram1~207_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [0]) # (\SIG_GEN|sineaddr [5] $ (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3]) # ((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~207_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~207 .lut_mask = 16'hFCB6;
defparam \SIG_GEN|Ram1~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~209 (
// Equation(s):
// \SIG_GEN|Ram1~209_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [4]) # (\SIG_GEN|Ram1~207_combout )))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|Ram1~208_combout  & (!\SIG_GEN|sineaddr [4])))

	.dataa(\SIG_GEN|sineaddr [2]),
	.datab(\SIG_GEN|Ram1~208_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~207_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~209_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~209 .lut_mask = 16'hAEA4;
defparam \SIG_GEN|Ram1~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~206 (
// Equation(s):
// \SIG_GEN|Ram1~206_combout  = (\SIG_GEN|sineaddr [0] & (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [0] & (((\SIG_GEN|sineaddr [5] & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~206_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~206 .lut_mask = 16'h0430;
defparam \SIG_GEN|Ram1~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~211 (
// Equation(s):
// \SIG_GEN|Ram1~211_combout  = (\SIG_GEN|Ram1~209_combout  & (((!\SIG_GEN|sineaddr [4])) # (!\SIG_GEN|Ram1~210_combout ))) # (!\SIG_GEN|Ram1~209_combout  & (((\SIG_GEN|sineaddr [4] & \SIG_GEN|Ram1~206_combout ))))

	.dataa(\SIG_GEN|Ram1~210_combout ),
	.datab(\SIG_GEN|Ram1~209_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~206_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~211_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~211 .lut_mask = 16'h7C4C;
defparam \SIG_GEN|Ram1~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneiv_lcell_comb \SIG_GEN|Ram0~80 (
// Equation(s):
// \SIG_GEN|Ram0~80_combout  = (\SIG_GEN|Ram0~79_combout  & ((\SIG_GEN|Ram1~230_combout ) # ((!\SIG_GEN|sineaddr [7])))) # (!\SIG_GEN|Ram0~79_combout  & (((\SIG_GEN|sineaddr [7] & \SIG_GEN|Ram1~211_combout ))))

	.dataa(\SIG_GEN|Ram1~230_combout ),
	.datab(\SIG_GEN|Ram0~79_combout ),
	.datac(\SIG_GEN|sineaddr [7]),
	.datad(\SIG_GEN|Ram1~211_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram0~80_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram0~80 .lut_mask = 16'hBC8C;
defparam \SIG_GEN|Ram0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~80_combout )

	.dataa(\SIG_GEN|q [0]),
	.datab(gnd),
	.datac(\SIG_GEN|Ram0~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12 .lut_mask = 16'h5050;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~105_combout )

	.dataa(\SIG_GEN|q [0]),
	.datab(gnd),
	.datac(\SIG_GEN|Ram0~105_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13 .lut_mask = 16'h5050;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout  = (\SIG_GEN|q [0] & ((\SIG_GEN|Ram0~78_combout ))) # (!\SIG_GEN|q [0] & (!\SIG_GEN|Ram0~80_combout ))

	.dataa(\SIG_GEN|q [0]),
	.datab(gnd),
	.datac(\SIG_GEN|Ram0~80_combout ),
	.datad(\SIG_GEN|Ram0~78_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12 .lut_mask = 16'hAF05;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  = (!\SIG_GEN|q [0] & \SIG_GEN|Ram0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|q [0]),
	.datad(\SIG_GEN|Ram0~131_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  = (\SIG_GEN|q [0] & (\SIG_GEN|Ram0~80_combout )) # (!\SIG_GEN|q [0] & ((!\SIG_GEN|Ram0~105_combout )))

	.dataa(\SIG_GEN|q [0]),
	.datab(\SIG_GEN|Ram0~80_combout ),
	.datac(\SIG_GEN|Ram0~105_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13 .lut_mask = 16'h8D8D;
defparam \SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[2]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[3]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[4]~11_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[5]~10_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[6]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[7]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[8]~7_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[9]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[11]~4_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~23 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[12]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  = ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout  $ 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 ))) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 )))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[13]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~27 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  = (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  & 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29  & VCC)) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 )))) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (GND)))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31  = CARRY((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout ))))

	.dataa(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_first_mod|out_bit[14]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  = ((\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  $ (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  $ 
// (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 )))) # (GND)
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33  = CARRY((\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 )) # (!\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 ))))

	.dataa(\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~31 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  = (\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (GND))))) # 
// (!\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & ((\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33  & VCC)) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ))))
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~35  = CARRY((\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & ((!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # 
// (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ))) # (!\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  & (!\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & 
// !\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 )))

	.dataa(\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h692B;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  = \SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout  $ (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~35  $ 
// (\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ))

	.dataa(\SIG_GEN|Mult1|mult_core|$00033|out_bit[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SIG_GEN|Mult1|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.cin(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~35 ),
	.combout(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hA55A;
defparam \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~2 (
// Equation(s):
// \SIG_GEN|Ram1~2_combout  = (\SIG_GEN|cosaddr [7] & ((!\SIG_GEN|cosaddr [6]) # (!\SIG_GEN|Ram1~1_combout )))

	.dataa(\SIG_GEN|Ram1~1_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~2 .lut_mask = 16'h4C4C;
defparam \SIG_GEN|Ram1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  = (!\SIG_GEN|i [2] & (\SIG_GEN|cosaddr [7] & ((!\SIG_GEN|cosaddr [6]) # (!\SIG_GEN|Ram1~1_combout ))))

	.dataa(\SIG_GEN|Ram1~1_combout ),
	.datab(\SIG_GEN|i [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0 .lut_mask = 16'h1300;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~7 (
// Equation(s):
// \SIG_GEN|Ram1~7_combout  = (\SIG_GEN|cosaddr [7] & (!\SIG_GEN|Ram1~6_combout )) # (!\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~3_combout ) # (\SIG_GEN|sineaddr [5]))))

	.dataa(\SIG_GEN|Ram1~6_combout ),
	.datab(\SIG_GEN|Ram1~3_combout ),
	.datac(\SIG_GEN|sineaddr [5]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~7 .lut_mask = 16'h55FC;
defparam \SIG_GEN|Ram1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~10 (
// Equation(s):
// \SIG_GEN|Ram1~10_combout  = (\SIG_GEN|cosaddr [6] & (((\SIG_GEN|Ram1~7_combout )))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~9_combout  $ (((\SIG_GEN|cosaddr [7])))))

	.dataa(\SIG_GEN|Ram1~9_combout ),
	.datab(\SIG_GEN|Ram1~7_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~10 .lut_mask = 16'hC5CA;
defparam \SIG_GEN|Ram1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~10_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~10_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1 .lut_mask = 16'h3300;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~2_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~10_combout ))

	.dataa(\SIG_GEN|Ram1~10_combout ),
	.datab(\SIG_GEN|Ram1~2_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0 .lut_mask = 16'hCACA;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~17 (
// Equation(s):
// \SIG_GEN|Ram1~17_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~14_combout ))) # (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~16_combout ))))

	.dataa(\SIG_GEN|Ram1~16_combout ),
	.datab(\SIG_GEN|Ram1~14_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~17_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~17 .lut_mask = 16'hC0A0;
defparam \SIG_GEN|Ram1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~20 (
// Equation(s):
// \SIG_GEN|Ram1~20_combout  = (\SIG_GEN|Ram1~17_combout ) # ((!\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (\SIG_GEN|Ram1~19_combout ))))

	.dataa(\SIG_GEN|Ram1~17_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~19_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~20_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~20 .lut_mask = 16'hABAE;
defparam \SIG_GEN|Ram1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~20_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(\SIG_GEN|Ram1~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2 .lut_mask = 16'h3030;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout  = (\SIG_GEN|i [0] & (\SIG_GEN|Ram1~10_combout )) # (!\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~20_combout )))

	.dataa(\SIG_GEN|Ram1~10_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~20_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1 .lut_mask = 16'hAFA0;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~34 (
// Equation(s):
// \SIG_GEN|Ram1~34_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~33_combout )) # (!\SIG_GEN|cosaddr [6] & ((!\SIG_GEN|Ram1~30_combout )))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~33_combout ),
	.datad(\SIG_GEN|Ram1~30_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~34_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~34 .lut_mask = 16'h80C4;
defparam \SIG_GEN|Ram1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~31 (
// Equation(s):
// \SIG_GEN|Ram1~31_combout  = (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~25_combout ))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~30_combout ))))

	.dataa(\SIG_GEN|Ram1~30_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~25_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~31_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~31 .lut_mask = 16'h3202;
defparam \SIG_GEN|Ram1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  = (!\SIG_GEN|i [2] & ((\SIG_GEN|Ram1~34_combout ) # (\SIG_GEN|Ram1~31_combout )))

	.dataa(\SIG_GEN|Ram1~34_combout ),
	.datab(\SIG_GEN|i [2]),
	.datac(\SIG_GEN|Ram1~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3 .lut_mask = 16'h3232;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~45 (
// Equation(s):
// \SIG_GEN|Ram1~45_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~39_combout )) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~44_combout )))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~39_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~44_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~45_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~45 .lut_mask = 16'h8A80;
defparam \SIG_GEN|Ram1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~52 (
// Equation(s):
// \SIG_GEN|Ram1~52_combout  = (\SIG_GEN|Ram1~45_combout ) # ((!\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~51_combout  $ (\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~51_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~45_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~52_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~52 .lut_mask = 16'hFF14;
defparam \SIG_GEN|Ram1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(\SIG_GEN|Ram1~52_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  = (\SIG_GEN|i [0] & (((\SIG_GEN|Ram1~20_combout )))) # (!\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~34_combout ) # ((\SIG_GEN|Ram1~31_combout ))))

	.dataa(\SIG_GEN|Ram1~34_combout ),
	.datab(\SIG_GEN|Ram1~31_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~20_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2 .lut_mask = 16'hFE0E;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~34_combout ) # ((\SIG_GEN|Ram1~31_combout )))) # (!\SIG_GEN|i [0] & (((\SIG_GEN|Ram1~52_combout ))))

	.dataa(\SIG_GEN|Ram1~34_combout ),
	.datab(\SIG_GEN|Ram1~31_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~52_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3 .lut_mask = 16'hEFE0;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~68 (
// Equation(s):
// \SIG_GEN|Ram1~68_combout  = (\SIG_GEN|cosaddr [6] & (((!\SIG_GEN|cosaddr [7] & \SIG_GEN|Ram1~67_combout )))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~64_combout ) # ((\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~64_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~67_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~68_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~68 .lut_mask = 16'h5E54;
defparam \SIG_GEN|Ram1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~72 (
// Equation(s):
// \SIG_GEN|Ram1~72_combout  = (\SIG_GEN|Ram1~68_combout  & ((\SIG_GEN|Ram1~71_combout ) # ((!\SIG_GEN|cosaddr [7])))) # (!\SIG_GEN|Ram1~68_combout  & (((\SIG_GEN|cosaddr [7] & \SIG_GEN|Ram1~58_combout ))))

	.dataa(\SIG_GEN|Ram1~68_combout ),
	.datab(\SIG_GEN|Ram1~71_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~58_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~72_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~72 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~72_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(\SIG_GEN|Ram1~72_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~80 (
// Equation(s):
// \SIG_GEN|Ram1~80_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [2] $ (\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [1] $ (((\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~80_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~80 .lut_mask = 16'h7814;
defparam \SIG_GEN|Ram1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~92 (
// Equation(s):
// \SIG_GEN|Ram1~92_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3])) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [3])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~92_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~92 .lut_mask = 16'h0FA0;
defparam \SIG_GEN|Ram1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~93 (
// Equation(s):
// \SIG_GEN|Ram1~93_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~80_combout )) # (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~92_combout )))))

	.dataa(\SIG_GEN|Ram1~80_combout ),
	.datab(\SIG_GEN|Ram1~92_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~93_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~93 .lut_mask = 16'hF50C;
defparam \SIG_GEN|Ram1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~79 (
// Equation(s):
// \SIG_GEN|Ram1~79_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [1] $ (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]) # (\SIG_GEN|sineaddr [2] $ (!\SIG_GEN|sineaddr [1]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~79_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~79 .lut_mask = 16'hD7E1;
defparam \SIG_GEN|Ram1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~94 (
// Equation(s):
// \SIG_GEN|Ram1~94_combout  = (\SIG_GEN|sineaddr [1] & ((!\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [3]))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(gnd),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~94_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~94 .lut_mask = 16'h05F0;
defparam \SIG_GEN|Ram1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~95 (
// Equation(s):
// \SIG_GEN|Ram1~95_combout  = (\SIG_GEN|Ram1~93_combout  & (((\SIG_GEN|Ram1~94_combout ) # (!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~93_combout  & (\SIG_GEN|Ram1~79_combout  & (\SIG_GEN|sineaddr [4])))

	.dataa(\SIG_GEN|Ram1~93_combout ),
	.datab(\SIG_GEN|Ram1~79_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~94_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~95_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~95 .lut_mask = 16'hEA4A;
defparam \SIG_GEN|Ram1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~85 (
// Equation(s):
// \SIG_GEN|Ram1~85_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|cosaddr [6]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~85_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~85 .lut_mask = 16'h6584;
defparam \SIG_GEN|Ram1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~89 (
// Equation(s):
// \SIG_GEN|Ram1~89_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|cosaddr [6])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~89_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~89 .lut_mask = 16'h21A6;
defparam \SIG_GEN|Ram1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~86 (
// Equation(s):
// \SIG_GEN|Ram1~86_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~86_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~86 .lut_mask = 16'h83C1;
defparam \SIG_GEN|Ram1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~87 (
// Equation(s):
// \SIG_GEN|Ram1~87_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|cosaddr [6]))))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5]) # ((!\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~87_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~87 .lut_mask = 16'h66C7;
defparam \SIG_GEN|Ram1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~88 (
// Equation(s):
// \SIG_GEN|Ram1~88_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|Ram1~86_combout ) # ((\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|sineaddr [1] & \SIG_GEN|Ram1~87_combout ))))

	.dataa(\SIG_GEN|Ram1~86_combout ),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram1~87_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~88_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~88 .lut_mask = 16'hCBC8;
defparam \SIG_GEN|Ram1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~90 (
// Equation(s):
// \SIG_GEN|Ram1~90_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~88_combout  & ((!\SIG_GEN|Ram1~89_combout ))) # (!\SIG_GEN|Ram1~88_combout  & (!\SIG_GEN|Ram1~85_combout )))) # (!\SIG_GEN|sineaddr [1] & (((\SIG_GEN|Ram1~88_combout ))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|Ram1~85_combout ),
	.datac(\SIG_GEN|Ram1~89_combout ),
	.datad(\SIG_GEN|Ram1~88_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~90_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~90 .lut_mask = 16'h5F22;
defparam \SIG_GEN|Ram1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~81 (
// Equation(s):
// \SIG_GEN|Ram1~81_combout  = (\SIG_GEN|sineaddr [1] & (\SIG_GEN|cosaddr [6] & (!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [3]))) # (!\SIG_GEN|sineaddr [1] & (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~81_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~81 .lut_mask = 16'h0D20;
defparam \SIG_GEN|Ram1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~82 (
// Equation(s):
// \SIG_GEN|Ram1~82_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~80_combout )) # (!\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~81_combout )))))

	.dataa(\SIG_GEN|Ram1~80_combout ),
	.datab(\SIG_GEN|Ram1~81_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~82_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~82 .lut_mask = 16'hFA03;
defparam \SIG_GEN|Ram1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~83 (
// Equation(s):
// \SIG_GEN|Ram1~83_combout  = (\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [3])))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~83_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~83 .lut_mask = 16'h04F0;
defparam \SIG_GEN|Ram1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~84 (
// Equation(s):
// \SIG_GEN|Ram1~84_combout  = (\SIG_GEN|Ram1~82_combout  & (((!\SIG_GEN|Ram1~83_combout ) # (!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~82_combout  & (!\SIG_GEN|Ram1~79_combout  & (\SIG_GEN|sineaddr [4])))

	.dataa(\SIG_GEN|Ram1~82_combout ),
	.datab(\SIG_GEN|Ram1~79_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~83_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~84_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~84 .lut_mask = 16'h1ABA;
defparam \SIG_GEN|Ram1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~91 (
// Equation(s):
// \SIG_GEN|Ram1~91_combout  = (\SIG_GEN|cosaddr [7] & (((\SIG_GEN|sineaddr [0])))) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|Ram1~84_combout ))) # (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|Ram1~90_combout ))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~90_combout ),
	.datac(\SIG_GEN|sineaddr [0]),
	.datad(\SIG_GEN|Ram1~84_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~91_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~91 .lut_mask = 16'hF4A4;
defparam \SIG_GEN|Ram1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~75 (
// Equation(s):
// \SIG_GEN|Ram1~75_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [5] $ (((\SIG_GEN|cosaddr [6] & !\SIG_GEN|sineaddr [3]))))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [3]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~75_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~75 .lut_mask = 16'h9928;
defparam \SIG_GEN|Ram1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~74 (
// Equation(s):
// \SIG_GEN|Ram1~74_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [4]) # (!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~74_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~74 .lut_mask = 16'h83C1;
defparam \SIG_GEN|Ram1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~76 (
// Equation(s):
// \SIG_GEN|Ram1~76_combout  = (\SIG_GEN|sineaddr [1] & (((\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [1] & ((\SIG_GEN|sineaddr [2] & ((!\SIG_GEN|Ram1~74_combout ))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|Ram1~75_combout ))))

	.dataa(\SIG_GEN|sineaddr [1]),
	.datab(\SIG_GEN|Ram1~75_combout ),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|Ram1~74_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~76_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~76 .lut_mask = 16'hA4F4;
defparam \SIG_GEN|Ram1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~77 (
// Equation(s):
// \SIG_GEN|Ram1~77_combout  = (\SIG_GEN|sineaddr [5] & (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|cosaddr [6])))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [3])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~77_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~77 .lut_mask = 16'h21A6;
defparam \SIG_GEN|Ram1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~73 (
// Equation(s):
// \SIG_GEN|Ram1~73_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [3]) # (!\SIG_GEN|cosaddr [6]))))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [3] & (\SIG_GEN|sineaddr [4] $ (!\SIG_GEN|cosaddr [6]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [5]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [3]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~73_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~73 .lut_mask = 16'h6584;
defparam \SIG_GEN|Ram1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~78 (
// Equation(s):
// \SIG_GEN|Ram1~78_combout  = (\SIG_GEN|Ram1~76_combout  & ((\SIG_GEN|Ram1~77_combout ) # ((!\SIG_GEN|sineaddr [1])))) # (!\SIG_GEN|Ram1~76_combout  & (((\SIG_GEN|sineaddr [1] & \SIG_GEN|Ram1~73_combout ))))

	.dataa(\SIG_GEN|Ram1~76_combout ),
	.datab(\SIG_GEN|Ram1~77_combout ),
	.datac(\SIG_GEN|sineaddr [1]),
	.datad(\SIG_GEN|Ram1~73_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~78_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~78 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~96 (
// Equation(s):
// \SIG_GEN|Ram1~96_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~91_combout  & (\SIG_GEN|Ram1~95_combout )) # (!\SIG_GEN|Ram1~91_combout  & ((\SIG_GEN|Ram1~78_combout ))))) # (!\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~91_combout ))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~95_combout ),
	.datac(\SIG_GEN|Ram1~91_combout ),
	.datad(\SIG_GEN|Ram1~78_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~96_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~96 .lut_mask = 16'hDAD0;
defparam \SIG_GEN|Ram1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  = (\SIG_GEN|Ram1~96_combout  & !\SIG_GEN|i [2])

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~96_combout ),
	.datac(\SIG_GEN|i [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6 .lut_mask = 16'h0C0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~52_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~72_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~72_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~52_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4 .lut_mask = 16'hFC0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~72_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~96_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~96_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~72_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5 .lut_mask = 16'hFC0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~107 (
// Equation(s):
// \SIG_GEN|Ram1~107_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~105_combout )) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~106_combout )))))

	.dataa(\SIG_GEN|Ram1~105_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~106_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~107_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~107 .lut_mask = 16'hB080;
defparam \SIG_GEN|Ram1~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~109 (
// Equation(s):
// \SIG_GEN|Ram1~109_combout  = (\SIG_GEN|Ram1~107_combout ) # ((!\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (!\SIG_GEN|Ram1~108_combout ))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~107_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~108_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~109_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~109 .lut_mask = 16'hCECD;
defparam \SIG_GEN|Ram1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~104 (
// Equation(s):
// \SIG_GEN|Ram1~104_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~103_combout ))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~102_combout ))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~102_combout ),
	.datad(\SIG_GEN|Ram1~103_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~104_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~104 .lut_mask = 16'h369C;
defparam \SIG_GEN|Ram1~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~110 (
// Equation(s):
// \SIG_GEN|Ram1~110_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~104_combout ))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|Ram1~109_combout ))))

	.dataa(\SIG_GEN|Ram1~109_combout ),
	.datab(\SIG_GEN|Ram1~104_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~110_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~110 .lut_mask = 16'hFC0A;
defparam \SIG_GEN|Ram1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~113 (
// Equation(s):
// \SIG_GEN|Ram1~113_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~112_combout )) # (!\SIG_GEN|cosaddr [6] & ((!\SIG_GEN|Ram1~111_combout )))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~112_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~111_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~113_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~113 .lut_mask = 16'h6A65;
defparam \SIG_GEN|Ram1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~99 (
// Equation(s):
// \SIG_GEN|Ram1~99_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & ((!\SIG_GEN|Ram1~98_combout ))) # (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~97_combout ))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~97_combout ),
	.datac(\SIG_GEN|Ram1~98_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~99_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~99 .lut_mask = 16'h0A88;
defparam \SIG_GEN|Ram1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~101 (
// Equation(s):
// \SIG_GEN|Ram1~101_combout  = (\SIG_GEN|Ram1~99_combout ) # ((!\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~100_combout  $ (!\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~99_combout ),
	.datac(\SIG_GEN|Ram1~100_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~101_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~101 .lut_mask = 16'hDCCD;
defparam \SIG_GEN|Ram1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~114 (
// Equation(s):
// \SIG_GEN|Ram1~114_combout  = (\SIG_GEN|Ram1~110_combout  & ((\SIG_GEN|Ram1~113_combout ) # ((!\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|Ram1~110_combout  & (((\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram1~101_combout ))))

	.dataa(\SIG_GEN|Ram1~110_combout ),
	.datab(\SIG_GEN|Ram1~113_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~101_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~114_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~114 .lut_mask = 16'hDA8A;
defparam \SIG_GEN|Ram1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~114_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(\SIG_GEN|Ram1~114_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout  = (\SIG_GEN|i [0] & (\SIG_GEN|Ram1~96_combout )) # (!\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~114_combout )))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~96_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~114_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6 .lut_mask = 16'hCFC0;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~125 (
// Equation(s):
// \SIG_GEN|Ram1~125_combout  = (\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~124_combout )))) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|sineaddr [5]) # ((\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|Ram1~124_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~125_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~125 .lut_mask = 16'hFE32;
defparam \SIG_GEN|Ram1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~126 (
// Equation(s):
// \SIG_GEN|Ram1~126_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~125_combout )) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] $ (!\SIG_GEN|Ram1~123_combout ))))

	.dataa(\SIG_GEN|Ram1~125_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~123_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~126_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~126 .lut_mask = 16'hACA3;
defparam \SIG_GEN|Ram1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~122 (
// Equation(s):
// \SIG_GEN|Ram1~122_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|cosaddr [6] & (!\SIG_GEN|Ram1~120_combout )) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~121_combout )))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~120_combout ),
	.datad(\SIG_GEN|Ram1~121_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~122_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~122 .lut_mask = 16'h93C6;
defparam \SIG_GEN|Ram1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~127 (
// Equation(s):
// \SIG_GEN|Ram1~127_combout  = (\SIG_GEN|sineaddr [3] & (((\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|sineaddr [3] & ((\SIG_GEN|sineaddr [4] & ((\SIG_GEN|Ram1~122_combout ))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~126_combout ))))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram1~126_combout ),
	.datac(\SIG_GEN|sineaddr [4]),
	.datad(\SIG_GEN|Ram1~122_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~127_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~127 .lut_mask = 16'hF4A4;
defparam \SIG_GEN|Ram1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~117 (
// Equation(s):
// \SIG_GEN|Ram1~117_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~115_combout )) # (!\SIG_GEN|cosaddr [7] & ((!\SIG_GEN|Ram1~116_combout )))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~115_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~116_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~117_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~117 .lut_mask = 16'h80D0;
defparam \SIG_GEN|Ram1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~119 (
// Equation(s):
// \SIG_GEN|Ram1~119_combout  = (\SIG_GEN|Ram1~117_combout ) # ((!\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (!\SIG_GEN|Ram1~118_combout ))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~117_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~118_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~119_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~119 .lut_mask = 16'hCECD;
defparam \SIG_GEN|Ram1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~130 (
// Equation(s):
// \SIG_GEN|Ram1~130_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~129_combout )) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~128_combout )))))

	.dataa(\SIG_GEN|Ram1~129_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~128_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~130_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~130 .lut_mask = 16'h636C;
defparam \SIG_GEN|Ram1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~131 (
// Equation(s):
// \SIG_GEN|Ram1~131_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~127_combout  & ((\SIG_GEN|Ram1~130_combout ))) # (!\SIG_GEN|Ram1~127_combout  & (\SIG_GEN|Ram1~119_combout )))) # (!\SIG_GEN|sineaddr [3] & (\SIG_GEN|Ram1~127_combout ))

	.dataa(\SIG_GEN|sineaddr [3]),
	.datab(\SIG_GEN|Ram1~127_combout ),
	.datac(\SIG_GEN|Ram1~119_combout ),
	.datad(\SIG_GEN|Ram1~130_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~131_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~131 .lut_mask = 16'hEC64;
defparam \SIG_GEN|Ram1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~131_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~131_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8 .lut_mask = 16'h3300;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~133 (
// Equation(s):
// \SIG_GEN|Ram1~133_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|sineaddr [2] & (!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0])) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [6] $ (!\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~133_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~133 .lut_mask = 16'h96A9;
defparam \SIG_GEN|Ram1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~134 (
// Equation(s):
// \SIG_GEN|Ram1~134_combout  = (\SIG_GEN|cosaddr [6] & ((\SIG_GEN|cosaddr [7] & (!\SIG_GEN|sineaddr [2] & !\SIG_GEN|sineaddr [0])) # (!\SIG_GEN|cosaddr [7] & (\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|cosaddr [6] & (\SIG_GEN|cosaddr [7] $ (\SIG_GEN|sineaddr 
// [2] $ (!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~134_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~134 .lut_mask = 16'h4669;
defparam \SIG_GEN|Ram1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~135 (
// Equation(s):
// \SIG_GEN|Ram1~135_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [5] & (!\SIG_GEN|Ram1~133_combout )) # (!\SIG_GEN|sineaddr [5] & ((!\SIG_GEN|Ram1~134_combout )))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~133_combout ),
	.datac(\SIG_GEN|Ram1~134_combout ),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~135_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~135 .lut_mask = 16'hBB05;
defparam \SIG_GEN|Ram1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~132 (
// Equation(s):
// \SIG_GEN|Ram1~132_combout  = \SIG_GEN|cosaddr [7] $ (((!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~132_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~132 .lut_mask = 16'hA6A5;
defparam \SIG_GEN|Ram1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~136 (
// Equation(s):
// \SIG_GEN|Ram1~136_combout  = \SIG_GEN|cosaddr [7] $ (\SIG_GEN|cosaddr [6] $ (((\SIG_GEN|sineaddr [0]) # (!\SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~136_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~136 .lut_mask = 16'hA569;
defparam \SIG_GEN|Ram1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~137 (
// Equation(s):
// \SIG_GEN|Ram1~137_combout  = (\SIG_GEN|Ram1~135_combout  & (((\SIG_GEN|Ram1~136_combout ) # (!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~135_combout  & (\SIG_GEN|Ram1~132_combout  & ((\SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~135_combout ),
	.datab(\SIG_GEN|Ram1~132_combout ),
	.datac(\SIG_GEN|Ram1~136_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~137_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~137 .lut_mask = 16'hE4AA;
defparam \SIG_GEN|Ram1~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~300 (
// Equation(s):
// \SIG_GEN|Ram1~300_combout  = \SIG_GEN|cosaddr [7] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0])))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(gnd),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~300_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~300 .lut_mask = 16'hA5AA;
defparam \SIG_GEN|Ram1~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~301 (
// Equation(s):
// \SIG_GEN|Ram1~301_combout  = (\SIG_GEN|sineaddr [4] & (((\SIG_GEN|sineaddr [5])))) # (!\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~300_combout  $ (((!\SIG_GEN|sineaddr [2] & \SIG_GEN|sineaddr [5])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|Ram1~300_combout ),
	.datac(\SIG_GEN|sineaddr [2]),
	.datad(\SIG_GEN|sineaddr [5]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~301_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~301 .lut_mask = 16'hEB44;
defparam \SIG_GEN|Ram1~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~151 (
// Equation(s):
// \SIG_GEN|Ram1~151_combout  = \SIG_GEN|cosaddr [7] $ (((\SIG_GEN|cosaddr [6] & (\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|cosaddr [6] & ((!\SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~151_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~151 .lut_mask = 16'h6A65;
defparam \SIG_GEN|Ram1~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~150 (
// Equation(s):
// \SIG_GEN|Ram1~150_combout  = (\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [7] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0]))))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [7] & (!\SIG_GEN|cosaddr [6])))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~150_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~150 .lut_mask = 16'h868A;
defparam \SIG_GEN|Ram1~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Ram1~152 (
// Equation(s):
// \SIG_GEN|Ram1~152_combout  = (\SIG_GEN|Ram1~301_combout  & ((\SIG_GEN|Ram1~151_combout ) # ((!\SIG_GEN|sineaddr [4])))) # (!\SIG_GEN|Ram1~301_combout  & (((!\SIG_GEN|Ram1~150_combout  & \SIG_GEN|sineaddr [4]))))

	.dataa(\SIG_GEN|Ram1~301_combout ),
	.datab(\SIG_GEN|Ram1~151_combout ),
	.datac(\SIG_GEN|Ram1~150_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~152_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~152 .lut_mask = 16'h8DAA;
defparam \SIG_GEN|Ram1~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneiv_lcell_comb \SIG_GEN|Ram1~141 (
// Equation(s):
// \SIG_GEN|Ram1~141_combout  = (\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] & (\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [5] & (\SIG_GEN|sineaddr [2] $ (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0])))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~141_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~141 .lut_mask = 16'hC144;
defparam \SIG_GEN|Ram1~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneiv_lcell_comb \SIG_GEN|Ram1~138 (
// Equation(s):
// \SIG_GEN|Ram1~138_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|sineaddr [5] & \SIG_GEN|sineaddr [0])) # (!\SIG_GEN|cosaddr [6]))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~138_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~138 .lut_mask = 16'h8F0C;
defparam \SIG_GEN|Ram1~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Ram1~139 (
// Equation(s):
// \SIG_GEN|Ram1~139_combout  = (\SIG_GEN|sineaddr [2] & ((\SIG_GEN|sineaddr [5] & ((\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [5] & (!\SIG_GEN|cosaddr [6])))) # (!\SIG_GEN|sineaddr [2] & (((!\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|sineaddr [2]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [0]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~139_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~139 .lut_mask = 16'h8F04;
defparam \SIG_GEN|Ram1~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~140 (
// Equation(s):
// \SIG_GEN|Ram1~140_combout  = (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|cosaddr [7] & (\SIG_GEN|Ram1~138_combout )) # (!\SIG_GEN|cosaddr [7] & ((!\SIG_GEN|Ram1~139_combout )))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~138_combout ),
	.datac(\SIG_GEN|Ram1~139_combout ),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~140_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~140 .lut_mask = 16'h008D;
defparam \SIG_GEN|Ram1~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneiv_lcell_comb \SIG_GEN|Ram1~142 (
// Equation(s):
// \SIG_GEN|Ram1~142_combout  = (\SIG_GEN|Ram1~140_combout ) # ((\SIG_GEN|sineaddr [4] & (\SIG_GEN|Ram1~141_combout  $ (\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|Ram1~141_combout ),
	.datab(\SIG_GEN|Ram1~140_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|sineaddr [4]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~142_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~142 .lut_mask = 16'hDECC;
defparam \SIG_GEN|Ram1~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneiv_lcell_comb \SIG_GEN|Ram1~144 (
// Equation(s):
// \SIG_GEN|Ram1~144_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|cosaddr [6]) # ((!\SIG_GEN|sineaddr [0] & !\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|cosaddr [6] & ((\SIG_GEN|sineaddr [2]))) # (!\SIG_GEN|cosaddr [6] & 
// (\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~144_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~144 .lut_mask = 16'hF4A6;
defparam \SIG_GEN|Ram1~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneiv_lcell_comb \SIG_GEN|Ram1~145 (
// Equation(s):
// \SIG_GEN|Ram1~145_combout  = (\SIG_GEN|sineaddr [4] & ((\SIG_GEN|cosaddr [6] $ (\SIG_GEN|sineaddr [2])) # (!\SIG_GEN|sineaddr [0]))) # (!\SIG_GEN|sineaddr [4] & (!\SIG_GEN|cosaddr [6] & ((!\SIG_GEN|sineaddr [2]) # (!\SIG_GEN|sineaddr [0]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~145_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~145 .lut_mask = 16'h2BA7;
defparam \SIG_GEN|Ram1~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneiv_lcell_comb \SIG_GEN|Ram1~146 (
// Equation(s):
// \SIG_GEN|Ram1~146_combout  = (\SIG_GEN|sineaddr [5] & ((\SIG_GEN|Ram1~144_combout ) # ((\SIG_GEN|cosaddr [7])))) # (!\SIG_GEN|sineaddr [5] & (((\SIG_GEN|Ram1~145_combout  & !\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|sineaddr [5]),
	.datab(\SIG_GEN|Ram1~144_combout ),
	.datac(\SIG_GEN|Ram1~145_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~146_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~146 .lut_mask = 16'hAAD8;
defparam \SIG_GEN|Ram1~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~143 (
// Equation(s):
// \SIG_GEN|Ram1~143_combout  = (\SIG_GEN|sineaddr [4] & (\SIG_GEN|sineaddr [0] & (\SIG_GEN|cosaddr [6] $ (!\SIG_GEN|sineaddr [2])))) # (!\SIG_GEN|sineaddr [4] & ((\SIG_GEN|sineaddr [0] & ((\SIG_GEN|cosaddr [6]) # (\SIG_GEN|sineaddr [2]))) # 
// (!\SIG_GEN|sineaddr [0] & (\SIG_GEN|cosaddr [6] & \SIG_GEN|sineaddr [2]))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~143_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~143 .lut_mask = 16'hD448;
defparam \SIG_GEN|Ram1~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneiv_lcell_comb \SIG_GEN|Ram1~147 (
// Equation(s):
// \SIG_GEN|Ram1~147_combout  = (\SIG_GEN|sineaddr [2] & (((\SIG_GEN|cosaddr [6])))) # (!\SIG_GEN|sineaddr [2] & (\SIG_GEN|sineaddr [4] $ (((\SIG_GEN|sineaddr [0] & !\SIG_GEN|cosaddr [6])))))

	.dataa(\SIG_GEN|sineaddr [4]),
	.datab(\SIG_GEN|sineaddr [0]),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|sineaddr [2]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~147_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~147 .lut_mask = 16'hF0A6;
defparam \SIG_GEN|Ram1~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~148 (
// Equation(s):
// \SIG_GEN|Ram1~148_combout  = (\SIG_GEN|Ram1~146_combout  & (((!\SIG_GEN|cosaddr [7]) # (!\SIG_GEN|Ram1~147_combout )))) # (!\SIG_GEN|Ram1~146_combout  & (\SIG_GEN|Ram1~143_combout  & ((\SIG_GEN|cosaddr [7]))))

	.dataa(\SIG_GEN|Ram1~146_combout ),
	.datab(\SIG_GEN|Ram1~143_combout ),
	.datac(\SIG_GEN|Ram1~147_combout ),
	.datad(\SIG_GEN|cosaddr [7]),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~148_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~148 .lut_mask = 16'h4EAA;
defparam \SIG_GEN|Ram1~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~149 (
// Equation(s):
// \SIG_GEN|Ram1~149_combout  = (\SIG_GEN|sineaddr [1] & ((\SIG_GEN|Ram1~142_combout ) # ((\SIG_GEN|sineaddr [3])))) # (!\SIG_GEN|sineaddr [1] & (((!\SIG_GEN|sineaddr [3] & \SIG_GEN|Ram1~148_combout ))))

	.dataa(\SIG_GEN|Ram1~142_combout ),
	.datab(\SIG_GEN|sineaddr [1]),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~148_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~149_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~149 .lut_mask = 16'hCBC8;
defparam \SIG_GEN|Ram1~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneiv_lcell_comb \SIG_GEN|Ram1~153 (
// Equation(s):
// \SIG_GEN|Ram1~153_combout  = (\SIG_GEN|sineaddr [3] & ((\SIG_GEN|Ram1~149_combout  & ((\SIG_GEN|Ram1~152_combout ))) # (!\SIG_GEN|Ram1~149_combout  & (\SIG_GEN|Ram1~137_combout )))) # (!\SIG_GEN|sineaddr [3] & (((\SIG_GEN|Ram1~149_combout ))))

	.dataa(\SIG_GEN|Ram1~137_combout ),
	.datab(\SIG_GEN|Ram1~152_combout ),
	.datac(\SIG_GEN|sineaddr [3]),
	.datad(\SIG_GEN|Ram1~149_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~153_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~153 .lut_mask = 16'hCFA0;
defparam \SIG_GEN|Ram1~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~153_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~153_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9 .lut_mask = 16'h3300;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~114_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~131_combout ))

	.dataa(\SIG_GEN|Ram1~131_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~114_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7 .lut_mask = 16'hFA0A;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~131_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~153_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~153_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~131_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8 .lut_mask = 16'hFC0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneiv_lcell_comb \SIG_GEN|Ram1~172 (
// Equation(s):
// \SIG_GEN|Ram1~172_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~171_combout  & (!\SIG_GEN|cosaddr [7]))) # (!\SIG_GEN|cosaddr [6] & (((\SIG_GEN|cosaddr [7]) # (\SIG_GEN|Ram1~165_combout ))))

	.dataa(\SIG_GEN|Ram1~171_combout ),
	.datab(\SIG_GEN|cosaddr [6]),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~165_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~172_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~172 .lut_mask = 16'h3B38;
defparam \SIG_GEN|Ram1~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Ram1~179 (
// Equation(s):
// \SIG_GEN|Ram1~179_combout  = (\SIG_GEN|Ram1~172_combout  & (((\SIG_GEN|Ram1~178_combout )) # (!\SIG_GEN|cosaddr [7]))) # (!\SIG_GEN|Ram1~172_combout  & (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~159_combout ))))

	.dataa(\SIG_GEN|Ram1~172_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~178_combout ),
	.datad(\SIG_GEN|Ram1~159_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~179_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~179 .lut_mask = 16'hE6A2;
defparam \SIG_GEN|Ram1~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  = (\SIG_GEN|Ram1~179_combout  & !\SIG_GEN|i [2])

	.dataa(\SIG_GEN|Ram1~179_combout ),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10 .lut_mask = 16'h0A0A;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~153_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~179_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~179_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~153_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9 .lut_mask = 16'hFC0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Ram1~198 (
// Equation(s):
// \SIG_GEN|Ram1~198_combout  = (\SIG_GEN|cosaddr [7] & (((!\SIG_GEN|cosaddr [6])))) # (!\SIG_GEN|cosaddr [7] & ((\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~197_combout )) # (!\SIG_GEN|cosaddr [6] & ((\SIG_GEN|Ram1~191_combout )))))

	.dataa(\SIG_GEN|cosaddr [7]),
	.datab(\SIG_GEN|Ram1~197_combout ),
	.datac(\SIG_GEN|cosaddr [6]),
	.datad(\SIG_GEN|Ram1~191_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~198_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~198 .lut_mask = 16'h4F4A;
defparam \SIG_GEN|Ram1~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneiv_lcell_comb \SIG_GEN|Ram1~205 (
// Equation(s):
// \SIG_GEN|Ram1~205_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~198_combout  & ((\SIG_GEN|Ram1~204_combout ))) # (!\SIG_GEN|Ram1~198_combout  & (\SIG_GEN|Ram1~185_combout )))) # (!\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~198_combout ))))

	.dataa(\SIG_GEN|Ram1~185_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~198_combout ),
	.datad(\SIG_GEN|Ram1~204_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~205_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~205 .lut_mask = 16'hF838;
defparam \SIG_GEN|Ram1~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~205_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(\SIG_GEN|Ram1~205_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Ram1~224 (
// Equation(s):
// \SIG_GEN|Ram1~224_combout  = (\SIG_GEN|cosaddr [6] & (\SIG_GEN|Ram1~223_combout  & (!\SIG_GEN|cosaddr [7]))) # (!\SIG_GEN|cosaddr [6] & (((\SIG_GEN|cosaddr [7]) # (\SIG_GEN|Ram1~217_combout ))))

	.dataa(\SIG_GEN|cosaddr [6]),
	.datab(\SIG_GEN|Ram1~223_combout ),
	.datac(\SIG_GEN|cosaddr [7]),
	.datad(\SIG_GEN|Ram1~217_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~224_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~224 .lut_mask = 16'h5D58;
defparam \SIG_GEN|Ram1~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneiv_lcell_comb \SIG_GEN|Ram1~231 (
// Equation(s):
// \SIG_GEN|Ram1~231_combout  = (\SIG_GEN|cosaddr [7] & ((\SIG_GEN|Ram1~224_combout  & ((\SIG_GEN|Ram1~230_combout ))) # (!\SIG_GEN|Ram1~224_combout  & (\SIG_GEN|Ram1~211_combout )))) # (!\SIG_GEN|cosaddr [7] & (((\SIG_GEN|Ram1~224_combout ))))

	.dataa(\SIG_GEN|Ram1~211_combout ),
	.datab(\SIG_GEN|cosaddr [7]),
	.datac(\SIG_GEN|Ram1~230_combout ),
	.datad(\SIG_GEN|Ram1~224_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Ram1~231_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Ram1~231 .lut_mask = 16'hF388;
defparam \SIG_GEN|Ram1~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~231_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SIG_GEN|i [2]),
	.datad(\SIG_GEN|Ram1~231_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12 .lut_mask = 16'h0F00;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~179_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~205_combout ))

	.dataa(\SIG_GEN|Ram1~205_combout ),
	.datab(\SIG_GEN|i [0]),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~179_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10 .lut_mask = 16'hEE22;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~257_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(\SIG_GEN|Ram1~257_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13 .lut_mask = 16'h3030;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~205_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~231_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~231_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(\SIG_GEN|Ram1~205_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11 .lut_mask = 16'hFC0C;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  = (!\SIG_GEN|i [2] & \SIG_GEN|Ram1~283_combout )

	.dataa(gnd),
	.datab(\SIG_GEN|i [2]),
	.datac(gnd),
	.datad(\SIG_GEN|Ram1~283_combout ),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14 .lut_mask = 16'h3300;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  = (\SIG_GEN|i [0] & ((\SIG_GEN|Ram1~231_combout ))) # (!\SIG_GEN|i [0] & (\SIG_GEN|Ram1~257_combout ))

	.dataa(\SIG_GEN|Ram1~257_combout ),
	.datab(\SIG_GEN|Ram1~231_combout ),
	.datac(\SIG_GEN|i [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12 .lut_mask = 16'hCACA;
defparam \SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[0]~14_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[2]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h694D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  & ((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout ))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout  & (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[1]~13_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[3]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h962B;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[2]~12_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[4]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h694D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[5]~9_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[3]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND))))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  & VCC)) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout  & ((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout  & (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[6]~8_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[4]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h692B;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  & ((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout ))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout  & (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 )))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[5]~9_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'h962B;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # (GND))))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  & VCC)) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout  & ((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout  & (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 )))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[8]~6_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h692B;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[9]~5_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21  & VCC)))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ) # (GND))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[8]~6_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[10]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .lut_mask = 16'h694D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[11]~3_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[9]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25  & VCC)))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ) # (GND))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[10]~4_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[12]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 .lut_mask = 16'h694D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  = ((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  $ 
// (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[13]~1_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[11]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~27 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 )) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # (GND))))) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29  & VCC)) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  & ((!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout  & (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout  & 
// !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 )))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_first_mod|out_bit[14]~0_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[12]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 .lut_mask = 16'h692B;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  = ((\SIG_GEN|Ram1~2_combout  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 )))) # (GND)
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33  = CARRY((\SIG_GEN|Ram1~2_combout  & (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout  & !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 )) # 
// (!\SIG_GEN|Ram1~2_combout  & ((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 ))))

	.dataa(\SIG_GEN|Ram1~2_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[13]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~31 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32 .lut_mask = 16'h964D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  = (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & ((\SIG_GEN|Ram1~2_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # 
// (!\SIG_GEN|Ram1~2_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & ((\SIG_GEN|Ram1~2_combout  & 
// ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ) # (GND))) # (!\SIG_GEN|Ram1~2_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ))))
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35  = CARRY((\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & (\SIG_GEN|Ram1~2_combout  & !\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 )) # 
// (!\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout  & ((\SIG_GEN|Ram1~2_combout ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.datab(\SIG_GEN|Ram1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.cout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 .lut_mask = 16'h694D;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36 (
// Equation(s):
// \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  = \SIG_GEN|Ram1~2_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35  $ (\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Ram1~2_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|Mult0|mult_core|mul_lfrg_last_mod|left_bit[14]~0_combout ),
	.cin(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~35 ),
	.combout(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36 .lut_mask = 16'hC33C;
defparam \SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneiv_lcell_comb \SIG_GEN|signal[3]~26 (
// Equation(s):
// \SIG_GEN|signal[3]~26_combout  = (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SIG_GEN|signal[2]~25 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\SIG_GEN|signal[2]~25 ) # (GND))))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & 
// ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (\SIG_GEN|signal[2]~25  & VCC)) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SIG_GEN|signal[2]~25 ))))
// \SIG_GEN|signal[3]~27  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\SIG_GEN|signal[2]~25 ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\SIG_GEN|signal[2]~25 )))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[2]~25 ),
	.combout(\SIG_GEN|signal[3]~26_combout ),
	.cout(\SIG_GEN|signal[3]~27 ));
// synopsys translate_off
defparam \SIG_GEN|signal[3]~26 .lut_mask = 16'h692B;
defparam \SIG_GEN|signal[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneiv_lcell_comb \SIG_GEN|signal[4]~28 (
// Equation(s):
// \SIG_GEN|signal[4]~28_combout  = ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (\SIG_GEN|signal[3]~27 )))) # (GND)
// \SIG_GEN|signal[4]~29  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & ((!\SIG_GEN|signal[3]~27 ) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & !\SIG_GEN|signal[3]~27 )))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[3]~27 ),
	.combout(\SIG_GEN|signal[4]~28_combout ),
	.cout(\SIG_GEN|signal[4]~29 ));
// synopsys translate_off
defparam \SIG_GEN|signal[4]~28 .lut_mask = 16'h962B;
defparam \SIG_GEN|signal[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneiv_lcell_comb \SIG_GEN|signal[5]~30 (
// Equation(s):
// \SIG_GEN|signal[5]~30_combout  = (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SIG_GEN|signal[4]~29 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\SIG_GEN|signal[4]~29 ) # (GND))))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (\SIG_GEN|signal[4]~29  & VCC)) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SIG_GEN|signal[4]~29 ))))
// \SIG_GEN|signal[5]~31  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\SIG_GEN|signal[4]~29 ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & !\SIG_GEN|signal[4]~29 )))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[4]~29 ),
	.combout(\SIG_GEN|signal[5]~30_combout ),
	.cout(\SIG_GEN|signal[5]~31 ));
// synopsys translate_off
defparam \SIG_GEN|signal[5]~30 .lut_mask = 16'h692B;
defparam \SIG_GEN|signal[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneiv_lcell_comb \SIG_GEN|signal[6]~32 (
// Equation(s):
// \SIG_GEN|signal[6]~32_combout  = ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\SIG_GEN|signal[5]~31 )))) # (GND)
// \SIG_GEN|signal[6]~33  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & !\SIG_GEN|signal[5]~31 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # (!\SIG_GEN|signal[5]~31 ))))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[5]~31 ),
	.combout(\SIG_GEN|signal[6]~32_combout ),
	.cout(\SIG_GEN|signal[6]~33 ));
// synopsys translate_off
defparam \SIG_GEN|signal[6]~32 .lut_mask = 16'h964D;
defparam \SIG_GEN|signal[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneiv_lcell_comb \SIG_GEN|signal[7]~34 (
// Equation(s):
// \SIG_GEN|signal[7]~34_combout  = (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SIG_GEN|signal[6]~33 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\SIG_GEN|signal[6]~33 ) # (GND))))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (\SIG_GEN|signal[6]~33  & VCC)) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SIG_GEN|signal[6]~33 ))))
// \SIG_GEN|signal[7]~35  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((!\SIG_GEN|signal[6]~33 ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & !\SIG_GEN|signal[6]~33 )))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[6]~33 ),
	.combout(\SIG_GEN|signal[7]~34_combout ),
	.cout(\SIG_GEN|signal[7]~35 ));
// synopsys translate_off
defparam \SIG_GEN|signal[7]~34 .lut_mask = 16'h692B;
defparam \SIG_GEN|signal[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneiv_lcell_comb \SIG_GEN|signal[8]~36 (
// Equation(s):
// \SIG_GEN|signal[8]~36_combout  = ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\SIG_GEN|signal[7]~35 )))) # (GND)
// \SIG_GEN|signal[8]~37  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & !\SIG_GEN|signal[7]~35 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # (!\SIG_GEN|signal[7]~35 ))))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[7]~35 ),
	.combout(\SIG_GEN|signal[8]~36_combout ),
	.cout(\SIG_GEN|signal[8]~37 ));
// synopsys translate_off
defparam \SIG_GEN|signal[8]~36 .lut_mask = 16'h964D;
defparam \SIG_GEN|signal[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneiv_lcell_comb \SIG_GEN|signal[9]~38 (
// Equation(s):
// \SIG_GEN|signal[9]~38_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\SIG_GEN|signal[8]~37 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (\SIG_GEN|signal[8]~37  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & 
// ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\SIG_GEN|signal[8]~37 ) # (GND))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (!\SIG_GEN|signal[8]~37 ))))
// \SIG_GEN|signal[9]~39  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & !\SIG_GEN|signal[8]~37 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ) # (!\SIG_GEN|signal[8]~37 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[8]~37 ),
	.combout(\SIG_GEN|signal[9]~38_combout ),
	.cout(\SIG_GEN|signal[9]~39 ));
// synopsys translate_off
defparam \SIG_GEN|signal[9]~38 .lut_mask = 16'h694D;
defparam \SIG_GEN|signal[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneiv_lcell_comb \SIG_GEN|signal[10]~40 (
// Equation(s):
// \SIG_GEN|signal[10]~40_combout  = ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  $ (\SIG_GEN|signal[9]~39 )))) # (GND)
// \SIG_GEN|signal[10]~41  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & !\SIG_GEN|signal[9]~39 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ) # (!\SIG_GEN|signal[9]~39 ))))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[9]~39 ),
	.combout(\SIG_GEN|signal[10]~40_combout ),
	.cout(\SIG_GEN|signal[10]~41 ));
// synopsys translate_off
defparam \SIG_GEN|signal[10]~40 .lut_mask = 16'h964D;
defparam \SIG_GEN|signal[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneiv_lcell_comb \SIG_GEN|signal[11]~42 (
// Equation(s):
// \SIG_GEN|signal[11]~42_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\SIG_GEN|signal[10]~41 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (\SIG_GEN|signal[10]~41  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & 
// ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\SIG_GEN|signal[10]~41 ) # (GND))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (!\SIG_GEN|signal[10]~41 ))))
// \SIG_GEN|signal[11]~43  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & !\SIG_GEN|signal[10]~41 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ) # (!\SIG_GEN|signal[10]~41 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[10]~41 ),
	.combout(\SIG_GEN|signal[11]~42_combout ),
	.cout(\SIG_GEN|signal[11]~43 ));
// synopsys translate_off
defparam \SIG_GEN|signal[11]~42 .lut_mask = 16'h694D;
defparam \SIG_GEN|signal[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneiv_lcell_comb \SIG_GEN|signal[12]~44 (
// Equation(s):
// \SIG_GEN|signal[12]~44_combout  = ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  $ (\SIG_GEN|signal[11]~43 )))) # (GND)
// \SIG_GEN|signal[12]~45  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & !\SIG_GEN|signal[11]~43 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ) # (!\SIG_GEN|signal[11]~43 ))))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[11]~43 ),
	.combout(\SIG_GEN|signal[12]~44_combout ),
	.cout(\SIG_GEN|signal[12]~45 ));
// synopsys translate_off
defparam \SIG_GEN|signal[12]~44 .lut_mask = 16'h964D;
defparam \SIG_GEN|signal[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneiv_lcell_comb \SIG_GEN|signal[13]~46 (
// Equation(s):
// \SIG_GEN|signal[13]~46_combout  = (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (!\SIG_GEN|signal[12]~45 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((\SIG_GEN|signal[12]~45 ) # (GND))))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & 
// ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (\SIG_GEN|signal[12]~45  & VCC)) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (!\SIG_GEN|signal[12]~45 ))))
// \SIG_GEN|signal[13]~47  = CARRY((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & ((!\SIG_GEN|signal[12]~45 ) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ))) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout  & !\SIG_GEN|signal[12]~45 )))

	.dataa(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.datab(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[12]~45 ),
	.combout(\SIG_GEN|signal[13]~46_combout ),
	.cout(\SIG_GEN|signal[13]~47 ));
// synopsys translate_off
defparam \SIG_GEN|signal[13]~46 .lut_mask = 16'h692B;
defparam \SIG_GEN|signal[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneiv_lcell_comb \SIG_GEN|signal[14]~48 (
// Equation(s):
// \SIG_GEN|signal[14]~48_combout  = ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  $ (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  $ (\SIG_GEN|signal[13]~47 )))) # (GND)
// \SIG_GEN|signal[14]~49  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & ((!\SIG_GEN|signal[13]~47 ) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ))) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout  & !\SIG_GEN|signal[13]~47 )))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[13]~47 ),
	.combout(\SIG_GEN|signal[14]~48_combout ),
	.cout(\SIG_GEN|signal[14]~49 ));
// synopsys translate_off
defparam \SIG_GEN|signal[14]~48 .lut_mask = 16'h962B;
defparam \SIG_GEN|signal[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneiv_lcell_comb \SIG_GEN|signal[15]~50 (
// Equation(s):
// \SIG_GEN|signal[15]~50_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (!\SIG_GEN|signal[14]~49 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (\SIG_GEN|signal[14]~49  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & 
// ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\SIG_GEN|signal[14]~49 ) # (GND))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (!\SIG_GEN|signal[14]~49 ))))
// \SIG_GEN|signal[15]~51  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & !\SIG_GEN|signal[14]~49 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ) # (!\SIG_GEN|signal[14]~49 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[14]~49 ),
	.combout(\SIG_GEN|signal[15]~50_combout ),
	.cout(\SIG_GEN|signal[15]~51 ));
// synopsys translate_off
defparam \SIG_GEN|signal[15]~50 .lut_mask = 16'h694D;
defparam \SIG_GEN|signal[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneiv_lcell_comb \SIG_GEN|signal[16]~52 (
// Equation(s):
// \SIG_GEN|signal[16]~52_combout  = ((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  $ (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  $ (\SIG_GEN|signal[15]~51 )))) # (GND)
// \SIG_GEN|signal[16]~53  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & ((!\SIG_GEN|signal[15]~51 ) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ))) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout  & !\SIG_GEN|signal[15]~51 )))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[15]~51 ),
	.combout(\SIG_GEN|signal[16]~52_combout ),
	.cout(\SIG_GEN|signal[16]~53 ));
// synopsys translate_off
defparam \SIG_GEN|signal[16]~52 .lut_mask = 16'h962B;
defparam \SIG_GEN|signal[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneiv_lcell_comb \SIG_GEN|signal[17]~54 (
// Equation(s):
// \SIG_GEN|signal[17]~54_combout  = (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (!\SIG_GEN|signal[16]~53 )) # 
// (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (\SIG_GEN|signal[16]~53  & VCC)))) # (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & 
// ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & ((\SIG_GEN|signal[16]~53 ) # (GND))) # (!\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (!\SIG_GEN|signal[16]~53 ))))
// \SIG_GEN|signal[17]~55  = CARRY((\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & (\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & !\SIG_GEN|signal[16]~53 )) # 
// (!\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout  & ((\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ) # (!\SIG_GEN|signal[16]~53 ))))

	.dataa(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\SIG_GEN|signal[16]~53 ),
	.combout(\SIG_GEN|signal[17]~54_combout ),
	.cout(\SIG_GEN|signal[17]~55 ));
// synopsys translate_off
defparam \SIG_GEN|signal[17]~54 .lut_mask = 16'h694D;
defparam \SIG_GEN|signal[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneiv_lcell_comb \SIG_GEN|signal[18]~56 (
// Equation(s):
// \SIG_GEN|signal[18]~56_combout  = \SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36_combout  $ (\SIG_GEN|signal[17]~55  $ (\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ))

	.dataa(gnd),
	.datab(\SIG_GEN|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.datac(gnd),
	.datad(\SIG_GEN|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~36_combout ),
	.cin(\SIG_GEN|signal[17]~55 ),
	.combout(\SIG_GEN|signal[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \SIG_GEN|signal[18]~56 .lut_mask = 16'hC33C;
defparam \SIG_GEN|signal[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \SIG_GEN|signal[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[18] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y45_N0
cycloneiv_ram_block \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SIG_GEN|signal [18],\SIG_GEN|signal [2],\SIG_GEN|signal [1],\SIG_GEN|signal [0]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|j~11_combout ,\osc_instance|j~10_combout ,\osc_instance|j~9_combout ,\osc_instance|j~8_combout ,\osc_instance|j~7_combout ,\osc_instance|j~6_combout ,\osc_instance|j~5_combout ,\osc_instance|j~4_combout ,\osc_instance|j~3_combout ,
\osc_instance|j~2_combout ,\osc_instance|j~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \SIG_GEN|signal[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[3] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \SIG_GEN|signal[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[4] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \SIG_GEN|signal[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[5] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N27
dffeas \SIG_GEN|signal[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[6] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y44_N0
cycloneiv_ram_block \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SIG_GEN|signal [6],\SIG_GEN|signal [5],\SIG_GEN|signal [4],\SIG_GEN|signal [3]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|j~11_combout ,\osc_instance|j~10_combout ,\osc_instance|j~9_combout ,\osc_instance|j~8_combout ,\osc_instance|j~7_combout ,\osc_instance|j~6_combout ,\osc_instance|j~5_combout ,\osc_instance|j~4_combout ,\osc_instance|j~3_combout ,
\osc_instance|j~2_combout ,\osc_instance|j~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \SIG_GEN|signal[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[7] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \SIG_GEN|signal[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[8] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N1
dffeas \SIG_GEN|signal[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[9] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \SIG_GEN|signal[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[10] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y46_N0
cycloneiv_ram_block \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SIG_GEN|signal [10],\SIG_GEN|signal [9],\SIG_GEN|signal [8],\SIG_GEN|signal [7]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|j~11_combout ,\osc_instance|j~10_combout ,\osc_instance|j~9_combout ,\osc_instance|j~8_combout ,\osc_instance|j~7_combout ,\osc_instance|j~6_combout ,\osc_instance|j~5_combout ,\osc_instance|j~4_combout ,\osc_instance|j~3_combout ,
\osc_instance|j~2_combout ,\osc_instance|j~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \SIG_GEN|signal[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[11] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \SIG_GEN|signal[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[12] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \SIG_GEN|signal[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[13] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \SIG_GEN|signal[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[14] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y43_N0
cycloneiv_ram_block \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\SIG_GEN|signal [14],\SIG_GEN|signal [13],\SIG_GEN|signal [12],\SIG_GEN|signal [11]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|j~11_combout ,\osc_instance|j~10_combout ,\osc_instance|j~9_combout ,\osc_instance|j~8_combout ,\osc_instance|j~7_combout ,\osc_instance|j~6_combout ,\osc_instance|j~5_combout ,\osc_instance|j~4_combout ,\osc_instance|j~3_combout ,
\osc_instance|j~2_combout ,\osc_instance|j~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \SIG_GEN|signal[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[15] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \SIG_GEN|signal[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[16] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \SIG_GEN|signal[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SIG_GEN|signal[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SIG_GEN|signal[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SIG_GEN|signal [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SIG_GEN|signal[17] .is_wysiwyg = "true";
defparam \SIG_GEN|signal[17] .power_up = "low";
// synopsys translate_on

// Location: M9K_X52_Y47_N0
cycloneiv_ram_block \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~inputclkctrl_outclk ),
	.clk1(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\SIG_GEN|signal [17],\SIG_GEN|signal [16],\SIG_GEN|signal [15]}),
	.portaaddr({\osc_instance|index [10],\osc_instance|index [9],\osc_instance|index [8],\osc_instance|index [7],\osc_instance|index [6],\osc_instance|index [5],\osc_instance|index [4],\osc_instance|index [3],\osc_instance|index [2],\osc_instance|index [1],\osc_instance|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\osc_instance|j~11_combout ,\osc_instance|j~10_combout ,\osc_instance|j~9_combout ,\osc_instance|j~8_combout ,\osc_instance|j~7_combout ,\osc_instance|j~6_combout ,\osc_instance|j~5_combout ,\osc_instance|j~4_combout ,\osc_instance|j~3_combout ,
\osc_instance|j~2_combout ,\osc_instance|j~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "OScilloscope:osc_instance|altsyncram:capturedVals_rtl_0|altsyncram_vcd1:auto_generated|ALTSYNCRAM";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 4;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 2047;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 1280;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 19;
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DSPMULT_X43_Y46_N0
cycloneiv_mac_mult \osc_instance|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a17 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a16 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a15~portbdataout ,
\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a14 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a13 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a12 ,
\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a11~portbdataout ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a10 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a9 ,
\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a8 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a7~portbdataout ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a6 ,
\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a5 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a4 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a3~portbdataout ,
\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a2 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a1 ,\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\osc_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X43_Y46_N2
cycloneiv_mac_out \osc_instance|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\osc_instance|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\osc_instance|Mult0|auto_generated|mac_mult1~dataout ,\osc_instance|Mult0|auto_generated|mac_mult1~8 ,\osc_instance|Mult0|auto_generated|mac_mult1~7 ,
\osc_instance|Mult0|auto_generated|mac_mult1~6 ,\osc_instance|Mult0|auto_generated|mac_mult1~5 ,\osc_instance|Mult0|auto_generated|mac_mult1~4 ,\osc_instance|Mult0|auto_generated|mac_mult1~3 ,\osc_instance|Mult0|auto_generated|mac_mult1~2 ,
\osc_instance|Mult0|auto_generated|mac_mult1~1 ,\osc_instance|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\osc_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \osc_instance|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X43_Y45_N0
cycloneiv_mac_mult \osc_instance|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,gnd}),
	.datab({\osc_instance|capturedVals_rtl_0|auto_generated|ram_block1a18 ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\osc_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .dataa_width = 9;
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .datab_width = 9;
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \osc_instance|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X43_Y45_N2
cycloneiv_mac_out \osc_instance|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\osc_instance|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\osc_instance|Mult0|auto_generated|mac_mult3~dataout ,\osc_instance|Mult0|auto_generated|mac_mult3~7 ,\osc_instance|Mult0|auto_generated|mac_mult3~6 ,\osc_instance|Mult0|auto_generated|mac_mult3~5 ,
\osc_instance|Mult0|auto_generated|mac_mult3~4 ,\osc_instance|Mult0|auto_generated|mac_mult3~3 ,\osc_instance|Mult0|auto_generated|mac_mult3~2 ,\osc_instance|Mult0|auto_generated|mac_mult3~1 ,\osc_instance|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\osc_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|mac_out4 .dataa_width = 18;
defparam \osc_instance|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N8
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~0_combout  = (\osc_instance|Mult0|auto_generated|mac_out4~dataout  & (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\osc_instance|Mult0|auto_generated|mac_out4~dataout  & 
// (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \osc_instance|Mult0|auto_generated|op_1~1  = CARRY((\osc_instance|Mult0|auto_generated|mac_out4~dataout  & \osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|Mult0|auto_generated|op_1~0_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \osc_instance|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N10
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~2_combout  = (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  & (\osc_instance|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\osc_instance|Mult0|auto_generated|op_1~1 )))) # (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\osc_instance|Mult0|auto_generated|op_1~1 )) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\osc_instance|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \osc_instance|Mult0|auto_generated|op_1~3  = CARRY((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1  & !\osc_instance|Mult0|auto_generated|op_1~1 )) # 
// (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\osc_instance|Mult0|auto_generated|op_1~1 ) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~1 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~2_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \osc_instance|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneiv_lcell_comb \osc_instance|ValforVGA[2]~19 (
// Equation(s):
// \osc_instance|ValforVGA[2]~19_combout  = !\osc_instance|Mult0|auto_generated|op_1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|Mult0|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|ValforVGA[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|ValforVGA[2]~19 .lut_mask = 16'h00FF;
defparam \osc_instance|ValforVGA[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N1
dffeas \osc_instance|ValforVGA[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[2]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[2] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N12
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~4_combout  = ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\osc_instance|Mult0|auto_generated|op_1~3 )))) # (GND)
// \osc_instance|Mult0|auto_generated|op_1~5  = CARRY((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\osc_instance|Mult0|auto_generated|op_1~3 ))) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2  & (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20  & !\osc_instance|Mult0|auto_generated|op_1~3 )))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~3 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~4_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \osc_instance|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N8
cycloneiv_lcell_comb \osc_instance|ValforVGA[3]~18 (
// Equation(s):
// \osc_instance|ValforVGA[3]~18_combout  = !\osc_instance|Mult0|auto_generated|op_1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|ValforVGA[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|ValforVGA[3]~18 .lut_mask = 16'h00FF;
defparam \osc_instance|ValforVGA[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N9
dffeas \osc_instance|ValforVGA[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[3] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N6
cycloneiv_lcell_comb \osc_instance|Equal31~2 (
// Equation(s):
// \osc_instance|Equal31~2_combout  = (\osc_instance|VGA_ins|CoorY[3]~6_combout  & (\osc_instance|ValforVGA [3] & (\osc_instance|ValforVGA [2] $ (!\osc_instance|VGA_ins|CoorY[2]~7_combout )))) # (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & 
// (!\osc_instance|ValforVGA [3] & (\osc_instance|ValforVGA [2] $ (!\osc_instance|VGA_ins|CoorY[2]~7_combout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datab(\osc_instance|ValforVGA [2]),
	.datac(\osc_instance|ValforVGA [3]),
	.datad(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~2 .lut_mask = 16'h8421;
defparam \osc_instance|Equal31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N14
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~6_combout  = (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  & (\osc_instance|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\osc_instance|Mult0|auto_generated|op_1~5 )))) # (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\osc_instance|Mult0|auto_generated|op_1~5 )) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\osc_instance|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \osc_instance|Mult0|auto_generated|op_1~7  = CARRY((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3  & !\osc_instance|Mult0|auto_generated|op_1~5 )) # 
// (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\osc_instance|Mult0|auto_generated|op_1~5 ) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~5 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~6_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \osc_instance|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N16
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~8_combout  = ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\osc_instance|Mult0|auto_generated|op_1~7 )))) # (GND)
// \osc_instance|Mult0|auto_generated|op_1~9  = CARRY((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\osc_instance|Mult0|auto_generated|op_1~7 ))) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4  & (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22  & !\osc_instance|Mult0|auto_generated|op_1~7 )))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~7 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~8_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \osc_instance|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N18
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~10_combout  = (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  & (\osc_instance|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\osc_instance|Mult0|auto_generated|op_1~9 )))) # (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\osc_instance|Mult0|auto_generated|op_1~9 )) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\osc_instance|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \osc_instance|Mult0|auto_generated|op_1~11  = CARRY((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5  & !\osc_instance|Mult0|auto_generated|op_1~9 )) # 
// (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\osc_instance|Mult0|auto_generated|op_1~9 ) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~9 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~10_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \osc_instance|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N20
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~12_combout  = ((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\osc_instance|Mult0|auto_generated|op_1~11 )))) # (GND)
// \osc_instance|Mult0|auto_generated|op_1~13  = CARRY((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\osc_instance|Mult0|auto_generated|op_1~11 ))) # 
// (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24  & (\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6  & !\osc_instance|Mult0|auto_generated|op_1~11 )))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~11 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~12_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \osc_instance|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N0
cycloneiv_lcell_comb \osc_instance|ValforVGA[4]~6 (
// Equation(s):
// \osc_instance|ValforVGA[4]~6_combout  = \osc_instance|Mult0|auto_generated|op_1~6_combout  $ (GND)
// \osc_instance|ValforVGA[4]~7  = CARRY(!\osc_instance|Mult0|auto_generated|op_1~6_combout )

	.dataa(gnd),
	.datab(\osc_instance|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\osc_instance|ValforVGA[4]~6_combout ),
	.cout(\osc_instance|ValforVGA[4]~7 ));
// synopsys translate_off
defparam \osc_instance|ValforVGA[4]~6 .lut_mask = 16'hCC33;
defparam \osc_instance|ValforVGA[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N2
cycloneiv_lcell_comb \osc_instance|ValforVGA[5]~8 (
// Equation(s):
// \osc_instance|ValforVGA[5]~8_combout  = (\osc_instance|Mult0|auto_generated|op_1~8_combout  & (!\osc_instance|ValforVGA[4]~7 )) # (!\osc_instance|Mult0|auto_generated|op_1~8_combout  & (\osc_instance|ValforVGA[4]~7  & VCC))
// \osc_instance|ValforVGA[5]~9  = CARRY((\osc_instance|Mult0|auto_generated|op_1~8_combout  & !\osc_instance|ValforVGA[4]~7 ))

	.dataa(\osc_instance|Mult0|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|ValforVGA[4]~7 ),
	.combout(\osc_instance|ValforVGA[5]~8_combout ),
	.cout(\osc_instance|ValforVGA[5]~9 ));
// synopsys translate_off
defparam \osc_instance|ValforVGA[5]~8 .lut_mask = 16'h5A0A;
defparam \osc_instance|ValforVGA[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
cycloneiv_lcell_comb \osc_instance|ValforVGA[6]~10 (
// Equation(s):
// \osc_instance|ValforVGA[6]~10_combout  = (\osc_instance|Mult0|auto_generated|op_1~10_combout  & (\osc_instance|ValforVGA[5]~9  $ (GND))) # (!\osc_instance|Mult0|auto_generated|op_1~10_combout  & ((GND) # (!\osc_instance|ValforVGA[5]~9 )))
// \osc_instance|ValforVGA[6]~11  = CARRY((!\osc_instance|ValforVGA[5]~9 ) # (!\osc_instance|Mult0|auto_generated|op_1~10_combout ))

	.dataa(gnd),
	.datab(\osc_instance|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|ValforVGA[5]~9 ),
	.combout(\osc_instance|ValforVGA[6]~10_combout ),
	.cout(\osc_instance|ValforVGA[6]~11 ));
// synopsys translate_off
defparam \osc_instance|ValforVGA[6]~10 .lut_mask = 16'hC33F;
defparam \osc_instance|ValforVGA[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N6
cycloneiv_lcell_comb \osc_instance|ValforVGA[7]~12 (
// Equation(s):
// \osc_instance|ValforVGA[7]~12_combout  = (\osc_instance|Mult0|auto_generated|op_1~12_combout  & (!\osc_instance|ValforVGA[6]~11 )) # (!\osc_instance|Mult0|auto_generated|op_1~12_combout  & (\osc_instance|ValforVGA[6]~11  & VCC))
// \osc_instance|ValforVGA[7]~13  = CARRY((\osc_instance|Mult0|auto_generated|op_1~12_combout  & !\osc_instance|ValforVGA[6]~11 ))

	.dataa(gnd),
	.datab(\osc_instance|Mult0|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|ValforVGA[6]~11 ),
	.combout(\osc_instance|ValforVGA[7]~12_combout ),
	.cout(\osc_instance|ValforVGA[7]~13 ));
// synopsys translate_off
defparam \osc_instance|ValforVGA[7]~12 .lut_mask = 16'h3C0C;
defparam \osc_instance|ValforVGA[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N7
dffeas \osc_instance|ValforVGA[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[7]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[7] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N5
dffeas \osc_instance|ValforVGA[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[6] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
cycloneiv_lcell_comb \osc_instance|Equal31~4 (
// Equation(s):
// \osc_instance|Equal31~4_combout  = (\osc_instance|ValforVGA [7] & (\osc_instance|VGA_ins|CoorY[7]~2_combout  & (\osc_instance|ValforVGA [6] $ (!\osc_instance|VGA_ins|CoorY[6]~3_combout )))) # (!\osc_instance|ValforVGA [7] & 
// (!\osc_instance|VGA_ins|CoorY[7]~2_combout  & (\osc_instance|ValforVGA [6] $ (!\osc_instance|VGA_ins|CoorY[6]~3_combout ))))

	.dataa(\osc_instance|ValforVGA [7]),
	.datab(\osc_instance|ValforVGA [6]),
	.datac(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~4 .lut_mask = 16'h8241;
defparam \osc_instance|Equal31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N10
cycloneiv_lcell_comb \osc_instance|ValforVGA[1]~20 (
// Equation(s):
// \osc_instance|ValforVGA[1]~20_combout  = !\osc_instance|Mult0|auto_generated|op_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|ValforVGA[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|ValforVGA[1]~20 .lut_mask = 16'h00FF;
defparam \osc_instance|ValforVGA[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N11
dffeas \osc_instance|ValforVGA[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[1] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N4
cycloneiv_lcell_comb \osc_instance|ValforVGA[0]~21 (
// Equation(s):
// \osc_instance|ValforVGA[0]~21_combout  = !\osc_instance|Mult0|auto_generated|w143w [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(\osc_instance|Mult0|auto_generated|w143w [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\osc_instance|ValforVGA[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|ValforVGA[0]~21 .lut_mask = 16'h0F0F;
defparam \osc_instance|ValforVGA[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N5
dffeas \osc_instance|ValforVGA[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[0] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
cycloneiv_lcell_comb \osc_instance|Equal31~1 (
// Equation(s):
// \osc_instance|Equal31~1_combout  = (\osc_instance|VGA_ins|CoorY[1]~8_combout  & (\osc_instance|ValforVGA [1] & (\osc_instance|ValforVGA [0] $ (!\osc_instance|VGA_ins|CoorY[0]~9_combout )))) # (!\osc_instance|VGA_ins|CoorY[1]~8_combout  & 
// (!\osc_instance|ValforVGA [1] & (\osc_instance|ValforVGA [0] $ (!\osc_instance|VGA_ins|CoorY[0]~9_combout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datab(\osc_instance|ValforVGA [1]),
	.datac(\osc_instance|ValforVGA [0]),
	.datad(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~1_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~1 .lut_mask = 16'h9009;
defparam \osc_instance|Equal31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N1
dffeas \osc_instance|ValforVGA[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[4] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N3
dffeas \osc_instance|ValforVGA[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[5] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
cycloneiv_lcell_comb \osc_instance|Equal31~3 (
// Equation(s):
// \osc_instance|Equal31~3_combout  = (\osc_instance|ValforVGA [4] & (\osc_instance|VGA_ins|CoorY[4]~5_combout  & (\osc_instance|ValforVGA [5] $ (!\osc_instance|VGA_ins|CoorY[5]~4_combout )))) # (!\osc_instance|ValforVGA [4] & 
// (!\osc_instance|VGA_ins|CoorY[4]~5_combout  & (\osc_instance|ValforVGA [5] $ (!\osc_instance|VGA_ins|CoorY[5]~4_combout ))))

	.dataa(\osc_instance|ValforVGA [4]),
	.datab(\osc_instance|ValforVGA [5]),
	.datac(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~3 .lut_mask = 16'h8241;
defparam \osc_instance|Equal31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
cycloneiv_lcell_comb \osc_instance|Equal31~5 (
// Equation(s):
// \osc_instance|Equal31~5_combout  = (\osc_instance|Equal31~2_combout  & (\osc_instance|Equal31~4_combout  & (\osc_instance|Equal31~1_combout  & \osc_instance|Equal31~3_combout )))

	.dataa(\osc_instance|Equal31~2_combout ),
	.datab(\osc_instance|Equal31~4_combout ),
	.datac(\osc_instance|Equal31~1_combout ),
	.datad(\osc_instance|Equal31~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~5 .lut_mask = 16'h8000;
defparam \osc_instance|Equal31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N22
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~14_combout  = (\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  & (\osc_instance|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\osc_instance|Mult0|auto_generated|op_1~13 )))) # (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\osc_instance|Mult0|auto_generated|op_1~13 )) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\osc_instance|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \osc_instance|Mult0|auto_generated|op_1~15  = CARRY((\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7  & !\osc_instance|Mult0|auto_generated|op_1~13 )) # 
// (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25  & ((!\osc_instance|Mult0|auto_generated|op_1~13 ) # (!\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|Mult0|auto_generated|op_1~13 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~14_combout ),
	.cout(\osc_instance|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \osc_instance|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
cycloneiv_lcell_comb \osc_instance|ValforVGA[8]~14 (
// Equation(s):
// \osc_instance|ValforVGA[8]~14_combout  = (\osc_instance|Mult0|auto_generated|op_1~14_combout  & (!\osc_instance|ValforVGA[7]~13  & VCC)) # (!\osc_instance|Mult0|auto_generated|op_1~14_combout  & (\osc_instance|ValforVGA[7]~13  $ (GND)))
// \osc_instance|ValforVGA[8]~15  = CARRY((!\osc_instance|Mult0|auto_generated|op_1~14_combout  & !\osc_instance|ValforVGA[7]~13 ))

	.dataa(gnd),
	.datab(\osc_instance|Mult0|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|ValforVGA[7]~13 ),
	.combout(\osc_instance|ValforVGA[8]~14_combout ),
	.cout(\osc_instance|ValforVGA[8]~15 ));
// synopsys translate_off
defparam \osc_instance|ValforVGA[8]~14 .lut_mask = 16'h3C03;
defparam \osc_instance|ValforVGA[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N9
dffeas \osc_instance|ValforVGA[8] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[8] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N24
cycloneiv_lcell_comb \osc_instance|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \osc_instance|Mult0|auto_generated|op_1~16_combout  = \osc_instance|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\osc_instance|Mult0|auto_generated|op_1~15  $ (!\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT26 ))

	.dataa(gnd),
	.datab(\osc_instance|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datac(gnd),
	.datad(\osc_instance|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.cin(\osc_instance|Mult0|auto_generated|op_1~15 ),
	.combout(\osc_instance|Mult0|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Mult0|auto_generated|op_1~16 .lut_mask = 16'h3CC3;
defparam \osc_instance|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
cycloneiv_lcell_comb \osc_instance|ValforVGA[9]~16 (
// Equation(s):
// \osc_instance|ValforVGA[9]~16_combout  = \osc_instance|Mult0|auto_generated|op_1~16_combout  $ (!\osc_instance|ValforVGA[8]~15 )

	.dataa(\osc_instance|Mult0|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|ValforVGA[8]~15 ),
	.combout(\osc_instance|ValforVGA[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|ValforVGA[9]~16 .lut_mask = 16'hA5A5;
defparam \osc_instance|ValforVGA[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \osc_instance|ValforVGA[9] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|ValforVGA[9]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\osc_instance|VGA_ins|BLANK_n~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|ValforVGA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|ValforVGA[9] .is_wysiwyg = "true";
defparam \osc_instance|ValforVGA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
cycloneiv_lcell_comb \osc_instance|Equal31~0 (
// Equation(s):
// \osc_instance|Equal31~0_combout  = (\osc_instance|ValforVGA [8] & (\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|ValforVGA [9] $ (!\osc_instance|VGA_ins|CoorY[9]~0_combout )))) # (!\osc_instance|ValforVGA [8] & 
// (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|ValforVGA [9] $ (!\osc_instance|VGA_ins|CoorY[9]~0_combout ))))

	.dataa(\osc_instance|ValforVGA [8]),
	.datab(\osc_instance|ValforVGA [9]),
	.datac(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|Equal31~0 .lut_mask = 16'h8421;
defparam \osc_instance|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N25
dffeas \osc_instance|oldValforVGA[9] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[9] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N23
dffeas \osc_instance|oldValforVGA[8] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[8] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N21
dffeas \osc_instance|oldValforVGA[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[7] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N19
dffeas \osc_instance|oldValforVGA[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[6] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N17
dffeas \osc_instance|oldValforVGA[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[5] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N15
dffeas \osc_instance|oldValforVGA[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[4] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N13
dffeas \osc_instance|oldValforVGA[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[3] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N11
dffeas \osc_instance|oldValforVGA[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[2] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N9
dffeas \osc_instance|oldValforVGA[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[1] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N7
dffeas \osc_instance|oldValforVGA[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|ValforVGA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\KEY~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|oldValforVGA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|oldValforVGA[0] .is_wysiwyg = "true";
defparam \osc_instance|oldValforVGA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N6
cycloneiv_lcell_comb \osc_instance|LessThan6~1 (
// Equation(s):
// \osc_instance|LessThan6~1_cout  = CARRY((\osc_instance|oldValforVGA [0] & !\osc_instance|VGA_ins|CoorY[0]~9_combout ))

	.dataa(\osc_instance|oldValforVGA [0]),
	.datab(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\osc_instance|LessThan6~1_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~1 .lut_mask = 16'h0022;
defparam \osc_instance|LessThan6~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
cycloneiv_lcell_comb \osc_instance|LessThan6~3 (
// Equation(s):
// \osc_instance|LessThan6~3_cout  = CARRY((\osc_instance|VGA_ins|CoorY[1]~8_combout  & ((!\osc_instance|LessThan6~1_cout ) # (!\osc_instance|oldValforVGA [1]))) # (!\osc_instance|VGA_ins|CoorY[1]~8_combout  & (!\osc_instance|oldValforVGA [1] & 
// !\osc_instance|LessThan6~1_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datab(\osc_instance|oldValforVGA [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~1_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~3_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~3 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N10
cycloneiv_lcell_comb \osc_instance|LessThan6~5 (
// Equation(s):
// \osc_instance|LessThan6~5_cout  = CARRY((\osc_instance|oldValforVGA [2] & ((!\osc_instance|LessThan6~3_cout ) # (!\osc_instance|VGA_ins|CoorY[2]~7_combout ))) # (!\osc_instance|oldValforVGA [2] & (!\osc_instance|VGA_ins|CoorY[2]~7_combout  & 
// !\osc_instance|LessThan6~3_cout )))

	.dataa(\osc_instance|oldValforVGA [2]),
	.datab(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~3_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~5_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~5 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
cycloneiv_lcell_comb \osc_instance|LessThan6~7 (
// Equation(s):
// \osc_instance|LessThan6~7_cout  = CARRY((\osc_instance|VGA_ins|CoorY[3]~6_combout  & ((!\osc_instance|LessThan6~5_cout ) # (!\osc_instance|oldValforVGA [3]))) # (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & (!\osc_instance|oldValforVGA [3] & 
// !\osc_instance|LessThan6~5_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datab(\osc_instance|oldValforVGA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~5_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~7_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~7 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
cycloneiv_lcell_comb \osc_instance|LessThan6~9 (
// Equation(s):
// \osc_instance|LessThan6~9_cout  = CARRY((\osc_instance|VGA_ins|CoorY[4]~5_combout  & (\osc_instance|oldValforVGA [4] & !\osc_instance|LessThan6~7_cout )) # (!\osc_instance|VGA_ins|CoorY[4]~5_combout  & ((\osc_instance|oldValforVGA [4]) # 
// (!\osc_instance|LessThan6~7_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datab(\osc_instance|oldValforVGA [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~7_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~9_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~9 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
cycloneiv_lcell_comb \osc_instance|LessThan6~11 (
// Equation(s):
// \osc_instance|LessThan6~11_cout  = CARRY((\osc_instance|oldValforVGA [5] & (\osc_instance|VGA_ins|CoorY[5]~4_combout  & !\osc_instance|LessThan6~9_cout )) # (!\osc_instance|oldValforVGA [5] & ((\osc_instance|VGA_ins|CoorY[5]~4_combout ) # 
// (!\osc_instance|LessThan6~9_cout ))))

	.dataa(\osc_instance|oldValforVGA [5]),
	.datab(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~9_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~11_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~11 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
cycloneiv_lcell_comb \osc_instance|LessThan6~13 (
// Equation(s):
// \osc_instance|LessThan6~13_cout  = CARRY((\osc_instance|VGA_ins|CoorY[6]~3_combout  & (\osc_instance|oldValforVGA [6] & !\osc_instance|LessThan6~11_cout )) # (!\osc_instance|VGA_ins|CoorY[6]~3_combout  & ((\osc_instance|oldValforVGA [6]) # 
// (!\osc_instance|LessThan6~11_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datab(\osc_instance|oldValforVGA [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~11_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~13_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~13 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
cycloneiv_lcell_comb \osc_instance|LessThan6~15 (
// Equation(s):
// \osc_instance|LessThan6~15_cout  = CARRY((\osc_instance|oldValforVGA [7] & (\osc_instance|VGA_ins|CoorY[7]~2_combout  & !\osc_instance|LessThan6~13_cout )) # (!\osc_instance|oldValforVGA [7] & ((\osc_instance|VGA_ins|CoorY[7]~2_combout ) # 
// (!\osc_instance|LessThan6~13_cout ))))

	.dataa(\osc_instance|oldValforVGA [7]),
	.datab(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~13_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~15_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~15 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
cycloneiv_lcell_comb \osc_instance|LessThan6~17 (
// Equation(s):
// \osc_instance|LessThan6~17_cout  = CARRY((\osc_instance|oldValforVGA [8] & ((!\osc_instance|LessThan6~15_cout ) # (!\osc_instance|VGA_ins|CoorY[8]~1_combout ))) # (!\osc_instance|oldValforVGA [8] & (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & 
// !\osc_instance|LessThan6~15_cout )))

	.dataa(\osc_instance|oldValforVGA [8]),
	.datab(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan6~15_cout ),
	.combout(),
	.cout(\osc_instance|LessThan6~17_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan6~17 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
cycloneiv_lcell_comb \osc_instance|LessThan6~18 (
// Equation(s):
// \osc_instance|LessThan6~18_combout  = (\osc_instance|oldValforVGA [9] & ((\osc_instance|LessThan6~17_cout ) # (!\osc_instance|VGA_ins|CoorY[9]~0_combout ))) # (!\osc_instance|oldValforVGA [9] & (\osc_instance|LessThan6~17_cout  & 
// !\osc_instance|VGA_ins|CoorY[9]~0_combout ))

	.dataa(gnd),
	.datab(\osc_instance|oldValforVGA [9]),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.cin(\osc_instance|LessThan6~17_cout ),
	.combout(\osc_instance|LessThan6~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan6~18 .lut_mask = 16'hC0FC;
defparam \osc_instance|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N12
cycloneiv_lcell_comb \osc_instance|LessThan7~1 (
// Equation(s):
// \osc_instance|LessThan7~1_cout  = CARRY((!\osc_instance|ValforVGA [0] & \osc_instance|VGA_ins|CoorY[0]~9_combout ))

	.dataa(\osc_instance|ValforVGA [0]),
	.datab(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\osc_instance|LessThan7~1_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~1 .lut_mask = 16'h0044;
defparam \osc_instance|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N14
cycloneiv_lcell_comb \osc_instance|LessThan7~3 (
// Equation(s):
// \osc_instance|LessThan7~3_cout  = CARRY((\osc_instance|ValforVGA [1] & ((!\osc_instance|LessThan7~1_cout ) # (!\osc_instance|VGA_ins|CoorY[1]~8_combout ))) # (!\osc_instance|ValforVGA [1] & (!\osc_instance|VGA_ins|CoorY[1]~8_combout  & 
// !\osc_instance|LessThan7~1_cout )))

	.dataa(\osc_instance|ValforVGA [1]),
	.datab(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~1_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~3_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~3 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N16
cycloneiv_lcell_comb \osc_instance|LessThan7~5 (
// Equation(s):
// \osc_instance|LessThan7~5_cout  = CARRY((\osc_instance|VGA_ins|CoorY[2]~7_combout  & ((!\osc_instance|LessThan7~3_cout ) # (!\osc_instance|ValforVGA [2]))) # (!\osc_instance|VGA_ins|CoorY[2]~7_combout  & (!\osc_instance|ValforVGA [2] & 
// !\osc_instance|LessThan7~3_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.datab(\osc_instance|ValforVGA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~3_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~5_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~5 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N18
cycloneiv_lcell_comb \osc_instance|LessThan7~7 (
// Equation(s):
// \osc_instance|LessThan7~7_cout  = CARRY((\osc_instance|VGA_ins|CoorY[3]~6_combout  & (\osc_instance|ValforVGA [3] & !\osc_instance|LessThan7~5_cout )) # (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & ((\osc_instance|ValforVGA [3]) # 
// (!\osc_instance|LessThan7~5_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datab(\osc_instance|ValforVGA [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~5_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~7_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~7 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N20
cycloneiv_lcell_comb \osc_instance|LessThan7~9 (
// Equation(s):
// \osc_instance|LessThan7~9_cout  = CARRY((\osc_instance|ValforVGA [4] & (\osc_instance|VGA_ins|CoorY[4]~5_combout  & !\osc_instance|LessThan7~7_cout )) # (!\osc_instance|ValforVGA [4] & ((\osc_instance|VGA_ins|CoorY[4]~5_combout ) # 
// (!\osc_instance|LessThan7~7_cout ))))

	.dataa(\osc_instance|ValforVGA [4]),
	.datab(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~7_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~9_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~9 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N22
cycloneiv_lcell_comb \osc_instance|LessThan7~11 (
// Equation(s):
// \osc_instance|LessThan7~11_cout  = CARRY((\osc_instance|ValforVGA [5] & ((!\osc_instance|LessThan7~9_cout ) # (!\osc_instance|VGA_ins|CoorY[5]~4_combout ))) # (!\osc_instance|ValforVGA [5] & (!\osc_instance|VGA_ins|CoorY[5]~4_combout  & 
// !\osc_instance|LessThan7~9_cout )))

	.dataa(\osc_instance|ValforVGA [5]),
	.datab(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~9_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~11_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~11 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N24
cycloneiv_lcell_comb \osc_instance|LessThan7~13 (
// Equation(s):
// \osc_instance|LessThan7~13_cout  = CARRY((\osc_instance|VGA_ins|CoorY[6]~3_combout  & ((!\osc_instance|LessThan7~11_cout ) # (!\osc_instance|ValforVGA [6]))) # (!\osc_instance|VGA_ins|CoorY[6]~3_combout  & (!\osc_instance|ValforVGA [6] & 
// !\osc_instance|LessThan7~11_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datab(\osc_instance|ValforVGA [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~11_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~13_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~13 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N26
cycloneiv_lcell_comb \osc_instance|LessThan7~15 (
// Equation(s):
// \osc_instance|LessThan7~15_cout  = CARRY((\osc_instance|VGA_ins|CoorY[7]~2_combout  & (\osc_instance|ValforVGA [7] & !\osc_instance|LessThan7~13_cout )) # (!\osc_instance|VGA_ins|CoorY[7]~2_combout  & ((\osc_instance|ValforVGA [7]) # 
// (!\osc_instance|LessThan7~13_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datab(\osc_instance|ValforVGA [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~13_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~15_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~15 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N28
cycloneiv_lcell_comb \osc_instance|LessThan7~17 (
// Equation(s):
// \osc_instance|LessThan7~17_cout  = CARRY((\osc_instance|ValforVGA [8] & (\osc_instance|VGA_ins|CoorY[8]~1_combout  & !\osc_instance|LessThan7~15_cout )) # (!\osc_instance|ValforVGA [8] & ((\osc_instance|VGA_ins|CoorY[8]~1_combout ) # 
// (!\osc_instance|LessThan7~15_cout ))))

	.dataa(\osc_instance|ValforVGA [8]),
	.datab(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan7~15_cout ),
	.combout(),
	.cout(\osc_instance|LessThan7~17_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan7~17 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan7~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N30
cycloneiv_lcell_comb \osc_instance|LessThan7~18 (
// Equation(s):
// \osc_instance|LessThan7~18_combout  = (\osc_instance|VGA_ins|CoorY[9]~0_combout  & ((\osc_instance|LessThan7~17_cout ) # (!\osc_instance|ValforVGA [9]))) # (!\osc_instance|VGA_ins|CoorY[9]~0_combout  & (\osc_instance|LessThan7~17_cout  & 
// !\osc_instance|ValforVGA [9]))

	.dataa(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|ValforVGA [9]),
	.cin(\osc_instance|LessThan7~17_cout ),
	.combout(\osc_instance|LessThan7~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan7~18 .lut_mask = 16'hA0FA;
defparam \osc_instance|LessThan7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
cycloneiv_lcell_comb \osc_instance|LessThan5~1 (
// Equation(s):
// \osc_instance|LessThan5~1_cout  = CARRY((\osc_instance|ValforVGA [0] & !\osc_instance|VGA_ins|CoorY[0]~9_combout ))

	.dataa(\osc_instance|ValforVGA [0]),
	.datab(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\osc_instance|LessThan5~1_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~1 .lut_mask = 16'h0022;
defparam \osc_instance|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
cycloneiv_lcell_comb \osc_instance|LessThan5~3 (
// Equation(s):
// \osc_instance|LessThan5~3_cout  = CARRY((\osc_instance|ValforVGA [1] & (\osc_instance|VGA_ins|CoorY[1]~8_combout  & !\osc_instance|LessThan5~1_cout )) # (!\osc_instance|ValforVGA [1] & ((\osc_instance|VGA_ins|CoorY[1]~8_combout ) # 
// (!\osc_instance|LessThan5~1_cout ))))

	.dataa(\osc_instance|ValforVGA [1]),
	.datab(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~1_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~3_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~3 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneiv_lcell_comb \osc_instance|LessThan5~5 (
// Equation(s):
// \osc_instance|LessThan5~5_cout  = CARRY((\osc_instance|ValforVGA [2] & ((!\osc_instance|LessThan5~3_cout ) # (!\osc_instance|VGA_ins|CoorY[2]~7_combout ))) # (!\osc_instance|ValforVGA [2] & (!\osc_instance|VGA_ins|CoorY[2]~7_combout  & 
// !\osc_instance|LessThan5~3_cout )))

	.dataa(\osc_instance|ValforVGA [2]),
	.datab(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~3_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~5_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~5 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
cycloneiv_lcell_comb \osc_instance|LessThan5~7 (
// Equation(s):
// \osc_instance|LessThan5~7_cout  = CARRY((\osc_instance|ValforVGA [3] & (\osc_instance|VGA_ins|CoorY[3]~6_combout  & !\osc_instance|LessThan5~5_cout )) # (!\osc_instance|ValforVGA [3] & ((\osc_instance|VGA_ins|CoorY[3]~6_combout ) # 
// (!\osc_instance|LessThan5~5_cout ))))

	.dataa(\osc_instance|ValforVGA [3]),
	.datab(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~5_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~7_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~7 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
cycloneiv_lcell_comb \osc_instance|LessThan5~9 (
// Equation(s):
// \osc_instance|LessThan5~9_cout  = CARRY((\osc_instance|ValforVGA [4] & ((!\osc_instance|LessThan5~7_cout ) # (!\osc_instance|VGA_ins|CoorY[4]~5_combout ))) # (!\osc_instance|ValforVGA [4] & (!\osc_instance|VGA_ins|CoorY[4]~5_combout  & 
// !\osc_instance|LessThan5~7_cout )))

	.dataa(\osc_instance|ValforVGA [4]),
	.datab(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~7_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~9_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~9 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
cycloneiv_lcell_comb \osc_instance|LessThan5~11 (
// Equation(s):
// \osc_instance|LessThan5~11_cout  = CARRY((\osc_instance|VGA_ins|CoorY[5]~4_combout  & ((!\osc_instance|LessThan5~9_cout ) # (!\osc_instance|ValforVGA [5]))) # (!\osc_instance|VGA_ins|CoorY[5]~4_combout  & (!\osc_instance|ValforVGA [5] & 
// !\osc_instance|LessThan5~9_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datab(\osc_instance|ValforVGA [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~9_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~11_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~11 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
cycloneiv_lcell_comb \osc_instance|LessThan5~13 (
// Equation(s):
// \osc_instance|LessThan5~13_cout  = CARRY((\osc_instance|ValforVGA [6] & ((!\osc_instance|LessThan5~11_cout ) # (!\osc_instance|VGA_ins|CoorY[6]~3_combout ))) # (!\osc_instance|ValforVGA [6] & (!\osc_instance|VGA_ins|CoorY[6]~3_combout  & 
// !\osc_instance|LessThan5~11_cout )))

	.dataa(\osc_instance|ValforVGA [6]),
	.datab(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~11_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~13_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~13 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
cycloneiv_lcell_comb \osc_instance|LessThan5~15 (
// Equation(s):
// \osc_instance|LessThan5~15_cout  = CARRY((\osc_instance|ValforVGA [7] & (\osc_instance|VGA_ins|CoorY[7]~2_combout  & !\osc_instance|LessThan5~13_cout )) # (!\osc_instance|ValforVGA [7] & ((\osc_instance|VGA_ins|CoorY[7]~2_combout ) # 
// (!\osc_instance|LessThan5~13_cout ))))

	.dataa(\osc_instance|ValforVGA [7]),
	.datab(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~13_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~15_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~15 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
cycloneiv_lcell_comb \osc_instance|LessThan5~17 (
// Equation(s):
// \osc_instance|LessThan5~17_cout  = CARRY((\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|ValforVGA [8] & !\osc_instance|LessThan5~15_cout )) # (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & ((\osc_instance|ValforVGA [8]) # 
// (!\osc_instance|LessThan5~15_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|ValforVGA [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan5~15_cout ),
	.combout(),
	.cout(\osc_instance|LessThan5~17_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan5~17 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
cycloneiv_lcell_comb \osc_instance|LessThan5~18 (
// Equation(s):
// \osc_instance|LessThan5~18_combout  = (\osc_instance|ValforVGA [9] & ((\osc_instance|LessThan5~17_cout ) # (!\osc_instance|VGA_ins|CoorY[9]~0_combout ))) # (!\osc_instance|ValforVGA [9] & (\osc_instance|LessThan5~17_cout  & 
// !\osc_instance|VGA_ins|CoorY[9]~0_combout ))

	.dataa(gnd),
	.datab(\osc_instance|ValforVGA [9]),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.cin(\osc_instance|LessThan5~17_cout ),
	.combout(\osc_instance|LessThan5~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan5~18 .lut_mask = 16'hC0FC;
defparam \osc_instance|LessThan5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
cycloneiv_lcell_comb \osc_instance|LessThan4~1 (
// Equation(s):
// \osc_instance|LessThan4~1_cout  = CARRY((!\osc_instance|oldValforVGA [0] & \osc_instance|VGA_ins|CoorY[0]~9_combout ))

	.dataa(\osc_instance|oldValforVGA [0]),
	.datab(\osc_instance|VGA_ins|CoorY[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\osc_instance|LessThan4~1_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~1 .lut_mask = 16'h0044;
defparam \osc_instance|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
cycloneiv_lcell_comb \osc_instance|LessThan4~3 (
// Equation(s):
// \osc_instance|LessThan4~3_cout  = CARRY((\osc_instance|oldValforVGA [1] & ((!\osc_instance|LessThan4~1_cout ) # (!\osc_instance|VGA_ins|CoorY[1]~8_combout ))) # (!\osc_instance|oldValforVGA [1] & (!\osc_instance|VGA_ins|CoorY[1]~8_combout  & 
// !\osc_instance|LessThan4~1_cout )))

	.dataa(\osc_instance|oldValforVGA [1]),
	.datab(\osc_instance|VGA_ins|CoorY[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~1_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~3_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~3 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
cycloneiv_lcell_comb \osc_instance|LessThan4~5 (
// Equation(s):
// \osc_instance|LessThan4~5_cout  = CARRY((\osc_instance|VGA_ins|CoorY[2]~7_combout  & ((!\osc_instance|LessThan4~3_cout ) # (!\osc_instance|oldValforVGA [2]))) # (!\osc_instance|VGA_ins|CoorY[2]~7_combout  & (!\osc_instance|oldValforVGA [2] & 
// !\osc_instance|LessThan4~3_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[2]~7_combout ),
	.datab(\osc_instance|oldValforVGA [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~3_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~5_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~5 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
cycloneiv_lcell_comb \osc_instance|LessThan4~7 (
// Equation(s):
// \osc_instance|LessThan4~7_cout  = CARRY((\osc_instance|oldValforVGA [3] & ((!\osc_instance|LessThan4~5_cout ) # (!\osc_instance|VGA_ins|CoorY[3]~6_combout ))) # (!\osc_instance|oldValforVGA [3] & (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & 
// !\osc_instance|LessThan4~5_cout )))

	.dataa(\osc_instance|oldValforVGA [3]),
	.datab(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~5_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~7_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~7 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneiv_lcell_comb \osc_instance|LessThan4~9 (
// Equation(s):
// \osc_instance|LessThan4~9_cout  = CARRY((\osc_instance|oldValforVGA [4] & (\osc_instance|VGA_ins|CoorY[4]~5_combout  & !\osc_instance|LessThan4~7_cout )) # (!\osc_instance|oldValforVGA [4] & ((\osc_instance|VGA_ins|CoorY[4]~5_combout ) # 
// (!\osc_instance|LessThan4~7_cout ))))

	.dataa(\osc_instance|oldValforVGA [4]),
	.datab(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~7_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~9_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~9 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneiv_lcell_comb \osc_instance|LessThan4~11 (
// Equation(s):
// \osc_instance|LessThan4~11_cout  = CARRY((\osc_instance|oldValforVGA [5] & ((!\osc_instance|LessThan4~9_cout ) # (!\osc_instance|VGA_ins|CoorY[5]~4_combout ))) # (!\osc_instance|oldValforVGA [5] & (!\osc_instance|VGA_ins|CoorY[5]~4_combout  & 
// !\osc_instance|LessThan4~9_cout )))

	.dataa(\osc_instance|oldValforVGA [5]),
	.datab(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~9_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~11_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~11 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
cycloneiv_lcell_comb \osc_instance|LessThan4~13 (
// Equation(s):
// \osc_instance|LessThan4~13_cout  = CARRY((\osc_instance|oldValforVGA [6] & (\osc_instance|VGA_ins|CoorY[6]~3_combout  & !\osc_instance|LessThan4~11_cout )) # (!\osc_instance|oldValforVGA [6] & ((\osc_instance|VGA_ins|CoorY[6]~3_combout ) # 
// (!\osc_instance|LessThan4~11_cout ))))

	.dataa(\osc_instance|oldValforVGA [6]),
	.datab(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~11_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~13_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~13 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneiv_lcell_comb \osc_instance|LessThan4~15 (
// Equation(s):
// \osc_instance|LessThan4~15_cout  = CARRY((\osc_instance|VGA_ins|CoorY[7]~2_combout  & (\osc_instance|oldValforVGA [7] & !\osc_instance|LessThan4~13_cout )) # (!\osc_instance|VGA_ins|CoorY[7]~2_combout  & ((\osc_instance|oldValforVGA [7]) # 
// (!\osc_instance|LessThan4~13_cout ))))

	.dataa(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datab(\osc_instance|oldValforVGA [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~13_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~15_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~15 .lut_mask = 16'h004D;
defparam \osc_instance|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneiv_lcell_comb \osc_instance|LessThan4~17 (
// Equation(s):
// \osc_instance|LessThan4~17_cout  = CARRY((\osc_instance|VGA_ins|CoorY[8]~1_combout  & ((!\osc_instance|LessThan4~15_cout ) # (!\osc_instance|oldValforVGA [8]))) # (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & (!\osc_instance|oldValforVGA [8] & 
// !\osc_instance|LessThan4~15_cout )))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|oldValforVGA [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\osc_instance|LessThan4~15_cout ),
	.combout(),
	.cout(\osc_instance|LessThan4~17_cout ));
// synopsys translate_off
defparam \osc_instance|LessThan4~17 .lut_mask = 16'h002B;
defparam \osc_instance|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
cycloneiv_lcell_comb \osc_instance|LessThan4~18 (
// Equation(s):
// \osc_instance|LessThan4~18_combout  = (\osc_instance|oldValforVGA [9] & (\osc_instance|VGA_ins|CoorY[9]~0_combout  & \osc_instance|LessThan4~17_cout )) # (!\osc_instance|oldValforVGA [9] & ((\osc_instance|VGA_ins|CoorY[9]~0_combout ) # 
// (\osc_instance|LessThan4~17_cout )))

	.dataa(\osc_instance|oldValforVGA [9]),
	.datab(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\osc_instance|LessThan4~17_cout ),
	.combout(\osc_instance|LessThan4~18_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|LessThan4~18 .lut_mask = 16'hD4D4;
defparam \osc_instance|LessThan4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
cycloneiv_lcell_comb \osc_instance|b_data~2 (
// Equation(s):
// \osc_instance|b_data~2_combout  = (\osc_instance|LessThan6~18_combout  & (!\osc_instance|LessThan7~18_combout  & ((!\osc_instance|LessThan4~18_combout ) # (!\osc_instance|LessThan5~18_combout )))) # (!\osc_instance|LessThan6~18_combout  & 
// (((!\osc_instance|LessThan4~18_combout ) # (!\osc_instance|LessThan5~18_combout ))))

	.dataa(\osc_instance|LessThan6~18_combout ),
	.datab(\osc_instance|LessThan7~18_combout ),
	.datac(\osc_instance|LessThan5~18_combout ),
	.datad(\osc_instance|LessThan4~18_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~2 .lut_mask = 16'h0777;
defparam \osc_instance|b_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
cycloneiv_lcell_comb \osc_instance|b_data~3 (
// Equation(s):
// \osc_instance|b_data~3_combout  = (\osc_instance|b_data~2_combout  & ((!\osc_instance|Equal31~0_combout ) # (!\osc_instance|Equal31~5_combout )))

	.dataa(gnd),
	.datab(\osc_instance|Equal31~5_combout ),
	.datac(\osc_instance|Equal31~0_combout ),
	.datad(\osc_instance|b_data~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~3 .lut_mask = 16'h3F00;
defparam \osc_instance|b_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N18
cycloneiv_lcell_comb \osc_instance|always5~4 (
// Equation(s):
// \osc_instance|always5~4_combout  = (\osc_instance|VGA_ins|CoorY[8]~1_combout  & (\osc_instance|Equal42~2_combout  & (!\osc_instance|VGA_ins|CoorY[4]~5_combout  & \osc_instance|Equal42~1_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|Equal42~2_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datad(\osc_instance|Equal42~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~4 .lut_mask = 16'h0800;
defparam \osc_instance|always5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N8
cycloneiv_lcell_comb \osc_instance|always5~3 (
// Equation(s):
// \osc_instance|always5~3_combout  = (\osc_instance|VGA_ins|v_cnt [10]) # ((\osc_instance|VGA_ins|Add3~12_combout  $ (\osc_instance|VGA_ins|Add3~4_combout )) # (!\osc_instance|VGA_ins|cDEN~7_combout ))

	.dataa(\osc_instance|VGA_ins|Add3~12_combout ),
	.datab(\osc_instance|VGA_ins|v_cnt [10]),
	.datac(\osc_instance|VGA_ins|Add3~4_combout ),
	.datad(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~3 .lut_mask = 16'hDEFF;
defparam \osc_instance|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y54_N0
cycloneiv_lcell_comb \osc_instance|always5~2 (
// Equation(s):
// \osc_instance|always5~2_combout  = (\osc_instance|VGA_ins|Add0~0_combout  & (((\osc_instance|VGA_ins|CoorX[8]~1_combout  & !\osc_instance|VGA_ins|CoorX[7]~2_combout )) # (!\osc_instance|VGA_ins|CoorX[9]~3_combout )))

	.dataa(\osc_instance|VGA_ins|Add0~0_combout ),
	.datab(\osc_instance|VGA_ins|CoorX[8]~1_combout ),
	.datac(\osc_instance|VGA_ins|CoorX[9]~3_combout ),
	.datad(\osc_instance|VGA_ins|CoorX[7]~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~2 .lut_mask = 16'h0A8A;
defparam \osc_instance|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N12
cycloneiv_lcell_comb \osc_instance|b_data~5 (
// Equation(s):
// \osc_instance|b_data~5_combout  = (\osc_instance|Equal20~0_combout  & (!\osc_instance|always5~2_combout  & ((!\osc_instance|always5~3_combout ) # (!\osc_instance|always5~4_combout )))) # (!\osc_instance|Equal20~0_combout  & 
// (((!\osc_instance|always5~3_combout )) # (!\osc_instance|always5~4_combout )))

	.dataa(\osc_instance|Equal20~0_combout ),
	.datab(\osc_instance|always5~4_combout ),
	.datac(\osc_instance|always5~3_combout ),
	.datad(\osc_instance|always5~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~5 .lut_mask = 16'h153F;
defparam \osc_instance|b_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
cycloneiv_lcell_comb \osc_instance|b_data~4 (
// Equation(s):
// \osc_instance|b_data~4_combout  = ((!\osc_instance|Equal42~0_combout  & !\osc_instance|Equal2~0_combout )) # (!\osc_instance|Equal42~3_combout )

	.dataa(\osc_instance|Equal42~0_combout ),
	.datab(\osc_instance|Equal2~0_combout ),
	.datac(gnd),
	.datad(\osc_instance|Equal42~3_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~4 .lut_mask = 16'h11FF;
defparam \osc_instance|b_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N26
cycloneiv_lcell_comb \osc_instance|always5~7 (
// Equation(s):
// \osc_instance|always5~7_combout  = (\osc_instance|VGA_ins|CoorY[8]~1_combout  & (!\osc_instance|VGA_ins|CoorY[5]~4_combout  & ((\osc_instance|VGA_ins|Add3~6_combout )))) # (!\osc_instance|VGA_ins|CoorY[8]~1_combout  & 
// (\osc_instance|VGA_ins|CoorY[5]~4_combout  & (!\osc_instance|VGA_ins|CoorY[4]~5_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[8]~1_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[4]~5_combout ),
	.datad(\osc_instance|VGA_ins|Add3~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~7 .lut_mask = 16'h2604;
defparam \osc_instance|always5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N22
cycloneiv_lcell_comb \osc_instance|always5~5 (
// Equation(s):
// \osc_instance|always5~5_combout  = (\osc_instance|VGA_ins|v_cnt [10]) # ((\osc_instance|VGA_ins|Add3~14_combout  $ (\osc_instance|VGA_ins|Add3~6_combout )) # (!\osc_instance|VGA_ins|cDEN~7_combout ))

	.dataa(\osc_instance|VGA_ins|Add3~14_combout ),
	.datab(\osc_instance|VGA_ins|Add3~6_combout ),
	.datac(\osc_instance|VGA_ins|v_cnt [10]),
	.datad(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~5 .lut_mask = 16'hF6FF;
defparam \osc_instance|always5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N24
cycloneiv_lcell_comb \osc_instance|always5~6 (
// Equation(s):
// \osc_instance|always5~6_combout  = (\osc_instance|always5~5_combout  & (!\osc_instance|VGA_ins|CoorY[7]~2_combout  & (!\osc_instance|VGA_ins|CoorY[3]~6_combout  & \osc_instance|VGA_ins|CoorY[5]~4_combout )))

	.dataa(\osc_instance|always5~5_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datac(\osc_instance|VGA_ins|CoorY[3]~6_combout ),
	.datad(\osc_instance|VGA_ins|CoorY[5]~4_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~6 .lut_mask = 16'h0200;
defparam \osc_instance|always5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N4
cycloneiv_lcell_comb \osc_instance|always5~8 (
// Equation(s):
// \osc_instance|always5~8_combout  = (\osc_instance|always5~6_combout ) # ((\osc_instance|always5~7_combout  & (\osc_instance|VGA_ins|CoorY[7]~2_combout  & \osc_instance|VGA_ins|Add3~4_combout )))

	.dataa(\osc_instance|always5~7_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[7]~2_combout ),
	.datac(\osc_instance|VGA_ins|Add3~4_combout ),
	.datad(\osc_instance|always5~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~8 .lut_mask = 16'hFF80;
defparam \osc_instance|always5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N30
cycloneiv_lcell_comb \osc_instance|always5~9 (
// Equation(s):
// \osc_instance|always5~9_combout  = (\osc_instance|VGA_ins|Add3~2_combout  & (\osc_instance|VGA_ins|Add2~0_combout  & \osc_instance|VGA_ins|Add3~0_combout ))

	.dataa(\osc_instance|VGA_ins|Add3~2_combout ),
	.datab(\osc_instance|VGA_ins|Add2~0_combout ),
	.datac(gnd),
	.datad(\osc_instance|VGA_ins|Add3~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~9 .lut_mask = 16'h8800;
defparam \osc_instance|always5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N0
cycloneiv_lcell_comb \osc_instance|always5~10 (
// Equation(s):
// \osc_instance|always5~10_combout  = (!\osc_instance|VGA_ins|CoorY[9]~0_combout  & (\osc_instance|VGA_ins|CoorY[6]~3_combout  & (\osc_instance|always5~9_combout  & \osc_instance|VGA_ins|cDEN~7_combout )))

	.dataa(\osc_instance|VGA_ins|CoorY[9]~0_combout ),
	.datab(\osc_instance|VGA_ins|CoorY[6]~3_combout ),
	.datac(\osc_instance|always5~9_combout ),
	.datad(\osc_instance|VGA_ins|cDEN~7_combout ),
	.cin(gnd),
	.combout(\osc_instance|always5~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|always5~10 .lut_mask = 16'h4000;
defparam \osc_instance|always5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N10
cycloneiv_lcell_comb \osc_instance|b_data~6 (
// Equation(s):
// \osc_instance|b_data~6_combout  = (\osc_instance|b_data~5_combout  & (\osc_instance|b_data~4_combout  & ((!\osc_instance|always5~10_combout ) # (!\osc_instance|always5~8_combout ))))

	.dataa(\osc_instance|b_data~5_combout ),
	.datab(\osc_instance|b_data~4_combout ),
	.datac(\osc_instance|always5~8_combout ),
	.datad(\osc_instance|always5~10_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~6 .lut_mask = 16'h0888;
defparam \osc_instance|b_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y90_N26
cycloneiv_lcell_comb \osc_instance|b_data~19 (
// Equation(s):
// \osc_instance|b_data~19_combout  = (\osc_instance|b_data~18_combout ) # ((!\KEY~input_o  & (\osc_instance|b_data~3_combout  & !\osc_instance|b_data~6_combout )))

	.dataa(\osc_instance|b_data~18_combout ),
	.datab(\KEY~input_o ),
	.datac(\osc_instance|b_data~3_combout ),
	.datad(\osc_instance|b_data~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~19 .lut_mask = 16'hAABA;
defparam \osc_instance|b_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N24
cycloneiv_lcell_comb \osc_instance|b_data[0]~feeder (
// Equation(s):
// \osc_instance|b_data[0]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[0]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N25
dffeas \osc_instance|b_data[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[0] .is_wysiwyg = "true";
defparam \osc_instance|b_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N10
cycloneiv_lcell_comb \osc_instance|b_data[1]~feeder (
// Equation(s):
// \osc_instance|b_data[1]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[1]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N11
dffeas \osc_instance|b_data[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[1] .is_wysiwyg = "true";
defparam \osc_instance|b_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N20
cycloneiv_lcell_comb \osc_instance|b_data[2]~feeder (
// Equation(s):
// \osc_instance|b_data[2]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[2]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N21
dffeas \osc_instance|b_data[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[2] .is_wysiwyg = "true";
defparam \osc_instance|b_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N22
cycloneiv_lcell_comb \osc_instance|b_data[3]~feeder (
// Equation(s):
// \osc_instance|b_data[3]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[3]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N23
dffeas \osc_instance|b_data[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[3] .is_wysiwyg = "true";
defparam \osc_instance|b_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N8
cycloneiv_lcell_comb \osc_instance|b_data[4]~feeder (
// Equation(s):
// \osc_instance|b_data[4]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[4]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N9
dffeas \osc_instance|b_data[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[4] .is_wysiwyg = "true";
defparam \osc_instance|b_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N2
cycloneiv_lcell_comb \osc_instance|b_data[5]~feeder (
// Equation(s):
// \osc_instance|b_data[5]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[5]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N3
dffeas \osc_instance|b_data[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[5] .is_wysiwyg = "true";
defparam \osc_instance|b_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y90_N4
cycloneiv_lcell_comb \osc_instance|b_data[6]~feeder (
// Equation(s):
// \osc_instance|b_data[6]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[6]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y90_N5
dffeas \osc_instance|b_data[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[6] .is_wysiwyg = "true";
defparam \osc_instance|b_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y90_N16
cycloneiv_lcell_comb \osc_instance|b_data[7]~feeder (
// Equation(s):
// \osc_instance|b_data[7]~feeder_combout  = \osc_instance|b_data~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|b_data~19_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data[7]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|b_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y90_N17
dffeas \osc_instance|b_data[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|b_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|b_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|b_data[7] .is_wysiwyg = "true";
defparam \osc_instance|b_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N6
cycloneiv_lcell_comb \osc_instance|g_data~3 (
// Equation(s):
// \osc_instance|g_data~3_combout  = (\osc_instance|Ic [0] & (\osc_instance|always5~27_combout  & (\osc_instance|always5~18_combout ))) # (!\osc_instance|Ic [0] & (((\osc_instance|always5~26_combout ))))

	.dataa(\osc_instance|always5~27_combout ),
	.datab(\osc_instance|always5~18_combout ),
	.datac(\osc_instance|always5~26_combout ),
	.datad(\osc_instance|Ic [0]),
	.cin(gnd),
	.combout(\osc_instance|g_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~3 .lut_mask = 16'h88F0;
defparam \osc_instance|g_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
cycloneiv_lcell_comb \osc_instance|g_data~2 (
// Equation(s):
// \osc_instance|g_data~2_combout  = (\osc_instance|always5~19_combout  & ((\osc_instance|Ic [0] & (\osc_instance|always5~18_combout )) # (!\osc_instance|Ic [0] & ((\osc_instance|always5~24_combout )))))

	.dataa(\osc_instance|Ic [0]),
	.datab(\osc_instance|always5~19_combout ),
	.datac(\osc_instance|always5~18_combout ),
	.datad(\osc_instance|always5~24_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~2 .lut_mask = 16'hC480;
defparam \osc_instance|g_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
cycloneiv_lcell_comb \osc_instance|g_data~4 (
// Equation(s):
// \osc_instance|g_data~4_combout  = (\osc_instance|Qc [0] & (\osc_instance|g_data~3_combout  & (!\osc_instance|Qc [1]))) # (!\osc_instance|Qc [0] & (((\osc_instance|Qc [1] & \osc_instance|g_data~2_combout ))))

	.dataa(\osc_instance|g_data~3_combout ),
	.datab(\osc_instance|Qc [0]),
	.datac(\osc_instance|Qc [1]),
	.datad(\osc_instance|g_data~2_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~4 .lut_mask = 16'h3808;
defparam \osc_instance|g_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N26
cycloneiv_lcell_comb \osc_instance|g_data~5 (
// Equation(s):
// \osc_instance|g_data~5_combout  = (\osc_instance|g_data~4_combout  & (\KEY~input_o  & \osc_instance|g_data~1_combout ))

	.dataa(gnd),
	.datab(\osc_instance|g_data~4_combout ),
	.datac(\KEY~input_o ),
	.datad(\osc_instance|g_data~1_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~5 .lut_mask = 16'hC000;
defparam \osc_instance|g_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
cycloneiv_lcell_comb \osc_instance|g_data~7 (
// Equation(s):
// \osc_instance|g_data~7_combout  = (\osc_instance|Ic [0] & (((!\osc_instance|Ic [1] & \osc_instance|always5~22_combout )))) # (!\osc_instance|Ic [0] & (\osc_instance|always5~16_combout  & (\osc_instance|Ic [1])))

	.dataa(\osc_instance|Ic [0]),
	.datab(\osc_instance|always5~16_combout ),
	.datac(\osc_instance|Ic [1]),
	.datad(\osc_instance|always5~22_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~7 .lut_mask = 16'h4A40;
defparam \osc_instance|g_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N0
cycloneiv_lcell_comb \osc_instance|g_data~6 (
// Equation(s):
// \osc_instance|g_data~6_combout  = (\osc_instance|Ic [0] & (((!\osc_instance|Ic [1] & \osc_instance|always5~23_combout )))) # (!\osc_instance|Ic [0] & (\osc_instance|always5~14_combout  & (\osc_instance|Ic [1])))

	.dataa(\osc_instance|always5~14_combout ),
	.datab(\osc_instance|Ic [0]),
	.datac(\osc_instance|Ic [1]),
	.datad(\osc_instance|always5~23_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~6 .lut_mask = 16'h2C20;
defparam \osc_instance|g_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N28
cycloneiv_lcell_comb \osc_instance|g_data~8 (
// Equation(s):
// \osc_instance|g_data~8_combout  = (\osc_instance|Qc [1] & (!\osc_instance|Qc [0] & ((\osc_instance|g_data~6_combout )))) # (!\osc_instance|Qc [1] & (\osc_instance|Qc [0] & (\osc_instance|g_data~7_combout )))

	.dataa(\osc_instance|Qc [1]),
	.datab(\osc_instance|Qc [0]),
	.datac(\osc_instance|g_data~7_combout ),
	.datad(\osc_instance|g_data~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~8 .lut_mask = 16'h6240;
defparam \osc_instance|g_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
cycloneiv_lcell_comb \osc_instance|g_data~9 (
// Equation(s):
// \osc_instance|g_data~9_combout  = (!\osc_instance|Ic [3] & (!\osc_instance|Ic [2] & (\KEY~input_o  & \osc_instance|g_data~8_combout )))

	.dataa(\osc_instance|Ic [3]),
	.datab(\osc_instance|Ic [2]),
	.datac(\KEY~input_o ),
	.datad(\osc_instance|g_data~8_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~9 .lut_mask = 16'h1000;
defparam \osc_instance|g_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X78_Y90_N22
cycloneiv_lcell_comb \osc_instance|b_data~7 (
// Equation(s):
// \osc_instance|b_data~7_combout  = (\osc_instance|b_data~3_combout  & (!\KEY~input_o  & !\osc_instance|b_data~6_combout ))

	.dataa(\osc_instance|b_data~3_combout ),
	.datab(\KEY~input_o ),
	.datac(gnd),
	.datad(\osc_instance|b_data~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|b_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|b_data~7 .lut_mask = 16'h0022;
defparam \osc_instance|b_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
cycloneiv_lcell_comb \osc_instance|g_data~10 (
// Equation(s):
// \osc_instance|g_data~10_combout  = (\osc_instance|g_data~5_combout ) # ((\osc_instance|g_data~9_combout ) # ((\osc_instance|b_data~7_combout ) # (\osc_instance|g_data~0_combout )))

	.dataa(\osc_instance|g_data~5_combout ),
	.datab(\osc_instance|g_data~9_combout ),
	.datac(\osc_instance|b_data~7_combout ),
	.datad(\osc_instance|g_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|g_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|g_data~10 .lut_mask = 16'hFFFE;
defparam \osc_instance|g_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X78_Y90_N17
dffeas \osc_instance|g_data[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[0] .is_wysiwyg = "true";
defparam \osc_instance|g_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N19
dffeas \osc_instance|g_data[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[1] .is_wysiwyg = "true";
defparam \osc_instance|g_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N29
dffeas \osc_instance|g_data[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[2] .is_wysiwyg = "true";
defparam \osc_instance|g_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y90_N1
dffeas \osc_instance|g_data[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[3] .is_wysiwyg = "true";
defparam \osc_instance|g_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N31
dffeas \osc_instance|g_data[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[4] .is_wysiwyg = "true";
defparam \osc_instance|g_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N25
dffeas \osc_instance|g_data[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[5] .is_wysiwyg = "true";
defparam \osc_instance|g_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N11
dffeas \osc_instance|g_data[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[6] .is_wysiwyg = "true";
defparam \osc_instance|g_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N21
dffeas \osc_instance|g_data[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|g_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|g_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|g_data[7] .is_wysiwyg = "true";
defparam \osc_instance|g_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X78_Y90_N8
cycloneiv_lcell_comb \osc_instance|r_data~0 (
// Equation(s):
// \osc_instance|r_data~0_combout  = (\osc_instance|b_data~18_combout ) # ((!\KEY~input_o  & ((!\osc_instance|b_data~6_combout ) # (!\osc_instance|b_data~3_combout ))))

	.dataa(\osc_instance|b_data~18_combout ),
	.datab(\KEY~input_o ),
	.datac(\osc_instance|b_data~3_combout ),
	.datad(\osc_instance|b_data~6_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data~0 .lut_mask = 16'hABBB;
defparam \osc_instance|r_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N24
cycloneiv_lcell_comb \osc_instance|r_data[0]~feeder (
// Equation(s):
// \osc_instance|r_data[0]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[0]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N25
dffeas \osc_instance|r_data[0] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[0] .is_wysiwyg = "true";
defparam \osc_instance|r_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N2
cycloneiv_lcell_comb \osc_instance|r_data[1]~feeder (
// Equation(s):
// \osc_instance|r_data[1]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[1]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N3
dffeas \osc_instance|r_data[1] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[1] .is_wysiwyg = "true";
defparam \osc_instance|r_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N12
cycloneiv_lcell_comb \osc_instance|r_data[2]~feeder (
// Equation(s):
// \osc_instance|r_data[2]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[2]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N13
dffeas \osc_instance|r_data[2] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[2] .is_wysiwyg = "true";
defparam \osc_instance|r_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N6
cycloneiv_lcell_comb \osc_instance|r_data[3]~feeder (
// Equation(s):
// \osc_instance|r_data[3]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[3]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N7
dffeas \osc_instance|r_data[3] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[3] .is_wysiwyg = "true";
defparam \osc_instance|r_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N16
cycloneiv_lcell_comb \osc_instance|r_data[4]~feeder (
// Equation(s):
// \osc_instance|r_data[4]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[4]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N17
dffeas \osc_instance|r_data[4] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[4] .is_wysiwyg = "true";
defparam \osc_instance|r_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y90_N23
dffeas \osc_instance|r_data[5] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\osc_instance|r_data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[5] .is_wysiwyg = "true";
defparam \osc_instance|r_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N26
cycloneiv_lcell_comb \osc_instance|r_data[6]~feeder (
// Equation(s):
// \osc_instance|r_data[6]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[6]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N27
dffeas \osc_instance|r_data[6] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[6] .is_wysiwyg = "true";
defparam \osc_instance|r_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y90_N4
cycloneiv_lcell_comb \osc_instance|r_data[7]~feeder (
// Equation(s):
// \osc_instance|r_data[7]~feeder_combout  = \osc_instance|r_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\osc_instance|r_data~0_combout ),
	.cin(gnd),
	.combout(\osc_instance|r_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \osc_instance|r_data[7]~feeder .lut_mask = 16'hFF00;
defparam \osc_instance|r_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y90_N5
dffeas \osc_instance|r_data[7] (
	.clk(!\osc_instance|vga_clk_reg~clkctrl_outclk ),
	.d(\osc_instance|r_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\osc_instance|r_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \osc_instance|r_data[7] .is_wysiwyg = "true";
defparam \osc_instance|r_data[7] .power_up = "low";
// synopsys translate_on

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_BLANK_n = \VGA_BLANK_n~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

endmodule
