// generated by newgenasym  Sat Feb 05 14:54:26 2005


module sn74lvc2g07 (a, y);
    input a;
    output y;


    initial
        begin
        end

endmodule
