-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Quadrant_Correction.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Quadrant_Correction
-- Source Path: ltehdlDownlinkSyncDemod/FrequencyEstimation/Rect2Polar/HDL_CMA_core/Quadrant_Correction
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Quadrant_Correction IS
  PORT( zin                               :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        QA_Control                        :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix3
        zout                              :   OUT   std_logic_vector(26 DOWNTO 0)  -- ufix27
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Quadrant_Correction;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Quadrant_Correction IS

  -- Signals
  SIGNAL QA_Control_unsigned              : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL xyNegative                       : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL AbsRel                           : std_logic;  -- ufix1
  SIGNAL pidivtwo                         : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL zin_signed                       : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL pivdivtwosubout                  : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL mux1out                          : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL Negation_cast                    : signed(27 DOWNTO 0);  -- sfix28_En26
  SIGNAL Negation_cast_1                  : signed(27 DOWNTO 0);  -- sfix28_En26
  SIGNAL Negation_cast_2                  : signed(28 DOWNTO 0);  -- sfix29_En26
  SIGNAL mux1out_negate                   : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL pionepos                         : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL pi_subtraction                   : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL pioneneg                         : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL negpi_addition                   : signed(26 DOWNTO 0);  -- sfix27_En26
  SIGNAL mux2out                          : signed(26 DOWNTO 0);  -- sfix27_En26

BEGIN
  QA_Control_unsigned <= unsigned(QA_Control);

  xyNegative <= QA_Control_unsigned(1 DOWNTO 0);

  AbsRel <= QA_Control_unsigned(2);

  pidivtwo <= to_signed(16#2000000#, 27);

  zin_signed <= signed(zin);

  pivdivtwosubout <= pidivtwo - zin_signed;

  
  mux1out <= pivdivtwosubout WHEN AbsRel = '0' ELSE
      zin_signed;

  Negation_cast <= resize(mux1out, 28);
  Negation_cast_1 <=  - (Negation_cast);
  Negation_cast_2 <= resize(Negation_cast_1, 29);
  mux1out_negate <= Negation_cast_2(26 DOWNTO 0);

  pionepos <= to_signed(16#3FFFFFF#, 27);

  pi_subtraction <= pionepos - mux1out;

  pioneneg <= to_signed(-16#4000000#, 27);

  negpi_addition <= pioneneg + mux1out;

  
  mux2out <= mux1out WHEN xyNegative = to_unsigned(16#0#, 2) ELSE
      mux1out_negate WHEN xyNegative = to_unsigned(16#1#, 2) ELSE
      pi_subtraction WHEN xyNegative = to_unsigned(16#2#, 2) ELSE
      negpi_addition;

  zout <= std_logic_vector(mux2out);

END rtl;

