# Executables
Essential verilog netlist processing tools

This a repository of essential Java based tools.
KeyInsert - KIT (Key insertion Tool). It can obfuscate verilog netlists. 
TechIndCOnv - converts mapped netlist to technology independent functional netlist.
SynthGen - netlist generator for SynthGen optimized data files.
TestbenchWriter - writes random and comparative testbenches with random patterns for functional testing.
Circuit visualizer - Generates dot diagram from netlist. Needs dot and graphviz installed.
