INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/matrixmul.hlsrun_package_summary, at Sat Jul 19 16:45:59 2025
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul -config /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg -cmdlineconfig /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 16:46:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/jam/xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jam' on host 'jam-Precision-5510' (Linux_x86_64 version 5.15.0-139-generic) on Sat Jul 19 16:46:03 PKT 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt'
INFO: [HLS 200-2005] Using work_dir /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul.cpp' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/files/matrixmul_test.cpp,-DHW_COSIM' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.top=matrixmul' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'cosim.rtl=vhdl' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=matrixmul/Col off' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=matrixmul/Product off' from /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/hls_config.cfg(14)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jul 19 16:46:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/hls_data.json outdir=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip srcdir=/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/misc
INFO: Copied 2 verilog file(s) to /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/hdl/vhdl
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.180 ; gain = 26.805 ; free physical = 1660 ; free virtual = 11398
INFO: Import ports from HDL: /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/hdl/vhdl/matrixmul.vhd (matrixmul)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface a_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jam/xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface a_q0
INFO: Add data interface b_address0
INFO: Add data interface b_q0
INFO: Add data interface res_address0
INFO: Add data interface res_d0
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/component.xml
INFO: Created IP archive /home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/v1_MM_no_opt/matrixmul/hls/impl/ip/xilinx_com_hls_matrixmul_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 16:46:21 2025...
INFO: [HLS 200-802] Generated output file matrixmul/matrixmul.zip
INFO: [HLS 200-112] Total CPU user time: 20.89 seconds. Total CPU system time: 1.12 seconds. Total elapsed time: 30.47 seconds; peak allocated memory: 397.082 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 34s
