#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 13 16:21:33 2021
# Process ID: 8636
# Current directory: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent512 C:\Users\horse\Documents\Xilinx_Projects\AESencryption\FPGA\MAESencryption\MAESencryption.xpr
# Log file: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/vivado.log
# Journal file: C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ProgramData/MATLAB/SupportPackages/R2020b/toolbox/hdlverifier/supportpackages/fpgadebug_xilinx/+hdlverifier/+fpga/+vivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 858.902 ; gain = 160.359
update_compile_order -fileset sources_1
set_property top FlatEncryption_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FlatEncryption_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FlatEncryption_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/FlatEncryption.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/RotWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RotWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/SubWord.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubWord
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/getSBoxValue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getSBoxValue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/times_three.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_three
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sources_1/new/times_two.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module times_two
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sim_1/new/FlatEncryption_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlatEncryption_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim'
"xelab -wto d9b952142d4d4e5488c1b7d6d5e432d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9b952142d4d4e5488c1b7d6d5e432d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FlatEncryption_tb_behav xil_defaultlib.FlatEncryption_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RotWord
Compiling module xil_defaultlib.SubWord
Compiling module xil_defaultlib.times_two
Compiling module xil_defaultlib.times_three
Compiling module xil_defaultlib.getSBoxValue
Compiling module xil_defaultlib.FlatEncryption
Compiling module xil_defaultlib.FlatEncryption_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FlatEncryption_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim/xsim.dir/FlatEncryption_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim/xsim.dir/FlatEncryption_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 13 16:29:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 13 16:29:06 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 904.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FlatEncryption_tb_behav -key {Behavioral:sim_1:Functional:FlatEncryption_tb} -tclbatch {FlatEncryption_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FlatEncryption_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 461 ns : File "C:/Users/horse/Documents/Xilinx_Projects/AESencryption/FPGA/MAESencryption/MAESencryption.srcs/sim_1/new/FlatEncryption_tb.v" Line 59
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 937.852 ; gain = 31.199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FlatEncryption_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 937.852 ; gain = 33.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 944.430 ; gain = 4.988
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 13 16:30:41 2021...
