## ğŸ”¢ Seven Segment Display on FPGA 
- A simple **Verilog project** demonstrating how to drive a **seven-segment display** using **Xilinx Vivado**.  
- This project includes HDL source files and FPGA constraint mapping for implementation and testing.
- This project displays hexadecimal digits (0â€“9, Aâ€“F) on a **7-segment display** by decoding binary input into segment control signals.  
- Itâ€™s designed to run on **Xilinx Spartan-7** or compatible FPGA boards.

---

## ğŸ“ File Structure
```bash
seven-segment-display/
â”‚
â”œâ”€â”€ seven_segment.srcs/
â”‚   â”œâ”€â”€ constrs_1/new/sevenseg_fpga.xdc      # FPGA pin constraints
â”‚   â””â”€â”€ sources_1/new/sevenseg.v             # Verilog source file
â”‚
â”œâ”€â”€ seven_segment.xpr                        # Vivado project file
â”‚
â”œâ”€â”€ README.md                                # Project overview and setup guide
â””â”€â”€ LICENSE                                  # Open-source license (MIT)
```

---

## âš™ï¸ How to Run
1. Open **Vivado**.
2. Click **File â†’ Open Project** and select `seven_segment.xpr`.
3. Synthesize, implement, and generate the bitstream.
4. Connect your FPGA board and program it with the generated bit file.
5. Observe the seven-segment display output!

---

## ğŸ§° Tools Used
- Vivado 2023.x or later
- Verilog HDL
- Xilinx Spartan-7 FPGA Board

## ğŸ“œ License
This project is open source under the MIT License.

## ğŸ’¡ Author
Developed by **Sahitya Kushwaha** â€” FPGA & Digital Design Enthusiast ğŸ’«
