[TOC]

# 2.2.1  简单Verilog HDL程序实例

## 半加器

逻辑图如下

<img src="https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20221001214657410.png" alt="image-20221001214657410" style="zoom:50%;" />

### 门级风格

```verilog
/* Gate-level description of a half adder */
module HalfAdder_GL(A, B, Sum, Carry);
  input  A ,B ;		//输入端口声明
  output  Sum, Carry ;      //输出端口声明

  wire A ,B , Sum ,Carry ; 
  
  xor X1 (Sum, A, B );
  and A1 (Carry, A, B);  
endmodule

```

### 数据流风格

```verilog
/* Dataflow description of a half adder */
module HalfAdder_DF(A, B, Sum, Carry);
  input  A ,B ;	 	 
  output  Sum ,Carry ; 
  wire A ,B，Sum ,Carry ; 
  assign   Sum = A ^ B; 
  assign   Carry = A & B; 
 endmodule

```

### 行为风格

```verilog
/* Behavioral description of a half adder */
module HalfAdder_BH(A, B, Sum, Carry);
  input  A ,B ;	 	  
  output  Sum ,Carry ; 
  reg Sum ,Carry ;    //声明端口数据类型为寄存器
  always @(A or B)  begin
	Sum = A ^ B;	//用过程赋值语句描述逻辑功能
	Carry = A & B;
  end
endmodule

```

## 2选1数据选择器

<img src="https://mypic-1312707183.cos.ap-nanjing.myqcloud.com/image-20221001215909214.png" alt="image-20221001215909214" style="zoom:50%;" />

### 结构描述(门级描述)

```verilog
module mux2to1(a, b, sel, out);
  input a, b, sel; //定义输入信号
  output out; //定义输出信号
  wire selnot,a1,b1; //定义内部节点信号数据类型
 //下面对电路的逻辑功能进行描述
  not U1(selnot, sel);
  and U2(a1, a, selnot);
  and U3(b1, b, sel);
  or  U4(out, a1, b1); 
 endmodule
```

### 数据流描述

```verilog
module mux2_1(out, a, b, sel) ;
    output   out;
    input  a, b;
    input sel;
    
assign out= sel ? b : a;

endmodule
```

```verilog
module mux2_1(out, a, b, sel) ;
    output   out;
    input  a, b;
    input sel;
    
assign out=(sel & b) | (~sel & a);

endmodule
```

### 行为描述

```verilog

module mux2_1(out, a, b, sel) ;
    output   out;
    input  a, b;
    input sel;
     reg out;

always @(sel or a or b)
  begin
      if (sel) 
                  out = b;
      else     out = a;
  end
endmodule

```

```verilog

module mux2_1(out, a, b, sel) ;
    output   out;
    input  a, b;
    input sel;
     reg out;
always @(sel or a or b)
begin
    case (sel)
        1’b0 :  out = a;
        1’b1 :  out = b;
    endcase
end
endmodule

```

