Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul8s_area_466_MSE_20899
Version: S-2021.06-SP5
Date   : Sat Mar  8 00:01:51 2025
****************************************


  Timing Path Group 'In2Out'
  -----------------------------------
  Levels of Logic:           33.00000
  Critical Path Length:       1.98717
  Critical Path Slack:       18.01283
  Critical Path Clk Period:  20.00000
  Total Negative Slack:       0.00000
  No. of Violating Paths:     0.00000
  Worst Hold Violation:       0.00000
  Total Hold Violation:       0.00000
  No. of Hold Violations:     0.00000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                214
  Buf/Inv Cell Count:              48
  Buf Cell Count:                   9
  Inv Cell Count:                  39
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       214
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       293.72000
  Noncombinational Area:      0.00000
  Buf/Inv Area:              42.84000
  Total Buffer Area:         10.08000
  Total Inverter Area:       32.76000
  Macro/Black Box Area:       0.00000
  Net Area:                   0.00000
  -----------------------------------
  Cell Area:                293.72000
  Design Area:              293.72000


  Design Rules
  -----------------------------------
  Total Number of Nets:           229
  Nets With Violations:            15
  Max Trans Violations:            15
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                 0.00355
  Logic Optimization:               0.19360
  Mapping Optimization:             2.55681
  -----------------------------------------
  Overall Compile Time:            11.12695
  Overall Compile Wall Clock Time:  9.73960

  --------------------------------------------------------------------

  Design  WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00000  TNS: 0.00000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
