IDLE 0 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 784 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 785 [(1,0)] D [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [] [788,789,790,791] [] [] [((0,0),(1,0))] [] none
DISCARD 787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 788 [(1,0),(0,0)] D [786] [] [] [] [((0,0),(1,0))] [788,789,790,791] CONDITIONAL_S
Y_MEAS 789 [(1,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 790 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
DISCARD 791 [(1,0)] 0 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 792 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 793 [(0,1)] D [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [] [796,797,798,799] [] [] [((0,0),(0,1))] [] none
DISCARD 795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 796 [(0,1),(0,0)] D [794] [] [] [] [((0,0),(0,1))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(0,1)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(0,0)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(0,1)] 0 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 800 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 801 [(1,0)] D [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [] [804,805,806,807] [] [] [((0,0),(1,0))] [] none
DISCARD 803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 804 [(1,0),(0,0)] D [802] [] [] [] [((0,0),(1,0))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(1,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(0,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(1,0)] 0 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 808 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 809 [(0,1)] D [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [] [812,813,814,815] [] [] [((0,0),(0,1))] [] none
DISCARD 811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 812 [(0,1),(0,0)] D [810] [] [] [] [((0,0),(0,1))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(0,1)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(0,1)] 0 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
INJECT_T 816 [(1,0)] D [] [] [] [] [] [] none
MERGE 817 [(1,0),(0,0)] D [] [819,820,821,822] [] [] [((0,0),(1,0))] [] none
DISCARD 818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 819 [(1,0),(0,0)] D [817] [] [] [] [((0,0),(1,0))] [819,820,821,822] CONDITIONAL_S
Y_MEAS 820 [(1,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 821 [(0,0)] HALF_D_PLUS_2 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
DISCARD 822 [(1,0)] 0 [817] [] [] [] [] [819,820,821,822] CONDITIONAL_S
IDLE 823 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 824 [(0,1)] D [] [] [] [] [] [] none
MERGE 825 [(0,1),(0,0)] D [] [827,828,829,830] [] [] [((0,0),(0,1))] [] none
DISCARD 826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 827 [(0,1),(0,0)] D [825] [] [] [] [((0,0),(0,1))] [827,828,829,830] CONDITIONAL_S
Y_MEAS 828 [(0,1)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 829 [(0,0)] HALF_D_PLUS_2 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
DISCARD 830 [(0,1)] 0 [825] [] [] [] [] [827,828,829,830] CONDITIONAL_S
IDLE 831 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 832 [(1,0)] D [] [] [] [] [] [] none
MERGE 833 [(1,0),(0,0)] D [] [835,836,837,838] [] [] [((0,0),(1,0))] [] none
DISCARD 834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 835 [(1,0),(0,0)] D [833] [] [] [] [((0,0),(1,0))] [835,836,837,838] CONDITIONAL_S
Y_MEAS 836 [(1,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 837 [(0,0)] HALF_D_PLUS_2 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
DISCARD 838 [(1,0)] 0 [833] [] [] [] [] [835,836,837,838] CONDITIONAL_S
IDLE 839 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 840 [(0,1)] D [] [] [] [] [] [] none
MERGE 841 [(0,1),(0,0)] D [] [843,844,845,846] [] [] [((0,0),(0,1))] [] none
DISCARD 842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 843 [(0,1),(0,0)] D [841] [] [] [] [((0,0),(0,1))] [843,844,845,846] CONDITIONAL_S
Y_MEAS 844 [(0,1)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 845 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
DISCARD 846 [(0,1)] 0 [841] [] [] [] [] [843,844,845,846] CONDITIONAL_S
IDLE 847 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 951 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 952 [(0,1)] D [] [] [] [] [] [] none
MERGE 953 [(0,1),(0,0)] D [] [955,956,957,958] [] [] [((0,0),(0,1))] [] none
DISCARD 954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 955 [(0,1),(0,0)] D [953] [] [] [] [((0,0),(0,1))] [955,956,957,958] CONDITIONAL_S
Y_MEAS 956 [(0,1)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 957 [(0,0)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
DISCARD 958 [(0,1)] 0 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 959 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 960 [(1,0)] D [] [] [] [] [] [] none
MERGE 961 [(1,0),(0,0)] D [] [963,964,965,966] [] [] [((0,0),(1,0))] [] none
DISCARD 962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 963 [(1,0),(0,0)] D [961] [] [] [] [((0,0),(1,0))] [963,964,965,966] CONDITIONAL_S
Y_MEAS 964 [(1,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 965 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
DISCARD 966 [(1,0)] 0 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 967 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 968 [(0,1)] D [] [] [] [] [] [] none
MERGE 969 [(0,1),(0,0)] D [] [971,972,973,974] [] [] [((0,0),(0,1))] [] none
DISCARD 970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 971 [(0,1),(0,0)] D [969] [] [] [] [((0,0),(0,1))] [971,972,973,974] CONDITIONAL_S
Y_MEAS 972 [(0,1)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 973 [(0,0)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
DISCARD 974 [(0,1)] 0 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 975 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 976 [(1,0)] D [] [] [] [] [] [] none
MERGE 977 [(1,0),(0,0)] D [] [979,980,981,982] [] [] [((0,0),(1,0))] [] none
DISCARD 978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 979 [(1,0),(0,0)] D [977] [] [] [] [((0,0),(1,0))] [979,980,981,982] CONDITIONAL_S
Y_MEAS 980 [(1,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 981 [(0,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
DISCARD 982 [(1,0)] 0 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 983 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 984 [(0,1)] D [] [] [] [] [] [] none
MERGE 985 [(0,1),(0,0)] D [] [987,988,989,990] [] [] [((0,0),(0,1))] [] none
DISCARD 986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 987 [(0,1),(0,0)] D [985] [] [] [] [((0,0),(0,1))] [987,988,989,990] CONDITIONAL_S
Y_MEAS 988 [(0,1)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 989 [(0,0)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
DISCARD 990 [(0,1)] 0 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 991 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 992 [(1,0)] D [] [] [] [] [] [] none
MERGE 993 [(1,0),(0,0)] D [] [995,996,997,998] [] [] [((0,0),(1,0))] [] none
DISCARD 994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 995 [(1,0),(0,0)] D [993] [] [] [] [((0,0),(1,0))] [995,996,997,998] CONDITIONAL_S
Y_MEAS 996 [(1,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 997 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
DISCARD 998 [(1,0)] 0 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 999 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1000 [(0,1)] D [] [] [] [] [] [] none
MERGE 1001 [(0,1),(0,0)] D [] [1003,1004,1005,1006] [] [] [((0,0),(0,1))] [] none
DISCARD 1002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1003 [(0,1),(0,0)] D [1001] [] [] [] [((0,0),(0,1))] [1003,1004,1005,1006] CONDITIONAL_S
Y_MEAS 1004 [(0,1)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1005 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
DISCARD 1006 [(0,1)] 0 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1007 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1008 [(1,0)] D [] [] [] [] [] [] none
MERGE 1009 [(1,0),(0,0)] D [] [1011,1012,1013,1014] [] [] [((0,0),(1,0))] [] none
DISCARD 1010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1011 [(1,0),(0,0)] D [1009] [] [] [] [((0,0),(1,0))] [1011,1012,1013,1014] CONDITIONAL_S
Y_MEAS 1012 [(1,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1013 [(0,0)] HALF_D_PLUS_2 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
DISCARD 1014 [(1,0)] 0 [1009] [] [] [] [] [1011,1012,1013,1014] CONDITIONAL_S
IDLE 1015 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1016 [(0,1)] D [] [] [] [] [] [] none
MERGE 1017 [(0,1),(0,0)] D [] [1019,1020,1021,1022] [] [] [((0,0),(0,1))] [] none
DISCARD 1018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1019 [(0,1),(0,0)] D [1017] [] [] [] [((0,0),(0,1))] [1019,1020,1021,1022] CONDITIONAL_S
Y_MEAS 1020 [(0,1)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1021 [(0,0)] HALF_D_PLUS_2 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
DISCARD 1022 [(0,1)] 0 [1017] [] [] [] [] [1019,1020,1021,1022] CONDITIONAL_S
IDLE 1023 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1024 [(1,0)] D [] [] [] [] [] [] none
MERGE 1025 [(1,0),(0,0)] D [] [1027,1028,1029,1030] [] [] [((0,0),(1,0))] [] none
DISCARD 1026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1027 [(1,0),(0,0)] D [1025] [] [] [] [((0,0),(1,0))] [1027,1028,1029,1030] CONDITIONAL_S
Y_MEAS 1028 [(1,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1029 [(0,0)] HALF_D_PLUS_2 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
DISCARD 1030 [(1,0)] 0 [1025] [] [] [] [] [1027,1028,1029,1030] CONDITIONAL_S
IDLE 1031 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1032 [(0,1)] D [] [] [] [] [] [] none
MERGE 1033 [(0,1),(0,0)] D [] [1035,1036,1037,1038] [] [] [((0,0),(0,1))] [] none
DISCARD 1034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1035 [(0,1),(0,0)] D [1033] [] [] [] [((0,0),(0,1))] [1035,1036,1037,1038] CONDITIONAL_S
Y_MEAS 1036 [(0,1)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1037 [(0,0)] HALF_D_PLUS_2 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
DISCARD 1038 [(0,1)] 0 [1033] [] [] [] [] [1035,1036,1037,1038] CONDITIONAL_S
IDLE 1039 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1040 [(1,0)] D [] [] [] [] [] [] none
MERGE 1041 [(1,0),(0,0)] D [] [1043,1044,1045,1046] [] [] [((0,0),(1,0))] [] none
DISCARD 1042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1043 [(1,0),(0,0)] D [1041] [] [] [] [((0,0),(1,0))] [1043,1044,1045,1046] CONDITIONAL_S
Y_MEAS 1044 [(1,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1045 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
DISCARD 1046 [(1,0)] 0 [1041] [] [] [] [] [1043,1044,1045,1046] CONDITIONAL_S
IDLE 1047 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 1048 [(0,1)] D [] [] [] [] [] [] none
MERGE 1049 [(0,1),(0,0)] D [] [1051,1052,1053,1054] [] [] [((0,0),(0,1))] [] none
DISCARD 1050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1051 [(0,1),(0,0)] D [1049] [] [] [] [((0,0),(0,1))] [1051,1052,1053,1054] CONDITIONAL_S
Y_MEAS 1052 [(0,1)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1053 [(0,0)] HALF_D_PLUS_2 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
DISCARD 1054 [(0,1)] 0 [1049] [] [] [] [] [1051,1052,1053,1054] CONDITIONAL_S
IDLE 1055 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1056 [(1,0)] D [] [] [] [] [] [] none
MERGE 1057 [(1,0),(0,0)] D [] [1059,1060,1061,1062] [] [] [((0,0),(1,0))] [] none
DISCARD 1058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1059 [(1,0),(0,0)] D [1057] [] [] [] [((0,0),(1,0))] [1059,1060,1061,1062] CONDITIONAL_S
Y_MEAS 1060 [(1,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1061 [(0,0)] HALF_D_PLUS_2 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
DISCARD 1062 [(1,0)] 0 [1057] [] [] [] [] [1059,1060,1061,1062] CONDITIONAL_S
IDLE 1063 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1064 [(0,1)] D [] [] [] [] [] [] none
MERGE 1065 [(0,1),(0,0)] D [] [1067,1068,1069,1070] [] [] [((0,0),(0,1))] [] none
DISCARD 1066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1067 [(0,1),(0,0)] D [1065] [] [] [] [((0,0),(0,1))] [1067,1068,1069,1070] CONDITIONAL_S
Y_MEAS 1068 [(0,1)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1069 [(0,0)] HALF_D_PLUS_2 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
DISCARD 1070 [(0,1)] 0 [1065] [] [] [] [] [1067,1068,1069,1070] CONDITIONAL_S
IDLE 1071 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1072 [(1,0)] D [] [] [] [] [] [] none
MERGE 1073 [(1,0),(0,0)] D [] [1075,1076,1077,1078] [] [] [((0,0),(1,0))] [] none
DISCARD 1074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1075 [(1,0),(0,0)] D [1073] [] [] [] [((0,0),(1,0))] [1075,1076,1077,1078] CONDITIONAL_S
Y_MEAS 1076 [(1,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1077 [(0,0)] HALF_D_PLUS_2 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
DISCARD 1078 [(1,0)] 0 [1073] [] [] [] [] [1075,1076,1077,1078] CONDITIONAL_S
IDLE 1079 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1080 [(0,1)] D [] [] [] [] [] [] none
MERGE 1081 [(0,1),(0,0)] D [] [1083,1084,1085,1086] [] [] [((0,0),(0,1))] [] none
DISCARD 1082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1083 [(0,1),(0,0)] D [1081] [] [] [] [((0,0),(0,1))] [1083,1084,1085,1086] CONDITIONAL_S
Y_MEAS 1084 [(0,1)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1085 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
DISCARD 1086 [(0,1)] 0 [1081] [] [] [] [] [1083,1084,1085,1086] CONDITIONAL_S
IDLE 1087 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1088 [(1,0)] D [] [] [] [] [] [] none
MERGE 1089 [(1,0),(0,0)] D [] [1091,1092,1093,1094] [] [] [((0,0),(1,0))] [] none
DISCARD 1090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1091 [(1,0),(0,0)] D [1089] [] [] [] [((0,0),(1,0))] [1091,1092,1093,1094] CONDITIONAL_S
Y_MEAS 1092 [(1,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1093 [(0,0)] HALF_D_PLUS_2 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
DISCARD 1094 [(1,0)] 0 [1089] [] [] [] [] [1091,1092,1093,1094] CONDITIONAL_S
IDLE 1095 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1096 [(0,1)] D [] [] [] [] [] [] none
MERGE 1097 [(0,1),(0,0)] D [] [1099,1100,1101,1102] [] [] [((0,0),(0,1))] [] none
DISCARD 1098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1099 [(0,1),(0,0)] D [1097] [] [] [] [((0,0),(0,1))] [1099,1100,1101,1102] CONDITIONAL_S
Y_MEAS 1100 [(0,1)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1101 [(0,0)] HALF_D_PLUS_2 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
DISCARD 1102 [(0,1)] 0 [1097] [] [] [] [] [1099,1100,1101,1102] CONDITIONAL_S
IDLE 1103 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1104 [(1,0)] D [] [] [] [] [] [] none
MERGE 1105 [(1,0),(0,0)] D [] [1107,1108,1109,1110] [] [] [((0,0),(1,0))] [] none
DISCARD 1106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1107 [(1,0),(0,0)] D [1105] [] [] [] [((0,0),(1,0))] [1107,1108,1109,1110] CONDITIONAL_S
Y_MEAS 1108 [(1,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1109 [(0,0)] HALF_D_PLUS_2 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
DISCARD 1110 [(1,0)] 0 [1105] [] [] [] [] [1107,1108,1109,1110] CONDITIONAL_S
IDLE 1111 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 1112 [(0,1)] D [] [] [] [] [] [] none
MERGE 1113 [(0,1),(0,0)] D [] [1115,1116,1117,1118] [] [] [((0,0),(0,1))] [] none
DISCARD 1114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1115 [(0,1),(0,0)] D [1113] [] [] [] [((0,0),(0,1))] [1115,1116,1117,1118] CONDITIONAL_S
Y_MEAS 1116 [(0,1)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1117 [(0,0)] HALF_D_PLUS_2 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
DISCARD 1118 [(0,1)] 0 [1113] [] [] [] [] [1115,1116,1117,1118] CONDITIONAL_S
IDLE 1119 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1120 [(1,0)] D [] [] [] [] [] [] none
MERGE 1121 [(1,0),(0,0)] D [] [1123,1124,1125,1126] [] [] [((0,0),(1,0))] [] none
DISCARD 1122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1123 [(1,0),(0,0)] D [1121] [] [] [] [((0,0),(1,0))] [1123,1124,1125,1126] CONDITIONAL_S
Y_MEAS 1124 [(1,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1125 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
DISCARD 1126 [(1,0)] 0 [1121] [] [] [] [] [1123,1124,1125,1126] CONDITIONAL_S
IDLE 1127 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1128 [(0,1)] D [] [] [] [] [] [] none
MERGE 1129 [(0,1),(0,0)] D [] [1131,1132,1133,1134] [] [] [((0,0),(0,1))] [] none
DISCARD 1130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1131 [(0,1),(0,0)] D [1129] [] [] [] [((0,0),(0,1))] [1131,1132,1133,1134] CONDITIONAL_S
Y_MEAS 1132 [(0,1)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1133 [(0,0)] HALF_D_PLUS_2 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
DISCARD 1134 [(0,1)] 0 [1129] [] [] [] [] [1131,1132,1133,1134] CONDITIONAL_S
IDLE 1135 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1136 [(1,0)] D [] [] [] [] [] [] none
MERGE 1137 [(1,0),(0,0)] D [] [1139,1140,1141,1142] [] [] [((0,0),(1,0))] [] none
DISCARD 1138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1139 [(1,0),(0,0)] D [1137] [] [] [] [((0,0),(1,0))] [1139,1140,1141,1142] CONDITIONAL_S
Y_MEAS 1140 [(1,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1141 [(0,0)] HALF_D_PLUS_2 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
DISCARD 1142 [(1,0)] 0 [1137] [] [] [] [] [1139,1140,1141,1142] CONDITIONAL_S
IDLE 1143 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1144 [(0,1)] D [] [] [] [] [] [] none
MERGE 1145 [(0,1),(0,0)] D [] [1147,1148,1149,1150] [] [] [((0,0),(0,1))] [] none
DISCARD 1146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1147 [(0,1),(0,0)] D [1145] [] [] [] [((0,0),(0,1))] [1147,1148,1149,1150] CONDITIONAL_S
Y_MEAS 1148 [(0,1)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1149 [(0,0)] HALF_D_PLUS_2 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
DISCARD 1150 [(0,1)] 0 [1145] [] [] [] [] [1147,1148,1149,1150] CONDITIONAL_S
IDLE 1151 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 1152 [(1,0)] D [] [] [] [] [] [] none
MERGE 1153 [(1,0),(0,0)] D [] [1155,1156,1157,1158] [] [] [((0,0),(1,0))] [] none
DISCARD 1154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1155 [(1,0),(0,0)] D [1153] [] [] [] [((0,0),(1,0))] [1155,1156,1157,1158] CONDITIONAL_S
Y_MEAS 1156 [(1,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1157 [(0,0)] HALF_D_PLUS_2 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
DISCARD 1158 [(1,0)] 0 [1153] [] [] [] [] [1155,1156,1157,1158] CONDITIONAL_S
IDLE 1159 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1160 [(0,1)] D [] [] [] [] [] [] none
MERGE 1161 [(0,1),(0,0)] D [] [1163,1164,1165,1166] [] [] [((0,0),(0,1))] [] none
DISCARD 1162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1163 [(0,1),(0,0)] D [1161] [] [] [] [((0,0),(0,1))] [1163,1164,1165,1166] CONDITIONAL_S
Y_MEAS 1164 [(0,1)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1165 [(0,0)] HALF_D_PLUS_2 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
DISCARD 1166 [(0,1)] 0 [1161] [] [] [] [] [1163,1164,1165,1166] CONDITIONAL_S
IDLE 1167 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 1168 [(1,0)] D [] [] [] [] [] [] none
MERGE 1169 [(1,0),(0,0)] D [] [1171,1172,1173,1174] [] [] [((0,0),(1,0))] [] none
DISCARD 1170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1171 [(1,0),(0,0)] D [1169] [] [] [] [((0,0),(1,0))] [1171,1172,1173,1174] CONDITIONAL_S
Y_MEAS 1172 [(1,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1173 [(0,0)] HALF_D_PLUS_2 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
DISCARD 1174 [(1,0)] 0 [1169] [] [] [] [] [1171,1172,1173,1174] CONDITIONAL_S
IDLE 1175 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 1176 [(0,1)] D [] [] [] [] [] [] none
MERGE 1177 [(0,1),(0,0)] D [] [1179,1180,1181,1182] [] [] [((0,0),(0,1))] [] none
DISCARD 1178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1179 [(0,1),(0,0)] D [1177] [] [] [] [((0,0),(0,1))] [1179,1180,1181,1182] CONDITIONAL_S
Y_MEAS 1180 [(0,1)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1181 [(0,0)] HALF_D_PLUS_2 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
DISCARD 1182 [(0,1)] 0 [1177] [] [] [] [] [1179,1180,1181,1182] CONDITIONAL_S
IDLE 1183 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1184 [(1,0)] D [] [] [] [] [] [] none
MERGE 1185 [(1,0),(0,0)] D [] [1187,1188,1189,1190] [] [] [((0,0),(1,0))] [] none
DISCARD 1186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1187 [(1,0),(0,0)] D [1185] [] [] [] [((0,0),(1,0))] [1187,1188,1189,1190] CONDITIONAL_S
Y_MEAS 1188 [(1,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1189 [(0,0)] HALF_D_PLUS_2 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
DISCARD 1190 [(1,0)] 0 [1185] [] [] [] [] [1187,1188,1189,1190] CONDITIONAL_S
IDLE 1191 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 1192 [(0,1)] D [] [] [] [] [] [] none
MERGE 1193 [(0,1),(0,0)] D [] [1195,1196,1197,1198] [] [] [((0,0),(0,1))] [] none
DISCARD 1194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1195 [(0,1),(0,0)] D [1193] [] [] [] [((0,0),(0,1))] [1195,1196,1197,1198] CONDITIONAL_S
Y_MEAS 1196 [(0,1)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1197 [(0,0)] HALF_D_PLUS_2 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
DISCARD 1198 [(0,1)] 0 [1193] [] [] [] [] [1195,1196,1197,1198] CONDITIONAL_S
IDLE 1199 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1200 [(1,0)] D [] [] [] [] [] [] none
MERGE 1201 [(1,0),(0,0)] D [] [1203,1204,1205,1206] [] [] [((0,0),(1,0))] [] none
DISCARD 1202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1203 [(1,0),(0,0)] D [1201] [] [] [] [((0,0),(1,0))] [1203,1204,1205,1206] CONDITIONAL_S
Y_MEAS 1204 [(1,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1205 [(0,0)] HALF_D_PLUS_2 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
DISCARD 1206 [(1,0)] 0 [1201] [] [] [] [] [1203,1204,1205,1206] CONDITIONAL_S
IDLE 1207 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 1208 [(0,1)] D [] [] [] [] [] [] none
MERGE 1209 [(0,1),(0,0)] D [] [1211,1212,1213,1214] [] [] [((0,0),(0,1))] [] none
DISCARD 1210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1211 [(0,1),(0,0)] D [1209] [] [] [] [((0,0),(0,1))] [1211,1212,1213,1214] CONDITIONAL_S
Y_MEAS 1212 [(0,1)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1213 [(0,0)] HALF_D_PLUS_2 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
DISCARD 1214 [(0,1)] 0 [1209] [] [] [] [] [1211,1212,1213,1214] CONDITIONAL_S
IDLE 1215 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1216 [(1,0)] D [] [] [] [] [] [] none
MERGE 1217 [(1,0),(0,0)] D [] [1219,1220,1221,1222] [] [] [((0,0),(1,0))] [] none
DISCARD 1218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1219 [(1,0),(0,0)] D [1217] [] [] [] [((0,0),(1,0))] [1219,1220,1221,1222] CONDITIONAL_S
Y_MEAS 1220 [(1,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1221 [(0,0)] HALF_D_PLUS_2 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
DISCARD 1222 [(1,0)] 0 [1217] [] [] [] [] [1219,1220,1221,1222] CONDITIONAL_S
IDLE 1223 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1224 [(0,1)] D [] [] [] [] [] [] none
MERGE 1225 [(0,1),(0,0)] D [] [1227,1228,1229,1230] [] [] [((0,0),(0,1))] [] none
DISCARD 1226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1227 [(0,1),(0,0)] D [1225] [] [] [] [((0,0),(0,1))] [1227,1228,1229,1230] CONDITIONAL_S
Y_MEAS 1228 [(0,1)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1229 [(0,0)] HALF_D_PLUS_2 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
DISCARD 1230 [(0,1)] 0 [1225] [] [] [] [] [1227,1228,1229,1230] CONDITIONAL_S
IDLE 1231 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1232 [(1,0)] D [] [] [] [] [] [] none
MERGE 1233 [(1,0),(0,0)] D [] [1235,1236,1237,1238] [] [] [((0,0),(1,0))] [] none
DISCARD 1234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1235 [(1,0),(0,0)] D [1233] [] [] [] [((0,0),(1,0))] [1235,1236,1237,1238] CONDITIONAL_S
Y_MEAS 1236 [(1,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1237 [(0,0)] HALF_D_PLUS_2 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
DISCARD 1238 [(1,0)] 0 [1233] [] [] [] [] [1235,1236,1237,1238] CONDITIONAL_S
IDLE 1239 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1240 [(0,1)] D [] [] [] [] [] [] none
MERGE 1241 [(0,1),(0,0)] D [] [1243,1244,1245,1246] [] [] [((0,0),(0,1))] [] none
DISCARD 1242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1243 [(0,1),(0,0)] D [1241] [] [] [] [((0,0),(0,1))] [1243,1244,1245,1246] CONDITIONAL_S
Y_MEAS 1244 [(0,1)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1245 [(0,0)] HALF_D_PLUS_2 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
DISCARD 1246 [(0,1)] 0 [1241] [] [] [] [] [1243,1244,1245,1246] CONDITIONAL_S
IDLE 1247 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1248 [(1,0)] D [] [] [] [] [] [] none
MERGE 1249 [(1,0),(0,0)] D [] [1251,1252,1253,1254] [] [] [((0,0),(1,0))] [] none
DISCARD 1250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1251 [(1,0),(0,0)] D [1249] [] [] [] [((0,0),(1,0))] [1251,1252,1253,1254] CONDITIONAL_S
Y_MEAS 1252 [(1,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1253 [(0,0)] HALF_D_PLUS_2 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
DISCARD 1254 [(1,0)] 0 [1249] [] [] [] [] [1251,1252,1253,1254] CONDITIONAL_S
IDLE 1255 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1256 [(0,1)] D [] [] [] [] [] [] none
MERGE 1257 [(0,1),(0,0)] D [] [1259,1260,1261,1262] [] [] [((0,0),(0,1))] [] none
DISCARD 1258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1259 [(0,1),(0,0)] D [1257] [] [] [] [((0,0),(0,1))] [1259,1260,1261,1262] CONDITIONAL_S
Y_MEAS 1260 [(0,1)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1261 [(0,0)] HALF_D_PLUS_2 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
DISCARD 1262 [(0,1)] 0 [1257] [] [] [] [] [1259,1260,1261,1262] CONDITIONAL_S
IDLE 1263 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1264 [(1,0)] D [] [] [] [] [] [] none
MERGE 1265 [(1,0),(0,0)] D [] [1267,1268,1269,1270] [] [] [((0,0),(1,0))] [] none
DISCARD 1266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1267 [(1,0),(0,0)] D [1265] [] [] [] [((0,0),(1,0))] [1267,1268,1269,1270] CONDITIONAL_S
Y_MEAS 1268 [(1,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1269 [(0,0)] HALF_D_PLUS_2 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
DISCARD 1270 [(1,0)] 0 [1265] [] [] [] [] [1267,1268,1269,1270] CONDITIONAL_S
IDLE 1271 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1272 [(0,1)] D [] [] [] [] [] [] none
MERGE 1273 [(0,1),(0,0)] D [] [1275,1276,1277,1278] [] [] [((0,0),(0,1))] [] none
DISCARD 1274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1275 [(0,1),(0,0)] D [1273] [] [] [] [((0,0),(0,1))] [1275,1276,1277,1278] CONDITIONAL_S
Y_MEAS 1276 [(0,1)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1277 [(0,0)] HALF_D_PLUS_2 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
DISCARD 1278 [(0,1)] 0 [1273] [] [] [] [] [1275,1276,1277,1278] CONDITIONAL_S
IDLE 1279 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1280 [(1,0)] D [] [] [] [] [] [] none
MERGE 1281 [(1,0),(0,0)] D [] [1283,1284,1285,1286] [] [] [((0,0),(1,0))] [] none
DISCARD 1282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1283 [(1,0),(0,0)] D [1281] [] [] [] [((0,0),(1,0))] [1283,1284,1285,1286] CONDITIONAL_S
Y_MEAS 1284 [(1,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1285 [(0,0)] HALF_D_PLUS_2 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
DISCARD 1286 [(1,0)] 0 [1281] [] [] [] [] [1283,1284,1285,1286] CONDITIONAL_S
IDLE 1287 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 1288 [(0,1)] D [] [] [] [] [] [] none
MERGE 1289 [(0,1),(0,0)] D [] [1291,1292,1293,1294] [] [] [((0,0),(0,1))] [] none
DISCARD 1290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1291 [(0,1),(0,0)] D [1289] [] [] [] [((0,0),(0,1))] [1291,1292,1293,1294] CONDITIONAL_S
Y_MEAS 1292 [(0,1)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1293 [(0,0)] HALF_D_PLUS_2 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
DISCARD 1294 [(0,1)] 0 [1289] [] [] [] [] [1291,1292,1293,1294] CONDITIONAL_S
IDLE 1295 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 1296 [(1,0)] D [] [] [] [] [] [] none
MERGE 1297 [(1,0),(0,0)] D [] [1299,1300,1301,1302] [] [] [((0,0),(1,0))] [] none
DISCARD 1298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1299 [(1,0),(0,0)] D [1297] [] [] [] [((0,0),(1,0))] [1299,1300,1301,1302] CONDITIONAL_S
Y_MEAS 1300 [(1,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1301 [(0,0)] HALF_D_PLUS_2 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
DISCARD 1302 [(1,0)] 0 [1297] [] [] [] [] [1299,1300,1301,1302] CONDITIONAL_S
IDLE 1303 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1304 [(0,1)] D [] [] [] [] [] [] none
MERGE 1305 [(0,1),(0,0)] D [] [1307,1308,1309,1310] [] [] [((0,0),(0,1))] [] none
DISCARD 1306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1307 [(0,1),(0,0)] D [1305] [] [] [] [((0,0),(0,1))] [1307,1308,1309,1310] CONDITIONAL_S
Y_MEAS 1308 [(0,1)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1309 [(0,0)] HALF_D_PLUS_2 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
DISCARD 1310 [(0,1)] 0 [1305] [] [] [] [] [1307,1308,1309,1310] CONDITIONAL_S
IDLE 1311 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1312 [(1,0)] D [] [] [] [] [] [] none
MERGE 1313 [(1,0),(0,0)] D [] [1315,1316,1317,1318] [] [] [((0,0),(1,0))] [] none
DISCARD 1314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1315 [(1,0),(0,0)] D [1313] [] [] [] [((0,0),(1,0))] [1315,1316,1317,1318] CONDITIONAL_S
Y_MEAS 1316 [(1,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1317 [(0,0)] HALF_D_PLUS_2 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
DISCARD 1318 [(1,0)] 0 [1313] [] [] [] [] [1315,1316,1317,1318] CONDITIONAL_S
IDLE 1319 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1320 [(0,1)] D [] [] [] [] [] [] none
MERGE 1321 [(0,1),(0,0)] D [] [1323,1324,1325,1326] [] [] [((0,0),(0,1))] [] none
DISCARD 1322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1323 [(0,1),(0,0)] D [1321] [] [] [] [((0,0),(0,1))] [1323,1324,1325,1326] CONDITIONAL_S
Y_MEAS 1324 [(0,1)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1325 [(0,0)] HALF_D_PLUS_2 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
DISCARD 1326 [(0,1)] 0 [1321] [] [] [] [] [1323,1324,1325,1326] CONDITIONAL_S
IDLE 1327 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1328 [(1,0)] D [] [] [] [] [] [] none
MERGE 1329 [(1,0),(0,0)] D [] [1331,1332,1333,1334] [] [] [((0,0),(1,0))] [] none
DISCARD 1330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1331 [(1,0),(0,0)] D [1329] [] [] [] [((0,0),(1,0))] [1331,1332,1333,1334] CONDITIONAL_S
Y_MEAS 1332 [(1,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1333 [(0,0)] HALF_D_PLUS_2 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
DISCARD 1334 [(1,0)] 0 [1329] [] [] [] [] [1331,1332,1333,1334] CONDITIONAL_S
IDLE 1335 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1336 [(0,1)] D [] [] [] [] [] [] none
MERGE 1337 [(0,1),(0,0)] D [] [1339,1340,1341,1342] [] [] [((0,0),(0,1))] [] none
DISCARD 1338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1339 [(0,1),(0,0)] D [1337] [] [] [] [((0,0),(0,1))] [1339,1340,1341,1342] CONDITIONAL_S
Y_MEAS 1340 [(0,1)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1341 [(0,0)] HALF_D_PLUS_2 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
DISCARD 1342 [(0,1)] 0 [1337] [] [] [] [] [1339,1340,1341,1342] CONDITIONAL_S
IDLE 1343 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1344 [(1,0)] D [] [] [] [] [] [] none
MERGE 1345 [(1,0),(0,0)] D [] [1347,1348,1349,1350] [] [] [((0,0),(1,0))] [] none
DISCARD 1346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1347 [(1,0),(0,0)] D [1345] [] [] [] [((0,0),(1,0))] [1347,1348,1349,1350] CONDITIONAL_S
Y_MEAS 1348 [(1,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1349 [(0,0)] HALF_D_PLUS_2 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
DISCARD 1350 [(1,0)] 0 [1345] [] [] [] [] [1347,1348,1349,1350] CONDITIONAL_S
IDLE 1351 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 1352 [(0,1)] D [] [] [] [] [] [] none
MERGE 1353 [(0,1),(0,0)] D [] [1355,1356,1357,1358] [] [] [((0,0),(0,1))] [] none
DISCARD 1354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1355 [(0,1),(0,0)] D [1353] [] [] [] [((0,0),(0,1))] [1355,1356,1357,1358] CONDITIONAL_S
Y_MEAS 1356 [(0,1)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1357 [(0,0)] HALF_D_PLUS_2 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
DISCARD 1358 [(0,1)] 0 [1353] [] [] [] [] [1355,1356,1357,1358] CONDITIONAL_S
IDLE 1359 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1360 [(1,0)] D [] [] [] [] [] [] none
MERGE 1361 [(1,0),(0,0)] D [] [1363,1364,1365,1366] [] [] [((0,0),(1,0))] [] none
DISCARD 1362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1363 [(1,0),(0,0)] D [1361] [] [] [] [((0,0),(1,0))] [1363,1364,1365,1366] CONDITIONAL_S
Y_MEAS 1364 [(1,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1365 [(0,0)] HALF_D_PLUS_2 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
DISCARD 1366 [(1,0)] 0 [1361] [] [] [] [] [1363,1364,1365,1366] CONDITIONAL_S
IDLE 1367 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1368 [(0,1)] D [] [] [] [] [] [] none
MERGE 1369 [(0,1),(0,0)] D [] [1371,1372,1373,1374] [] [] [((0,0),(0,1))] [] none
DISCARD 1370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1371 [(0,1),(0,0)] D [1369] [] [] [] [((0,0),(0,1))] [1371,1372,1373,1374] CONDITIONAL_S
Y_MEAS 1372 [(0,1)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1373 [(0,0)] HALF_D_PLUS_2 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
DISCARD 1374 [(0,1)] 0 [1369] [] [] [] [] [1371,1372,1373,1374] CONDITIONAL_S
IDLE 1375 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1376 [(1,0)] D [] [] [] [] [] [] none
MERGE 1377 [(1,0),(0,0)] D [] [1379,1380,1381,1382] [] [] [((0,0),(1,0))] [] none
DISCARD 1378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1379 [(1,0),(0,0)] D [1377] [] [] [] [((0,0),(1,0))] [1379,1380,1381,1382] CONDITIONAL_S
Y_MEAS 1380 [(1,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1381 [(0,0)] HALF_D_PLUS_2 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
DISCARD 1382 [(1,0)] 0 [1377] [] [] [] [] [1379,1380,1381,1382] CONDITIONAL_S
IDLE 1383 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1384 [(0,1)] D [] [] [] [] [] [] none
MERGE 1385 [(0,1),(0,0)] D [] [1387,1388,1389,1390] [] [] [((0,0),(0,1))] [] none
DISCARD 1386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1387 [(0,1),(0,0)] D [1385] [] [] [] [((0,0),(0,1))] [1387,1388,1389,1390] CONDITIONAL_S
Y_MEAS 1388 [(0,1)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1389 [(0,0)] HALF_D_PLUS_2 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
DISCARD 1390 [(0,1)] 0 [1385] [] [] [] [] [1387,1388,1389,1390] CONDITIONAL_S
IDLE 1391 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1392 [(1,0)] D [] [] [] [] [] [] none
MERGE 1393 [(1,0),(0,0)] D [] [1395,1396,1397,1398] [] [] [((0,0),(1,0))] [] none
DISCARD 1394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1395 [(1,0),(0,0)] D [1393] [] [] [] [((0,0),(1,0))] [1395,1396,1397,1398] CONDITIONAL_S
Y_MEAS 1396 [(1,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1397 [(0,0)] HALF_D_PLUS_2 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
DISCARD 1398 [(1,0)] 0 [1393] [] [] [] [] [1395,1396,1397,1398] CONDITIONAL_S
IDLE 1399 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1400 [(0,1)] D [] [] [] [] [] [] none
MERGE 1401 [(0,1),(0,0)] D [] [1403,1404,1405,1406] [] [] [((0,0),(0,1))] [] none
DISCARD 1402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1403 [(0,1),(0,0)] D [1401] [] [] [] [((0,0),(0,1))] [1403,1404,1405,1406] CONDITIONAL_S
Y_MEAS 1404 [(0,1)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1405 [(0,0)] HALF_D_PLUS_2 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
DISCARD 1406 [(0,1)] 0 [1401] [] [] [] [] [1403,1404,1405,1406] CONDITIONAL_S
IDLE 1407 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1408 [(1,0)] D [] [] [] [] [] [] none
MERGE 1409 [(1,0),(0,0)] D [] [1411,1412,1413,1414] [] [] [((0,0),(1,0))] [] none
DISCARD 1410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1411 [(1,0),(0,0)] D [1409] [] [] [] [((0,0),(1,0))] [1411,1412,1413,1414] CONDITIONAL_S
Y_MEAS 1412 [(1,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1413 [(0,0)] HALF_D_PLUS_2 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
DISCARD 1414 [(1,0)] 0 [1409] [] [] [] [] [1411,1412,1413,1414] CONDITIONAL_S
IDLE 1415 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1416 [(0,1)] D [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [] [1419,1420,1421,1422] [] [] [((0,0),(0,1))] [] none
DISCARD 1418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1419 [(0,1),(0,0)] D [1417] [] [] [] [((0,0),(0,1))] [1419,1420,1421,1422] CONDITIONAL_S
Y_MEAS 1420 [(0,1)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1421 [(0,0)] HALF_D_PLUS_2 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
DISCARD 1422 [(0,1)] 0 [1417] [] [] [] [] [1419,1420,1421,1422] CONDITIONAL_S
IDLE 1423 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 1424 [(1,0)] D [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [] [1427,1428,1429,1430] [] [] [((0,0),(1,0))] [] none
DISCARD 1426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1427 [(1,0),(0,0)] D [1425] [] [] [] [((0,0),(1,0))] [1427,1428,1429,1430] CONDITIONAL_S
Y_MEAS 1428 [(1,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1429 [(0,0)] HALF_D_PLUS_2 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
DISCARD 1430 [(1,0)] 0 [1425] [] [] [] [] [1427,1428,1429,1430] CONDITIONAL_S
IDLE 1431 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1432 [(0,1)] D [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [] [1435,1436,1437,1438] [] [] [((0,0),(0,1))] [] none
DISCARD 1434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1435 [(0,1),(0,0)] D [1433] [] [] [] [((0,0),(0,1))] [1435,1436,1437,1438] CONDITIONAL_S
Y_MEAS 1436 [(0,1)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1437 [(0,0)] HALF_D_PLUS_2 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
DISCARD 1438 [(0,1)] 0 [1433] [] [] [] [] [1435,1436,1437,1438] CONDITIONAL_S
IDLE 1439 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1440 [(1,0)] D [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [] [1443,1444,1445,1446] [] [] [((0,0),(1,0))] [] none
DISCARD 1442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1443 [(1,0),(0,0)] D [1441] [] [] [] [((0,0),(1,0))] [1443,1444,1445,1446] CONDITIONAL_S
Y_MEAS 1444 [(1,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1445 [(0,0)] HALF_D_PLUS_2 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
DISCARD 1446 [(1,0)] 0 [1441] [] [] [] [] [1443,1444,1445,1446] CONDITIONAL_S
IDLE 1447 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1448 [(0,1)] D [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [] [1451,1452,1453,1454] [] [] [((0,0),(0,1))] [] none
DISCARD 1450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1451 [(0,1),(0,0)] D [1449] [] [] [] [((0,0),(0,1))] [1451,1452,1453,1454] CONDITIONAL_S
Y_MEAS 1452 [(0,1)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1453 [(0,0)] HALF_D_PLUS_2 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
DISCARD 1454 [(0,1)] 0 [1449] [] [] [] [] [1451,1452,1453,1454] CONDITIONAL_S
IDLE 1455 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1456 [(1,0)] D [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [] [1459,1460,1461,1462] [] [] [((0,0),(1,0))] [] none
DISCARD 1458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1459 [(1,0),(0,0)] D [1457] [] [] [] [((0,0),(1,0))] [1459,1460,1461,1462] CONDITIONAL_S
Y_MEAS 1460 [(1,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1461 [(0,0)] HALF_D_PLUS_2 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
DISCARD 1462 [(1,0)] 0 [1457] [] [] [] [] [1459,1460,1461,1462] CONDITIONAL_S
IDLE 1463 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1464 [(0,1)] D [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [] [1467,1468,1469,1470] [] [] [((0,0),(0,1))] [] none
DISCARD 1466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1467 [(0,1),(0,0)] D [1465] [] [] [] [((0,0),(0,1))] [1467,1468,1469,1470] CONDITIONAL_S
Y_MEAS 1468 [(0,1)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1469 [(0,0)] HALF_D_PLUS_2 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
DISCARD 1470 [(0,1)] 0 [1465] [] [] [] [] [1467,1468,1469,1470] CONDITIONAL_S
IDLE 1471 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1472 [(1,0)] D [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [] [1475,1476,1477,1478] [] [] [((0,0),(1,0))] [] none
DISCARD 1474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1475 [(1,0),(0,0)] D [1473] [] [] [] [((0,0),(1,0))] [1475,1476,1477,1478] CONDITIONAL_S
Y_MEAS 1476 [(1,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1477 [(0,0)] HALF_D_PLUS_2 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
DISCARD 1478 [(1,0)] 0 [1473] [] [] [] [] [1475,1476,1477,1478] CONDITIONAL_S
IDLE 1479 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1480 [(0,1)] D [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [] [1483,1484,1485,1486] [] [] [((0,0),(0,1))] [] none
DISCARD 1482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1483 [(0,1),(0,0)] D [1481] [] [] [] [((0,0),(0,1))] [1483,1484,1485,1486] CONDITIONAL_S
Y_MEAS 1484 [(0,1)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1485 [(0,0)] HALF_D_PLUS_2 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
DISCARD 1486 [(0,1)] 0 [1481] [] [] [] [] [1483,1484,1485,1486] CONDITIONAL_S
IDLE 1487 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1488 [(1,0)] D [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [] [1491,1492,1493,1494] [] [] [((0,0),(1,0))] [] none
DISCARD 1490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1491 [(1,0),(0,0)] D [1489] [] [] [] [((0,0),(1,0))] [1491,1492,1493,1494] CONDITIONAL_S
Y_MEAS 1492 [(1,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1493 [(0,0)] HALF_D_PLUS_2 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
DISCARD 1494 [(1,0)] 0 [1489] [] [] [] [] [1491,1492,1493,1494] CONDITIONAL_S
IDLE 1495 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1496 [(0,1)] D [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [] [1499,1500,1501,1502] [] [] [((0,0),(0,1))] [] none
DISCARD 1498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1499 [(0,1),(0,0)] D [1497] [] [] [] [((0,0),(0,1))] [1499,1500,1501,1502] CONDITIONAL_S
Y_MEAS 1500 [(0,1)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1501 [(0,0)] HALF_D_PLUS_2 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
DISCARD 1502 [(0,1)] 0 [1497] [] [] [] [] [1499,1500,1501,1502] CONDITIONAL_S
IDLE 1503 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 1504 [(1,0)] D [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [] [1507,1508,1509,1510] [] [] [((0,0),(1,0))] [] none
DISCARD 1506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1507 [(1,0),(0,0)] D [1505] [] [] [] [((0,0),(1,0))] [1507,1508,1509,1510] CONDITIONAL_S
Y_MEAS 1508 [(1,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1509 [(0,0)] HALF_D_PLUS_2 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
DISCARD 1510 [(1,0)] 0 [1505] [] [] [] [] [1507,1508,1509,1510] CONDITIONAL_S
IDLE 1511 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1512 [(0,1)] D [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [] [1515,1516,1517,1518] [] [] [((0,0),(0,1))] [] none
DISCARD 1514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1515 [(0,1),(0,0)] D [1513] [] [] [] [((0,0),(0,1))] [1515,1516,1517,1518] CONDITIONAL_S
Y_MEAS 1516 [(0,1)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1517 [(0,0)] HALF_D_PLUS_2 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
DISCARD 1518 [(0,1)] 0 [1513] [] [] [] [] [1515,1516,1517,1518] CONDITIONAL_S
IDLE 1519 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1520 [(1,0)] D [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [] [1523,1524,1525,1526] [] [] [((0,0),(1,0))] [] none
DISCARD 1522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1523 [(1,0),(0,0)] D [1521] [] [] [] [((0,0),(1,0))] [1523,1524,1525,1526] CONDITIONAL_S
Y_MEAS 1524 [(1,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1525 [(0,0)] HALF_D_PLUS_2 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
DISCARD 1526 [(1,0)] 0 [1521] [] [] [] [] [1523,1524,1525,1526] CONDITIONAL_S
IDLE 1527 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1528 [(0,1)] D [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [] [1531,1532,1533,1534] [] [] [((0,0),(0,1))] [] none
DISCARD 1530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1531 [(0,1),(0,0)] D [1529] [] [] [] [((0,0),(0,1))] [1531,1532,1533,1534] CONDITIONAL_S
Y_MEAS 1532 [(0,1)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1533 [(0,0)] HALF_D_PLUS_2 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
DISCARD 1534 [(0,1)] 0 [1529] [] [] [] [] [1531,1532,1533,1534] CONDITIONAL_S
IDLE 1535 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1536 [(1,0)] D [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [] [1539,1540,1541,1542] [] [] [((0,0),(1,0))] [] none
DISCARD 1538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1539 [(1,0),(0,0)] D [1537] [] [] [] [((0,0),(1,0))] [1539,1540,1541,1542] CONDITIONAL_S
Y_MEAS 1540 [(1,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1541 [(0,0)] HALF_D_PLUS_2 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
DISCARD 1542 [(1,0)] 0 [1537] [] [] [] [] [1539,1540,1541,1542] CONDITIONAL_S
IDLE 1543 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1544 [(0,1)] D [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [] [1547,1548,1549,1550] [] [] [((0,0),(0,1))] [] none
DISCARD 1546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1547 [(0,1),(0,0)] D [1545] [] [] [] [((0,0),(0,1))] [1547,1548,1549,1550] CONDITIONAL_S
Y_MEAS 1548 [(0,1)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1549 [(0,0)] HALF_D_PLUS_2 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
DISCARD 1550 [(0,1)] 0 [1545] [] [] [] [] [1547,1548,1549,1550] CONDITIONAL_S
IDLE 1551 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1552 [(1,0)] D [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [] [1555,1556,1557,1558] [] [] [((0,0),(1,0))] [] none
DISCARD 1554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1555 [(1,0),(0,0)] D [1553] [] [] [] [((0,0),(1,0))] [1555,1556,1557,1558] CONDITIONAL_S
Y_MEAS 1556 [(1,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1557 [(0,0)] HALF_D_PLUS_2 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
DISCARD 1558 [(1,0)] 0 [1553] [] [] [] [] [1555,1556,1557,1558] CONDITIONAL_S
IDLE 1559 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1560 [(0,1)] D [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [] [1563,1564,1565,1566] [] [] [((0,0),(0,1))] [] none
DISCARD 1562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1563 [(0,1),(0,0)] D [1561] [] [] [] [((0,0),(0,1))] [1563,1564,1565,1566] CONDITIONAL_S
Y_MEAS 1564 [(0,1)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1565 [(0,0)] HALF_D_PLUS_2 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
DISCARD 1566 [(0,1)] 0 [1561] [] [] [] [] [1563,1564,1565,1566] CONDITIONAL_S
IDLE 1567 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1568 [(1,0)] D [] [] [] [] [] [] none
MERGE 1569 [(1,0),(0,0)] D [] [1571,1572,1573,1574] [] [] [((0,0),(1,0))] [] none
DISCARD 1570 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1571 [(1,0),(0,0)] D [1569] [] [] [] [((0,0),(1,0))] [1571,1572,1573,1574] CONDITIONAL_S
Y_MEAS 1572 [(1,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1573 [(0,0)] HALF_D_PLUS_2 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
DISCARD 1574 [(1,0)] 0 [1569] [] [] [] [] [1571,1572,1573,1574] CONDITIONAL_S
IDLE 1575 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1576 [(0,1)] D [] [] [] [] [] [] none
MERGE 1577 [(0,1),(0,0)] D [] [1579,1580,1581,1582] [] [] [((0,0),(0,1))] [] none
DISCARD 1578 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1579 [(0,1),(0,0)] D [1577] [] [] [] [((0,0),(0,1))] [1579,1580,1581,1582] CONDITIONAL_S
Y_MEAS 1580 [(0,1)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1581 [(0,0)] HALF_D_PLUS_2 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
DISCARD 1582 [(0,1)] 0 [1577] [] [] [] [] [1579,1580,1581,1582] CONDITIONAL_S
IDLE 1583 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1584 [(1,0)] D [] [] [] [] [] [] none
MERGE 1585 [(1,0),(0,0)] D [] [1587,1588,1589,1590] [] [] [((0,0),(1,0))] [] none
DISCARD 1586 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1587 [(1,0),(0,0)] D [1585] [] [] [] [((0,0),(1,0))] [1587,1588,1589,1590] CONDITIONAL_S
Y_MEAS 1588 [(1,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1589 [(0,0)] HALF_D_PLUS_2 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
DISCARD 1590 [(1,0)] 0 [1585] [] [] [] [] [1587,1588,1589,1590] CONDITIONAL_S
IDLE 1591 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1592 [(0,1)] D [] [] [] [] [] [] none
MERGE 1593 [(0,1),(0,0)] D [] [1595,1596,1597,1598] [] [] [((0,0),(0,1))] [] none
DISCARD 1594 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1595 [(0,1),(0,0)] D [1593] [] [] [] [((0,0),(0,1))] [1595,1596,1597,1598] CONDITIONAL_S
Y_MEAS 1596 [(0,1)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1597 [(0,0)] HALF_D_PLUS_2 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
DISCARD 1598 [(0,1)] 0 [1593] [] [] [] [] [1595,1596,1597,1598] CONDITIONAL_S
IDLE 1599 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1600 [(1,0)] D [] [] [] [] [] [] none
MERGE 1601 [(1,0),(0,0)] D [] [1603,1604,1605,1606] [] [] [((0,0),(1,0))] [] none
DISCARD 1602 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1603 [(1,0),(0,0)] D [1601] [] [] [] [((0,0),(1,0))] [1603,1604,1605,1606] CONDITIONAL_S
Y_MEAS 1604 [(1,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1605 [(0,0)] HALF_D_PLUS_2 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
DISCARD 1606 [(1,0)] 0 [1601] [] [] [] [] [1603,1604,1605,1606] CONDITIONAL_S
IDLE 1607 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1608 [(0,1)] D [] [] [] [] [] [] none
MERGE 1609 [(0,1),(0,0)] D [] [1611,1612,1613,1614] [] [] [((0,0),(0,1))] [] none
DISCARD 1610 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1611 [(0,1),(0,0)] D [1609] [] [] [] [((0,0),(0,1))] [1611,1612,1613,1614] CONDITIONAL_S
Y_MEAS 1612 [(0,1)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1613 [(0,0)] HALF_D_PLUS_2 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
DISCARD 1614 [(0,1)] 0 [1609] [] [] [] [] [1611,1612,1613,1614] CONDITIONAL_S
IDLE 1615 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 1616 [(1,0)] D [] [] [] [] [] [] none
MERGE 1617 [(1,0),(0,0)] D [] [1619,1620,1621,1622] [] [] [((0,0),(1,0))] [] none
DISCARD 1618 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1619 [(1,0),(0,0)] D [1617] [] [] [] [((0,0),(1,0))] [1619,1620,1621,1622] CONDITIONAL_S
Y_MEAS 1620 [(1,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1621 [(0,0)] HALF_D_PLUS_2 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
DISCARD 1622 [(1,0)] 0 [1617] [] [] [] [] [1619,1620,1621,1622] CONDITIONAL_S
IDLE 1623 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1624 [(0,1)] D [] [] [] [] [] [] none
MERGE 1625 [(0,1),(0,0)] D [] [1627,1628,1629,1630] [] [] [((0,0),(0,1))] [] none
DISCARD 1626 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1627 [(0,1),(0,0)] D [1625] [] [] [] [((0,0),(0,1))] [1627,1628,1629,1630] CONDITIONAL_S
Y_MEAS 1628 [(0,1)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1629 [(0,0)] HALF_D_PLUS_2 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
DISCARD 1630 [(0,1)] 0 [1625] [] [] [] [] [1627,1628,1629,1630] CONDITIONAL_S
IDLE 1631 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1632 [(1,0)] D [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [] [1635,1636,1637,1638] [] [] [((0,0),(1,0))] [] none
DISCARD 1634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1635 [(1,0),(0,0)] D [1633] [] [] [] [((0,0),(1,0))] [1635,1636,1637,1638] CONDITIONAL_S
Y_MEAS 1636 [(1,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1637 [(0,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
DISCARD 1638 [(1,0)] 0 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1639 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 1640 [(0,1)] D [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [] [1643,1644,1645,1646] [] [] [((0,0),(0,1))] [] none
DISCARD 1642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1643 [(0,1),(0,0)] D [1641] [] [] [] [((0,0),(0,1))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(0,1)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(0,1)] 0 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1647 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1648 [(1,0)] D [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [] [1651,1652,1653,1654] [] [] [((0,0),(1,0))] [] none
DISCARD 1650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1651 [(1,0),(0,0)] D [1649] [] [] [] [((0,0),(1,0))] [1651,1652,1653,1654] CONDITIONAL_S
Y_MEAS 1652 [(1,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1653 [(0,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
DISCARD 1654 [(1,0)] 0 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1655 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1656 [(0,1)] D [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [] [1659,1660,1661,1662] [] [] [((0,0),(0,1))] [] none
DISCARD 1658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1659 [(0,1),(0,0)] D [1657] [] [] [] [((0,0),(0,1))] [1659,1660,1661,1662] CONDITIONAL_S
Y_MEAS 1660 [(0,1)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1661 [(0,0)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
DISCARD 1662 [(0,1)] 0 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1663 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1664 [(1,0)] D [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [] [1667,1668,1669,1670] [] [] [((0,0),(1,0))] [] none
DISCARD 1666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1667 [(1,0),(0,0)] D [1665] [] [] [] [((0,0),(1,0))] [1667,1668,1669,1670] CONDITIONAL_S
Y_MEAS 1668 [(1,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1669 [(0,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
DISCARD 1670 [(1,0)] 0 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1671 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1672 [(0,1)] D [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [] [1675,1676,1677,1678] [] [] [((0,0),(0,1))] [] none
DISCARD 1674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1675 [(0,1),(0,0)] D [1673] [] [] [] [((0,0),(0,1))] [1675,1676,1677,1678] CONDITIONAL_S
Y_MEAS 1676 [(0,1)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1677 [(0,0)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
DISCARD 1678 [(0,1)] 0 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1679 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1680 [(1,0)] D [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [] [1683,1684,1685,1686] [] [] [((0,0),(1,0))] [] none
DISCARD 1682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1683 [(1,0),(0,0)] D [1681] [] [] [] [((0,0),(1,0))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(1,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(1,0)] 0 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1687 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1688 [(0,1)] D [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [] [1691,1692,1693,1694] [] [] [((0,0),(0,1))] [] none
DISCARD 1690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1691 [(0,1),(0,0)] D [1689] [] [] [] [((0,0),(0,1))] [1691,1692,1693,1694] CONDITIONAL_S
Y_MEAS 1692 [(0,1)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1693 [(0,0)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
DISCARD 1694 [(0,1)] 0 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1695 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1696 [(1,0)] D [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [] [1699,1700,1701,1702] [] [] [((0,0),(1,0))] [] none
DISCARD 1698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1699 [(1,0),(0,0)] D [1697] [] [] [] [((0,0),(1,0))] [1699,1700,1701,1702] CONDITIONAL_S
Y_MEAS 1700 [(1,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1701 [(0,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
DISCARD 1702 [(1,0)] 0 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1703 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1704 [(0,1)] D [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [] [1707,1708,1709,1710] [] [] [((0,0),(0,1))] [] none
DISCARD 1706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1707 [(0,1),(0,0)] D [1705] [] [] [] [((0,0),(0,1))] [1707,1708,1709,1710] CONDITIONAL_S
Y_MEAS 1708 [(0,1)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1709 [(0,0)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
DISCARD 1710 [(0,1)] 0 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1711 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 1712 [(1,0)] D [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [] [1715,1716,1717,1718] [] [] [((0,0),(1,0))] [] none
DISCARD 1714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1715 [(1,0),(0,0)] D [1713] [] [] [] [((0,0),(1,0))] [1715,1716,1717,1718] CONDITIONAL_S
Y_MEAS 1716 [(1,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1717 [(0,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
DISCARD 1718 [(1,0)] 0 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1719 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 1720 [(0,1)] D [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [] [1723,1724,1725,1726] [] [] [((0,0),(0,1))] [] none
DISCARD 1722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1723 [(0,1),(0,0)] D [1721] [] [] [] [((0,0),(0,1))] [1723,1724,1725,1726] CONDITIONAL_S
Y_MEAS 1724 [(0,1)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1725 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
DISCARD 1726 [(0,1)] 0 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1727 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1728 [(1,0)] D [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [] [1731,1732,1733,1734] [] [] [((0,0),(1,0))] [] none
DISCARD 1730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1731 [(1,0),(0,0)] D [1729] [] [] [] [((0,0),(1,0))] [1731,1732,1733,1734] CONDITIONAL_S
Y_MEAS 1732 [(1,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1733 [(0,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
DISCARD 1734 [(1,0)] 0 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1735 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1736 [(0,1)] D [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [] [1739,1740,1741,1742] [] [] [((0,0),(0,1))] [] none
DISCARD 1738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1739 [(0,1),(0,0)] D [1737] [] [] [] [((0,0),(0,1))] [1739,1740,1741,1742] CONDITIONAL_S
Y_MEAS 1740 [(0,1)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1741 [(0,0)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
DISCARD 1742 [(0,1)] 0 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1743 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1744 [(1,0)] D [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [] [1747,1748,1749,1750] [] [] [((0,0),(1,0))] [] none
DISCARD 1746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1747 [(1,0),(0,0)] D [1745] [] [] [] [((0,0),(1,0))] [1747,1748,1749,1750] CONDITIONAL_S
Y_MEAS 1748 [(1,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1749 [(0,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
DISCARD 1750 [(1,0)] 0 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1751 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1752 [(0,1)] D [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [] [1755,1756,1757,1758] [] [] [((0,0),(0,1))] [] none
DISCARD 1754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1755 [(0,1),(0,0)] D [1753] [] [] [] [((0,0),(0,1))] [1755,1756,1757,1758] CONDITIONAL_S
Y_MEAS 1756 [(0,1)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1757 [(0,0)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
DISCARD 1758 [(0,1)] 0 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1759 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1760 [(1,0)] D [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [] [1763,1764,1765,1766] [] [] [((0,0),(1,0))] [] none
DISCARD 1762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1763 [(1,0),(0,0)] D [1761] [] [] [] [((0,0),(1,0))] [1763,1764,1765,1766] CONDITIONAL_S
Y_MEAS 1764 [(1,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1765 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
DISCARD 1766 [(1,0)] 0 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1767 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1768 [(0,1)] D [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [] [1771,1772,1773,1774] [] [] [((0,0),(0,1))] [] none
DISCARD 1770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1771 [(0,1),(0,0)] D [1769] [] [] [] [((0,0),(0,1))] [1771,1772,1773,1774] CONDITIONAL_S
Y_MEAS 1772 [(0,1)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1773 [(0,0)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
DISCARD 1774 [(0,1)] 0 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1775 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1776 [(1,0)] D [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [] [1779,1780,1781,1782] [] [] [((0,0),(1,0))] [] none
DISCARD 1778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1779 [(1,0),(0,0)] D [1777] [] [] [] [((0,0),(1,0))] [1779,1780,1781,1782] CONDITIONAL_S
Y_MEAS 1780 [(1,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1781 [(0,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
DISCARD 1782 [(1,0)] 0 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1783 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1784 [(0,1)] D [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [] [1787,1788,1789,1790] [] [] [((0,0),(0,1))] [] none
DISCARD 1786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1787 [(0,1),(0,0)] D [1785] [] [] [] [((0,0),(0,1))] [1787,1788,1789,1790] CONDITIONAL_S
Y_MEAS 1788 [(0,1)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1789 [(0,0)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
DISCARD 1790 [(0,1)] 0 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1791 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 1792 [(1,0)] D [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [] [1795,1796,1797,1798] [] [] [((0,0),(1,0))] [] none
DISCARD 1794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1795 [(1,0),(0,0)] D [1793] [] [] [] [((0,0),(1,0))] [1795,1796,1797,1798] CONDITIONAL_S
Y_MEAS 1796 [(1,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1797 [(0,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
DISCARD 1798 [(1,0)] 0 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1799 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1800 [(0,1)] D [] [] [] [] [] [] none
MERGE 1801 [(0,1),(0,0)] D [] [1803,1804,1805,1806] [] [] [((0,0),(0,1))] [] none
DISCARD 1802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1803 [(0,1),(0,0)] D [1801] [] [] [] [((0,0),(0,1))] [1803,1804,1805,1806] CONDITIONAL_S
Y_MEAS 1804 [(0,1)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1805 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
DISCARD 1806 [(0,1)] 0 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1807 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1808 [(1,0)] D [] [] [] [] [] [] none
MERGE 1809 [(1,0),(0,0)] D [] [1811,1812,1813,1814] [] [] [((0,0),(1,0))] [] none
DISCARD 1810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1811 [(1,0),(0,0)] D [1809] [] [] [] [((0,0),(1,0))] [1811,1812,1813,1814] CONDITIONAL_S
Y_MEAS 1812 [(1,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1813 [(0,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
DISCARD 1814 [(1,0)] 0 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1815 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1816 [(0,1)] D [] [] [] [] [] [] none
MERGE 1817 [(0,1),(0,0)] D [] [1819,1820,1821,1822] [] [] [((0,0),(0,1))] [] none
DISCARD 1818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1819 [(0,1),(0,0)] D [1817] [] [] [] [((0,0),(0,1))] [1819,1820,1821,1822] CONDITIONAL_S
Y_MEAS 1820 [(0,1)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1821 [(0,0)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
DISCARD 1822 [(0,1)] 0 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1823 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1824 [(1,0)] D [] [] [] [] [] [] none
MERGE 1825 [(1,0),(0,0)] D [] [1827,1828,1829,1830] [] [] [((0,0),(1,0))] [] none
DISCARD 1826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1827 [(1,0),(0,0)] D [1825] [] [] [] [((0,0),(1,0))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(1,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(0,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(1,0)] 0 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1831 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1832 [(0,1)] D [] [] [] [] [] [] none
MERGE 1833 [(0,1),(0,0)] D [] [1835,1836,1837,1838] [] [] [((0,0),(0,1))] [] none
DISCARD 1834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1835 [(0,1),(0,0)] D [1833] [] [] [] [((0,0),(0,1))] [1835,1836,1837,1838] CONDITIONAL_S
Y_MEAS 1836 [(0,1)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1837 [(0,0)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
DISCARD 1838 [(0,1)] 0 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1839 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1840 [(1,0)] D [] [] [] [] [] [] none
MERGE 1841 [(1,0),(0,0)] D [] [1843,1844,1845,1846] [] [] [((0,0),(1,0))] [] none
DISCARD 1842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1843 [(1,0),(0,0)] D [1841] [] [] [] [((0,0),(1,0))] [1843,1844,1845,1846] CONDITIONAL_S
Y_MEAS 1844 [(1,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1845 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
DISCARD 1846 [(1,0)] 0 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1847 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 1848 [(0,1)] D [] [] [] [] [] [] none
MERGE 1849 [(0,1),(0,0)] D [] [1851,1852,1853,1854] [] [] [((0,0),(0,1))] [] none
DISCARD 1850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1851 [(0,1),(0,0)] D [1849] [] [] [] [((0,0),(0,1))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(0,1)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(0,0)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(0,1)] 0 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1855 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1856 [(1,0)] D [] [] [] [] [] [] none
MERGE 1857 [(1,0),(0,0)] D [] [1859,1860,1861,1862] [] [] [((0,0),(1,0))] [] none
DISCARD 1858 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1859 [(1,0),(0,0)] D [1857] [] [] [] [((0,0),(1,0))] [1859,1860,1861,1862] CONDITIONAL_S
Y_MEAS 1860 [(1,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1861 [(0,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
DISCARD 1862 [(1,0)] 0 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1863 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 1864 [(0,1)] D [] [] [] [] [] [] none
MERGE 1865 [(0,1),(0,0)] D [] [1867,1868,1869,1870] [] [] [((0,0),(0,1))] [] none
DISCARD 1866 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1867 [(0,1),(0,0)] D [1865] [] [] [] [((0,0),(0,1))] [1867,1868,1869,1870] CONDITIONAL_S
Y_MEAS 1868 [(0,1)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1869 [(0,0)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
DISCARD 1870 [(0,1)] 0 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1871 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1872 [(1,0)] D [] [] [] [] [] [] none
MERGE 1873 [(1,0),(0,0)] D [] [1875,1876,1877,1878] [] [] [((0,0),(1,0))] [] none
DISCARD 1874 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1875 [(1,0),(0,0)] D [1873] [] [] [] [((0,0),(1,0))] [1875,1876,1877,1878] CONDITIONAL_S
Y_MEAS 1876 [(1,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1877 [(0,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
DISCARD 1878 [(1,0)] 0 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1879 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1880 [(0,1)] D [] [] [] [] [] [] none
MERGE 1881 [(0,1),(0,0)] D [] [1883,1884,1885,1886] [] [] [((0,0),(0,1))] [] none
DISCARD 1882 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1883 [(0,1),(0,0)] D [1881] [] [] [] [((0,0),(0,1))] [1883,1884,1885,1886] CONDITIONAL_S
Y_MEAS 1884 [(0,1)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1885 [(0,0)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
DISCARD 1886 [(0,1)] 0 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1887 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1888 [(1,0)] D [] [] [] [] [] [] none
MERGE 1889 [(1,0),(0,0)] D [] [1891,1892,1893,1894] [] [] [((0,0),(1,0))] [] none
DISCARD 1890 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1891 [(1,0),(0,0)] D [1889] [] [] [] [((0,0),(1,0))] [1891,1892,1893,1894] CONDITIONAL_S
Y_MEAS 1892 [(1,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1893 [(0,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
DISCARD 1894 [(1,0)] 0 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1895 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1896 [(0,1)] D [] [] [] [] [] [] none
MERGE 1897 [(0,1),(0,0)] D [] [1899,1900,1901,1902] [] [] [((0,0),(0,1))] [] none
DISCARD 1898 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1899 [(0,1),(0,0)] D [1897] [] [] [] [((0,0),(0,1))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(0,1)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(0,0)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(0,1)] 0 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1903 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1904 [(1,0)] D [] [] [] [] [] [] none
MERGE 1905 [(1,0),(0,0)] D [] [1907,1908,1909,1910] [] [] [((0,0),(1,0))] [] none
DISCARD 1906 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1907 [(1,0),(0,0)] D [1905] [] [] [] [((0,0),(1,0))] [1907,1908,1909,1910] CONDITIONAL_S
Y_MEAS 1908 [(1,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1909 [(0,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
DISCARD 1910 [(1,0)] 0 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1911 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1912 [(0,1)] D [] [] [] [] [] [] none
MERGE 1913 [(0,1),(0,0)] D [] [1915,1916,1917,1918] [] [] [((0,0),(0,1))] [] none
DISCARD 1914 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1915 [(0,1),(0,0)] D [1913] [] [] [] [((0,0),(0,1))] [1915,1916,1917,1918] CONDITIONAL_S
Y_MEAS 1916 [(0,1)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1917 [(0,0)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
DISCARD 1918 [(0,1)] 0 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1919 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1920 [(1,0)] D [] [] [] [] [] [] none
MERGE 1921 [(1,0),(0,0)] D [] [1923,1924,1925,1926] [] [] [((0,0),(1,0))] [] none
DISCARD 1922 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1923 [(1,0),(0,0)] D [1921] [] [] [] [((0,0),(1,0))] [1923,1924,1925,1926] CONDITIONAL_S
Y_MEAS 1924 [(1,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1925 [(0,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
DISCARD 1926 [(1,0)] 0 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1927 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1928 [(0,1)] D [] [] [] [] [] [] none
MERGE 1929 [(0,1),(0,0)] D [] [1931,1932,1933,1934] [] [] [((0,0),(0,1))] [] none
DISCARD 1930 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1931 [(0,1),(0,0)] D [1929] [] [] [] [((0,0),(0,1))] [1931,1932,1933,1934] CONDITIONAL_S
Y_MEAS 1932 [(0,1)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1933 [(0,0)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
DISCARD 1934 [(0,1)] 0 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1935 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 1936 [(1,0)] D [] [] [] [] [] [] none
MERGE 1937 [(1,0),(0,0)] D [] [1939,1940,1941,1942] [] [] [((0,0),(1,0))] [] none
DISCARD 1938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1939 [(1,0),(0,0)] D [1937] [] [] [] [((0,0),(1,0))] [1939,1940,1941,1942] CONDITIONAL_S
Y_MEAS 1940 [(1,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1941 [(0,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
DISCARD 1942 [(1,0)] 0 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1943 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1944 [(0,1)] D [] [] [] [] [] [] none
MERGE 1945 [(0,1),(0,0)] D [] [1947,1948,1949,1950] [] [] [((0,0),(0,1))] [] none
DISCARD 1946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1947 [(0,1),(0,0)] D [1945] [] [] [] [((0,0),(0,1))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(0,1)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(0,0)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(0,1)] 0 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1951 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1952 [(1,0)] D [] [] [] [] [] [] none
MERGE 1953 [(1,0),(0,0)] D [] [1955,1956,1957,1958] [] [] [((0,0),(1,0))] [] none
DISCARD 1954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1955 [(1,0),(0,0)] D [1953] [] [] [] [((0,0),(1,0))] [1955,1956,1957,1958] CONDITIONAL_S
Y_MEAS 1956 [(1,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1957 [(0,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
DISCARD 1958 [(1,0)] 0 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1959 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1960 [(0,1)] D [] [] [] [] [] [] none
MERGE 1961 [(0,1),(0,0)] D [] [1963,1964,1965,1966] [] [] [((0,0),(0,1))] [] none
DISCARD 1962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1963 [(0,1),(0,0)] D [1961] [] [] [] [((0,0),(0,1))] [1963,1964,1965,1966] CONDITIONAL_S
Y_MEAS 1964 [(0,1)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1965 [(0,0)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
DISCARD 1966 [(0,1)] 0 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1967 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 1968 [(1,0)] D [] [] [] [] [] [] none
MERGE 1969 [(1,0),(0,0)] D [] [1971,1972,1973,1974] [] [] [((0,0),(1,0))] [] none
DISCARD 1970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1971 [(1,0),(0,0)] D [1969] [] [] [] [((0,0),(1,0))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(1,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(0,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(1,0)] 0 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1975 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 1976 [(0,1)] D [] [] [] [] [] [] none
MERGE 1977 [(0,1),(0,0)] D [] [1979,1980,1981,1982] [] [] [((0,0),(0,1))] [] none
DISCARD 1978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1979 [(0,1),(0,0)] D [1977] [] [] [] [((0,0),(0,1))] [1979,1980,1981,1982] CONDITIONAL_S
Y_MEAS 1980 [(0,1)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1981 [(0,0)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
DISCARD 1982 [(0,1)] 0 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1983 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1984 [(1,0)] D [] [] [] [] [] [] none
MERGE 1985 [(1,0),(0,0)] D [] [1987,1988,1989,1990] [] [] [((0,0),(1,0))] [] none
DISCARD 1986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1987 [(1,0),(0,0)] D [1985] [] [] [] [((0,0),(1,0))] [1987,1988,1989,1990] CONDITIONAL_S
Y_MEAS 1988 [(1,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1989 [(0,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
DISCARD 1990 [(1,0)] 0 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1991 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1992 [(0,1)] D [] [] [] [] [] [] none
MERGE 1993 [(0,1),(0,0)] D [] [1995,1996,1997,1998] [] [] [((0,0),(0,1))] [] none
DISCARD 1994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1995 [(0,1),(0,0)] D [1993] [] [] [] [((0,0),(0,1))] [1995,1996,1997,1998] CONDITIONAL_S
Y_MEAS 1996 [(0,1)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1997 [(0,0)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
DISCARD 1998 [(0,1)] 0 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1999 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2000 [(1,0)] D [] [] [] [] [] [] none
MERGE 2001 [(1,0),(0,0)] D [] [2003,2004,2005,2006] [] [] [((0,0),(1,0))] [] none
DISCARD 2002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2003 [(1,0),(0,0)] D [2001] [] [] [] [((0,0),(1,0))] [2003,2004,2005,2006] CONDITIONAL_S
Y_MEAS 2004 [(1,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2005 [(0,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
DISCARD 2006 [(1,0)] 0 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2007 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2008 [(0,1)] D [] [] [] [] [] [] none
MERGE 2009 [(0,1),(0,0)] D [] [2011,2012,2013,2014] [] [] [((0,0),(0,1))] [] none
DISCARD 2010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2011 [(0,1),(0,0)] D [2009] [] [] [] [((0,0),(0,1))] [2011,2012,2013,2014] CONDITIONAL_S
Y_MEAS 2012 [(0,1)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2013 [(0,0)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
DISCARD 2014 [(0,1)] 0 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2015 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 2016 [(1,0)] D [] [] [] [] [] [] none
MERGE 2017 [(1,0),(0,0)] D [] [2019,2020,2021,2022] [] [] [((0,0),(1,0))] [] none
DISCARD 2018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2019 [(1,0),(0,0)] D [2017] [] [] [] [((0,0),(1,0))] [2019,2020,2021,2022] CONDITIONAL_S
Y_MEAS 2020 [(1,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2021 [(0,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
DISCARD 2022 [(1,0)] 0 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2023 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2024 [(0,1)] D [] [] [] [] [] [] none
MERGE 2025 [(0,1),(0,0)] D [] [2027,2028,2029,2030] [] [] [((0,0),(0,1))] [] none
DISCARD 2026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2027 [(0,1),(0,0)] D [2025] [] [] [] [((0,0),(0,1))] [2027,2028,2029,2030] CONDITIONAL_S
Y_MEAS 2028 [(0,1)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2029 [(0,0)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
DISCARD 2030 [(0,1)] 0 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2031 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2032 [(1,0)] D [] [] [] [] [] [] none
MERGE 2033 [(1,0),(0,0)] D [] [2035,2036,2037,2038] [] [] [((0,0),(1,0))] [] none
DISCARD 2034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2035 [(1,0),(0,0)] D [2033] [] [] [] [((0,0),(1,0))] [2035,2036,2037,2038] CONDITIONAL_S
Y_MEAS 2036 [(1,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2037 [(0,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
DISCARD 2038 [(1,0)] 0 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2039 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 2040 [(0,1)] D [] [] [] [] [] [] none
MERGE 2041 [(0,1),(0,0)] D [] [2043,2044,2045,2046] [] [] [((0,0),(0,1))] [] none
DISCARD 2042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2043 [(0,1),(0,0)] D [2041] [] [] [] [((0,0),(0,1))] [2043,2044,2045,2046] CONDITIONAL_S
Y_MEAS 2044 [(0,1)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2045 [(0,0)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
DISCARD 2046 [(0,1)] 0 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2047 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2048 [(1,0)] D [] [] [] [] [] [] none
MERGE 2049 [(1,0),(0,0)] D [] [2051,2052,2053,2054] [] [] [((0,0),(1,0))] [] none
DISCARD 2050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2051 [(1,0),(0,0)] D [2049] [] [] [] [((0,0),(1,0))] [2051,2052,2053,2054] CONDITIONAL_S
Y_MEAS 2052 [(1,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2053 [(0,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
DISCARD 2054 [(1,0)] 0 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2055 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2056 [(0,1)] D [] [] [] [] [] [] none
MERGE 2057 [(0,1),(0,0)] D [] [2059,2060,2061,2062] [] [] [((0,0),(0,1))] [] none
DISCARD 2058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2059 [(0,1),(0,0)] D [2057] [] [] [] [((0,0),(0,1))] [2059,2060,2061,2062] CONDITIONAL_S
Y_MEAS 2060 [(0,1)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2061 [(0,0)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
DISCARD 2062 [(0,1)] 0 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2063 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2064 [(1,0)] D [] [] [] [] [] [] none
MERGE 2065 [(1,0),(0,0)] D [] [2067,2068,2069,2070] [] [] [((0,0),(1,0))] [] none
DISCARD 2066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2067 [(1,0),(0,0)] D [2065] [] [] [] [((0,0),(1,0))] [2067,2068,2069,2070] CONDITIONAL_S
Y_MEAS 2068 [(1,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2069 [(0,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
DISCARD 2070 [(1,0)] 0 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2071 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2072 [(0,1)] D [] [] [] [] [] [] none
MERGE 2073 [(0,1),(0,0)] D [] [2075,2076,2077,2078] [] [] [((0,0),(0,1))] [] none
DISCARD 2074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2075 [(0,1),(0,0)] D [2073] [] [] [] [((0,0),(0,1))] [2075,2076,2077,2078] CONDITIONAL_S
Y_MEAS 2076 [(0,1)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2077 [(0,0)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
DISCARD 2078 [(0,1)] 0 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2079 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2080 [(1,0)] D [] [] [] [] [] [] none
MERGE 2081 [(1,0),(0,0)] D [] [2083,2084,2085,2086] [] [] [((0,0),(1,0))] [] none
DISCARD 2082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2083 [(1,0),(0,0)] D [2081] [] [] [] [((0,0),(1,0))] [2083,2084,2085,2086] CONDITIONAL_S
Y_MEAS 2084 [(1,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2085 [(0,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
DISCARD 2086 [(1,0)] 0 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2087 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 2088 [(0,1)] D [] [] [] [] [] [] none
MERGE 2089 [(0,1),(0,0)] D [] [2091,2092,2093,2094] [] [] [((0,0),(0,1))] [] none
DISCARD 2090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2091 [(0,1),(0,0)] D [2089] [] [] [] [((0,0),(0,1))] [2091,2092,2093,2094] CONDITIONAL_S
Y_MEAS 2092 [(0,1)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2093 [(0,0)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
DISCARD 2094 [(0,1)] 0 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2095 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 2096 [(1,0)] D [] [] [] [] [] [] none
MERGE 2097 [(1,0),(0,0)] D [] [2099,2100,2101,2102] [] [] [((0,0),(1,0))] [] none
DISCARD 2098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2099 [(1,0),(0,0)] D [2097] [] [] [] [((0,0),(1,0))] [2099,2100,2101,2102] CONDITIONAL_S
Y_MEAS 2100 [(1,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2101 [(0,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
DISCARD 2102 [(1,0)] 0 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2103 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2104 [(0,1)] D [] [] [] [] [] [] none
MERGE 2105 [(0,1),(0,0)] D [] [2107,2108,2109,2110] [] [] [((0,0),(0,1))] [] none
DISCARD 2106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2107 [(0,1),(0,0)] D [2105] [] [] [] [((0,0),(0,1))] [2107,2108,2109,2110] CONDITIONAL_S
Y_MEAS 2108 [(0,1)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2109 [(0,0)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
DISCARD 2110 [(0,1)] 0 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2111 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2112 [(1,0)] D [] [] [] [] [] [] none
MERGE 2113 [(1,0),(0,0)] D [] [2115,2116,2117,2118] [] [] [((0,0),(1,0))] [] none
DISCARD 2114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2115 [(1,0),(0,0)] D [2113] [] [] [] [((0,0),(1,0))] [2115,2116,2117,2118] CONDITIONAL_S
Y_MEAS 2116 [(1,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2117 [(0,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
DISCARD 2118 [(1,0)] 0 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2119 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2120 [(0,1)] D [] [] [] [] [] [] none
MERGE 2121 [(0,1),(0,0)] D [] [2123,2124,2125,2126] [] [] [((0,0),(0,1))] [] none
DISCARD 2122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2123 [(0,1),(0,0)] D [2121] [] [] [] [((0,0),(0,1))] [2123,2124,2125,2126] CONDITIONAL_S
Y_MEAS 2124 [(0,1)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2125 [(0,0)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
DISCARD 2126 [(0,1)] 0 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2127 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 2128 [(1,0)] D [] [] [] [] [] [] none
MERGE 2129 [(1,0),(0,0)] D [] [2131,2132,2133,2134] [] [] [((0,0),(1,0))] [] none
DISCARD 2130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2131 [(1,0),(0,0)] D [2129] [] [] [] [((0,0),(1,0))] [2131,2132,2133,2134] CONDITIONAL_S
Y_MEAS 2132 [(1,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2133 [(0,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
DISCARD 2134 [(1,0)] 0 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2135 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2136 [(0,1)] D [] [] [] [] [] [] none
MERGE 2137 [(0,1),(0,0)] D [] [2139,2140,2141,2142] [] [] [((0,0),(0,1))] [] none
DISCARD 2138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2139 [(0,1),(0,0)] D [2137] [] [] [] [((0,0),(0,1))] [2139,2140,2141,2142] CONDITIONAL_S
Y_MEAS 2140 [(0,1)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2141 [(0,0)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
DISCARD 2142 [(0,1)] 0 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2143 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 2144 [(1,0)] D [] [] [] [] [] [] none
MERGE 2145 [(1,0),(0,0)] D [] [2147,2148,2149,2150] [] [] [((0,0),(1,0))] [] none
DISCARD 2146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2147 [(1,0),(0,0)] D [2145] [] [] [] [((0,0),(1,0))] [2147,2148,2149,2150] CONDITIONAL_S
Y_MEAS 2148 [(1,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2149 [(0,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
DISCARD 2150 [(1,0)] 0 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2151 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2152 [(0,1)] D [] [] [] [] [] [] none
MERGE 2153 [(0,1),(0,0)] D [] [2155,2156,2157,2158] [] [] [((0,0),(0,1))] [] none
DISCARD 2154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2155 [(0,1),(0,0)] D [2153] [] [] [] [((0,0),(0,1))] [2155,2156,2157,2158] CONDITIONAL_S
Y_MEAS 2156 [(0,1)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2157 [(0,0)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
DISCARD 2158 [(0,1)] 0 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2159 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2160 [(1,0)] D [] [] [] [] [] [] none
MERGE 2161 [(1,0),(0,0)] D [] [2163,2164,2165,2166] [] [] [((0,0),(1,0))] [] none
DISCARD 2162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2163 [(1,0),(0,0)] D [2161] [] [] [] [((0,0),(1,0))] [2163,2164,2165,2166] CONDITIONAL_S
Y_MEAS 2164 [(1,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2165 [(0,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
DISCARD 2166 [(1,0)] 0 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2167 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2168 [(0,1)] D [] [] [] [] [] [] none
MERGE 2169 [(0,1),(0,0)] D [] [2171,2172,2173,2174] [] [] [((0,0),(0,1))] [] none
DISCARD 2170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2171 [(0,1),(0,0)] D [2169] [] [] [] [((0,0),(0,1))] [2171,2172,2173,2174] CONDITIONAL_S
Y_MEAS 2172 [(0,1)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2173 [(0,0)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
DISCARD 2174 [(0,1)] 0 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2175 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2176 [(1,0)] D [] [] [] [] [] [] none
MERGE 2177 [(1,0),(0,0)] D [] [2179,2180,2181,2182] [] [] [((0,0),(1,0))] [] none
DISCARD 2178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2179 [(1,0),(0,0)] D [2177] [] [] [] [((0,0),(1,0))] [2179,2180,2181,2182] CONDITIONAL_S
Y_MEAS 2180 [(1,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2181 [(0,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
DISCARD 2182 [(1,0)] 0 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2183 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2184 [(0,1)] D [] [] [] [] [] [] none
MERGE 2185 [(0,1),(0,0)] D [] [2187,2188,2189,2190] [] [] [((0,0),(0,1))] [] none
DISCARD 2186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2187 [(0,1),(0,0)] D [2185] [] [] [] [((0,0),(0,1))] [2187,2188,2189,2190] CONDITIONAL_S
Y_MEAS 2188 [(0,1)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2189 [(0,0)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
DISCARD 2190 [(0,1)] 0 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2191 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2192 [(1,0)] D [] [] [] [] [] [] none
MERGE 2193 [(1,0),(0,0)] D [] [2195,2196,2197,2198] [] [] [((0,0),(1,0))] [] none
DISCARD 2194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2195 [(1,0),(0,0)] D [2193] [] [] [] [((0,0),(1,0))] [2195,2196,2197,2198] CONDITIONAL_S
Y_MEAS 2196 [(1,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2197 [(0,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
DISCARD 2198 [(1,0)] 0 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2199 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2200 [(0,1)] D [] [] [] [] [] [] none
MERGE 2201 [(0,1),(0,0)] D [] [2203,2204,2205,2206] [] [] [((0,0),(0,1))] [] none
DISCARD 2202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2203 [(0,1),(0,0)] D [2201] [] [] [] [((0,0),(0,1))] [2203,2204,2205,2206] CONDITIONAL_S
Y_MEAS 2204 [(0,1)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2205 [(0,0)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
DISCARD 2206 [(0,1)] 0 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2207 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 2208 [(1,0)] D [] [] [] [] [] [] none
MERGE 2209 [(1,0),(0,0)] D [] [2211,2212,2213,2214] [] [] [((0,0),(1,0))] [] none
DISCARD 2210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2211 [(1,0),(0,0)] D [2209] [] [] [] [((0,0),(1,0))] [2211,2212,2213,2214] CONDITIONAL_S
Y_MEAS 2212 [(1,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2213 [(0,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
DISCARD 2214 [(1,0)] 0 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2215 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2216 [(0,1)] D [] [] [] [] [] [] none
MERGE 2217 [(0,1),(0,0)] D [] [2219,2220,2221,2222] [] [] [((0,0),(0,1))] [] none
DISCARD 2218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2219 [(0,1),(0,0)] D [2217] [] [] [] [((0,0),(0,1))] [2219,2220,2221,2222] CONDITIONAL_S
Y_MEAS 2220 [(0,1)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2221 [(0,0)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
DISCARD 2222 [(0,1)] 0 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2223 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2224 [(1,0)] D [] [] [] [] [] [] none
MERGE 2225 [(1,0),(0,0)] D [] [2227,2228,2229,2230] [] [] [((0,0),(1,0))] [] none
DISCARD 2226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2227 [(1,0),(0,0)] D [2225] [] [] [] [((0,0),(1,0))] [2227,2228,2229,2230] CONDITIONAL_S
Y_MEAS 2228 [(1,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2229 [(0,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
DISCARD 2230 [(1,0)] 0 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2231 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2232 [(0,1)] D [] [] [] [] [] [] none
MERGE 2233 [(0,1),(0,0)] D [] [2235,2236,2237,2238] [] [] [((0,0),(0,1))] [] none
DISCARD 2234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2235 [(0,1),(0,0)] D [2233] [] [] [] [((0,0),(0,1))] [2235,2236,2237,2238] CONDITIONAL_S
Y_MEAS 2236 [(0,1)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2237 [(0,0)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
DISCARD 2238 [(0,1)] 0 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2239 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2240 [(1,0)] D [] [] [] [] [] [] none
MERGE 2241 [(1,0),(0,0)] D [] [2243,2244,2245,2246] [] [] [((0,0),(1,0))] [] none
DISCARD 2242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2243 [(1,0),(0,0)] D [2241] [] [] [] [((0,0),(1,0))] [2243,2244,2245,2246] CONDITIONAL_S
Y_MEAS 2244 [(1,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2245 [(0,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
DISCARD 2246 [(1,0)] 0 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2247 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 2248 [(0,1)] D [] [] [] [] [] [] none
MERGE 2249 [(0,1),(0,0)] D [] [2251,2252,2253,2254] [] [] [((0,0),(0,1))] [] none
DISCARD 2250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2251 [(0,1),(0,0)] D [2249] [] [] [] [((0,0),(0,1))] [2251,2252,2253,2254] CONDITIONAL_S
Y_MEAS 2252 [(0,1)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2253 [(0,0)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
DISCARD 2254 [(0,1)] 0 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2255 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2256 [(1,0)] D [] [] [] [] [] [] none
MERGE 2257 [(1,0),(0,0)] D [] [2259,2260,2261,2262] [] [] [((0,0),(1,0))] [] none
DISCARD 2258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2259 [(1,0),(0,0)] D [2257] [] [] [] [((0,0),(1,0))] [2259,2260,2261,2262] CONDITIONAL_S
Y_MEAS 2260 [(1,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2261 [(0,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
DISCARD 2262 [(1,0)] 0 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2263 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2264 [(0,1)] D [] [] [] [] [] [] none
MERGE 2265 [(0,1),(0,0)] D [] [2267,2268,2269,2270] [] [] [((0,0),(0,1))] [] none
DISCARD 2266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2267 [(0,1),(0,0)] D [2265] [] [] [] [((0,0),(0,1))] [2267,2268,2269,2270] CONDITIONAL_S
Y_MEAS 2268 [(0,1)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2269 [(0,0)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
DISCARD 2270 [(0,1)] 0 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2271 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2272 [(1,0)] D [] [] [] [] [] [] none
MERGE 2273 [(1,0),(0,0)] D [] [2275,2276,2277,2278] [] [] [((0,0),(1,0))] [] none
DISCARD 2274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2275 [(1,0),(0,0)] D [2273] [] [] [] [((0,0),(1,0))] [2275,2276,2277,2278] CONDITIONAL_S
Y_MEAS 2276 [(1,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2277 [(0,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
DISCARD 2278 [(1,0)] 0 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2279 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 2280 [(0,1)] D [] [] [] [] [] [] none
MERGE 2281 [(0,1),(0,0)] D [] [2283,2284,2285,2286] [] [] [((0,0),(0,1))] [] none
DISCARD 2282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2283 [(0,1),(0,0)] D [2281] [] [] [] [((0,0),(0,1))] [2283,2284,2285,2286] CONDITIONAL_S
Y_MEAS 2284 [(0,1)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2285 [(0,0)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
DISCARD 2286 [(0,1)] 0 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2287 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2288 [(1,0)] D [] [] [] [] [] [] none
MERGE 2289 [(1,0),(0,0)] D [] [2291,2292,2293,2294] [] [] [((0,0),(1,0))] [] none
DISCARD 2290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2291 [(1,0),(0,0)] D [2289] [] [] [] [((0,0),(1,0))] [2291,2292,2293,2294] CONDITIONAL_S
Y_MEAS 2292 [(1,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2293 [(0,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
DISCARD 2294 [(1,0)] 0 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2295 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2296 [(0,1)] D [] [] [] [] [] [] none
MERGE 2297 [(0,1),(0,0)] D [] [2299,2300,2301,2302] [] [] [((0,0),(0,1))] [] none
DISCARD 2298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2299 [(0,1),(0,0)] D [2297] [] [] [] [((0,0),(0,1))] [2299,2300,2301,2302] CONDITIONAL_S
Y_MEAS 2300 [(0,1)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2301 [(0,0)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
DISCARD 2302 [(0,1)] 0 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
INJECT_T 2303 [(1,0)] D [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [] [2306,2307,2308,2309] [] [] [((0,0),(1,0))] [] none
DISCARD 2305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2306 [(1,0),(0,0)] D [2304] [] [] [] [((0,0),(1,0))] [2306,2307,2308,2309] CONDITIONAL_S
Y_MEAS 2307 [(1,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2308 [(0,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
DISCARD 2309 [(1,0)] 0 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2310 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2311 [(0,1)] D [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [] [2314,2315,2316,2317] [] [] [((0,0),(0,1))] [] none
DISCARD 2313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2314 [(0,1),(0,0)] D [2312] [] [] [] [((0,0),(0,1))] [2314,2315,2316,2317] CONDITIONAL_S
Y_MEAS 2315 [(0,1)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2316 [(0,0)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
DISCARD 2317 [(0,1)] 0 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2318 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 2319 [(1,0)] D [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [] [2322,2323,2324,2325] [] [] [((0,0),(1,0))] [] none
DISCARD 2321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2322 [(1,0),(0,0)] D [2320] [] [] [] [((0,0),(1,0))] [2322,2323,2324,2325] CONDITIONAL_S
Y_MEAS 2323 [(1,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2324 [(0,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
DISCARD 2325 [(1,0)] 0 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2326 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2327 [(0,1)] D [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [] [2330,2331,2332,2333] [] [] [((0,0),(0,1))] [] none
DISCARD 2329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2330 [(0,1),(0,0)] D [2328] [] [] [] [((0,0),(0,1))] [2330,2331,2332,2333] CONDITIONAL_S
Y_MEAS 2331 [(0,1)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2332 [(0,0)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
DISCARD 2333 [(0,1)] 0 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2334 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2335 [(1,0)] D [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [] [2338,2339,2340,2341] [] [] [((0,0),(1,0))] [] none
DISCARD 2337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2338 [(1,0),(0,0)] D [2336] [] [] [] [((0,0),(1,0))] [2338,2339,2340,2341] CONDITIONAL_S
Y_MEAS 2339 [(1,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2340 [(0,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
DISCARD 2341 [(1,0)] 0 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2342 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2343 [(0,1)] D [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [] [2346,2347,2348,2349] [] [] [((0,0),(0,1))] [] none
DISCARD 2345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2346 [(0,1),(0,0)] D [2344] [] [] [] [((0,0),(0,1))] [2346,2347,2348,2349] CONDITIONAL_S
Y_MEAS 2347 [(0,1)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2348 [(0,0)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
DISCARD 2349 [(0,1)] 0 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2350 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2351 [(1,0)] D [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [] [2354,2355,2356,2357] [] [] [((0,0),(1,0))] [] none
DISCARD 2353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2354 [(1,0),(0,0)] D [2352] [] [] [] [((0,0),(1,0))] [2354,2355,2356,2357] CONDITIONAL_S
Y_MEAS 2355 [(1,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2356 [(0,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
DISCARD 2357 [(1,0)] 0 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2358 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 2359 [(0,1)] D [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [] [2362,2363,2364,2365] [] [] [((0,0),(0,1))] [] none
DISCARD 2361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2362 [(0,1),(0,0)] D [2360] [] [] [] [((0,0),(0,1))] [2362,2363,2364,2365] CONDITIONAL_S
Y_MEAS 2363 [(0,1)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2364 [(0,0)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
DISCARD 2365 [(0,1)] 0 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2366 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2367 [(1,0)] D [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [] [2370,2371,2372,2373] [] [] [((0,0),(1,0))] [] none
DISCARD 2369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2370 [(1,0),(0,0)] D [2368] [] [] [] [((0,0),(1,0))] [2370,2371,2372,2373] CONDITIONAL_S
Y_MEAS 2371 [(1,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2372 [(0,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
DISCARD 2373 [(1,0)] 0 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2374 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2375 [(0,1)] D [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [] [2378,2379,2380,2381] [] [] [((0,0),(0,1))] [] none
DISCARD 2377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2378 [(0,1),(0,0)] D [2376] [] [] [] [((0,0),(0,1))] [2378,2379,2380,2381] CONDITIONAL_S
Y_MEAS 2379 [(0,1)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2380 [(0,0)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
DISCARD 2381 [(0,1)] 0 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2382 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2383 [(1,0)] D [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [] [2386,2387,2388,2389] [] [] [((0,0),(1,0))] [] none
DISCARD 2385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2386 [(1,0),(0,0)] D [2384] [] [] [] [((0,0),(1,0))] [2386,2387,2388,2389] CONDITIONAL_S
Y_MEAS 2387 [(1,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2388 [(0,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
DISCARD 2389 [(1,0)] 0 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2390 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2391 [(0,1)] D [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [] [2394,2395,2396,2397] [] [] [((0,0),(0,1))] [] none
DISCARD 2393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2394 [(0,1),(0,0)] D [2392] [] [] [] [((0,0),(0,1))] [2394,2395,2396,2397] CONDITIONAL_S
Y_MEAS 2395 [(0,1)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2396 [(0,0)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
DISCARD 2397 [(0,1)] 0 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2398 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2399 [(1,0)] D [] [] [] [] [] [] none
MERGE 2400 [(1,0),(0,0)] D [] [2402,2403,2404,2405] [] [] [((0,0),(1,0))] [] none
DISCARD 2401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2402 [(1,0),(0,0)] D [2400] [] [] [] [((0,0),(1,0))] [2402,2403,2404,2405] CONDITIONAL_S
Y_MEAS 2403 [(1,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2404 [(0,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
DISCARD 2405 [(1,0)] 0 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2406 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2407 [(0,1)] D [] [] [] [] [] [] none
MERGE 2408 [(0,1),(0,0)] D [] [2410,2411,2412,2413] [] [] [((0,0),(0,1))] [] none
DISCARD 2409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2410 [(0,1),(0,0)] D [2408] [] [] [] [((0,0),(0,1))] [2410,2411,2412,2413] CONDITIONAL_S
Y_MEAS 2411 [(0,1)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2412 [(0,0)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
DISCARD 2413 [(0,1)] 0 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2414 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 2415 [(1,0)] D [] [] [] [] [] [] none
MERGE 2416 [(1,0),(0,0)] D [] [2418,2419,2420,2421] [] [] [((0,0),(1,0))] [] none
DISCARD 2417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2418 [(1,0),(0,0)] D [2416] [] [] [] [((0,0),(1,0))] [2418,2419,2420,2421] CONDITIONAL_S
Y_MEAS 2419 [(1,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2420 [(0,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
DISCARD 2421 [(1,0)] 0 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2422 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2423 [(0,1)] D [] [] [] [] [] [] none
MERGE 2424 [(0,1),(0,0)] D [] [2426,2427,2428,2429] [] [] [((0,0),(0,1))] [] none
DISCARD 2425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2426 [(0,1),(0,0)] D [2424] [] [] [] [((0,0),(0,1))] [2426,2427,2428,2429] CONDITIONAL_S
Y_MEAS 2427 [(0,1)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2428 [(0,0)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
DISCARD 2429 [(0,1)] 0 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2430 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2431 [(1,0)] D [] [] [] [] [] [] none
MERGE 2432 [(1,0),(0,0)] D [] [2434,2435,2436,2437] [] [] [((0,0),(1,0))] [] none
DISCARD 2433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2434 [(1,0),(0,0)] D [2432] [] [] [] [((0,0),(1,0))] [2434,2435,2436,2437] CONDITIONAL_S
Y_MEAS 2435 [(1,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2436 [(0,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
DISCARD 2437 [(1,0)] 0 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2438 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2439 [(0,1)] D [] [] [] [] [] [] none
MERGE 2440 [(0,1),(0,0)] D [] [2442,2443,2444,2445] [] [] [((0,0),(0,1))] [] none
DISCARD 2441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2442 [(0,1),(0,0)] D [2440] [] [] [] [((0,0),(0,1))] [2442,2443,2444,2445] CONDITIONAL_S
Y_MEAS 2443 [(0,1)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2444 [(0,0)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
DISCARD 2445 [(0,1)] 0 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2446 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2447 [(1,0)] D [] [] [] [] [] [] none
MERGE 2448 [(1,0),(0,0)] D [] [2450,2451,2452,2453] [] [] [((0,0),(1,0))] [] none
DISCARD 2449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2450 [(1,0),(0,0)] D [2448] [] [] [] [((0,0),(1,0))] [2450,2451,2452,2453] CONDITIONAL_S
Y_MEAS 2451 [(1,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2452 [(0,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
DISCARD 2453 [(1,0)] 0 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2454 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2455 [(0,1)] D [] [] [] [] [] [] none
MERGE 2456 [(0,1),(0,0)] D [] [2458,2459,2460,2461] [] [] [((0,0),(0,1))] [] none
DISCARD 2457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2458 [(0,1),(0,0)] D [2456] [] [] [] [((0,0),(0,1))] [2458,2459,2460,2461] CONDITIONAL_S
Y_MEAS 2459 [(0,1)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2460 [(0,0)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
DISCARD 2461 [(0,1)] 0 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2462 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2463 [(1,0)] D [] [] [] [] [] [] none
MERGE 2464 [(1,0),(0,0)] D [] [2466,2467,2468,2469] [] [] [((0,0),(1,0))] [] none
DISCARD 2465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2466 [(1,0),(0,0)] D [2464] [] [] [] [((0,0),(1,0))] [2466,2467,2468,2469] CONDITIONAL_S
Y_MEAS 2467 [(1,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2468 [(0,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
DISCARD 2469 [(1,0)] 0 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2470 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2471 [(0,1)] D [] [] [] [] [] [] none
MERGE 2472 [(0,1),(0,0)] D [] [2474,2475,2476,2477] [] [] [((0,0),(0,1))] [] none
DISCARD 2473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2474 [(0,1),(0,0)] D [2472] [] [] [] [((0,0),(0,1))] [2474,2475,2476,2477] CONDITIONAL_S
Y_MEAS 2475 [(0,1)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2476 [(0,0)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
DISCARD 2477 [(0,1)] 0 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2478 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2479 [(1,0)] D [] [] [] [] [] [] none
MERGE 2480 [(1,0),(0,0)] D [] [2482,2483,2484,2485] [] [] [((0,0),(1,0))] [] none
DISCARD 2481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2482 [(1,0),(0,0)] D [2480] [] [] [] [((0,0),(1,0))] [2482,2483,2484,2485] CONDITIONAL_S
Y_MEAS 2483 [(1,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2484 [(0,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
DISCARD 2485 [(1,0)] 0 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2486 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2487 [(0,1)] D [] [] [] [] [] [] none
MERGE 2488 [(0,1),(0,0)] D [] [2490,2491,2492,2493] [] [] [((0,0),(0,1))] [] none
DISCARD 2489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2490 [(0,1),(0,0)] D [2488] [] [] [] [((0,0),(0,1))] [2490,2491,2492,2493] CONDITIONAL_S
Y_MEAS 2491 [(0,1)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2492 [(0,0)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
DISCARD 2493 [(0,1)] 0 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2494 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2495 [(1,0)] D [] [] [] [] [] [] none
MERGE 2496 [(1,0),(0,0)] D [] [2498,2499,2500,2501] [] [] [((0,0),(1,0))] [] none
DISCARD 2497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2498 [(1,0),(0,0)] D [2496] [] [] [] [((0,0),(1,0))] [2498,2499,2500,2501] CONDITIONAL_S
Y_MEAS 2499 [(1,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2500 [(0,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
DISCARD 2501 [(1,0)] 0 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2502 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2503 [(0,1)] D [] [] [] [] [] [] none
MERGE 2504 [(0,1),(0,0)] D [] [2506,2507,2508,2509] [] [] [((0,0),(0,1))] [] none
DISCARD 2505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2506 [(0,1),(0,0)] D [2504] [] [] [] [((0,0),(0,1))] [2506,2507,2508,2509] CONDITIONAL_S
Y_MEAS 2507 [(0,1)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2508 [(0,0)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
DISCARD 2509 [(0,1)] 0 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2510 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2511 [(1,0)] D [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [] [2514,2515,2516,2517] [] [] [((0,0),(1,0))] [] none
DISCARD 2513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2514 [(1,0),(0,0)] D [2512] [] [] [] [((0,0),(1,0))] [2514,2515,2516,2517] CONDITIONAL_S
Y_MEAS 2515 [(1,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2516 [(0,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
DISCARD 2517 [(1,0)] 0 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2518 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2519 [(0,1)] D [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [] [2522,2523,2524,2525] [] [] [((0,0),(0,1))] [] none
DISCARD 2521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2522 [(0,1),(0,0)] D [2520] [] [] [] [((0,0),(0,1))] [2522,2523,2524,2525] CONDITIONAL_S
Y_MEAS 2523 [(0,1)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2524 [(0,0)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
DISCARD 2525 [(0,1)] 0 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2526 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 2527 [(1,0)] D [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [] [2530,2531,2532,2533] [] [] [((0,0),(1,0))] [] none
DISCARD 2529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2530 [(1,0),(0,0)] D [2528] [] [] [] [((0,0),(1,0))] [2530,2531,2532,2533] CONDITIONAL_S
Y_MEAS 2531 [(1,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2532 [(0,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
DISCARD 2533 [(1,0)] 0 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2534 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 2535 [(0,1)] D [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [] [2538,2539,2540,2541] [] [] [((0,0),(0,1))] [] none
DISCARD 2537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2538 [(0,1),(0,0)] D [2536] [] [] [] [((0,0),(0,1))] [2538,2539,2540,2541] CONDITIONAL_S
Y_MEAS 2539 [(0,1)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2540 [(0,0)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
DISCARD 2541 [(0,1)] 0 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2542 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2543 [(1,0)] D [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [] [2546,2547,2548,2549] [] [] [((0,0),(1,0))] [] none
DISCARD 2545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2546 [(1,0),(0,0)] D [2544] [] [] [] [((0,0),(1,0))] [2546,2547,2548,2549] CONDITIONAL_S
Y_MEAS 2547 [(1,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2548 [(0,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
DISCARD 2549 [(1,0)] 0 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2550 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2551 [(0,1)] D [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [] [2554,2555,2556,2557] [] [] [((0,0),(0,1))] [] none
DISCARD 2553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2554 [(0,1),(0,0)] D [2552] [] [] [] [((0,0),(0,1))] [2554,2555,2556,2557] CONDITIONAL_S
Y_MEAS 2555 [(0,1)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2556 [(0,0)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
DISCARD 2557 [(0,1)] 0 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2558 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2559 [(1,0)] D [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [] [2562,2563,2564,2565] [] [] [((0,0),(1,0))] [] none
DISCARD 2561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2562 [(1,0),(0,0)] D [2560] [] [] [] [((0,0),(1,0))] [2562,2563,2564,2565] CONDITIONAL_S
Y_MEAS 2563 [(1,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2564 [(0,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
DISCARD 2565 [(1,0)] 0 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2566 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2567 [(0,1)] D [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [] [2570,2571,2572,2573] [] [] [((0,0),(0,1))] [] none
DISCARD 2569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2570 [(0,1),(0,0)] D [2568] [] [] [] [((0,0),(0,1))] [2570,2571,2572,2573] CONDITIONAL_S
Y_MEAS 2571 [(0,1)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2572 [(0,0)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
DISCARD 2573 [(0,1)] 0 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2574 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2575 [(1,0)] D [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [] [2578,2579,2580,2581] [] [] [((0,0),(1,0))] [] none
DISCARD 2577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2578 [(1,0),(0,0)] D [2576] [] [] [] [((0,0),(1,0))] [2578,2579,2580,2581] CONDITIONAL_S
Y_MEAS 2579 [(1,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2580 [(0,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
DISCARD 2581 [(1,0)] 0 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2582 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2583 [(0,1)] D [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [] [2586,2587,2588,2589] [] [] [((0,0),(0,1))] [] none
DISCARD 2585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2586 [(0,1),(0,0)] D [2584] [] [] [] [((0,0),(0,1))] [2586,2587,2588,2589] CONDITIONAL_S
Y_MEAS 2587 [(0,1)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2588 [(0,0)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
DISCARD 2589 [(0,1)] 0 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2590 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 2591 [(1,0)] D [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [] [2594,2595,2596,2597] [] [] [((0,0),(1,0))] [] none
DISCARD 2593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2594 [(1,0),(0,0)] D [2592] [] [] [] [((0,0),(1,0))] [2594,2595,2596,2597] CONDITIONAL_S
Y_MEAS 2595 [(1,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2596 [(0,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
DISCARD 2597 [(1,0)] 0 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2598 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2599 [(0,1)] D [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [] [2602,2603,2604,2605] [] [] [((0,0),(0,1))] [] none
DISCARD 2601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2602 [(0,1),(0,0)] D [2600] [] [] [] [((0,0),(0,1))] [2602,2603,2604,2605] CONDITIONAL_S
Y_MEAS 2603 [(0,1)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2604 [(0,0)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
DISCARD 2605 [(0,1)] 0 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2606 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 2607 [(1,0)] D [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [] [2610,2611,2612,2613] [] [] [((0,0),(1,0))] [] none
DISCARD 2609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2610 [(1,0),(0,0)] D [2608] [] [] [] [((0,0),(1,0))] [2610,2611,2612,2613] CONDITIONAL_S
Y_MEAS 2611 [(1,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2612 [(0,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
DISCARD 2613 [(1,0)] 0 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2614 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2615 [(0,1)] D [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [] [2618,2619,2620,2621] [] [] [((0,0),(0,1))] [] none
DISCARD 2617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2618 [(0,1),(0,0)] D [2616] [] [] [] [((0,0),(0,1))] [2618,2619,2620,2621] CONDITIONAL_S
Y_MEAS 2619 [(0,1)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2620 [(0,0)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
DISCARD 2621 [(0,1)] 0 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2622 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 2623 [(1,0)] D [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [] [2626,2627,2628,2629] [] [] [((0,0),(1,0))] [] none
DISCARD 2625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2626 [(1,0),(0,0)] D [2624] [] [] [] [((0,0),(1,0))] [2626,2627,2628,2629] CONDITIONAL_S
Y_MEAS 2627 [(1,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2628 [(0,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
DISCARD 2629 [(1,0)] 0 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2630 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2631 [(0,1)] D [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [] [2634,2635,2636,2637] [] [] [((0,0),(0,1))] [] none
DISCARD 2633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2634 [(0,1),(0,0)] D [2632] [] [] [] [((0,0),(0,1))] [2634,2635,2636,2637] CONDITIONAL_S
Y_MEAS 2635 [(0,1)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2636 [(0,0)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
DISCARD 2637 [(0,1)] 0 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2638 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 2639 [(1,0)] D [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [] [2642,2643,2644,2645] [] [] [((0,0),(1,0))] [] none
DISCARD 2641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2642 [(1,0),(0,0)] D [2640] [] [] [] [((0,0),(1,0))] [2642,2643,2644,2645] CONDITIONAL_S
Y_MEAS 2643 [(1,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2644 [(0,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
DISCARD 2645 [(1,0)] 0 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2646 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 2647 [(0,1)] D [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [] [2650,2651,2652,2653] [] [] [((0,0),(0,1))] [] none
DISCARD 2649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2650 [(0,1),(0,0)] D [2648] [] [] [] [((0,0),(0,1))] [2650,2651,2652,2653] CONDITIONAL_S
Y_MEAS 2651 [(0,1)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2652 [(0,0)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
DISCARD 2653 [(0,1)] 0 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2654 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2655 [(1,0)] D [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [] [2658,2659,2660,2661] [] [] [((0,0),(1,0))] [] none
DISCARD 2657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2658 [(1,0),(0,0)] D [2656] [] [] [] [((0,0),(1,0))] [2658,2659,2660,2661] CONDITIONAL_S
Y_MEAS 2659 [(1,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2660 [(0,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
DISCARD 2661 [(1,0)] 0 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2662 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2663 [(0,1)] D [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [] [2666,2667,2668,2669] [] [] [((0,0),(0,1))] [] none
DISCARD 2665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2666 [(0,1),(0,0)] D [2664] [] [] [] [((0,0),(0,1))] [2666,2667,2668,2669] CONDITIONAL_S
Y_MEAS 2667 [(0,1)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2668 [(0,0)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
DISCARD 2669 [(0,1)] 0 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2670 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2671 [(1,0)] D [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [] [2674,2675,2676,2677] [] [] [((0,0),(1,0))] [] none
DISCARD 2673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2674 [(1,0),(0,0)] D [2672] [] [] [] [((0,0),(1,0))] [2674,2675,2676,2677] CONDITIONAL_S
Y_MEAS 2675 [(1,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2676 [(0,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
DISCARD 2677 [(1,0)] 0 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2678 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2679 [(0,1)] D [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [] [2682,2683,2684,2685] [] [] [((0,0),(0,1))] [] none
DISCARD 2681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2682 [(0,1),(0,0)] D [2680] [] [] [] [((0,0),(0,1))] [2682,2683,2684,2685] CONDITIONAL_S
Y_MEAS 2683 [(0,1)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2684 [(0,0)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
DISCARD 2685 [(0,1)] 0 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2686 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2687 [(1,0)] D [] [] [] [] [] [] none
MERGE 2688 [(1,0),(0,0)] D [] [2690,2691,2692,2693] [] [] [((0,0),(1,0))] [] none
DISCARD 2689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2690 [(1,0),(0,0)] D [2688] [] [] [] [((0,0),(1,0))] [2690,2691,2692,2693] CONDITIONAL_S
Y_MEAS 2691 [(1,0)] HALF_D_PLUS_2 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
IDLE 2692 [(0,0)] HALF_D_PLUS_2 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
DISCARD 2693 [(1,0)] 0 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
IDLE 2694 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2695 [(0,1)] D [] [] [] [] [] [] none
MERGE 2696 [(0,1),(0,0)] D [] [2698,2699,2700,2701] [] [] [((0,0),(0,1))] [] none
DISCARD 2697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2698 [(0,1),(0,0)] D [2696] [] [] [] [((0,0),(0,1))] [2698,2699,2700,2701] CONDITIONAL_S
Y_MEAS 2699 [(0,1)] HALF_D_PLUS_2 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
IDLE 2700 [(0,0)] HALF_D_PLUS_2 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
DISCARD 2701 [(0,1)] 0 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
IDLE 2702 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 2703 [(1,0)] D [] [] [] [] [] [] none
MERGE 2704 [(1,0),(0,0)] D [] [2706,2707,2708,2709] [] [] [((0,0),(1,0))] [] none
DISCARD 2705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2706 [(1,0),(0,0)] D [2704] [] [] [] [((0,0),(1,0))] [2706,2707,2708,2709] CONDITIONAL_S
Y_MEAS 2707 [(1,0)] HALF_D_PLUS_2 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
IDLE 2708 [(0,0)] HALF_D_PLUS_2 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
DISCARD 2709 [(1,0)] 0 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
IDLE 2710 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2711 [(0,1)] D [] [] [] [] [] [] none
MERGE 2712 [(0,1),(0,0)] D [] [2714,2715,2716,2717] [] [] [((0,0),(0,1))] [] none
DISCARD 2713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2714 [(0,1),(0,0)] D [2712] [] [] [] [((0,0),(0,1))] [2714,2715,2716,2717] CONDITIONAL_S
Y_MEAS 2715 [(0,1)] HALF_D_PLUS_2 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
IDLE 2716 [(0,0)] HALF_D_PLUS_2 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
DISCARD 2717 [(0,1)] 0 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
IDLE 2718 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2719 [(1,0)] D [] [] [] [] [] [] none
MERGE 2720 [(1,0),(0,0)] D [] [2722,2723,2724,2725] [] [] [((0,0),(1,0))] [] none
DISCARD 2721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2722 [(1,0),(0,0)] D [2720] [] [] [] [((0,0),(1,0))] [2722,2723,2724,2725] CONDITIONAL_S
Y_MEAS 2723 [(1,0)] HALF_D_PLUS_2 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
IDLE 2724 [(0,0)] HALF_D_PLUS_2 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
DISCARD 2725 [(1,0)] 0 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
IDLE 2726 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2727 [(0,1)] D [] [] [] [] [] [] none
MERGE 2728 [(0,1),(0,0)] D [] [2730,2731,2732,2733] [] [] [((0,0),(0,1))] [] none
DISCARD 2729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2730 [(0,1),(0,0)] D [2728] [] [] [] [((0,0),(0,1))] [2730,2731,2732,2733] CONDITIONAL_S
Y_MEAS 2731 [(0,1)] HALF_D_PLUS_2 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
IDLE 2732 [(0,0)] HALF_D_PLUS_2 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
DISCARD 2733 [(0,1)] 0 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
IDLE 2734 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2735 [(1,0)] D [] [] [] [] [] [] none
MERGE 2736 [(1,0),(0,0)] D [] [2738,2739,2740,2741] [] [] [((0,0),(1,0))] [] none
DISCARD 2737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2738 [(1,0),(0,0)] D [2736] [] [] [] [((0,0),(1,0))] [2738,2739,2740,2741] CONDITIONAL_S
Y_MEAS 2739 [(1,0)] HALF_D_PLUS_2 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
IDLE 2740 [(0,0)] HALF_D_PLUS_2 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
DISCARD 2741 [(1,0)] 0 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
IDLE 2742 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2743 [(0,1)] D [] [] [] [] [] [] none
MERGE 2744 [(0,1),(0,0)] D [] [2746,2747,2748,2749] [] [] [((0,0),(0,1))] [] none
DISCARD 2745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2746 [(0,1),(0,0)] D [2744] [] [] [] [((0,0),(0,1))] [2746,2747,2748,2749] CONDITIONAL_S
Y_MEAS 2747 [(0,1)] HALF_D_PLUS_2 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
IDLE 2748 [(0,0)] HALF_D_PLUS_2 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
DISCARD 2749 [(0,1)] 0 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
IDLE 2750 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2751 [(1,0)] D [] [] [] [] [] [] none
MERGE 2752 [(1,0),(0,0)] D [] [2754,2755,2756,2757] [] [] [((0,0),(1,0))] [] none
DISCARD 2753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2754 [(1,0),(0,0)] D [2752] [] [] [] [((0,0),(1,0))] [2754,2755,2756,2757] CONDITIONAL_S
Y_MEAS 2755 [(1,0)] HALF_D_PLUS_2 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
IDLE 2756 [(0,0)] HALF_D_PLUS_2 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
DISCARD 2757 [(1,0)] 0 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
IDLE 2758 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 2759 [(0,1)] D [] [] [] [] [] [] none
MERGE 2760 [(0,1),(0,0)] D [] [2762,2763,2764,2765] [] [] [((0,0),(0,1))] [] none
DISCARD 2761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2762 [(0,1),(0,0)] D [2760] [] [] [] [((0,0),(0,1))] [2762,2763,2764,2765] CONDITIONAL_S
Y_MEAS 2763 [(0,1)] HALF_D_PLUS_2 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
IDLE 2764 [(0,0)] HALF_D_PLUS_2 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
DISCARD 2765 [(0,1)] 0 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
IDLE 2766 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2767 [(1,0)] D [] [] [] [] [] [] none
MERGE 2768 [(1,0),(0,0)] D [] [2770,2771,2772,2773] [] [] [((0,0),(1,0))] [] none
DISCARD 2769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2770 [(1,0),(0,0)] D [2768] [] [] [] [((0,0),(1,0))] [2770,2771,2772,2773] CONDITIONAL_S
Y_MEAS 2771 [(1,0)] HALF_D_PLUS_2 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
IDLE 2772 [(0,0)] HALF_D_PLUS_2 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
DISCARD 2773 [(1,0)] 0 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
IDLE 2774 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2775 [(0,1)] D [] [] [] [] [] [] none
MERGE 2776 [(0,1),(0,0)] D [] [2778,2779,2780,2781] [] [] [((0,0),(0,1))] [] none
DISCARD 2777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2778 [(0,1),(0,0)] D [2776] [] [] [] [((0,0),(0,1))] [2778,2779,2780,2781] CONDITIONAL_S
Y_MEAS 2779 [(0,1)] HALF_D_PLUS_2 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
IDLE 2780 [(0,0)] HALF_D_PLUS_2 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
DISCARD 2781 [(0,1)] 0 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
IDLE 2782 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2783 [(1,0)] D [] [] [] [] [] [] none
MERGE 2784 [(1,0),(0,0)] D [] [2786,2787,2788,2789] [] [] [((0,0),(1,0))] [] none
DISCARD 2785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2786 [(1,0),(0,0)] D [2784] [] [] [] [((0,0),(1,0))] [2786,2787,2788,2789] CONDITIONAL_S
Y_MEAS 2787 [(1,0)] HALF_D_PLUS_2 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
IDLE 2788 [(0,0)] HALF_D_PLUS_2 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
DISCARD 2789 [(1,0)] 0 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
IDLE 2790 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2791 [(0,1)] D [] [] [] [] [] [] none
MERGE 2792 [(0,1),(0,0)] D [] [2794,2795,2796,2797] [] [] [((0,0),(0,1))] [] none
DISCARD 2793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2794 [(0,1),(0,0)] D [2792] [] [] [] [((0,0),(0,1))] [2794,2795,2796,2797] CONDITIONAL_S
Y_MEAS 2795 [(0,1)] HALF_D_PLUS_2 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
IDLE 2796 [(0,0)] HALF_D_PLUS_2 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
DISCARD 2797 [(0,1)] 0 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
IDLE 2798 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2799 [(1,0)] D [] [] [] [] [] [] none
MERGE 2800 [(1,0),(0,0)] D [] [2802,2803,2804,2805] [] [] [((0,0),(1,0))] [] none
DISCARD 2801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2802 [(1,0),(0,0)] D [2800] [] [] [] [((0,0),(1,0))] [2802,2803,2804,2805] CONDITIONAL_S
Y_MEAS 2803 [(1,0)] HALF_D_PLUS_2 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
IDLE 2804 [(0,0)] HALF_D_PLUS_2 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
DISCARD 2805 [(1,0)] 0 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
IDLE 2806 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 2807 [(0,1)] D [] [] [] [] [] [] none
MERGE 2808 [(0,1),(0,0)] D [] [2810,2811,2812,2813] [] [] [((0,0),(0,1))] [] none
DISCARD 2809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2810 [(0,1),(0,0)] D [2808] [] [] [] [((0,0),(0,1))] [2810,2811,2812,2813] CONDITIONAL_S
Y_MEAS 2811 [(0,1)] HALF_D_PLUS_2 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
IDLE 2812 [(0,0)] HALF_D_PLUS_2 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
DISCARD 2813 [(0,1)] 0 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
IDLE 2814 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 2815 [(1,0)] D [] [] [] [] [] [] none
MERGE 2816 [(1,0),(0,0)] D [] [2818,2819,2820,2821] [] [] [((0,0),(1,0))] [] none
DISCARD 2817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2818 [(1,0),(0,0)] D [2816] [] [] [] [((0,0),(1,0))] [2818,2819,2820,2821] CONDITIONAL_S
Y_MEAS 2819 [(1,0)] HALF_D_PLUS_2 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
IDLE 2820 [(0,0)] HALF_D_PLUS_2 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
DISCARD 2821 [(1,0)] 0 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
IDLE 2822 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 2823 [(0,1)] D [] [] [] [] [] [] none
MERGE 2824 [(0,1),(0,0)] D [] [2826,2827,2828,2829] [] [] [((0,0),(0,1))] [] none
DISCARD 2825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2826 [(0,1),(0,0)] D [2824] [] [] [] [((0,0),(0,1))] [2826,2827,2828,2829] CONDITIONAL_S
Y_MEAS 2827 [(0,1)] HALF_D_PLUS_2 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
IDLE 2828 [(0,0)] HALF_D_PLUS_2 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
DISCARD 2829 [(0,1)] 0 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
IDLE 2830 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2831 [(1,0)] D [] [] [] [] [] [] none
MERGE 2832 [(1,0),(0,0)] D [] [2834,2835,2836,2837] [] [] [((0,0),(1,0))] [] none
DISCARD 2833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2834 [(1,0),(0,0)] D [2832] [] [] [] [((0,0),(1,0))] [2834,2835,2836,2837] CONDITIONAL_S
Y_MEAS 2835 [(1,0)] HALF_D_PLUS_2 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
IDLE 2836 [(0,0)] HALF_D_PLUS_2 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
DISCARD 2837 [(1,0)] 0 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
IDLE 2838 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 2839 [(0,1)] D [] [] [] [] [] [] none
MERGE 2840 [(0,1),(0,0)] D [] [2842,2843,2844,2845] [] [] [((0,0),(0,1))] [] none
DISCARD 2841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2842 [(0,1),(0,0)] D [2840] [] [] [] [((0,0),(0,1))] [2842,2843,2844,2845] CONDITIONAL_S
Y_MEAS 2843 [(0,1)] HALF_D_PLUS_2 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
IDLE 2844 [(0,0)] HALF_D_PLUS_2 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
DISCARD 2845 [(0,1)] 0 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
IDLE 2846 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 2847 [(1,0)] D [] [] [] [] [] [] none
MERGE 2848 [(1,0),(0,0)] D [] [2850,2851,2852,2853] [] [] [((0,0),(1,0))] [] none
DISCARD 2849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2850 [(1,0),(0,0)] D [2848] [] [] [] [((0,0),(1,0))] [2850,2851,2852,2853] CONDITIONAL_S
Y_MEAS 2851 [(1,0)] HALF_D_PLUS_2 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
IDLE 2852 [(0,0)] HALF_D_PLUS_2 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
DISCARD 2853 [(1,0)] 0 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
IDLE 2854 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2855 [(0,1)] D [] [] [] [] [] [] none
MERGE 2856 [(0,1),(0,0)] D [] [2858,2859,2860,2861] [] [] [((0,0),(0,1))] [] none
DISCARD 2857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2858 [(0,1),(0,0)] D [2856] [] [] [] [((0,0),(0,1))] [2858,2859,2860,2861] CONDITIONAL_S
Y_MEAS 2859 [(0,1)] HALF_D_PLUS_2 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
IDLE 2860 [(0,0)] HALF_D_PLUS_2 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
DISCARD 2861 [(0,1)] 0 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
IDLE 2862 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2863 [(1,0)] D [] [] [] [] [] [] none
MERGE 2864 [(1,0),(0,0)] D [] [2866,2867,2868,2869] [] [] [((0,0),(1,0))] [] none
DISCARD 2865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2866 [(1,0),(0,0)] D [2864] [] [] [] [((0,0),(1,0))] [2866,2867,2868,2869] CONDITIONAL_S
Y_MEAS 2867 [(1,0)] HALF_D_PLUS_2 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
IDLE 2868 [(0,0)] HALF_D_PLUS_2 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
DISCARD 2869 [(1,0)] 0 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
IDLE 2870 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2871 [(0,1)] D [] [] [] [] [] [] none
MERGE 2872 [(0,1),(0,0)] D [] [2874,2875,2876,2877] [] [] [((0,0),(0,1))] [] none
DISCARD 2873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2874 [(0,1),(0,0)] D [2872] [] [] [] [((0,0),(0,1))] [2874,2875,2876,2877] CONDITIONAL_S
Y_MEAS 2875 [(0,1)] HALF_D_PLUS_2 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
IDLE 2876 [(0,0)] HALF_D_PLUS_2 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
DISCARD 2877 [(0,1)] 0 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
IDLE 2878 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2879 [(1,0)] D [] [] [] [] [] [] none
MERGE 2880 [(1,0),(0,0)] D [] [2882,2883,2884,2885] [] [] [((0,0),(1,0))] [] none
DISCARD 2881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2882 [(1,0),(0,0)] D [2880] [] [] [] [((0,0),(1,0))] [2882,2883,2884,2885] CONDITIONAL_S
Y_MEAS 2883 [(1,0)] HALF_D_PLUS_2 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
IDLE 2884 [(0,0)] HALF_D_PLUS_2 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
DISCARD 2885 [(1,0)] 0 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
IDLE 2886 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2887 [(0,1)] D [] [] [] [] [] [] none
MERGE 2888 [(0,1),(0,0)] D [] [2890,2891,2892,2893] [] [] [((0,0),(0,1))] [] none
DISCARD 2889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2890 [(0,1),(0,0)] D [2888] [] [] [] [((0,0),(0,1))] [2890,2891,2892,2893] CONDITIONAL_S
Y_MEAS 2891 [(0,1)] HALF_D_PLUS_2 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
IDLE 2892 [(0,0)] HALF_D_PLUS_2 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
DISCARD 2893 [(0,1)] 0 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
IDLE 2894 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2895 [(1,0)] D [] [] [] [] [] [] none
MERGE 2896 [(1,0),(0,0)] D [] [2898,2899,2900,2901] [] [] [((0,0),(1,0))] [] none
DISCARD 2897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2898 [(1,0),(0,0)] D [2896] [] [] [] [((0,0),(1,0))] [2898,2899,2900,2901] CONDITIONAL_S
Y_MEAS 2899 [(1,0)] HALF_D_PLUS_2 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
IDLE 2900 [(0,0)] HALF_D_PLUS_2 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
DISCARD 2901 [(1,0)] 0 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
IDLE 2902 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2903 [(0,1)] D [] [] [] [] [] [] none
MERGE 2904 [(0,1),(0,0)] D [] [2906,2907,2908,2909] [] [] [((0,0),(0,1))] [] none
DISCARD 2905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2906 [(0,1),(0,0)] D [2904] [] [] [] [((0,0),(0,1))] [2906,2907,2908,2909] CONDITIONAL_S
Y_MEAS 2907 [(0,1)] HALF_D_PLUS_2 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
IDLE 2908 [(0,0)] HALF_D_PLUS_2 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
DISCARD 2909 [(0,1)] 0 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
IDLE 2910 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2911 [(1,0)] D [] [] [] [] [] [] none
MERGE 2912 [(1,0),(0,0)] D [] [2914,2915,2916,2917] [] [] [((0,0),(1,0))] [] none
DISCARD 2913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2914 [(1,0),(0,0)] D [2912] [] [] [] [((0,0),(1,0))] [2914,2915,2916,2917] CONDITIONAL_S
Y_MEAS 2915 [(1,0)] HALF_D_PLUS_2 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
IDLE 2916 [(0,0)] HALF_D_PLUS_2 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
DISCARD 2917 [(1,0)] 0 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
IDLE 2918 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2919 [(0,1)] D [] [] [] [] [] [] none
MERGE 2920 [(0,1),(0,0)] D [] [2922,2923,2924,2925] [] [] [((0,0),(0,1))] [] none
DISCARD 2921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2922 [(0,1),(0,0)] D [2920] [] [] [] [((0,0),(0,1))] [2922,2923,2924,2925] CONDITIONAL_S
Y_MEAS 2923 [(0,1)] HALF_D_PLUS_2 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
IDLE 2924 [(0,0)] HALF_D_PLUS_2 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
DISCARD 2925 [(0,1)] 0 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
IDLE 2926 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 2927 [(1,0)] D [] [] [] [] [] [] none
MERGE 2928 [(1,0),(0,0)] D [] [2930,2931,2932,2933] [] [] [((0,0),(1,0))] [] none
DISCARD 2929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2930 [(1,0),(0,0)] D [2928] [] [] [] [((0,0),(1,0))] [2930,2931,2932,2933] CONDITIONAL_S
Y_MEAS 2931 [(1,0)] HALF_D_PLUS_2 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
IDLE 2932 [(0,0)] HALF_D_PLUS_2 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
DISCARD 2933 [(1,0)] 0 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
IDLE 2934 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2935 [(0,1)] D [] [] [] [] [] [] none
MERGE 2936 [(0,1),(0,0)] D [] [2938,2939,2940,2941] [] [] [((0,0),(0,1))] [] none
DISCARD 2937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2938 [(0,1),(0,0)] D [2936] [] [] [] [((0,0),(0,1))] [2938,2939,2940,2941] CONDITIONAL_S
Y_MEAS 2939 [(0,1)] HALF_D_PLUS_2 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
IDLE 2940 [(0,0)] HALF_D_PLUS_2 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
DISCARD 2941 [(0,1)] 0 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
IDLE 2942 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2943 [(1,0)] D [] [] [] [] [] [] none
MERGE 2944 [(1,0),(0,0)] D [] [2946,2947,2948,2949] [] [] [((0,0),(1,0))] [] none
DISCARD 2945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2946 [(1,0),(0,0)] D [2944] [] [] [] [((0,0),(1,0))] [2946,2947,2948,2949] CONDITIONAL_S
Y_MEAS 2947 [(1,0)] HALF_D_PLUS_2 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
IDLE 2948 [(0,0)] HALF_D_PLUS_2 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
DISCARD 2949 [(1,0)] 0 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
IDLE 2950 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2951 [(0,1)] D [] [] [] [] [] [] none
MERGE 2952 [(0,1),(0,0)] D [] [2954,2955,2956,2957] [] [] [((0,0),(0,1))] [] none
DISCARD 2953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2954 [(0,1),(0,0)] D [2952] [] [] [] [((0,0),(0,1))] [2954,2955,2956,2957] CONDITIONAL_S
Y_MEAS 2955 [(0,1)] HALF_D_PLUS_2 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
IDLE 2956 [(0,0)] HALF_D_PLUS_2 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
DISCARD 2957 [(0,1)] 0 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
IDLE 2958 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2959 [(1,0)] D [] [] [] [] [] [] none
MERGE 2960 [(1,0),(0,0)] D [] [2962,2963,2964,2965] [] [] [((0,0),(1,0))] [] none
DISCARD 2961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2962 [(1,0),(0,0)] D [2960] [] [] [] [((0,0),(1,0))] [2962,2963,2964,2965] CONDITIONAL_S
Y_MEAS 2963 [(1,0)] HALF_D_PLUS_2 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
IDLE 2964 [(0,0)] HALF_D_PLUS_2 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
DISCARD 2965 [(1,0)] 0 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
IDLE 2966 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2967 [(0,1)] D [] [] [] [] [] [] none
MERGE 2968 [(0,1),(0,0)] D [] [2970,2971,2972,2973] [] [] [((0,0),(0,1))] [] none
DISCARD 2969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2970 [(0,1),(0,0)] D [2968] [] [] [] [((0,0),(0,1))] [2970,2971,2972,2973] CONDITIONAL_S
Y_MEAS 2971 [(0,1)] HALF_D_PLUS_2 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
IDLE 2972 [(0,0)] HALF_D_PLUS_2 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
DISCARD 2973 [(0,1)] 0 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
IDLE 2974 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 2975 [(1,0)] D [] [] [] [] [] [] none
MERGE 2976 [(1,0),(0,0)] D [] [2978,2979,2980,2981] [] [] [((0,0),(1,0))] [] none
DISCARD 2977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2978 [(1,0),(0,0)] D [2976] [] [] [] [((0,0),(1,0))] [2978,2979,2980,2981] CONDITIONAL_S
Y_MEAS 2979 [(1,0)] HALF_D_PLUS_2 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
IDLE 2980 [(0,0)] HALF_D_PLUS_2 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
DISCARD 2981 [(1,0)] 0 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
IDLE 2982 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2983 [(0,1)] D [] [] [] [] [] [] none
MERGE 2984 [(0,1),(0,0)] D [] [2986,2987,2988,2989] [] [] [((0,0),(0,1))] [] none
DISCARD 2985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2986 [(0,1),(0,0)] D [2984] [] [] [] [((0,0),(0,1))] [2986,2987,2988,2989] CONDITIONAL_S
Y_MEAS 2987 [(0,1)] HALF_D_PLUS_2 [2984] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
IDLE 2988 [(0,0)] HALF_D_PLUS_2 [2984] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
DISCARD 2989 [(0,1)] 0 [2984] [] [] [] [] [2986,2987,2988,2989] CONDITIONAL_S
IDLE 2990 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2991 [(1,0)] D [] [] [] [] [] [] none
MERGE 2992 [(1,0),(0,0)] D [] [2994,2995,2996,2997] [] [] [((0,0),(1,0))] [] none
DISCARD 2993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2994 [(1,0),(0,0)] D [2992] [] [] [] [((0,0),(1,0))] [2994,2995,2996,2997] CONDITIONAL_S
Y_MEAS 2995 [(1,0)] HALF_D_PLUS_2 [2992] [] [] [] [] [2994,2995,2996,2997] CONDITIONAL_S
IDLE 2996 [(0,0)] HALF_D_PLUS_2 [2992] [] [] [] [] [2994,2995,2996,2997] CONDITIONAL_S
DISCARD 2997 [(1,0)] 0 [2992] [] [] [] [] [2994,2995,2996,2997] CONDITIONAL_S
IDLE 2998 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 2999 [(0,1)] D [] [] [] [] [] [] none
MERGE 3000 [(0,1),(0,0)] D [] [3002,3003,3004,3005] [] [] [((0,0),(0,1))] [] none
DISCARD 3001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3002 [(0,1),(0,0)] D [3000] [] [] [] [((0,0),(0,1))] [3002,3003,3004,3005] CONDITIONAL_S
Y_MEAS 3003 [(0,1)] HALF_D_PLUS_2 [3000] [] [] [] [] [3002,3003,3004,3005] CONDITIONAL_S
IDLE 3004 [(0,0)] HALF_D_PLUS_2 [3000] [] [] [] [] [3002,3003,3004,3005] CONDITIONAL_S
DISCARD 3005 [(0,1)] 0 [3000] [] [] [] [] [3002,3003,3004,3005] CONDITIONAL_S
IDLE 3006 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3007 [(1,0)] D [] [] [] [] [] [] none
MERGE 3008 [(1,0),(0,0)] D [] [3010,3011,3012,3013] [] [] [((0,0),(1,0))] [] none
DISCARD 3009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3010 [(1,0),(0,0)] D [3008] [] [] [] [((0,0),(1,0))] [3010,3011,3012,3013] CONDITIONAL_S
Y_MEAS 3011 [(1,0)] HALF_D_PLUS_2 [3008] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
IDLE 3012 [(0,0)] HALF_D_PLUS_2 [3008] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
DISCARD 3013 [(1,0)] 0 [3008] [] [] [] [] [3010,3011,3012,3013] CONDITIONAL_S
IDLE 3014 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3015 [(0,1)] D [] [] [] [] [] [] none
MERGE 3016 [(0,1),(0,0)] D [] [3018,3019,3020,3021] [] [] [((0,0),(0,1))] [] none
DISCARD 3017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3018 [(0,1),(0,0)] D [3016] [] [] [] [((0,0),(0,1))] [3018,3019,3020,3021] CONDITIONAL_S
Y_MEAS 3019 [(0,1)] HALF_D_PLUS_2 [3016] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
IDLE 3020 [(0,0)] HALF_D_PLUS_2 [3016] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
DISCARD 3021 [(0,1)] 0 [3016] [] [] [] [] [3018,3019,3020,3021] CONDITIONAL_S
IDLE 3022 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3023 [(1,0)] D [] [] [] [] [] [] none
MERGE 3024 [(1,0),(0,0)] D [] [3026,3027,3028,3029] [] [] [((0,0),(1,0))] [] none
DISCARD 3025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3026 [(1,0),(0,0)] D [3024] [] [] [] [((0,0),(1,0))] [3026,3027,3028,3029] CONDITIONAL_S
Y_MEAS 3027 [(1,0)] HALF_D_PLUS_2 [3024] [] [] [] [] [3026,3027,3028,3029] CONDITIONAL_S
IDLE 3028 [(0,0)] HALF_D_PLUS_2 [3024] [] [] [] [] [3026,3027,3028,3029] CONDITIONAL_S
DISCARD 3029 [(1,0)] 0 [3024] [] [] [] [] [3026,3027,3028,3029] CONDITIONAL_S
IDLE 3030 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 3031 [(0,1)] D [] [] [] [] [] [] none
MERGE 3032 [(0,1),(0,0)] D [] [3034,3035,3036,3037] [] [] [((0,0),(0,1))] [] none
DISCARD 3033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3034 [(0,1),(0,0)] D [3032] [] [] [] [((0,0),(0,1))] [3034,3035,3036,3037] CONDITIONAL_S
Y_MEAS 3035 [(0,1)] HALF_D_PLUS_2 [3032] [] [] [] [] [3034,3035,3036,3037] CONDITIONAL_S
IDLE 3036 [(0,0)] HALF_D_PLUS_2 [3032] [] [] [] [] [3034,3035,3036,3037] CONDITIONAL_S
DISCARD 3037 [(0,1)] 0 [3032] [] [] [] [] [3034,3035,3036,3037] CONDITIONAL_S
IDLE 3038 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3039 [(1,0)] D [] [] [] [] [] [] none
MERGE 3040 [(1,0),(0,0)] D [] [3042,3043,3044,3045] [] [] [((0,0),(1,0))] [] none
DISCARD 3041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3042 [(1,0),(0,0)] D [3040] [] [] [] [((0,0),(1,0))] [3042,3043,3044,3045] CONDITIONAL_S
Y_MEAS 3043 [(1,0)] HALF_D_PLUS_2 [3040] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
IDLE 3044 [(0,0)] HALF_D_PLUS_2 [3040] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
DISCARD 3045 [(1,0)] 0 [3040] [] [] [] [] [3042,3043,3044,3045] CONDITIONAL_S
IDLE 3046 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 3047 [(0,1)] D [] [] [] [] [] [] none
MERGE 3048 [(0,1),(0,0)] D [] [3050,3051,3052,3053] [] [] [((0,0),(0,1))] [] none
DISCARD 3049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3050 [(0,1),(0,0)] D [3048] [] [] [] [((0,0),(0,1))] [3050,3051,3052,3053] CONDITIONAL_S
Y_MEAS 3051 [(0,1)] HALF_D_PLUS_2 [3048] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
IDLE 3052 [(0,0)] HALF_D_PLUS_2 [3048] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
DISCARD 3053 [(0,1)] 0 [3048] [] [] [] [] [3050,3051,3052,3053] CONDITIONAL_S
IDLE 3054 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 3055 [(1,0)] D [] [] [] [] [] [] none
MERGE 3056 [(1,0),(0,0)] D [] [3058,3059,3060,3061] [] [] [((0,0),(1,0))] [] none
DISCARD 3057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3058 [(1,0),(0,0)] D [3056] [] [] [] [((0,0),(1,0))] [3058,3059,3060,3061] CONDITIONAL_S
Y_MEAS 3059 [(1,0)] HALF_D_PLUS_2 [3056] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
IDLE 3060 [(0,0)] HALF_D_PLUS_2 [3056] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
DISCARD 3061 [(1,0)] 0 [3056] [] [] [] [] [3058,3059,3060,3061] CONDITIONAL_S
IDLE 3062 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3063 [(0,1)] D [] [] [] [] [] [] none
MERGE 3064 [(0,1),(0,0)] D [] [3066,3067,3068,3069] [] [] [((0,0),(0,1))] [] none
DISCARD 3065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3066 [(0,1),(0,0)] D [3064] [] [] [] [((0,0),(0,1))] [3066,3067,3068,3069] CONDITIONAL_S
Y_MEAS 3067 [(0,1)] HALF_D_PLUS_2 [3064] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
IDLE 3068 [(0,0)] HALF_D_PLUS_2 [3064] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
DISCARD 3069 [(0,1)] 0 [3064] [] [] [] [] [3066,3067,3068,3069] CONDITIONAL_S
IDLE 3070 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3071 [(1,0)] D [] [] [] [] [] [] none
MERGE 3072 [(1,0),(0,0)] D [] [3074,3075,3076,3077] [] [] [((0,0),(1,0))] [] none
DISCARD 3073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3074 [(1,0),(0,0)] D [3072] [] [] [] [((0,0),(1,0))] [3074,3075,3076,3077] CONDITIONAL_S
Y_MEAS 3075 [(1,0)] HALF_D_PLUS_2 [3072] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
IDLE 3076 [(0,0)] HALF_D_PLUS_2 [3072] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
DISCARD 3077 [(1,0)] 0 [3072] [] [] [] [] [3074,3075,3076,3077] CONDITIONAL_S
IDLE 3078 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3079 [(0,1)] D [] [] [] [] [] [] none
MERGE 3080 [(0,1),(0,0)] D [] [3082,3083,3084,3085] [] [] [((0,0),(0,1))] [] none
DISCARD 3081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3082 [(0,1),(0,0)] D [3080] [] [] [] [((0,0),(0,1))] [3082,3083,3084,3085] CONDITIONAL_S
Y_MEAS 3083 [(0,1)] HALF_D_PLUS_2 [3080] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
IDLE 3084 [(0,0)] HALF_D_PLUS_2 [3080] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
DISCARD 3085 [(0,1)] 0 [3080] [] [] [] [] [3082,3083,3084,3085] CONDITIONAL_S
IDLE 3086 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3087 [(1,0)] D [] [] [] [] [] [] none
MERGE 3088 [(1,0),(0,0)] D [] [3090,3091,3092,3093] [] [] [((0,0),(1,0))] [] none
DISCARD 3089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3090 [(1,0),(0,0)] D [3088] [] [] [] [((0,0),(1,0))] [3090,3091,3092,3093] CONDITIONAL_S
Y_MEAS 3091 [(1,0)] HALF_D_PLUS_2 [3088] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
IDLE 3092 [(0,0)] HALF_D_PLUS_2 [3088] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
DISCARD 3093 [(1,0)] 0 [3088] [] [] [] [] [3090,3091,3092,3093] CONDITIONAL_S
IDLE 3094 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3095 [(0,1)] D [] [] [] [] [] [] none
MERGE 3096 [(0,1),(0,0)] D [] [3098,3099,3100,3101] [] [] [((0,0),(0,1))] [] none
DISCARD 3097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3098 [(0,1),(0,0)] D [3096] [] [] [] [((0,0),(0,1))] [3098,3099,3100,3101] CONDITIONAL_S
Y_MEAS 3099 [(0,1)] HALF_D_PLUS_2 [3096] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
IDLE 3100 [(0,0)] HALF_D_PLUS_2 [3096] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
DISCARD 3101 [(0,1)] 0 [3096] [] [] [] [] [3098,3099,3100,3101] CONDITIONAL_S
IDLE 3102 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3103 [(1,0)] D [] [] [] [] [] [] none
MERGE 3104 [(1,0),(0,0)] D [] [3106,3107,3108,3109] [] [] [((0,0),(1,0))] [] none
DISCARD 3105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3106 [(1,0),(0,0)] D [3104] [] [] [] [((0,0),(1,0))] [3106,3107,3108,3109] CONDITIONAL_S
Y_MEAS 3107 [(1,0)] HALF_D_PLUS_2 [3104] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
IDLE 3108 [(0,0)] HALF_D_PLUS_2 [3104] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
DISCARD 3109 [(1,0)] 0 [3104] [] [] [] [] [3106,3107,3108,3109] CONDITIONAL_S
IDLE 3110 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3111 [(0,1)] D [] [] [] [] [] [] none
MERGE 3112 [(0,1),(0,0)] D [] [3114,3115,3116,3117] [] [] [((0,0),(0,1))] [] none
DISCARD 3113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3114 [(0,1),(0,0)] D [3112] [] [] [] [((0,0),(0,1))] [3114,3115,3116,3117] CONDITIONAL_S
Y_MEAS 3115 [(0,1)] HALF_D_PLUS_2 [3112] [] [] [] [] [3114,3115,3116,3117] CONDITIONAL_S
IDLE 3116 [(0,0)] HALF_D_PLUS_2 [3112] [] [] [] [] [3114,3115,3116,3117] CONDITIONAL_S
DISCARD 3117 [(0,1)] 0 [3112] [] [] [] [] [3114,3115,3116,3117] CONDITIONAL_S
IDLE 3118 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3119 [(1,0)] D [] [] [] [] [] [] none
MERGE 3120 [(1,0),(0,0)] D [] [3122,3123,3124,3125] [] [] [((0,0),(1,0))] [] none
DISCARD 3121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3122 [(1,0),(0,0)] D [3120] [] [] [] [((0,0),(1,0))] [3122,3123,3124,3125] CONDITIONAL_S
Y_MEAS 3123 [(1,0)] HALF_D_PLUS_2 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
IDLE 3124 [(0,0)] HALF_D_PLUS_2 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
DISCARD 3125 [(1,0)] 0 [3120] [] [] [] [] [3122,3123,3124,3125] CONDITIONAL_S
IDLE 3126 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 3127 [(0,1)] D [] [] [] [] [] [] none
MERGE 3128 [(0,1),(0,0)] D [] [3130,3131,3132,3133] [] [] [((0,0),(0,1))] [] none
DISCARD 3129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3130 [(0,1),(0,0)] D [3128] [] [] [] [((0,0),(0,1))] [3130,3131,3132,3133] CONDITIONAL_S
Y_MEAS 3131 [(0,1)] HALF_D_PLUS_2 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
IDLE 3132 [(0,0)] HALF_D_PLUS_2 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
DISCARD 3133 [(0,1)] 0 [3128] [] [] [] [] [3130,3131,3132,3133] CONDITIONAL_S
IDLE 3134 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3135 [(1,0)] D [] [] [] [] [] [] none
MERGE 3136 [(1,0),(0,0)] D [] [3138,3139,3140,3141] [] [] [((0,0),(1,0))] [] none
DISCARD 3137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3138 [(1,0),(0,0)] D [3136] [] [] [] [((0,0),(1,0))] [3138,3139,3140,3141] CONDITIONAL_S
Y_MEAS 3139 [(1,0)] HALF_D_PLUS_2 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
IDLE 3140 [(0,0)] HALF_D_PLUS_2 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
DISCARD 3141 [(1,0)] 0 [3136] [] [] [] [] [3138,3139,3140,3141] CONDITIONAL_S
IDLE 3142 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3143 [(0,1)] D [] [] [] [] [] [] none
MERGE 3144 [(0,1),(0,0)] D [] [3146,3147,3148,3149] [] [] [((0,0),(0,1))] [] none
DISCARD 3145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3146 [(0,1),(0,0)] D [3144] [] [] [] [((0,0),(0,1))] [3146,3147,3148,3149] CONDITIONAL_S
Y_MEAS 3147 [(0,1)] HALF_D_PLUS_2 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
IDLE 3148 [(0,0)] HALF_D_PLUS_2 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
DISCARD 3149 [(0,1)] 0 [3144] [] [] [] [] [3146,3147,3148,3149] CONDITIONAL_S
IDLE 3150 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3151 [(1,0)] D [] [] [] [] [] [] none
MERGE 3152 [(1,0),(0,0)] D [] [3154,3155,3156,3157] [] [] [((0,0),(1,0))] [] none
DISCARD 3153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3154 [(1,0),(0,0)] D [3152] [] [] [] [((0,0),(1,0))] [3154,3155,3156,3157] CONDITIONAL_S
Y_MEAS 3155 [(1,0)] HALF_D_PLUS_2 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
IDLE 3156 [(0,0)] HALF_D_PLUS_2 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
DISCARD 3157 [(1,0)] 0 [3152] [] [] [] [] [3154,3155,3156,3157] CONDITIONAL_S
IDLE 3158 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 3159 [(0,1)] D [] [] [] [] [] [] none
MERGE 3160 [(0,1),(0,0)] D [] [3162,3163,3164,3165] [] [] [((0,0),(0,1))] [] none
DISCARD 3161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3162 [(0,1),(0,0)] D [3160] [] [] [] [((0,0),(0,1))] [3162,3163,3164,3165] CONDITIONAL_S
Y_MEAS 3163 [(0,1)] HALF_D_PLUS_2 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
IDLE 3164 [(0,0)] HALF_D_PLUS_2 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
DISCARD 3165 [(0,1)] 0 [3160] [] [] [] [] [3162,3163,3164,3165] CONDITIONAL_S
IDLE 3166 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3167 [(1,0)] D [] [] [] [] [] [] none
MERGE 3168 [(1,0),(0,0)] D [] [3170,3171,3172,3173] [] [] [((0,0),(1,0))] [] none
DISCARD 3169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3170 [(1,0),(0,0)] D [3168] [] [] [] [((0,0),(1,0))] [3170,3171,3172,3173] CONDITIONAL_S
Y_MEAS 3171 [(1,0)] HALF_D_PLUS_2 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
IDLE 3172 [(0,0)] HALF_D_PLUS_2 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
DISCARD 3173 [(1,0)] 0 [3168] [] [] [] [] [3170,3171,3172,3173] CONDITIONAL_S
IDLE 3174 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3175 [(0,1)] D [] [] [] [] [] [] none
MERGE 3176 [(0,1),(0,0)] D [] [3178,3179,3180,3181] [] [] [((0,0),(0,1))] [] none
DISCARD 3177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3178 [(0,1),(0,0)] D [3176] [] [] [] [((0,0),(0,1))] [3178,3179,3180,3181] CONDITIONAL_S
Y_MEAS 3179 [(0,1)] HALF_D_PLUS_2 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
IDLE 3180 [(0,0)] HALF_D_PLUS_2 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
DISCARD 3181 [(0,1)] 0 [3176] [] [] [] [] [3178,3179,3180,3181] CONDITIONAL_S
IDLE 3182 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3183 [(1,0)] D [] [] [] [] [] [] none
MERGE 3184 [(1,0),(0,0)] D [] [3186,3187,3188,3189] [] [] [((0,0),(1,0))] [] none
DISCARD 3185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3186 [(1,0),(0,0)] D [3184] [] [] [] [((0,0),(1,0))] [3186,3187,3188,3189] CONDITIONAL_S
Y_MEAS 3187 [(1,0)] HALF_D_PLUS_2 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
IDLE 3188 [(0,0)] HALF_D_PLUS_2 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
DISCARD 3189 [(1,0)] 0 [3184] [] [] [] [] [3186,3187,3188,3189] CONDITIONAL_S
IDLE 3190 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3191 [(0,1)] D [] [] [] [] [] [] none
MERGE 3192 [(0,1),(0,0)] D [] [3194,3195,3196,3197] [] [] [((0,0),(0,1))] [] none
DISCARD 3193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3194 [(0,1),(0,0)] D [3192] [] [] [] [((0,0),(0,1))] [3194,3195,3196,3197] CONDITIONAL_S
Y_MEAS 3195 [(0,1)] HALF_D_PLUS_2 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
IDLE 3196 [(0,0)] HALF_D_PLUS_2 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
DISCARD 3197 [(0,1)] 0 [3192] [] [] [] [] [3194,3195,3196,3197] CONDITIONAL_S
IDLE 3198 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3199 [(1,0)] D [] [] [] [] [] [] none
MERGE 3200 [(1,0),(0,0)] D [] [3202,3203,3204,3205] [] [] [((0,0),(1,0))] [] none
DISCARD 3201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3202 [(1,0),(0,0)] D [3200] [] [] [] [((0,0),(1,0))] [3202,3203,3204,3205] CONDITIONAL_S
Y_MEAS 3203 [(1,0)] HALF_D_PLUS_2 [3200] [] [] [] [] [3202,3203,3204,3205] CONDITIONAL_S
IDLE 3204 [(0,0)] HALF_D_PLUS_2 [3200] [] [] [] [] [3202,3203,3204,3205] CONDITIONAL_S
DISCARD 3205 [(1,0)] 0 [3200] [] [] [] [] [3202,3203,3204,3205] CONDITIONAL_S
IDLE 3206 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3207 [(0,1)] D [] [] [] [] [] [] none
MERGE 3208 [(0,1),(0,0)] D [] [3210,3211,3212,3213] [] [] [((0,0),(0,1))] [] none
DISCARD 3209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3210 [(0,1),(0,0)] D [3208] [] [] [] [((0,0),(0,1))] [3210,3211,3212,3213] CONDITIONAL_S
Y_MEAS 3211 [(0,1)] HALF_D_PLUS_2 [3208] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
IDLE 3212 [(0,0)] HALF_D_PLUS_2 [3208] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
DISCARD 3213 [(0,1)] 0 [3208] [] [] [] [] [3210,3211,3212,3213] CONDITIONAL_S
IDLE 3214 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 3215 [(1,0)] D [] [] [] [] [] [] none
MERGE 3216 [(1,0),(0,0)] D [] [3218,3219,3220,3221] [] [] [((0,0),(1,0))] [] none
DISCARD 3217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3218 [(1,0),(0,0)] D [3216] [] [] [] [((0,0),(1,0))] [3218,3219,3220,3221] CONDITIONAL_S
Y_MEAS 3219 [(1,0)] HALF_D_PLUS_2 [3216] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
IDLE 3220 [(0,0)] HALF_D_PLUS_2 [3216] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
DISCARD 3221 [(1,0)] 0 [3216] [] [] [] [] [3218,3219,3220,3221] CONDITIONAL_S
IDLE 3222 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3223 [(0,1)] D [] [] [] [] [] [] none
MERGE 3224 [(0,1),(0,0)] D [] [3226,3227,3228,3229] [] [] [((0,0),(0,1))] [] none
DISCARD 3225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3226 [(0,1),(0,0)] D [3224] [] [] [] [((0,0),(0,1))] [3226,3227,3228,3229] CONDITIONAL_S
Y_MEAS 3227 [(0,1)] HALF_D_PLUS_2 [3224] [] [] [] [] [3226,3227,3228,3229] CONDITIONAL_S
IDLE 3228 [(0,0)] HALF_D_PLUS_2 [3224] [] [] [] [] [3226,3227,3228,3229] CONDITIONAL_S
DISCARD 3229 [(0,1)] 0 [3224] [] [] [] [] [3226,3227,3228,3229] CONDITIONAL_S
IDLE 3230 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3231 [(1,0)] D [] [] [] [] [] [] none
MERGE 3232 [(1,0),(0,0)] D [] [3234,3235,3236,3237] [] [] [((0,0),(1,0))] [] none
DISCARD 3233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3234 [(1,0),(0,0)] D [3232] [] [] [] [((0,0),(1,0))] [3234,3235,3236,3237] CONDITIONAL_S
Y_MEAS 3235 [(1,0)] HALF_D_PLUS_2 [3232] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
IDLE 3236 [(0,0)] HALF_D_PLUS_2 [3232] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
DISCARD 3237 [(1,0)] 0 [3232] [] [] [] [] [3234,3235,3236,3237] CONDITIONAL_S
IDLE 3238 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3239 [(0,1)] D [] [] [] [] [] [] none
MERGE 3240 [(0,1),(0,0)] D [] [3242,3243,3244,3245] [] [] [((0,0),(0,1))] [] none
DISCARD 3241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3242 [(0,1),(0,0)] D [3240] [] [] [] [((0,0),(0,1))] [3242,3243,3244,3245] CONDITIONAL_S
Y_MEAS 3243 [(0,1)] HALF_D_PLUS_2 [3240] [] [] [] [] [3242,3243,3244,3245] CONDITIONAL_S
IDLE 3244 [(0,0)] HALF_D_PLUS_2 [3240] [] [] [] [] [3242,3243,3244,3245] CONDITIONAL_S
DISCARD 3245 [(0,1)] 0 [3240] [] [] [] [] [3242,3243,3244,3245] CONDITIONAL_S
IDLE 3246 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 3247 [(1,0)] D [] [] [] [] [] [] none
MERGE 3248 [(1,0),(0,0)] D [] [3250,3251,3252,3253] [] [] [((0,0),(1,0))] [] none
DISCARD 3249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3250 [(1,0),(0,0)] D [3248] [] [] [] [((0,0),(1,0))] [3250,3251,3252,3253] CONDITIONAL_S
Y_MEAS 3251 [(1,0)] HALF_D_PLUS_2 [3248] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
IDLE 3252 [(0,0)] HALF_D_PLUS_2 [3248] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
DISCARD 3253 [(1,0)] 0 [3248] [] [] [] [] [3250,3251,3252,3253] CONDITIONAL_S
IDLE 3254 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3255 [(0,1)] D [] [] [] [] [] [] none
MERGE 3256 [(0,1),(0,0)] D [] [3258,3259,3260,3261] [] [] [((0,0),(0,1))] [] none
DISCARD 3257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3258 [(0,1),(0,0)] D [3256] [] [] [] [((0,0),(0,1))] [3258,3259,3260,3261] CONDITIONAL_S
Y_MEAS 3259 [(0,1)] HALF_D_PLUS_2 [3256] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
IDLE 3260 [(0,0)] HALF_D_PLUS_2 [3256] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
DISCARD 3261 [(0,1)] 0 [3256] [] [] [] [] [3258,3259,3260,3261] CONDITIONAL_S
IDLE 3262 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 3263 [(1,0)] D [] [] [] [] [] [] none
MERGE 3264 [(1,0),(0,0)] D [] [3266,3267,3268,3269] [] [] [((0,0),(1,0))] [] none
DISCARD 3265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3266 [(1,0),(0,0)] D [3264] [] [] [] [((0,0),(1,0))] [3266,3267,3268,3269] CONDITIONAL_S
Y_MEAS 3267 [(1,0)] HALF_D_PLUS_2 [3264] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
IDLE 3268 [(0,0)] HALF_D_PLUS_2 [3264] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
DISCARD 3269 [(1,0)] 0 [3264] [] [] [] [] [3266,3267,3268,3269] CONDITIONAL_S
IDLE 3270 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3271 [(0,1)] D [] [] [] [] [] [] none
MERGE 3272 [(0,1),(0,0)] D [] [3274,3275,3276,3277] [] [] [((0,0),(0,1))] [] none
DISCARD 3273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3274 [(0,1),(0,0)] D [3272] [] [] [] [((0,0),(0,1))] [3274,3275,3276,3277] CONDITIONAL_S
Y_MEAS 3275 [(0,1)] HALF_D_PLUS_2 [3272] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
IDLE 3276 [(0,0)] HALF_D_PLUS_2 [3272] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
DISCARD 3277 [(0,1)] 0 [3272] [] [] [] [] [3274,3275,3276,3277] CONDITIONAL_S
IDLE 3278 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3279 [(1,0)] D [] [] [] [] [] [] none
MERGE 3280 [(1,0),(0,0)] D [] [3282,3283,3284,3285] [] [] [((0,0),(1,0))] [] none
DISCARD 3281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3282 [(1,0),(0,0)] D [3280] [] [] [] [((0,0),(1,0))] [3282,3283,3284,3285] CONDITIONAL_S
Y_MEAS 3283 [(1,0)] HALF_D_PLUS_2 [3280] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
IDLE 3284 [(0,0)] HALF_D_PLUS_2 [3280] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
DISCARD 3285 [(1,0)] 0 [3280] [] [] [] [] [3282,3283,3284,3285] CONDITIONAL_S
IDLE 3286 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3287 [(0,1)] D [] [] [] [] [] [] none
MERGE 3288 [(0,1),(0,0)] D [] [3290,3291,3292,3293] [] [] [((0,0),(0,1))] [] none
DISCARD 3289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3290 [(0,1),(0,0)] D [3288] [] [] [] [((0,0),(0,1))] [3290,3291,3292,3293] CONDITIONAL_S
Y_MEAS 3291 [(0,1)] HALF_D_PLUS_2 [3288] [] [] [] [] [3290,3291,3292,3293] CONDITIONAL_S
IDLE 3292 [(0,0)] HALF_D_PLUS_2 [3288] [] [] [] [] [3290,3291,3292,3293] CONDITIONAL_S
DISCARD 3293 [(0,1)] 0 [3288] [] [] [] [] [3290,3291,3292,3293] CONDITIONAL_S
IDLE 3294 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3295 [(1,0)] D [] [] [] [] [] [] none
MERGE 3296 [(1,0),(0,0)] D [] [3298,3299,3300,3301] [] [] [((0,0),(1,0))] [] none
DISCARD 3297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3298 [(1,0),(0,0)] D [3296] [] [] [] [((0,0),(1,0))] [3298,3299,3300,3301] CONDITIONAL_S
Y_MEAS 3299 [(1,0)] HALF_D_PLUS_2 [3296] [] [] [] [] [3298,3299,3300,3301] CONDITIONAL_S
IDLE 3300 [(0,0)] HALF_D_PLUS_2 [3296] [] [] [] [] [3298,3299,3300,3301] CONDITIONAL_S
DISCARD 3301 [(1,0)] 0 [3296] [] [] [] [] [3298,3299,3300,3301] CONDITIONAL_S
IDLE 3302 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3303 [(0,1)] D [] [] [] [] [] [] none
MERGE 3304 [(0,1),(0,0)] D [] [3306,3307,3308,3309] [] [] [((0,0),(0,1))] [] none
DISCARD 3305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3306 [(0,1),(0,0)] D [3304] [] [] [] [((0,0),(0,1))] [3306,3307,3308,3309] CONDITIONAL_S
Y_MEAS 3307 [(0,1)] HALF_D_PLUS_2 [3304] [] [] [] [] [3306,3307,3308,3309] CONDITIONAL_S
IDLE 3308 [(0,0)] HALF_D_PLUS_2 [3304] [] [] [] [] [3306,3307,3308,3309] CONDITIONAL_S
DISCARD 3309 [(0,1)] 0 [3304] [] [] [] [] [3306,3307,3308,3309] CONDITIONAL_S
IDLE 3310 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3311 [(1,0)] D [] [] [] [] [] [] none
MERGE 3312 [(1,0),(0,0)] D [] [3314,3315,3316,3317] [] [] [((0,0),(1,0))] [] none
DISCARD 3313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3314 [(1,0),(0,0)] D [3312] [] [] [] [((0,0),(1,0))] [3314,3315,3316,3317] CONDITIONAL_S
Y_MEAS 3315 [(1,0)] HALF_D_PLUS_2 [3312] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
IDLE 3316 [(0,0)] HALF_D_PLUS_2 [3312] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
DISCARD 3317 [(1,0)] 0 [3312] [] [] [] [] [3314,3315,3316,3317] CONDITIONAL_S
IDLE 3318 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3319 [(0,1)] D [] [] [] [] [] [] none
MERGE 3320 [(0,1),(0,0)] D [] [3322,3323,3324,3325] [] [] [((0,0),(0,1))] [] none
DISCARD 3321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3322 [(0,1),(0,0)] D [3320] [] [] [] [((0,0),(0,1))] [3322,3323,3324,3325] CONDITIONAL_S
Y_MEAS 3323 [(0,1)] HALF_D_PLUS_2 [3320] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
IDLE 3324 [(0,0)] HALF_D_PLUS_2 [3320] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
DISCARD 3325 [(0,1)] 0 [3320] [] [] [] [] [3322,3323,3324,3325] CONDITIONAL_S
IDLE 3326 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3327 [(1,0)] D [] [] [] [] [] [] none
MERGE 3328 [(1,0),(0,0)] D [] [3330,3331,3332,3333] [] [] [((0,0),(1,0))] [] none
DISCARD 3329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3330 [(1,0),(0,0)] D [3328] [] [] [] [((0,0),(1,0))] [3330,3331,3332,3333] CONDITIONAL_S
Y_MEAS 3331 [(1,0)] HALF_D_PLUS_2 [3328] [] [] [] [] [3330,3331,3332,3333] CONDITIONAL_S
IDLE 3332 [(0,0)] HALF_D_PLUS_2 [3328] [] [] [] [] [3330,3331,3332,3333] CONDITIONAL_S
DISCARD 3333 [(1,0)] 0 [3328] [] [] [] [] [3330,3331,3332,3333] CONDITIONAL_S
IDLE 3334 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3335 [(0,1)] D [] [] [] [] [] [] none
MERGE 3336 [(0,1),(0,0)] D [] [3338,3339,3340,3341] [] [] [((0,0),(0,1))] [] none
DISCARD 3337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3338 [(0,1),(0,0)] D [3336] [] [] [] [((0,0),(0,1))] [3338,3339,3340,3341] CONDITIONAL_S
Y_MEAS 3339 [(0,1)] HALF_D_PLUS_2 [3336] [] [] [] [] [3338,3339,3340,3341] CONDITIONAL_S
IDLE 3340 [(0,0)] HALF_D_PLUS_2 [3336] [] [] [] [] [3338,3339,3340,3341] CONDITIONAL_S
DISCARD 3341 [(0,1)] 0 [3336] [] [] [] [] [3338,3339,3340,3341] CONDITIONAL_S
IDLE 3342 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 3343 [(1,0)] D [] [] [] [] [] [] none
MERGE 3344 [(1,0),(0,0)] D [] [3346,3347,3348,3349] [] [] [((0,0),(1,0))] [] none
DISCARD 3345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3346 [(1,0),(0,0)] D [3344] [] [] [] [((0,0),(1,0))] [3346,3347,3348,3349] CONDITIONAL_S
Y_MEAS 3347 [(1,0)] HALF_D_PLUS_2 [3344] [] [] [] [] [3346,3347,3348,3349] CONDITIONAL_S
IDLE 3348 [(0,0)] HALF_D_PLUS_2 [3344] [] [] [] [] [3346,3347,3348,3349] CONDITIONAL_S
DISCARD 3349 [(1,0)] 0 [3344] [] [] [] [] [3346,3347,3348,3349] CONDITIONAL_S
IDLE 3350 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3351 [(0,1)] D [] [] [] [] [] [] none
MERGE 3352 [(0,1),(0,0)] D [] [3354,3355,3356,3357] [] [] [((0,0),(0,1))] [] none
DISCARD 3353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3354 [(0,1),(0,0)] D [3352] [] [] [] [((0,0),(0,1))] [3354,3355,3356,3357] CONDITIONAL_S
Y_MEAS 3355 [(0,1)] HALF_D_PLUS_2 [3352] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
IDLE 3356 [(0,0)] HALF_D_PLUS_2 [3352] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
DISCARD 3357 [(0,1)] 0 [3352] [] [] [] [] [3354,3355,3356,3357] CONDITIONAL_S
IDLE 3358 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 3359 [(1,0)] D [] [] [] [] [] [] none
MERGE 3360 [(1,0),(0,0)] D [] [3362,3363,3364,3365] [] [] [((0,0),(1,0))] [] none
DISCARD 3361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3362 [(1,0),(0,0)] D [3360] [] [] [] [((0,0),(1,0))] [3362,3363,3364,3365] CONDITIONAL_S
Y_MEAS 3363 [(1,0)] HALF_D_PLUS_2 [3360] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
IDLE 3364 [(0,0)] HALF_D_PLUS_2 [3360] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
DISCARD 3365 [(1,0)] 0 [3360] [] [] [] [] [3362,3363,3364,3365] CONDITIONAL_S
IDLE 3366 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3367 [(0,1)] D [] [] [] [] [] [] none
MERGE 3368 [(0,1),(0,0)] D [] [3370,3371,3372,3373] [] [] [((0,0),(0,1))] [] none
DISCARD 3369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3370 [(0,1),(0,0)] D [3368] [] [] [] [((0,0),(0,1))] [3370,3371,3372,3373] CONDITIONAL_S
Y_MEAS 3371 [(0,1)] HALF_D_PLUS_2 [3368] [] [] [] [] [3370,3371,3372,3373] CONDITIONAL_S
IDLE 3372 [(0,0)] HALF_D_PLUS_2 [3368] [] [] [] [] [3370,3371,3372,3373] CONDITIONAL_S
DISCARD 3373 [(0,1)] 0 [3368] [] [] [] [] [3370,3371,3372,3373] CONDITIONAL_S
IDLE 3374 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3375 [(1,0)] D [] [] [] [] [] [] none
MERGE 3376 [(1,0),(0,0)] D [] [3378,3379,3380,3381] [] [] [((0,0),(1,0))] [] none
DISCARD 3377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3378 [(1,0),(0,0)] D [3376] [] [] [] [((0,0),(1,0))] [3378,3379,3380,3381] CONDITIONAL_S
Y_MEAS 3379 [(1,0)] HALF_D_PLUS_2 [3376] [] [] [] [] [3378,3379,3380,3381] CONDITIONAL_S
IDLE 3380 [(0,0)] HALF_D_PLUS_2 [3376] [] [] [] [] [3378,3379,3380,3381] CONDITIONAL_S
DISCARD 3381 [(1,0)] 0 [3376] [] [] [] [] [3378,3379,3380,3381] CONDITIONAL_S
IDLE 3382 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3383 [(0,1)] D [] [] [] [] [] [] none
MERGE 3384 [(0,1),(0,0)] D [] [3386,3387,3388,3389] [] [] [((0,0),(0,1))] [] none
DISCARD 3385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3386 [(0,1),(0,0)] D [3384] [] [] [] [((0,0),(0,1))] [3386,3387,3388,3389] CONDITIONAL_S
Y_MEAS 3387 [(0,1)] HALF_D_PLUS_2 [3384] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
IDLE 3388 [(0,0)] HALF_D_PLUS_2 [3384] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
DISCARD 3389 [(0,1)] 0 [3384] [] [] [] [] [3386,3387,3388,3389] CONDITIONAL_S
IDLE 3390 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3391 [(1,0)] D [] [] [] [] [] [] none
MERGE 3392 [(1,0),(0,0)] D [] [3394,3395,3396,3397] [] [] [((0,0),(1,0))] [] none
DISCARD 3393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3394 [(1,0),(0,0)] D [3392] [] [] [] [((0,0),(1,0))] [3394,3395,3396,3397] CONDITIONAL_S
Y_MEAS 3395 [(1,0)] HALF_D_PLUS_2 [3392] [] [] [] [] [3394,3395,3396,3397] CONDITIONAL_S
IDLE 3396 [(0,0)] HALF_D_PLUS_2 [3392] [] [] [] [] [3394,3395,3396,3397] CONDITIONAL_S
DISCARD 3397 [(1,0)] 0 [3392] [] [] [] [] [3394,3395,3396,3397] CONDITIONAL_S
IDLE 3398 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 3399 [(0,1)] D [] [] [] [] [] [] none
MERGE 3400 [(0,1),(0,0)] D [] [3402,3403,3404,3405] [] [] [((0,0),(0,1))] [] none
DISCARD 3401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3402 [(0,1),(0,0)] D [3400] [] [] [] [((0,0),(0,1))] [3402,3403,3404,3405] CONDITIONAL_S
Y_MEAS 3403 [(0,1)] HALF_D_PLUS_2 [3400] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
IDLE 3404 [(0,0)] HALF_D_PLUS_2 [3400] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
DISCARD 3405 [(0,1)] 0 [3400] [] [] [] [] [3402,3403,3404,3405] CONDITIONAL_S
IDLE 3406 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3407 [(1,0)] D [] [] [] [] [] [] none
MERGE 3408 [(1,0),(0,0)] D [] [3410,3411,3412,3413] [] [] [((0,0),(1,0))] [] none
DISCARD 3409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3410 [(1,0),(0,0)] D [3408] [] [] [] [((0,0),(1,0))] [3410,3411,3412,3413] CONDITIONAL_S
Y_MEAS 3411 [(1,0)] HALF_D_PLUS_2 [3408] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
IDLE 3412 [(0,0)] HALF_D_PLUS_2 [3408] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
DISCARD 3413 [(1,0)] 0 [3408] [] [] [] [] [3410,3411,3412,3413] CONDITIONAL_S
IDLE 3414 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 3415 [(0,1)] D [] [] [] [] [] [] none
MERGE 3416 [(0,1),(0,0)] D [] [3418,3419,3420,3421] [] [] [((0,0),(0,1))] [] none
DISCARD 3417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3418 [(0,1),(0,0)] D [3416] [] [] [] [((0,0),(0,1))] [3418,3419,3420,3421] CONDITIONAL_S
Y_MEAS 3419 [(0,1)] HALF_D_PLUS_2 [3416] [] [] [] [] [3418,3419,3420,3421] CONDITIONAL_S
IDLE 3420 [(0,0)] HALF_D_PLUS_2 [3416] [] [] [] [] [3418,3419,3420,3421] CONDITIONAL_S
DISCARD 3421 [(0,1)] 0 [3416] [] [] [] [] [3418,3419,3420,3421] CONDITIONAL_S
IDLE 3422 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3423 [(1,0)] D [] [] [] [] [] [] none
MERGE 3424 [(1,0),(0,0)] D [] [3426,3427,3428,3429] [] [] [((0,0),(1,0))] [] none
DISCARD 3425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3426 [(1,0),(0,0)] D [3424] [] [] [] [((0,0),(1,0))] [3426,3427,3428,3429] CONDITIONAL_S
Y_MEAS 3427 [(1,0)] HALF_D_PLUS_2 [3424] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
IDLE 3428 [(0,0)] HALF_D_PLUS_2 [3424] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
DISCARD 3429 [(1,0)] 0 [3424] [] [] [] [] [3426,3427,3428,3429] CONDITIONAL_S
IDLE 3430 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3431 [(0,1)] D [] [] [] [] [] [] none
MERGE 3432 [(0,1),(0,0)] D [] [3434,3435,3436,3437] [] [] [((0,0),(0,1))] [] none
DISCARD 3433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3434 [(0,1),(0,0)] D [3432] [] [] [] [((0,0),(0,1))] [3434,3435,3436,3437] CONDITIONAL_S
Y_MEAS 3435 [(0,1)] HALF_D_PLUS_2 [3432] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
IDLE 3436 [(0,0)] HALF_D_PLUS_2 [3432] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
DISCARD 3437 [(0,1)] 0 [3432] [] [] [] [] [3434,3435,3436,3437] CONDITIONAL_S
IDLE 3438 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 3439 [(1,0)] D [] [] [] [] [] [] none
MERGE 3440 [(1,0),(0,0)] D [] [3442,3443,3444,3445] [] [] [((0,0),(1,0))] [] none
DISCARD 3441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3442 [(1,0),(0,0)] D [3440] [] [] [] [((0,0),(1,0))] [3442,3443,3444,3445] CONDITIONAL_S
Y_MEAS 3443 [(1,0)] HALF_D_PLUS_2 [3440] [] [] [] [] [3442,3443,3444,3445] CONDITIONAL_S
IDLE 3444 [(0,0)] HALF_D_PLUS_2 [3440] [] [] [] [] [3442,3443,3444,3445] CONDITIONAL_S
DISCARD 3445 [(1,0)] 0 [3440] [] [] [] [] [3442,3443,3444,3445] CONDITIONAL_S
IDLE 3446 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 3447 [(0,1)] D [] [] [] [] [] [] none
MERGE 3448 [(0,1),(0,0)] D [] [3450,3451,3452,3453] [] [] [((0,0),(0,1))] [] none
DISCARD 3449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3450 [(0,1),(0,0)] D [3448] [] [] [] [((0,0),(0,1))] [3450,3451,3452,3453] CONDITIONAL_S
Y_MEAS 3451 [(0,1)] HALF_D_PLUS_2 [3448] [] [] [] [] [3450,3451,3452,3453] CONDITIONAL_S
IDLE 3452 [(0,0)] HALF_D_PLUS_2 [3448] [] [] [] [] [3450,3451,3452,3453] CONDITIONAL_S
DISCARD 3453 [(0,1)] 0 [3448] [] [] [] [] [3450,3451,3452,3453] CONDITIONAL_S
IDLE 3454 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3455 [(1,0)] D [] [] [] [] [] [] none
MERGE 3456 [(1,0),(0,0)] D [] [3458,3459,3460,3461] [] [] [((0,0),(1,0))] [] none
DISCARD 3457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3458 [(1,0),(0,0)] D [3456] [] [] [] [((0,0),(1,0))] [3458,3459,3460,3461] CONDITIONAL_S
Y_MEAS 3459 [(1,0)] HALF_D_PLUS_2 [3456] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
IDLE 3460 [(0,0)] HALF_D_PLUS_2 [3456] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
DISCARD 3461 [(1,0)] 0 [3456] [] [] [] [] [3458,3459,3460,3461] CONDITIONAL_S
IDLE 3462 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3463 [(0,1)] D [] [] [] [] [] [] none
MERGE 3464 [(0,1),(0,0)] D [] [3466,3467,3468,3469] [] [] [((0,0),(0,1))] [] none
DISCARD 3465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3466 [(0,1),(0,0)] D [3464] [] [] [] [((0,0),(0,1))] [3466,3467,3468,3469] CONDITIONAL_S
Y_MEAS 3467 [(0,1)] HALF_D_PLUS_2 [3464] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
IDLE 3468 [(0,0)] HALF_D_PLUS_2 [3464] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
DISCARD 3469 [(0,1)] 0 [3464] [] [] [] [] [3466,3467,3468,3469] CONDITIONAL_S
IDLE 3470 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 3471 [(1,0)] D [] [] [] [] [] [] none
MERGE 3472 [(1,0),(0,0)] D [] [3474,3475,3476,3477] [] [] [((0,0),(1,0))] [] none
DISCARD 3473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3474 [(1,0),(0,0)] D [3472] [] [] [] [((0,0),(1,0))] [3474,3475,3476,3477] CONDITIONAL_S
Y_MEAS 3475 [(1,0)] HALF_D_PLUS_2 [3472] [] [] [] [] [3474,3475,3476,3477] CONDITIONAL_S
IDLE 3476 [(0,0)] HALF_D_PLUS_2 [3472] [] [] [] [] [3474,3475,3476,3477] CONDITIONAL_S
DISCARD 3477 [(1,0)] 0 [3472] [] [] [] [] [3474,3475,3476,3477] CONDITIONAL_S
IDLE 3478 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 3479 [(0,1)] D [] [] [] [] [] [] none
MERGE 3480 [(0,1),(0,0)] D [] [3482,3483,3484,3485] [] [] [((0,0),(0,1))] [] none
DISCARD 3481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3482 [(0,1),(0,0)] D [3480] [] [] [] [((0,0),(0,1))] [3482,3483,3484,3485] CONDITIONAL_S
Y_MEAS 3483 [(0,1)] HALF_D_PLUS_2 [3480] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
IDLE 3484 [(0,0)] HALF_D_PLUS_2 [3480] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
DISCARD 3485 [(0,1)] 0 [3480] [] [] [] [] [3482,3483,3484,3485] CONDITIONAL_S
IDLE 3486 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3487 [(1,0)] D [] [] [] [] [] [] none
MERGE 3488 [(1,0),(0,0)] D [] [3490,3491,3492,3493] [] [] [((0,0),(1,0))] [] none
DISCARD 3489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3490 [(1,0),(0,0)] D [3488] [] [] [] [((0,0),(1,0))] [3490,3491,3492,3493] CONDITIONAL_S
Y_MEAS 3491 [(1,0)] HALF_D_PLUS_2 [3488] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
IDLE 3492 [(0,0)] HALF_D_PLUS_2 [3488] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
DISCARD 3493 [(1,0)] 0 [3488] [] [] [] [] [3490,3491,3492,3493] CONDITIONAL_S
IDLE 3494 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3495 [(0,1)] D [] [] [] [] [] [] none
MERGE 3496 [(0,1),(0,0)] D [] [3498,3499,3500,3501] [] [] [((0,0),(0,1))] [] none
DISCARD 3497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3498 [(0,1),(0,0)] D [3496] [] [] [] [((0,0),(0,1))] [3498,3499,3500,3501] CONDITIONAL_S
Y_MEAS 3499 [(0,1)] HALF_D_PLUS_2 [3496] [] [] [] [] [3498,3499,3500,3501] CONDITIONAL_S
IDLE 3500 [(0,0)] HALF_D_PLUS_2 [3496] [] [] [] [] [3498,3499,3500,3501] CONDITIONAL_S
DISCARD 3501 [(0,1)] 0 [3496] [] [] [] [] [3498,3499,3500,3501] CONDITIONAL_S
IDLE 3502 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3503 [(1,0)] D [] [] [] [] [] [] none
MERGE 3504 [(1,0),(0,0)] D [] [3506,3507,3508,3509] [] [] [((0,0),(1,0))] [] none
DISCARD 3505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3506 [(1,0),(0,0)] D [3504] [] [] [] [((0,0),(1,0))] [3506,3507,3508,3509] CONDITIONAL_S
Y_MEAS 3507 [(1,0)] HALF_D_PLUS_2 [3504] [] [] [] [] [3506,3507,3508,3509] CONDITIONAL_S
IDLE 3508 [(0,0)] HALF_D_PLUS_2 [3504] [] [] [] [] [3506,3507,3508,3509] CONDITIONAL_S
DISCARD 3509 [(1,0)] 0 [3504] [] [] [] [] [3506,3507,3508,3509] CONDITIONAL_S
IDLE 3510 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3511 [(0,1)] D [] [] [] [] [] [] none
MERGE 3512 [(0,1),(0,0)] D [] [3514,3515,3516,3517] [] [] [((0,0),(0,1))] [] none
DISCARD 3513 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3514 [(0,1),(0,0)] D [3512] [] [] [] [((0,0),(0,1))] [3514,3515,3516,3517] CONDITIONAL_S
Y_MEAS 3515 [(0,1)] HALF_D_PLUS_2 [3512] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
IDLE 3516 [(0,0)] HALF_D_PLUS_2 [3512] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
DISCARD 3517 [(0,1)] 0 [3512] [] [] [] [] [3514,3515,3516,3517] CONDITIONAL_S
IDLE 3518 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3519 [(1,0)] D [] [] [] [] [] [] none
MERGE 3520 [(1,0),(0,0)] D [] [3522,3523,3524,3525] [] [] [((0,0),(1,0))] [] none
DISCARD 3521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3522 [(1,0),(0,0)] D [3520] [] [] [] [((0,0),(1,0))] [3522,3523,3524,3525] CONDITIONAL_S
Y_MEAS 3523 [(1,0)] HALF_D_PLUS_2 [3520] [] [] [] [] [3522,3523,3524,3525] CONDITIONAL_S
IDLE 3524 [(0,0)] HALF_D_PLUS_2 [3520] [] [] [] [] [3522,3523,3524,3525] CONDITIONAL_S
DISCARD 3525 [(1,0)] 0 [3520] [] [] [] [] [3522,3523,3524,3525] CONDITIONAL_S
IDLE 3526 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3527 [(0,1)] D [] [] [] [] [] [] none
MERGE 3528 [(0,1),(0,0)] D [] [3530,3531,3532,3533] [] [] [((0,0),(0,1))] [] none
DISCARD 3529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3530 [(0,1),(0,0)] D [3528] [] [] [] [((0,0),(0,1))] [3530,3531,3532,3533] CONDITIONAL_S
Y_MEAS 3531 [(0,1)] HALF_D_PLUS_2 [3528] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
IDLE 3532 [(0,0)] HALF_D_PLUS_2 [3528] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
DISCARD 3533 [(0,1)] 0 [3528] [] [] [] [] [3530,3531,3532,3533] CONDITIONAL_S
IDLE 3534 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3535 [(1,0)] D [] [] [] [] [] [] none
MERGE 3536 [(1,0),(0,0)] D [] [3538,3539,3540,3541] [] [] [((0,0),(1,0))] [] none
DISCARD 3537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3538 [(1,0),(0,0)] D [3536] [] [] [] [((0,0),(1,0))] [3538,3539,3540,3541] CONDITIONAL_S
Y_MEAS 3539 [(1,0)] HALF_D_PLUS_2 [3536] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
IDLE 3540 [(0,0)] HALF_D_PLUS_2 [3536] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
DISCARD 3541 [(1,0)] 0 [3536] [] [] [] [] [3538,3539,3540,3541] CONDITIONAL_S
IDLE 3542 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3543 [(0,1)] D [] [] [] [] [] [] none
MERGE 3544 [(0,1),(0,0)] D [] [3546,3547,3548,3549] [] [] [((0,0),(0,1))] [] none
DISCARD 3545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3546 [(0,1),(0,0)] D [3544] [] [] [] [((0,0),(0,1))] [3546,3547,3548,3549] CONDITIONAL_S
Y_MEAS 3547 [(0,1)] HALF_D_PLUS_2 [3544] [] [] [] [] [3546,3547,3548,3549] CONDITIONAL_S
IDLE 3548 [(0,0)] HALF_D_PLUS_2 [3544] [] [] [] [] [3546,3547,3548,3549] CONDITIONAL_S
DISCARD 3549 [(0,1)] 0 [3544] [] [] [] [] [3546,3547,3548,3549] CONDITIONAL_S
IDLE 3550 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 3551 [(1,0)] D [] [] [] [] [] [] none
MERGE 3552 [(1,0),(0,0)] D [] [3554,3555,3556,3557] [] [] [((0,0),(1,0))] [] none
DISCARD 3553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3554 [(1,0),(0,0)] D [3552] [] [] [] [((0,0),(1,0))] [3554,3555,3556,3557] CONDITIONAL_S
Y_MEAS 3555 [(1,0)] HALF_D_PLUS_2 [3552] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
IDLE 3556 [(0,0)] HALF_D_PLUS_2 [3552] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
DISCARD 3557 [(1,0)] 0 [3552] [] [] [] [] [3554,3555,3556,3557] CONDITIONAL_S
IDLE 3558 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3559 [(0,1)] D [] [] [] [] [] [] none
MERGE 3560 [(0,1),(0,0)] D [] [3562,3563,3564,3565] [] [] [((0,0),(0,1))] [] none
DISCARD 3561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3562 [(0,1),(0,0)] D [3560] [] [] [] [((0,0),(0,1))] [3562,3563,3564,3565] CONDITIONAL_S
Y_MEAS 3563 [(0,1)] HALF_D_PLUS_2 [3560] [] [] [] [] [3562,3563,3564,3565] CONDITIONAL_S
IDLE 3564 [(0,0)] HALF_D_PLUS_2 [3560] [] [] [] [] [3562,3563,3564,3565] CONDITIONAL_S
DISCARD 3565 [(0,1)] 0 [3560] [] [] [] [] [3562,3563,3564,3565] CONDITIONAL_S
IDLE 3566 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3567 [(1,0)] D [] [] [] [] [] [] none
MERGE 3568 [(1,0),(0,0)] D [] [3570,3571,3572,3573] [] [] [((0,0),(1,0))] [] none
DISCARD 3569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3570 [(1,0),(0,0)] D [3568] [] [] [] [((0,0),(1,0))] [3570,3571,3572,3573] CONDITIONAL_S
Y_MEAS 3571 [(1,0)] HALF_D_PLUS_2 [3568] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
IDLE 3572 [(0,0)] HALF_D_PLUS_2 [3568] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
DISCARD 3573 [(1,0)] 0 [3568] [] [] [] [] [3570,3571,3572,3573] CONDITIONAL_S
IDLE 3574 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3575 [(0,1)] D [] [] [] [] [] [] none
MERGE 3576 [(0,1),(0,0)] D [] [3578,3579,3580,3581] [] [] [((0,0),(0,1))] [] none
DISCARD 3577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3578 [(0,1),(0,0)] D [3576] [] [] [] [((0,0),(0,1))] [3578,3579,3580,3581] CONDITIONAL_S
Y_MEAS 3579 [(0,1)] HALF_D_PLUS_2 [3576] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
IDLE 3580 [(0,0)] HALF_D_PLUS_2 [3576] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
DISCARD 3581 [(0,1)] 0 [3576] [] [] [] [] [3578,3579,3580,3581] CONDITIONAL_S
IDLE 3582 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 3583 [(1,0)] D [] [] [] [] [] [] none
MERGE 3584 [(1,0),(0,0)] D [] [3586,3587,3588,3589] [] [] [((0,0),(1,0))] [] none
DISCARD 3585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3586 [(1,0),(0,0)] D [3584] [] [] [] [((0,0),(1,0))] [3586,3587,3588,3589] CONDITIONAL_S
Y_MEAS 3587 [(1,0)] HALF_D_PLUS_2 [3584] [] [] [] [] [3586,3587,3588,3589] CONDITIONAL_S
IDLE 3588 [(0,0)] HALF_D_PLUS_2 [3584] [] [] [] [] [3586,3587,3588,3589] CONDITIONAL_S
DISCARD 3589 [(1,0)] 0 [3584] [] [] [] [] [3586,3587,3588,3589] CONDITIONAL_S
IDLE 3590 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 3591 [(0,1)] D [] [] [] [] [] [] none
MERGE 3592 [(0,1),(0,0)] D [] [3594,3595,3596,3597] [] [] [((0,0),(0,1))] [] none
DISCARD 3593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3594 [(0,1),(0,0)] D [3592] [] [] [] [((0,0),(0,1))] [3594,3595,3596,3597] CONDITIONAL_S
Y_MEAS 3595 [(0,1)] HALF_D_PLUS_2 [3592] [] [] [] [] [3594,3595,3596,3597] CONDITIONAL_S
IDLE 3596 [(0,0)] HALF_D_PLUS_2 [3592] [] [] [] [] [3594,3595,3596,3597] CONDITIONAL_S
DISCARD 3597 [(0,1)] 0 [3592] [] [] [] [] [3594,3595,3596,3597] CONDITIONAL_S
IDLE 3598 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3599 [(1,0)] D [] [] [] [] [] [] none
MERGE 3600 [(1,0),(0,0)] D [] [3602,3603,3604,3605] [] [] [((0,0),(1,0))] [] none
DISCARD 3601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3602 [(1,0),(0,0)] D [3600] [] [] [] [((0,0),(1,0))] [3602,3603,3604,3605] CONDITIONAL_S
Y_MEAS 3603 [(1,0)] HALF_D_PLUS_2 [3600] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
IDLE 3604 [(0,0)] HALF_D_PLUS_2 [3600] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
DISCARD 3605 [(1,0)] 0 [3600] [] [] [] [] [3602,3603,3604,3605] CONDITIONAL_S
IDLE 3606 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3607 [(0,1)] D [] [] [] [] [] [] none
MERGE 3608 [(0,1),(0,0)] D [] [3610,3611,3612,3613] [] [] [((0,0),(0,1))] [] none
DISCARD 3609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3610 [(0,1),(0,0)] D [3608] [] [] [] [((0,0),(0,1))] [3610,3611,3612,3613] CONDITIONAL_S
Y_MEAS 3611 [(0,1)] HALF_D_PLUS_2 [3608] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
IDLE 3612 [(0,0)] HALF_D_PLUS_2 [3608] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
DISCARD 3613 [(0,1)] 0 [3608] [] [] [] [] [3610,3611,3612,3613] CONDITIONAL_S
IDLE 3614 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3615 [(1,0)] D [] [] [] [] [] [] none
MERGE 3616 [(1,0),(0,0)] D [] [3618,3619,3620,3621] [] [] [((0,0),(1,0))] [] none
DISCARD 3617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3618 [(1,0),(0,0)] D [3616] [] [] [] [((0,0),(1,0))] [3618,3619,3620,3621] CONDITIONAL_S
Y_MEAS 3619 [(1,0)] HALF_D_PLUS_2 [3616] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
IDLE 3620 [(0,0)] HALF_D_PLUS_2 [3616] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
DISCARD 3621 [(1,0)] 0 [3616] [] [] [] [] [3618,3619,3620,3621] CONDITIONAL_S
IDLE 3622 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3623 [(0,1)] D [] [] [] [] [] [] none
MERGE 3624 [(0,1),(0,0)] D [] [3626,3627,3628,3629] [] [] [((0,0),(0,1))] [] none
DISCARD 3625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3626 [(0,1),(0,0)] D [3624] [] [] [] [((0,0),(0,1))] [3626,3627,3628,3629] CONDITIONAL_S
Y_MEAS 3627 [(0,1)] HALF_D_PLUS_2 [3624] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
IDLE 3628 [(0,0)] HALF_D_PLUS_2 [3624] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
DISCARD 3629 [(0,1)] 0 [3624] [] [] [] [] [3626,3627,3628,3629] CONDITIONAL_S
IDLE 3630 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3631 [(1,0)] D [] [] [] [] [] [] none
MERGE 3632 [(1,0),(0,0)] D [] [3634,3635,3636,3637] [] [] [((0,0),(1,0))] [] none
DISCARD 3633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3634 [(1,0),(0,0)] D [3632] [] [] [] [((0,0),(1,0))] [3634,3635,3636,3637] CONDITIONAL_S
Y_MEAS 3635 [(1,0)] HALF_D_PLUS_2 [3632] [] [] [] [] [3634,3635,3636,3637] CONDITIONAL_S
IDLE 3636 [(0,0)] HALF_D_PLUS_2 [3632] [] [] [] [] [3634,3635,3636,3637] CONDITIONAL_S
DISCARD 3637 [(1,0)] 0 [3632] [] [] [] [] [3634,3635,3636,3637] CONDITIONAL_S
IDLE 3638 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3639 [(0,1)] D [] [] [] [] [] [] none
MERGE 3640 [(0,1),(0,0)] D [] [3642,3643,3644,3645] [] [] [((0,0),(0,1))] [] none
DISCARD 3641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3642 [(0,1),(0,0)] D [3640] [] [] [] [((0,0),(0,1))] [3642,3643,3644,3645] CONDITIONAL_S
Y_MEAS 3643 [(0,1)] HALF_D_PLUS_2 [3640] [] [] [] [] [3642,3643,3644,3645] CONDITIONAL_S
IDLE 3644 [(0,0)] HALF_D_PLUS_2 [3640] [] [] [] [] [3642,3643,3644,3645] CONDITIONAL_S
DISCARD 3645 [(0,1)] 0 [3640] [] [] [] [] [3642,3643,3644,3645] CONDITIONAL_S
IDLE 3646 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3647 [(1,0)] D [] [] [] [] [] [] none
MERGE 3648 [(1,0),(0,0)] D [] [3650,3651,3652,3653] [] [] [((0,0),(1,0))] [] none
DISCARD 3649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3650 [(1,0),(0,0)] D [3648] [] [] [] [((0,0),(1,0))] [3650,3651,3652,3653] CONDITIONAL_S
Y_MEAS 3651 [(1,0)] HALF_D_PLUS_2 [3648] [] [] [] [] [3650,3651,3652,3653] CONDITIONAL_S
IDLE 3652 [(0,0)] HALF_D_PLUS_2 [3648] [] [] [] [] [3650,3651,3652,3653] CONDITIONAL_S
DISCARD 3653 [(1,0)] 0 [3648] [] [] [] [] [3650,3651,3652,3653] CONDITIONAL_S
IDLE 3654 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3655 [(0,1)] D [] [] [] [] [] [] none
MERGE 3656 [(0,1),(0,0)] D [] [3658,3659,3660,3661] [] [] [((0,0),(0,1))] [] none
DISCARD 3657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3658 [(0,1),(0,0)] D [3656] [] [] [] [((0,0),(0,1))] [3658,3659,3660,3661] CONDITIONAL_S
Y_MEAS 3659 [(0,1)] HALF_D_PLUS_2 [3656] [] [] [] [] [3658,3659,3660,3661] CONDITIONAL_S
IDLE 3660 [(0,0)] HALF_D_PLUS_2 [3656] [] [] [] [] [3658,3659,3660,3661] CONDITIONAL_S
DISCARD 3661 [(0,1)] 0 [3656] [] [] [] [] [3658,3659,3660,3661] CONDITIONAL_S
IDLE 3662 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3663 [(1,0)] D [] [] [] [] [] [] none
MERGE 3664 [(1,0),(0,0)] D [] [3666,3667,3668,3669] [] [] [((0,0),(1,0))] [] none
DISCARD 3665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3666 [(1,0),(0,0)] D [3664] [] [] [] [((0,0),(1,0))] [3666,3667,3668,3669] CONDITIONAL_S
Y_MEAS 3667 [(1,0)] HALF_D_PLUS_2 [3664] [] [] [] [] [3666,3667,3668,3669] CONDITIONAL_S
IDLE 3668 [(0,0)] HALF_D_PLUS_2 [3664] [] [] [] [] [3666,3667,3668,3669] CONDITIONAL_S
DISCARD 3669 [(1,0)] 0 [3664] [] [] [] [] [3666,3667,3668,3669] CONDITIONAL_S
IDLE 3670 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3671 [(0,1)] D [] [] [] [] [] [] none
MERGE 3672 [(0,1),(0,0)] D [] [3674,3675,3676,3677] [] [] [((0,0),(0,1))] [] none
DISCARD 3673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3674 [(0,1),(0,0)] D [3672] [] [] [] [((0,0),(0,1))] [3674,3675,3676,3677] CONDITIONAL_S
Y_MEAS 3675 [(0,1)] HALF_D_PLUS_2 [3672] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
IDLE 3676 [(0,0)] HALF_D_PLUS_2 [3672] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
DISCARD 3677 [(0,1)] 0 [3672] [] [] [] [] [3674,3675,3676,3677] CONDITIONAL_S
IDLE 3678 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3679 [(1,0)] D [] [] [] [] [] [] none
MERGE 3680 [(1,0),(0,0)] D [] [3682,3683,3684,3685] [] [] [((0,0),(1,0))] [] none
DISCARD 3681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3682 [(1,0),(0,0)] D [3680] [] [] [] [((0,0),(1,0))] [3682,3683,3684,3685] CONDITIONAL_S
Y_MEAS 3683 [(1,0)] HALF_D_PLUS_2 [3680] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
IDLE 3684 [(0,0)] HALF_D_PLUS_2 [3680] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
DISCARD 3685 [(1,0)] 0 [3680] [] [] [] [] [3682,3683,3684,3685] CONDITIONAL_S
IDLE 3686 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3687 [(0,1)] D [] [] [] [] [] [] none
MERGE 3688 [(0,1),(0,0)] D [] [3690,3691,3692,3693] [] [] [((0,0),(0,1))] [] none
DISCARD 3689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3690 [(0,1),(0,0)] D [3688] [] [] [] [((0,0),(0,1))] [3690,3691,3692,3693] CONDITIONAL_S
Y_MEAS 3691 [(0,1)] HALF_D_PLUS_2 [3688] [] [] [] [] [3690,3691,3692,3693] CONDITIONAL_S
IDLE 3692 [(0,0)] HALF_D_PLUS_2 [3688] [] [] [] [] [3690,3691,3692,3693] CONDITIONAL_S
DISCARD 3693 [(0,1)] 0 [3688] [] [] [] [] [3690,3691,3692,3693] CONDITIONAL_S
IDLE 3694 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3695 [(1,0)] D [] [] [] [] [] [] none
MERGE 3696 [(1,0),(0,0)] D [] [3698,3699,3700,3701] [] [] [((0,0),(1,0))] [] none
DISCARD 3697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3698 [(1,0),(0,0)] D [3696] [] [] [] [((0,0),(1,0))] [3698,3699,3700,3701] CONDITIONAL_S
Y_MEAS 3699 [(1,0)] HALF_D_PLUS_2 [3696] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
IDLE 3700 [(0,0)] HALF_D_PLUS_2 [3696] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
DISCARD 3701 [(1,0)] 0 [3696] [] [] [] [] [3698,3699,3700,3701] CONDITIONAL_S
IDLE 3702 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3703 [(0,1)] D [] [] [] [] [] [] none
MERGE 3704 [(0,1),(0,0)] D [] [3706,3707,3708,3709] [] [] [((0,0),(0,1))] [] none
DISCARD 3705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3706 [(0,1),(0,0)] D [3704] [] [] [] [((0,0),(0,1))] [3706,3707,3708,3709] CONDITIONAL_S
Y_MEAS 3707 [(0,1)] HALF_D_PLUS_2 [3704] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
IDLE 3708 [(0,0)] HALF_D_PLUS_2 [3704] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
DISCARD 3709 [(0,1)] 0 [3704] [] [] [] [] [3706,3707,3708,3709] CONDITIONAL_S
IDLE 3710 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3711 [(1,0)] D [] [] [] [] [] [] none
MERGE 3712 [(1,0),(0,0)] D [] [3714,3715,3716,3717] [] [] [((0,0),(1,0))] [] none
DISCARD 3713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3714 [(1,0),(0,0)] D [3712] [] [] [] [((0,0),(1,0))] [3714,3715,3716,3717] CONDITIONAL_S
Y_MEAS 3715 [(1,0)] HALF_D_PLUS_2 [3712] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
IDLE 3716 [(0,0)] HALF_D_PLUS_2 [3712] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
DISCARD 3717 [(1,0)] 0 [3712] [] [] [] [] [3714,3715,3716,3717] CONDITIONAL_S
IDLE 3718 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3719 [(0,1)] D [] [] [] [] [] [] none
MERGE 3720 [(0,1),(0,0)] D [] [3722,3723,3724,3725] [] [] [((0,0),(0,1))] [] none
DISCARD 3721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3722 [(0,1),(0,0)] D [3720] [] [] [] [((0,0),(0,1))] [3722,3723,3724,3725] CONDITIONAL_S
Y_MEAS 3723 [(0,1)] HALF_D_PLUS_2 [3720] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
IDLE 3724 [(0,0)] HALF_D_PLUS_2 [3720] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
DISCARD 3725 [(0,1)] 0 [3720] [] [] [] [] [3722,3723,3724,3725] CONDITIONAL_S
IDLE 3726 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 3727 [(1,0)] D [] [] [] [] [] [] none
MERGE 3728 [(1,0),(0,0)] D [] [3730,3731,3732,3733] [] [] [((0,0),(1,0))] [] none
DISCARD 3729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3730 [(1,0),(0,0)] D [3728] [] [] [] [((0,0),(1,0))] [3730,3731,3732,3733] CONDITIONAL_S
Y_MEAS 3731 [(1,0)] HALF_D_PLUS_2 [3728] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
IDLE 3732 [(0,0)] HALF_D_PLUS_2 [3728] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
DISCARD 3733 [(1,0)] 0 [3728] [] [] [] [] [3730,3731,3732,3733] CONDITIONAL_S
IDLE 3734 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3735 [(0,1)] D [] [] [] [] [] [] none
MERGE 3736 [(0,1),(0,0)] D [] [3738,3739,3740,3741] [] [] [((0,0),(0,1))] [] none
DISCARD 3737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3738 [(0,1),(0,0)] D [3736] [] [] [] [((0,0),(0,1))] [3738,3739,3740,3741] CONDITIONAL_S
Y_MEAS 3739 [(0,1)] HALF_D_PLUS_2 [3736] [] [] [] [] [3738,3739,3740,3741] CONDITIONAL_S
IDLE 3740 [(0,0)] HALF_D_PLUS_2 [3736] [] [] [] [] [3738,3739,3740,3741] CONDITIONAL_S
DISCARD 3741 [(0,1)] 0 [3736] [] [] [] [] [3738,3739,3740,3741] CONDITIONAL_S
IDLE 3742 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3743 [(1,0)] D [] [] [] [] [] [] none
MERGE 3744 [(1,0),(0,0)] D [] [3746,3747,3748,3749] [] [] [((0,0),(1,0))] [] none
DISCARD 3745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3746 [(1,0),(0,0)] D [3744] [] [] [] [((0,0),(1,0))] [3746,3747,3748,3749] CONDITIONAL_S
Y_MEAS 3747 [(1,0)] HALF_D_PLUS_2 [3744] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
IDLE 3748 [(0,0)] HALF_D_PLUS_2 [3744] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
DISCARD 3749 [(1,0)] 0 [3744] [] [] [] [] [3746,3747,3748,3749] CONDITIONAL_S
IDLE 3750 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3751 [(0,1)] D [] [] [] [] [] [] none
MERGE 3752 [(0,1),(0,0)] D [] [3754,3755,3756,3757] [] [] [((0,0),(0,1))] [] none
DISCARD 3753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3754 [(0,1),(0,0)] D [3752] [] [] [] [((0,0),(0,1))] [3754,3755,3756,3757] CONDITIONAL_S
Y_MEAS 3755 [(0,1)] HALF_D_PLUS_2 [3752] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
IDLE 3756 [(0,0)] HALF_D_PLUS_2 [3752] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
DISCARD 3757 [(0,1)] 0 [3752] [] [] [] [] [3754,3755,3756,3757] CONDITIONAL_S
IDLE 3758 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 3759 [(1,0)] D [] [] [] [] [] [] none
MERGE 3760 [(1,0),(0,0)] D [] [3762,3763,3764,3765] [] [] [((0,0),(1,0))] [] none
DISCARD 3761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3762 [(1,0),(0,0)] D [3760] [] [] [] [((0,0),(1,0))] [3762,3763,3764,3765] CONDITIONAL_S
Y_MEAS 3763 [(1,0)] HALF_D_PLUS_2 [3760] [] [] [] [] [3762,3763,3764,3765] CONDITIONAL_S
IDLE 3764 [(0,0)] HALF_D_PLUS_2 [3760] [] [] [] [] [3762,3763,3764,3765] CONDITIONAL_S
DISCARD 3765 [(1,0)] 0 [3760] [] [] [] [] [3762,3763,3764,3765] CONDITIONAL_S
IDLE 3766 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 3767 [(0,1)] D [] [] [] [] [] [] none
MERGE 3768 [(0,1),(0,0)] D [] [3770,3771,3772,3773] [] [] [((0,0),(0,1))] [] none
DISCARD 3769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3770 [(0,1),(0,0)] D [3768] [] [] [] [((0,0),(0,1))] [3770,3771,3772,3773] CONDITIONAL_S
Y_MEAS 3771 [(0,1)] HALF_D_PLUS_2 [3768] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
IDLE 3772 [(0,0)] HALF_D_PLUS_2 [3768] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
DISCARD 3773 [(0,1)] 0 [3768] [] [] [] [] [3770,3771,3772,3773] CONDITIONAL_S
IDLE 3774 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3775 [(1,0)] D [] [] [] [] [] [] none
MERGE 3776 [(1,0),(0,0)] D [] [3778,3779,3780,3781] [] [] [((0,0),(1,0))] [] none
DISCARD 3777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3778 [(1,0),(0,0)] D [3776] [] [] [] [((0,0),(1,0))] [3778,3779,3780,3781] CONDITIONAL_S
Y_MEAS 3779 [(1,0)] HALF_D_PLUS_2 [3776] [] [] [] [] [3778,3779,3780,3781] CONDITIONAL_S
IDLE 3780 [(0,0)] HALF_D_PLUS_2 [3776] [] [] [] [] [3778,3779,3780,3781] CONDITIONAL_S
DISCARD 3781 [(1,0)] 0 [3776] [] [] [] [] [3778,3779,3780,3781] CONDITIONAL_S
IDLE 3782 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3783 [(0,1)] D [] [] [] [] [] [] none
MERGE 3784 [(0,1),(0,0)] D [] [3786,3787,3788,3789] [] [] [((0,0),(0,1))] [] none
DISCARD 3785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3786 [(0,1),(0,0)] D [3784] [] [] [] [((0,0),(0,1))] [3786,3787,3788,3789] CONDITIONAL_S
Y_MEAS 3787 [(0,1)] HALF_D_PLUS_2 [3784] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
IDLE 3788 [(0,0)] HALF_D_PLUS_2 [3784] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
DISCARD 3789 [(0,1)] 0 [3784] [] [] [] [] [3786,3787,3788,3789] CONDITIONAL_S
IDLE 3790 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3791 [(1,0)] D [] [] [] [] [] [] none
MERGE 3792 [(1,0),(0,0)] D [] [3794,3795,3796,3797] [] [] [((0,0),(1,0))] [] none
DISCARD 3793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3794 [(1,0),(0,0)] D [3792] [] [] [] [((0,0),(1,0))] [3794,3795,3796,3797] CONDITIONAL_S
Y_MEAS 3795 [(1,0)] HALF_D_PLUS_2 [3792] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
IDLE 3796 [(0,0)] HALF_D_PLUS_2 [3792] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
DISCARD 3797 [(1,0)] 0 [3792] [] [] [] [] [3794,3795,3796,3797] CONDITIONAL_S
IDLE 3798 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3799 [(0,1)] D [] [] [] [] [] [] none
MERGE 3800 [(0,1),(0,0)] D [] [3802,3803,3804,3805] [] [] [((0,0),(0,1))] [] none
DISCARD 3801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3802 [(0,1),(0,0)] D [3800] [] [] [] [((0,0),(0,1))] [3802,3803,3804,3805] CONDITIONAL_S
Y_MEAS 3803 [(0,1)] HALF_D_PLUS_2 [3800] [] [] [] [] [3802,3803,3804,3805] CONDITIONAL_S
IDLE 3804 [(0,0)] HALF_D_PLUS_2 [3800] [] [] [] [] [3802,3803,3804,3805] CONDITIONAL_S
DISCARD 3805 [(0,1)] 0 [3800] [] [] [] [] [3802,3803,3804,3805] CONDITIONAL_S
IDLE 3806 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3807 [(1,0)] D [] [] [] [] [] [] none
MERGE 3808 [(1,0),(0,0)] D [] [3810,3811,3812,3813] [] [] [((0,0),(1,0))] [] none
DISCARD 3809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3810 [(1,0),(0,0)] D [3808] [] [] [] [((0,0),(1,0))] [3810,3811,3812,3813] CONDITIONAL_S
Y_MEAS 3811 [(1,0)] HALF_D_PLUS_2 [3808] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
IDLE 3812 [(0,0)] HALF_D_PLUS_2 [3808] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
DISCARD 3813 [(1,0)] 0 [3808] [] [] [] [] [3810,3811,3812,3813] CONDITIONAL_S
IDLE 3814 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3815 [(0,1)] D [] [] [] [] [] [] none
MERGE 3816 [(0,1),(0,0)] D [] [3818,3819,3820,3821] [] [] [((0,0),(0,1))] [] none
DISCARD 3817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3818 [(0,1),(0,0)] D [3816] [] [] [] [((0,0),(0,1))] [3818,3819,3820,3821] CONDITIONAL_S
Y_MEAS 3819 [(0,1)] HALF_D_PLUS_2 [3816] [] [] [] [] [3818,3819,3820,3821] CONDITIONAL_S
IDLE 3820 [(0,0)] HALF_D_PLUS_2 [3816] [] [] [] [] [3818,3819,3820,3821] CONDITIONAL_S
DISCARD 3821 [(0,1)] 0 [3816] [] [] [] [] [3818,3819,3820,3821] CONDITIONAL_S
IDLE 3822 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 3823 [(1,0)] D [] [] [] [] [] [] none
MERGE 3824 [(1,0),(0,0)] D [] [3826,3827,3828,3829] [] [] [((0,0),(1,0))] [] none
DISCARD 3825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3826 [(1,0),(0,0)] D [3824] [] [] [] [((0,0),(1,0))] [3826,3827,3828,3829] CONDITIONAL_S
Y_MEAS 3827 [(1,0)] HALF_D_PLUS_2 [3824] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
IDLE 3828 [(0,0)] HALF_D_PLUS_2 [3824] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
DISCARD 3829 [(1,0)] 0 [3824] [] [] [] [] [3826,3827,3828,3829] CONDITIONAL_S
IDLE 3830 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3831 [(0,1)] D [] [] [] [] [] [] none
MERGE 3832 [(0,1),(0,0)] D [] [3834,3835,3836,3837] [] [] [((0,0),(0,1))] [] none
DISCARD 3833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3834 [(0,1),(0,0)] D [3832] [] [] [] [((0,0),(0,1))] [3834,3835,3836,3837] CONDITIONAL_S
Y_MEAS 3835 [(0,1)] HALF_D_PLUS_2 [3832] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
IDLE 3836 [(0,0)] HALF_D_PLUS_2 [3832] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
DISCARD 3837 [(0,1)] 0 [3832] [] [] [] [] [3834,3835,3836,3837] CONDITIONAL_S
IDLE 3838 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 3839 [(1,0)] D [] [] [] [] [] [] none
MERGE 3840 [(1,0),(0,0)] D [] [3842,3843,3844,3845] [] [] [((0,0),(1,0))] [] none
DISCARD 3841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3842 [(1,0),(0,0)] D [3840] [] [] [] [((0,0),(1,0))] [3842,3843,3844,3845] CONDITIONAL_S
Y_MEAS 3843 [(1,0)] HALF_D_PLUS_2 [3840] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
IDLE 3844 [(0,0)] HALF_D_PLUS_2 [3840] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
DISCARD 3845 [(1,0)] 0 [3840] [] [] [] [] [3842,3843,3844,3845] CONDITIONAL_S
IDLE 3846 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3847 [(0,1)] D [] [] [] [] [] [] none
MERGE 3848 [(0,1),(0,0)] D [] [3850,3851,3852,3853] [] [] [((0,0),(0,1))] [] none
DISCARD 3849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3850 [(0,1),(0,0)] D [3848] [] [] [] [((0,0),(0,1))] [3850,3851,3852,3853] CONDITIONAL_S
Y_MEAS 3851 [(0,1)] HALF_D_PLUS_2 [3848] [] [] [] [] [3850,3851,3852,3853] CONDITIONAL_S
IDLE 3852 [(0,0)] HALF_D_PLUS_2 [3848] [] [] [] [] [3850,3851,3852,3853] CONDITIONAL_S
DISCARD 3853 [(0,1)] 0 [3848] [] [] [] [] [3850,3851,3852,3853] CONDITIONAL_S
IDLE 3854 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3855 [(1,0)] D [] [] [] [] [] [] none
MERGE 3856 [(1,0),(0,0)] D [] [3858,3859,3860,3861] [] [] [((0,0),(1,0))] [] none
DISCARD 3857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3858 [(1,0),(0,0)] D [3856] [] [] [] [((0,0),(1,0))] [3858,3859,3860,3861] CONDITIONAL_S
Y_MEAS 3859 [(1,0)] HALF_D_PLUS_2 [3856] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
IDLE 3860 [(0,0)] HALF_D_PLUS_2 [3856] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
DISCARD 3861 [(1,0)] 0 [3856] [] [] [] [] [3858,3859,3860,3861] CONDITIONAL_S
IDLE 3862 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 3863 [(0,1)] D [] [] [] [] [] [] none
MERGE 3864 [(0,1),(0,0)] D [] [3866,3867,3868,3869] [] [] [((0,0),(0,1))] [] none
DISCARD 3865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3866 [(0,1),(0,0)] D [3864] [] [] [] [((0,0),(0,1))] [3866,3867,3868,3869] CONDITIONAL_S
Y_MEAS 3867 [(0,1)] HALF_D_PLUS_2 [3864] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
IDLE 3868 [(0,0)] HALF_D_PLUS_2 [3864] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
DISCARD 3869 [(0,1)] 0 [3864] [] [] [] [] [3866,3867,3868,3869] CONDITIONAL_S
IDLE 3870 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3871 [(1,0)] D [] [] [] [] [] [] none
MERGE 3872 [(1,0),(0,0)] D [] [3874,3875,3876,3877] [] [] [((0,0),(1,0))] [] none
DISCARD 3873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3874 [(1,0),(0,0)] D [3872] [] [] [] [((0,0),(1,0))] [3874,3875,3876,3877] CONDITIONAL_S
Y_MEAS 3875 [(1,0)] HALF_D_PLUS_2 [3872] [] [] [] [] [3874,3875,3876,3877] CONDITIONAL_S
IDLE 3876 [(0,0)] HALF_D_PLUS_2 [3872] [] [] [] [] [3874,3875,3876,3877] CONDITIONAL_S
DISCARD 3877 [(1,0)] 0 [3872] [] [] [] [] [3874,3875,3876,3877] CONDITIONAL_S
IDLE 3878 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3879 [(0,1)] D [] [] [] [] [] [] none
MERGE 3880 [(0,1),(0,0)] D [] [3882,3883,3884,3885] [] [] [((0,0),(0,1))] [] none
DISCARD 3881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3882 [(0,1),(0,0)] D [3880] [] [] [] [((0,0),(0,1))] [3882,3883,3884,3885] CONDITIONAL_S
Y_MEAS 3883 [(0,1)] HALF_D_PLUS_2 [3880] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
IDLE 3884 [(0,0)] HALF_D_PLUS_2 [3880] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
DISCARD 3885 [(0,1)] 0 [3880] [] [] [] [] [3882,3883,3884,3885] CONDITIONAL_S
IDLE 3886 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3887 [(1,0)] D [] [] [] [] [] [] none
MERGE 3888 [(1,0),(0,0)] D [] [3890,3891,3892,3893] [] [] [((0,0),(1,0))] [] none
DISCARD 3889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3890 [(1,0),(0,0)] D [3888] [] [] [] [((0,0),(1,0))] [3890,3891,3892,3893] CONDITIONAL_S
Y_MEAS 3891 [(1,0)] HALF_D_PLUS_2 [3888] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
IDLE 3892 [(0,0)] HALF_D_PLUS_2 [3888] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
DISCARD 3893 [(1,0)] 0 [3888] [] [] [] [] [3890,3891,3892,3893] CONDITIONAL_S
IDLE 3894 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3895 [(0,1)] D [] [] [] [] [] [] none
MERGE 3896 [(0,1),(0,0)] D [] [3898,3899,3900,3901] [] [] [((0,0),(0,1))] [] none
DISCARD 3897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3898 [(0,1),(0,0)] D [3896] [] [] [] [((0,0),(0,1))] [3898,3899,3900,3901] CONDITIONAL_S
Y_MEAS 3899 [(0,1)] HALF_D_PLUS_2 [3896] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
IDLE 3900 [(0,0)] HALF_D_PLUS_2 [3896] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
DISCARD 3901 [(0,1)] 0 [3896] [] [] [] [] [3898,3899,3900,3901] CONDITIONAL_S
IDLE 3902 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3903 [(1,0)] D [] [] [] [] [] [] none
MERGE 3904 [(1,0),(0,0)] D [] [3906,3907,3908,3909] [] [] [((0,0),(1,0))] [] none
DISCARD 3905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3906 [(1,0),(0,0)] D [3904] [] [] [] [((0,0),(1,0))] [3906,3907,3908,3909] CONDITIONAL_S
Y_MEAS 3907 [(1,0)] HALF_D_PLUS_2 [3904] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
IDLE 3908 [(0,0)] HALF_D_PLUS_2 [3904] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
DISCARD 3909 [(1,0)] 0 [3904] [] [] [] [] [3906,3907,3908,3909] CONDITIONAL_S
IDLE 3910 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3911 [(0,1)] D [] [] [] [] [] [] none
MERGE 3912 [(0,1),(0,0)] D [] [3914,3915,3916,3917] [] [] [((0,0),(0,1))] [] none
DISCARD 3913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3914 [(0,1),(0,0)] D [3912] [] [] [] [((0,0),(0,1))] [3914,3915,3916,3917] CONDITIONAL_S
Y_MEAS 3915 [(0,1)] HALF_D_PLUS_2 [3912] [] [] [] [] [3914,3915,3916,3917] CONDITIONAL_S
IDLE 3916 [(0,0)] HALF_D_PLUS_2 [3912] [] [] [] [] [3914,3915,3916,3917] CONDITIONAL_S
DISCARD 3917 [(0,1)] 0 [3912] [] [] [] [] [3914,3915,3916,3917] CONDITIONAL_S
IDLE 3918 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3919 [(1,0)] D [] [] [] [] [] [] none
MERGE 3920 [(1,0),(0,0)] D [] [3922,3923,3924,3925] [] [] [((0,0),(1,0))] [] none
DISCARD 3921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3922 [(1,0),(0,0)] D [3920] [] [] [] [((0,0),(1,0))] [3922,3923,3924,3925] CONDITIONAL_S
Y_MEAS 3923 [(1,0)] HALF_D_PLUS_2 [3920] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
IDLE 3924 [(0,0)] HALF_D_PLUS_2 [3920] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
DISCARD 3925 [(1,0)] 0 [3920] [] [] [] [] [3922,3923,3924,3925] CONDITIONAL_S
IDLE 3926 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 3927 [(0,1)] D [] [] [] [] [] [] none
MERGE 3928 [(0,1),(0,0)] D [] [3930,3931,3932,3933] [] [] [((0,0),(0,1))] [] none
DISCARD 3929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3930 [(0,1),(0,0)] D [3928] [] [] [] [((0,0),(0,1))] [3930,3931,3932,3933] CONDITIONAL_S
Y_MEAS 3931 [(0,1)] HALF_D_PLUS_2 [3928] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
IDLE 3932 [(0,0)] HALF_D_PLUS_2 [3928] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
DISCARD 3933 [(0,1)] 0 [3928] [] [] [] [] [3930,3931,3932,3933] CONDITIONAL_S
IDLE 3934 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3935 [(1,0)] D [] [] [] [] [] [] none
MERGE 3936 [(1,0),(0,0)] D [] [3938,3939,3940,3941] [] [] [((0,0),(1,0))] [] none
DISCARD 3937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3938 [(1,0),(0,0)] D [3936] [] [] [] [((0,0),(1,0))] [3938,3939,3940,3941] CONDITIONAL_S
Y_MEAS 3939 [(1,0)] HALF_D_PLUS_2 [3936] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
IDLE 3940 [(0,0)] HALF_D_PLUS_2 [3936] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
DISCARD 3941 [(1,0)] 0 [3936] [] [] [] [] [3938,3939,3940,3941] CONDITIONAL_S
IDLE 3942 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3943 [(0,1)] D [] [] [] [] [] [] none
MERGE 3944 [(0,1),(0,0)] D [] [3946,3947,3948,3949] [] [] [((0,0),(0,1))] [] none
DISCARD 3945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3946 [(0,1),(0,0)] D [3944] [] [] [] [((0,0),(0,1))] [3946,3947,3948,3949] CONDITIONAL_S
Y_MEAS 3947 [(0,1)] HALF_D_PLUS_2 [3944] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
IDLE 3948 [(0,0)] HALF_D_PLUS_2 [3944] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
DISCARD 3949 [(0,1)] 0 [3944] [] [] [] [] [3946,3947,3948,3949] CONDITIONAL_S
IDLE 3950 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 3951 [(1,0)] D [] [] [] [] [] [] none
MERGE 3952 [(1,0),(0,0)] D [] [3954,3955,3956,3957] [] [] [((0,0),(1,0))] [] none
DISCARD 3953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3954 [(1,0),(0,0)] D [3952] [] [] [] [((0,0),(1,0))] [3954,3955,3956,3957] CONDITIONAL_S
Y_MEAS 3955 [(1,0)] HALF_D_PLUS_2 [3952] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
IDLE 3956 [(0,0)] HALF_D_PLUS_2 [3952] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
DISCARD 3957 [(1,0)] 0 [3952] [] [] [] [] [3954,3955,3956,3957] CONDITIONAL_S
IDLE 3958 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3959 [(0,1)] D [] [] [] [] [] [] none
MERGE 3960 [(0,1),(0,0)] D [] [3962,3963,3964,3965] [] [] [((0,0),(0,1))] [] none
DISCARD 3961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3962 [(0,1),(0,0)] D [3960] [] [] [] [((0,0),(0,1))] [3962,3963,3964,3965] CONDITIONAL_S
Y_MEAS 3963 [(0,1)] HALF_D_PLUS_2 [3960] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
IDLE 3964 [(0,0)] HALF_D_PLUS_2 [3960] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
DISCARD 3965 [(0,1)] 0 [3960] [] [] [] [] [3962,3963,3964,3965] CONDITIONAL_S
IDLE 3966 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3967 [(1,0)] D [] [] [] [] [] [] none
MERGE 3968 [(1,0),(0,0)] D [] [3970,3971,3972,3973] [] [] [((0,0),(1,0))] [] none
DISCARD 3969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3970 [(1,0),(0,0)] D [3968] [] [] [] [((0,0),(1,0))] [3970,3971,3972,3973] CONDITIONAL_S
Y_MEAS 3971 [(1,0)] HALF_D_PLUS_2 [3968] [] [] [] [] [3970,3971,3972,3973] CONDITIONAL_S
IDLE 3972 [(0,0)] HALF_D_PLUS_2 [3968] [] [] [] [] [3970,3971,3972,3973] CONDITIONAL_S
DISCARD 3973 [(1,0)] 0 [3968] [] [] [] [] [3970,3971,3972,3973] CONDITIONAL_S
IDLE 3974 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3975 [(0,1)] D [] [] [] [] [] [] none
MERGE 3976 [(0,1),(0,0)] D [] [3978,3979,3980,3981] [] [] [((0,0),(0,1))] [] none
DISCARD 3977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3978 [(0,1),(0,0)] D [3976] [] [] [] [((0,0),(0,1))] [3978,3979,3980,3981] CONDITIONAL_S
Y_MEAS 3979 [(0,1)] HALF_D_PLUS_2 [3976] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
IDLE 3980 [(0,0)] HALF_D_PLUS_2 [3976] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
DISCARD 3981 [(0,1)] 0 [3976] [] [] [] [] [3978,3979,3980,3981] CONDITIONAL_S
IDLE 3982 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3983 [(1,0)] D [] [] [] [] [] [] none
MERGE 3984 [(1,0),(0,0)] D [] [3986,3987,3988,3989] [] [] [((0,0),(1,0))] [] none
DISCARD 3985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3986 [(1,0),(0,0)] D [3984] [] [] [] [((0,0),(1,0))] [3986,3987,3988,3989] CONDITIONAL_S
Y_MEAS 3987 [(1,0)] HALF_D_PLUS_2 [3984] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
IDLE 3988 [(0,0)] HALF_D_PLUS_2 [3984] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
DISCARD 3989 [(1,0)] 0 [3984] [] [] [] [] [3986,3987,3988,3989] CONDITIONAL_S
IDLE 3990 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 3991 [(0,1)] D [] [] [] [] [] [] none
MERGE 3992 [(0,1),(0,0)] D [] [3994,3995,3996,3997] [] [] [((0,0),(0,1))] [] none
DISCARD 3993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3994 [(0,1),(0,0)] D [3992] [] [] [] [((0,0),(0,1))] [3994,3995,3996,3997] CONDITIONAL_S
Y_MEAS 3995 [(0,1)] HALF_D_PLUS_2 [3992] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
IDLE 3996 [(0,0)] HALF_D_PLUS_2 [3992] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
DISCARD 3997 [(0,1)] 0 [3992] [] [] [] [] [3994,3995,3996,3997] CONDITIONAL_S
IDLE 3998 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 3999 [(1,0)] D [] [] [] [] [] [] none
MERGE 4000 [(1,0),(0,0)] D [] [4002,4003,4004,4005] [] [] [((0,0),(1,0))] [] none
DISCARD 4001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4002 [(1,0),(0,0)] D [4000] [] [] [] [((0,0),(1,0))] [4002,4003,4004,4005] CONDITIONAL_S
Y_MEAS 4003 [(1,0)] HALF_D_PLUS_2 [4000] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
IDLE 4004 [(0,0)] HALF_D_PLUS_2 [4000] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
DISCARD 4005 [(1,0)] 0 [4000] [] [] [] [] [4002,4003,4004,4005] CONDITIONAL_S
IDLE 4006 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4007 [(0,1)] D [] [] [] [] [] [] none
MERGE 4008 [(0,1),(0,0)] D [] [4010,4011,4012,4013] [] [] [((0,0),(0,1))] [] none
DISCARD 4009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4010 [(0,1),(0,0)] D [4008] [] [] [] [((0,0),(0,1))] [4010,4011,4012,4013] CONDITIONAL_S
Y_MEAS 4011 [(0,1)] HALF_D_PLUS_2 [4008] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
IDLE 4012 [(0,0)] HALF_D_PLUS_2 [4008] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
DISCARD 4013 [(0,1)] 0 [4008] [] [] [] [] [4010,4011,4012,4013] CONDITIONAL_S
IDLE 4014 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 4015 [(1,0)] D [] [] [] [] [] [] none
MERGE 4016 [(1,0),(0,0)] D [] [4018,4019,4020,4021] [] [] [((0,0),(1,0))] [] none
DISCARD 4017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4018 [(1,0),(0,0)] D [4016] [] [] [] [((0,0),(1,0))] [4018,4019,4020,4021] CONDITIONAL_S
Y_MEAS 4019 [(1,0)] HALF_D_PLUS_2 [4016] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
IDLE 4020 [(0,0)] HALF_D_PLUS_2 [4016] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
DISCARD 4021 [(1,0)] 0 [4016] [] [] [] [] [4018,4019,4020,4021] CONDITIONAL_S
IDLE 4022 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4023 [(0,1)] D [] [] [] [] [] [] none
MERGE 4024 [(0,1),(0,0)] D [] [4026,4027,4028,4029] [] [] [((0,0),(0,1))] [] none
DISCARD 4025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4026 [(0,1),(0,0)] D [4024] [] [] [] [((0,0),(0,1))] [4026,4027,4028,4029] CONDITIONAL_S
Y_MEAS 4027 [(0,1)] HALF_D_PLUS_2 [4024] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
IDLE 4028 [(0,0)] HALF_D_PLUS_2 [4024] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
DISCARD 4029 [(0,1)] 0 [4024] [] [] [] [] [4026,4027,4028,4029] CONDITIONAL_S
IDLE 4030 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4031 [(1,0)] D [] [] [] [] [] [] none
MERGE 4032 [(1,0),(0,0)] D [] [4034,4035,4036,4037] [] [] [((0,0),(1,0))] [] none
DISCARD 4033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4034 [(1,0),(0,0)] D [4032] [] [] [] [((0,0),(1,0))] [4034,4035,4036,4037] CONDITIONAL_S
Y_MEAS 4035 [(1,0)] HALF_D_PLUS_2 [4032] [] [] [] [] [4034,4035,4036,4037] CONDITIONAL_S
IDLE 4036 [(0,0)] HALF_D_PLUS_2 [4032] [] [] [] [] [4034,4035,4036,4037] CONDITIONAL_S
DISCARD 4037 [(1,0)] 0 [4032] [] [] [] [] [4034,4035,4036,4037] CONDITIONAL_S
IDLE 4038 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4039 [(0,1)] D [] [] [] [] [] [] none
MERGE 4040 [(0,1),(0,0)] D [] [4042,4043,4044,4045] [] [] [((0,0),(0,1))] [] none
DISCARD 4041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4042 [(0,1),(0,0)] D [4040] [] [] [] [((0,0),(0,1))] [4042,4043,4044,4045] CONDITIONAL_S
Y_MEAS 4043 [(0,1)] HALF_D_PLUS_2 [4040] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
IDLE 4044 [(0,0)] HALF_D_PLUS_2 [4040] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
DISCARD 4045 [(0,1)] 0 [4040] [] [] [] [] [4042,4043,4044,4045] CONDITIONAL_S
IDLE 4046 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4047 [(1,0)] D [] [] [] [] [] [] none
MERGE 4048 [(1,0),(0,0)] D [] [4050,4051,4052,4053] [] [] [((0,0),(1,0))] [] none
DISCARD 4049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4050 [(1,0),(0,0)] D [4048] [] [] [] [((0,0),(1,0))] [4050,4051,4052,4053] CONDITIONAL_S
Y_MEAS 4051 [(1,0)] HALF_D_PLUS_2 [4048] [] [] [] [] [4050,4051,4052,4053] CONDITIONAL_S
IDLE 4052 [(0,0)] HALF_D_PLUS_2 [4048] [] [] [] [] [4050,4051,4052,4053] CONDITIONAL_S
DISCARD 4053 [(1,0)] 0 [4048] [] [] [] [] [4050,4051,4052,4053] CONDITIONAL_S
IDLE 4054 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4055 [(0,1)] D [] [] [] [] [] [] none
MERGE 4056 [(0,1),(0,0)] D [] [4058,4059,4060,4061] [] [] [((0,0),(0,1))] [] none
DISCARD 4057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4058 [(0,1),(0,0)] D [4056] [] [] [] [((0,0),(0,1))] [4058,4059,4060,4061] CONDITIONAL_S
Y_MEAS 4059 [(0,1)] HALF_D_PLUS_2 [4056] [] [] [] [] [4058,4059,4060,4061] CONDITIONAL_S
IDLE 4060 [(0,0)] HALF_D_PLUS_2 [4056] [] [] [] [] [4058,4059,4060,4061] CONDITIONAL_S
DISCARD 4061 [(0,1)] 0 [4056] [] [] [] [] [4058,4059,4060,4061] CONDITIONAL_S
IDLE 4062 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 4063 [(1,0)] D [] [] [] [] [] [] none
MERGE 4064 [(1,0),(0,0)] D [] [4066,4067,4068,4069] [] [] [((0,0),(1,0))] [] none
DISCARD 4065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4066 [(1,0),(0,0)] D [4064] [] [] [] [((0,0),(1,0))] [4066,4067,4068,4069] CONDITIONAL_S
Y_MEAS 4067 [(1,0)] HALF_D_PLUS_2 [4064] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
IDLE 4068 [(0,0)] HALF_D_PLUS_2 [4064] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
DISCARD 4069 [(1,0)] 0 [4064] [] [] [] [] [4066,4067,4068,4069] CONDITIONAL_S
IDLE 4070 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4071 [(0,1)] D [] [] [] [] [] [] none
MERGE 4072 [(0,1),(0,0)] D [] [4074,4075,4076,4077] [] [] [((0,0),(0,1))] [] none
DISCARD 4073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4074 [(0,1),(0,0)] D [4072] [] [] [] [((0,0),(0,1))] [4074,4075,4076,4077] CONDITIONAL_S
Y_MEAS 4075 [(0,1)] HALF_D_PLUS_2 [4072] [] [] [] [] [4074,4075,4076,4077] CONDITIONAL_S
IDLE 4076 [(0,0)] HALF_D_PLUS_2 [4072] [] [] [] [] [4074,4075,4076,4077] CONDITIONAL_S
DISCARD 4077 [(0,1)] 0 [4072] [] [] [] [] [4074,4075,4076,4077] CONDITIONAL_S
IDLE 4078 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4079 [(1,0)] D [] [] [] [] [] [] none
MERGE 4080 [(1,0),(0,0)] D [] [4082,4083,4084,4085] [] [] [((0,0),(1,0))] [] none
DISCARD 4081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4082 [(1,0),(0,0)] D [4080] [] [] [] [((0,0),(1,0))] [4082,4083,4084,4085] CONDITIONAL_S
Y_MEAS 4083 [(1,0)] HALF_D_PLUS_2 [4080] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
IDLE 4084 [(0,0)] HALF_D_PLUS_2 [4080] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
DISCARD 4085 [(1,0)] 0 [4080] [] [] [] [] [4082,4083,4084,4085] CONDITIONAL_S
IDLE 4086 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4087 [(0,1)] D [] [] [] [] [] [] none
MERGE 4088 [(0,1),(0,0)] D [] [4090,4091,4092,4093] [] [] [((0,0),(0,1))] [] none
DISCARD 4089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4090 [(0,1),(0,0)] D [4088] [] [] [] [((0,0),(0,1))] [4090,4091,4092,4093] CONDITIONAL_S
Y_MEAS 4091 [(0,1)] HALF_D_PLUS_2 [4088] [] [] [] [] [4090,4091,4092,4093] CONDITIONAL_S
IDLE 4092 [(0,0)] HALF_D_PLUS_2 [4088] [] [] [] [] [4090,4091,4092,4093] CONDITIONAL_S
DISCARD 4093 [(0,1)] 0 [4088] [] [] [] [] [4090,4091,4092,4093] CONDITIONAL_S
IDLE 4094 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4095 [(1,0)] D [] [] [] [] [] [] none
MERGE 4096 [(1,0),(0,0)] D [] [4098,4099,4100,4101] [] [] [((0,0),(1,0))] [] none
DISCARD 4097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4098 [(1,0),(0,0)] D [4096] [] [] [] [((0,0),(1,0))] [4098,4099,4100,4101] CONDITIONAL_S
Y_MEAS 4099 [(1,0)] HALF_D_PLUS_2 [4096] [] [] [] [] [4098,4099,4100,4101] CONDITIONAL_S
IDLE 4100 [(0,0)] HALF_D_PLUS_2 [4096] [] [] [] [] [4098,4099,4100,4101] CONDITIONAL_S
DISCARD 4101 [(1,0)] 0 [4096] [] [] [] [] [4098,4099,4100,4101] CONDITIONAL_S
IDLE 4102 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4103 [(0,1)] D [] [] [] [] [] [] none
MERGE 4104 [(0,1),(0,0)] D [] [4106,4107,4108,4109] [] [] [((0,0),(0,1))] [] none
DISCARD 4105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4106 [(0,1),(0,0)] D [4104] [] [] [] [((0,0),(0,1))] [4106,4107,4108,4109] CONDITIONAL_S
Y_MEAS 4107 [(0,1)] HALF_D_PLUS_2 [4104] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
IDLE 4108 [(0,0)] HALF_D_PLUS_2 [4104] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
DISCARD 4109 [(0,1)] 0 [4104] [] [] [] [] [4106,4107,4108,4109] CONDITIONAL_S
IDLE 4110 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4111 [(1,0)] D [] [] [] [] [] [] none
MERGE 4112 [(1,0),(0,0)] D [] [4114,4115,4116,4117] [] [] [((0,0),(1,0))] [] none
DISCARD 4113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4114 [(1,0),(0,0)] D [4112] [] [] [] [((0,0),(1,0))] [4114,4115,4116,4117] CONDITIONAL_S
Y_MEAS 4115 [(1,0)] HALF_D_PLUS_2 [4112] [] [] [] [] [4114,4115,4116,4117] CONDITIONAL_S
IDLE 4116 [(0,0)] HALF_D_PLUS_2 [4112] [] [] [] [] [4114,4115,4116,4117] CONDITIONAL_S
DISCARD 4117 [(1,0)] 0 [4112] [] [] [] [] [4114,4115,4116,4117] CONDITIONAL_S
IDLE 4118 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4119 [(0,1)] D [] [] [] [] [] [] none
MERGE 4120 [(0,1),(0,0)] D [] [4122,4123,4124,4125] [] [] [((0,0),(0,1))] [] none
DISCARD 4121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4122 [(0,1),(0,0)] D [4120] [] [] [] [((0,0),(0,1))] [4122,4123,4124,4125] CONDITIONAL_S
Y_MEAS 4123 [(0,1)] HALF_D_PLUS_2 [4120] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
IDLE 4124 [(0,0)] HALF_D_PLUS_2 [4120] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
DISCARD 4125 [(0,1)] 0 [4120] [] [] [] [] [4122,4123,4124,4125] CONDITIONAL_S
IDLE 4126 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4127 [(1,0)] D [] [] [] [] [] [] none
MERGE 4128 [(1,0),(0,0)] D [] [4130,4131,4132,4133] [] [] [((0,0),(1,0))] [] none
DISCARD 4129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4130 [(1,0),(0,0)] D [4128] [] [] [] [((0,0),(1,0))] [4130,4131,4132,4133] CONDITIONAL_S
Y_MEAS 4131 [(1,0)] HALF_D_PLUS_2 [4128] [] [] [] [] [4130,4131,4132,4133] CONDITIONAL_S
IDLE 4132 [(0,0)] HALF_D_PLUS_2 [4128] [] [] [] [] [4130,4131,4132,4133] CONDITIONAL_S
DISCARD 4133 [(1,0)] 0 [4128] [] [] [] [] [4130,4131,4132,4133] CONDITIONAL_S
IDLE 4134 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 4135 [(0,1)] D [] [] [] [] [] [] none
MERGE 4136 [(0,1),(0,0)] D [] [4138,4139,4140,4141] [] [] [((0,0),(0,1))] [] none
DISCARD 4137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4138 [(0,1),(0,0)] D [4136] [] [] [] [((0,0),(0,1))] [4138,4139,4140,4141] CONDITIONAL_S
Y_MEAS 4139 [(0,1)] HALF_D_PLUS_2 [4136] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
IDLE 4140 [(0,0)] HALF_D_PLUS_2 [4136] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
DISCARD 4141 [(0,1)] 0 [4136] [] [] [] [] [4138,4139,4140,4141] CONDITIONAL_S
IDLE 4142 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4143 [(1,0)] D [] [] [] [] [] [] none
MERGE 4144 [(1,0),(0,0)] D [] [4146,4147,4148,4149] [] [] [((0,0),(1,0))] [] none
DISCARD 4145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4146 [(1,0),(0,0)] D [4144] [] [] [] [((0,0),(1,0))] [4146,4147,4148,4149] CONDITIONAL_S
Y_MEAS 4147 [(1,0)] HALF_D_PLUS_2 [4144] [] [] [] [] [4146,4147,4148,4149] CONDITIONAL_S
IDLE 4148 [(0,0)] HALF_D_PLUS_2 [4144] [] [] [] [] [4146,4147,4148,4149] CONDITIONAL_S
DISCARD 4149 [(1,0)] 0 [4144] [] [] [] [] [4146,4147,4148,4149] CONDITIONAL_S
IDLE 4150 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4151 [(0,1)] D [] [] [] [] [] [] none
MERGE 4152 [(0,1),(0,0)] D [] [4154,4155,4156,4157] [] [] [((0,0),(0,1))] [] none
DISCARD 4153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4154 [(0,1),(0,0)] D [4152] [] [] [] [((0,0),(0,1))] [4154,4155,4156,4157] CONDITIONAL_S
Y_MEAS 4155 [(0,1)] HALF_D_PLUS_2 [4152] [] [] [] [] [4154,4155,4156,4157] CONDITIONAL_S
IDLE 4156 [(0,0)] HALF_D_PLUS_2 [4152] [] [] [] [] [4154,4155,4156,4157] CONDITIONAL_S
DISCARD 4157 [(0,1)] 0 [4152] [] [] [] [] [4154,4155,4156,4157] CONDITIONAL_S
IDLE 4158 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4159 [(1,0)] D [] [] [] [] [] [] none
MERGE 4160 [(1,0),(0,0)] D [] [4162,4163,4164,4165] [] [] [((0,0),(1,0))] [] none
DISCARD 4161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4162 [(1,0),(0,0)] D [4160] [] [] [] [((0,0),(1,0))] [4162,4163,4164,4165] CONDITIONAL_S
Y_MEAS 4163 [(1,0)] HALF_D_PLUS_2 [4160] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
IDLE 4164 [(0,0)] HALF_D_PLUS_2 [4160] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
DISCARD 4165 [(1,0)] 0 [4160] [] [] [] [] [4162,4163,4164,4165] CONDITIONAL_S
IDLE 4166 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4167 [(0,1)] D [] [] [] [] [] [] none
MERGE 4168 [(0,1),(0,0)] D [] [4170,4171,4172,4173] [] [] [((0,0),(0,1))] [] none
DISCARD 4169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4170 [(0,1),(0,0)] D [4168] [] [] [] [((0,0),(0,1))] [4170,4171,4172,4173] CONDITIONAL_S
Y_MEAS 4171 [(0,1)] HALF_D_PLUS_2 [4168] [] [] [] [] [4170,4171,4172,4173] CONDITIONAL_S
IDLE 4172 [(0,0)] HALF_D_PLUS_2 [4168] [] [] [] [] [4170,4171,4172,4173] CONDITIONAL_S
DISCARD 4173 [(0,1)] 0 [4168] [] [] [] [] [4170,4171,4172,4173] CONDITIONAL_S
IDLE 4174 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4175 [(1,0)] D [] [] [] [] [] [] none
MERGE 4176 [(1,0),(0,0)] D [] [4178,4179,4180,4181] [] [] [((0,0),(1,0))] [] none
DISCARD 4177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4178 [(1,0),(0,0)] D [4176] [] [] [] [((0,0),(1,0))] [4178,4179,4180,4181] CONDITIONAL_S
Y_MEAS 4179 [(1,0)] HALF_D_PLUS_2 [4176] [] [] [] [] [4178,4179,4180,4181] CONDITIONAL_S
IDLE 4180 [(0,0)] HALF_D_PLUS_2 [4176] [] [] [] [] [4178,4179,4180,4181] CONDITIONAL_S
DISCARD 4181 [(1,0)] 0 [4176] [] [] [] [] [4178,4179,4180,4181] CONDITIONAL_S
IDLE 4182 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4183 [(0,1)] D [] [] [] [] [] [] none
MERGE 4184 [(0,1),(0,0)] D [] [4186,4187,4188,4189] [] [] [((0,0),(0,1))] [] none
DISCARD 4185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4186 [(0,1),(0,0)] D [4184] [] [] [] [((0,0),(0,1))] [4186,4187,4188,4189] CONDITIONAL_S
Y_MEAS 4187 [(0,1)] HALF_D_PLUS_2 [4184] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
IDLE 4188 [(0,0)] HALF_D_PLUS_2 [4184] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
DISCARD 4189 [(0,1)] 0 [4184] [] [] [] [] [4186,4187,4188,4189] CONDITIONAL_S
IDLE 4190 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4191 [(1,0)] D [] [] [] [] [] [] none
MERGE 4192 [(1,0),(0,0)] D [] [4194,4195,4196,4197] [] [] [((0,0),(1,0))] [] none
DISCARD 4193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4194 [(1,0),(0,0)] D [4192] [] [] [] [((0,0),(1,0))] [4194,4195,4196,4197] CONDITIONAL_S
Y_MEAS 4195 [(1,0)] HALF_D_PLUS_2 [4192] [] [] [] [] [4194,4195,4196,4197] CONDITIONAL_S
IDLE 4196 [(0,0)] HALF_D_PLUS_2 [4192] [] [] [] [] [4194,4195,4196,4197] CONDITIONAL_S
DISCARD 4197 [(1,0)] 0 [4192] [] [] [] [] [4194,4195,4196,4197] CONDITIONAL_S
IDLE 4198 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4199 [(0,1)] D [] [] [] [] [] [] none
MERGE 4200 [(0,1),(0,0)] D [] [4202,4203,4204,4205] [] [] [((0,0),(0,1))] [] none
DISCARD 4201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4202 [(0,1),(0,0)] D [4200] [] [] [] [((0,0),(0,1))] [4202,4203,4204,4205] CONDITIONAL_S
Y_MEAS 4203 [(0,1)] HALF_D_PLUS_2 [4200] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
IDLE 4204 [(0,0)] HALF_D_PLUS_2 [4200] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
DISCARD 4205 [(0,1)] 0 [4200] [] [] [] [] [4202,4203,4204,4205] CONDITIONAL_S
IDLE 4206 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 4207 [(1,0)] D [] [] [] [] [] [] none
MERGE 4208 [(1,0),(0,0)] D [] [4210,4211,4212,4213] [] [] [((0,0),(1,0))] [] none
DISCARD 4209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4210 [(1,0),(0,0)] D [4208] [] [] [] [((0,0),(1,0))] [4210,4211,4212,4213] CONDITIONAL_S
Y_MEAS 4211 [(1,0)] HALF_D_PLUS_2 [4208] [] [] [] [] [4210,4211,4212,4213] CONDITIONAL_S
IDLE 4212 [(0,0)] HALF_D_PLUS_2 [4208] [] [] [] [] [4210,4211,4212,4213] CONDITIONAL_S
DISCARD 4213 [(1,0)] 0 [4208] [] [] [] [] [4210,4211,4212,4213] CONDITIONAL_S
IDLE 4214 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4215 [(0,1)] D [] [] [] [] [] [] none
MERGE 4216 [(0,1),(0,0)] D [] [4218,4219,4220,4221] [] [] [((0,0),(0,1))] [] none
DISCARD 4217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4218 [(0,1),(0,0)] D [4216] [] [] [] [((0,0),(0,1))] [4218,4219,4220,4221] CONDITIONAL_S
Y_MEAS 4219 [(0,1)] HALF_D_PLUS_2 [4216] [] [] [] [] [4218,4219,4220,4221] CONDITIONAL_S
IDLE 4220 [(0,0)] HALF_D_PLUS_2 [4216] [] [] [] [] [4218,4219,4220,4221] CONDITIONAL_S
DISCARD 4221 [(0,1)] 0 [4216] [] [] [] [] [4218,4219,4220,4221] CONDITIONAL_S
IDLE 4222 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4223 [(1,0)] D [] [] [] [] [] [] none
MERGE 4224 [(1,0),(0,0)] D [] [4226,4227,4228,4229] [] [] [((0,0),(1,0))] [] none
DISCARD 4225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4226 [(1,0),(0,0)] D [4224] [] [] [] [((0,0),(1,0))] [4226,4227,4228,4229] CONDITIONAL_S
Y_MEAS 4227 [(1,0)] HALF_D_PLUS_2 [4224] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
IDLE 4228 [(0,0)] HALF_D_PLUS_2 [4224] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
DISCARD 4229 [(1,0)] 0 [4224] [] [] [] [] [4226,4227,4228,4229] CONDITIONAL_S
IDLE 4230 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 4231 [(0,1)] D [] [] [] [] [] [] none
MERGE 4232 [(0,1),(0,0)] D [] [4234,4235,4236,4237] [] [] [((0,0),(0,1))] [] none
DISCARD 4233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4234 [(0,1),(0,0)] D [4232] [] [] [] [((0,0),(0,1))] [4234,4235,4236,4237] CONDITIONAL_S
Y_MEAS 4235 [(0,1)] HALF_D_PLUS_2 [4232] [] [] [] [] [4234,4235,4236,4237] CONDITIONAL_S
IDLE 4236 [(0,0)] HALF_D_PLUS_2 [4232] [] [] [] [] [4234,4235,4236,4237] CONDITIONAL_S
DISCARD 4237 [(0,1)] 0 [4232] [] [] [] [] [4234,4235,4236,4237] CONDITIONAL_S
IDLE 4238 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4239 [(1,0)] D [] [] [] [] [] [] none
MERGE 4240 [(1,0),(0,0)] D [] [4242,4243,4244,4245] [] [] [((0,0),(1,0))] [] none
DISCARD 4241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4242 [(1,0),(0,0)] D [4240] [] [] [] [((0,0),(1,0))] [4242,4243,4244,4245] CONDITIONAL_S
Y_MEAS 4243 [(1,0)] HALF_D_PLUS_2 [4240] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
IDLE 4244 [(0,0)] HALF_D_PLUS_2 [4240] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
DISCARD 4245 [(1,0)] 0 [4240] [] [] [] [] [4242,4243,4244,4245] CONDITIONAL_S
IDLE 4246 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4247 [(0,1)] D [] [] [] [] [] [] none
MERGE 4248 [(0,1),(0,0)] D [] [4250,4251,4252,4253] [] [] [((0,0),(0,1))] [] none
DISCARD 4249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4250 [(0,1),(0,0)] D [4248] [] [] [] [((0,0),(0,1))] [4250,4251,4252,4253] CONDITIONAL_S
Y_MEAS 4251 [(0,1)] HALF_D_PLUS_2 [4248] [] [] [] [] [4250,4251,4252,4253] CONDITIONAL_S
IDLE 4252 [(0,0)] HALF_D_PLUS_2 [4248] [] [] [] [] [4250,4251,4252,4253] CONDITIONAL_S
DISCARD 4253 [(0,1)] 0 [4248] [] [] [] [] [4250,4251,4252,4253] CONDITIONAL_S
IDLE 4254 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 4255 [(1,0)] D [] [] [] [] [] [] none
MERGE 4256 [(1,0),(0,0)] D [] [4258,4259,4260,4261] [] [] [((0,0),(1,0))] [] none
DISCARD 4257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4258 [(1,0),(0,0)] D [4256] [] [] [] [((0,0),(1,0))] [4258,4259,4260,4261] CONDITIONAL_S
Y_MEAS 4259 [(1,0)] HALF_D_PLUS_2 [4256] [] [] [] [] [4258,4259,4260,4261] CONDITIONAL_S
IDLE 4260 [(0,0)] HALF_D_PLUS_2 [4256] [] [] [] [] [4258,4259,4260,4261] CONDITIONAL_S
DISCARD 4261 [(1,0)] 0 [4256] [] [] [] [] [4258,4259,4260,4261] CONDITIONAL_S
IDLE 4262 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4263 [(0,1)] D [] [] [] [] [] [] none
MERGE 4264 [(0,1),(0,0)] D [] [4266,4267,4268,4269] [] [] [((0,0),(0,1))] [] none
DISCARD 4265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4266 [(0,1),(0,0)] D [4264] [] [] [] [((0,0),(0,1))] [4266,4267,4268,4269] CONDITIONAL_S
Y_MEAS 4267 [(0,1)] HALF_D_PLUS_2 [4264] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
IDLE 4268 [(0,0)] HALF_D_PLUS_2 [4264] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
DISCARD 4269 [(0,1)] 0 [4264] [] [] [] [] [4266,4267,4268,4269] CONDITIONAL_S
IDLE 4270 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 4271 [(1,0)] D [] [] [] [] [] [] none
MERGE 4272 [(1,0),(0,0)] D [] [4274,4275,4276,4277] [] [] [((0,0),(1,0))] [] none
DISCARD 4273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4274 [(1,0),(0,0)] D [4272] [] [] [] [((0,0),(1,0))] [4274,4275,4276,4277] CONDITIONAL_S
Y_MEAS 4275 [(1,0)] HALF_D_PLUS_2 [4272] [] [] [] [] [4274,4275,4276,4277] CONDITIONAL_S
IDLE 4276 [(0,0)] HALF_D_PLUS_2 [4272] [] [] [] [] [4274,4275,4276,4277] CONDITIONAL_S
DISCARD 4277 [(1,0)] 0 [4272] [] [] [] [] [4274,4275,4276,4277] CONDITIONAL_S
IDLE 4278 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4279 [(0,1)] D [] [] [] [] [] [] none
MERGE 4280 [(0,1),(0,0)] D [] [4282,4283,4284,4285] [] [] [((0,0),(0,1))] [] none
DISCARD 4281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4282 [(0,1),(0,0)] D [4280] [] [] [] [((0,0),(0,1))] [4282,4283,4284,4285] CONDITIONAL_S
Y_MEAS 4283 [(0,1)] HALF_D_PLUS_2 [4280] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
IDLE 4284 [(0,0)] HALF_D_PLUS_2 [4280] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
DISCARD 4285 [(0,1)] 0 [4280] [] [] [] [] [4282,4283,4284,4285] CONDITIONAL_S
IDLE 4286 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4287 [(1,0)] D [] [] [] [] [] [] none
MERGE 4288 [(1,0),(0,0)] D [] [4290,4291,4292,4293] [] [] [((0,0),(1,0))] [] none
DISCARD 4289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4290 [(1,0),(0,0)] D [4288] [] [] [] [((0,0),(1,0))] [4290,4291,4292,4293] CONDITIONAL_S
Y_MEAS 4291 [(1,0)] HALF_D_PLUS_2 [4288] [] [] [] [] [4290,4291,4292,4293] CONDITIONAL_S
IDLE 4292 [(0,0)] HALF_D_PLUS_2 [4288] [] [] [] [] [4290,4291,4292,4293] CONDITIONAL_S
DISCARD 4293 [(1,0)] 0 [4288] [] [] [] [] [4290,4291,4292,4293] CONDITIONAL_S
IDLE 4294 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4295 [(0,1)] D [] [] [] [] [] [] none
MERGE 4296 [(0,1),(0,0)] D [] [4298,4299,4300,4301] [] [] [((0,0),(0,1))] [] none
DISCARD 4297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4298 [(0,1),(0,0)] D [4296] [] [] [] [((0,0),(0,1))] [4298,4299,4300,4301] CONDITIONAL_S
Y_MEAS 4299 [(0,1)] HALF_D_PLUS_2 [4296] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
IDLE 4300 [(0,0)] HALF_D_PLUS_2 [4296] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
DISCARD 4301 [(0,1)] 0 [4296] [] [] [] [] [4298,4299,4300,4301] CONDITIONAL_S
IDLE 4302 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4303 [(1,0)] D [] [] [] [] [] [] none
MERGE 4304 [(1,0),(0,0)] D [] [4306,4307,4308,4309] [] [] [((0,0),(1,0))] [] none
DISCARD 4305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4306 [(1,0),(0,0)] D [4304] [] [] [] [((0,0),(1,0))] [4306,4307,4308,4309] CONDITIONAL_S
Y_MEAS 4307 [(1,0)] HALF_D_PLUS_2 [4304] [] [] [] [] [4306,4307,4308,4309] CONDITIONAL_S
IDLE 4308 [(0,0)] HALF_D_PLUS_2 [4304] [] [] [] [] [4306,4307,4308,4309] CONDITIONAL_S
DISCARD 4309 [(1,0)] 0 [4304] [] [] [] [] [4306,4307,4308,4309] CONDITIONAL_S
IDLE 4310 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4311 [(0,1)] D [] [] [] [] [] [] none
MERGE 4312 [(0,1),(0,0)] D [] [4314,4315,4316,4317] [] [] [((0,0),(0,1))] [] none
DISCARD 4313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4314 [(0,1),(0,0)] D [4312] [] [] [] [((0,0),(0,1))] [4314,4315,4316,4317] CONDITIONAL_S
Y_MEAS 4315 [(0,1)] HALF_D_PLUS_2 [4312] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
IDLE 4316 [(0,0)] HALF_D_PLUS_2 [4312] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
DISCARD 4317 [(0,1)] 0 [4312] [] [] [] [] [4314,4315,4316,4317] CONDITIONAL_S
IDLE 4318 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4319 [(1,0)] D [] [] [] [] [] [] none
MERGE 4320 [(1,0),(0,0)] D [] [4322,4323,4324,4325] [] [] [((0,0),(1,0))] [] none
DISCARD 4321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4322 [(1,0),(0,0)] D [4320] [] [] [] [((0,0),(1,0))] [4322,4323,4324,4325] CONDITIONAL_S
Y_MEAS 4323 [(1,0)] HALF_D_PLUS_2 [4320] [] [] [] [] [4322,4323,4324,4325] CONDITIONAL_S
IDLE 4324 [(0,0)] HALF_D_PLUS_2 [4320] [] [] [] [] [4322,4323,4324,4325] CONDITIONAL_S
DISCARD 4325 [(1,0)] 0 [4320] [] [] [] [] [4322,4323,4324,4325] CONDITIONAL_S
IDLE 4326 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4327 [(0,1)] D [] [] [] [] [] [] none
MERGE 4328 [(0,1),(0,0)] D [] [4330,4331,4332,4333] [] [] [((0,0),(0,1))] [] none
DISCARD 4329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4330 [(0,1),(0,0)] D [4328] [] [] [] [((0,0),(0,1))] [4330,4331,4332,4333] CONDITIONAL_S
Y_MEAS 4331 [(0,1)] HALF_D_PLUS_2 [4328] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
IDLE 4332 [(0,0)] HALF_D_PLUS_2 [4328] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
DISCARD 4333 [(0,1)] 0 [4328] [] [] [] [] [4330,4331,4332,4333] CONDITIONAL_S
IDLE 4334 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4335 [(1,0)] D [] [] [] [] [] [] none
MERGE 4336 [(1,0),(0,0)] D [] [4338,4339,4340,4341] [] [] [((0,0),(1,0))] [] none
DISCARD 4337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4338 [(1,0),(0,0)] D [4336] [] [] [] [((0,0),(1,0))] [4338,4339,4340,4341] CONDITIONAL_S
Y_MEAS 4339 [(1,0)] HALF_D_PLUS_2 [4336] [] [] [] [] [4338,4339,4340,4341] CONDITIONAL_S
IDLE 4340 [(0,0)] HALF_D_PLUS_2 [4336] [] [] [] [] [4338,4339,4340,4341] CONDITIONAL_S
DISCARD 4341 [(1,0)] 0 [4336] [] [] [] [] [4338,4339,4340,4341] CONDITIONAL_S
IDLE 4342 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4343 [(0,1)] D [] [] [] [] [] [] none
MERGE 4344 [(0,1),(0,0)] D [] [4346,4347,4348,4349] [] [] [((0,0),(0,1))] [] none
DISCARD 4345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4346 [(0,1),(0,0)] D [4344] [] [] [] [((0,0),(0,1))] [4346,4347,4348,4349] CONDITIONAL_S
Y_MEAS 4347 [(0,1)] HALF_D_PLUS_2 [4344] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
IDLE 4348 [(0,0)] HALF_D_PLUS_2 [4344] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
DISCARD 4349 [(0,1)] 0 [4344] [] [] [] [] [4346,4347,4348,4349] CONDITIONAL_S
IDLE 4350 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4351 [(1,0)] D [] [] [] [] [] [] none
MERGE 4352 [(1,0),(0,0)] D [] [4354,4355,4356,4357] [] [] [((0,0),(1,0))] [] none
DISCARD 4353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4354 [(1,0),(0,0)] D [4352] [] [] [] [((0,0),(1,0))] [4354,4355,4356,4357] CONDITIONAL_S
Y_MEAS 4355 [(1,0)] HALF_D_PLUS_2 [4352] [] [] [] [] [4354,4355,4356,4357] CONDITIONAL_S
IDLE 4356 [(0,0)] HALF_D_PLUS_2 [4352] [] [] [] [] [4354,4355,4356,4357] CONDITIONAL_S
DISCARD 4357 [(1,0)] 0 [4352] [] [] [] [] [4354,4355,4356,4357] CONDITIONAL_S
IDLE 4358 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4359 [(0,1)] D [] [] [] [] [] [] none
MERGE 4360 [(0,1),(0,0)] D [] [4362,4363,4364,4365] [] [] [((0,0),(0,1))] [] none
DISCARD 4361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4362 [(0,1),(0,0)] D [4360] [] [] [] [((0,0),(0,1))] [4362,4363,4364,4365] CONDITIONAL_S
Y_MEAS 4363 [(0,1)] HALF_D_PLUS_2 [4360] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
IDLE 4364 [(0,0)] HALF_D_PLUS_2 [4360] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
DISCARD 4365 [(0,1)] 0 [4360] [] [] [] [] [4362,4363,4364,4365] CONDITIONAL_S
IDLE 4366 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4367 [(1,0)] D [] [] [] [] [] [] none
MERGE 4368 [(1,0),(0,0)] D [] [4370,4371,4372,4373] [] [] [((0,0),(1,0))] [] none
DISCARD 4369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4370 [(1,0),(0,0)] D [4368] [] [] [] [((0,0),(1,0))] [4370,4371,4372,4373] CONDITIONAL_S
Y_MEAS 4371 [(1,0)] HALF_D_PLUS_2 [4368] [] [] [] [] [4370,4371,4372,4373] CONDITIONAL_S
IDLE 4372 [(0,0)] HALF_D_PLUS_2 [4368] [] [] [] [] [4370,4371,4372,4373] CONDITIONAL_S
DISCARD 4373 [(1,0)] 0 [4368] [] [] [] [] [4370,4371,4372,4373] CONDITIONAL_S
IDLE 4374 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 4375 [(0,1)] D [] [] [] [] [] [] none
MERGE 4376 [(0,1),(0,0)] D [] [4378,4379,4380,4381] [] [] [((0,0),(0,1))] [] none
DISCARD 4377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4378 [(0,1),(0,0)] D [4376] [] [] [] [((0,0),(0,1))] [4378,4379,4380,4381] CONDITIONAL_S
Y_MEAS 4379 [(0,1)] HALF_D_PLUS_2 [4376] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
IDLE 4380 [(0,0)] HALF_D_PLUS_2 [4376] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
DISCARD 4381 [(0,1)] 0 [4376] [] [] [] [] [4378,4379,4380,4381] CONDITIONAL_S
IDLE 4382 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4383 [(1,0)] D [] [] [] [] [] [] none
MERGE 4384 [(1,0),(0,0)] D [] [4386,4387,4388,4389] [] [] [((0,0),(1,0))] [] none
DISCARD 4385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4386 [(1,0),(0,0)] D [4384] [] [] [] [((0,0),(1,0))] [4386,4387,4388,4389] CONDITIONAL_S
Y_MEAS 4387 [(1,0)] HALF_D_PLUS_2 [4384] [] [] [] [] [4386,4387,4388,4389] CONDITIONAL_S
IDLE 4388 [(0,0)] HALF_D_PLUS_2 [4384] [] [] [] [] [4386,4387,4388,4389] CONDITIONAL_S
DISCARD 4389 [(1,0)] 0 [4384] [] [] [] [] [4386,4387,4388,4389] CONDITIONAL_S
IDLE 4390 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 4391 [(0,1)] D [] [] [] [] [] [] none
MERGE 4392 [(0,1),(0,0)] D [] [4394,4395,4396,4397] [] [] [((0,0),(0,1))] [] none
DISCARD 4393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4394 [(0,1),(0,0)] D [4392] [] [] [] [((0,0),(0,1))] [4394,4395,4396,4397] CONDITIONAL_S
Y_MEAS 4395 [(0,1)] HALF_D_PLUS_2 [4392] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
IDLE 4396 [(0,0)] HALF_D_PLUS_2 [4392] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
DISCARD 4397 [(0,1)] 0 [4392] [] [] [] [] [4394,4395,4396,4397] CONDITIONAL_S
IDLE 4398 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4399 [(1,0)] D [] [] [] [] [] [] none
MERGE 4400 [(1,0),(0,0)] D [] [4402,4403,4404,4405] [] [] [((0,0),(1,0))] [] none
DISCARD 4401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4402 [(1,0),(0,0)] D [4400] [] [] [] [((0,0),(1,0))] [4402,4403,4404,4405] CONDITIONAL_S
Y_MEAS 4403 [(1,0)] HALF_D_PLUS_2 [4400] [] [] [] [] [4402,4403,4404,4405] CONDITIONAL_S
IDLE 4404 [(0,0)] HALF_D_PLUS_2 [4400] [] [] [] [] [4402,4403,4404,4405] CONDITIONAL_S
DISCARD 4405 [(1,0)] 0 [4400] [] [] [] [] [4402,4403,4404,4405] CONDITIONAL_S
IDLE 4406 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4407 [(0,1)] D [] [] [] [] [] [] none
MERGE 4408 [(0,1),(0,0)] D [] [4410,4411,4412,4413] [] [] [((0,0),(0,1))] [] none
DISCARD 4409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4410 [(0,1),(0,0)] D [4408] [] [] [] [((0,0),(0,1))] [4410,4411,4412,4413] CONDITIONAL_S
Y_MEAS 4411 [(0,1)] HALF_D_PLUS_2 [4408] [] [] [] [] [4410,4411,4412,4413] CONDITIONAL_S
IDLE 4412 [(0,0)] HALF_D_PLUS_2 [4408] [] [] [] [] [4410,4411,4412,4413] CONDITIONAL_S
DISCARD 4413 [(0,1)] 0 [4408] [] [] [] [] [4410,4411,4412,4413] CONDITIONAL_S
IDLE 4414 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 4415 [(1,0)] D [] [] [] [] [] [] none
MERGE 4416 [(1,0),(0,0)] D [] [4418,4419,4420,4421] [] [] [((0,0),(1,0))] [] none
DISCARD 4417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4418 [(1,0),(0,0)] D [4416] [] [] [] [((0,0),(1,0))] [4418,4419,4420,4421] CONDITIONAL_S
Y_MEAS 4419 [(1,0)] HALF_D_PLUS_2 [4416] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
IDLE 4420 [(0,0)] HALF_D_PLUS_2 [4416] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
DISCARD 4421 [(1,0)] 0 [4416] [] [] [] [] [4418,4419,4420,4421] CONDITIONAL_S
IDLE 4422 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 4423 [(0,1)] D [] [] [] [] [] [] none
MERGE 4424 [(0,1),(0,0)] D [] [4426,4427,4428,4429] [] [] [((0,0),(0,1))] [] none
DISCARD 4425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4426 [(0,1),(0,0)] D [4424] [] [] [] [((0,0),(0,1))] [4426,4427,4428,4429] CONDITIONAL_S
Y_MEAS 4427 [(0,1)] HALF_D_PLUS_2 [4424] [] [] [] [] [4426,4427,4428,4429] CONDITIONAL_S
IDLE 4428 [(0,0)] HALF_D_PLUS_2 [4424] [] [] [] [] [4426,4427,4428,4429] CONDITIONAL_S
DISCARD 4429 [(0,1)] 0 [4424] [] [] [] [] [4426,4427,4428,4429] CONDITIONAL_S
IDLE 4430 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4431 [(1,0)] D [] [] [] [] [] [] none
MERGE 4432 [(1,0),(0,0)] D [] [4434,4435,4436,4437] [] [] [((0,0),(1,0))] [] none
DISCARD 4433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4434 [(1,0),(0,0)] D [4432] [] [] [] [((0,0),(1,0))] [4434,4435,4436,4437] CONDITIONAL_S
Y_MEAS 4435 [(1,0)] HALF_D_PLUS_2 [4432] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
IDLE 4436 [(0,0)] HALF_D_PLUS_2 [4432] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
DISCARD 4437 [(1,0)] 0 [4432] [] [] [] [] [4434,4435,4436,4437] CONDITIONAL_S
IDLE 4438 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 4439 [(0,1)] D [] [] [] [] [] [] none
MERGE 4440 [(0,1),(0,0)] D [] [4442,4443,4444,4445] [] [] [((0,0),(0,1))] [] none
DISCARD 4441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4442 [(0,1),(0,0)] D [4440] [] [] [] [((0,0),(0,1))] [4442,4443,4444,4445] CONDITIONAL_S
Y_MEAS 4443 [(0,1)] HALF_D_PLUS_2 [4440] [] [] [] [] [4442,4443,4444,4445] CONDITIONAL_S
IDLE 4444 [(0,0)] HALF_D_PLUS_2 [4440] [] [] [] [] [4442,4443,4444,4445] CONDITIONAL_S
DISCARD 4445 [(0,1)] 0 [4440] [] [] [] [] [4442,4443,4444,4445] CONDITIONAL_S
IDLE 4446 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4447 [(1,0)] D [] [] [] [] [] [] none
MERGE 4448 [(1,0),(0,0)] D [] [4450,4451,4452,4453] [] [] [((0,0),(1,0))] [] none
DISCARD 4449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4450 [(1,0),(0,0)] D [4448] [] [] [] [((0,0),(1,0))] [4450,4451,4452,4453] CONDITIONAL_S
Y_MEAS 4451 [(1,0)] HALF_D_PLUS_2 [4448] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
IDLE 4452 [(0,0)] HALF_D_PLUS_2 [4448] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
DISCARD 4453 [(1,0)] 0 [4448] [] [] [] [] [4450,4451,4452,4453] CONDITIONAL_S
IDLE 4454 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4455 [(0,1)] D [] [] [] [] [] [] none
MERGE 4456 [(0,1),(0,0)] D [] [4458,4459,4460,4461] [] [] [((0,0),(0,1))] [] none
DISCARD 4457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4458 [(0,1),(0,0)] D [4456] [] [] [] [((0,0),(0,1))] [4458,4459,4460,4461] CONDITIONAL_S
Y_MEAS 4459 [(0,1)] HALF_D_PLUS_2 [4456] [] [] [] [] [4458,4459,4460,4461] CONDITIONAL_S
IDLE 4460 [(0,0)] HALF_D_PLUS_2 [4456] [] [] [] [] [4458,4459,4460,4461] CONDITIONAL_S
DISCARD 4461 [(0,1)] 0 [4456] [] [] [] [] [4458,4459,4460,4461] CONDITIONAL_S
IDLE 4462 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4463 [(1,0)] D [] [] [] [] [] [] none
MERGE 4464 [(1,0),(0,0)] D [] [4466,4467,4468,4469] [] [] [((0,0),(1,0))] [] none
DISCARD 4465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4466 [(1,0),(0,0)] D [4464] [] [] [] [((0,0),(1,0))] [4466,4467,4468,4469] CONDITIONAL_S
Y_MEAS 4467 [(1,0)] HALF_D_PLUS_2 [4464] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
IDLE 4468 [(0,0)] HALF_D_PLUS_2 [4464] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
DISCARD 4469 [(1,0)] 0 [4464] [] [] [] [] [4466,4467,4468,4469] CONDITIONAL_S
IDLE 4470 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4471 [(0,1)] D [] [] [] [] [] [] none
MERGE 4472 [(0,1),(0,0)] D [] [4474,4475,4476,4477] [] [] [((0,0),(0,1))] [] none
DISCARD 4473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4474 [(0,1),(0,0)] D [4472] [] [] [] [((0,0),(0,1))] [4474,4475,4476,4477] CONDITIONAL_S
Y_MEAS 4475 [(0,1)] HALF_D_PLUS_2 [4472] [] [] [] [] [4474,4475,4476,4477] CONDITIONAL_S
IDLE 4476 [(0,0)] HALF_D_PLUS_2 [4472] [] [] [] [] [4474,4475,4476,4477] CONDITIONAL_S
DISCARD 4477 [(0,1)] 0 [4472] [] [] [] [] [4474,4475,4476,4477] CONDITIONAL_S
IDLE 4478 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4479 [(1,0)] D [] [] [] [] [] [] none
MERGE 4480 [(1,0),(0,0)] D [] [4482,4483,4484,4485] [] [] [((0,0),(1,0))] [] none
DISCARD 4481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4482 [(1,0),(0,0)] D [4480] [] [] [] [((0,0),(1,0))] [4482,4483,4484,4485] CONDITIONAL_S
Y_MEAS 4483 [(1,0)] HALF_D_PLUS_2 [4480] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
IDLE 4484 [(0,0)] HALF_D_PLUS_2 [4480] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
DISCARD 4485 [(1,0)] 0 [4480] [] [] [] [] [4482,4483,4484,4485] CONDITIONAL_S
IDLE 4486 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4487 [(0,1)] D [] [] [] [] [] [] none
MERGE 4488 [(0,1),(0,0)] D [] [4490,4491,4492,4493] [] [] [((0,0),(0,1))] [] none
DISCARD 4489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4490 [(0,1),(0,0)] D [4488] [] [] [] [((0,0),(0,1))] [4490,4491,4492,4493] CONDITIONAL_S
Y_MEAS 4491 [(0,1)] HALF_D_PLUS_2 [4488] [] [] [] [] [4490,4491,4492,4493] CONDITIONAL_S
IDLE 4492 [(0,0)] HALF_D_PLUS_2 [4488] [] [] [] [] [4490,4491,4492,4493] CONDITIONAL_S
DISCARD 4493 [(0,1)] 0 [4488] [] [] [] [] [4490,4491,4492,4493] CONDITIONAL_S
IDLE 4494 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4495 [(1,0)] D [] [] [] [] [] [] none
MERGE 4496 [(1,0),(0,0)] D [] [4498,4499,4500,4501] [] [] [((0,0),(1,0))] [] none
DISCARD 4497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4498 [(1,0),(0,0)] D [4496] [] [] [] [((0,0),(1,0))] [4498,4499,4500,4501] CONDITIONAL_S
Y_MEAS 4499 [(1,0)] HALF_D_PLUS_2 [4496] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
IDLE 4500 [(0,0)] HALF_D_PLUS_2 [4496] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
DISCARD 4501 [(1,0)] 0 [4496] [] [] [] [] [4498,4499,4500,4501] CONDITIONAL_S
IDLE 4502 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4503 [(0,1)] D [] [] [] [] [] [] none
MERGE 4504 [(0,1),(0,0)] D [] [4506,4507,4508,4509] [] [] [((0,0),(0,1))] [] none
DISCARD 4505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4506 [(0,1),(0,0)] D [4504] [] [] [] [((0,0),(0,1))] [4506,4507,4508,4509] CONDITIONAL_S
Y_MEAS 4507 [(0,1)] HALF_D_PLUS_2 [4504] [] [] [] [] [4506,4507,4508,4509] CONDITIONAL_S
IDLE 4508 [(0,0)] HALF_D_PLUS_2 [4504] [] [] [] [] [4506,4507,4508,4509] CONDITIONAL_S
DISCARD 4509 [(0,1)] 0 [4504] [] [] [] [] [4506,4507,4508,4509] CONDITIONAL_S
IDLE 4510 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4511 [(1,0)] D [] [] [] [] [] [] none
MERGE 4512 [(1,0),(0,0)] D [] [4514,4515,4516,4517] [] [] [((0,0),(1,0))] [] none
DISCARD 4513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4514 [(1,0),(0,0)] D [4512] [] [] [] [((0,0),(1,0))] [4514,4515,4516,4517] CONDITIONAL_S
Y_MEAS 4515 [(1,0)] HALF_D_PLUS_2 [4512] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
IDLE 4516 [(0,0)] HALF_D_PLUS_2 [4512] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
DISCARD 4517 [(1,0)] 0 [4512] [] [] [] [] [4514,4515,4516,4517] CONDITIONAL_S
IDLE 4518 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4519 [(0,1)] D [] [] [] [] [] [] none
MERGE 4520 [(0,1),(0,0)] D [] [4522,4523,4524,4525] [] [] [((0,0),(0,1))] [] none
DISCARD 4521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4522 [(0,1),(0,0)] D [4520] [] [] [] [((0,0),(0,1))] [4522,4523,4524,4525] CONDITIONAL_S
Y_MEAS 4523 [(0,1)] HALF_D_PLUS_2 [4520] [] [] [] [] [4522,4523,4524,4525] CONDITIONAL_S
IDLE 4524 [(0,0)] HALF_D_PLUS_2 [4520] [] [] [] [] [4522,4523,4524,4525] CONDITIONAL_S
DISCARD 4525 [(0,1)] 0 [4520] [] [] [] [] [4522,4523,4524,4525] CONDITIONAL_S
IDLE 4526 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4527 [(1,0)] D [] [] [] [] [] [] none
MERGE 4528 [(1,0),(0,0)] D [] [4530,4531,4532,4533] [] [] [((0,0),(1,0))] [] none
DISCARD 4529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4530 [(1,0),(0,0)] D [4528] [] [] [] [((0,0),(1,0))] [4530,4531,4532,4533] CONDITIONAL_S
Y_MEAS 4531 [(1,0)] HALF_D_PLUS_2 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
IDLE 4532 [(0,0)] HALF_D_PLUS_2 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
DISCARD 4533 [(1,0)] 0 [4528] [] [] [] [] [4530,4531,4532,4533] CONDITIONAL_S
IDLE 4534 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4535 [(0,1)] D [] [] [] [] [] [] none
MERGE 4536 [(0,1),(0,0)] D [] [4538,4539,4540,4541] [] [] [((0,0),(0,1))] [] none
DISCARD 4537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4538 [(0,1),(0,0)] D [4536] [] [] [] [((0,0),(0,1))] [4538,4539,4540,4541] CONDITIONAL_S
Y_MEAS 4539 [(0,1)] HALF_D_PLUS_2 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
IDLE 4540 [(0,0)] HALF_D_PLUS_2 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
DISCARD 4541 [(0,1)] 0 [4536] [] [] [] [] [4538,4539,4540,4541] CONDITIONAL_S
IDLE 4542 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4543 [(1,0)] D [] [] [] [] [] [] none
MERGE 4544 [(1,0),(0,0)] D [] [4546,4547,4548,4549] [] [] [((0,0),(1,0))] [] none
DISCARD 4545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4546 [(1,0),(0,0)] D [4544] [] [] [] [((0,0),(1,0))] [4546,4547,4548,4549] CONDITIONAL_S
Y_MEAS 4547 [(1,0)] HALF_D_PLUS_2 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
IDLE 4548 [(0,0)] HALF_D_PLUS_2 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
DISCARD 4549 [(1,0)] 0 [4544] [] [] [] [] [4546,4547,4548,4549] CONDITIONAL_S
IDLE 4550 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 4551 [(0,1)] D [] [] [] [] [] [] none
MERGE 4552 [(0,1),(0,0)] D [] [4554,4555,4556,4557] [] [] [((0,0),(0,1))] [] none
DISCARD 4553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4554 [(0,1),(0,0)] D [4552] [] [] [] [((0,0),(0,1))] [4554,4555,4556,4557] CONDITIONAL_S
Y_MEAS 4555 [(0,1)] HALF_D_PLUS_2 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
IDLE 4556 [(0,0)] HALF_D_PLUS_2 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
DISCARD 4557 [(0,1)] 0 [4552] [] [] [] [] [4554,4555,4556,4557] CONDITIONAL_S
IDLE 4558 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4559 [(1,0)] D [] [] [] [] [] [] none
MERGE 4560 [(1,0),(0,0)] D [] [4562,4563,4564,4565] [] [] [((0,0),(1,0))] [] none
DISCARD 4561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4562 [(1,0),(0,0)] D [4560] [] [] [] [((0,0),(1,0))] [4562,4563,4564,4565] CONDITIONAL_S
Y_MEAS 4563 [(1,0)] HALF_D_PLUS_2 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
IDLE 4564 [(0,0)] HALF_D_PLUS_2 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
DISCARD 4565 [(1,0)] 0 [4560] [] [] [] [] [4562,4563,4564,4565] CONDITIONAL_S
IDLE 4566 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 4567 [(0,1)] D [] [] [] [] [] [] none
MERGE 4568 [(0,1),(0,0)] D [] [4570,4571,4572,4573] [] [] [((0,0),(0,1))] [] none
DISCARD 4569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4570 [(0,1),(0,0)] D [4568] [] [] [] [((0,0),(0,1))] [4570,4571,4572,4573] CONDITIONAL_S
Y_MEAS 4571 [(0,1)] HALF_D_PLUS_2 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
IDLE 4572 [(0,0)] HALF_D_PLUS_2 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
DISCARD 4573 [(0,1)] 0 [4568] [] [] [] [] [4570,4571,4572,4573] CONDITIONAL_S
IDLE 4574 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4575 [(1,0)] D [] [] [] [] [] [] none
MERGE 4576 [(1,0),(0,0)] D [] [4578,4579,4580,4581] [] [] [((0,0),(1,0))] [] none
DISCARD 4577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4578 [(1,0),(0,0)] D [4576] [] [] [] [((0,0),(1,0))] [4578,4579,4580,4581] CONDITIONAL_S
Y_MEAS 4579 [(1,0)] HALF_D_PLUS_2 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
IDLE 4580 [(0,0)] HALF_D_PLUS_2 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
DISCARD 4581 [(1,0)] 0 [4576] [] [] [] [] [4578,4579,4580,4581] CONDITIONAL_S
IDLE 4582 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4583 [(0,1)] D [] [] [] [] [] [] none
MERGE 4584 [(0,1),(0,0)] D [] [4586,4587,4588,4589] [] [] [((0,0),(0,1))] [] none
DISCARD 4585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4586 [(0,1),(0,0)] D [4584] [] [] [] [((0,0),(0,1))] [4586,4587,4588,4589] CONDITIONAL_S
Y_MEAS 4587 [(0,1)] HALF_D_PLUS_2 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
IDLE 4588 [(0,0)] HALF_D_PLUS_2 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
DISCARD 4589 [(0,1)] 0 [4584] [] [] [] [] [4586,4587,4588,4589] CONDITIONAL_S
IDLE 4590 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4591 [(1,0)] D [] [] [] [] [] [] none
MERGE 4592 [(1,0),(0,0)] D [] [4594,4595,4596,4597] [] [] [((0,0),(1,0))] [] none
DISCARD 4593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4594 [(1,0),(0,0)] D [4592] [] [] [] [((0,0),(1,0))] [4594,4595,4596,4597] CONDITIONAL_S
Y_MEAS 4595 [(1,0)] HALF_D_PLUS_2 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
IDLE 4596 [(0,0)] HALF_D_PLUS_2 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
DISCARD 4597 [(1,0)] 0 [4592] [] [] [] [] [4594,4595,4596,4597] CONDITIONAL_S
IDLE 4598 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4599 [(0,1)] D [] [] [] [] [] [] none
MERGE 4600 [(0,1),(0,0)] D [] [4602,4603,4604,4605] [] [] [((0,0),(0,1))] [] none
DISCARD 4601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4602 [(0,1),(0,0)] D [4600] [] [] [] [((0,0),(0,1))] [4602,4603,4604,4605] CONDITIONAL_S
Y_MEAS 4603 [(0,1)] HALF_D_PLUS_2 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
IDLE 4604 [(0,0)] HALF_D_PLUS_2 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
DISCARD 4605 [(0,1)] 0 [4600] [] [] [] [] [4602,4603,4604,4605] CONDITIONAL_S
IDLE 4606 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4607 [(1,0)] D [] [] [] [] [] [] none
MERGE 4608 [(1,0),(0,0)] D [] [4610,4611,4612,4613] [] [] [((0,0),(1,0))] [] none
DISCARD 4609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4610 [(1,0),(0,0)] D [4608] [] [] [] [((0,0),(1,0))] [4610,4611,4612,4613] CONDITIONAL_S
Y_MEAS 4611 [(1,0)] HALF_D_PLUS_2 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
IDLE 4612 [(0,0)] HALF_D_PLUS_2 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
DISCARD 4613 [(1,0)] 0 [4608] [] [] [] [] [4610,4611,4612,4613] CONDITIONAL_S
IDLE 4614 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4615 [(0,1)] D [] [] [] [] [] [] none
MERGE 4616 [(0,1),(0,0)] D [] [4618,4619,4620,4621] [] [] [((0,0),(0,1))] [] none
DISCARD 4617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4618 [(0,1),(0,0)] D [4616] [] [] [] [((0,0),(0,1))] [4618,4619,4620,4621] CONDITIONAL_S
Y_MEAS 4619 [(0,1)] HALF_D_PLUS_2 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
IDLE 4620 [(0,0)] HALF_D_PLUS_2 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
DISCARD 4621 [(0,1)] 0 [4616] [] [] [] [] [4618,4619,4620,4621] CONDITIONAL_S
IDLE 4622 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 4623 [(1,0)] D [] [] [] [] [] [] none
MERGE 4624 [(1,0),(0,0)] D [] [4626,4627,4628,4629] [] [] [((0,0),(1,0))] [] none
DISCARD 4625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4626 [(1,0),(0,0)] D [4624] [] [] [] [((0,0),(1,0))] [4626,4627,4628,4629] CONDITIONAL_S
Y_MEAS 4627 [(1,0)] HALF_D_PLUS_2 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
IDLE 4628 [(0,0)] HALF_D_PLUS_2 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
DISCARD 4629 [(1,0)] 0 [4624] [] [] [] [] [4626,4627,4628,4629] CONDITIONAL_S
IDLE 4630 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4631 [(0,1)] D [] [] [] [] [] [] none
MERGE 4632 [(0,1),(0,0)] D [] [4634,4635,4636,4637] [] [] [((0,0),(0,1))] [] none
DISCARD 4633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4634 [(0,1),(0,0)] D [4632] [] [] [] [((0,0),(0,1))] [4634,4635,4636,4637] CONDITIONAL_S
Y_MEAS 4635 [(0,1)] HALF_D_PLUS_2 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
IDLE 4636 [(0,0)] HALF_D_PLUS_2 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
DISCARD 4637 [(0,1)] 0 [4632] [] [] [] [] [4634,4635,4636,4637] CONDITIONAL_S
IDLE 4638 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4639 [(1,0)] D [] [] [] [] [] [] none
MERGE 4640 [(1,0),(0,0)] D [] [4642,4643,4644,4645] [] [] [((0,0),(1,0))] [] none
DISCARD 4641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4642 [(1,0),(0,0)] D [4640] [] [] [] [((0,0),(1,0))] [4642,4643,4644,4645] CONDITIONAL_S
Y_MEAS 4643 [(1,0)] HALF_D_PLUS_2 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
IDLE 4644 [(0,0)] HALF_D_PLUS_2 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
DISCARD 4645 [(1,0)] 0 [4640] [] [] [] [] [4642,4643,4644,4645] CONDITIONAL_S
IDLE 4646 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4647 [(0,1)] D [] [] [] [] [] [] none
MERGE 4648 [(0,1),(0,0)] D [] [4650,4651,4652,4653] [] [] [((0,0),(0,1))] [] none
DISCARD 4649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4650 [(0,1),(0,0)] D [4648] [] [] [] [((0,0),(0,1))] [4650,4651,4652,4653] CONDITIONAL_S
Y_MEAS 4651 [(0,1)] HALF_D_PLUS_2 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
IDLE 4652 [(0,0)] HALF_D_PLUS_2 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
DISCARD 4653 [(0,1)] 0 [4648] [] [] [] [] [4650,4651,4652,4653] CONDITIONAL_S
IDLE 4654 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4655 [(1,0)] D [] [] [] [] [] [] none
MERGE 4656 [(1,0),(0,0)] D [] [4658,4659,4660,4661] [] [] [((0,0),(1,0))] [] none
DISCARD 4657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4658 [(1,0),(0,0)] D [4656] [] [] [] [((0,0),(1,0))] [4658,4659,4660,4661] CONDITIONAL_S
Y_MEAS 4659 [(1,0)] HALF_D_PLUS_2 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
IDLE 4660 [(0,0)] HALF_D_PLUS_2 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
DISCARD 4661 [(1,0)] 0 [4656] [] [] [] [] [4658,4659,4660,4661] CONDITIONAL_S
IDLE 4662 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 4663 [(0,1)] D [] [] [] [] [] [] none
MERGE 4664 [(0,1),(0,0)] D [] [4666,4667,4668,4669] [] [] [((0,0),(0,1))] [] none
DISCARD 4665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4666 [(0,1),(0,0)] D [4664] [] [] [] [((0,0),(0,1))] [4666,4667,4668,4669] CONDITIONAL_S
Y_MEAS 4667 [(0,1)] HALF_D_PLUS_2 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
IDLE 4668 [(0,0)] HALF_D_PLUS_2 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
DISCARD 4669 [(0,1)] 0 [4664] [] [] [] [] [4666,4667,4668,4669] CONDITIONAL_S
IDLE 4670 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4671 [(1,0)] D [] [] [] [] [] [] none
MERGE 4672 [(1,0),(0,0)] D [] [4674,4675,4676,4677] [] [] [((0,0),(1,0))] [] none
DISCARD 4673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4674 [(1,0),(0,0)] D [4672] [] [] [] [((0,0),(1,0))] [4674,4675,4676,4677] CONDITIONAL_S
Y_MEAS 4675 [(1,0)] HALF_D_PLUS_2 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
IDLE 4676 [(0,0)] HALF_D_PLUS_2 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
DISCARD 4677 [(1,0)] 0 [4672] [] [] [] [] [4674,4675,4676,4677] CONDITIONAL_S
IDLE 4678 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4679 [(0,1)] D [] [] [] [] [] [] none
MERGE 4680 [(0,1),(0,0)] D [] [4682,4683,4684,4685] [] [] [((0,0),(0,1))] [] none
DISCARD 4681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4682 [(0,1),(0,0)] D [4680] [] [] [] [((0,0),(0,1))] [4682,4683,4684,4685] CONDITIONAL_S
Y_MEAS 4683 [(0,1)] HALF_D_PLUS_2 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
IDLE 4684 [(0,0)] HALF_D_PLUS_2 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
DISCARD 4685 [(0,1)] 0 [4680] [] [] [] [] [4682,4683,4684,4685] CONDITIONAL_S
IDLE 4686 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4687 [(1,0)] D [] [] [] [] [] [] none
MERGE 4688 [(1,0),(0,0)] D [] [4690,4691,4692,4693] [] [] [((0,0),(1,0))] [] none
DISCARD 4689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4690 [(1,0),(0,0)] D [4688] [] [] [] [((0,0),(1,0))] [4690,4691,4692,4693] CONDITIONAL_S
Y_MEAS 4691 [(1,0)] HALF_D_PLUS_2 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
IDLE 4692 [(0,0)] HALF_D_PLUS_2 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
DISCARD 4693 [(1,0)] 0 [4688] [] [] [] [] [4690,4691,4692,4693] CONDITIONAL_S
IDLE 4694 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4695 [(0,1)] D [] [] [] [] [] [] none
MERGE 4696 [(0,1),(0,0)] D [] [4698,4699,4700,4701] [] [] [((0,0),(0,1))] [] none
DISCARD 4697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4698 [(0,1),(0,0)] D [4696] [] [] [] [((0,0),(0,1))] [4698,4699,4700,4701] CONDITIONAL_S
Y_MEAS 4699 [(0,1)] HALF_D_PLUS_2 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
IDLE 4700 [(0,0)] HALF_D_PLUS_2 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
DISCARD 4701 [(0,1)] 0 [4696] [] [] [] [] [4698,4699,4700,4701] CONDITIONAL_S
IDLE 4702 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 4703 [(1,0)] D [] [] [] [] [] [] none
MERGE 4704 [(1,0),(0,0)] D [] [4706,4707,4708,4709] [] [] [((0,0),(1,0))] [] none
DISCARD 4705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4706 [(1,0),(0,0)] D [4704] [] [] [] [((0,0),(1,0))] [4706,4707,4708,4709] CONDITIONAL_S
Y_MEAS 4707 [(1,0)] HALF_D_PLUS_2 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
IDLE 4708 [(0,0)] HALF_D_PLUS_2 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
DISCARD 4709 [(1,0)] 0 [4704] [] [] [] [] [4706,4707,4708,4709] CONDITIONAL_S
IDLE 4710 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4711 [(0,1)] D [] [] [] [] [] [] none
MERGE 4712 [(0,1),(0,0)] D [] [4714,4715,4716,4717] [] [] [((0,0),(0,1))] [] none
DISCARD 4713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4714 [(0,1),(0,0)] D [4712] [] [] [] [((0,0),(0,1))] [4714,4715,4716,4717] CONDITIONAL_S
Y_MEAS 4715 [(0,1)] HALF_D_PLUS_2 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
IDLE 4716 [(0,0)] HALF_D_PLUS_2 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
DISCARD 4717 [(0,1)] 0 [4712] [] [] [] [] [4714,4715,4716,4717] CONDITIONAL_S
IDLE 4718 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4719 [(1,0)] D [] [] [] [] [] [] none
MERGE 4720 [(1,0),(0,0)] D [] [4722,4723,4724,4725] [] [] [((0,0),(1,0))] [] none
DISCARD 4721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4722 [(1,0),(0,0)] D [4720] [] [] [] [((0,0),(1,0))] [4722,4723,4724,4725] CONDITIONAL_S
Y_MEAS 4723 [(1,0)] HALF_D_PLUS_2 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
IDLE 4724 [(0,0)] HALF_D_PLUS_2 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
DISCARD 4725 [(1,0)] 0 [4720] [] [] [] [] [4722,4723,4724,4725] CONDITIONAL_S
IDLE 4726 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4727 [(0,1)] D [] [] [] [] [] [] none
MERGE 4728 [(0,1),(0,0)] D [] [4730,4731,4732,4733] [] [] [((0,0),(0,1))] [] none
DISCARD 4729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4730 [(0,1),(0,0)] D [4728] [] [] [] [((0,0),(0,1))] [4730,4731,4732,4733] CONDITIONAL_S
Y_MEAS 4731 [(0,1)] HALF_D_PLUS_2 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
IDLE 4732 [(0,0)] HALF_D_PLUS_2 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
DISCARD 4733 [(0,1)] 0 [4728] [] [] [] [] [4730,4731,4732,4733] CONDITIONAL_S
IDLE 4734 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4735 [(1,0)] D [] [] [] [] [] [] none
MERGE 4736 [(1,0),(0,0)] D [] [4738,4739,4740,4741] [] [] [((0,0),(1,0))] [] none
DISCARD 4737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4738 [(1,0),(0,0)] D [4736] [] [] [] [((0,0),(1,0))] [4738,4739,4740,4741] CONDITIONAL_S
Y_MEAS 4739 [(1,0)] HALF_D_PLUS_2 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
IDLE 4740 [(0,0)] HALF_D_PLUS_2 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
DISCARD 4741 [(1,0)] 0 [4736] [] [] [] [] [4738,4739,4740,4741] CONDITIONAL_S
IDLE 4742 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4743 [(0,1)] D [] [] [] [] [] [] none
MERGE 4744 [(0,1),(0,0)] D [] [4746,4747,4748,4749] [] [] [((0,0),(0,1))] [] none
DISCARD 4745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4746 [(0,1),(0,0)] D [4744] [] [] [] [((0,0),(0,1))] [4746,4747,4748,4749] CONDITIONAL_S
Y_MEAS 4747 [(0,1)] HALF_D_PLUS_2 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
IDLE 4748 [(0,0)] HALF_D_PLUS_2 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
DISCARD 4749 [(0,1)] 0 [4744] [] [] [] [] [4746,4747,4748,4749] CONDITIONAL_S
IDLE 4750 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4751 [(1,0)] D [] [] [] [] [] [] none
MERGE 4752 [(1,0),(0,0)] D [] [4754,4755,4756,4757] [] [] [((0,0),(1,0))] [] none
DISCARD 4753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4754 [(1,0),(0,0)] D [4752] [] [] [] [((0,0),(1,0))] [4754,4755,4756,4757] CONDITIONAL_S
Y_MEAS 4755 [(1,0)] HALF_D_PLUS_2 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
IDLE 4756 [(0,0)] HALF_D_PLUS_2 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
DISCARD 4757 [(1,0)] 0 [4752] [] [] [] [] [4754,4755,4756,4757] CONDITIONAL_S
IDLE 4758 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4759 [(0,1)] D [] [] [] [] [] [] none
MERGE 4760 [(0,1),(0,0)] D [] [4762,4763,4764,4765] [] [] [((0,0),(0,1))] [] none
DISCARD 4761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4762 [(0,1),(0,0)] D [4760] [] [] [] [((0,0),(0,1))] [4762,4763,4764,4765] CONDITIONAL_S
Y_MEAS 4763 [(0,1)] HALF_D_PLUS_2 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
IDLE 4764 [(0,0)] HALF_D_PLUS_2 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
DISCARD 4765 [(0,1)] 0 [4760] [] [] [] [] [4762,4763,4764,4765] CONDITIONAL_S
IDLE 4766 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4767 [(1,0)] D [] [] [] [] [] [] none
MERGE 4768 [(1,0),(0,0)] D [] [4770,4771,4772,4773] [] [] [((0,0),(1,0))] [] none
DISCARD 4769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4770 [(1,0),(0,0)] D [4768] [] [] [] [((0,0),(1,0))] [4770,4771,4772,4773] CONDITIONAL_S
Y_MEAS 4771 [(1,0)] HALF_D_PLUS_2 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
IDLE 4772 [(0,0)] HALF_D_PLUS_2 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
DISCARD 4773 [(1,0)] 0 [4768] [] [] [] [] [4770,4771,4772,4773] CONDITIONAL_S
IDLE 4774 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4775 [(0,1)] D [] [] [] [] [] [] none
MERGE 4776 [(0,1),(0,0)] D [] [4778,4779,4780,4781] [] [] [((0,0),(0,1))] [] none
DISCARD 4777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4778 [(0,1),(0,0)] D [4776] [] [] [] [((0,0),(0,1))] [4778,4779,4780,4781] CONDITIONAL_S
Y_MEAS 4779 [(0,1)] HALF_D_PLUS_2 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
IDLE 4780 [(0,0)] HALF_D_PLUS_2 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
DISCARD 4781 [(0,1)] 0 [4776] [] [] [] [] [4778,4779,4780,4781] CONDITIONAL_S
IDLE 4782 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 4783 [(1,0)] D [] [] [] [] [] [] none
MERGE 4784 [(1,0),(0,0)] D [] [4786,4787,4788,4789] [] [] [((0,0),(1,0))] [] none
DISCARD 4785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4786 [(1,0),(0,0)] D [4784] [] [] [] [((0,0),(1,0))] [4786,4787,4788,4789] CONDITIONAL_S
Y_MEAS 4787 [(1,0)] HALF_D_PLUS_2 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
IDLE 4788 [(0,0)] HALF_D_PLUS_2 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
DISCARD 4789 [(1,0)] 0 [4784] [] [] [] [] [4786,4787,4788,4789] CONDITIONAL_S
IDLE 4790 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4791 [(0,1)] D [] [] [] [] [] [] none
MERGE 4792 [(0,1),(0,0)] D [] [4794,4795,4796,4797] [] [] [((0,0),(0,1))] [] none
DISCARD 4793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4794 [(0,1),(0,0)] D [4792] [] [] [] [((0,0),(0,1))] [4794,4795,4796,4797] CONDITIONAL_S
Y_MEAS 4795 [(0,1)] HALF_D_PLUS_2 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
IDLE 4796 [(0,0)] HALF_D_PLUS_2 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
DISCARD 4797 [(0,1)] 0 [4792] [] [] [] [] [4794,4795,4796,4797] CONDITIONAL_S
IDLE 4798 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4799 [(1,0)] D [] [] [] [] [] [] none
MERGE 4800 [(1,0),(0,0)] D [] [4802,4803,4804,4805] [] [] [((0,0),(1,0))] [] none
DISCARD 4801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4802 [(1,0),(0,0)] D [4800] [] [] [] [((0,0),(1,0))] [4802,4803,4804,4805] CONDITIONAL_S
Y_MEAS 4803 [(1,0)] HALF_D_PLUS_2 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
IDLE 4804 [(0,0)] HALF_D_PLUS_2 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
DISCARD 4805 [(1,0)] 0 [4800] [] [] [] [] [4802,4803,4804,4805] CONDITIONAL_S
IDLE 4806 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4807 [(0,1)] D [] [] [] [] [] [] none
MERGE 4808 [(0,1),(0,0)] D [] [4810,4811,4812,4813] [] [] [((0,0),(0,1))] [] none
DISCARD 4809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4810 [(0,1),(0,0)] D [4808] [] [] [] [((0,0),(0,1))] [4810,4811,4812,4813] CONDITIONAL_S
Y_MEAS 4811 [(0,1)] HALF_D_PLUS_2 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
IDLE 4812 [(0,0)] HALF_D_PLUS_2 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
DISCARD 4813 [(0,1)] 0 [4808] [] [] [] [] [4810,4811,4812,4813] CONDITIONAL_S
IDLE 4814 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4815 [(1,0)] D [] [] [] [] [] [] none
MERGE 4816 [(1,0),(0,0)] D [] [4818,4819,4820,4821] [] [] [((0,0),(1,0))] [] none
DISCARD 4817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4818 [(1,0),(0,0)] D [4816] [] [] [] [((0,0),(1,0))] [4818,4819,4820,4821] CONDITIONAL_S
Y_MEAS 4819 [(1,0)] HALF_D_PLUS_2 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
IDLE 4820 [(0,0)] HALF_D_PLUS_2 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
DISCARD 4821 [(1,0)] 0 [4816] [] [] [] [] [4818,4819,4820,4821] CONDITIONAL_S
IDLE 4822 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4823 [(0,1)] D [] [] [] [] [] [] none
MERGE 4824 [(0,1),(0,0)] D [] [4826,4827,4828,4829] [] [] [((0,0),(0,1))] [] none
DISCARD 4825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4826 [(0,1),(0,0)] D [4824] [] [] [] [((0,0),(0,1))] [4826,4827,4828,4829] CONDITIONAL_S
Y_MEAS 4827 [(0,1)] HALF_D_PLUS_2 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
IDLE 4828 [(0,0)] HALF_D_PLUS_2 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
DISCARD 4829 [(0,1)] 0 [4824] [] [] [] [] [4826,4827,4828,4829] CONDITIONAL_S
IDLE 4830 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4831 [(1,0)] D [] [] [] [] [] [] none
MERGE 4832 [(1,0),(0,0)] D [] [4834,4835,4836,4837] [] [] [((0,0),(1,0))] [] none
DISCARD 4833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4834 [(1,0),(0,0)] D [4832] [] [] [] [((0,0),(1,0))] [4834,4835,4836,4837] CONDITIONAL_S
Y_MEAS 4835 [(1,0)] HALF_D_PLUS_2 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
IDLE 4836 [(0,0)] HALF_D_PLUS_2 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
DISCARD 4837 [(1,0)] 0 [4832] [] [] [] [] [4834,4835,4836,4837] CONDITIONAL_S
IDLE 4838 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4839 [(0,1)] D [] [] [] [] [] [] none
MERGE 4840 [(0,1),(0,0)] D [] [4842,4843,4844,4845] [] [] [((0,0),(0,1))] [] none
DISCARD 4841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4842 [(0,1),(0,0)] D [4840] [] [] [] [((0,0),(0,1))] [4842,4843,4844,4845] CONDITIONAL_S
Y_MEAS 4843 [(0,1)] HALF_D_PLUS_2 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
IDLE 4844 [(0,0)] HALF_D_PLUS_2 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
DISCARD 4845 [(0,1)] 0 [4840] [] [] [] [] [4842,4843,4844,4845] CONDITIONAL_S
IDLE 4846 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4847 [(1,0)] D [] [] [] [] [] [] none
MERGE 4848 [(1,0),(0,0)] D [] [4850,4851,4852,4853] [] [] [((0,0),(1,0))] [] none
DISCARD 4849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4850 [(1,0),(0,0)] D [4848] [] [] [] [((0,0),(1,0))] [4850,4851,4852,4853] CONDITIONAL_S
Y_MEAS 4851 [(1,0)] HALF_D_PLUS_2 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
IDLE 4852 [(0,0)] HALF_D_PLUS_2 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
DISCARD 4853 [(1,0)] 0 [4848] [] [] [] [] [4850,4851,4852,4853] CONDITIONAL_S
IDLE 4854 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4855 [(0,1)] D [] [] [] [] [] [] none
MERGE 4856 [(0,1),(0,0)] D [] [4858,4859,4860,4861] [] [] [((0,0),(0,1))] [] none
DISCARD 4857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4858 [(0,1),(0,0)] D [4856] [] [] [] [((0,0),(0,1))] [4858,4859,4860,4861] CONDITIONAL_S
Y_MEAS 4859 [(0,1)] HALF_D_PLUS_2 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
IDLE 4860 [(0,0)] HALF_D_PLUS_2 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
DISCARD 4861 [(0,1)] 0 [4856] [] [] [] [] [4858,4859,4860,4861] CONDITIONAL_S
IDLE 4862 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 4863 [(1,0)] D [] [] [] [] [] [] none
MERGE 4864 [(1,0),(0,0)] D [] [4866,4867,4868,4869] [] [] [((0,0),(1,0))] [] none
DISCARD 4865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4866 [(1,0),(0,0)] D [4864] [] [] [] [((0,0),(1,0))] [4866,4867,4868,4869] CONDITIONAL_S
Y_MEAS 4867 [(1,0)] HALF_D_PLUS_2 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
IDLE 4868 [(0,0)] HALF_D_PLUS_2 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
DISCARD 4869 [(1,0)] 0 [4864] [] [] [] [] [4866,4867,4868,4869] CONDITIONAL_S
IDLE 4870 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4871 [(0,1)] D [] [] [] [] [] [] none
MERGE 4872 [(0,1),(0,0)] D [] [4874,4875,4876,4877] [] [] [((0,0),(0,1))] [] none
DISCARD 4873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4874 [(0,1),(0,0)] D [4872] [] [] [] [((0,0),(0,1))] [4874,4875,4876,4877] CONDITIONAL_S
Y_MEAS 4875 [(0,1)] HALF_D_PLUS_2 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
IDLE 4876 [(0,0)] HALF_D_PLUS_2 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
DISCARD 4877 [(0,1)] 0 [4872] [] [] [] [] [4874,4875,4876,4877] CONDITIONAL_S
IDLE 4878 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4879 [(1,0)] D [] [] [] [] [] [] none
MERGE 4880 [(1,0),(0,0)] D [] [4882,4883,4884,4885] [] [] [((0,0),(1,0))] [] none
DISCARD 4881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4882 [(1,0),(0,0)] D [4880] [] [] [] [((0,0),(1,0))] [4882,4883,4884,4885] CONDITIONAL_S
Y_MEAS 4883 [(1,0)] HALF_D_PLUS_2 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
IDLE 4884 [(0,0)] HALF_D_PLUS_2 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
DISCARD 4885 [(1,0)] 0 [4880] [] [] [] [] [4882,4883,4884,4885] CONDITIONAL_S
IDLE 4886 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4887 [(0,1)] D [] [] [] [] [] [] none
MERGE 4888 [(0,1),(0,0)] D [] [4890,4891,4892,4893] [] [] [((0,0),(0,1))] [] none
DISCARD 4889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4890 [(0,1),(0,0)] D [4888] [] [] [] [((0,0),(0,1))] [4890,4891,4892,4893] CONDITIONAL_S
Y_MEAS 4891 [(0,1)] HALF_D_PLUS_2 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
IDLE 4892 [(0,0)] HALF_D_PLUS_2 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
DISCARD 4893 [(0,1)] 0 [4888] [] [] [] [] [4890,4891,4892,4893] CONDITIONAL_S
IDLE 4894 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4895 [(1,0)] D [] [] [] [] [] [] none
MERGE 4896 [(1,0),(0,0)] D [] [4898,4899,4900,4901] [] [] [((0,0),(1,0))] [] none
DISCARD 4897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4898 [(1,0),(0,0)] D [4896] [] [] [] [((0,0),(1,0))] [4898,4899,4900,4901] CONDITIONAL_S
Y_MEAS 4899 [(1,0)] HALF_D_PLUS_2 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
IDLE 4900 [(0,0)] HALF_D_PLUS_2 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
DISCARD 4901 [(1,0)] 0 [4896] [] [] [] [] [4898,4899,4900,4901] CONDITIONAL_S
IDLE 4902 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4903 [(0,1)] D [] [] [] [] [] [] none
MERGE 4904 [(0,1),(0,0)] D [] [4906,4907,4908,4909] [] [] [((0,0),(0,1))] [] none
DISCARD 4905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4906 [(0,1),(0,0)] D [4904] [] [] [] [((0,0),(0,1))] [4906,4907,4908,4909] CONDITIONAL_S
Y_MEAS 4907 [(0,1)] HALF_D_PLUS_2 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
IDLE 4908 [(0,0)] HALF_D_PLUS_2 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
DISCARD 4909 [(0,1)] 0 [4904] [] [] [] [] [4906,4907,4908,4909] CONDITIONAL_S
IDLE 4910 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4911 [(1,0)] D [] [] [] [] [] [] none
MERGE 4912 [(1,0),(0,0)] D [] [4914,4915,4916,4917] [] [] [((0,0),(1,0))] [] none
DISCARD 4913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4914 [(1,0),(0,0)] D [4912] [] [] [] [((0,0),(1,0))] [4914,4915,4916,4917] CONDITIONAL_S
Y_MEAS 4915 [(1,0)] HALF_D_PLUS_2 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
IDLE 4916 [(0,0)] HALF_D_PLUS_2 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
DISCARD 4917 [(1,0)] 0 [4912] [] [] [] [] [4914,4915,4916,4917] CONDITIONAL_S
IDLE 4918 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4919 [(0,1)] D [] [] [] [] [] [] none
MERGE 4920 [(0,1),(0,0)] D [] [4922,4923,4924,4925] [] [] [((0,0),(0,1))] [] none
DISCARD 4921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4922 [(0,1),(0,0)] D [4920] [] [] [] [((0,0),(0,1))] [4922,4923,4924,4925] CONDITIONAL_S
Y_MEAS 4923 [(0,1)] HALF_D_PLUS_2 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
IDLE 4924 [(0,0)] HALF_D_PLUS_2 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
DISCARD 4925 [(0,1)] 0 [4920] [] [] [] [] [4922,4923,4924,4925] CONDITIONAL_S
IDLE 4926 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4927 [(1,0)] D [] [] [] [] [] [] none
MERGE 4928 [(1,0),(0,0)] D [] [4930,4931,4932,4933] [] [] [((0,0),(1,0))] [] none
DISCARD 4929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4930 [(1,0),(0,0)] D [4928] [] [] [] [((0,0),(1,0))] [4930,4931,4932,4933] CONDITIONAL_S
Y_MEAS 4931 [(1,0)] HALF_D_PLUS_2 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
IDLE 4932 [(0,0)] HALF_D_PLUS_2 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
DISCARD 4933 [(1,0)] 0 [4928] [] [] [] [] [4930,4931,4932,4933] CONDITIONAL_S
IDLE 4934 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4935 [(0,1)] D [] [] [] [] [] [] none
MERGE 4936 [(0,1),(0,0)] D [] [4938,4939,4940,4941] [] [] [((0,0),(0,1))] [] none
DISCARD 4937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4938 [(0,1),(0,0)] D [4936] [] [] [] [((0,0),(0,1))] [4938,4939,4940,4941] CONDITIONAL_S
Y_MEAS 4939 [(0,1)] HALF_D_PLUS_2 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
IDLE 4940 [(0,0)] HALF_D_PLUS_2 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
DISCARD 4941 [(0,1)] 0 [4936] [] [] [] [] [4938,4939,4940,4941] CONDITIONAL_S
IDLE 4942 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4943 [(1,0)] D [] [] [] [] [] [] none
MERGE 4944 [(1,0),(0,0)] D [] [4946,4947,4948,4949] [] [] [((0,0),(1,0))] [] none
DISCARD 4945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4946 [(1,0),(0,0)] D [4944] [] [] [] [((0,0),(1,0))] [4946,4947,4948,4949] CONDITIONAL_S
Y_MEAS 4947 [(1,0)] HALF_D_PLUS_2 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
IDLE 4948 [(0,0)] HALF_D_PLUS_2 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
DISCARD 4949 [(1,0)] 0 [4944] [] [] [] [] [4946,4947,4948,4949] CONDITIONAL_S
IDLE 4950 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4951 [(0,1)] D [] [] [] [] [] [] none
MERGE 4952 [(0,1),(0,0)] D [] [4954,4955,4956,4957] [] [] [((0,0),(0,1))] [] none
DISCARD 4953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4954 [(0,1),(0,0)] D [4952] [] [] [] [((0,0),(0,1))] [4954,4955,4956,4957] CONDITIONAL_S
Y_MEAS 4955 [(0,1)] HALF_D_PLUS_2 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
IDLE 4956 [(0,0)] HALF_D_PLUS_2 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
DISCARD 4957 [(0,1)] 0 [4952] [] [] [] [] [4954,4955,4956,4957] CONDITIONAL_S
IDLE 4958 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 4959 [(1,0)] D [] [] [] [] [] [] none
MERGE 4960 [(1,0),(0,0)] D [] [4962,4963,4964,4965] [] [] [((0,0),(1,0))] [] none
DISCARD 4961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4962 [(1,0),(0,0)] D [4960] [] [] [] [((0,0),(1,0))] [4962,4963,4964,4965] CONDITIONAL_S
Y_MEAS 4963 [(1,0)] HALF_D_PLUS_2 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
IDLE 4964 [(0,0)] HALF_D_PLUS_2 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
DISCARD 4965 [(1,0)] 0 [4960] [] [] [] [] [4962,4963,4964,4965] CONDITIONAL_S
IDLE 4966 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4967 [(0,1)] D [] [] [] [] [] [] none
MERGE 4968 [(0,1),(0,0)] D [] [4970,4971,4972,4973] [] [] [((0,0),(0,1))] [] none
DISCARD 4969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4970 [(0,1),(0,0)] D [4968] [] [] [] [((0,0),(0,1))] [4970,4971,4972,4973] CONDITIONAL_S
Y_MEAS 4971 [(0,1)] HALF_D_PLUS_2 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
IDLE 4972 [(0,0)] HALF_D_PLUS_2 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
DISCARD 4973 [(0,1)] 0 [4968] [] [] [] [] [4970,4971,4972,4973] CONDITIONAL_S
IDLE 4974 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4975 [(1,0)] D [] [] [] [] [] [] none
MERGE 4976 [(1,0),(0,0)] D [] [4978,4979,4980,4981] [] [] [((0,0),(1,0))] [] none
DISCARD 4977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4978 [(1,0),(0,0)] D [4976] [] [] [] [((0,0),(1,0))] [4978,4979,4980,4981] CONDITIONAL_S
Y_MEAS 4979 [(1,0)] HALF_D_PLUS_2 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
IDLE 4980 [(0,0)] HALF_D_PLUS_2 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
DISCARD 4981 [(1,0)] 0 [4976] [] [] [] [] [4978,4979,4980,4981] CONDITIONAL_S
IDLE 4982 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4983 [(0,1)] D [] [] [] [] [] [] none
MERGE 4984 [(0,1),(0,0)] D [] [4986,4987,4988,4989] [] [] [((0,0),(0,1))] [] none
DISCARD 4985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4986 [(0,1),(0,0)] D [4984] [] [] [] [((0,0),(0,1))] [4986,4987,4988,4989] CONDITIONAL_S
Y_MEAS 4987 [(0,1)] HALF_D_PLUS_2 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
IDLE 4988 [(0,0)] HALF_D_PLUS_2 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
DISCARD 4989 [(0,1)] 0 [4984] [] [] [] [] [4986,4987,4988,4989] CONDITIONAL_S
IDLE 4990 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 4991 [(1,0)] D [] [] [] [] [] [] none
MERGE 4992 [(1,0),(0,0)] D [] [4994,4995,4996,4997] [] [] [((0,0),(1,0))] [] none
DISCARD 4993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4994 [(1,0),(0,0)] D [4992] [] [] [] [((0,0),(1,0))] [4994,4995,4996,4997] CONDITIONAL_S
Y_MEAS 4995 [(1,0)] HALF_D_PLUS_2 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
IDLE 4996 [(0,0)] HALF_D_PLUS_2 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
DISCARD 4997 [(1,0)] 0 [4992] [] [] [] [] [4994,4995,4996,4997] CONDITIONAL_S
IDLE 4998 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4999 [(0,1)] D [] [] [] [] [] [] none
MERGE 5000 [(0,1),(0,0)] D [] [5002,5003,5004,5005] [] [] [((0,0),(0,1))] [] none
DISCARD 5001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5002 [(0,1),(0,0)] D [5000] [] [] [] [((0,0),(0,1))] [5002,5003,5004,5005] CONDITIONAL_S
Y_MEAS 5003 [(0,1)] HALF_D_PLUS_2 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
IDLE 5004 [(0,0)] HALF_D_PLUS_2 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
DISCARD 5005 [(0,1)] 0 [5000] [] [] [] [] [5002,5003,5004,5005] CONDITIONAL_S
IDLE 5006 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5007 [(1,0)] D [] [] [] [] [] [] none
MERGE 5008 [(1,0),(0,0)] D [] [5010,5011,5012,5013] [] [] [((0,0),(1,0))] [] none
DISCARD 5009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5010 [(1,0),(0,0)] D [5008] [] [] [] [((0,0),(1,0))] [5010,5011,5012,5013] CONDITIONAL_S
Y_MEAS 5011 [(1,0)] HALF_D_PLUS_2 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
IDLE 5012 [(0,0)] HALF_D_PLUS_2 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
DISCARD 5013 [(1,0)] 0 [5008] [] [] [] [] [5010,5011,5012,5013] CONDITIONAL_S
IDLE 5014 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 5015 [(0,1)] D [] [] [] [] [] [] none
MERGE 5016 [(0,1),(0,0)] D [] [5018,5019,5020,5021] [] [] [((0,0),(0,1))] [] none
DISCARD 5017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5018 [(0,1),(0,0)] D [5016] [] [] [] [((0,0),(0,1))] [5018,5019,5020,5021] CONDITIONAL_S
Y_MEAS 5019 [(0,1)] HALF_D_PLUS_2 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
IDLE 5020 [(0,0)] HALF_D_PLUS_2 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
DISCARD 5021 [(0,1)] 0 [5016] [] [] [] [] [5018,5019,5020,5021] CONDITIONAL_S
IDLE 5022 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5023 [(1,0)] D [] [] [] [] [] [] none
MERGE 5024 [(1,0),(0,0)] D [] [5026,5027,5028,5029] [] [] [((0,0),(1,0))] [] none
DISCARD 5025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5026 [(1,0),(0,0)] D [5024] [] [] [] [((0,0),(1,0))] [5026,5027,5028,5029] CONDITIONAL_S
Y_MEAS 5027 [(1,0)] HALF_D_PLUS_2 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
IDLE 5028 [(0,0)] HALF_D_PLUS_2 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
DISCARD 5029 [(1,0)] 0 [5024] [] [] [] [] [5026,5027,5028,5029] CONDITIONAL_S
IDLE 5030 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5031 [(0,1)] D [] [] [] [] [] [] none
MERGE 5032 [(0,1),(0,0)] D [] [5034,5035,5036,5037] [] [] [((0,0),(0,1))] [] none
DISCARD 5033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5034 [(0,1),(0,0)] D [5032] [] [] [] [((0,0),(0,1))] [5034,5035,5036,5037] CONDITIONAL_S
Y_MEAS 5035 [(0,1)] HALF_D_PLUS_2 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
IDLE 5036 [(0,0)] HALF_D_PLUS_2 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
DISCARD 5037 [(0,1)] 0 [5032] [] [] [] [] [5034,5035,5036,5037] CONDITIONAL_S
IDLE 5038 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 5039 [(1,0)] D [] [] [] [] [] [] none
MERGE 5040 [(1,0),(0,0)] D [] [5042,5043,5044,5045] [] [] [((0,0),(1,0))] [] none
DISCARD 5041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5042 [(1,0),(0,0)] D [5040] [] [] [] [((0,0),(1,0))] [5042,5043,5044,5045] CONDITIONAL_S
Y_MEAS 5043 [(1,0)] HALF_D_PLUS_2 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
IDLE 5044 [(0,0)] HALF_D_PLUS_2 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
DISCARD 5045 [(1,0)] 0 [5040] [] [] [] [] [5042,5043,5044,5045] CONDITIONAL_S
IDLE 5046 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5047 [(0,1)] D [] [] [] [] [] [] none
MERGE 5048 [(0,1),(0,0)] D [] [5050,5051,5052,5053] [] [] [((0,0),(0,1))] [] none
DISCARD 5049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5050 [(0,1),(0,0)] D [5048] [] [] [] [((0,0),(0,1))] [5050,5051,5052,5053] CONDITIONAL_S
Y_MEAS 5051 [(0,1)] HALF_D_PLUS_2 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
IDLE 5052 [(0,0)] HALF_D_PLUS_2 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
DISCARD 5053 [(0,1)] 0 [5048] [] [] [] [] [5050,5051,5052,5053] CONDITIONAL_S
IDLE 5054 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5055 [(1,0)] D [] [] [] [] [] [] none
MERGE 5056 [(1,0),(0,0)] D [] [5058,5059,5060,5061] [] [] [((0,0),(1,0))] [] none
DISCARD 5057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5058 [(1,0),(0,0)] D [5056] [] [] [] [((0,0),(1,0))] [5058,5059,5060,5061] CONDITIONAL_S
Y_MEAS 5059 [(1,0)] HALF_D_PLUS_2 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
IDLE 5060 [(0,0)] HALF_D_PLUS_2 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
DISCARD 5061 [(1,0)] 0 [5056] [] [] [] [] [5058,5059,5060,5061] CONDITIONAL_S
IDLE 5062 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5063 [(0,1)] D [] [] [] [] [] [] none
MERGE 5064 [(0,1),(0,0)] D [] [5066,5067,5068,5069] [] [] [((0,0),(0,1))] [] none
DISCARD 5065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5066 [(0,1),(0,0)] D [5064] [] [] [] [((0,0),(0,1))] [5066,5067,5068,5069] CONDITIONAL_S
Y_MEAS 5067 [(0,1)] HALF_D_PLUS_2 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
IDLE 5068 [(0,0)] HALF_D_PLUS_2 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
DISCARD 5069 [(0,1)] 0 [5064] [] [] [] [] [5066,5067,5068,5069] CONDITIONAL_S
IDLE 5070 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5071 [(1,0)] D [] [] [] [] [] [] none
MERGE 5072 [(1,0),(0,0)] D [] [5074,5075,5076,5077] [] [] [((0,0),(1,0))] [] none
DISCARD 5073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5074 [(1,0),(0,0)] D [5072] [] [] [] [((0,0),(1,0))] [5074,5075,5076,5077] CONDITIONAL_S
Y_MEAS 5075 [(1,0)] HALF_D_PLUS_2 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
IDLE 5076 [(0,0)] HALF_D_PLUS_2 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
DISCARD 5077 [(1,0)] 0 [5072] [] [] [] [] [5074,5075,5076,5077] CONDITIONAL_S
IDLE 5078 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 5079 [(0,1)] D [] [] [] [] [] [] none
MERGE 5080 [(0,1),(0,0)] D [] [5082,5083,5084,5085] [] [] [((0,0),(0,1))] [] none
DISCARD 5081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5082 [(0,1),(0,0)] D [5080] [] [] [] [((0,0),(0,1))] [5082,5083,5084,5085] CONDITIONAL_S
Y_MEAS 5083 [(0,1)] HALF_D_PLUS_2 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
IDLE 5084 [(0,0)] HALF_D_PLUS_2 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
DISCARD 5085 [(0,1)] 0 [5080] [] [] [] [] [5082,5083,5084,5085] CONDITIONAL_S
IDLE 5086 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5087 [(1,0)] D [] [] [] [] [] [] none
MERGE 5088 [(1,0),(0,0)] D [] [5090,5091,5092,5093] [] [] [((0,0),(1,0))] [] none
DISCARD 5089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5090 [(1,0),(0,0)] D [5088] [] [] [] [((0,0),(1,0))] [5090,5091,5092,5093] CONDITIONAL_S
Y_MEAS 5091 [(1,0)] HALF_D_PLUS_2 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
IDLE 5092 [(0,0)] HALF_D_PLUS_2 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
DISCARD 5093 [(1,0)] 0 [5088] [] [] [] [] [5090,5091,5092,5093] CONDITIONAL_S
IDLE 5094 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 5095 [(0,1)] D [] [] [] [] [] [] none
MERGE 5096 [(0,1),(0,0)] D [] [5098,5099,5100,5101] [] [] [((0,0),(0,1))] [] none
DISCARD 5097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5098 [(0,1),(0,0)] D [5096] [] [] [] [((0,0),(0,1))] [5098,5099,5100,5101] CONDITIONAL_S
Y_MEAS 5099 [(0,1)] HALF_D_PLUS_2 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
IDLE 5100 [(0,0)] HALF_D_PLUS_2 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
DISCARD 5101 [(0,1)] 0 [5096] [] [] [] [] [5098,5099,5100,5101] CONDITIONAL_S
IDLE 5102 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5103 [(1,0)] D [] [] [] [] [] [] none
MERGE 5104 [(1,0),(0,0)] D [] [5106,5107,5108,5109] [] [] [((0,0),(1,0))] [] none
DISCARD 5105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5106 [(1,0),(0,0)] D [5104] [] [] [] [((0,0),(1,0))] [5106,5107,5108,5109] CONDITIONAL_S
Y_MEAS 5107 [(1,0)] HALF_D_PLUS_2 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
IDLE 5108 [(0,0)] HALF_D_PLUS_2 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
DISCARD 5109 [(1,0)] 0 [5104] [] [] [] [] [5106,5107,5108,5109] CONDITIONAL_S
IDLE 5110 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5111 [(0,1)] D [] [] [] [] [] [] none
MERGE 5112 [(0,1),(0,0)] D [] [5114,5115,5116,5117] [] [] [((0,0),(0,1))] [] none
DISCARD 5113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5114 [(0,1),(0,0)] D [5112] [] [] [] [((0,0),(0,1))] [5114,5115,5116,5117] CONDITIONAL_S
Y_MEAS 5115 [(0,1)] HALF_D_PLUS_2 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
IDLE 5116 [(0,0)] HALF_D_PLUS_2 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
DISCARD 5117 [(0,1)] 0 [5112] [] [] [] [] [5114,5115,5116,5117] CONDITIONAL_S
IDLE 5118 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5119 [(1,0)] D [] [] [] [] [] [] none
MERGE 5120 [(1,0),(0,0)] D [] [5122,5123,5124,5125] [] [] [((0,0),(1,0))] [] none
DISCARD 5121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5122 [(1,0),(0,0)] D [5120] [] [] [] [((0,0),(1,0))] [5122,5123,5124,5125] CONDITIONAL_S
Y_MEAS 5123 [(1,0)] HALF_D_PLUS_2 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
IDLE 5124 [(0,0)] HALF_D_PLUS_2 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
DISCARD 5125 [(1,0)] 0 [5120] [] [] [] [] [5122,5123,5124,5125] CONDITIONAL_S
IDLE 5126 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5127 [(0,1)] D [] [] [] [] [] [] none
MERGE 5128 [(0,1),(0,0)] D [] [5130,5131,5132,5133] [] [] [((0,0),(0,1))] [] none
DISCARD 5129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5130 [(0,1),(0,0)] D [5128] [] [] [] [((0,0),(0,1))] [5130,5131,5132,5133] CONDITIONAL_S
Y_MEAS 5131 [(0,1)] HALF_D_PLUS_2 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
IDLE 5132 [(0,0)] HALF_D_PLUS_2 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
DISCARD 5133 [(0,1)] 0 [5128] [] [] [] [] [5130,5131,5132,5133] CONDITIONAL_S
IDLE 5134 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5135 [(1,0)] D [] [] [] [] [] [] none
MERGE 5136 [(1,0),(0,0)] D [] [5138,5139,5140,5141] [] [] [((0,0),(1,0))] [] none
DISCARD 5137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5138 [(1,0),(0,0)] D [5136] [] [] [] [((0,0),(1,0))] [5138,5139,5140,5141] CONDITIONAL_S
Y_MEAS 5139 [(1,0)] HALF_D_PLUS_2 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
IDLE 5140 [(0,0)] HALF_D_PLUS_2 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
DISCARD 5141 [(1,0)] 0 [5136] [] [] [] [] [5138,5139,5140,5141] CONDITIONAL_S
IDLE 5142 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5143 [(0,1)] D [] [] [] [] [] [] none
MERGE 5144 [(0,1),(0,0)] D [] [5146,5147,5148,5149] [] [] [((0,0),(0,1))] [] none
DISCARD 5145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5146 [(0,1),(0,0)] D [5144] [] [] [] [((0,0),(0,1))] [5146,5147,5148,5149] CONDITIONAL_S
Y_MEAS 5147 [(0,1)] HALF_D_PLUS_2 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
IDLE 5148 [(0,0)] HALF_D_PLUS_2 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
DISCARD 5149 [(0,1)] 0 [5144] [] [] [] [] [5146,5147,5148,5149] CONDITIONAL_S
IDLE 5150 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5151 [(1,0)] D [] [] [] [] [] [] none
MERGE 5152 [(1,0),(0,0)] D [] [5154,5155,5156,5157] [] [] [((0,0),(1,0))] [] none
DISCARD 5153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5154 [(1,0),(0,0)] D [5152] [] [] [] [((0,0),(1,0))] [5154,5155,5156,5157] CONDITIONAL_S
Y_MEAS 5155 [(1,0)] HALF_D_PLUS_2 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
IDLE 5156 [(0,0)] HALF_D_PLUS_2 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
DISCARD 5157 [(1,0)] 0 [5152] [] [] [] [] [5154,5155,5156,5157] CONDITIONAL_S
IDLE 5158 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5159 [(0,1)] D [] [] [] [] [] [] none
MERGE 5160 [(0,1),(0,0)] D [] [5162,5163,5164,5165] [] [] [((0,0),(0,1))] [] none
DISCARD 5161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5162 [(0,1),(0,0)] D [5160] [] [] [] [((0,0),(0,1))] [5162,5163,5164,5165] CONDITIONAL_S
Y_MEAS 5163 [(0,1)] HALF_D_PLUS_2 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
IDLE 5164 [(0,0)] HALF_D_PLUS_2 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
DISCARD 5165 [(0,1)] 0 [5160] [] [] [] [] [5162,5163,5164,5165] CONDITIONAL_S
IDLE 5166 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5167 [(1,0)] D [] [] [] [] [] [] none
MERGE 5168 [(1,0),(0,0)] D [] [5170,5171,5172,5173] [] [] [((0,0),(1,0))] [] none
DISCARD 5169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5170 [(1,0),(0,0)] D [5168] [] [] [] [((0,0),(1,0))] [5170,5171,5172,5173] CONDITIONAL_S
Y_MEAS 5171 [(1,0)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5172 [(0,0)] HALF_D_PLUS_2 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
DISCARD 5173 [(1,0)] 0 [5168] [] [] [] [] [5170,5171,5172,5173] CONDITIONAL_S
IDLE 5174 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5175 [(0,1)] D [] [] [] [] [] [] none
MERGE 5176 [(0,1),(0,0)] D [] [5178,5179,5180,5181] [] [] [((0,0),(0,1))] [] none
DISCARD 5177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5178 [(0,1),(0,0)] D [5176] [] [] [] [((0,0),(0,1))] [5178,5179,5180,5181] CONDITIONAL_S
Y_MEAS 5179 [(0,1)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
IDLE 5180 [(0,0)] HALF_D_PLUS_2 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
DISCARD 5181 [(0,1)] 0 [5176] [] [] [] [] [5178,5179,5180,5181] CONDITIONAL_S
IDLE 5182 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5183 [(1,0)] D [] [] [] [] [] [] none
MERGE 5184 [(1,0),(0,0)] D [] [5186,5187,5188,5189] [] [] [((0,0),(1,0))] [] none
DISCARD 5185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5186 [(1,0),(0,0)] D [5184] [] [] [] [((0,0),(1,0))] [5186,5187,5188,5189] CONDITIONAL_S
Y_MEAS 5187 [(1,0)] HALF_D_PLUS_2 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
IDLE 5188 [(0,0)] HALF_D_PLUS_2 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
DISCARD 5189 [(1,0)] 0 [5184] [] [] [] [] [5186,5187,5188,5189] CONDITIONAL_S
IDLE 5190 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5191 [(0,1)] D [] [] [] [] [] [] none
MERGE 5192 [(0,1),(0,0)] D [] [5194,5195,5196,5197] [] [] [((0,0),(0,1))] [] none
DISCARD 5193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5194 [(0,1),(0,0)] D [5192] [] [] [] [((0,0),(0,1))] [5194,5195,5196,5197] CONDITIONAL_S
Y_MEAS 5195 [(0,1)] HALF_D_PLUS_2 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
IDLE 5196 [(0,0)] HALF_D_PLUS_2 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
DISCARD 5197 [(0,1)] 0 [5192] [] [] [] [] [5194,5195,5196,5197] CONDITIONAL_S
IDLE 5198 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 5199 [(1,0)] D [] [] [] [] [] [] none
MERGE 5200 [(1,0),(0,0)] D [] [5202,5203,5204,5205] [] [] [((0,0),(1,0))] [] none
DISCARD 5201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5202 [(1,0),(0,0)] D [5200] [] [] [] [((0,0),(1,0))] [5202,5203,5204,5205] CONDITIONAL_S
Y_MEAS 5203 [(1,0)] HALF_D_PLUS_2 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
IDLE 5204 [(0,0)] HALF_D_PLUS_2 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
DISCARD 5205 [(1,0)] 0 [5200] [] [] [] [] [5202,5203,5204,5205] CONDITIONAL_S
IDLE 5206 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 5207 [(0,1)] D [] [] [] [] [] [] none
MERGE 5208 [(0,1),(0,0)] D [] [5210,5211,5212,5213] [] [] [((0,0),(0,1))] [] none
DISCARD 5209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5210 [(0,1),(0,0)] D [5208] [] [] [] [((0,0),(0,1))] [5210,5211,5212,5213] CONDITIONAL_S
Y_MEAS 5211 [(0,1)] HALF_D_PLUS_2 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
IDLE 5212 [(0,0)] HALF_D_PLUS_2 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
DISCARD 5213 [(0,1)] 0 [5208] [] [] [] [] [5210,5211,5212,5213] CONDITIONAL_S
IDLE 5214 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5215 [(1,0)] D [] [] [] [] [] [] none
MERGE 5216 [(1,0),(0,0)] D [] [5218,5219,5220,5221] [] [] [((0,0),(1,0))] [] none
DISCARD 5217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5218 [(1,0),(0,0)] D [5216] [] [] [] [((0,0),(1,0))] [5218,5219,5220,5221] CONDITIONAL_S
Y_MEAS 5219 [(1,0)] HALF_D_PLUS_2 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
IDLE 5220 [(0,0)] HALF_D_PLUS_2 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
DISCARD 5221 [(1,0)] 0 [5216] [] [] [] [] [5218,5219,5220,5221] CONDITIONAL_S
IDLE 5222 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5223 [(0,1)] D [] [] [] [] [] [] none
MERGE 5224 [(0,1),(0,0)] D [] [5226,5227,5228,5229] [] [] [((0,0),(0,1))] [] none
DISCARD 5225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5226 [(0,1),(0,0)] D [5224] [] [] [] [((0,0),(0,1))] [5226,5227,5228,5229] CONDITIONAL_S
Y_MEAS 5227 [(0,1)] HALF_D_PLUS_2 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
IDLE 5228 [(0,0)] HALF_D_PLUS_2 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
DISCARD 5229 [(0,1)] 0 [5224] [] [] [] [] [5226,5227,5228,5229] CONDITIONAL_S
IDLE 5230 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5231 [(1,0)] D [] [] [] [] [] [] none
MERGE 5232 [(1,0),(0,0)] D [] [5234,5235,5236,5237] [] [] [((0,0),(1,0))] [] none
DISCARD 5233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5234 [(1,0),(0,0)] D [5232] [] [] [] [((0,0),(1,0))] [5234,5235,5236,5237] CONDITIONAL_S
Y_MEAS 5235 [(1,0)] HALF_D_PLUS_2 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
IDLE 5236 [(0,0)] HALF_D_PLUS_2 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
DISCARD 5237 [(1,0)] 0 [5232] [] [] [] [] [5234,5235,5236,5237] CONDITIONAL_S
IDLE 5238 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 5239 [(0,1)] D [] [] [] [] [] [] none
MERGE 5240 [(0,1),(0,0)] D [] [5242,5243,5244,5245] [] [] [((0,0),(0,1))] [] none
DISCARD 5241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5242 [(0,1),(0,0)] D [5240] [] [] [] [((0,0),(0,1))] [5242,5243,5244,5245] CONDITIONAL_S
Y_MEAS 5243 [(0,1)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5244 [(0,0)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
DISCARD 5245 [(0,1)] 0 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5246 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 5247 [(1,0)] D [] [] [] [] [] [] none
MERGE 5248 [(1,0),(0,0)] D [] [5250,5251,5252,5253] [] [] [((0,0),(1,0))] [] none
DISCARD 5249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5250 [(1,0),(0,0)] D [5248] [] [] [] [((0,0),(1,0))] [5250,5251,5252,5253] CONDITIONAL_S
Y_MEAS 5251 [(1,0)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5252 [(0,0)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
DISCARD 5253 [(1,0)] 0 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5254 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5255 [(0,1)] D [] [] [] [] [] [] none
MERGE 5256 [(0,1),(0,0)] D [] [5258,5259,5260,5261] [] [] [((0,0),(0,1))] [] none
DISCARD 5257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5258 [(0,1),(0,0)] D [5256] [] [] [] [((0,0),(0,1))] [5258,5259,5260,5261] CONDITIONAL_S
Y_MEAS 5259 [(0,1)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5260 [(0,0)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
DISCARD 5261 [(0,1)] 0 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5262 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5263 [(1,0)] D [] [] [] [] [] [] none
MERGE 5264 [(1,0),(0,0)] D [] [5266,5267,5268,5269] [] [] [((0,0),(1,0))] [] none
DISCARD 5265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5266 [(1,0),(0,0)] D [5264] [] [] [] [((0,0),(1,0))] [5266,5267,5268,5269] CONDITIONAL_S
Y_MEAS 5267 [(1,0)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5268 [(0,0)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
DISCARD 5269 [(1,0)] 0 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5270 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 5271 [(0,1)] D [] [] [] [] [] [] none
MERGE 5272 [(0,1),(0,0)] D [] [5274,5275,5276,5277] [] [] [((0,0),(0,1))] [] none
DISCARD 5273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5274 [(0,1),(0,0)] D [5272] [] [] [] [((0,0),(0,1))] [5274,5275,5276,5277] CONDITIONAL_S
Y_MEAS 5275 [(0,1)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5276 [(0,0)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
DISCARD 5277 [(0,1)] 0 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5278 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5279 [(1,0)] D [] [] [] [] [] [] none
MERGE 5280 [(1,0),(0,0)] D [] [5282,5283,5284,5285] [] [] [((0,0),(1,0))] [] none
DISCARD 5281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5282 [(1,0),(0,0)] D [5280] [] [] [] [((0,0),(1,0))] [5282,5283,5284,5285] CONDITIONAL_S
Y_MEAS 5283 [(1,0)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5284 [(0,0)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
DISCARD 5285 [(1,0)] 0 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5286 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 5287 [(0,1)] D [] [] [] [] [] [] none
MERGE 5288 [(0,1),(0,0)] D [] [5290,5291,5292,5293] [] [] [((0,0),(0,1))] [] none
DISCARD 5289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5290 [(0,1),(0,0)] D [5288] [] [] [] [((0,0),(0,1))] [5290,5291,5292,5293] CONDITIONAL_S
Y_MEAS 5291 [(0,1)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5292 [(0,0)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
DISCARD 5293 [(0,1)] 0 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5294 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5295 [(1,0)] D [] [] [] [] [] [] none
MERGE 5296 [(1,0),(0,0)] D [] [5298,5299,5300,5301] [] [] [((0,0),(1,0))] [] none
DISCARD 5297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5298 [(1,0),(0,0)] D [5296] [] [] [] [((0,0),(1,0))] [5298,5299,5300,5301] CONDITIONAL_S
Y_MEAS 5299 [(1,0)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5300 [(0,0)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
DISCARD 5301 [(1,0)] 0 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5302 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5303 [(0,1)] D [] [] [] [] [] [] none
MERGE 5304 [(0,1),(0,0)] D [] [5306,5307,5308,5309] [] [] [((0,0),(0,1))] [] none
DISCARD 5305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5306 [(0,1),(0,0)] D [5304] [] [] [] [((0,0),(0,1))] [5306,5307,5308,5309] CONDITIONAL_S
Y_MEAS 5307 [(0,1)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5308 [(0,0)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
DISCARD 5309 [(0,1)] 0 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5310 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 5311 [(1,0)] D [] [] [] [] [] [] none
MERGE 5312 [(1,0),(0,0)] D [] [5314,5315,5316,5317] [] [] [((0,0),(1,0))] [] none
DISCARD 5313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5314 [(1,0),(0,0)] D [5312] [] [] [] [((0,0),(1,0))] [5314,5315,5316,5317] CONDITIONAL_S
Y_MEAS 5315 [(1,0)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5316 [(0,0)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
DISCARD 5317 [(1,0)] 0 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5318 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5319 [(0,1)] D [] [] [] [] [] [] none
MERGE 5320 [(0,1),(0,0)] D [] [5322,5323,5324,5325] [] [] [((0,0),(0,1))] [] none
DISCARD 5321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5322 [(0,1),(0,0)] D [5320] [] [] [] [((0,0),(0,1))] [5322,5323,5324,5325] CONDITIONAL_S
Y_MEAS 5323 [(0,1)] HALF_D_PLUS_2 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
IDLE 5324 [(0,0)] HALF_D_PLUS_2 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
DISCARD 5325 [(0,1)] 0 [5320] [] [] [] [] [5322,5323,5324,5325] CONDITIONAL_S
IDLE 5326 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5327 [(1,0)] D [] [] [] [] [] [] none
MERGE 5328 [(1,0),(0,0)] D [] [5330,5331,5332,5333] [] [] [((0,0),(1,0))] [] none
DISCARD 5329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5330 [(1,0),(0,0)] D [5328] [] [] [] [((0,0),(1,0))] [5330,5331,5332,5333] CONDITIONAL_S
Y_MEAS 5331 [(1,0)] HALF_D_PLUS_2 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
IDLE 5332 [(0,0)] HALF_D_PLUS_2 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
DISCARD 5333 [(1,0)] 0 [5328] [] [] [] [] [5330,5331,5332,5333] CONDITIONAL_S
IDLE 5334 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 5335 [(0,1)] D [] [] [] [] [] [] none
MERGE 5336 [(0,1),(0,0)] D [] [5338,5339,5340,5341] [] [] [((0,0),(0,1))] [] none
DISCARD 5337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5338 [(0,1),(0,0)] D [5336] [] [] [] [((0,0),(0,1))] [5338,5339,5340,5341] CONDITIONAL_S
Y_MEAS 5339 [(0,1)] HALF_D_PLUS_2 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
IDLE 5340 [(0,0)] HALF_D_PLUS_2 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
DISCARD 5341 [(0,1)] 0 [5336] [] [] [] [] [5338,5339,5340,5341] CONDITIONAL_S
IDLE 5342 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5343 [(1,0)] D [] [] [] [] [] [] none
MERGE 5344 [(1,0),(0,0)] D [] [5346,5347,5348,5349] [] [] [((0,0),(1,0))] [] none
DISCARD 5345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5346 [(1,0),(0,0)] D [5344] [] [] [] [((0,0),(1,0))] [5346,5347,5348,5349] CONDITIONAL_S
Y_MEAS 5347 [(1,0)] HALF_D_PLUS_2 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
IDLE 5348 [(0,0)] HALF_D_PLUS_2 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
DISCARD 5349 [(1,0)] 0 [5344] [] [] [] [] [5346,5347,5348,5349] CONDITIONAL_S
IDLE 5350 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 5351 [(0,1)] D [] [] [] [] [] [] none
MERGE 5352 [(0,1),(0,0)] D [] [5354,5355,5356,5357] [] [] [((0,0),(0,1))] [] none
DISCARD 5353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5354 [(0,1),(0,0)] D [5352] [] [] [] [((0,0),(0,1))] [5354,5355,5356,5357] CONDITIONAL_S
Y_MEAS 5355 [(0,1)] HALF_D_PLUS_2 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
IDLE 5356 [(0,0)] HALF_D_PLUS_2 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
DISCARD 5357 [(0,1)] 0 [5352] [] [] [] [] [5354,5355,5356,5357] CONDITIONAL_S
IDLE 5358 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5359 [(1,0)] D [] [] [] [] [] [] none
MERGE 5360 [(1,0),(0,0)] D [] [5362,5363,5364,5365] [] [] [((0,0),(1,0))] [] none
DISCARD 5361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5362 [(1,0),(0,0)] D [5360] [] [] [] [((0,0),(1,0))] [5362,5363,5364,5365] CONDITIONAL_S
Y_MEAS 5363 [(1,0)] HALF_D_PLUS_2 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
IDLE 5364 [(0,0)] HALF_D_PLUS_2 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
DISCARD 5365 [(1,0)] 0 [5360] [] [] [] [] [5362,5363,5364,5365] CONDITIONAL_S
IDLE 5366 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 5367 [(0,1)] D [] [] [] [] [] [] none
MERGE 5368 [(0,1),(0,0)] D [] [5370,5371,5372,5373] [] [] [((0,0),(0,1))] [] none
DISCARD 5369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5370 [(0,1),(0,0)] D [5368] [] [] [] [((0,0),(0,1))] [5370,5371,5372,5373] CONDITIONAL_S
Y_MEAS 5371 [(0,1)] HALF_D_PLUS_2 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
IDLE 5372 [(0,0)] HALF_D_PLUS_2 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
DISCARD 5373 [(0,1)] 0 [5368] [] [] [] [] [5370,5371,5372,5373] CONDITIONAL_S
IDLE 5374 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5375 [(1,0)] D [] [] [] [] [] [] none
MERGE 5376 [(1,0),(0,0)] D [] [5378,5379,5380,5381] [] [] [((0,0),(1,0))] [] none
DISCARD 5377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5378 [(1,0),(0,0)] D [5376] [] [] [] [((0,0),(1,0))] [5378,5379,5380,5381] CONDITIONAL_S
Y_MEAS 5379 [(1,0)] HALF_D_PLUS_2 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
IDLE 5380 [(0,0)] HALF_D_PLUS_2 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
DISCARD 5381 [(1,0)] 0 [5376] [] [] [] [] [5378,5379,5380,5381] CONDITIONAL_S
IDLE 5382 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5383 [(0,1)] D [] [] [] [] [] [] none
MERGE 5384 [(0,1),(0,0)] D [] [5386,5387,5388,5389] [] [] [((0,0),(0,1))] [] none
DISCARD 5385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5386 [(0,1),(0,0)] D [5384] [] [] [] [((0,0),(0,1))] [5386,5387,5388,5389] CONDITIONAL_S
Y_MEAS 5387 [(0,1)] HALF_D_PLUS_2 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
IDLE 5388 [(0,0)] HALF_D_PLUS_2 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
DISCARD 5389 [(0,1)] 0 [5384] [] [] [] [] [5386,5387,5388,5389] CONDITIONAL_S
IDLE 5390 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5391 [(1,0)] D [] [] [] [] [] [] none
MERGE 5392 [(1,0),(0,0)] D [] [5394,5395,5396,5397] [] [] [((0,0),(1,0))] [] none
DISCARD 5393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5394 [(1,0),(0,0)] D [5392] [] [] [] [((0,0),(1,0))] [5394,5395,5396,5397] CONDITIONAL_S
Y_MEAS 5395 [(1,0)] HALF_D_PLUS_2 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
IDLE 5396 [(0,0)] HALF_D_PLUS_2 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
DISCARD 5397 [(1,0)] 0 [5392] [] [] [] [] [5394,5395,5396,5397] CONDITIONAL_S
IDLE 5398 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5399 [(0,1)] D [] [] [] [] [] [] none
MERGE 5400 [(0,1),(0,0)] D [] [5402,5403,5404,5405] [] [] [((0,0),(0,1))] [] none
DISCARD 5401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5402 [(0,1),(0,0)] D [5400] [] [] [] [((0,0),(0,1))] [5402,5403,5404,5405] CONDITIONAL_S
Y_MEAS 5403 [(0,1)] HALF_D_PLUS_2 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
IDLE 5404 [(0,0)] HALF_D_PLUS_2 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
DISCARD 5405 [(0,1)] 0 [5400] [] [] [] [] [5402,5403,5404,5405] CONDITIONAL_S
IDLE 5406 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5407 [(1,0)] D [] [] [] [] [] [] none
MERGE 5408 [(1,0),(0,0)] D [] [5410,5411,5412,5413] [] [] [((0,0),(1,0))] [] none
DISCARD 5409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5410 [(1,0),(0,0)] D [5408] [] [] [] [((0,0),(1,0))] [5410,5411,5412,5413] CONDITIONAL_S
Y_MEAS 5411 [(1,0)] HALF_D_PLUS_2 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
IDLE 5412 [(0,0)] HALF_D_PLUS_2 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
DISCARD 5413 [(1,0)] 0 [5408] [] [] [] [] [5410,5411,5412,5413] CONDITIONAL_S
IDLE 5414 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5415 [(0,1)] D [] [] [] [] [] [] none
MERGE 5416 [(0,1),(0,0)] D [] [5418,5419,5420,5421] [] [] [((0,0),(0,1))] [] none
DISCARD 5417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5418 [(0,1),(0,0)] D [5416] [] [] [] [((0,0),(0,1))] [5418,5419,5420,5421] CONDITIONAL_S
Y_MEAS 5419 [(0,1)] HALF_D_PLUS_2 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
IDLE 5420 [(0,0)] HALF_D_PLUS_2 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
DISCARD 5421 [(0,1)] 0 [5416] [] [] [] [] [5418,5419,5420,5421] CONDITIONAL_S
IDLE 5422 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5423 [(1,0)] D [] [] [] [] [] [] none
MERGE 5424 [(1,0),(0,0)] D [] [5426,5427,5428,5429] [] [] [((0,0),(1,0))] [] none
DISCARD 5425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5426 [(1,0),(0,0)] D [5424] [] [] [] [((0,0),(1,0))] [5426,5427,5428,5429] CONDITIONAL_S
Y_MEAS 5427 [(1,0)] HALF_D_PLUS_2 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
IDLE 5428 [(0,0)] HALF_D_PLUS_2 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
DISCARD 5429 [(1,0)] 0 [5424] [] [] [] [] [5426,5427,5428,5429] CONDITIONAL_S
IDLE 5430 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5431 [(0,1)] D [] [] [] [] [] [] none
MERGE 5432 [(0,1),(0,0)] D [] [5434,5435,5436,5437] [] [] [((0,0),(0,1))] [] none
DISCARD 5433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5434 [(0,1),(0,0)] D [5432] [] [] [] [((0,0),(0,1))] [5434,5435,5436,5437] CONDITIONAL_S
Y_MEAS 5435 [(0,1)] HALF_D_PLUS_2 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
IDLE 5436 [(0,0)] HALF_D_PLUS_2 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
DISCARD 5437 [(0,1)] 0 [5432] [] [] [] [] [5434,5435,5436,5437] CONDITIONAL_S
IDLE 5438 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5439 [(1,0)] D [] [] [] [] [] [] none
MERGE 5440 [(1,0),(0,0)] D [] [5442,5443,5444,5445] [] [] [((0,0),(1,0))] [] none
DISCARD 5441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5442 [(1,0),(0,0)] D [5440] [] [] [] [((0,0),(1,0))] [5442,5443,5444,5445] CONDITIONAL_S
Y_MEAS 5443 [(1,0)] HALF_D_PLUS_2 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
IDLE 5444 [(0,0)] HALF_D_PLUS_2 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
DISCARD 5445 [(1,0)] 0 [5440] [] [] [] [] [5442,5443,5444,5445] CONDITIONAL_S
IDLE 5446 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5447 [(0,1)] D [] [] [] [] [] [] none
MERGE 5448 [(0,1),(0,0)] D [] [5450,5451,5452,5453] [] [] [((0,0),(0,1))] [] none
DISCARD 5449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5450 [(0,1),(0,0)] D [5448] [] [] [] [((0,0),(0,1))] [5450,5451,5452,5453] CONDITIONAL_S
Y_MEAS 5451 [(0,1)] HALF_D_PLUS_2 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
IDLE 5452 [(0,0)] HALF_D_PLUS_2 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
DISCARD 5453 [(0,1)] 0 [5448] [] [] [] [] [5450,5451,5452,5453] CONDITIONAL_S
IDLE 5454 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 5455 [(1,0)] D [] [] [] [] [] [] none
MERGE 5456 [(1,0),(0,0)] D [] [5458,5459,5460,5461] [] [] [((0,0),(1,0))] [] none
DISCARD 5457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5458 [(1,0),(0,0)] D [5456] [] [] [] [((0,0),(1,0))] [5458,5459,5460,5461] CONDITIONAL_S
Y_MEAS 5459 [(1,0)] HALF_D_PLUS_2 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
IDLE 5460 [(0,0)] HALF_D_PLUS_2 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
DISCARD 5461 [(1,0)] 0 [5456] [] [] [] [] [5458,5459,5460,5461] CONDITIONAL_S
IDLE 5462 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5463 [(0,1)] D [] [] [] [] [] [] none
MERGE 5464 [(0,1),(0,0)] D [] [5466,5467,5468,5469] [] [] [((0,0),(0,1))] [] none
DISCARD 5465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5466 [(0,1),(0,0)] D [5464] [] [] [] [((0,0),(0,1))] [5466,5467,5468,5469] CONDITIONAL_S
Y_MEAS 5467 [(0,1)] HALF_D_PLUS_2 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
IDLE 5468 [(0,0)] HALF_D_PLUS_2 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
DISCARD 5469 [(0,1)] 0 [5464] [] [] [] [] [5466,5467,5468,5469] CONDITIONAL_S
IDLE 5470 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5471 [(1,0)] D [] [] [] [] [] [] none
MERGE 5472 [(1,0),(0,0)] D [] [5474,5475,5476,5477] [] [] [((0,0),(1,0))] [] none
DISCARD 5473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5474 [(1,0),(0,0)] D [5472] [] [] [] [((0,0),(1,0))] [5474,5475,5476,5477] CONDITIONAL_S
Y_MEAS 5475 [(1,0)] HALF_D_PLUS_2 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
IDLE 5476 [(0,0)] HALF_D_PLUS_2 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
DISCARD 5477 [(1,0)] 0 [5472] [] [] [] [] [5474,5475,5476,5477] CONDITIONAL_S
IDLE 5478 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5479 [(0,1)] D [] [] [] [] [] [] none
MERGE 5480 [(0,1),(0,0)] D [] [5482,5483,5484,5485] [] [] [((0,0),(0,1))] [] none
DISCARD 5481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5482 [(0,1),(0,0)] D [5480] [] [] [] [((0,0),(0,1))] [5482,5483,5484,5485] CONDITIONAL_S
Y_MEAS 5483 [(0,1)] HALF_D_PLUS_2 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
IDLE 5484 [(0,0)] HALF_D_PLUS_2 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
DISCARD 5485 [(0,1)] 0 [5480] [] [] [] [] [5482,5483,5484,5485] CONDITIONAL_S
IDLE 5486 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5487 [(1,0)] D [] [] [] [] [] [] none
MERGE 5488 [(1,0),(0,0)] D [] [5490,5491,5492,5493] [] [] [((0,0),(1,0))] [] none
DISCARD 5489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5490 [(1,0),(0,0)] D [5488] [] [] [] [((0,0),(1,0))] [5490,5491,5492,5493] CONDITIONAL_S
Y_MEAS 5491 [(1,0)] HALF_D_PLUS_2 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
IDLE 5492 [(0,0)] HALF_D_PLUS_2 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
DISCARD 5493 [(1,0)] 0 [5488] [] [] [] [] [5490,5491,5492,5493] CONDITIONAL_S
IDLE 5494 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5495 [(0,1)] D [] [] [] [] [] [] none
MERGE 5496 [(0,1),(0,0)] D [] [5498,5499,5500,5501] [] [] [((0,0),(0,1))] [] none
DISCARD 5497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5498 [(0,1),(0,0)] D [5496] [] [] [] [((0,0),(0,1))] [5498,5499,5500,5501] CONDITIONAL_S
Y_MEAS 5499 [(0,1)] HALF_D_PLUS_2 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
IDLE 5500 [(0,0)] HALF_D_PLUS_2 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
DISCARD 5501 [(0,1)] 0 [5496] [] [] [] [] [5498,5499,5500,5501] CONDITIONAL_S
IDLE 5502 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5503 [(1,0)] D [] [] [] [] [] [] none
MERGE 5504 [(1,0),(0,0)] D [] [5506,5507,5508,5509] [] [] [((0,0),(1,0))] [] none
DISCARD 5505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5506 [(1,0),(0,0)] D [5504] [] [] [] [((0,0),(1,0))] [5506,5507,5508,5509] CONDITIONAL_S
Y_MEAS 5507 [(1,0)] HALF_D_PLUS_2 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
IDLE 5508 [(0,0)] HALF_D_PLUS_2 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
DISCARD 5509 [(1,0)] 0 [5504] [] [] [] [] [5506,5507,5508,5509] CONDITIONAL_S
IDLE 5510 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5511 [(0,1)] D [] [] [] [] [] [] none
MERGE 5512 [(0,1),(0,0)] D [] [5514,5515,5516,5517] [] [] [((0,0),(0,1))] [] none
DISCARD 5513 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5514 [(0,1),(0,0)] D [5512] [] [] [] [((0,0),(0,1))] [5514,5515,5516,5517] CONDITIONAL_S
Y_MEAS 5515 [(0,1)] HALF_D_PLUS_2 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
IDLE 5516 [(0,0)] HALF_D_PLUS_2 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
DISCARD 5517 [(0,1)] 0 [5512] [] [] [] [] [5514,5515,5516,5517] CONDITIONAL_S
IDLE 5518 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5519 [(1,0)] D [] [] [] [] [] [] none
MERGE 5520 [(1,0),(0,0)] D [] [5522,5523,5524,5525] [] [] [((0,0),(1,0))] [] none
DISCARD 5521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5522 [(1,0),(0,0)] D [5520] [] [] [] [((0,0),(1,0))] [5522,5523,5524,5525] CONDITIONAL_S
Y_MEAS 5523 [(1,0)] HALF_D_PLUS_2 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
IDLE 5524 [(0,0)] HALF_D_PLUS_2 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
DISCARD 5525 [(1,0)] 0 [5520] [] [] [] [] [5522,5523,5524,5525] CONDITIONAL_S
IDLE 5526 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5527 [(0,1)] D [] [] [] [] [] [] none
MERGE 5528 [(0,1),(0,0)] D [] [5530,5531,5532,5533] [] [] [((0,0),(0,1))] [] none
DISCARD 5529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5530 [(0,1),(0,0)] D [5528] [] [] [] [((0,0),(0,1))] [5530,5531,5532,5533] CONDITIONAL_S
Y_MEAS 5531 [(0,1)] HALF_D_PLUS_2 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
IDLE 5532 [(0,0)] HALF_D_PLUS_2 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
DISCARD 5533 [(0,1)] 0 [5528] [] [] [] [] [5530,5531,5532,5533] CONDITIONAL_S
IDLE 5534 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5535 [(1,0)] D [] [] [] [] [] [] none
MERGE 5536 [(1,0),(0,0)] D [] [5538,5539,5540,5541] [] [] [((0,0),(1,0))] [] none
DISCARD 5537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5538 [(1,0),(0,0)] D [5536] [] [] [] [((0,0),(1,0))] [5538,5539,5540,5541] CONDITIONAL_S
Y_MEAS 5539 [(1,0)] HALF_D_PLUS_2 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
IDLE 5540 [(0,0)] HALF_D_PLUS_2 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
DISCARD 5541 [(1,0)] 0 [5536] [] [] [] [] [5538,5539,5540,5541] CONDITIONAL_S
IDLE 5542 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5543 [(0,1)] D [] [] [] [] [] [] none
MERGE 5544 [(0,1),(0,0)] D [] [5546,5547,5548,5549] [] [] [((0,0),(0,1))] [] none
DISCARD 5545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5546 [(0,1),(0,0)] D [5544] [] [] [] [((0,0),(0,1))] [5546,5547,5548,5549] CONDITIONAL_S
Y_MEAS 5547 [(0,1)] HALF_D_PLUS_2 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
IDLE 5548 [(0,0)] HALF_D_PLUS_2 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
DISCARD 5549 [(0,1)] 0 [5544] [] [] [] [] [5546,5547,5548,5549] CONDITIONAL_S
IDLE 5550 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 5551 [(1,0)] D [] [] [] [] [] [] none
MERGE 5552 [(1,0),(0,0)] D [] [5554,5555,5556,5557] [] [] [((0,0),(1,0))] [] none
DISCARD 5553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5554 [(1,0),(0,0)] D [5552] [] [] [] [((0,0),(1,0))] [5554,5555,5556,5557] CONDITIONAL_S
Y_MEAS 5555 [(1,0)] HALF_D_PLUS_2 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
IDLE 5556 [(0,0)] HALF_D_PLUS_2 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
DISCARD 5557 [(1,0)] 0 [5552] [] [] [] [] [5554,5555,5556,5557] CONDITIONAL_S
IDLE 5558 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5559 [(0,1)] D [] [] [] [] [] [] none
MERGE 5560 [(0,1),(0,0)] D [] [5562,5563,5564,5565] [] [] [((0,0),(0,1))] [] none
DISCARD 5561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5562 [(0,1),(0,0)] D [5560] [] [] [] [((0,0),(0,1))] [5562,5563,5564,5565] CONDITIONAL_S
Y_MEAS 5563 [(0,1)] HALF_D_PLUS_2 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
IDLE 5564 [(0,0)] HALF_D_PLUS_2 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
DISCARD 5565 [(0,1)] 0 [5560] [] [] [] [] [5562,5563,5564,5565] CONDITIONAL_S
IDLE 5566 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5567 [(1,0)] D [] [] [] [] [] [] none
MERGE 5568 [(1,0),(0,0)] D [] [5570,5571,5572,5573] [] [] [((0,0),(1,0))] [] none
DISCARD 5569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5570 [(1,0),(0,0)] D [5568] [] [] [] [((0,0),(1,0))] [5570,5571,5572,5573] CONDITIONAL_S
Y_MEAS 5571 [(1,0)] HALF_D_PLUS_2 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
IDLE 5572 [(0,0)] HALF_D_PLUS_2 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
DISCARD 5573 [(1,0)] 0 [5568] [] [] [] [] [5570,5571,5572,5573] CONDITIONAL_S
IDLE 5574 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5575 [(0,1)] D [] [] [] [] [] [] none
MERGE 5576 [(0,1),(0,0)] D [] [5578,5579,5580,5581] [] [] [((0,0),(0,1))] [] none
DISCARD 5577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5578 [(0,1),(0,0)] D [5576] [] [] [] [((0,0),(0,1))] [5578,5579,5580,5581] CONDITIONAL_S
Y_MEAS 5579 [(0,1)] HALF_D_PLUS_2 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
IDLE 5580 [(0,0)] HALF_D_PLUS_2 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
DISCARD 5581 [(0,1)] 0 [5576] [] [] [] [] [5578,5579,5580,5581] CONDITIONAL_S
INJECT_T 5582 [(1,0)] D [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [] [5585,5586,5587,5588] [] [] [((0,0),(1,0))] [] none
DISCARD 5584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5585 [(1,0),(0,0)] D [5583] [] [] [] [((0,0),(1,0))] [5585,5586,5587,5588] CONDITIONAL_S
Y_MEAS 5586 [(1,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5587 [(0,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
DISCARD 5588 [(1,0)] 0 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5589 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 5590 [(0,1)] D [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [] [5593,5594,5595,5596] [] [] [((0,0),(0,1))] [] none
DISCARD 5592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5593 [(0,1),(0,0)] D [5591] [] [] [] [((0,0),(0,1))] [5593,5594,5595,5596] CONDITIONAL_S
Y_MEAS 5594 [(0,1)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5595 [(0,0)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
DISCARD 5596 [(0,1)] 0 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5597 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5598 [(1,0)] D [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [] [5601,5602,5603,5604] [] [] [((0,0),(1,0))] [] none
DISCARD 5600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5601 [(1,0),(0,0)] D [5599] [] [] [] [((0,0),(1,0))] [5601,5602,5603,5604] CONDITIONAL_S
Y_MEAS 5602 [(1,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5603 [(0,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
DISCARD 5604 [(1,0)] 0 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5605 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5606 [(0,1)] D [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [] [5609,5610,5611,5612] [] [] [((0,0),(0,1))] [] none
DISCARD 5608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5609 [(0,1),(0,0)] D [5607] [] [] [] [((0,0),(0,1))] [5609,5610,5611,5612] CONDITIONAL_S
Y_MEAS 5610 [(0,1)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5611 [(0,0)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
DISCARD 5612 [(0,1)] 0 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5613 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 5614 [(1,0)] D [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [] [5617,5618,5619,5620] [] [] [((0,0),(1,0))] [] none
DISCARD 5616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5617 [(1,0),(0,0)] D [5615] [] [] [] [((0,0),(1,0))] [5617,5618,5619,5620] CONDITIONAL_S
Y_MEAS 5618 [(1,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5619 [(0,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
DISCARD 5620 [(1,0)] 0 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5621 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5622 [(0,1)] D [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [] [5625,5626,5627,5628] [] [] [((0,0),(0,1))] [] none
DISCARD 5624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5625 [(0,1),(0,0)] D [5623] [] [] [] [((0,0),(0,1))] [5625,5626,5627,5628] CONDITIONAL_S
Y_MEAS 5626 [(0,1)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5627 [(0,0)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
DISCARD 5628 [(0,1)] 0 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5629 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5630 [(1,0)] D [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [] [5633,5634,5635,5636] [] [] [((0,0),(1,0))] [] none
DISCARD 5632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5633 [(1,0),(0,0)] D [5631] [] [] [] [((0,0),(1,0))] [5633,5634,5635,5636] CONDITIONAL_S
Y_MEAS 5634 [(1,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5635 [(0,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
DISCARD 5636 [(1,0)] 0 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5637 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5638 [(0,1)] D [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [] [5641,5642,5643,5644] [] [] [((0,0),(0,1))] [] none
DISCARD 5640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5641 [(0,1),(0,0)] D [5639] [] [] [] [((0,0),(0,1))] [5641,5642,5643,5644] CONDITIONAL_S
Y_MEAS 5642 [(0,1)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5643 [(0,0)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
DISCARD 5644 [(0,1)] 0 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5645 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5646 [(1,0)] D [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [] [5649,5650,5651,5652] [] [] [((0,0),(1,0))] [] none
DISCARD 5648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5649 [(1,0),(0,0)] D [5647] [] [] [] [((0,0),(1,0))] [5649,5650,5651,5652] CONDITIONAL_S
Y_MEAS 5650 [(1,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5651 [(0,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
DISCARD 5652 [(1,0)] 0 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5653 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 5654 [(0,1)] D [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [] [5657,5658,5659,5660] [] [] [((0,0),(0,1))] [] none
DISCARD 5656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5657 [(0,1),(0,0)] D [5655] [] [] [] [((0,0),(0,1))] [5657,5658,5659,5660] CONDITIONAL_S
Y_MEAS 5658 [(0,1)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5659 [(0,0)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
DISCARD 5660 [(0,1)] 0 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5661 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5662 [(1,0)] D [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [] [5665,5666,5667,5668] [] [] [((0,0),(1,0))] [] none
DISCARD 5664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5665 [(1,0),(0,0)] D [5663] [] [] [] [((0,0),(1,0))] [5665,5666,5667,5668] CONDITIONAL_S
Y_MEAS 5666 [(1,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5667 [(0,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
DISCARD 5668 [(1,0)] 0 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5669 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5670 [(0,1)] D [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [] [5673,5674,5675,5676] [] [] [((0,0),(0,1))] [] none
DISCARD 5672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5673 [(0,1),(0,0)] D [5671] [] [] [] [((0,0),(0,1))] [5673,5674,5675,5676] CONDITIONAL_S
Y_MEAS 5674 [(0,1)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5675 [(0,0)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
DISCARD 5676 [(0,1)] 0 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5677 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5678 [(1,0)] D [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [] [5681,5682,5683,5684] [] [] [((0,0),(1,0))] [] none
DISCARD 5680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5681 [(1,0),(0,0)] D [5679] [] [] [] [((0,0),(1,0))] [5681,5682,5683,5684] CONDITIONAL_S
Y_MEAS 5682 [(1,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5683 [(0,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
DISCARD 5684 [(1,0)] 0 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5685 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 5686 [(0,1)] D [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [] [5689,5690,5691,5692] [] [] [((0,0),(0,1))] [] none
DISCARD 5688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5689 [(0,1),(0,0)] D [5687] [] [] [] [((0,0),(0,1))] [5689,5690,5691,5692] CONDITIONAL_S
Y_MEAS 5690 [(0,1)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5691 [(0,0)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
DISCARD 5692 [(0,1)] 0 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5693 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5694 [(1,0)] D [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [] [5697,5698,5699,5700] [] [] [((0,0),(1,0))] [] none
DISCARD 5696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5697 [(1,0),(0,0)] D [5695] [] [] [] [((0,0),(1,0))] [5697,5698,5699,5700] CONDITIONAL_S
Y_MEAS 5698 [(1,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5699 [(0,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
DISCARD 5700 [(1,0)] 0 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5701 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5702 [(0,1)] D [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [] [5705,5706,5707,5708] [] [] [((0,0),(0,1))] [] none
DISCARD 5704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5705 [(0,1),(0,0)] D [5703] [] [] [] [((0,0),(0,1))] [5705,5706,5707,5708] CONDITIONAL_S
Y_MEAS 5706 [(0,1)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5707 [(0,0)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
DISCARD 5708 [(0,1)] 0 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5709 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5710 [(1,0)] D [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [] [5713,5714,5715,5716] [] [] [((0,0),(1,0))] [] none
DISCARD 5712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5713 [(1,0),(0,0)] D [5711] [] [] [] [((0,0),(1,0))] [5713,5714,5715,5716] CONDITIONAL_S
Y_MEAS 5714 [(1,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5715 [(0,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
DISCARD 5716 [(1,0)] 0 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5717 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5718 [(0,1)] D [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [] [5721,5722,5723,5724] [] [] [((0,0),(0,1))] [] none
DISCARD 5720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5721 [(0,1),(0,0)] D [5719] [] [] [] [((0,0),(0,1))] [5721,5722,5723,5724] CONDITIONAL_S
Y_MEAS 5722 [(0,1)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5723 [(0,0)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
DISCARD 5724 [(0,1)] 0 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5725 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5726 [(1,0)] D [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [] [5729,5730,5731,5732] [] [] [((0,0),(1,0))] [] none
DISCARD 5728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5729 [(1,0),(0,0)] D [5727] [] [] [] [((0,0),(1,0))] [5729,5730,5731,5732] CONDITIONAL_S
Y_MEAS 5730 [(1,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5731 [(0,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
DISCARD 5732 [(1,0)] 0 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5733 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 5734 [(0,1)] D [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [] [5737,5738,5739,5740] [] [] [((0,0),(0,1))] [] none
DISCARD 5736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5737 [(0,1),(0,0)] D [5735] [] [] [] [((0,0),(0,1))] [5737,5738,5739,5740] CONDITIONAL_S
Y_MEAS 5738 [(0,1)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5739 [(0,0)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
DISCARD 5740 [(0,1)] 0 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5741 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5742 [(1,0)] D [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [] [5745,5746,5747,5748] [] [] [((0,0),(1,0))] [] none
DISCARD 5744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5745 [(1,0),(0,0)] D [5743] [] [] [] [((0,0),(1,0))] [5745,5746,5747,5748] CONDITIONAL_S
Y_MEAS 5746 [(1,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5747 [(0,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
DISCARD 5748 [(1,0)] 0 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5749 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5750 [(0,1)] D [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [] [5753,5754,5755,5756] [] [] [((0,0),(0,1))] [] none
DISCARD 5752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5753 [(0,1),(0,0)] D [5751] [] [] [] [((0,0),(0,1))] [5753,5754,5755,5756] CONDITIONAL_S
Y_MEAS 5754 [(0,1)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5755 [(0,0)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
DISCARD 5756 [(0,1)] 0 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5757 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5758 [(1,0)] D [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [] [5761,5762,5763,5764] [] [] [((0,0),(1,0))] [] none
DISCARD 5760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5761 [(1,0),(0,0)] D [5759] [] [] [] [((0,0),(1,0))] [5761,5762,5763,5764] CONDITIONAL_S
Y_MEAS 5762 [(1,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5763 [(0,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
DISCARD 5764 [(1,0)] 0 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5765 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5766 [(0,1)] D [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [] [5769,5770,5771,5772] [] [] [((0,0),(0,1))] [] none
DISCARD 5768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5769 [(0,1),(0,0)] D [5767] [] [] [] [((0,0),(0,1))] [5769,5770,5771,5772] CONDITIONAL_S
Y_MEAS 5770 [(0,1)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5771 [(0,0)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
DISCARD 5772 [(0,1)] 0 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5773 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5774 [(1,0)] D [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [] [5777,5778,5779,5780] [] [] [((0,0),(1,0))] [] none
DISCARD 5776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5777 [(1,0),(0,0)] D [5775] [] [] [] [((0,0),(1,0))] [5777,5778,5779,5780] CONDITIONAL_S
Y_MEAS 5778 [(1,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5779 [(0,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
DISCARD 5780 [(1,0)] 0 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5781 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5782 [(0,1)] D [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [] [5785,5786,5787,5788] [] [] [((0,0),(0,1))] [] none
DISCARD 5784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5785 [(0,1),(0,0)] D [5783] [] [] [] [((0,0),(0,1))] [5785,5786,5787,5788] CONDITIONAL_S
Y_MEAS 5786 [(0,1)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5787 [(0,0)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
DISCARD 5788 [(0,1)] 0 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5789 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5790 [(1,0)] D [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [] [5793,5794,5795,5796] [] [] [((0,0),(1,0))] [] none
DISCARD 5792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5793 [(1,0),(0,0)] D [5791] [] [] [] [((0,0),(1,0))] [5793,5794,5795,5796] CONDITIONAL_S
Y_MEAS 5794 [(1,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5795 [(0,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
DISCARD 5796 [(1,0)] 0 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5797 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 5798 [(0,1)] D [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [] [5801,5802,5803,5804] [] [] [((0,0),(0,1))] [] none
DISCARD 5800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5801 [(0,1),(0,0)] D [5799] [] [] [] [((0,0),(0,1))] [5801,5802,5803,5804] CONDITIONAL_S
Y_MEAS 5802 [(0,1)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5803 [(0,0)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
DISCARD 5804 [(0,1)] 0 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5805 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5806 [(1,0)] D [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [] [5809,5810,5811,5812] [] [] [((0,0),(1,0))] [] none
DISCARD 5808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5809 [(1,0),(0,0)] D [5807] [] [] [] [((0,0),(1,0))] [5809,5810,5811,5812] CONDITIONAL_S
Y_MEAS 5810 [(1,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5811 [(0,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
DISCARD 5812 [(1,0)] 0 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5813 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5814 [(0,1)] D [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [] [5817,5818,5819,5820] [] [] [((0,0),(0,1))] [] none
DISCARD 5816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5817 [(0,1),(0,0)] D [5815] [] [] [] [((0,0),(0,1))] [5817,5818,5819,5820] CONDITIONAL_S
Y_MEAS 5818 [(0,1)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5819 [(0,0)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
DISCARD 5820 [(0,1)] 0 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5821 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5822 [(1,0)] D [] [] [] [] [] [] none
MERGE 5823 [(1,0),(0,0)] D [] [5825,5826,5827,5828] [] [] [((0,0),(1,0))] [] none
DISCARD 5824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5825 [(1,0),(0,0)] D [5823] [] [] [] [((0,0),(1,0))] [5825,5826,5827,5828] CONDITIONAL_S
Y_MEAS 5826 [(1,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5827 [(0,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
DISCARD 5828 [(1,0)] 0 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5829 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5830 [(0,1)] D [] [] [] [] [] [] none
MERGE 5831 [(0,1),(0,0)] D [] [5833,5834,5835,5836] [] [] [((0,0),(0,1))] [] none
DISCARD 5832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5833 [(0,1),(0,0)] D [5831] [] [] [] [((0,0),(0,1))] [5833,5834,5835,5836] CONDITIONAL_S
Y_MEAS 5834 [(0,1)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5835 [(0,0)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
DISCARD 5836 [(0,1)] 0 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5837 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5838 [(1,0)] D [] [] [] [] [] [] none
MERGE 5839 [(1,0),(0,0)] D [] [5841,5842,5843,5844] [] [] [((0,0),(1,0))] [] none
DISCARD 5840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5841 [(1,0),(0,0)] D [5839] [] [] [] [((0,0),(1,0))] [5841,5842,5843,5844] CONDITIONAL_S
Y_MEAS 5842 [(1,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5843 [(0,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
DISCARD 5844 [(1,0)] 0 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5845 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5846 [(0,1)] D [] [] [] [] [] [] none
MERGE 5847 [(0,1),(0,0)] D [] [5849,5850,5851,5852] [] [] [((0,0),(0,1))] [] none
DISCARD 5848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5849 [(0,1),(0,0)] D [5847] [] [] [] [((0,0),(0,1))] [5849,5850,5851,5852] CONDITIONAL_S
Y_MEAS 5850 [(0,1)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5851 [(0,0)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
DISCARD 5852 [(0,1)] 0 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5853 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 5854 [(1,0)] D [] [] [] [] [] [] none
MERGE 5855 [(1,0),(0,0)] D [] [5857,5858,5859,5860] [] [] [((0,0),(1,0))] [] none
DISCARD 5856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5857 [(1,0),(0,0)] D [5855] [] [] [] [((0,0),(1,0))] [5857,5858,5859,5860] CONDITIONAL_S
Y_MEAS 5858 [(1,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5859 [(0,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
DISCARD 5860 [(1,0)] 0 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5861 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5862 [(0,1)] D [] [] [] [] [] [] none
MERGE 5863 [(0,1),(0,0)] D [] [5865,5866,5867,5868] [] [] [((0,0),(0,1))] [] none
DISCARD 5864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5865 [(0,1),(0,0)] D [5863] [] [] [] [((0,0),(0,1))] [5865,5866,5867,5868] CONDITIONAL_S
Y_MEAS 5866 [(0,1)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5867 [(0,0)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
DISCARD 5868 [(0,1)] 0 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5869 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5870 [(1,0)] D [] [] [] [] [] [] none
MERGE 5871 [(1,0),(0,0)] D [] [5873,5874,5875,5876] [] [] [((0,0),(1,0))] [] none
DISCARD 5872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5873 [(1,0),(0,0)] D [5871] [] [] [] [((0,0),(1,0))] [5873,5874,5875,5876] CONDITIONAL_S
Y_MEAS 5874 [(1,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5875 [(0,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
DISCARD 5876 [(1,0)] 0 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5877 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5878 [(0,1)] D [] [] [] [] [] [] none
MERGE 5879 [(0,1),(0,0)] D [] [5881,5882,5883,5884] [] [] [((0,0),(0,1))] [] none
DISCARD 5880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5881 [(0,1),(0,0)] D [5879] [] [] [] [((0,0),(0,1))] [5881,5882,5883,5884] CONDITIONAL_S
Y_MEAS 5882 [(0,1)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5883 [(0,0)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
DISCARD 5884 [(0,1)] 0 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5885 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5886 [(1,0)] D [] [] [] [] [] [] none
MERGE 5887 [(1,0),(0,0)] D [] [5889,5890,5891,5892] [] [] [((0,0),(1,0))] [] none
DISCARD 5888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5889 [(1,0),(0,0)] D [5887] [] [] [] [((0,0),(1,0))] [5889,5890,5891,5892] CONDITIONAL_S
Y_MEAS 5890 [(1,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5891 [(0,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
DISCARD 5892 [(1,0)] 0 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5893 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5894 [(0,1)] D [] [] [] [] [] [] none
MERGE 5895 [(0,1),(0,0)] D [] [5897,5898,5899,5900] [] [] [((0,0),(0,1))] [] none
DISCARD 5896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5897 [(0,1),(0,0)] D [5895] [] [] [] [((0,0),(0,1))] [5897,5898,5899,5900] CONDITIONAL_S
Y_MEAS 5898 [(0,1)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5899 [(0,0)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
DISCARD 5900 [(0,1)] 0 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5901 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5902 [(1,0)] D [] [] [] [] [] [] none
MERGE 5903 [(1,0),(0,0)] D [] [5905,5906,5907,5908] [] [] [((0,0),(1,0))] [] none
DISCARD 5904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5905 [(1,0),(0,0)] D [5903] [] [] [] [((0,0),(1,0))] [5905,5906,5907,5908] CONDITIONAL_S
Y_MEAS 5906 [(1,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5907 [(0,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
DISCARD 5908 [(1,0)] 0 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5909 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 5910 [(0,1)] D [] [] [] [] [] [] none
MERGE 5911 [(0,1),(0,0)] D [] [5913,5914,5915,5916] [] [] [((0,0),(0,1))] [] none
DISCARD 5912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5913 [(0,1),(0,0)] D [5911] [] [] [] [((0,0),(0,1))] [5913,5914,5915,5916] CONDITIONAL_S
Y_MEAS 5914 [(0,1)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5915 [(0,0)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
DISCARD 5916 [(0,1)] 0 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5917 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5918 [(1,0)] D [] [] [] [] [] [] none
MERGE 5919 [(1,0),(0,0)] D [] [5921,5922,5923,5924] [] [] [((0,0),(1,0))] [] none
DISCARD 5920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5921 [(1,0),(0,0)] D [5919] [] [] [] [((0,0),(1,0))] [5921,5922,5923,5924] CONDITIONAL_S
Y_MEAS 5922 [(1,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5923 [(0,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
DISCARD 5924 [(1,0)] 0 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5925 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5926 [(0,1)] D [] [] [] [] [] [] none
MERGE 5927 [(0,1),(0,0)] D [] [5929,5930,5931,5932] [] [] [((0,0),(0,1))] [] none
DISCARD 5928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5929 [(0,1),(0,0)] D [5927] [] [] [] [((0,0),(0,1))] [5929,5930,5931,5932] CONDITIONAL_S
Y_MEAS 5930 [(0,1)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5931 [(0,0)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
DISCARD 5932 [(0,1)] 0 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5933 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5934 [(1,0)] D [] [] [] [] [] [] none
MERGE 5935 [(1,0),(0,0)] D [] [5937,5938,5939,5940] [] [] [((0,0),(1,0))] [] none
DISCARD 5936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5937 [(1,0),(0,0)] D [5935] [] [] [] [((0,0),(1,0))] [5937,5938,5939,5940] CONDITIONAL_S
Y_MEAS 5938 [(1,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5939 [(0,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
DISCARD 5940 [(1,0)] 0 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5941 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5942 [(0,1)] D [] [] [] [] [] [] none
MERGE 5943 [(0,1),(0,0)] D [] [5945,5946,5947,5948] [] [] [((0,0),(0,1))] [] none
DISCARD 5944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5945 [(0,1),(0,0)] D [5943] [] [] [] [((0,0),(0,1))] [5945,5946,5947,5948] CONDITIONAL_S
Y_MEAS 5946 [(0,1)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5947 [(0,0)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
DISCARD 5948 [(0,1)] 0 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5949 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5950 [(1,0)] D [] [] [] [] [] [] none
MERGE 5951 [(1,0),(0,0)] D [] [5953,5954,5955,5956] [] [] [((0,0),(1,0))] [] none
DISCARD 5952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5953 [(1,0),(0,0)] D [5951] [] [] [] [((0,0),(1,0))] [5953,5954,5955,5956] CONDITIONAL_S
Y_MEAS 5954 [(1,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5955 [(0,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
DISCARD 5956 [(1,0)] 0 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5957 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5958 [(0,1)] D [] [] [] [] [] [] none
MERGE 5959 [(0,1),(0,0)] D [] [5961,5962,5963,5964] [] [] [((0,0),(0,1))] [] none
DISCARD 5960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5961 [(0,1),(0,0)] D [5959] [] [] [] [((0,0),(0,1))] [5961,5962,5963,5964] CONDITIONAL_S
Y_MEAS 5962 [(0,1)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5963 [(0,0)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
DISCARD 5964 [(0,1)] 0 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5965 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5966 [(1,0)] D [] [] [] [] [] [] none
MERGE 5967 [(1,0),(0,0)] D [] [5969,5970,5971,5972] [] [] [((0,0),(1,0))] [] none
DISCARD 5968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5969 [(1,0),(0,0)] D [5967] [] [] [] [((0,0),(1,0))] [5969,5970,5971,5972] CONDITIONAL_S
Y_MEAS 5970 [(1,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5971 [(0,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
DISCARD 5972 [(1,0)] 0 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5973 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5974 [(0,1)] D [] [] [] [] [] [] none
MERGE 5975 [(0,1),(0,0)] D [] [5977,5978,5979,5980] [] [] [((0,0),(0,1))] [] none
DISCARD 5976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5977 [(0,1),(0,0)] D [5975] [] [] [] [((0,0),(0,1))] [5977,5978,5979,5980] CONDITIONAL_S
Y_MEAS 5978 [(0,1)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5979 [(0,0)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
DISCARD 5980 [(0,1)] 0 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5981 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 5982 [(1,0)] D [] [] [] [] [] [] none
MERGE 5983 [(1,0),(0,0)] D [] [5985,5986,5987,5988] [] [] [((0,0),(1,0))] [] none
DISCARD 5984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5985 [(1,0),(0,0)] D [5983] [] [] [] [((0,0),(1,0))] [5985,5986,5987,5988] CONDITIONAL_S
Y_MEAS 5986 [(1,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5987 [(0,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
DISCARD 5988 [(1,0)] 0 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5989 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5990 [(0,1)] D [] [] [] [] [] [] none
MERGE 5991 [(0,1),(0,0)] D [] [5993,5994,5995,5996] [] [] [((0,0),(0,1))] [] none
DISCARD 5992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5993 [(0,1),(0,0)] D [5991] [] [] [] [((0,0),(0,1))] [5993,5994,5995,5996] CONDITIONAL_S
Y_MEAS 5994 [(0,1)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5995 [(0,0)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
DISCARD 5996 [(0,1)] 0 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5997 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5998 [(1,0)] D [] [] [] [] [] [] none
MERGE 5999 [(1,0),(0,0)] D [] [6001,6002,6003,6004] [] [] [((0,0),(1,0))] [] none
DISCARD 6000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6001 [(1,0),(0,0)] D [5999] [] [] [] [((0,0),(1,0))] [6001,6002,6003,6004] CONDITIONAL_S
Y_MEAS 6002 [(1,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6003 [(0,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
DISCARD 6004 [(1,0)] 0 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6005 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6006 [(0,1)] D [] [] [] [] [] [] none
MERGE 6007 [(0,1),(0,0)] D [] [6009,6010,6011,6012] [] [] [((0,0),(0,1))] [] none
DISCARD 6008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6009 [(0,1),(0,0)] D [6007] [] [] [] [((0,0),(0,1))] [6009,6010,6011,6012] CONDITIONAL_S
Y_MEAS 6010 [(0,1)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6011 [(0,0)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
DISCARD 6012 [(0,1)] 0 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6013 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6014 [(1,0)] D [] [] [] [] [] [] none
MERGE 6015 [(1,0),(0,0)] D [] [6017,6018,6019,6020] [] [] [((0,0),(1,0))] [] none
DISCARD 6016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6017 [(1,0),(0,0)] D [6015] [] [] [] [((0,0),(1,0))] [6017,6018,6019,6020] CONDITIONAL_S
Y_MEAS 6018 [(1,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6019 [(0,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
DISCARD 6020 [(1,0)] 0 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6021 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 6022 [(0,1)] D [] [] [] [] [] [] none
MERGE 6023 [(0,1),(0,0)] D [] [6025,6026,6027,6028] [] [] [((0,0),(0,1))] [] none
DISCARD 6024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6025 [(0,1),(0,0)] D [6023] [] [] [] [((0,0),(0,1))] [6025,6026,6027,6028] CONDITIONAL_S
Y_MEAS 6026 [(0,1)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6027 [(0,0)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
DISCARD 6028 [(0,1)] 0 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6029 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6030 [(1,0)] D [] [] [] [] [] [] none
MERGE 6031 [(1,0),(0,0)] D [] [6033,6034,6035,6036] [] [] [((0,0),(1,0))] [] none
DISCARD 6032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6033 [(1,0),(0,0)] D [6031] [] [] [] [((0,0),(1,0))] [6033,6034,6035,6036] CONDITIONAL_S
Y_MEAS 6034 [(1,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6035 [(0,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
DISCARD 6036 [(1,0)] 0 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6037 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6038 [(0,1)] D [] [] [] [] [] [] none
MERGE 6039 [(0,1),(0,0)] D [] [6041,6042,6043,6044] [] [] [((0,0),(0,1))] [] none
DISCARD 6040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6041 [(0,1),(0,0)] D [6039] [] [] [] [((0,0),(0,1))] [6041,6042,6043,6044] CONDITIONAL_S
Y_MEAS 6042 [(0,1)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6043 [(0,0)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
DISCARD 6044 [(0,1)] 0 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6045 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6046 [(1,0)] D [] [] [] [] [] [] none
MERGE 6047 [(1,0),(0,0)] D [] [6049,6050,6051,6052] [] [] [((0,0),(1,0))] [] none
DISCARD 6048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6049 [(1,0),(0,0)] D [6047] [] [] [] [((0,0),(1,0))] [6049,6050,6051,6052] CONDITIONAL_S
Y_MEAS 6050 [(1,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6051 [(0,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
DISCARD 6052 [(1,0)] 0 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6053 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6054 [(0,1)] D [] [] [] [] [] [] none
MERGE 6055 [(0,1),(0,0)] D [] [6057,6058,6059,6060] [] [] [((0,0),(0,1))] [] none
DISCARD 6056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6057 [(0,1),(0,0)] D [6055] [] [] [] [((0,0),(0,1))] [6057,6058,6059,6060] CONDITIONAL_S
Y_MEAS 6058 [(0,1)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6059 [(0,0)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
DISCARD 6060 [(0,1)] 0 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6061 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6062 [(1,0)] D [] [] [] [] [] [] none
MERGE 6063 [(1,0),(0,0)] D [] [6065,6066,6067,6068] [] [] [((0,0),(1,0))] [] none
DISCARD 6064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6065 [(1,0),(0,0)] D [6063] [] [] [] [((0,0),(1,0))] [6065,6066,6067,6068] CONDITIONAL_S
Y_MEAS 6066 [(1,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6067 [(0,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
DISCARD 6068 [(1,0)] 0 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6069 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6070 [(0,1)] D [] [] [] [] [] [] none
MERGE 6071 [(0,1),(0,0)] D [] [6073,6074,6075,6076] [] [] [((0,0),(0,1))] [] none
DISCARD 6072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6073 [(0,1),(0,0)] D [6071] [] [] [] [((0,0),(0,1))] [6073,6074,6075,6076] CONDITIONAL_S
Y_MEAS 6074 [(0,1)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6075 [(0,0)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
DISCARD 6076 [(0,1)] 0 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6077 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6078 [(1,0)] D [] [] [] [] [] [] none
MERGE 6079 [(1,0),(0,0)] D [] [6081,6082,6083,6084] [] [] [((0,0),(1,0))] [] none
DISCARD 6080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6081 [(1,0),(0,0)] D [6079] [] [] [] [((0,0),(1,0))] [6081,6082,6083,6084] CONDITIONAL_S
Y_MEAS 6082 [(1,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6083 [(0,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
DISCARD 6084 [(1,0)] 0 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6085 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6086 [(0,1)] D [] [] [] [] [] [] none
MERGE 6087 [(0,1),(0,0)] D [] [6089,6090,6091,6092] [] [] [((0,0),(0,1))] [] none
DISCARD 6088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6089 [(0,1),(0,0)] D [6087] [] [] [] [((0,0),(0,1))] [6089,6090,6091,6092] CONDITIONAL_S
Y_MEAS 6090 [(0,1)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6091 [(0,0)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
DISCARD 6092 [(0,1)] 0 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6093 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6094 [(1,0)] D [] [] [] [] [] [] none
MERGE 6095 [(1,0),(0,0)] D [] [6097,6098,6099,6100] [] [] [((0,0),(1,0))] [] none
DISCARD 6096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6097 [(1,0),(0,0)] D [6095] [] [] [] [((0,0),(1,0))] [6097,6098,6099,6100] CONDITIONAL_S
Y_MEAS 6098 [(1,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6099 [(0,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
DISCARD 6100 [(1,0)] 0 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6101 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 6102 [(0,1)] D [] [] [] [] [] [] none
MERGE 6103 [(0,1),(0,0)] D [] [6105,6106,6107,6108] [] [] [((0,0),(0,1))] [] none
DISCARD 6104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6105 [(0,1),(0,0)] D [6103] [] [] [] [((0,0),(0,1))] [6105,6106,6107,6108] CONDITIONAL_S
Y_MEAS 6106 [(0,1)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6107 [(0,0)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
DISCARD 6108 [(0,1)] 0 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6109 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6110 [(1,0)] D [] [] [] [] [] [] none
MERGE 6111 [(1,0),(0,0)] D [] [6113,6114,6115,6116] [] [] [((0,0),(1,0))] [] none
DISCARD 6112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6113 [(1,0),(0,0)] D [6111] [] [] [] [((0,0),(1,0))] [6113,6114,6115,6116] CONDITIONAL_S
Y_MEAS 6114 [(1,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6115 [(0,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
DISCARD 6116 [(1,0)] 0 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6117 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 6118 [(0,1)] D [] [] [] [] [] [] none
MERGE 6119 [(0,1),(0,0)] D [] [6121,6122,6123,6124] [] [] [((0,0),(0,1))] [] none
DISCARD 6120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6121 [(0,1),(0,0)] D [6119] [] [] [] [((0,0),(0,1))] [6121,6122,6123,6124] CONDITIONAL_S
Y_MEAS 6122 [(0,1)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6123 [(0,0)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
DISCARD 6124 [(0,1)] 0 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6125 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6126 [(1,0)] D [] [] [] [] [] [] none
MERGE 6127 [(1,0),(0,0)] D [] [6129,6130,6131,6132] [] [] [((0,0),(1,0))] [] none
DISCARD 6128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6129 [(1,0),(0,0)] D [6127] [] [] [] [((0,0),(1,0))] [6129,6130,6131,6132] CONDITIONAL_S
Y_MEAS 6130 [(1,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6131 [(0,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
DISCARD 6132 [(1,0)] 0 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6133 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6134 [(0,1)] D [] [] [] [] [] [] none
MERGE 6135 [(0,1),(0,0)] D [] [6137,6138,6139,6140] [] [] [((0,0),(0,1))] [] none
DISCARD 6136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6137 [(0,1),(0,0)] D [6135] [] [] [] [((0,0),(0,1))] [6137,6138,6139,6140] CONDITIONAL_S
Y_MEAS 6138 [(0,1)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6139 [(0,0)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
DISCARD 6140 [(0,1)] 0 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6141 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 6142 [(1,0)] D [] [] [] [] [] [] none
MERGE 6143 [(1,0),(0,0)] D [] [6145,6146,6147,6148] [] [] [((0,0),(1,0))] [] none
DISCARD 6144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6145 [(1,0),(0,0)] D [6143] [] [] [] [((0,0),(1,0))] [6145,6146,6147,6148] CONDITIONAL_S
Y_MEAS 6146 [(1,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6147 [(0,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
DISCARD 6148 [(1,0)] 0 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6149 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 6150 [(0,1)] D [] [] [] [] [] [] none
MERGE 6151 [(0,1),(0,0)] D [] [6153,6154,6155,6156] [] [] [((0,0),(0,1))] [] none
DISCARD 6152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6153 [(0,1),(0,0)] D [6151] [] [] [] [((0,0),(0,1))] [6153,6154,6155,6156] CONDITIONAL_S
Y_MEAS 6154 [(0,1)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6155 [(0,0)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
DISCARD 6156 [(0,1)] 0 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6157 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6158 [(1,0)] D [] [] [] [] [] [] none
MERGE 6159 [(1,0),(0,0)] D [] [6161,6162,6163,6164] [] [] [((0,0),(1,0))] [] none
DISCARD 6160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6161 [(1,0),(0,0)] D [6159] [] [] [] [((0,0),(1,0))] [6161,6162,6163,6164] CONDITIONAL_S
Y_MEAS 6162 [(1,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6163 [(0,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
DISCARD 6164 [(1,0)] 0 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6165 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 6166 [(0,1)] D [] [] [] [] [] [] none
MERGE 6167 [(0,1),(0,0)] D [] [6169,6170,6171,6172] [] [] [((0,0),(0,1))] [] none
DISCARD 6168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6169 [(0,1),(0,0)] D [6167] [] [] [] [((0,0),(0,1))] [6169,6170,6171,6172] CONDITIONAL_S
Y_MEAS 6170 [(0,1)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6171 [(0,0)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
DISCARD 6172 [(0,1)] 0 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6173 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6174 [(1,0)] D [] [] [] [] [] [] none
MERGE 6175 [(1,0),(0,0)] D [] [6177,6178,6179,6180] [] [] [((0,0),(1,0))] [] none
DISCARD 6176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6177 [(1,0),(0,0)] D [6175] [] [] [] [((0,0),(1,0))] [6177,6178,6179,6180] CONDITIONAL_S
Y_MEAS 6178 [(1,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6179 [(0,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
DISCARD 6180 [(1,0)] 0 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6181 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6182 [(0,1)] D [] [] [] [] [] [] none
MERGE 6183 [(0,1),(0,0)] D [] [6185,6186,6187,6188] [] [] [((0,0),(0,1))] [] none
DISCARD 6184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6185 [(0,1),(0,0)] D [6183] [] [] [] [((0,0),(0,1))] [6185,6186,6187,6188] CONDITIONAL_S
Y_MEAS 6186 [(0,1)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6187 [(0,0)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
DISCARD 6188 [(0,1)] 0 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6189 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6190 [(1,0)] D [] [] [] [] [] [] none
MERGE 6191 [(1,0),(0,0)] D [] [6193,6194,6195,6196] [] [] [((0,0),(1,0))] [] none
DISCARD 6192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6193 [(1,0),(0,0)] D [6191] [] [] [] [((0,0),(1,0))] [6193,6194,6195,6196] CONDITIONAL_S
Y_MEAS 6194 [(1,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6195 [(0,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
DISCARD 6196 [(1,0)] 0 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6197 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6198 [(0,1)] D [] [] [] [] [] [] none
MERGE 6199 [(0,1),(0,0)] D [] [6201,6202,6203,6204] [] [] [((0,0),(0,1))] [] none
DISCARD 6200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6201 [(0,1),(0,0)] D [6199] [] [] [] [((0,0),(0,1))] [6201,6202,6203,6204] CONDITIONAL_S
Y_MEAS 6202 [(0,1)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6203 [(0,0)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
DISCARD 6204 [(0,1)] 0 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6205 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 6206 [(1,0)] D [] [] [] [] [] [] none
MERGE 6207 [(1,0),(0,0)] D [] [6209,6210,6211,6212] [] [] [((0,0),(1,0))] [] none
DISCARD 6208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6209 [(1,0),(0,0)] D [6207] [] [] [] [((0,0),(1,0))] [6209,6210,6211,6212] CONDITIONAL_S
Y_MEAS 6210 [(1,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6211 [(0,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
DISCARD 6212 [(1,0)] 0 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6213 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 6214 [(0,1)] D [] [] [] [] [] [] none
MERGE 6215 [(0,1),(0,0)] D [] [6217,6218,6219,6220] [] [] [((0,0),(0,1))] [] none
DISCARD 6216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6217 [(0,1),(0,0)] D [6215] [] [] [] [((0,0),(0,1))] [6217,6218,6219,6220] CONDITIONAL_S
Y_MEAS 6218 [(0,1)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6219 [(0,0)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
DISCARD 6220 [(0,1)] 0 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6221 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6222 [(1,0)] D [] [] [] [] [] [] none
MERGE 6223 [(1,0),(0,0)] D [] [6225,6226,6227,6228] [] [] [((0,0),(1,0))] [] none
DISCARD 6224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6225 [(1,0),(0,0)] D [6223] [] [] [] [((0,0),(1,0))] [6225,6226,6227,6228] CONDITIONAL_S
Y_MEAS 6226 [(1,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6227 [(0,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
DISCARD 6228 [(1,0)] 0 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6229 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6230 [(0,1)] D [] [] [] [] [] [] none
MERGE 6231 [(0,1),(0,0)] D [] [6233,6234,6235,6236] [] [] [((0,0),(0,1))] [] none
DISCARD 6232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6233 [(0,1),(0,0)] D [6231] [] [] [] [((0,0),(0,1))] [6233,6234,6235,6236] CONDITIONAL_S
Y_MEAS 6234 [(0,1)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6235 [(0,0)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
DISCARD 6236 [(0,1)] 0 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6237 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6238 [(1,0)] D [] [] [] [] [] [] none
MERGE 6239 [(1,0),(0,0)] D [] [6241,6242,6243,6244] [] [] [((0,0),(1,0))] [] none
DISCARD 6240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6241 [(1,0),(0,0)] D [6239] [] [] [] [((0,0),(1,0))] [6241,6242,6243,6244] CONDITIONAL_S
Y_MEAS 6242 [(1,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6243 [(0,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
DISCARD 6244 [(1,0)] 0 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6245 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6246 [(0,1)] D [] [] [] [] [] [] none
MERGE 6247 [(0,1),(0,0)] D [] [6249,6250,6251,6252] [] [] [((0,0),(0,1))] [] none
DISCARD 6248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6249 [(0,1),(0,0)] D [6247] [] [] [] [((0,0),(0,1))] [6249,6250,6251,6252] CONDITIONAL_S
Y_MEAS 6250 [(0,1)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6251 [(0,0)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
DISCARD 6252 [(0,1)] 0 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6253 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6254 [(1,0)] D [] [] [] [] [] [] none
MERGE 6255 [(1,0),(0,0)] D [] [6257,6258,6259,6260] [] [] [((0,0),(1,0))] [] none
DISCARD 6256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6257 [(1,0),(0,0)] D [6255] [] [] [] [((0,0),(1,0))] [6257,6258,6259,6260] CONDITIONAL_S
Y_MEAS 6258 [(1,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6259 [(0,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
DISCARD 6260 [(1,0)] 0 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6261 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 6262 [(0,1)] D [] [] [] [] [] [] none
MERGE 6263 [(0,1),(0,0)] D [] [6265,6266,6267,6268] [] [] [((0,0),(0,1))] [] none
DISCARD 6264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6265 [(0,1),(0,0)] D [6263] [] [] [] [((0,0),(0,1))] [6265,6266,6267,6268] CONDITIONAL_S
Y_MEAS 6266 [(0,1)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6267 [(0,0)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
DISCARD 6268 [(0,1)] 0 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6269 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6270 [(1,0)] D [] [] [] [] [] [] none
MERGE 6271 [(1,0),(0,0)] D [] [6273,6274,6275,6276] [] [] [((0,0),(1,0))] [] none
DISCARD 6272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6273 [(1,0),(0,0)] D [6271] [] [] [] [((0,0),(1,0))] [6273,6274,6275,6276] CONDITIONAL_S
Y_MEAS 6274 [(1,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6275 [(0,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
DISCARD 6276 [(1,0)] 0 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6277 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6278 [(0,1)] D [] [] [] [] [] [] none
MERGE 6279 [(0,1),(0,0)] D [] [6281,6282,6283,6284] [] [] [((0,0),(0,1))] [] none
DISCARD 6280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6281 [(0,1),(0,0)] D [6279] [] [] [] [((0,0),(0,1))] [6281,6282,6283,6284] CONDITIONAL_S
Y_MEAS 6282 [(0,1)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6283 [(0,0)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
DISCARD 6284 [(0,1)] 0 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6285 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6286 [(1,0)] D [] [] [] [] [] [] none
MERGE 6287 [(1,0),(0,0)] D [] [6289,6290,6291,6292] [] [] [((0,0),(1,0))] [] none
DISCARD 6288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6289 [(1,0),(0,0)] D [6287] [] [] [] [((0,0),(1,0))] [6289,6290,6291,6292] CONDITIONAL_S
Y_MEAS 6290 [(1,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6291 [(0,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
DISCARD 6292 [(1,0)] 0 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6293 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 6294 [(0,1)] D [] [] [] [] [] [] none
MERGE 6295 [(0,1),(0,0)] D [] [6297,6298,6299,6300] [] [] [((0,0),(0,1))] [] none
DISCARD 6296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6297 [(0,1),(0,0)] D [6295] [] [] [] [((0,0),(0,1))] [6297,6298,6299,6300] CONDITIONAL_S
Y_MEAS 6298 [(0,1)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6299 [(0,0)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
DISCARD 6300 [(0,1)] 0 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6301 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6302 [(1,0)] D [] [] [] [] [] [] none
MERGE 6303 [(1,0),(0,0)] D [] [6305,6306,6307,6308] [] [] [((0,0),(1,0))] [] none
DISCARD 6304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6305 [(1,0),(0,0)] D [6303] [] [] [] [((0,0),(1,0))] [6305,6306,6307,6308] CONDITIONAL_S
Y_MEAS 6306 [(1,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6307 [(0,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
DISCARD 6308 [(1,0)] 0 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6309 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6310 [(0,1)] D [] [] [] [] [] [] none
MERGE 6311 [(0,1),(0,0)] D [] [6313,6314,6315,6316] [] [] [((0,0),(0,1))] [] none
DISCARD 6312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6313 [(0,1),(0,0)] D [6311] [] [] [] [((0,0),(0,1))] [6313,6314,6315,6316] CONDITIONAL_S
Y_MEAS 6314 [(0,1)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6315 [(0,0)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
DISCARD 6316 [(0,1)] 0 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6317 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6318 [(1,0)] D [] [] [] [] [] [] none
MERGE 6319 [(1,0),(0,0)] D [] [6321,6322,6323,6324] [] [] [((0,0),(1,0))] [] none
DISCARD 6320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6321 [(1,0),(0,0)] D [6319] [] [] [] [((0,0),(1,0))] [6321,6322,6323,6324] CONDITIONAL_S
Y_MEAS 6322 [(1,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6323 [(0,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
DISCARD 6324 [(1,0)] 0 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6325 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6326 [(0,1)] D [] [] [] [] [] [] none
MERGE 6327 [(0,1),(0,0)] D [] [6329,6330,6331,6332] [] [] [((0,0),(0,1))] [] none
DISCARD 6328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6329 [(0,1),(0,0)] D [6327] [] [] [] [((0,0),(0,1))] [6329,6330,6331,6332] CONDITIONAL_S
Y_MEAS 6330 [(0,1)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6331 [(0,0)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
DISCARD 6332 [(0,1)] 0 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6333 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6334 [(1,0)] D [] [] [] [] [] [] none
MERGE 6335 [(1,0),(0,0)] D [] [6337,6338,6339,6340] [] [] [((0,0),(1,0))] [] none
DISCARD 6336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6337 [(1,0),(0,0)] D [6335] [] [] [] [((0,0),(1,0))] [6337,6338,6339,6340] CONDITIONAL_S
Y_MEAS 6338 [(1,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6339 [(0,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
DISCARD 6340 [(1,0)] 0 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6341 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6342 [(0,1)] D [] [] [] [] [] [] none
MERGE 6343 [(0,1),(0,0)] D [] [6345,6346,6347,6348] [] [] [((0,0),(0,1))] [] none
DISCARD 6344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6345 [(0,1),(0,0)] D [6343] [] [] [] [((0,0),(0,1))] [6345,6346,6347,6348] CONDITIONAL_S
Y_MEAS 6346 [(0,1)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6347 [(0,0)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
DISCARD 6348 [(0,1)] 0 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6349 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6350 [(1,0)] D [] [] [] [] [] [] none
MERGE 6351 [(1,0),(0,0)] D [] [6353,6354,6355,6356] [] [] [((0,0),(1,0))] [] none
DISCARD 6352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6353 [(1,0),(0,0)] D [6351] [] [] [] [((0,0),(1,0))] [6353,6354,6355,6356] CONDITIONAL_S
Y_MEAS 6354 [(1,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6355 [(0,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
DISCARD 6356 [(1,0)] 0 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6357 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 6358 [(0,1)] D [] [] [] [] [] [] none
MERGE 6359 [(0,1),(0,0)] D [] [6361,6362,6363,6364] [] [] [((0,0),(0,1))] [] none
DISCARD 6360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6361 [(0,1),(0,0)] D [6359] [] [] [] [((0,0),(0,1))] [6361,6362,6363,6364] CONDITIONAL_S
Y_MEAS 6362 [(0,1)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6363 [(0,0)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
DISCARD 6364 [(0,1)] 0 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6365 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 6366 [(1,0)] D [] [] [] [] [] [] none
MERGE 6367 [(1,0),(0,0)] D [] [6369,6370,6371,6372] [] [] [((0,0),(1,0))] [] none
DISCARD 6368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6369 [(1,0),(0,0)] D [6367] [] [] [] [((0,0),(1,0))] [6369,6370,6371,6372] CONDITIONAL_S
Y_MEAS 6370 [(1,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6371 [(0,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
DISCARD 6372 [(1,0)] 0 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6373 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6374 [(0,1)] D [] [] [] [] [] [] none
MERGE 6375 [(0,1),(0,0)] D [] [6377,6378,6379,6380] [] [] [((0,0),(0,1))] [] none
DISCARD 6376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6377 [(0,1),(0,0)] D [6375] [] [] [] [((0,0),(0,1))] [6377,6378,6379,6380] CONDITIONAL_S
Y_MEAS 6378 [(0,1)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6379 [(0,0)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
DISCARD 6380 [(0,1)] 0 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6381 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 6382 [(1,0)] D [] [] [] [] [] [] none
MERGE 6383 [(1,0),(0,0)] D [] [6385,6386,6387,6388] [] [] [((0,0),(1,0))] [] none
DISCARD 6384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6385 [(1,0),(0,0)] D [6383] [] [] [] [((0,0),(1,0))] [6385,6386,6387,6388] CONDITIONAL_S
Y_MEAS 6386 [(1,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6387 [(0,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
DISCARD 6388 [(1,0)] 0 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6389 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 6390 [(0,1)] D [] [] [] [] [] [] none
MERGE 6391 [(0,1),(0,0)] D [] [6393,6394,6395,6396] [] [] [((0,0),(0,1))] [] none
DISCARD 6392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6393 [(0,1),(0,0)] D [6391] [] [] [] [((0,0),(0,1))] [6393,6394,6395,6396] CONDITIONAL_S
Y_MEAS 6394 [(0,1)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6395 [(0,0)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
DISCARD 6396 [(0,1)] 0 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6397 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6398 [(1,0)] D [] [] [] [] [] [] none
MERGE 6399 [(1,0),(0,0)] D [] [6401,6402,6403,6404] [] [] [((0,0),(1,0))] [] none
DISCARD 6400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6401 [(1,0),(0,0)] D [6399] [] [] [] [((0,0),(1,0))] [6401,6402,6403,6404] CONDITIONAL_S
Y_MEAS 6402 [(1,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6403 [(0,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
DISCARD 6404 [(1,0)] 0 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6405 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6406 [(0,1)] D [] [] [] [] [] [] none
MERGE 6407 [(0,1),(0,0)] D [] [6409,6410,6411,6412] [] [] [((0,0),(0,1))] [] none
DISCARD 6408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6409 [(0,1),(0,0)] D [6407] [] [] [] [((0,0),(0,1))] [6409,6410,6411,6412] CONDITIONAL_S
Y_MEAS 6410 [(0,1)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6411 [(0,0)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
DISCARD 6412 [(0,1)] 0 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6413 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 6414 [(1,0)] D [] [] [] [] [] [] none
MERGE 6415 [(1,0),(0,0)] D [] [6417,6418,6419,6420] [] [] [((0,0),(1,0))] [] none
DISCARD 6416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6417 [(1,0),(0,0)] D [6415] [] [] [] [((0,0),(1,0))] [6417,6418,6419,6420] CONDITIONAL_S
Y_MEAS 6418 [(1,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6419 [(0,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
DISCARD 6420 [(1,0)] 0 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6421 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6422 [(0,1)] D [] [] [] [] [] [] none
MERGE 6423 [(0,1),(0,0)] D [] [6425,6426,6427,6428] [] [] [((0,0),(0,1))] [] none
DISCARD 6424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6425 [(0,1),(0,0)] D [6423] [] [] [] [((0,0),(0,1))] [6425,6426,6427,6428] CONDITIONAL_S
Y_MEAS 6426 [(0,1)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6427 [(0,0)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
DISCARD 6428 [(0,1)] 0 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6429 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 6430 [(1,0)] D [] [] [] [] [] [] none
MERGE 6431 [(1,0),(0,0)] D [] [6433,6434,6435,6436] [] [] [((0,0),(1,0))] [] none
DISCARD 6432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6433 [(1,0),(0,0)] D [6431] [] [] [] [((0,0),(1,0))] [6433,6434,6435,6436] CONDITIONAL_S
Y_MEAS 6434 [(1,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6435 [(0,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
DISCARD 6436 [(1,0)] 0 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6437 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6438 [(0,1)] D [] [] [] [] [] [] none
MERGE 6439 [(0,1),(0,0)] D [] [6441,6442,6443,6444] [] [] [((0,0),(0,1))] [] none
DISCARD 6440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6441 [(0,1),(0,0)] D [6439] [] [] [] [((0,0),(0,1))] [6441,6442,6443,6444] CONDITIONAL_S
Y_MEAS 6442 [(0,1)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6443 [(0,0)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
DISCARD 6444 [(0,1)] 0 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6445 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6446 [(1,0)] D [] [] [] [] [] [] none
MERGE 6447 [(1,0),(0,0)] D [] [6449,6450,6451,6452] [] [] [((0,0),(1,0))] [] none
DISCARD 6448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6449 [(1,0),(0,0)] D [6447] [] [] [] [((0,0),(1,0))] [6449,6450,6451,6452] CONDITIONAL_S
Y_MEAS 6450 [(1,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6451 [(0,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
DISCARD 6452 [(1,0)] 0 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6453 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6454 [(0,1)] D [] [] [] [] [] [] none
MERGE 6455 [(0,1),(0,0)] D [] [6457,6458,6459,6460] [] [] [((0,0),(0,1))] [] none
DISCARD 6456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6457 [(0,1),(0,0)] D [6455] [] [] [] [((0,0),(0,1))] [6457,6458,6459,6460] CONDITIONAL_S
Y_MEAS 6458 [(0,1)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6459 [(0,0)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
DISCARD 6460 [(0,1)] 0 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6461 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 6462 [(1,0)] D [] [] [] [] [] [] none
MERGE 6463 [(1,0),(0,0)] D [] [6465,6466,6467,6468] [] [] [((0,0),(1,0))] [] none
DISCARD 6464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6465 [(1,0),(0,0)] D [6463] [] [] [] [((0,0),(1,0))] [6465,6466,6467,6468] CONDITIONAL_S
Y_MEAS 6466 [(1,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
IDLE 6467 [(0,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
DISCARD 6468 [(1,0)] 0 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
IDLE 6469 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6470 [(0,1)] D [] [] [] [] [] [] none
MERGE 6471 [(0,1),(0,0)] D [] [6473,6474,6475,6476] [] [] [((0,0),(0,1))] [] none
DISCARD 6472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6473 [(0,1),(0,0)] D [6471] [] [] [] [((0,0),(0,1))] [6473,6474,6475,6476] CONDITIONAL_S
Y_MEAS 6474 [(0,1)] HALF_D_PLUS_2 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
IDLE 6475 [(0,0)] HALF_D_PLUS_2 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
DISCARD 6476 [(0,1)] 0 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
IDLE 6477 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 6478 [(1,0)] D [] [] [] [] [] [] none
MERGE 6479 [(1,0),(0,0)] D [] [6481,6482,6483,6484] [] [] [((0,0),(1,0))] [] none
DISCARD 6480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6481 [(1,0),(0,0)] D [6479] [] [] [] [((0,0),(1,0))] [6481,6482,6483,6484] CONDITIONAL_S
Y_MEAS 6482 [(1,0)] HALF_D_PLUS_2 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
IDLE 6483 [(0,0)] HALF_D_PLUS_2 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
DISCARD 6484 [(1,0)] 0 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
IDLE 6485 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6486 [(0,1)] D [] [] [] [] [] [] none
MERGE 6487 [(0,1),(0,0)] D [] [6489,6490,6491,6492] [] [] [((0,0),(0,1))] [] none
DISCARD 6488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6489 [(0,1),(0,0)] D [6487] [] [] [] [((0,0),(0,1))] [6489,6490,6491,6492] CONDITIONAL_S
Y_MEAS 6490 [(0,1)] HALF_D_PLUS_2 [6487] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
IDLE 6491 [(0,0)] HALF_D_PLUS_2 [6487] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
DISCARD 6492 [(0,1)] 0 [6487] [] [] [] [] [6489,6490,6491,6492] CONDITIONAL_S
IDLE 6493 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6494 [(1,0)] D [] [] [] [] [] [] none
MERGE 6495 [(1,0),(0,0)] D [] [6497,6498,6499,6500] [] [] [((0,0),(1,0))] [] none
DISCARD 6496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6497 [(1,0),(0,0)] D [6495] [] [] [] [((0,0),(1,0))] [6497,6498,6499,6500] CONDITIONAL_S
Y_MEAS 6498 [(1,0)] HALF_D_PLUS_2 [6495] [] [] [] [] [6497,6498,6499,6500] CONDITIONAL_S
IDLE 6499 [(0,0)] HALF_D_PLUS_2 [6495] [] [] [] [] [6497,6498,6499,6500] CONDITIONAL_S
DISCARD 6500 [(1,0)] 0 [6495] [] [] [] [] [6497,6498,6499,6500] CONDITIONAL_S
IDLE 6501 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6502 [(0,1)] D [] [] [] [] [] [] none
MERGE 6503 [(0,1),(0,0)] D [] [6505,6506,6507,6508] [] [] [((0,0),(0,1))] [] none
DISCARD 6504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6505 [(0,1),(0,0)] D [6503] [] [] [] [((0,0),(0,1))] [6505,6506,6507,6508] CONDITIONAL_S
Y_MEAS 6506 [(0,1)] HALF_D_PLUS_2 [6503] [] [] [] [] [6505,6506,6507,6508] CONDITIONAL_S
IDLE 6507 [(0,0)] HALF_D_PLUS_2 [6503] [] [] [] [] [6505,6506,6507,6508] CONDITIONAL_S
DISCARD 6508 [(0,1)] 0 [6503] [] [] [] [] [6505,6506,6507,6508] CONDITIONAL_S
IDLE 6509 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6510 [(1,0)] D [] [] [] [] [] [] none
MERGE 6511 [(1,0),(0,0)] D [] [6513,6514,6515,6516] [] [] [((0,0),(1,0))] [] none
DISCARD 6512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6513 [(1,0),(0,0)] D [6511] [] [] [] [((0,0),(1,0))] [6513,6514,6515,6516] CONDITIONAL_S
Y_MEAS 6514 [(1,0)] HALF_D_PLUS_2 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
IDLE 6515 [(0,0)] HALF_D_PLUS_2 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
DISCARD 6516 [(1,0)] 0 [6511] [] [] [] [] [6513,6514,6515,6516] CONDITIONAL_S
IDLE 6517 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6518 [(0,1)] D [] [] [] [] [] [] none
MERGE 6519 [(0,1),(0,0)] D [] [6521,6522,6523,6524] [] [] [((0,0),(0,1))] [] none
DISCARD 6520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6521 [(0,1),(0,0)] D [6519] [] [] [] [((0,0),(0,1))] [6521,6522,6523,6524] CONDITIONAL_S
Y_MEAS 6522 [(0,1)] HALF_D_PLUS_2 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
IDLE 6523 [(0,0)] HALF_D_PLUS_2 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
DISCARD 6524 [(0,1)] 0 [6519] [] [] [] [] [6521,6522,6523,6524] CONDITIONAL_S
IDLE 6525 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 6526 [(1,0)] D [] [] [] [] [] [] none
MERGE 6527 [(1,0),(0,0)] D [] [6529,6530,6531,6532] [] [] [((0,0),(1,0))] [] none
DISCARD 6528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6529 [(1,0),(0,0)] D [6527] [] [] [] [((0,0),(1,0))] [6529,6530,6531,6532] CONDITIONAL_S
Y_MEAS 6530 [(1,0)] HALF_D_PLUS_2 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
IDLE 6531 [(0,0)] HALF_D_PLUS_2 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
DISCARD 6532 [(1,0)] 0 [6527] [] [] [] [] [6529,6530,6531,6532] CONDITIONAL_S
IDLE 6533 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 6534 [(0,1)] D [] [] [] [] [] [] none
MERGE 6535 [(0,1),(0,0)] D [] [6537,6538,6539,6540] [] [] [((0,0),(0,1))] [] none
DISCARD 6536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6537 [(0,1),(0,0)] D [6535] [] [] [] [((0,0),(0,1))] [6537,6538,6539,6540] CONDITIONAL_S
Y_MEAS 6538 [(0,1)] HALF_D_PLUS_2 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
IDLE 6539 [(0,0)] HALF_D_PLUS_2 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
DISCARD 6540 [(0,1)] 0 [6535] [] [] [] [] [6537,6538,6539,6540] CONDITIONAL_S
IDLE 6541 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6542 [(1,0)] D [] [] [] [] [] [] none
MERGE 6543 [(1,0),(0,0)] D [] [6545,6546,6547,6548] [] [] [((0,0),(1,0))] [] none
DISCARD 6544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6545 [(1,0),(0,0)] D [6543] [] [] [] [((0,0),(1,0))] [6545,6546,6547,6548] CONDITIONAL_S
Y_MEAS 6546 [(1,0)] HALF_D_PLUS_2 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
IDLE 6547 [(0,0)] HALF_D_PLUS_2 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
DISCARD 6548 [(1,0)] 0 [6543] [] [] [] [] [6545,6546,6547,6548] CONDITIONAL_S
IDLE 6549 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6550 [(0,1)] D [] [] [] [] [] [] none
MERGE 6551 [(0,1),(0,0)] D [] [6553,6554,6555,6556] [] [] [((0,0),(0,1))] [] none
DISCARD 6552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6553 [(0,1),(0,0)] D [6551] [] [] [] [((0,0),(0,1))] [6553,6554,6555,6556] CONDITIONAL_S
Y_MEAS 6554 [(0,1)] HALF_D_PLUS_2 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
IDLE 6555 [(0,0)] HALF_D_PLUS_2 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
DISCARD 6556 [(0,1)] 0 [6551] [] [] [] [] [6553,6554,6555,6556] CONDITIONAL_S
IDLE 6557 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6558 [(1,0)] D [] [] [] [] [] [] none
MERGE 6559 [(1,0),(0,0)] D [] [6561,6562,6563,6564] [] [] [((0,0),(1,0))] [] none
DISCARD 6560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6561 [(1,0),(0,0)] D [6559] [] [] [] [((0,0),(1,0))] [6561,6562,6563,6564] CONDITIONAL_S
Y_MEAS 6562 [(1,0)] HALF_D_PLUS_2 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
IDLE 6563 [(0,0)] HALF_D_PLUS_2 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
DISCARD 6564 [(1,0)] 0 [6559] [] [] [] [] [6561,6562,6563,6564] CONDITIONAL_S
IDLE 6565 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 6566 [(0,1)] D [] [] [] [] [] [] none
MERGE 6567 [(0,1),(0,0)] D [] [6569,6570,6571,6572] [] [] [((0,0),(0,1))] [] none
DISCARD 6568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6569 [(0,1),(0,0)] D [6567] [] [] [] [((0,0),(0,1))] [6569,6570,6571,6572] CONDITIONAL_S
Y_MEAS 6570 [(0,1)] HALF_D_PLUS_2 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
IDLE 6571 [(0,0)] HALF_D_PLUS_2 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
DISCARD 6572 [(0,1)] 0 [6567] [] [] [] [] [6569,6570,6571,6572] CONDITIONAL_S
IDLE 6573 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 6574 [(1,0)] D [] [] [] [] [] [] none
MERGE 6575 [(1,0),(0,0)] D [] [6577,6578,6579,6580] [] [] [((0,0),(1,0))] [] none
DISCARD 6576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6577 [(1,0),(0,0)] D [6575] [] [] [] [((0,0),(1,0))] [6577,6578,6579,6580] CONDITIONAL_S
Y_MEAS 6578 [(1,0)] HALF_D_PLUS_2 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
IDLE 6579 [(0,0)] HALF_D_PLUS_2 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
DISCARD 6580 [(1,0)] 0 [6575] [] [] [] [] [6577,6578,6579,6580] CONDITIONAL_S
IDLE 6581 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 6582 [(0,1)] D [] [] [] [] [] [] none
MERGE 6583 [(0,1),(0,0)] D [] [6585,6586,6587,6588] [] [] [((0,0),(0,1))] [] none
DISCARD 6584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6585 [(0,1),(0,0)] D [6583] [] [] [] [((0,0),(0,1))] [6585,6586,6587,6588] CONDITIONAL_S
Y_MEAS 6586 [(0,1)] HALF_D_PLUS_2 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
IDLE 6587 [(0,0)] HALF_D_PLUS_2 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
DISCARD 6588 [(0,1)] 0 [6583] [] [] [] [] [6585,6586,6587,6588] CONDITIONAL_S
IDLE 6589 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 6590 [(1,0)] D [] [] [] [] [] [] none
MERGE 6591 [(1,0),(0,0)] D [] [6593,6594,6595,6596] [] [] [((0,0),(1,0))] [] none
DISCARD 6592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6593 [(1,0),(0,0)] D [6591] [] [] [] [((0,0),(1,0))] [6593,6594,6595,6596] CONDITIONAL_S
Y_MEAS 6594 [(1,0)] HALF_D_PLUS_2 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
IDLE 6595 [(0,0)] HALF_D_PLUS_2 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
DISCARD 6596 [(1,0)] 0 [6591] [] [] [] [] [6593,6594,6595,6596] CONDITIONAL_S
IDLE 6597 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6598 [(0,1)] D [] [] [] [] [] [] none
MERGE 6599 [(0,1),(0,0)] D [] [6601,6602,6603,6604] [] [] [((0,0),(0,1))] [] none
DISCARD 6600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6601 [(0,1),(0,0)] D [6599] [] [] [] [((0,0),(0,1))] [6601,6602,6603,6604] CONDITIONAL_S
Y_MEAS 6602 [(0,1)] HALF_D_PLUS_2 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
IDLE 6603 [(0,0)] HALF_D_PLUS_2 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
DISCARD 6604 [(0,1)] 0 [6599] [] [] [] [] [6601,6602,6603,6604] CONDITIONAL_S
IDLE 6605 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6606 [(1,0)] D [] [] [] [] [] [] none
MERGE 6607 [(1,0),(0,0)] D [] [6609,6610,6611,6612] [] [] [((0,0),(1,0))] [] none
DISCARD 6608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6609 [(1,0),(0,0)] D [6607] [] [] [] [((0,0),(1,0))] [6609,6610,6611,6612] CONDITIONAL_S
Y_MEAS 6610 [(1,0)] HALF_D_PLUS_2 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
IDLE 6611 [(0,0)] HALF_D_PLUS_2 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
DISCARD 6612 [(1,0)] 0 [6607] [] [] [] [] [6609,6610,6611,6612] CONDITIONAL_S
IDLE 6613 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6614 [(0,1)] D [] [] [] [] [] [] none
MERGE 6615 [(0,1),(0,0)] D [] [6617,6618,6619,6620] [] [] [((0,0),(0,1))] [] none
DISCARD 6616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6617 [(0,1),(0,0)] D [6615] [] [] [] [((0,0),(0,1))] [6617,6618,6619,6620] CONDITIONAL_S
Y_MEAS 6618 [(0,1)] HALF_D_PLUS_2 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
IDLE 6619 [(0,0)] HALF_D_PLUS_2 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
DISCARD 6620 [(0,1)] 0 [6615] [] [] [] [] [6617,6618,6619,6620] CONDITIONAL_S
IDLE 6621 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6622 [(1,0)] D [] [] [] [] [] [] none
MERGE 6623 [(1,0),(0,0)] D [] [6625,6626,6627,6628] [] [] [((0,0),(1,0))] [] none
DISCARD 6624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6625 [(1,0),(0,0)] D [6623] [] [] [] [((0,0),(1,0))] [6625,6626,6627,6628] CONDITIONAL_S
Y_MEAS 6626 [(1,0)] HALF_D_PLUS_2 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
IDLE 6627 [(0,0)] HALF_D_PLUS_2 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
DISCARD 6628 [(1,0)] 0 [6623] [] [] [] [] [6625,6626,6627,6628] CONDITIONAL_S
IDLE 6629 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6630 [(0,1)] D [] [] [] [] [] [] none
MERGE 6631 [(0,1),(0,0)] D [] [6633,6634,6635,6636] [] [] [((0,0),(0,1))] [] none
DISCARD 6632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6633 [(0,1),(0,0)] D [6631] [] [] [] [((0,0),(0,1))] [6633,6634,6635,6636] CONDITIONAL_S
Y_MEAS 6634 [(0,1)] HALF_D_PLUS_2 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
IDLE 6635 [(0,0)] HALF_D_PLUS_2 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
DISCARD 6636 [(0,1)] 0 [6631] [] [] [] [] [6633,6634,6635,6636] CONDITIONAL_S
IDLE 6637 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 6638 [(1,0)] D [] [] [] [] [] [] none
MERGE 6639 [(1,0),(0,0)] D [] [6641,6642,6643,6644] [] [] [((0,0),(1,0))] [] none
DISCARD 6640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6641 [(1,0),(0,0)] D [6639] [] [] [] [((0,0),(1,0))] [6641,6642,6643,6644] CONDITIONAL_S
Y_MEAS 6642 [(1,0)] HALF_D_PLUS_2 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
IDLE 6643 [(0,0)] HALF_D_PLUS_2 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
DISCARD 6644 [(1,0)] 0 [6639] [] [] [] [] [6641,6642,6643,6644] CONDITIONAL_S
IDLE 6645 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6646 [(0,1)] D [] [] [] [] [] [] none
MERGE 6647 [(0,1),(0,0)] D [] [6649,6650,6651,6652] [] [] [((0,0),(0,1))] [] none
DISCARD 6648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6649 [(0,1),(0,0)] D [6647] [] [] [] [((0,0),(0,1))] [6649,6650,6651,6652] CONDITIONAL_S
Y_MEAS 6650 [(0,1)] HALF_D_PLUS_2 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
IDLE 6651 [(0,0)] HALF_D_PLUS_2 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
DISCARD 6652 [(0,1)] 0 [6647] [] [] [] [] [6649,6650,6651,6652] CONDITIONAL_S
IDLE 6653 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 6654 [(1,0)] D [] [] [] [] [] [] none
MERGE 6655 [(1,0),(0,0)] D [] [6657,6658,6659,6660] [] [] [((0,0),(1,0))] [] none
DISCARD 6656 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6657 [(1,0),(0,0)] D [6655] [] [] [] [((0,0),(1,0))] [6657,6658,6659,6660] CONDITIONAL_S
Y_MEAS 6658 [(1,0)] HALF_D_PLUS_2 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
IDLE 6659 [(0,0)] HALF_D_PLUS_2 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
DISCARD 6660 [(1,0)] 0 [6655] [] [] [] [] [6657,6658,6659,6660] CONDITIONAL_S
IDLE 6661 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6662 [(0,1)] D [] [] [] [] [] [] none
MERGE 6663 [(0,1),(0,0)] D [] [6665,6666,6667,6668] [] [] [((0,0),(0,1))] [] none
DISCARD 6664 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6665 [(0,1),(0,0)] D [6663] [] [] [] [((0,0),(0,1))] [6665,6666,6667,6668] CONDITIONAL_S
Y_MEAS 6666 [(0,1)] HALF_D_PLUS_2 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
IDLE 6667 [(0,0)] HALF_D_PLUS_2 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
DISCARD 6668 [(0,1)] 0 [6663] [] [] [] [] [6665,6666,6667,6668] CONDITIONAL_S
IDLE 6669 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6670 [(1,0)] D [] [] [] [] [] [] none
MERGE 6671 [(1,0),(0,0)] D [] [6673,6674,6675,6676] [] [] [((0,0),(1,0))] [] none
DISCARD 6672 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6673 [(1,0),(0,0)] D [6671] [] [] [] [((0,0),(1,0))] [6673,6674,6675,6676] CONDITIONAL_S
Y_MEAS 6674 [(1,0)] HALF_D_PLUS_2 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
IDLE 6675 [(0,0)] HALF_D_PLUS_2 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
DISCARD 6676 [(1,0)] 0 [6671] [] [] [] [] [6673,6674,6675,6676] CONDITIONAL_S
IDLE 6677 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 6678 [(0,1)] D [] [] [] [] [] [] none
MERGE 6679 [(0,1),(0,0)] D [] [6681,6682,6683,6684] [] [] [((0,0),(0,1))] [] none
DISCARD 6680 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6681 [(0,1),(0,0)] D [6679] [] [] [] [((0,0),(0,1))] [6681,6682,6683,6684] CONDITIONAL_S
Y_MEAS 6682 [(0,1)] HALF_D_PLUS_2 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
IDLE 6683 [(0,0)] HALF_D_PLUS_2 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
DISCARD 6684 [(0,1)] 0 [6679] [] [] [] [] [6681,6682,6683,6684] CONDITIONAL_S
IDLE 6685 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6686 [(1,0)] D [] [] [] [] [] [] none
MERGE 6687 [(1,0),(0,0)] D [] [6689,6690,6691,6692] [] [] [((0,0),(1,0))] [] none
DISCARD 6688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6689 [(1,0),(0,0)] D [6687] [] [] [] [((0,0),(1,0))] [6689,6690,6691,6692] CONDITIONAL_S
Y_MEAS 6690 [(1,0)] HALF_D_PLUS_2 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
IDLE 6691 [(0,0)] HALF_D_PLUS_2 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
DISCARD 6692 [(1,0)] 0 [6687] [] [] [] [] [6689,6690,6691,6692] CONDITIONAL_S
IDLE 6693 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6694 [(0,1)] D [] [] [] [] [] [] none
MERGE 6695 [(0,1),(0,0)] D [] [6697,6698,6699,6700] [] [] [((0,0),(0,1))] [] none
DISCARD 6696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6697 [(0,1),(0,0)] D [6695] [] [] [] [((0,0),(0,1))] [6697,6698,6699,6700] CONDITIONAL_S
Y_MEAS 6698 [(0,1)] HALF_D_PLUS_2 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
IDLE 6699 [(0,0)] HALF_D_PLUS_2 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
DISCARD 6700 [(0,1)] 0 [6695] [] [] [] [] [6697,6698,6699,6700] CONDITIONAL_S
IDLE 6701 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6702 [(1,0)] D [] [] [] [] [] [] none
MERGE 6703 [(1,0),(0,0)] D [] [6705,6706,6707,6708] [] [] [((0,0),(1,0))] [] none
DISCARD 6704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6705 [(1,0),(0,0)] D [6703] [] [] [] [((0,0),(1,0))] [6705,6706,6707,6708] CONDITIONAL_S
Y_MEAS 6706 [(1,0)] HALF_D_PLUS_2 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
IDLE 6707 [(0,0)] HALF_D_PLUS_2 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
DISCARD 6708 [(1,0)] 0 [6703] [] [] [] [] [6705,6706,6707,6708] CONDITIONAL_S
IDLE 6709 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6710 [(0,1)] D [] [] [] [] [] [] none
MERGE 6711 [(0,1),(0,0)] D [] [6713,6714,6715,6716] [] [] [((0,0),(0,1))] [] none
DISCARD 6712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6713 [(0,1),(0,0)] D [6711] [] [] [] [((0,0),(0,1))] [6713,6714,6715,6716] CONDITIONAL_S
Y_MEAS 6714 [(0,1)] HALF_D_PLUS_2 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
IDLE 6715 [(0,0)] HALF_D_PLUS_2 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
DISCARD 6716 [(0,1)] 0 [6711] [] [] [] [] [6713,6714,6715,6716] CONDITIONAL_S
IDLE 6717 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 6718 [(1,0)] D [] [] [] [] [] [] none
MERGE 6719 [(1,0),(0,0)] D [] [6721,6722,6723,6724] [] [] [((0,0),(1,0))] [] none
DISCARD 6720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6721 [(1,0),(0,0)] D [6719] [] [] [] [((0,0),(1,0))] [6721,6722,6723,6724] CONDITIONAL_S
Y_MEAS 6722 [(1,0)] HALF_D_PLUS_2 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
IDLE 6723 [(0,0)] HALF_D_PLUS_2 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
DISCARD 6724 [(1,0)] 0 [6719] [] [] [] [] [6721,6722,6723,6724] CONDITIONAL_S
IDLE 6725 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6726 [(0,1)] D [] [] [] [] [] [] none
MERGE 6727 [(0,1),(0,0)] D [] [6729,6730,6731,6732] [] [] [((0,0),(0,1))] [] none
DISCARD 6728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6729 [(0,1),(0,0)] D [6727] [] [] [] [((0,0),(0,1))] [6729,6730,6731,6732] CONDITIONAL_S
Y_MEAS 6730 [(0,1)] HALF_D_PLUS_2 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
IDLE 6731 [(0,0)] HALF_D_PLUS_2 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
DISCARD 6732 [(0,1)] 0 [6727] [] [] [] [] [6729,6730,6731,6732] CONDITIONAL_S
IDLE 6733 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6734 [(1,0)] D [] [] [] [] [] [] none
MERGE 6735 [(1,0),(0,0)] D [] [6737,6738,6739,6740] [] [] [((0,0),(1,0))] [] none
DISCARD 6736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6737 [(1,0),(0,0)] D [6735] [] [] [] [((0,0),(1,0))] [6737,6738,6739,6740] CONDITIONAL_S
Y_MEAS 6738 [(1,0)] HALF_D_PLUS_2 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
IDLE 6739 [(0,0)] HALF_D_PLUS_2 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
DISCARD 6740 [(1,0)] 0 [6735] [] [] [] [] [6737,6738,6739,6740] CONDITIONAL_S
IDLE 6741 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6742 [(0,1)] D [] [] [] [] [] [] none
MERGE 6743 [(0,1),(0,0)] D [] [6745,6746,6747,6748] [] [] [((0,0),(0,1))] [] none
DISCARD 6744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6745 [(0,1),(0,0)] D [6743] [] [] [] [((0,0),(0,1))] [6745,6746,6747,6748] CONDITIONAL_S
Y_MEAS 6746 [(0,1)] HALF_D_PLUS_2 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
IDLE 6747 [(0,0)] HALF_D_PLUS_2 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
DISCARD 6748 [(0,1)] 0 [6743] [] [] [] [] [6745,6746,6747,6748] CONDITIONAL_S
IDLE 6749 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6750 [(1,0)] D [] [] [] [] [] [] none
MERGE 6751 [(1,0),(0,0)] D [] [6753,6754,6755,6756] [] [] [((0,0),(1,0))] [] none
DISCARD 6752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6753 [(1,0),(0,0)] D [6751] [] [] [] [((0,0),(1,0))] [6753,6754,6755,6756] CONDITIONAL_S
Y_MEAS 6754 [(1,0)] HALF_D_PLUS_2 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
IDLE 6755 [(0,0)] HALF_D_PLUS_2 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
DISCARD 6756 [(1,0)] 0 [6751] [] [] [] [] [6753,6754,6755,6756] CONDITIONAL_S
IDLE 6757 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6758 [(0,1)] D [] [] [] [] [] [] none
MERGE 6759 [(0,1),(0,0)] D [] [6761,6762,6763,6764] [] [] [((0,0),(0,1))] [] none
DISCARD 6760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6761 [(0,1),(0,0)] D [6759] [] [] [] [((0,0),(0,1))] [6761,6762,6763,6764] CONDITIONAL_S
Y_MEAS 6762 [(0,1)] HALF_D_PLUS_2 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
IDLE 6763 [(0,0)] HALF_D_PLUS_2 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
DISCARD 6764 [(0,1)] 0 [6759] [] [] [] [] [6761,6762,6763,6764] CONDITIONAL_S
IDLE 6765 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 6766 [(1,0)] D [] [] [] [] [] [] none
MERGE 6767 [(1,0),(0,0)] D [] [6769,6770,6771,6772] [] [] [((0,0),(1,0))] [] none
DISCARD 6768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6769 [(1,0),(0,0)] D [6767] [] [] [] [((0,0),(1,0))] [6769,6770,6771,6772] CONDITIONAL_S
Y_MEAS 6770 [(1,0)] HALF_D_PLUS_2 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
IDLE 6771 [(0,0)] HALF_D_PLUS_2 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
DISCARD 6772 [(1,0)] 0 [6767] [] [] [] [] [6769,6770,6771,6772] CONDITIONAL_S
IDLE 6773 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6774 [(0,1)] D [] [] [] [] [] [] none
MERGE 6775 [(0,1),(0,0)] D [] [6777,6778,6779,6780] [] [] [((0,0),(0,1))] [] none
DISCARD 6776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6777 [(0,1),(0,0)] D [6775] [] [] [] [((0,0),(0,1))] [6777,6778,6779,6780] CONDITIONAL_S
Y_MEAS 6778 [(0,1)] HALF_D_PLUS_2 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
IDLE 6779 [(0,0)] HALF_D_PLUS_2 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
DISCARD 6780 [(0,1)] 0 [6775] [] [] [] [] [6777,6778,6779,6780] CONDITIONAL_S
IDLE 6781 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6782 [(1,0)] D [] [] [] [] [] [] none
MERGE 6783 [(1,0),(0,0)] D [] [6785,6786,6787,6788] [] [] [((0,0),(1,0))] [] none
DISCARD 6784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6785 [(1,0),(0,0)] D [6783] [] [] [] [((0,0),(1,0))] [6785,6786,6787,6788] CONDITIONAL_S
Y_MEAS 6786 [(1,0)] HALF_D_PLUS_2 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
IDLE 6787 [(0,0)] HALF_D_PLUS_2 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
DISCARD 6788 [(1,0)] 0 [6783] [] [] [] [] [6785,6786,6787,6788] CONDITIONAL_S
IDLE 6789 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6790 [(0,1)] D [] [] [] [] [] [] none
MERGE 6791 [(0,1),(0,0)] D [] [6793,6794,6795,6796] [] [] [((0,0),(0,1))] [] none
DISCARD 6792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6793 [(0,1),(0,0)] D [6791] [] [] [] [((0,0),(0,1))] [6793,6794,6795,6796] CONDITIONAL_S
Y_MEAS 6794 [(0,1)] HALF_D_PLUS_2 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
IDLE 6795 [(0,0)] HALF_D_PLUS_2 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
DISCARD 6796 [(0,1)] 0 [6791] [] [] [] [] [6793,6794,6795,6796] CONDITIONAL_S
IDLE 6797 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6798 [(1,0)] D [] [] [] [] [] [] none
MERGE 6799 [(1,0),(0,0)] D [] [6801,6802,6803,6804] [] [] [((0,0),(1,0))] [] none
DISCARD 6800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6801 [(1,0),(0,0)] D [6799] [] [] [] [((0,0),(1,0))] [6801,6802,6803,6804] CONDITIONAL_S
Y_MEAS 6802 [(1,0)] HALF_D_PLUS_2 [6799] [] [] [] [] [6801,6802,6803,6804] CONDITIONAL_S
IDLE 6803 [(0,0)] HALF_D_PLUS_2 [6799] [] [] [] [] [6801,6802,6803,6804] CONDITIONAL_S
DISCARD 6804 [(1,0)] 0 [6799] [] [] [] [] [6801,6802,6803,6804] CONDITIONAL_S
IDLE 6805 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6806 [(0,1)] D [] [] [] [] [] [] none
MERGE 6807 [(0,1),(0,0)] D [] [6809,6810,6811,6812] [] [] [((0,0),(0,1))] [] none
DISCARD 6808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6809 [(0,1),(0,0)] D [6807] [] [] [] [((0,0),(0,1))] [6809,6810,6811,6812] CONDITIONAL_S
Y_MEAS 6810 [(0,1)] HALF_D_PLUS_2 [6807] [] [] [] [] [6809,6810,6811,6812] CONDITIONAL_S
IDLE 6811 [(0,0)] HALF_D_PLUS_2 [6807] [] [] [] [] [6809,6810,6811,6812] CONDITIONAL_S
DISCARD 6812 [(0,1)] 0 [6807] [] [] [] [] [6809,6810,6811,6812] CONDITIONAL_S
IDLE 6813 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6814 [(1,0)] D [] [] [] [] [] [] none
MERGE 6815 [(1,0),(0,0)] D [] [6817,6818,6819,6820] [] [] [((0,0),(1,0))] [] none
DISCARD 6816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6817 [(1,0),(0,0)] D [6815] [] [] [] [((0,0),(1,0))] [6817,6818,6819,6820] CONDITIONAL_S
Y_MEAS 6818 [(1,0)] HALF_D_PLUS_2 [6815] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
IDLE 6819 [(0,0)] HALF_D_PLUS_2 [6815] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
DISCARD 6820 [(1,0)] 0 [6815] [] [] [] [] [6817,6818,6819,6820] CONDITIONAL_S
IDLE 6821 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6822 [(0,1)] D [] [] [] [] [] [] none
MERGE 6823 [(0,1),(0,0)] D [] [6825,6826,6827,6828] [] [] [((0,0),(0,1))] [] none
DISCARD 6824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6825 [(0,1),(0,0)] D [6823] [] [] [] [((0,0),(0,1))] [6825,6826,6827,6828] CONDITIONAL_S
Y_MEAS 6826 [(0,1)] HALF_D_PLUS_2 [6823] [] [] [] [] [6825,6826,6827,6828] CONDITIONAL_S
IDLE 6827 [(0,0)] HALF_D_PLUS_2 [6823] [] [] [] [] [6825,6826,6827,6828] CONDITIONAL_S
DISCARD 6828 [(0,1)] 0 [6823] [] [] [] [] [6825,6826,6827,6828] CONDITIONAL_S
IDLE 6829 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6830 [(1,0)] D [] [] [] [] [] [] none
MERGE 6831 [(1,0),(0,0)] D [] [6833,6834,6835,6836] [] [] [((0,0),(1,0))] [] none
DISCARD 6832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6833 [(1,0),(0,0)] D [6831] [] [] [] [((0,0),(1,0))] [6833,6834,6835,6836] CONDITIONAL_S
Y_MEAS 6834 [(1,0)] HALF_D_PLUS_2 [6831] [] [] [] [] [6833,6834,6835,6836] CONDITIONAL_S
IDLE 6835 [(0,0)] HALF_D_PLUS_2 [6831] [] [] [] [] [6833,6834,6835,6836] CONDITIONAL_S
DISCARD 6836 [(1,0)] 0 [6831] [] [] [] [] [6833,6834,6835,6836] CONDITIONAL_S
IDLE 6837 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 6838 [(0,1)] D [] [] [] [] [] [] none
MERGE 6839 [(0,1),(0,0)] D [] [6841,6842,6843,6844] [] [] [((0,0),(0,1))] [] none
DISCARD 6840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6841 [(0,1),(0,0)] D [6839] [] [] [] [((0,0),(0,1))] [6841,6842,6843,6844] CONDITIONAL_S
Y_MEAS 6842 [(0,1)] HALF_D_PLUS_2 [6839] [] [] [] [] [6841,6842,6843,6844] CONDITIONAL_S
IDLE 6843 [(0,0)] HALF_D_PLUS_2 [6839] [] [] [] [] [6841,6842,6843,6844] CONDITIONAL_S
DISCARD 6844 [(0,1)] 0 [6839] [] [] [] [] [6841,6842,6843,6844] CONDITIONAL_S
IDLE 6845 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 6846 [(1,0)] D [] [] [] [] [] [] none
MERGE 6847 [(1,0),(0,0)] D [] [6849,6850,6851,6852] [] [] [((0,0),(1,0))] [] none
DISCARD 6848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6849 [(1,0),(0,0)] D [6847] [] [] [] [((0,0),(1,0))] [6849,6850,6851,6852] CONDITIONAL_S
Y_MEAS 6850 [(1,0)] HALF_D_PLUS_2 [6847] [] [] [] [] [6849,6850,6851,6852] CONDITIONAL_S
IDLE 6851 [(0,0)] HALF_D_PLUS_2 [6847] [] [] [] [] [6849,6850,6851,6852] CONDITIONAL_S
DISCARD 6852 [(1,0)] 0 [6847] [] [] [] [] [6849,6850,6851,6852] CONDITIONAL_S
IDLE 6853 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 6854 [(0,1)] D [] [] [] [] [] [] none
MERGE 6855 [(0,1),(0,0)] D [] [6857,6858,6859,6860] [] [] [((0,0),(0,1))] [] none
DISCARD 6856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6857 [(0,1),(0,0)] D [6855] [] [] [] [((0,0),(0,1))] [6857,6858,6859,6860] CONDITIONAL_S
Y_MEAS 6858 [(0,1)] HALF_D_PLUS_2 [6855] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
IDLE 6859 [(0,0)] HALF_D_PLUS_2 [6855] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
DISCARD 6860 [(0,1)] 0 [6855] [] [] [] [] [6857,6858,6859,6860] CONDITIONAL_S
IDLE 6861 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6862 [(1,0)] D [] [] [] [] [] [] none
MERGE 6863 [(1,0),(0,0)] D [] [6865,6866,6867,6868] [] [] [((0,0),(1,0))] [] none
DISCARD 6864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6865 [(1,0),(0,0)] D [6863] [] [] [] [((0,0),(1,0))] [6865,6866,6867,6868] CONDITIONAL_S
Y_MEAS 6866 [(1,0)] HALF_D_PLUS_2 [6863] [] [] [] [] [6865,6866,6867,6868] CONDITIONAL_S
IDLE 6867 [(0,0)] HALF_D_PLUS_2 [6863] [] [] [] [] [6865,6866,6867,6868] CONDITIONAL_S
DISCARD 6868 [(1,0)] 0 [6863] [] [] [] [] [6865,6866,6867,6868] CONDITIONAL_S
IDLE 6869 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6870 [(0,1)] D [] [] [] [] [] [] none
MERGE 6871 [(0,1),(0,0)] D [] [6873,6874,6875,6876] [] [] [((0,0),(0,1))] [] none
DISCARD 6872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6873 [(0,1),(0,0)] D [6871] [] [] [] [((0,0),(0,1))] [6873,6874,6875,6876] CONDITIONAL_S
Y_MEAS 6874 [(0,1)] HALF_D_PLUS_2 [6871] [] [] [] [] [6873,6874,6875,6876] CONDITIONAL_S
IDLE 6875 [(0,0)] HALF_D_PLUS_2 [6871] [] [] [] [] [6873,6874,6875,6876] CONDITIONAL_S
DISCARD 6876 [(0,1)] 0 [6871] [] [] [] [] [6873,6874,6875,6876] CONDITIONAL_S
IDLE 6877 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6878 [(1,0)] D [] [] [] [] [] [] none
MERGE 6879 [(1,0),(0,0)] D [] [6881,6882,6883,6884] [] [] [((0,0),(1,0))] [] none
DISCARD 6880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6881 [(1,0),(0,0)] D [6879] [] [] [] [((0,0),(1,0))] [6881,6882,6883,6884] CONDITIONAL_S
Y_MEAS 6882 [(1,0)] HALF_D_PLUS_2 [6879] [] [] [] [] [6881,6882,6883,6884] CONDITIONAL_S
IDLE 6883 [(0,0)] HALF_D_PLUS_2 [6879] [] [] [] [] [6881,6882,6883,6884] CONDITIONAL_S
DISCARD 6884 [(1,0)] 0 [6879] [] [] [] [] [6881,6882,6883,6884] CONDITIONAL_S
IDLE 6885 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6886 [(0,1)] D [] [] [] [] [] [] none
MERGE 6887 [(0,1),(0,0)] D [] [6889,6890,6891,6892] [] [] [((0,0),(0,1))] [] none
DISCARD 6888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6889 [(0,1),(0,0)] D [6887] [] [] [] [((0,0),(0,1))] [6889,6890,6891,6892] CONDITIONAL_S
Y_MEAS 6890 [(0,1)] HALF_D_PLUS_2 [6887] [] [] [] [] [6889,6890,6891,6892] CONDITIONAL_S
IDLE 6891 [(0,0)] HALF_D_PLUS_2 [6887] [] [] [] [] [6889,6890,6891,6892] CONDITIONAL_S
DISCARD 6892 [(0,1)] 0 [6887] [] [] [] [] [6889,6890,6891,6892] CONDITIONAL_S
IDLE 6893 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6894 [(1,0)] D [] [] [] [] [] [] none
MERGE 6895 [(1,0),(0,0)] D [] [6897,6898,6899,6900] [] [] [((0,0),(1,0))] [] none
DISCARD 6896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6897 [(1,0),(0,0)] D [6895] [] [] [] [((0,0),(1,0))] [6897,6898,6899,6900] CONDITIONAL_S
Y_MEAS 6898 [(1,0)] HALF_D_PLUS_2 [6895] [] [] [] [] [6897,6898,6899,6900] CONDITIONAL_S
IDLE 6899 [(0,0)] HALF_D_PLUS_2 [6895] [] [] [] [] [6897,6898,6899,6900] CONDITIONAL_S
DISCARD 6900 [(1,0)] 0 [6895] [] [] [] [] [6897,6898,6899,6900] CONDITIONAL_S
IDLE 6901 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 6902 [(0,1)] D [] [] [] [] [] [] none
MERGE 6903 [(0,1),(0,0)] D [] [6905,6906,6907,6908] [] [] [((0,0),(0,1))] [] none
DISCARD 6904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6905 [(0,1),(0,0)] D [6903] [] [] [] [((0,0),(0,1))] [6905,6906,6907,6908] CONDITIONAL_S
Y_MEAS 6906 [(0,1)] HALF_D_PLUS_2 [6903] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
IDLE 6907 [(0,0)] HALF_D_PLUS_2 [6903] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
DISCARD 6908 [(0,1)] 0 [6903] [] [] [] [] [6905,6906,6907,6908] CONDITIONAL_S
IDLE 6909 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6910 [(1,0)] D [] [] [] [] [] [] none
MERGE 6911 [(1,0),(0,0)] D [] [6913,6914,6915,6916] [] [] [((0,0),(1,0))] [] none
DISCARD 6912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6913 [(1,0),(0,0)] D [6911] [] [] [] [((0,0),(1,0))] [6913,6914,6915,6916] CONDITIONAL_S
Y_MEAS 6914 [(1,0)] HALF_D_PLUS_2 [6911] [] [] [] [] [6913,6914,6915,6916] CONDITIONAL_S
IDLE 6915 [(0,0)] HALF_D_PLUS_2 [6911] [] [] [] [] [6913,6914,6915,6916] CONDITIONAL_S
DISCARD 6916 [(1,0)] 0 [6911] [] [] [] [] [6913,6914,6915,6916] CONDITIONAL_S
IDLE 6917 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6918 [(0,1)] D [] [] [] [] [] [] none
MERGE 6919 [(0,1),(0,0)] D [] [6921,6922,6923,6924] [] [] [((0,0),(0,1))] [] none
DISCARD 6920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6921 [(0,1),(0,0)] D [6919] [] [] [] [((0,0),(0,1))] [6921,6922,6923,6924] CONDITIONAL_S
Y_MEAS 6922 [(0,1)] HALF_D_PLUS_2 [6919] [] [] [] [] [6921,6922,6923,6924] CONDITIONAL_S
IDLE 6923 [(0,0)] HALF_D_PLUS_2 [6919] [] [] [] [] [6921,6922,6923,6924] CONDITIONAL_S
DISCARD 6924 [(0,1)] 0 [6919] [] [] [] [] [6921,6922,6923,6924] CONDITIONAL_S
IDLE 6925 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6926 [(1,0)] D [] [] [] [] [] [] none
MERGE 6927 [(1,0),(0,0)] D [] [6929,6930,6931,6932] [] [] [((0,0),(1,0))] [] none
DISCARD 6928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6929 [(1,0),(0,0)] D [6927] [] [] [] [((0,0),(1,0))] [6929,6930,6931,6932] CONDITIONAL_S
Y_MEAS 6930 [(1,0)] HALF_D_PLUS_2 [6927] [] [] [] [] [6929,6930,6931,6932] CONDITIONAL_S
IDLE 6931 [(0,0)] HALF_D_PLUS_2 [6927] [] [] [] [] [6929,6930,6931,6932] CONDITIONAL_S
DISCARD 6932 [(1,0)] 0 [6927] [] [] [] [] [6929,6930,6931,6932] CONDITIONAL_S
IDLE 6933 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6934 [(0,1)] D [] [] [] [] [] [] none
MERGE 6935 [(0,1),(0,0)] D [] [6937,6938,6939,6940] [] [] [((0,0),(0,1))] [] none
DISCARD 6936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6937 [(0,1),(0,0)] D [6935] [] [] [] [((0,0),(0,1))] [6937,6938,6939,6940] CONDITIONAL_S
Y_MEAS 6938 [(0,1)] HALF_D_PLUS_2 [6935] [] [] [] [] [6937,6938,6939,6940] CONDITIONAL_S
IDLE 6939 [(0,0)] HALF_D_PLUS_2 [6935] [] [] [] [] [6937,6938,6939,6940] CONDITIONAL_S
DISCARD 6940 [(0,1)] 0 [6935] [] [] [] [] [6937,6938,6939,6940] CONDITIONAL_S
IDLE 6941 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6942 [(1,0)] D [] [] [] [] [] [] none
MERGE 6943 [(1,0),(0,0)] D [] [6945,6946,6947,6948] [] [] [((0,0),(1,0))] [] none
DISCARD 6944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6945 [(1,0),(0,0)] D [6943] [] [] [] [((0,0),(1,0))] [6945,6946,6947,6948] CONDITIONAL_S
Y_MEAS 6946 [(1,0)] HALF_D_PLUS_2 [6943] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
IDLE 6947 [(0,0)] HALF_D_PLUS_2 [6943] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
DISCARD 6948 [(1,0)] 0 [6943] [] [] [] [] [6945,6946,6947,6948] CONDITIONAL_S
IDLE 6949 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6950 [(0,1)] D [] [] [] [] [] [] none
MERGE 6951 [(0,1),(0,0)] D [] [6953,6954,6955,6956] [] [] [((0,0),(0,1))] [] none
DISCARD 6952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6953 [(0,1),(0,0)] D [6951] [] [] [] [((0,0),(0,1))] [6953,6954,6955,6956] CONDITIONAL_S
Y_MEAS 6954 [(0,1)] HALF_D_PLUS_2 [6951] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
IDLE 6955 [(0,0)] HALF_D_PLUS_2 [6951] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
DISCARD 6956 [(0,1)] 0 [6951] [] [] [] [] [6953,6954,6955,6956] CONDITIONAL_S
IDLE 6957 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6958 [(1,0)] D [] [] [] [] [] [] none
MERGE 6959 [(1,0),(0,0)] D [] [6961,6962,6963,6964] [] [] [((0,0),(1,0))] [] none
DISCARD 6960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6961 [(1,0),(0,0)] D [6959] [] [] [] [((0,0),(1,0))] [6961,6962,6963,6964] CONDITIONAL_S
Y_MEAS 6962 [(1,0)] HALF_D_PLUS_2 [6959] [] [] [] [] [6961,6962,6963,6964] CONDITIONAL_S
IDLE 6963 [(0,0)] HALF_D_PLUS_2 [6959] [] [] [] [] [6961,6962,6963,6964] CONDITIONAL_S
DISCARD 6964 [(1,0)] 0 [6959] [] [] [] [] [6961,6962,6963,6964] CONDITIONAL_S
IDLE 6965 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 6966 [(0,1)] D [] [] [] [] [] [] none
MERGE 6967 [(0,1),(0,0)] D [] [6969,6970,6971,6972] [] [] [((0,0),(0,1))] [] none
DISCARD 6968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6969 [(0,1),(0,0)] D [6967] [] [] [] [((0,0),(0,1))] [6969,6970,6971,6972] CONDITIONAL_S
Y_MEAS 6970 [(0,1)] HALF_D_PLUS_2 [6967] [] [] [] [] [6969,6970,6971,6972] CONDITIONAL_S
IDLE 6971 [(0,0)] HALF_D_PLUS_2 [6967] [] [] [] [] [6969,6970,6971,6972] CONDITIONAL_S
DISCARD 6972 [(0,1)] 0 [6967] [] [] [] [] [6969,6970,6971,6972] CONDITIONAL_S
IDLE 6973 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6974 [(1,0)] D [] [] [] [] [] [] none
MERGE 6975 [(1,0),(0,0)] D [] [6977,6978,6979,6980] [] [] [((0,0),(1,0))] [] none
DISCARD 6976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6977 [(1,0),(0,0)] D [6975] [] [] [] [((0,0),(1,0))] [6977,6978,6979,6980] CONDITIONAL_S
Y_MEAS 6978 [(1,0)] HALF_D_PLUS_2 [6975] [] [] [] [] [6977,6978,6979,6980] CONDITIONAL_S
IDLE 6979 [(0,0)] HALF_D_PLUS_2 [6975] [] [] [] [] [6977,6978,6979,6980] CONDITIONAL_S
DISCARD 6980 [(1,0)] 0 [6975] [] [] [] [] [6977,6978,6979,6980] CONDITIONAL_S
IDLE 6981 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 6982 [(0,1)] D [] [] [] [] [] [] none
MERGE 6983 [(0,1),(0,0)] D [] [6985,6986,6987,6988] [] [] [((0,0),(0,1))] [] none
DISCARD 6984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6985 [(0,1),(0,0)] D [6983] [] [] [] [((0,0),(0,1))] [6985,6986,6987,6988] CONDITIONAL_S
Y_MEAS 6986 [(0,1)] HALF_D_PLUS_2 [6983] [] [] [] [] [6985,6986,6987,6988] CONDITIONAL_S
IDLE 6987 [(0,0)] HALF_D_PLUS_2 [6983] [] [] [] [] [6985,6986,6987,6988] CONDITIONAL_S
DISCARD 6988 [(0,1)] 0 [6983] [] [] [] [] [6985,6986,6987,6988] CONDITIONAL_S
IDLE 6989 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6990 [(1,0)] D [] [] [] [] [] [] none
MERGE 6991 [(1,0),(0,0)] D [] [6993,6994,6995,6996] [] [] [((0,0),(1,0))] [] none
DISCARD 6992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6993 [(1,0),(0,0)] D [6991] [] [] [] [((0,0),(1,0))] [6993,6994,6995,6996] CONDITIONAL_S
Y_MEAS 6994 [(1,0)] HALF_D_PLUS_2 [6991] [] [] [] [] [6993,6994,6995,6996] CONDITIONAL_S
IDLE 6995 [(0,0)] HALF_D_PLUS_2 [6991] [] [] [] [] [6993,6994,6995,6996] CONDITIONAL_S
DISCARD 6996 [(1,0)] 0 [6991] [] [] [] [] [6993,6994,6995,6996] CONDITIONAL_S
IDLE 6997 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6998 [(0,1)] D [] [] [] [] [] [] none
MERGE 6999 [(0,1),(0,0)] D [] [7001,7002,7003,7004] [] [] [((0,0),(0,1))] [] none
DISCARD 7000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7001 [(0,1),(0,0)] D [6999] [] [] [] [((0,0),(0,1))] [7001,7002,7003,7004] CONDITIONAL_S
Y_MEAS 7002 [(0,1)] HALF_D_PLUS_2 [6999] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
IDLE 7003 [(0,0)] HALF_D_PLUS_2 [6999] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
DISCARD 7004 [(0,1)] 0 [6999] [] [] [] [] [7001,7002,7003,7004] CONDITIONAL_S
IDLE 7005 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7006 [(1,0)] D [] [] [] [] [] [] none
MERGE 7007 [(1,0),(0,0)] D [] [7009,7010,7011,7012] [] [] [((0,0),(1,0))] [] none
DISCARD 7008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7009 [(1,0),(0,0)] D [7007] [] [] [] [((0,0),(1,0))] [7009,7010,7011,7012] CONDITIONAL_S
Y_MEAS 7010 [(1,0)] HALF_D_PLUS_2 [7007] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
IDLE 7011 [(0,0)] HALF_D_PLUS_2 [7007] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
DISCARD 7012 [(1,0)] 0 [7007] [] [] [] [] [7009,7010,7011,7012] CONDITIONAL_S
IDLE 7013 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 7014 [(0,1)] D [] [] [] [] [] [] none
MERGE 7015 [(0,1),(0,0)] D [] [7017,7018,7019,7020] [] [] [((0,0),(0,1))] [] none
DISCARD 7016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7017 [(0,1),(0,0)] D [7015] [] [] [] [((0,0),(0,1))] [7017,7018,7019,7020] CONDITIONAL_S
Y_MEAS 7018 [(0,1)] HALF_D_PLUS_2 [7015] [] [] [] [] [7017,7018,7019,7020] CONDITIONAL_S
IDLE 7019 [(0,0)] HALF_D_PLUS_2 [7015] [] [] [] [] [7017,7018,7019,7020] CONDITIONAL_S
DISCARD 7020 [(0,1)] 0 [7015] [] [] [] [] [7017,7018,7019,7020] CONDITIONAL_S
IDLE 7021 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7022 [(1,0)] D [] [] [] [] [] [] none
MERGE 7023 [(1,0),(0,0)] D [] [7025,7026,7027,7028] [] [] [((0,0),(1,0))] [] none
DISCARD 7024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7025 [(1,0),(0,0)] D [7023] [] [] [] [((0,0),(1,0))] [7025,7026,7027,7028] CONDITIONAL_S
Y_MEAS 7026 [(1,0)] HALF_D_PLUS_2 [7023] [] [] [] [] [7025,7026,7027,7028] CONDITIONAL_S
IDLE 7027 [(0,0)] HALF_D_PLUS_2 [7023] [] [] [] [] [7025,7026,7027,7028] CONDITIONAL_S
DISCARD 7028 [(1,0)] 0 [7023] [] [] [] [] [7025,7026,7027,7028] CONDITIONAL_S
IDLE 7029 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7030 [(0,1)] D [] [] [] [] [] [] none
MERGE 7031 [(0,1),(0,0)] D [] [7033,7034,7035,7036] [] [] [((0,0),(0,1))] [] none
DISCARD 7032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7033 [(0,1),(0,0)] D [7031] [] [] [] [((0,0),(0,1))] [7033,7034,7035,7036] CONDITIONAL_S
Y_MEAS 7034 [(0,1)] HALF_D_PLUS_2 [7031] [] [] [] [] [7033,7034,7035,7036] CONDITIONAL_S
IDLE 7035 [(0,0)] HALF_D_PLUS_2 [7031] [] [] [] [] [7033,7034,7035,7036] CONDITIONAL_S
DISCARD 7036 [(0,1)] 0 [7031] [] [] [] [] [7033,7034,7035,7036] CONDITIONAL_S
IDLE 7037 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7038 [(1,0)] D [] [] [] [] [] [] none
MERGE 7039 [(1,0),(0,0)] D [] [7041,7042,7043,7044] [] [] [((0,0),(1,0))] [] none
DISCARD 7040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7041 [(1,0),(0,0)] D [7039] [] [] [] [((0,0),(1,0))] [7041,7042,7043,7044] CONDITIONAL_S
Y_MEAS 7042 [(1,0)] HALF_D_PLUS_2 [7039] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
IDLE 7043 [(0,0)] HALF_D_PLUS_2 [7039] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
DISCARD 7044 [(1,0)] 0 [7039] [] [] [] [] [7041,7042,7043,7044] CONDITIONAL_S
IDLE 7045 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7046 [(0,1)] D [] [] [] [] [] [] none
MERGE 7047 [(0,1),(0,0)] D [] [7049,7050,7051,7052] [] [] [((0,0),(0,1))] [] none
DISCARD 7048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7049 [(0,1),(0,0)] D [7047] [] [] [] [((0,0),(0,1))] [7049,7050,7051,7052] CONDITIONAL_S
Y_MEAS 7050 [(0,1)] HALF_D_PLUS_2 [7047] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
IDLE 7051 [(0,0)] HALF_D_PLUS_2 [7047] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
DISCARD 7052 [(0,1)] 0 [7047] [] [] [] [] [7049,7050,7051,7052] CONDITIONAL_S
IDLE 7053 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7054 [(1,0)] D [] [] [] [] [] [] none
MERGE 7055 [(1,0),(0,0)] D [] [7057,7058,7059,7060] [] [] [((0,0),(1,0))] [] none
DISCARD 7056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7057 [(1,0),(0,0)] D [7055] [] [] [] [((0,0),(1,0))] [7057,7058,7059,7060] CONDITIONAL_S
Y_MEAS 7058 [(1,0)] HALF_D_PLUS_2 [7055] [] [] [] [] [7057,7058,7059,7060] CONDITIONAL_S
IDLE 7059 [(0,0)] HALF_D_PLUS_2 [7055] [] [] [] [] [7057,7058,7059,7060] CONDITIONAL_S
DISCARD 7060 [(1,0)] 0 [7055] [] [] [] [] [7057,7058,7059,7060] CONDITIONAL_S
IDLE 7061 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7062 [(0,1)] D [] [] [] [] [] [] none
MERGE 7063 [(0,1),(0,0)] D [] [7065,7066,7067,7068] [] [] [((0,0),(0,1))] [] none
DISCARD 7064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7065 [(0,1),(0,0)] D [7063] [] [] [] [((0,0),(0,1))] [7065,7066,7067,7068] CONDITIONAL_S
Y_MEAS 7066 [(0,1)] HALF_D_PLUS_2 [7063] [] [] [] [] [7065,7066,7067,7068] CONDITIONAL_S
IDLE 7067 [(0,0)] HALF_D_PLUS_2 [7063] [] [] [] [] [7065,7066,7067,7068] CONDITIONAL_S
DISCARD 7068 [(0,1)] 0 [7063] [] [] [] [] [7065,7066,7067,7068] CONDITIONAL_S
IDLE 7069 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7070 [(1,0)] D [] [] [] [] [] [] none
MERGE 7071 [(1,0),(0,0)] D [] [7073,7074,7075,7076] [] [] [((0,0),(1,0))] [] none
DISCARD 7072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7073 [(1,0),(0,0)] D [7071] [] [] [] [((0,0),(1,0))] [7073,7074,7075,7076] CONDITIONAL_S
Y_MEAS 7074 [(1,0)] HALF_D_PLUS_2 [7071] [] [] [] [] [7073,7074,7075,7076] CONDITIONAL_S
IDLE 7075 [(0,0)] HALF_D_PLUS_2 [7071] [] [] [] [] [7073,7074,7075,7076] CONDITIONAL_S
DISCARD 7076 [(1,0)] 0 [7071] [] [] [] [] [7073,7074,7075,7076] CONDITIONAL_S
IDLE 7077 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7078 [(0,1)] D [] [] [] [] [] [] none
MERGE 7079 [(0,1),(0,0)] D [] [7081,7082,7083,7084] [] [] [((0,0),(0,1))] [] none
DISCARD 7080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7081 [(0,1),(0,0)] D [7079] [] [] [] [((0,0),(0,1))] [7081,7082,7083,7084] CONDITIONAL_S
Y_MEAS 7082 [(0,1)] HALF_D_PLUS_2 [7079] [] [] [] [] [7081,7082,7083,7084] CONDITIONAL_S
IDLE 7083 [(0,0)] HALF_D_PLUS_2 [7079] [] [] [] [] [7081,7082,7083,7084] CONDITIONAL_S
DISCARD 7084 [(0,1)] 0 [7079] [] [] [] [] [7081,7082,7083,7084] CONDITIONAL_S
IDLE 7085 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7086 [(1,0)] D [] [] [] [] [] [] none
MERGE 7087 [(1,0),(0,0)] D [] [7089,7090,7091,7092] [] [] [((0,0),(1,0))] [] none
DISCARD 7088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7089 [(1,0),(0,0)] D [7087] [] [] [] [((0,0),(1,0))] [7089,7090,7091,7092] CONDITIONAL_S
Y_MEAS 7090 [(1,0)] HALF_D_PLUS_2 [7087] [] [] [] [] [7089,7090,7091,7092] CONDITIONAL_S
IDLE 7091 [(0,0)] HALF_D_PLUS_2 [7087] [] [] [] [] [7089,7090,7091,7092] CONDITIONAL_S
DISCARD 7092 [(1,0)] 0 [7087] [] [] [] [] [7089,7090,7091,7092] CONDITIONAL_S
IDLE 7093 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7094 [(0,1)] D [] [] [] [] [] [] none
MERGE 7095 [(0,1),(0,0)] D [] [7097,7098,7099,7100] [] [] [((0,0),(0,1))] [] none
DISCARD 7096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7097 [(0,1),(0,0)] D [7095] [] [] [] [((0,0),(0,1))] [7097,7098,7099,7100] CONDITIONAL_S
Y_MEAS 7098 [(0,1)] HALF_D_PLUS_2 [7095] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
IDLE 7099 [(0,0)] HALF_D_PLUS_2 [7095] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
DISCARD 7100 [(0,1)] 0 [7095] [] [] [] [] [7097,7098,7099,7100] CONDITIONAL_S
IDLE 7101 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7102 [(1,0)] D [] [] [] [] [] [] none
MERGE 7103 [(1,0),(0,0)] D [] [7105,7106,7107,7108] [] [] [((0,0),(1,0))] [] none
DISCARD 7104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7105 [(1,0),(0,0)] D [7103] [] [] [] [((0,0),(1,0))] [7105,7106,7107,7108] CONDITIONAL_S
Y_MEAS 7106 [(1,0)] HALF_D_PLUS_2 [7103] [] [] [] [] [7105,7106,7107,7108] CONDITIONAL_S
IDLE 7107 [(0,0)] HALF_D_PLUS_2 [7103] [] [] [] [] [7105,7106,7107,7108] CONDITIONAL_S
DISCARD 7108 [(1,0)] 0 [7103] [] [] [] [] [7105,7106,7107,7108] CONDITIONAL_S
IDLE 7109 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 7110 [(0,1)] D [] [] [] [] [] [] none
MERGE 7111 [(0,1),(0,0)] D [] [7113,7114,7115,7116] [] [] [((0,0),(0,1))] [] none
DISCARD 7112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7113 [(0,1),(0,0)] D [7111] [] [] [] [((0,0),(0,1))] [7113,7114,7115,7116] CONDITIONAL_S
Y_MEAS 7114 [(0,1)] HALF_D_PLUS_2 [7111] [] [] [] [] [7113,7114,7115,7116] CONDITIONAL_S
IDLE 7115 [(0,0)] HALF_D_PLUS_2 [7111] [] [] [] [] [7113,7114,7115,7116] CONDITIONAL_S
DISCARD 7116 [(0,1)] 0 [7111] [] [] [] [] [7113,7114,7115,7116] CONDITIONAL_S
IDLE 7117 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 7118 [(1,0)] D [] [] [] [] [] [] none
MERGE 7119 [(1,0),(0,0)] D [] [7121,7122,7123,7124] [] [] [((0,0),(1,0))] [] none
DISCARD 7120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7121 [(1,0),(0,0)] D [7119] [] [] [] [((0,0),(1,0))] [7121,7122,7123,7124] CONDITIONAL_S
Y_MEAS 7122 [(1,0)] HALF_D_PLUS_2 [7119] [] [] [] [] [7121,7122,7123,7124] CONDITIONAL_S
IDLE 7123 [(0,0)] HALF_D_PLUS_2 [7119] [] [] [] [] [7121,7122,7123,7124] CONDITIONAL_S
DISCARD 7124 [(1,0)] 0 [7119] [] [] [] [] [7121,7122,7123,7124] CONDITIONAL_S
IDLE 7125 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7126 [(0,1)] D [] [] [] [] [] [] none
MERGE 7127 [(0,1),(0,0)] D [] [7129,7130,7131,7132] [] [] [((0,0),(0,1))] [] none
DISCARD 7128 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7129 [(0,1),(0,0)] D [7127] [] [] [] [((0,0),(0,1))] [7129,7130,7131,7132] CONDITIONAL_S
Y_MEAS 7130 [(0,1)] HALF_D_PLUS_2 [7127] [] [] [] [] [7129,7130,7131,7132] CONDITIONAL_S
IDLE 7131 [(0,0)] HALF_D_PLUS_2 [7127] [] [] [] [] [7129,7130,7131,7132] CONDITIONAL_S
DISCARD 7132 [(0,1)] 0 [7127] [] [] [] [] [7129,7130,7131,7132] CONDITIONAL_S
IDLE 7133 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 7134 [(1,0)] D [] [] [] [] [] [] none
MERGE 7135 [(1,0),(0,0)] D [] [7137,7138,7139,7140] [] [] [((0,0),(1,0))] [] none
DISCARD 7136 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7137 [(1,0),(0,0)] D [7135] [] [] [] [((0,0),(1,0))] [7137,7138,7139,7140] CONDITIONAL_S
Y_MEAS 7138 [(1,0)] HALF_D_PLUS_2 [7135] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
IDLE 7139 [(0,0)] HALF_D_PLUS_2 [7135] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
DISCARD 7140 [(1,0)] 0 [7135] [] [] [] [] [7137,7138,7139,7140] CONDITIONAL_S
IDLE 7141 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7142 [(0,1)] D [] [] [] [] [] [] none
MERGE 7143 [(0,1),(0,0)] D [] [7145,7146,7147,7148] [] [] [((0,0),(0,1))] [] none
DISCARD 7144 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7145 [(0,1),(0,0)] D [7143] [] [] [] [((0,0),(0,1))] [7145,7146,7147,7148] CONDITIONAL_S
Y_MEAS 7146 [(0,1)] HALF_D_PLUS_2 [7143] [] [] [] [] [7145,7146,7147,7148] CONDITIONAL_S
IDLE 7147 [(0,0)] HALF_D_PLUS_2 [7143] [] [] [] [] [7145,7146,7147,7148] CONDITIONAL_S
DISCARD 7148 [(0,1)] 0 [7143] [] [] [] [] [7145,7146,7147,7148] CONDITIONAL_S
IDLE 7149 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7150 [(1,0)] D [] [] [] [] [] [] none
MERGE 7151 [(1,0),(0,0)] D [] [7153,7154,7155,7156] [] [] [((0,0),(1,0))] [] none
DISCARD 7152 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7153 [(1,0),(0,0)] D [7151] [] [] [] [((0,0),(1,0))] [7153,7154,7155,7156] CONDITIONAL_S
Y_MEAS 7154 [(1,0)] HALF_D_PLUS_2 [7151] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
IDLE 7155 [(0,0)] HALF_D_PLUS_2 [7151] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
DISCARD 7156 [(1,0)] 0 [7151] [] [] [] [] [7153,7154,7155,7156] CONDITIONAL_S
IDLE 7157 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7158 [(0,1)] D [] [] [] [] [] [] none
MERGE 7159 [(0,1),(0,0)] D [] [7161,7162,7163,7164] [] [] [((0,0),(0,1))] [] none
DISCARD 7160 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7161 [(0,1),(0,0)] D [7159] [] [] [] [((0,0),(0,1))] [7161,7162,7163,7164] CONDITIONAL_S
Y_MEAS 7162 [(0,1)] HALF_D_PLUS_2 [7159] [] [] [] [] [7161,7162,7163,7164] CONDITIONAL_S
IDLE 7163 [(0,0)] HALF_D_PLUS_2 [7159] [] [] [] [] [7161,7162,7163,7164] CONDITIONAL_S
DISCARD 7164 [(0,1)] 0 [7159] [] [] [] [] [7161,7162,7163,7164] CONDITIONAL_S
IDLE 7165 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7166 [(1,0)] D [] [] [] [] [] [] none
MERGE 7167 [(1,0),(0,0)] D [] [7169,7170,7171,7172] [] [] [((0,0),(1,0))] [] none
DISCARD 7168 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7169 [(1,0),(0,0)] D [7167] [] [] [] [((0,0),(1,0))] [7169,7170,7171,7172] CONDITIONAL_S
Y_MEAS 7170 [(1,0)] HALF_D_PLUS_2 [7167] [] [] [] [] [7169,7170,7171,7172] CONDITIONAL_S
IDLE 7171 [(0,0)] HALF_D_PLUS_2 [7167] [] [] [] [] [7169,7170,7171,7172] CONDITIONAL_S
DISCARD 7172 [(1,0)] 0 [7167] [] [] [] [] [7169,7170,7171,7172] CONDITIONAL_S
IDLE 7173 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 7174 [(0,1)] D [] [] [] [] [] [] none
MERGE 7175 [(0,1),(0,0)] D [] [7177,7178,7179,7180] [] [] [((0,0),(0,1))] [] none
DISCARD 7176 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7177 [(0,1),(0,0)] D [7175] [] [] [] [((0,0),(0,1))] [7177,7178,7179,7180] CONDITIONAL_S
Y_MEAS 7178 [(0,1)] HALF_D_PLUS_2 [7175] [] [] [] [] [7177,7178,7179,7180] CONDITIONAL_S
IDLE 7179 [(0,0)] HALF_D_PLUS_2 [7175] [] [] [] [] [7177,7178,7179,7180] CONDITIONAL_S
DISCARD 7180 [(0,1)] 0 [7175] [] [] [] [] [7177,7178,7179,7180] CONDITIONAL_S
IDLE 7181 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 7182 [(1,0)] D [] [] [] [] [] [] none
MERGE 7183 [(1,0),(0,0)] D [] [7185,7186,7187,7188] [] [] [((0,0),(1,0))] [] none
DISCARD 7184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7185 [(1,0),(0,0)] D [7183] [] [] [] [((0,0),(1,0))] [7185,7186,7187,7188] CONDITIONAL_S
Y_MEAS 7186 [(1,0)] HALF_D_PLUS_2 [7183] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
IDLE 7187 [(0,0)] HALF_D_PLUS_2 [7183] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
DISCARD 7188 [(1,0)] 0 [7183] [] [] [] [] [7185,7186,7187,7188] CONDITIONAL_S
IDLE 7189 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 7190 [(0,1)] D [] [] [] [] [] [] none
MERGE 7191 [(0,1),(0,0)] D [] [7193,7194,7195,7196] [] [] [((0,0),(0,1))] [] none
DISCARD 7192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7193 [(0,1),(0,0)] D [7191] [] [] [] [((0,0),(0,1))] [7193,7194,7195,7196] CONDITIONAL_S
Y_MEAS 7194 [(0,1)] HALF_D_PLUS_2 [7191] [] [] [] [] [7193,7194,7195,7196] CONDITIONAL_S
IDLE 7195 [(0,0)] HALF_D_PLUS_2 [7191] [] [] [] [] [7193,7194,7195,7196] CONDITIONAL_S
DISCARD 7196 [(0,1)] 0 [7191] [] [] [] [] [7193,7194,7195,7196] CONDITIONAL_S
IDLE 7197 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 7198 [(1,0)] D [] [] [] [] [] [] none
MERGE 7199 [(1,0),(0,0)] D [] [7201,7202,7203,7204] [] [] [((0,0),(1,0))] [] none
DISCARD 7200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7201 [(1,0),(0,0)] D [7199] [] [] [] [((0,0),(1,0))] [7201,7202,7203,7204] CONDITIONAL_S
Y_MEAS 7202 [(1,0)] HALF_D_PLUS_2 [7199] [] [] [] [] [7201,7202,7203,7204] CONDITIONAL_S
IDLE 7203 [(0,0)] HALF_D_PLUS_2 [7199] [] [] [] [] [7201,7202,7203,7204] CONDITIONAL_S
DISCARD 7204 [(1,0)] 0 [7199] [] [] [] [] [7201,7202,7203,7204] CONDITIONAL_S
IDLE 7205 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7206 [(0,1)] D [] [] [] [] [] [] none
MERGE 7207 [(0,1),(0,0)] D [] [7209,7210,7211,7212] [] [] [((0,0),(0,1))] [] none
DISCARD 7208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7209 [(0,1),(0,0)] D [7207] [] [] [] [((0,0),(0,1))] [7209,7210,7211,7212] CONDITIONAL_S
Y_MEAS 7210 [(0,1)] HALF_D_PLUS_2 [7207] [] [] [] [] [7209,7210,7211,7212] CONDITIONAL_S
IDLE 7211 [(0,0)] HALF_D_PLUS_2 [7207] [] [] [] [] [7209,7210,7211,7212] CONDITIONAL_S
DISCARD 7212 [(0,1)] 0 [7207] [] [] [] [] [7209,7210,7211,7212] CONDITIONAL_S
IDLE 7213 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7214 [(1,0)] D [] [] [] [] [] [] none
MERGE 7215 [(1,0),(0,0)] D [] [7217,7218,7219,7220] [] [] [((0,0),(1,0))] [] none
DISCARD 7216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7217 [(1,0),(0,0)] D [7215] [] [] [] [((0,0),(1,0))] [7217,7218,7219,7220] CONDITIONAL_S
Y_MEAS 7218 [(1,0)] HALF_D_PLUS_2 [7215] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
IDLE 7219 [(0,0)] HALF_D_PLUS_2 [7215] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
DISCARD 7220 [(1,0)] 0 [7215] [] [] [] [] [7217,7218,7219,7220] CONDITIONAL_S
IDLE 7221 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7222 [(0,1)] D [] [] [] [] [] [] none
MERGE 7223 [(0,1),(0,0)] D [] [7225,7226,7227,7228] [] [] [((0,0),(0,1))] [] none
DISCARD 7224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7225 [(0,1),(0,0)] D [7223] [] [] [] [((0,0),(0,1))] [7225,7226,7227,7228] CONDITIONAL_S
Y_MEAS 7226 [(0,1)] HALF_D_PLUS_2 [7223] [] [] [] [] [7225,7226,7227,7228] CONDITIONAL_S
IDLE 7227 [(0,0)] HALF_D_PLUS_2 [7223] [] [] [] [] [7225,7226,7227,7228] CONDITIONAL_S
DISCARD 7228 [(0,1)] 0 [7223] [] [] [] [] [7225,7226,7227,7228] CONDITIONAL_S
IDLE 7229 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7230 [(1,0)] D [] [] [] [] [] [] none
MERGE 7231 [(1,0),(0,0)] D [] [7233,7234,7235,7236] [] [] [((0,0),(1,0))] [] none
DISCARD 7232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7233 [(1,0),(0,0)] D [7231] [] [] [] [((0,0),(1,0))] [7233,7234,7235,7236] CONDITIONAL_S
Y_MEAS 7234 [(1,0)] HALF_D_PLUS_2 [7231] [] [] [] [] [7233,7234,7235,7236] CONDITIONAL_S
IDLE 7235 [(0,0)] HALF_D_PLUS_2 [7231] [] [] [] [] [7233,7234,7235,7236] CONDITIONAL_S
DISCARD 7236 [(1,0)] 0 [7231] [] [] [] [] [7233,7234,7235,7236] CONDITIONAL_S
IDLE 7237 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7238 [(0,1)] D [] [] [] [] [] [] none
MERGE 7239 [(0,1),(0,0)] D [] [7241,7242,7243,7244] [] [] [((0,0),(0,1))] [] none
DISCARD 7240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7241 [(0,1),(0,0)] D [7239] [] [] [] [((0,0),(0,1))] [7241,7242,7243,7244] CONDITIONAL_S
Y_MEAS 7242 [(0,1)] HALF_D_PLUS_2 [7239] [] [] [] [] [7241,7242,7243,7244] CONDITIONAL_S
IDLE 7243 [(0,0)] HALF_D_PLUS_2 [7239] [] [] [] [] [7241,7242,7243,7244] CONDITIONAL_S
DISCARD 7244 [(0,1)] 0 [7239] [] [] [] [] [7241,7242,7243,7244] CONDITIONAL_S
IDLE 7245 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7246 [(1,0)] D [] [] [] [] [] [] none
MERGE 7247 [(1,0),(0,0)] D [] [7249,7250,7251,7252] [] [] [((0,0),(1,0))] [] none
DISCARD 7248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7249 [(1,0),(0,0)] D [7247] [] [] [] [((0,0),(1,0))] [7249,7250,7251,7252] CONDITIONAL_S
Y_MEAS 7250 [(1,0)] HALF_D_PLUS_2 [7247] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
IDLE 7251 [(0,0)] HALF_D_PLUS_2 [7247] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
DISCARD 7252 [(1,0)] 0 [7247] [] [] [] [] [7249,7250,7251,7252] CONDITIONAL_S
IDLE 7253 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7254 [(0,1)] D [] [] [] [] [] [] none
MERGE 7255 [(0,1),(0,0)] D [] [7257,7258,7259,7260] [] [] [((0,0),(0,1))] [] none
DISCARD 7256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7257 [(0,1),(0,0)] D [7255] [] [] [] [((0,0),(0,1))] [7257,7258,7259,7260] CONDITIONAL_S
Y_MEAS 7258 [(0,1)] HALF_D_PLUS_2 [7255] [] [] [] [] [7257,7258,7259,7260] CONDITIONAL_S
IDLE 7259 [(0,0)] HALF_D_PLUS_2 [7255] [] [] [] [] [7257,7258,7259,7260] CONDITIONAL_S
DISCARD 7260 [(0,1)] 0 [7255] [] [] [] [] [7257,7258,7259,7260] CONDITIONAL_S
IDLE 7261 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7262 [(1,0)] D [] [] [] [] [] [] none
MERGE 7263 [(1,0),(0,0)] D [] [7265,7266,7267,7268] [] [] [((0,0),(1,0))] [] none
DISCARD 7264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7265 [(1,0),(0,0)] D [7263] [] [] [] [((0,0),(1,0))] [7265,7266,7267,7268] CONDITIONAL_S
Y_MEAS 7266 [(1,0)] HALF_D_PLUS_2 [7263] [] [] [] [] [7265,7266,7267,7268] CONDITIONAL_S
IDLE 7267 [(0,0)] HALF_D_PLUS_2 [7263] [] [] [] [] [7265,7266,7267,7268] CONDITIONAL_S
DISCARD 7268 [(1,0)] 0 [7263] [] [] [] [] [7265,7266,7267,7268] CONDITIONAL_S
IDLE 7269 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7270 [(0,1)] D [] [] [] [] [] [] none
MERGE 7271 [(0,1),(0,0)] D [] [7273,7274,7275,7276] [] [] [((0,0),(0,1))] [] none
DISCARD 7272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7273 [(0,1),(0,0)] D [7271] [] [] [] [((0,0),(0,1))] [7273,7274,7275,7276] CONDITIONAL_S
Y_MEAS 7274 [(0,1)] HALF_D_PLUS_2 [7271] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
IDLE 7275 [(0,0)] HALF_D_PLUS_2 [7271] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
DISCARD 7276 [(0,1)] 0 [7271] [] [] [] [] [7273,7274,7275,7276] CONDITIONAL_S
IDLE 7277 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7278 [(1,0)] D [] [] [] [] [] [] none
MERGE 7279 [(1,0),(0,0)] D [] [7281,7282,7283,7284] [] [] [((0,0),(1,0))] [] none
DISCARD 7280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7281 [(1,0),(0,0)] D [7279] [] [] [] [((0,0),(1,0))] [7281,7282,7283,7284] CONDITIONAL_S
Y_MEAS 7282 [(1,0)] HALF_D_PLUS_2 [7279] [] [] [] [] [7281,7282,7283,7284] CONDITIONAL_S
IDLE 7283 [(0,0)] HALF_D_PLUS_2 [7279] [] [] [] [] [7281,7282,7283,7284] CONDITIONAL_S
DISCARD 7284 [(1,0)] 0 [7279] [] [] [] [] [7281,7282,7283,7284] CONDITIONAL_S
IDLE 7285 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 7286 [(0,1)] D [] [] [] [] [] [] none
MERGE 7287 [(0,1),(0,0)] D [] [7289,7290,7291,7292] [] [] [((0,0),(0,1))] [] none
DISCARD 7288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7289 [(0,1),(0,0)] D [7287] [] [] [] [((0,0),(0,1))] [7289,7290,7291,7292] CONDITIONAL_S
Y_MEAS 7290 [(0,1)] HALF_D_PLUS_2 [7287] [] [] [] [] [7289,7290,7291,7292] CONDITIONAL_S
IDLE 7291 [(0,0)] HALF_D_PLUS_2 [7287] [] [] [] [] [7289,7290,7291,7292] CONDITIONAL_S
DISCARD 7292 [(0,1)] 0 [7287] [] [] [] [] [7289,7290,7291,7292] CONDITIONAL_S
IDLE 7293 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7294 [(1,0)] D [] [] [] [] [] [] none
MERGE 7295 [(1,0),(0,0)] D [] [7297,7298,7299,7300] [] [] [((0,0),(1,0))] [] none
DISCARD 7296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7297 [(1,0),(0,0)] D [7295] [] [] [] [((0,0),(1,0))] [7297,7298,7299,7300] CONDITIONAL_S
Y_MEAS 7298 [(1,0)] HALF_D_PLUS_2 [7295] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
IDLE 7299 [(0,0)] HALF_D_PLUS_2 [7295] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
DISCARD 7300 [(1,0)] 0 [7295] [] [] [] [] [7297,7298,7299,7300] CONDITIONAL_S
IDLE 7301 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7302 [(0,1)] D [] [] [] [] [] [] none
MERGE 7303 [(0,1),(0,0)] D [] [7305,7306,7307,7308] [] [] [((0,0),(0,1))] [] none
DISCARD 7304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7305 [(0,1),(0,0)] D [7303] [] [] [] [((0,0),(0,1))] [7305,7306,7307,7308] CONDITIONAL_S
Y_MEAS 7306 [(0,1)] HALF_D_PLUS_2 [7303] [] [] [] [] [7305,7306,7307,7308] CONDITIONAL_S
IDLE 7307 [(0,0)] HALF_D_PLUS_2 [7303] [] [] [] [] [7305,7306,7307,7308] CONDITIONAL_S
DISCARD 7308 [(0,1)] 0 [7303] [] [] [] [] [7305,7306,7307,7308] CONDITIONAL_S
IDLE 7309 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7310 [(1,0)] D [] [] [] [] [] [] none
MERGE 7311 [(1,0),(0,0)] D [] [7313,7314,7315,7316] [] [] [((0,0),(1,0))] [] none
DISCARD 7312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7313 [(1,0),(0,0)] D [7311] [] [] [] [((0,0),(1,0))] [7313,7314,7315,7316] CONDITIONAL_S
Y_MEAS 7314 [(1,0)] HALF_D_PLUS_2 [7311] [] [] [] [] [7313,7314,7315,7316] CONDITIONAL_S
IDLE 7315 [(0,0)] HALF_D_PLUS_2 [7311] [] [] [] [] [7313,7314,7315,7316] CONDITIONAL_S
DISCARD 7316 [(1,0)] 0 [7311] [] [] [] [] [7313,7314,7315,7316] CONDITIONAL_S
IDLE 7317 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7318 [(0,1)] D [] [] [] [] [] [] none
MERGE 7319 [(0,1),(0,0)] D [] [7321,7322,7323,7324] [] [] [((0,0),(0,1))] [] none
DISCARD 7320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7321 [(0,1),(0,0)] D [7319] [] [] [] [((0,0),(0,1))] [7321,7322,7323,7324] CONDITIONAL_S
Y_MEAS 7322 [(0,1)] HALF_D_PLUS_2 [7319] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
IDLE 7323 [(0,0)] HALF_D_PLUS_2 [7319] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
DISCARD 7324 [(0,1)] 0 [7319] [] [] [] [] [7321,7322,7323,7324] CONDITIONAL_S
IDLE 7325 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7326 [(1,0)] D [] [] [] [] [] [] none
MERGE 7327 [(1,0),(0,0)] D [] [7329,7330,7331,7332] [] [] [((0,0),(1,0))] [] none
DISCARD 7328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7329 [(1,0),(0,0)] D [7327] [] [] [] [((0,0),(1,0))] [7329,7330,7331,7332] CONDITIONAL_S
Y_MEAS 7330 [(1,0)] HALF_D_PLUS_2 [7327] [] [] [] [] [7329,7330,7331,7332] CONDITIONAL_S
IDLE 7331 [(0,0)] HALF_D_PLUS_2 [7327] [] [] [] [] [7329,7330,7331,7332] CONDITIONAL_S
DISCARD 7332 [(1,0)] 0 [7327] [] [] [] [] [7329,7330,7331,7332] CONDITIONAL_S
IDLE 7333 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7334 [(0,1)] D [] [] [] [] [] [] none
MERGE 7335 [(0,1),(0,0)] D [] [7337,7338,7339,7340] [] [] [((0,0),(0,1))] [] none
DISCARD 7336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7337 [(0,1),(0,0)] D [7335] [] [] [] [((0,0),(0,1))] [7337,7338,7339,7340] CONDITIONAL_S
Y_MEAS 7338 [(0,1)] HALF_D_PLUS_2 [7335] [] [] [] [] [7337,7338,7339,7340] CONDITIONAL_S
IDLE 7339 [(0,0)] HALF_D_PLUS_2 [7335] [] [] [] [] [7337,7338,7339,7340] CONDITIONAL_S
DISCARD 7340 [(0,1)] 0 [7335] [] [] [] [] [7337,7338,7339,7340] CONDITIONAL_S
IDLE 7341 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7342 [(1,0)] D [] [] [] [] [] [] none
MERGE 7343 [(1,0),(0,0)] D [] [7345,7346,7347,7348] [] [] [((0,0),(1,0))] [] none
DISCARD 7344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7345 [(1,0),(0,0)] D [7343] [] [] [] [((0,0),(1,0))] [7345,7346,7347,7348] CONDITIONAL_S
Y_MEAS 7346 [(1,0)] HALF_D_PLUS_2 [7343] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
IDLE 7347 [(0,0)] HALF_D_PLUS_2 [7343] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
DISCARD 7348 [(1,0)] 0 [7343] [] [] [] [] [7345,7346,7347,7348] CONDITIONAL_S
IDLE 7349 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7350 [(0,1)] D [] [] [] [] [] [] none
MERGE 7351 [(0,1),(0,0)] D [] [7353,7354,7355,7356] [] [] [((0,0),(0,1))] [] none
DISCARD 7352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7353 [(0,1),(0,0)] D [7351] [] [] [] [((0,0),(0,1))] [7353,7354,7355,7356] CONDITIONAL_S
Y_MEAS 7354 [(0,1)] HALF_D_PLUS_2 [7351] [] [] [] [] [7353,7354,7355,7356] CONDITIONAL_S
IDLE 7355 [(0,0)] HALF_D_PLUS_2 [7351] [] [] [] [] [7353,7354,7355,7356] CONDITIONAL_S
DISCARD 7356 [(0,1)] 0 [7351] [] [] [] [] [7353,7354,7355,7356] CONDITIONAL_S
IDLE 7357 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7358 [(1,0)] D [] [] [] [] [] [] none
MERGE 7359 [(1,0),(0,0)] D [] [7361,7362,7363,7364] [] [] [((0,0),(1,0))] [] none
DISCARD 7360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7361 [(1,0),(0,0)] D [7359] [] [] [] [((0,0),(1,0))] [7361,7362,7363,7364] CONDITIONAL_S
Y_MEAS 7362 [(1,0)] HALF_D_PLUS_2 [7359] [] [] [] [] [7361,7362,7363,7364] CONDITIONAL_S
IDLE 7363 [(0,0)] HALF_D_PLUS_2 [7359] [] [] [] [] [7361,7362,7363,7364] CONDITIONAL_S
DISCARD 7364 [(1,0)] 0 [7359] [] [] [] [] [7361,7362,7363,7364] CONDITIONAL_S
IDLE 7365 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7366 [(0,1)] D [] [] [] [] [] [] none
MERGE 7367 [(0,1),(0,0)] D [] [7369,7370,7371,7372] [] [] [((0,0),(0,1))] [] none
DISCARD 7368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7369 [(0,1),(0,0)] D [7367] [] [] [] [((0,0),(0,1))] [7369,7370,7371,7372] CONDITIONAL_S
Y_MEAS 7370 [(0,1)] HALF_D_PLUS_2 [7367] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
IDLE 7371 [(0,0)] HALF_D_PLUS_2 [7367] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
DISCARD 7372 [(0,1)] 0 [7367] [] [] [] [] [7369,7370,7371,7372] CONDITIONAL_S
IDLE 7373 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7374 [(1,0)] D [] [] [] [] [] [] none
MERGE 7375 [(1,0),(0,0)] D [] [7377,7378,7379,7380] [] [] [((0,0),(1,0))] [] none
DISCARD 7376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7377 [(1,0),(0,0)] D [7375] [] [] [] [((0,0),(1,0))] [7377,7378,7379,7380] CONDITIONAL_S
Y_MEAS 7378 [(1,0)] HALF_D_PLUS_2 [7375] [] [] [] [] [7377,7378,7379,7380] CONDITIONAL_S
IDLE 7379 [(0,0)] HALF_D_PLUS_2 [7375] [] [] [] [] [7377,7378,7379,7380] CONDITIONAL_S
DISCARD 7380 [(1,0)] 0 [7375] [] [] [] [] [7377,7378,7379,7380] CONDITIONAL_S
IDLE 7381 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7382 [(0,1)] D [] [] [] [] [] [] none
MERGE 7383 [(0,1),(0,0)] D [] [7385,7386,7387,7388] [] [] [((0,0),(0,1))] [] none
DISCARD 7384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7385 [(0,1),(0,0)] D [7383] [] [] [] [((0,0),(0,1))] [7385,7386,7387,7388] CONDITIONAL_S
Y_MEAS 7386 [(0,1)] HALF_D_PLUS_2 [7383] [] [] [] [] [7385,7386,7387,7388] CONDITIONAL_S
IDLE 7387 [(0,0)] HALF_D_PLUS_2 [7383] [] [] [] [] [7385,7386,7387,7388] CONDITIONAL_S
DISCARD 7388 [(0,1)] 0 [7383] [] [] [] [] [7385,7386,7387,7388] CONDITIONAL_S
IDLE 7389 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7390 [(1,0)] D [] [] [] [] [] [] none
MERGE 7391 [(1,0),(0,0)] D [] [7393,7394,7395,7396] [] [] [((0,0),(1,0))] [] none
DISCARD 7392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7393 [(1,0),(0,0)] D [7391] [] [] [] [((0,0),(1,0))] [7393,7394,7395,7396] CONDITIONAL_S
Y_MEAS 7394 [(1,0)] HALF_D_PLUS_2 [7391] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
IDLE 7395 [(0,0)] HALF_D_PLUS_2 [7391] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
DISCARD 7396 [(1,0)] 0 [7391] [] [] [] [] [7393,7394,7395,7396] CONDITIONAL_S
IDLE 7397 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 7398 [(0,1)] D [] [] [] [] [] [] none
MERGE 7399 [(0,1),(0,0)] D [] [7401,7402,7403,7404] [] [] [((0,0),(0,1))] [] none
DISCARD 7400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7401 [(0,1),(0,0)] D [7399] [] [] [] [((0,0),(0,1))] [7401,7402,7403,7404] CONDITIONAL_S
Y_MEAS 7402 [(0,1)] HALF_D_PLUS_2 [7399] [] [] [] [] [7401,7402,7403,7404] CONDITIONAL_S
IDLE 7403 [(0,0)] HALF_D_PLUS_2 [7399] [] [] [] [] [7401,7402,7403,7404] CONDITIONAL_S
DISCARD 7404 [(0,1)] 0 [7399] [] [] [] [] [7401,7402,7403,7404] CONDITIONAL_S
IDLE 7405 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7406 [(1,0)] D [] [] [] [] [] [] none
MERGE 7407 [(1,0),(0,0)] D [] [7409,7410,7411,7412] [] [] [((0,0),(1,0))] [] none
DISCARD 7408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7409 [(1,0),(0,0)] D [7407] [] [] [] [((0,0),(1,0))] [7409,7410,7411,7412] CONDITIONAL_S
Y_MEAS 7410 [(1,0)] HALF_D_PLUS_2 [7407] [] [] [] [] [7409,7410,7411,7412] CONDITIONAL_S
IDLE 7411 [(0,0)] HALF_D_PLUS_2 [7407] [] [] [] [] [7409,7410,7411,7412] CONDITIONAL_S
DISCARD 7412 [(1,0)] 0 [7407] [] [] [] [] [7409,7410,7411,7412] CONDITIONAL_S
IDLE 7413 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7414 [(0,1)] D [] [] [] [] [] [] none
MERGE 7415 [(0,1),(0,0)] D [] [7417,7418,7419,7420] [] [] [((0,0),(0,1))] [] none
DISCARD 7416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7417 [(0,1),(0,0)] D [7415] [] [] [] [((0,0),(0,1))] [7417,7418,7419,7420] CONDITIONAL_S
Y_MEAS 7418 [(0,1)] HALF_D_PLUS_2 [7415] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
IDLE 7419 [(0,0)] HALF_D_PLUS_2 [7415] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
DISCARD 7420 [(0,1)] 0 [7415] [] [] [] [] [7417,7418,7419,7420] CONDITIONAL_S
IDLE 7421 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7422 [(1,0)] D [] [] [] [] [] [] none
MERGE 7423 [(1,0),(0,0)] D [] [7425,7426,7427,7428] [] [] [((0,0),(1,0))] [] none
DISCARD 7424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7425 [(1,0),(0,0)] D [7423] [] [] [] [((0,0),(1,0))] [7425,7426,7427,7428] CONDITIONAL_S
Y_MEAS 7426 [(1,0)] HALF_D_PLUS_2 [7423] [] [] [] [] [7425,7426,7427,7428] CONDITIONAL_S
IDLE 7427 [(0,0)] HALF_D_PLUS_2 [7423] [] [] [] [] [7425,7426,7427,7428] CONDITIONAL_S
DISCARD 7428 [(1,0)] 0 [7423] [] [] [] [] [7425,7426,7427,7428] CONDITIONAL_S
IDLE 7429 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7430 [(0,1)] D [] [] [] [] [] [] none
MERGE 7431 [(0,1),(0,0)] D [] [7433,7434,7435,7436] [] [] [((0,0),(0,1))] [] none
DISCARD 7432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7433 [(0,1),(0,0)] D [7431] [] [] [] [((0,0),(0,1))] [7433,7434,7435,7436] CONDITIONAL_S
Y_MEAS 7434 [(0,1)] HALF_D_PLUS_2 [7431] [] [] [] [] [7433,7434,7435,7436] CONDITIONAL_S
IDLE 7435 [(0,0)] HALF_D_PLUS_2 [7431] [] [] [] [] [7433,7434,7435,7436] CONDITIONAL_S
DISCARD 7436 [(0,1)] 0 [7431] [] [] [] [] [7433,7434,7435,7436] CONDITIONAL_S
IDLE 7437 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 7438 [(1,0)] D [] [] [] [] [] [] none
MERGE 7439 [(1,0),(0,0)] D [] [7441,7442,7443,7444] [] [] [((0,0),(1,0))] [] none
DISCARD 7440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7441 [(1,0),(0,0)] D [7439] [] [] [] [((0,0),(1,0))] [7441,7442,7443,7444] CONDITIONAL_S
Y_MEAS 7442 [(1,0)] HALF_D_PLUS_2 [7439] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
IDLE 7443 [(0,0)] HALF_D_PLUS_2 [7439] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
DISCARD 7444 [(1,0)] 0 [7439] [] [] [] [] [7441,7442,7443,7444] CONDITIONAL_S
IDLE 7445 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 7446 [(0,1)] D [] [] [] [] [] [] none
MERGE 7447 [(0,1),(0,0)] D [] [7449,7450,7451,7452] [] [] [((0,0),(0,1))] [] none
DISCARD 7448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7449 [(0,1),(0,0)] D [7447] [] [] [] [((0,0),(0,1))] [7449,7450,7451,7452] CONDITIONAL_S
Y_MEAS 7450 [(0,1)] HALF_D_PLUS_2 [7447] [] [] [] [] [7449,7450,7451,7452] CONDITIONAL_S
IDLE 7451 [(0,0)] HALF_D_PLUS_2 [7447] [] [] [] [] [7449,7450,7451,7452] CONDITIONAL_S
DISCARD 7452 [(0,1)] 0 [7447] [] [] [] [] [7449,7450,7451,7452] CONDITIONAL_S
IDLE 7453 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7454 [(1,0)] D [] [] [] [] [] [] none
MERGE 7455 [(1,0),(0,0)] D [] [7457,7458,7459,7460] [] [] [((0,0),(1,0))] [] none
DISCARD 7456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7457 [(1,0),(0,0)] D [7455] [] [] [] [((0,0),(1,0))] [7457,7458,7459,7460] CONDITIONAL_S
Y_MEAS 7458 [(1,0)] HALF_D_PLUS_2 [7455] [] [] [] [] [7457,7458,7459,7460] CONDITIONAL_S
IDLE 7459 [(0,0)] HALF_D_PLUS_2 [7455] [] [] [] [] [7457,7458,7459,7460] CONDITIONAL_S
DISCARD 7460 [(1,0)] 0 [7455] [] [] [] [] [7457,7458,7459,7460] CONDITIONAL_S
IDLE 7461 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7462 [(0,1)] D [] [] [] [] [] [] none
MERGE 7463 [(0,1),(0,0)] D [] [7465,7466,7467,7468] [] [] [((0,0),(0,1))] [] none
DISCARD 7464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7465 [(0,1),(0,0)] D [7463] [] [] [] [((0,0),(0,1))] [7465,7466,7467,7468] CONDITIONAL_S
Y_MEAS 7466 [(0,1)] HALF_D_PLUS_2 [7463] [] [] [] [] [7465,7466,7467,7468] CONDITIONAL_S
IDLE 7467 [(0,0)] HALF_D_PLUS_2 [7463] [] [] [] [] [7465,7466,7467,7468] CONDITIONAL_S
DISCARD 7468 [(0,1)] 0 [7463] [] [] [] [] [7465,7466,7467,7468] CONDITIONAL_S
IDLE 7469 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 7470 [(1,0)] D [] [] [] [] [] [] none
MERGE 7471 [(1,0),(0,0)] D [] [7473,7474,7475,7476] [] [] [((0,0),(1,0))] [] none
DISCARD 7472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7473 [(1,0),(0,0)] D [7471] [] [] [] [((0,0),(1,0))] [7473,7474,7475,7476] CONDITIONAL_S
Y_MEAS 7474 [(1,0)] HALF_D_PLUS_2 [7471] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
IDLE 7475 [(0,0)] HALF_D_PLUS_2 [7471] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
DISCARD 7476 [(1,0)] 0 [7471] [] [] [] [] [7473,7474,7475,7476] CONDITIONAL_S
IDLE 7477 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7478 [(0,1)] D [] [] [] [] [] [] none
MERGE 7479 [(0,1),(0,0)] D [] [7481,7482,7483,7484] [] [] [((0,0),(0,1))] [] none
DISCARD 7480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7481 [(0,1),(0,0)] D [7479] [] [] [] [((0,0),(0,1))] [7481,7482,7483,7484] CONDITIONAL_S
Y_MEAS 7482 [(0,1)] HALF_D_PLUS_2 [7479] [] [] [] [] [7481,7482,7483,7484] CONDITIONAL_S
IDLE 7483 [(0,0)] HALF_D_PLUS_2 [7479] [] [] [] [] [7481,7482,7483,7484] CONDITIONAL_S
DISCARD 7484 [(0,1)] 0 [7479] [] [] [] [] [7481,7482,7483,7484] CONDITIONAL_S
IDLE 7485 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 7486 [(1,0)] D [] [] [] [] [] [] none
MERGE 7487 [(1,0),(0,0)] D [] [7489,7490,7491,7492] [] [] [((0,0),(1,0))] [] none
DISCARD 7488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7489 [(1,0),(0,0)] D [7487] [] [] [] [((0,0),(1,0))] [7489,7490,7491,7492] CONDITIONAL_S
Y_MEAS 7490 [(1,0)] HALF_D_PLUS_2 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
IDLE 7491 [(0,0)] HALF_D_PLUS_2 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
DISCARD 7492 [(1,0)] 0 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
IDLE 7493 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7494 [(0,1)] D [] [] [] [] [] [] none
MERGE 7495 [(0,1),(0,0)] D [] [7497,7498,7499,7500] [] [] [((0,0),(0,1))] [] none
DISCARD 7496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7497 [(0,1),(0,0)] D [7495] [] [] [] [((0,0),(0,1))] [7497,7498,7499,7500] CONDITIONAL_S
Y_MEAS 7498 [(0,1)] HALF_D_PLUS_2 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
IDLE 7499 [(0,0)] HALF_D_PLUS_2 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
DISCARD 7500 [(0,1)] 0 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
IDLE 7501 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7502 [(1,0)] D [] [] [] [] [] [] none
MERGE 7503 [(1,0),(0,0)] D [] [7505,7506,7507,7508] [] [] [((0,0),(1,0))] [] none
DISCARD 7504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7505 [(1,0),(0,0)] D [7503] [] [] [] [((0,0),(1,0))] [7505,7506,7507,7508] CONDITIONAL_S
Y_MEAS 7506 [(1,0)] HALF_D_PLUS_2 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
IDLE 7507 [(0,0)] HALF_D_PLUS_2 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
DISCARD 7508 [(1,0)] 0 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
IDLE 7509 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7510 [(0,1)] D [] [] [] [] [] [] none
MERGE 7511 [(0,1),(0,0)] D [] [7513,7514,7515,7516] [] [] [((0,0),(0,1))] [] none
DISCARD 7512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7513 [(0,1),(0,0)] D [7511] [] [] [] [((0,0),(0,1))] [7513,7514,7515,7516] CONDITIONAL_S
Y_MEAS 7514 [(0,1)] HALF_D_PLUS_2 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
IDLE 7515 [(0,0)] HALF_D_PLUS_2 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
DISCARD 7516 [(0,1)] 0 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
IDLE 7517 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7518 [(1,0)] D [] [] [] [] [] [] none
MERGE 7519 [(1,0),(0,0)] D [] [7521,7522,7523,7524] [] [] [((0,0),(1,0))] [] none
DISCARD 7520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7521 [(1,0),(0,0)] D [7519] [] [] [] [((0,0),(1,0))] [7521,7522,7523,7524] CONDITIONAL_S
Y_MEAS 7522 [(1,0)] HALF_D_PLUS_2 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
IDLE 7523 [(0,0)] HALF_D_PLUS_2 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
DISCARD 7524 [(1,0)] 0 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
INJECT_T 7525 [(0,1)] D [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [] [7528,7529,7530,7531] [] [] [((0,0),(0,1))] [] none
DISCARD 7527 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7528 [(0,1),(0,0)] D [7526] [] [] [] [((0,0),(0,1))] [7528,7529,7530,7531] CONDITIONAL_S
Y_MEAS 7529 [(0,1)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7530 [(0,0)] HALF_D_PLUS_2 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
DISCARD 7531 [(0,1)] 0 [7526] [] [] [] [] [7528,7529,7530,7531] CONDITIONAL_S
IDLE 7532 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7533 [(1,0)] D [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [] [7536,7537,7538,7539] [] [] [((0,0),(1,0))] [] none
DISCARD 7535 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7536 [(1,0),(0,0)] D [7534] [] [] [] [((0,0),(1,0))] [7536,7537,7538,7539] CONDITIONAL_S
Y_MEAS 7537 [(1,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7538 [(0,0)] HALF_D_PLUS_2 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
DISCARD 7539 [(1,0)] 0 [7534] [] [] [] [] [7536,7537,7538,7539] CONDITIONAL_S
IDLE 7540 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 7541 [(0,1)] D [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [] [7544,7545,7546,7547] [] [] [((0,0),(0,1))] [] none
DISCARD 7543 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7544 [(0,1),(0,0)] D [7542] [] [] [] [((0,0),(0,1))] [7544,7545,7546,7547] CONDITIONAL_S
Y_MEAS 7545 [(0,1)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7546 [(0,0)] HALF_D_PLUS_2 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
DISCARD 7547 [(0,1)] 0 [7542] [] [] [] [] [7544,7545,7546,7547] CONDITIONAL_S
IDLE 7548 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 7549 [(1,0)] D [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [] [7552,7553,7554,7555] [] [] [((0,0),(1,0))] [] none
DISCARD 7551 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7552 [(1,0),(0,0)] D [7550] [] [] [] [((0,0),(1,0))] [7552,7553,7554,7555] CONDITIONAL_S
Y_MEAS 7553 [(1,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7554 [(0,0)] HALF_D_PLUS_2 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
DISCARD 7555 [(1,0)] 0 [7550] [] [] [] [] [7552,7553,7554,7555] CONDITIONAL_S
IDLE 7556 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7557 [(0,1)] D [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [] [7560,7561,7562,7563] [] [] [((0,0),(0,1))] [] none
DISCARD 7559 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7560 [(0,1),(0,0)] D [7558] [] [] [] [((0,0),(0,1))] [7560,7561,7562,7563] CONDITIONAL_S
Y_MEAS 7561 [(0,1)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7562 [(0,0)] HALF_D_PLUS_2 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
DISCARD 7563 [(0,1)] 0 [7558] [] [] [] [] [7560,7561,7562,7563] CONDITIONAL_S
IDLE 7564 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7565 [(1,0)] D [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [] [7568,7569,7570,7571] [] [] [((0,0),(1,0))] [] none
DISCARD 7567 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7568 [(1,0),(0,0)] D [7566] [] [] [] [((0,0),(1,0))] [7568,7569,7570,7571] CONDITIONAL_S
Y_MEAS 7569 [(1,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7570 [(0,0)] HALF_D_PLUS_2 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
DISCARD 7571 [(1,0)] 0 [7566] [] [] [] [] [7568,7569,7570,7571] CONDITIONAL_S
IDLE 7572 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7573 [(0,1)] D [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [] [7576,7577,7578,7579] [] [] [((0,0),(0,1))] [] none
DISCARD 7575 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7576 [(0,1),(0,0)] D [7574] [] [] [] [((0,0),(0,1))] [7576,7577,7578,7579] CONDITIONAL_S
Y_MEAS 7577 [(0,1)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7578 [(0,0)] HALF_D_PLUS_2 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
DISCARD 7579 [(0,1)] 0 [7574] [] [] [] [] [7576,7577,7578,7579] CONDITIONAL_S
IDLE 7580 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7581 [(1,0)] D [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [] [7584,7585,7586,7587] [] [] [((0,0),(1,0))] [] none
DISCARD 7583 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7584 [(1,0),(0,0)] D [7582] [] [] [] [((0,0),(1,0))] [7584,7585,7586,7587] CONDITIONAL_S
Y_MEAS 7585 [(1,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7586 [(0,0)] HALF_D_PLUS_2 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
DISCARD 7587 [(1,0)] 0 [7582] [] [] [] [] [7584,7585,7586,7587] CONDITIONAL_S
IDLE 7588 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 7589 [(0,1)] D [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [] [7592,7593,7594,7595] [] [] [((0,0),(0,1))] [] none
DISCARD 7591 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7592 [(0,1),(0,0)] D [7590] [] [] [] [((0,0),(0,1))] [7592,7593,7594,7595] CONDITIONAL_S
Y_MEAS 7593 [(0,1)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7594 [(0,0)] HALF_D_PLUS_2 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
DISCARD 7595 [(0,1)] 0 [7590] [] [] [] [] [7592,7593,7594,7595] CONDITIONAL_S
IDLE 7596 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7597 [(1,0)] D [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [] [7600,7601,7602,7603] [] [] [((0,0),(1,0))] [] none
DISCARD 7599 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7600 [(1,0),(0,0)] D [7598] [] [] [] [((0,0),(1,0))] [7600,7601,7602,7603] CONDITIONAL_S
Y_MEAS 7601 [(1,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7602 [(0,0)] HALF_D_PLUS_2 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
DISCARD 7603 [(1,0)] 0 [7598] [] [] [] [] [7600,7601,7602,7603] CONDITIONAL_S
IDLE 7604 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7605 [(0,1)] D [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [] [7608,7609,7610,7611] [] [] [((0,0),(0,1))] [] none
DISCARD 7607 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7608 [(0,1),(0,0)] D [7606] [] [] [] [((0,0),(0,1))] [7608,7609,7610,7611] CONDITIONAL_S
Y_MEAS 7609 [(0,1)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7610 [(0,0)] HALF_D_PLUS_2 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
DISCARD 7611 [(0,1)] 0 [7606] [] [] [] [] [7608,7609,7610,7611] CONDITIONAL_S
IDLE 7612 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7613 [(1,0)] D [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [] [7616,7617,7618,7619] [] [] [((0,0),(1,0))] [] none
DISCARD 7615 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7616 [(1,0),(0,0)] D [7614] [] [] [] [((0,0),(1,0))] [7616,7617,7618,7619] CONDITIONAL_S
Y_MEAS 7617 [(1,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7618 [(0,0)] HALF_D_PLUS_2 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
DISCARD 7619 [(1,0)] 0 [7614] [] [] [] [] [7616,7617,7618,7619] CONDITIONAL_S
IDLE 7620 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7621 [(0,1)] D [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [] [7624,7625,7626,7627] [] [] [((0,0),(0,1))] [] none
DISCARD 7623 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7624 [(0,1),(0,0)] D [7622] [] [] [] [((0,0),(0,1))] [7624,7625,7626,7627] CONDITIONAL_S
Y_MEAS 7625 [(0,1)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7626 [(0,0)] HALF_D_PLUS_2 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
DISCARD 7627 [(0,1)] 0 [7622] [] [] [] [] [7624,7625,7626,7627] CONDITIONAL_S
IDLE 7628 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7629 [(1,0)] D [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [] [7632,7633,7634,7635] [] [] [((0,0),(1,0))] [] none
DISCARD 7631 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7632 [(1,0),(0,0)] D [7630] [] [] [] [((0,0),(1,0))] [7632,7633,7634,7635] CONDITIONAL_S
Y_MEAS 7633 [(1,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7634 [(0,0)] HALF_D_PLUS_2 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
DISCARD 7635 [(1,0)] 0 [7630] [] [] [] [] [7632,7633,7634,7635] CONDITIONAL_S
IDLE 7636 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 7637 [(0,1)] D [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [] [7640,7641,7642,7643] [] [] [((0,0),(0,1))] [] none
DISCARD 7639 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7640 [(0,1),(0,0)] D [7638] [] [] [] [((0,0),(0,1))] [7640,7641,7642,7643] CONDITIONAL_S
Y_MEAS 7641 [(0,1)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7642 [(0,0)] HALF_D_PLUS_2 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
DISCARD 7643 [(0,1)] 0 [7638] [] [] [] [] [7640,7641,7642,7643] CONDITIONAL_S
IDLE 7644 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7645 [(1,0)] D [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [] [7648,7649,7650,7651] [] [] [((0,0),(1,0))] [] none
DISCARD 7647 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7648 [(1,0),(0,0)] D [7646] [] [] [] [((0,0),(1,0))] [7648,7649,7650,7651] CONDITIONAL_S
Y_MEAS 7649 [(1,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7650 [(0,0)] HALF_D_PLUS_2 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
DISCARD 7651 [(1,0)] 0 [7646] [] [] [] [] [7648,7649,7650,7651] CONDITIONAL_S
IDLE 7652 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 7653 [(0,1)] D [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [] [7656,7657,7658,7659] [] [] [((0,0),(0,1))] [] none
DISCARD 7655 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7656 [(0,1),(0,0)] D [7654] [] [] [] [((0,0),(0,1))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(0,1)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(0,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(0,1)] 0 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7660 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 7661 [(1,0)] D [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [] [7664,7665,7666,7667] [] [] [((0,0),(1,0))] [] none
DISCARD 7663 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7664 [(1,0),(0,0)] D [7662] [] [] [] [((0,0),(1,0))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(1,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(1,0)] 0 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7668 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7669 [(0,1)] D [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [] [7672,7673,7674,7675] [] [] [((0,0),(0,1))] [] none
DISCARD 7671 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7672 [(0,1),(0,0)] D [7670] [] [] [] [((0,0),(0,1))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(0,1)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(0,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(0,1)] 0 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7676 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 7677 [(1,0)] D [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [] [7680,7681,7682,7683] [] [] [((0,0),(1,0))] [] none
DISCARD 7679 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7680 [(1,0),(0,0)] D [7678] [] [] [] [((0,0),(1,0))] [7680,7681,7682,7683] CONDITIONAL_S
Y_MEAS 7681 [(1,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7682 [(0,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
DISCARD 7683 [(1,0)] 0 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7684 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7685 [(0,1)] D [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [] [7688,7689,7690,7691] [] [] [((0,0),(0,1))] [] none
DISCARD 7687 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7688 [(0,1),(0,0)] D [7686] [] [] [] [((0,0),(0,1))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(0,1)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(0,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(0,1)] 0 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7692 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 7693 [(1,0)] D [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [] [7696,7697,7698,7699] [] [] [((0,0),(1,0))] [] none
DISCARD 7695 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7696 [(1,0),(0,0)] D [7694] [] [] [] [((0,0),(1,0))] [7696,7697,7698,7699] CONDITIONAL_S
Y_MEAS 7697 [(1,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7698 [(0,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
DISCARD 7699 [(1,0)] 0 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7700 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7701 [(0,1)] D [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [] [7704,7705,7706,7707] [] [] [((0,0),(0,1))] [] none
DISCARD 7703 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7704 [(0,1),(0,0)] D [7702] [] [] [] [((0,0),(0,1))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(0,1)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(0,1)] 0 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7708 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7709 [(1,0)] D [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [] [7712,7713,7714,7715] [] [] [((0,0),(1,0))] [] none
DISCARD 7711 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7712 [(1,0),(0,0)] D [7710] [] [] [] [((0,0),(1,0))] [7712,7713,7714,7715] CONDITIONAL_S
Y_MEAS 7713 [(1,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7714 [(0,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
DISCARD 7715 [(1,0)] 0 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7716 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7717 [(0,1)] D [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [] [7720,7721,7722,7723] [] [] [((0,0),(0,1))] [] none
DISCARD 7719 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7720 [(0,1),(0,0)] D [7718] [] [] [] [((0,0),(0,1))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(0,1)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(0,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(0,1)] 0 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7724 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7725 [(1,0)] D [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [] [7728,7729,7730,7731] [] [] [((0,0),(1,0))] [] none
DISCARD 7727 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7728 [(1,0),(0,0)] D [7726] [] [] [] [((0,0),(1,0))] [7728,7729,7730,7731] CONDITIONAL_S
Y_MEAS 7729 [(1,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7730 [(0,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
DISCARD 7731 [(1,0)] 0 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7732 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7733 [(0,1)] D [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [] [7736,7737,7738,7739] [] [] [((0,0),(0,1))] [] none
DISCARD 7735 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7736 [(0,1),(0,0)] D [7734] [] [] [] [((0,0),(0,1))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(0,1)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(0,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(0,1)] 0 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7740 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7741 [(1,0)] D [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [] [7744,7745,7746,7747] [] [] [((0,0),(1,0))] [] none
DISCARD 7743 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7744 [(1,0),(0,0)] D [7742] [] [] [] [((0,0),(1,0))] [7744,7745,7746,7747] CONDITIONAL_S
Y_MEAS 7745 [(1,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7746 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
DISCARD 7747 [(1,0)] 0 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7748 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7749 [(0,1)] D [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [] [7752,7753,7754,7755] [] [] [((0,0),(0,1))] [] none
DISCARD 7751 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7752 [(0,1),(0,0)] D [7750] [] [] [] [((0,0),(0,1))] [7752,7753,7754,7755] CONDITIONAL_S
Y_MEAS 7753 [(0,1)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7754 [(0,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
DISCARD 7755 [(0,1)] 0 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7756 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7757 [(1,0)] D [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [] [7760,7761,7762,7763] [] [] [((0,0),(1,0))] [] none
DISCARD 7759 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7760 [(1,0),(0,0)] D [7758] [] [] [] [((0,0),(1,0))] [7760,7761,7762,7763] CONDITIONAL_S
Y_MEAS 7761 [(1,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7762 [(0,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
DISCARD 7763 [(1,0)] 0 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7764 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7765 [(0,1)] D [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [] [7768,7769,7770,7771] [] [] [((0,0),(0,1))] [] none
DISCARD 7767 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7768 [(0,1),(0,0)] D [7766] [] [] [] [((0,0),(0,1))] [7768,7769,7770,7771] CONDITIONAL_S
Y_MEAS 7769 [(0,1)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7770 [(0,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
DISCARD 7771 [(0,1)] 0 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7772 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7773 [(1,0)] D [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [] [7776,7777,7778,7779] [] [] [((0,0),(1,0))] [] none
DISCARD 7775 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7776 [(1,0),(0,0)] D [7774] [] [] [] [((0,0),(1,0))] [7776,7777,7778,7779] CONDITIONAL_S
Y_MEAS 7777 [(1,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7778 [(0,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
DISCARD 7779 [(1,0)] 0 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7780 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7781 [(0,1)] D [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [] [7784,7785,7786,7787] [] [] [((0,0),(0,1))] [] none
DISCARD 7783 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7784 [(0,1),(0,0)] D [7782] [] [] [] [((0,0),(0,1))] [7784,7785,7786,7787] CONDITIONAL_S
Y_MEAS 7785 [(0,1)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7786 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
DISCARD 7787 [(0,1)] 0 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7788 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7789 [(1,0)] D [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [] [7792,7793,7794,7795] [] [] [((0,0),(1,0))] [] none
DISCARD 7791 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7792 [(1,0),(0,0)] D [7790] [] [] [] [((0,0),(1,0))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(1,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(0,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(1,0)] 0 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7796 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7797 [(0,1)] D [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [] [7800,7801,7802,7803] [] [] [((0,0),(0,1))] [] none
DISCARD 7799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7800 [(0,1),(0,0)] D [7798] [] [] [] [((0,0),(0,1))] [7800,7801,7802,7803] CONDITIONAL_S
Y_MEAS 7801 [(0,1)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7802 [(0,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
DISCARD 7803 [(0,1)] 0 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7804 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7805 [(1,0)] D [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [] [7808,7809,7810,7811] [] [] [((0,0),(1,0))] [] none
DISCARD 7807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7808 [(1,0),(0,0)] D [7806] [] [] [] [((0,0),(1,0))] [7808,7809,7810,7811] CONDITIONAL_S
Y_MEAS 7809 [(1,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7810 [(0,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
DISCARD 7811 [(1,0)] 0 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7812 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7813 [(0,1)] D [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [] [7816,7817,7818,7819] [] [] [((0,0),(0,1))] [] none
DISCARD 7815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7816 [(0,1),(0,0)] D [7814] [] [] [] [((0,0),(0,1))] [7816,7817,7818,7819] CONDITIONAL_S
Y_MEAS 7817 [(0,1)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7818 [(0,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
DISCARD 7819 [(0,1)] 0 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7820 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7821 [(1,0)] D [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [] [7824,7825,7826,7827] [] [] [((0,0),(1,0))] [] none
DISCARD 7823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7824 [(1,0),(0,0)] D [7822] [] [] [] [((0,0),(1,0))] [7824,7825,7826,7827] CONDITIONAL_S
Y_MEAS 7825 [(1,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7826 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
DISCARD 7827 [(1,0)] 0 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7828 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7829 [(0,1)] D [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [] [7832,7833,7834,7835] [] [] [((0,0),(0,1))] [] none
DISCARD 7831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7832 [(0,1),(0,0)] D [7830] [] [] [] [((0,0),(0,1))] [7832,7833,7834,7835] CONDITIONAL_S
Y_MEAS 7833 [(0,1)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7834 [(0,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
DISCARD 7835 [(0,1)] 0 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7836 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7837 [(1,0)] D [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [] [7840,7841,7842,7843] [] [] [((0,0),(1,0))] [] none
DISCARD 7839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7840 [(1,0),(0,0)] D [7838] [] [] [] [((0,0),(1,0))] [7840,7841,7842,7843] CONDITIONAL_S
Y_MEAS 7841 [(1,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7842 [(0,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
DISCARD 7843 [(1,0)] 0 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7844 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 7845 [(0,1)] D [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [] [7848,7849,7850,7851] [] [] [((0,0),(0,1))] [] none
DISCARD 7847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7848 [(0,1),(0,0)] D [7846] [] [] [] [((0,0),(0,1))] [7848,7849,7850,7851] CONDITIONAL_S
Y_MEAS 7849 [(0,1)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7850 [(0,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
DISCARD 7851 [(0,1)] 0 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7852 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7853 [(1,0)] D [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [] [7856,7857,7858,7859] [] [] [((0,0),(1,0))] [] none
DISCARD 7855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7856 [(1,0),(0,0)] D [7854] [] [] [] [((0,0),(1,0))] [7856,7857,7858,7859] CONDITIONAL_S
Y_MEAS 7857 [(1,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7858 [(0,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
DISCARD 7859 [(1,0)] 0 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7860 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7861 [(0,1)] D [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [] [7864,7865,7866,7867] [] [] [((0,0),(0,1))] [] none
DISCARD 7863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7864 [(0,1),(0,0)] D [7862] [] [] [] [((0,0),(0,1))] [7864,7865,7866,7867] CONDITIONAL_S
Y_MEAS 7865 [(0,1)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7866 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
DISCARD 7867 [(0,1)] 0 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7868 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7869 [(1,0)] D [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [] [7872,7873,7874,7875] [] [] [((0,0),(1,0))] [] none
DISCARD 7871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7872 [(1,0),(0,0)] D [7870] [] [] [] [((0,0),(1,0))] [7872,7873,7874,7875] CONDITIONAL_S
Y_MEAS 7873 [(1,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7874 [(0,0)] HALF_D_PLUS_2 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
DISCARD 7875 [(1,0)] 0 [7870] [] [] [] [] [7872,7873,7874,7875] CONDITIONAL_S
IDLE 7876 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7877 [(0,1)] D [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [] [7880,7881,7882,7883] [] [] [((0,0),(0,1))] [] none
DISCARD 7879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7880 [(0,1),(0,0)] D [7878] [] [] [] [((0,0),(0,1))] [7880,7881,7882,7883] CONDITIONAL_S
Y_MEAS 7881 [(0,1)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7882 [(0,0)] HALF_D_PLUS_2 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
DISCARD 7883 [(0,1)] 0 [7878] [] [] [] [] [7880,7881,7882,7883] CONDITIONAL_S
IDLE 7884 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7885 [(1,0)] D [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [] [7888,7889,7890,7891] [] [] [((0,0),(1,0))] [] none
DISCARD 7887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7888 [(1,0),(0,0)] D [7886] [] [] [] [((0,0),(1,0))] [7888,7889,7890,7891] CONDITIONAL_S
Y_MEAS 7889 [(1,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7890 [(0,0)] HALF_D_PLUS_2 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
DISCARD 7891 [(1,0)] 0 [7886] [] [] [] [] [7888,7889,7890,7891] CONDITIONAL_S
IDLE 7892 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 7893 [(0,1)] D [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [] [7896,7897,7898,7899] [] [] [((0,0),(0,1))] [] none
DISCARD 7895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7896 [(0,1),(0,0)] D [7894] [] [] [] [((0,0),(0,1))] [7896,7897,7898,7899] CONDITIONAL_S
Y_MEAS 7897 [(0,1)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7898 [(0,0)] HALF_D_PLUS_2 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
DISCARD 7899 [(0,1)] 0 [7894] [] [] [] [] [7896,7897,7898,7899] CONDITIONAL_S
IDLE 7900 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 7901 [(1,0)] D [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [] [7904,7905,7906,7907] [] [] [((0,0),(1,0))] [] none
DISCARD 7903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7904 [(1,0),(0,0)] D [7902] [] [] [] [((0,0),(1,0))] [7904,7905,7906,7907] CONDITIONAL_S
Y_MEAS 7905 [(1,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7906 [(0,0)] HALF_D_PLUS_2 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
DISCARD 7907 [(1,0)] 0 [7902] [] [] [] [] [7904,7905,7906,7907] CONDITIONAL_S
IDLE 7908 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7909 [(0,1)] D [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [] [7912,7913,7914,7915] [] [] [((0,0),(0,1))] [] none
DISCARD 7911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7912 [(0,1),(0,0)] D [7910] [] [] [] [((0,0),(0,1))] [7912,7913,7914,7915] CONDITIONAL_S
Y_MEAS 7913 [(0,1)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7914 [(0,0)] HALF_D_PLUS_2 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
DISCARD 7915 [(0,1)] 0 [7910] [] [] [] [] [7912,7913,7914,7915] CONDITIONAL_S
IDLE 7916 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7917 [(1,0)] D [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [] [7920,7921,7922,7923] [] [] [((0,0),(1,0))] [] none
DISCARD 7919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7920 [(1,0),(0,0)] D [7918] [] [] [] [((0,0),(1,0))] [7920,7921,7922,7923] CONDITIONAL_S
Y_MEAS 7921 [(1,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7922 [(0,0)] HALF_D_PLUS_2 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
DISCARD 7923 [(1,0)] 0 [7918] [] [] [] [] [7920,7921,7922,7923] CONDITIONAL_S
IDLE 7924 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7925 [(0,1)] D [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [] [7928,7929,7930,7931] [] [] [((0,0),(0,1))] [] none
DISCARD 7927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7928 [(0,1),(0,0)] D [7926] [] [] [] [((0,0),(0,1))] [7928,7929,7930,7931] CONDITIONAL_S
Y_MEAS 7929 [(0,1)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7930 [(0,0)] HALF_D_PLUS_2 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
DISCARD 7931 [(0,1)] 0 [7926] [] [] [] [] [7928,7929,7930,7931] CONDITIONAL_S
IDLE 7932 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7933 [(1,0)] D [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [] [7936,7937,7938,7939] [] [] [((0,0),(1,0))] [] none
DISCARD 7935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7936 [(1,0),(0,0)] D [7934] [] [] [] [((0,0),(1,0))] [7936,7937,7938,7939] CONDITIONAL_S
Y_MEAS 7937 [(1,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7938 [(0,0)] HALF_D_PLUS_2 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
DISCARD 7939 [(1,0)] 0 [7934] [] [] [] [] [7936,7937,7938,7939] CONDITIONAL_S
IDLE 7940 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7941 [(0,1)] D [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [] [7944,7945,7946,7947] [] [] [((0,0),(0,1))] [] none
DISCARD 7943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7944 [(0,1),(0,0)] D [7942] [] [] [] [((0,0),(0,1))] [7944,7945,7946,7947] CONDITIONAL_S
Y_MEAS 7945 [(0,1)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7946 [(0,0)] HALF_D_PLUS_2 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
DISCARD 7947 [(0,1)] 0 [7942] [] [] [] [] [7944,7945,7946,7947] CONDITIONAL_S
IDLE 7948 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7949 [(1,0)] D [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [] [7952,7953,7954,7955] [] [] [((0,0),(1,0))] [] none
DISCARD 7951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7952 [(1,0),(0,0)] D [7950] [] [] [] [((0,0),(1,0))] [7952,7953,7954,7955] CONDITIONAL_S
Y_MEAS 7953 [(1,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7954 [(0,0)] HALF_D_PLUS_2 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
DISCARD 7955 [(1,0)] 0 [7950] [] [] [] [] [7952,7953,7954,7955] CONDITIONAL_S
IDLE 7956 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7957 [(0,1)] D [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [] [7960,7961,7962,7963] [] [] [((0,0),(0,1))] [] none
DISCARD 7959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7960 [(0,1),(0,0)] D [7958] [] [] [] [((0,0),(0,1))] [7960,7961,7962,7963] CONDITIONAL_S
Y_MEAS 7961 [(0,1)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7962 [(0,0)] HALF_D_PLUS_2 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
DISCARD 7963 [(0,1)] 0 [7958] [] [] [] [] [7960,7961,7962,7963] CONDITIONAL_S
IDLE 7964 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7965 [(1,0)] D [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [] [7968,7969,7970,7971] [] [] [((0,0),(1,0))] [] none
DISCARD 7967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7968 [(1,0),(0,0)] D [7966] [] [] [] [((0,0),(1,0))] [7968,7969,7970,7971] CONDITIONAL_S
Y_MEAS 7969 [(1,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7970 [(0,0)] HALF_D_PLUS_2 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
DISCARD 7971 [(1,0)] 0 [7966] [] [] [] [] [7968,7969,7970,7971] CONDITIONAL_S
IDLE 7972 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7973 [(0,1)] D [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [] [7976,7977,7978,7979] [] [] [((0,0),(0,1))] [] none
DISCARD 7975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7976 [(0,1),(0,0)] D [7974] [] [] [] [((0,0),(0,1))] [7976,7977,7978,7979] CONDITIONAL_S
Y_MEAS 7977 [(0,1)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7978 [(0,0)] HALF_D_PLUS_2 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
DISCARD 7979 [(0,1)] 0 [7974] [] [] [] [] [7976,7977,7978,7979] CONDITIONAL_S
IDLE 7980 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 7981 [(1,0)] D [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [] [7984,7985,7986,7987] [] [] [((0,0),(1,0))] [] none
DISCARD 7983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7984 [(1,0),(0,0)] D [7982] [] [] [] [((0,0),(1,0))] [7984,7985,7986,7987] CONDITIONAL_S
Y_MEAS 7985 [(1,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7986 [(0,0)] HALF_D_PLUS_2 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
DISCARD 7987 [(1,0)] 0 [7982] [] [] [] [] [7984,7985,7986,7987] CONDITIONAL_S
IDLE 7988 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7989 [(0,1)] D [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [] [7992,7993,7994,7995] [] [] [((0,0),(0,1))] [] none
DISCARD 7991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7992 [(0,1),(0,0)] D [7990] [] [] [] [((0,0),(0,1))] [7992,7993,7994,7995] CONDITIONAL_S
Y_MEAS 7993 [(0,1)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
IDLE 7994 [(0,0)] HALF_D_PLUS_2 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7995 [(0,1)] 0 [7990] [] [] [] [] [7992,7993,7994,7995] CONDITIONAL_S
DISCARD 7996 [(0,0)] 0 [] [] [] [] [] [] none