Analysis & Synthesis report for fpga_UART
Mon Nov 12 21:35:26 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|State_Read
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 21. Source assignments for System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated
 22. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux_001
 24. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_001
 26. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_002
 27. Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_003
 28. Source assignments for System:u0|altera_reset_controller:rst_controller
 29. Source assignments for System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo
 32. Parameter Settings for User Entity Instance: System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo
 33. Parameter Settings for User Entity Instance: System:u0|System_onchip_memory2_0:onchip_memory2_0
 34. Parameter Settings for User Entity Instance: System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 35. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 36. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 37. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 38. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator
 39. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 40. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 41. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 42. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 43. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 44. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent
 47. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 50. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 51. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 52. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 53. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 54. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 55. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router|System_mm_interconnect_0_router_default_decode:the_default_decode
 56. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router_001|System_mm_interconnect_0_router_default_decode:the_default_decode
 57. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002|System_mm_interconnect_0_router_002_default_decode:the_default_decode
 58. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_003|System_mm_interconnect_0_router_002_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_004|System_mm_interconnect_0_router_002_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_005|System_mm_interconnect_0_router_002_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 62. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 63. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 64. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 65. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 66. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 67. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 68. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 69. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
 70. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 71. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 76. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 77. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 78. Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 79. Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller
 80. Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. scfifo Parameter Settings by Entity Instance
 83. altsyncram Parameter Settings by Entity Instance
 84. Port Connectivity Checks: "System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 85. Port Connectivity Checks: "System:u0|altera_reset_controller:rst_controller"
 86. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 87. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 88. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002|System_mm_interconnect_0_router_002_default_decode:the_default_decode"
 89. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router|System_mm_interconnect_0_router_default_decode:the_default_decode"
 90. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 91. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 92. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
 93. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
 94. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo"
 95. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent"
 96. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
 97. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
 98. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
 99. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
100. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
101. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
102. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator"
103. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
104. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
105. Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
106. Port Connectivity Checks: "System:u0|System_onchip_memory2_0:onchip_memory2_0"
107. Port Connectivity Checks: "System:u0|System_nios2_gen2_0:nios2_gen2_0"
108. Port Connectivity Checks: "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic"
109. Port Connectivity Checks: "System:u0|System_jtag_uart_0:jtag_uart_0"
110. Post-Synthesis Netlist Statistics for Top Partition
111. Elapsed Time Per Partition
112. Analysis & Synthesis Messages
113. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 12 21:35:26 2018           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; fpga_UART                                       ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2171                                            ;
; Total pins                      ; 39                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,112,320                                       ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6           ;                    ;
; Top-level entity name                                                           ; DE0_Nano_SoC_top_level ; fpga_UART          ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE0_Nano_SoC_top_level.vhd                                                                                           ; yes             ; User VHDL File                               ; C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd                                                                ;             ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/system.v                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/system.v                                                                 ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                          ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                          ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                    ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                         ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                           ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                            ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                        ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv                         ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                           ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                         ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                     ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                     ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                           ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                          ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.hex                                   ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v                                     ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                       ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                   ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                           ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                 ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                            ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                  ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                             ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                              ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                     ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                   ; System      ;
; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/fpga_uart.vhd                                                 ; yes             ; Auto-Found VHDL File                         ; c:/users/guilhem/fpga_uart/hw/quartus/db/ip/system/submodules/fpga_uart.vhd                                                 ; System      ;
; scfifo.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                ;             ;
; a_regfifo.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                             ;             ;
; a_dpfifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                              ;             ;
; a_i2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                              ;             ;
; a_fffifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                              ;             ;
; a_f2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                              ;             ;
; aglobal181.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                            ;             ;
; db/scfifo_3291.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; altsyncram.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; a_rdenreg.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_spj1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_spj1.tdf                                                                ;             ;
; db/altsyncram_rgj1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_rgj1.tdf                                                                ;             ;
; db/altsyncram_pdj1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_pdj1.tdf                                                                ;             ;
; db/altsyncram_voi1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_voi1.tdf                                                                ;             ;
; altera_mult_add.tdf                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                       ;             ;
; db/altera_mult_add_37p2.v                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altera_mult_add_37p2.v                                                             ;             ;
; altera_mult_add_rtl.v                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                     ;             ;
; db/altsyncram_3pi1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_3pi1.tdf                                                                ;             ;
; db/altsyncram_4kl1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_4kl1.tdf                                                                ;             ;
; db/altsyncram_baj1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_baj1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                 ;             ;
; db/altsyncram_qid1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                  ;             ;
; db/altsyncram_6dn1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_6dn1.tdf                                                                ;             ;
; db/decode_8la.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/decode_8la.tdf                                                                     ;             ;
; db/mux_5hb.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/mux_5hb.tdf                                                                        ;             ;
; sld_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/sldc0787fe9/alt_sld_fab.v                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; sld_rom_sr.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1473               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2173               ;
;     -- 7 input functions                    ; 22                 ;
;     -- 6 input functions                    ; 515                ;
;     -- 5 input functions                    ; 497                ;
;     -- 4 input functions                    ; 356                ;
;     -- <=3 input functions                  ; 783                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 2171               ;
;                                             ;                    ;
; I/O pins                                    ; 39                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1112320            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 2363               ;
; Total fan-out                               ; 23944              ;
; Average fan-out                             ; 4.95               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                                                                 ; 2173 (1)            ; 2171 (0)                  ; 1112320           ; 3          ; 39   ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                           ; DE0_Nano_SoC_top_level                         ; work         ;
;    |System:u0|                                                                                                                          ; 2060 (0)            ; 2086 (0)                  ; 1112320           ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0                                                                                                                                                                                                                                                                                                                                                                                 ; System                                         ; System       ;
;       |System_jtag_uart_0:jtag_uart_0|                                                                                                  ; 116 (35)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; System_jtag_uart_0                             ; System       ;
;          |System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; System_jtag_uart_0_scfifo_r                    ; System       ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; System_jtag_uart_0_scfifo_w                    ; System       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;       |System_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 377 (0)             ; 160 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; System_mm_interconnect_0                       ; System       ;
;          |System_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                     ; System_mm_interconnect_0_cmd_demux             ; System       ;
;          |System_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_cmd_demux             ; System       ;
;          |System_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                 ; 24 (19)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_cmd_mux               ; System       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; System       ;
;          |System_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                 ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_cmd_mux               ; System       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; System       ;
;          |System_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                 ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_cmd_mux               ; System       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; System       ;
;          |System_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                     ; 19 (15)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                             ; System_mm_interconnect_0_cmd_mux               ; System       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                       ; System       ;
;          |System_mm_interconnect_0_router:router_001|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                           ; System_mm_interconnect_0_router                ; System       ;
;          |System_mm_interconnect_0_router:router|                                                                                       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; System_mm_interconnect_0_router                ; System       ;
;          |System_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                     ; System_mm_interconnect_0_rsp_demux             ; System       ;
;          |System_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                     ; System_mm_interconnect_0_rsp_demux             ; System       ;
;          |System_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                     ; System_mm_interconnect_0_rsp_demux             ; System       ;
;          |System_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_rsp_demux             ; System       ;
;          |System_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                 ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                         ; System_mm_interconnect_0_rsp_mux               ; System       ;
;          |System_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; System_mm_interconnect_0_rsp_mux               ; System       ;
;          |altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|                                                       ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                          ; System       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; System       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; System       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; System       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; System       ;
;          |altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                      ; System       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; System       ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; System       ;
;          |altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator|                                                  ; 8 (8)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                 ; System       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; System       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; System       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; System       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; System       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                  ; System       ;
;       |System_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1366 (0)            ; 1587 (0)                  ; 62720             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; System_nios2_gen2_0                            ; System       ;
;          |System_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1366 (1199)         ; 1587 (1254)               ; 62720             ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; System_nios2_gen2_0_cpu                        ; System       ;
;             |System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                     ; System_nios2_gen2_0_cpu_bht_module             ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                            ; altsyncram_pdj1                                ; work         ;
;             |System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                             ; System_nios2_gen2_0_cpu_dc_data_module         ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                    ; altsyncram_4kl1                                ; work         ;
;             |System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                               ; System_nios2_gen2_0_cpu_dc_tag_module          ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                      ; altsyncram_3pi1                                ; work         ;
;             |System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                         ; System_nios2_gen2_0_cpu_dc_victim_module       ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                                ; work         ;
;             |System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                             ; System_nios2_gen2_0_cpu_ic_data_module         ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                                ; work         ;
;             |System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                               ; System_nios2_gen2_0_cpu_ic_tag_module          ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                      ; altsyncram_rgj1                                ; work         ;
;             |System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                            ; System_nios2_gen2_0_cpu_mult_cell              ; System       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|                                                   ; 167 (5)             ; 269 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; System_nios2_gen2_0_cpu_nios2_oci              ; System       ;
;                |System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; System_nios2_gen2_0_cpu_debug_slave_wrapper    ; System       ;
;                   |System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; System_nios2_gen2_0_cpu_debug_slave_sysclk     ; System       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck                                                            ; System_nios2_gen2_0_cpu_debug_slave_tck        ; System       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                |System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 9 (9)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; System_nios2_gen2_0_cpu_nios2_avalon_reg       ; System       ;
;                |System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; System_nios2_gen2_0_cpu_nios2_oci_break        ; System       ;
;                |System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; System_nios2_gen2_0_cpu_nios2_oci_debug        ; System       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; System_nios2_gen2_0_cpu_nios2_ocimem           ; System       ;
;                   |System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; System_nios2_gen2_0_cpu_ociram_sp_ram_module   ; System       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; System_nios2_gen2_0_cpu_register_bank_a_module ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;             |System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; System_nios2_gen2_0_cpu_register_bank_b_module ; System       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;       |System_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 37 (1)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; System_onchip_memory2_0                        ; System       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_6dn1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_6dn1                                ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                            ; decode_8la                                     ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                  ; mux_5hb                                        ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; System       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; System       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; System       ;
;       |fpga_UART:fpga_uart_custom_0|                                                                                                    ; 157 (157)           ; 208 (208)                 ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0                                                                                                                                                                                                                                                                                                                                                    ; fpga_UART                                      ; system       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+
; System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                        ;
; System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; System_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                            ; IP Include File                                   ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ;                                                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ;                                                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                  ;                                                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ;                                                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                  ;                                                   ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0                                                                                                                                                                                                                                                                                                                                          ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                             ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                           ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                       ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent                                                                                                                                                                                                                             ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                        ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator                                                                                                                                                                                                                   ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                     ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                           ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                        ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                         ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                    ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                           ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                 ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                    ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                              ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                  ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                         ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                             ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht                                                                                                                                                                                                              ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                        ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                  ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                        ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                      ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                     ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                               ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                 ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                   ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                 ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dtrace:the_System_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                               ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dtrace:the_System_nios2_gen2_0_cpu_nios2_oci_dtrace|System_nios2_gen2_0_cpu_nios2_oci_td_mode:System_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                   ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_im:the_System_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                       ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_itrace:the_System_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                               ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_pib:the_System_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                     ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                   ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                       ;                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                   ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                 ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|System:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; C:/Users/Guilhem/fpga_UART/hw/quartus/System.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|State_Read                                                                                                                                           ;
+----------------------+---------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+
; Name                 ; State_Read.STOP_BIT ; State_Read.BIT7 ; State_Read.BIT6 ; State_Read.BIT5 ; State_Read.BIT4 ; State_Read.BIT3 ; State_Read.BIT2 ; State_Read.BIT1 ; State_Read.BIT0 ; State_Read.Start_BIT ; State_Read.IDLE ;
+----------------------+---------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+
; State_Read.IDLE      ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0               ;
; State_Read.Start_BIT ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                    ; 1               ;
; State_Read.BIT0      ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                    ; 1               ;
; State_Read.BIT1      ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                    ; 1               ;
; State_Read.BIT2      ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.BIT3      ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.BIT4      ; 0                   ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.BIT5      ; 0                   ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.BIT6      ; 0                   ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.BIT7      ; 0                   ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
; State_Read.STOP_BIT  ; 1                   ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1               ;
+----------------------+---------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                         ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_im:the_System_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_im:the_System_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                                         ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                     ; Merged with System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                        ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                    ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                  ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                  ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                   ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                   ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                    ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,5..9,11..18]                                                                                                                                                                                                                                ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 294                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                       ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                   ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                     ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                     ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                       ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                  ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                      ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                      ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                  ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                 ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                            ; Stuck at GND              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                      ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                  ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                ; Stuck at GND              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC              ; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                           ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2171  ;
; Number of registers using Synchronous Clear  ; 372   ;
; Number of registers using Synchronous Load   ; 230   ;
; Number of registers using Asynchronous Clear ; 1770  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1579  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; System:u0|fpga_UART:fpga_uart_custom_0|TX_PORT                                                                                                                                                                                                                                                                                  ; 2       ;
; System:u0|System_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; System:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                            ; 1       ;
; System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 31      ;
; System:u0|System_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 5       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; System:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                            ; 2       ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                             ; 8       ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; System:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                            ; 1       ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                              ; 2       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; 1       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                    ; 1       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                   ; 1       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1       ;
; System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                      ; 1       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|avs_ReadData[11]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|ValueToReachWrite[5]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|State_Write[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_inst_result[21]                                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|avs_ReadData[5]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[8]                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|System:u0|fpga_UART:fpga_uart_custom_0|Counter_Read[24]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|M_rot[8]                                                                                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[8]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[31]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[15]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[3]                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_rot_step1[8]                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|E_logic_result[25]                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|D_src2_reg[30]                                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for System:u0|altera_reset_controller:rst_controller   ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+--------------------------------------------------+
; Parameter Name ; Value                       ; Type                                             ;
+----------------+-----------------------------+--------------------------------------------------+
; INIT_FILE      ; System_onchip_memory2_0.hex ; String                                           ;
+----------------+-----------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                   ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                ;
; WIDTH_A                            ; 32                          ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32768                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                ;
; WIDTH_B                            ; 1                           ; Untyped                                                ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                ;
; INIT_FILE                          ; System_onchip_memory2_0.hex ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 32768                       ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_6dn1             ; Untyped                                                ;
+------------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router|System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router_001|System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002|System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_003|System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_004|System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_005|System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                            ;
; Entity Instance                           ; System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                  ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 32768                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 1                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002|System_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router|System_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fpga_uart_custom_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fpga_uart_custom_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                       ;
+--------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------+
; Port          ; Type   ; Severity ; Details                            ;
+---------------+--------+----------+------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected             ;
+---------------+--------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "System:u0|System_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2086                        ;
;     CLR               ; 375                         ;
;     CLR SCLR          ; 42                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 109                         ;
;     ENA CLR           ; 989                         ;
;     ENA CLR SCLR      ; 163                         ;
;     ENA CLR SCLR SLD  ; 57                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 85                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 95                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 2061                        ;
;     arith             ; 241                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 146                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 1800                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 206                         ;
;         3 data inputs ; 264                         ;
;         4 data inputs ; 342                         ;
;         5 data inputs ; 472                         ;
;         6 data inputs ; 492                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 78                          ;
; stratixv_ram_block    ; 363                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Nov 12 21:33:49 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_UART -c fpga_UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "System.qsys"
Info (12250): 2018.11.12.21:34:08 Progress: Loading quartus/System.qsys
Info (12250): 2018.11.12.21:34:09 Progress: Reading input file
Info (12250): 2018.11.12.21:34:09 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2018.11.12.21:34:10 Progress: Parameterizing module clk_0
Info (12250): 2018.11.12.21:34:10 Progress: Adding fpga_UART_CUSTOM_0 [fpga_UART_CUSTOM 1.0]
Info (12250): 2018.11.12.21:34:11 Progress: Parameterizing module fpga_UART_CUSTOM_0
Info (12250): 2018.11.12.21:34:11 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2018.11.12.21:34:11 Progress: Parameterizing module jtag_uart_0
Info (12250): 2018.11.12.21:34:11 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2018.11.12.21:34:11 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2018.11.12.21:34:11 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2018.11.12.21:34:11 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.11.12.21:34:11 Progress: Building connections
Info (12250): 2018.11.12.21:34:11 Progress: Parameterizing connections
Info (12250): 2018.11.12.21:34:11 Progress: Validating
Info (12250): 2018.11.12.21:34:12 Progress: Done reading input file
Info (12250): System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): System: Generating System "System" for QUARTUS_SYNTH
Info (12250): Fpga_UART_CUSTOM_0: "System" instantiated fpga_UART_CUSTOM "fpga_UART_CUSTOM_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'System_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=System_jtag_uart_0 --dir=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0003_jtag_uart_0_gen//System_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'System_jtag_uart_0'
Info (12250): Jtag_uart_0: "System" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "System" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'System_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=System_onchip_memory2_0 --dir=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0004_onchip_memory2_0_gen//System_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'System_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "System" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "System" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "System" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'System_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=System_nios2_gen2_0_cpu --dir=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Guilhem/AppData/Local/Temp/alt7847_6441837995519131907.dir/0007_cpu_gen//System_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2018.11.12 21:34:29 (*) Starting Nios II generation
Info (12250): Cpu: # 2018.11.12 21:34:29 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2018.11.12 21:34:30 (*)   Plaintext license not found.
Info (12250): Cpu: # 2018.11.12 21:34:30 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)     Testbench
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)     Instruction decoding
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)       Instruction fields
Info (12250): Cpu: # 2018.11.12 21:34:32 (*)       Instruction decodes
Info (12250): Cpu: # 2018.11.12 21:34:33 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2018.11.12 21:34:33 (*)       Instruction controls
Info (12250): Cpu: # 2018.11.12 21:34:33 (*)     Pipeline frontend
Info (12250): Cpu: # 2018.11.12 21:34:33 (*)     Pipeline backend
Info (12250): Cpu: # 2018.11.12 21:34:35 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2018.11.12 21:34:37 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2018.11.12 21:34:38 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'System_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/System/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/System/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "System" with 23 modules, 43 files
Info (12249): Finished elaborating Platform Designer system entity "System.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilhem/fpga_uart/hw/hdl/de0_nano_soc_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_top_level-rtl File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 104
    Info (12023): Found entity 1: DE0_Nano_SoC_top_level File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/guilhem/fpga_uart/hw/hdl/fpga_uart.vhd
    Info (12022): Found design unit 1: fpga_UART-comp File: C:/Users/Guilhem/fpga_UART/hw/hdl/fpga_UART.vhd Line: 21
    Info (12023): Found entity 1: fpga_UART File: C:/Users/Guilhem/fpga_UART/hw/hdl/fpga_UART.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: System File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: System_irq_mapper File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: System_jtag_uart_0_sim_scfifo_w File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: System_jtag_uart_0_scfifo_w File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: System_jtag_uart_0_sim_scfifo_r File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: System_jtag_uart_0_scfifo_r File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: System_jtag_uart_0 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: System_mm_interconnect_0 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: System_mm_interconnect_0_avalon_st_adapter File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_cmd_demux File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_cmd_mux File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_router_default_decode File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: System_mm_interconnect_0_router File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_router_002_default_decode File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: System_mm_interconnect_0_router_002 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_rsp_demux File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: System_mm_interconnect_0_rsp_mux File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: System_nios2_gen2_0 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_ic_data_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: System_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: System_nios2_gen2_0_cpu_bht_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: System_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: System_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: System_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: System_nios2_gen2_0_cpu_dc_data_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: System_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: System_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: System_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: System_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: System_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: System_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: System_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: System_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: System_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: System_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: System_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: System_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: System_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: System_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: System_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: System_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: System_nios2_gen2_0_cpu File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_mult_cell File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: System_nios2_gen2_0_cpu_test_bench File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_onchip_memory2_0.v
    Info (12023): Found entity 1: System_onchip_memory2_0 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/fpga_uart.vhd
    Info (12022): Found design unit 1: fpga_UART-comp File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/fpga_uart.vhd Line: 21
    Info (12023): Found entity 1: fpga_UART File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/fpga_uart.vhd Line: 4
Info (12127): Elaborating entity "DE0_Nano_SoC_top_level" for the top level hierarchy
Info (12128): Elaborating entity "System" for hierarchy "System:u0" File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 115
Info (12128): Elaborating entity "fpga_UART" for hierarchy "System:u0|fpga_UART:fpga_uart_custom_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 72
Info (12128): Elaborating entity "System_jtag_uart_0" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 85
Info (12128): Elaborating entity "System_jtag_uart_0_scfifo_w" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "System_jtag_uart_0_scfifo_r" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "System:u0|System_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "System_nios2_gen2_0" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 116
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_test_bench" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_test_bench:the_System_nios2_gen2_0_cpu_test_bench" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 5972
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_ic_data_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 6974
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_data_module:System_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7040
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_ic_tag_module:System_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_bht_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7238
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_bht_module:System_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8195
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_a_module:System_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_register_bank_b_module:System_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8213
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_mult_cell" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8798
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_mult_cell:the_System_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9220
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf
    Info (12023): Found entity 1: altsyncram_3pi1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_3pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3pi1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_tag_module:System_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_dc_data_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9286
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_data_module:System_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9398
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_dc_victim_module:System_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 10151
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_debug:the_System_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_break:the_System_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_xbrk:the_System_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dbrk:the_System_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_itrace:the_System_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dtrace:the_System_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_dtrace:the_System_nios2_gen2_0_cpu_nios2_oci_dtrace|System_nios2_gen2_0_cpu_nios2_oci_td_mode:System_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_System_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_System_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_fifo:the_System_nios2_gen2_0_cpu_nios2_oci_fifo|System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_System_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_pib:the_System_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_oci_im:the_System_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_avalon_reg:the_System_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_nios2_ocimem:the_System_nios2_gen2_0_cpu_nios2_ocimem|System_nios2_gen2_0_cpu_ociram_sp_ram_module:System_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_tck:the_System_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "System_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|System_nios2_gen2_0_cpu_debug_slave_sysclk:the_System_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "System:u0|System_nios2_gen2_0:nios2_gen2_0|System_nios2_gen2_0_cpu:cpu|System_nios2_gen2_0_cpu_nios2_oci:the_System_nios2_gen2_0_cpu_nios2_oci|System_nios2_gen2_0_cpu_debug_slave_wrapper:the_System_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:System_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "System_onchip_memory2_0" for hierarchy "System:u0|System_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "System_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_6dn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_6dn1" for hierarchy "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|decode_8la:decode3" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_6dn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "System:u0|System_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6dn1:auto_generated|mux_5hb:mux2" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/altsyncram_6dn1.tdf Line: 44
Info (12128): Elaborating entity "System_mm_interconnect_0" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 177
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 471
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 531
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 595
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fpga_uart_custom_0_avalon_slave_0_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 659
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 723
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 787
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 868
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 949
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1033
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1074
Info (12128): Elaborating entity "System_mm_interconnect_0_router" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1465
Info (12128): Elaborating entity "System_mm_interconnect_0_router_default_decode" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router:router|System_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "System_mm_interconnect_0_router_002" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1497
Info (12128): Elaborating entity "System_mm_interconnect_0_router_002_default_decode" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_router_002:router_002|System_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1595
Info (12128): Elaborating entity "System_mm_interconnect_0_cmd_demux" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1680
Info (12128): Elaborating entity "System_mm_interconnect_0_cmd_mux" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1738
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "System_mm_interconnect_0_rsp_demux" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1830
Info (12128): Elaborating entity "System_mm_interconnect_0_rsp_mux" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1934
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "System_mm_interconnect_0_avalon_st_adapter" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "System:u0|System_mm_interconnect_0:mm_interconnect_0|System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "System_irq_mapper" for hierarchy "System:u0|System_irq_mapper:irq_mapper" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 184
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "System:u0|altera_reset_controller:rst_controller" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/system.v Line: 247
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "System:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_System_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.12.21:35:03 Progress: Loading sldc0787fe9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Guilhem/fpga_UART/hw/quartus/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Guilhem/fpga_UART/hw/quartus/output_files/fpga_UART.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/Users/Guilhem/fpga_UART/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 38
Info (21057): Implemented 3841 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 3431 logic cells
    Info (21064): Implemented 363 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 5058 megabytes
    Info: Processing ended: Mon Nov 12 21:35:27 2018
    Info: Elapsed time: 00:01:38
    Info: Total CPU time (on all processors): 00:02:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Guilhem/fpga_UART/hw/quartus/output_files/fpga_UART.map.smsg.


