--------------- Build Started: 10/21/2023 22:02:52 Project: app_dev2_LED_alert_custom_service, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Nithish\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Nithish\Documents\PSoC Creator\app_dev2_LED_alert_custom_service\app_dev2_LED_alert_custom_service.cydsn\app_dev2_LED_alert_custom_service.cyprj" -d CY8C4247LQI-BL483 -s "C:\Users\Nithish\Documents\PSoC Creator\app_dev2_LED_alert_custom_service\app_dev2_LED_alert_custom_service.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_1. The actual sample rate (163265 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * C:\Users\Nithish\Documents\PSoC Creator\app_dev2_LED_alert_custom_service\app_dev2_LED_alert_custom_service.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0019: app_dev2_LED_alert_custom_service_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyHFClk ) to clock ( UART_1_IntClock ). (File=C:\Users\Nithish\Documents\PSoC Creator\app_dev2_LED_alert_custom_service\app_dev2_LED_alert_custom_service.cydsn\app_dev2_LED_alert_custom_service_timing.html)
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 10/21/2023 22:03:06 ---------------
