# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do FPGA-NES_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib toplevel_soc
# ** Warning: (vlib-34) Library already exists at "toplevel_soc".
# vmap toplevel_soc toplevel_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap toplevel_soc toplevel_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v 
# -- Compiling module toplevel_soc
# 
# Top level modules:
# 	toplevel_soc
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v 
# -- Compiling module toplevel_soc_mm_interconnect_0
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v 
# -- Compiling module toplevel_soc_usb_rst
# 
# Top level modules:
# 	toplevel_soc_usb_rst
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v 
# -- Compiling module toplevel_soc_usb_gpx
# 
# Top level modules:
# 	toplevel_soc_usb_gpx
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:57 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v 
# -- Compiling module toplevel_soc_timer_0
# 
# Top level modules:
# 	toplevel_soc_timer_0
# End time: 12:13:57 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v 
# -- Compiling module toplevel_soc_sysid_qsys_0
# 
# Top level modules:
# 	toplevel_soc_sysid_qsys_0
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v 
# -- Compiling module toplevel_soc_spi_0
# 
# Top level modules:
# 	toplevel_soc_spi_0
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v 
# -- Compiling module toplevel_soc_sdram_pll_dffpipe_l2c
# -- Compiling module toplevel_soc_sdram_pll_stdsync_sv6
# -- Compiling module toplevel_soc_sdram_pll_altpll_vg92
# -- Compiling module toplevel_soc_sdram_pll
# 
# Top level modules:
# 	toplevel_soc_sdram_pll
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v 
# -- Compiling module toplevel_soc_sdram_input_efifo_module
# -- Compiling module toplevel_soc_sdram
# 
# Top level modules:
# 	toplevel_soc_sdram
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v 
# -- Compiling module toplevel_soc_nios2_gen2_0
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	toplevel_soc_nios2_gen2_0_cpu
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module toplevel_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	toplevel_soc_nios2_gen2_0_cpu_test_bench
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v 
# -- Compiling module toplevel_soc_leds_pio
# 
# Top level modules:
# 	toplevel_soc_leds_pio
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:58 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v 
# -- Compiling module toplevel_soc_keycode
# 
# Top level modules:
# 	toplevel_soc_keycode
# End time: 12:13:58 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v 
# -- Compiling module toplevel_soc_key
# 
# Top level modules:
# 	toplevel_soc_key
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v 
# -- Compiling module toplevel_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module toplevel_soc_jtag_uart_0_scfifo_w
# -- Compiling module toplevel_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module toplevel_soc_jtag_uart_0_scfifo_r
# -- Compiling module toplevel_soc_jtag_uart_0
# 
# Top level modules:
# 	toplevel_soc_jtag_uart_0
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v 
# -- Compiling module altera_avalon_i2c
# 
# Top level modules:
# 	altera_avalon_i2c
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v 
# -- Compiling module altera_avalon_i2c_csr
# 
# Top level modules:
# 	altera_avalon_i2c_csr
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 
# -- Compiling module altera_avalon_i2c_clk_cnt
# 
# Top level modules:
# 	altera_avalon_i2c_clk_cnt
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v 
# -- Compiling module altera_avalon_i2c_condt_det
# 
# Top level modules:
# 	altera_avalon_i2c_condt_det
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v 
# -- Compiling module altera_avalon_i2c_condt_gen
# 
# Top level modules:
# 	altera_avalon_i2c_condt_gen
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v 
# -- Compiling module altera_avalon_i2c_fifo
# 
# Top level modules:
# 	altera_avalon_i2c_fifo
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v 
# -- Compiling module altera_avalon_i2c_mstfsm
# 
# Top level modules:
# 	altera_avalon_i2c_mstfsm
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v 
# -- Compiling module altera_avalon_i2c_rxshifter
# 
# Top level modules:
# 	altera_avalon_i2c_rxshifter
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v 
# -- Compiling module altera_avalon_i2c_txshifter
# 
# Top level modules:
# 	altera_avalon_i2c_txshifter
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v 
# -- Compiling module altera_avalon_i2c_spksupp
# 
# Top level modules:
# 	altera_avalon_i2c_spksupp
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v 
# -- Compiling module altera_avalon_i2c_txout
# 
# Top level modules:
# 	altera_avalon_i2c_txout
# End time: 12:13:59 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v 
# -- Compiling module toplevel_soc_hex_digits_pio
# 
# Top level modules:
# 	toplevel_soc_hex_digits_pio
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/clockgen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/clockgen.v 
# -- Compiling module clockgen
# 
# Top level modules:
# 	clockgen
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/dev/FPGA-NES/src/db {C:/dev/FPGA-NES/src/db/clockgen_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/dev/FPGA-NES/src/db" C:/dev/FPGA-NES/src/db/clockgen_altpll.v 
# -- Compiling module clockgen_altpll
# 
# Top level modules:
# 	clockgen_altpll
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv 
# -- Compiling module toplevel_soc_irq_mapper
# 
# Top level modules:
# 	toplevel_soc_irq_mapper
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -vlog01compat -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_rsp_mux
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 12:14:00 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_rsp_demux
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_cmd_mux
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_cmd_demux
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module toplevel_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_router_007
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module toplevel_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_router_002
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv 
# -- Compiling module toplevel_soc_mm_interconnect_0_router_default_decode
# -- Compiling module toplevel_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	toplevel_soc_mm_interconnect_0_router
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules {C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Apr 13,2023
# vlog -reportprogress 300 -sv -work toplevel_soc "+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules" C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 12:14:01 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/toplevel.sv 
# -- Compiling package toplevel_sv_unit
# -- Compiling module toplevel
# 
# Top level modules:
# 	toplevel
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/CPU_2A03.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/CPU_2A03.sv 
# -- Compiling package CPU_2A03_sv_unit
# -- Compiling module CPU_2A03
# 
# Top level modules:
# 	CPU_2A03
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/NES_ARCHITECTURE.sv 
# -- Compiling package NES_ARCHITECTURE_sv_unit
# -- Compiling module NES_ARCHITECUTRE
# 
# Top level modules:
# 	NES_ARCHITECUTRE
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/FPGA-NES/src/t65/T65_Pack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work C:/dev/FPGA-NES/src/t65/T65_Pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package T65_Pack
# -- Compiling package body T65_Pack
# -- Loading package T65_Pack
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/FPGA-NES/src/t65/T65_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work C:/dev/FPGA-NES/src/t65/T65_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package T65_Pack
# -- Compiling entity T65_ALU
# -- Compiling architecture rtl of T65_ALU
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/FPGA-NES/src/t65/T65_MCode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work C:/dev/FPGA-NES/src/t65/T65_MCode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package T65_Pack
# -- Compiling entity T65_MCode
# -- Compiling architecture rtl of T65_MCode
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/FPGA-NES/src/t65/T65.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vcom -reportprogress 300 -93 -work work C:/dev/FPGA-NES/src/t65/T65.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package T65_Pack
# -- Compiling entity T65
# -- Compiling architecture rtl of T65
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity T65_MCode
# -- Loading entity T65_ALU
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/dev/FPGA-NES/src {C:/dev/FPGA-NES/src/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/dev/FPGA-NES/src" C:/dev/FPGA-NES/src/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:14:02 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L toplevel_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L toplevel_soc -voptargs=""+acc"" testbench 
# Start time: 12:14:02 on Apr 13,2023
# Loading sv_std.std
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.NES_ARCHITECTURE_sv_unit
# Loading work.NES_ARCHITECUTRE
# Loading work.CPU_2A03_sv_unit
# Loading work.CPU_2A03
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t65_pack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.t65(rtl)
# Loading work.t65_mcode(rtl)
# Loading work.t65_alu(rtl)
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'Sync'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'EF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'MF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'XF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'ML_n'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VP_n'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VDA'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VPA'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'DEBUG'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'NMI_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
add wave -position end sim:/testbench/NES/inst/CPU/*
# Break key hit
restart -f
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'Sync'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'EF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'MF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'XF'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'ML_n'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VP_n'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VDA'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'VPA'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'DEBUG'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
# ** Warning: (vsim-8822) C:/dev/FPGA-NES/src/CPU_2A03.sv(44): [TFMPC] - Missing Verilog connection for formal VHDL port 'NMI_ack'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU File: C:/dev/FPGA-NES/src/t65/T65.vhd
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/NES/inst/CPU/mcode
# Break key hit
# Break in NamedBeginStat MCLK_GENERATION at C:/dev/FPGA-NES/src/testbench.sv line 30
