// Seed: 2454181328
module module_0;
  initial begin
    id_1 = 'b0 & "";
  end
  assign id_2 = (1);
  reg   id_3;
  uwire id_5;
  wire  id_6;
  tri   id_7 = id_5 && ~id_4 - 1;
  always @(negedge 1) begin
    if (1) id_7 = 1'b0;
    else id_3 <= #1 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    output tri1 id_4,
    output supply0 id_5
);
  string id_7 = "";
  module_0();
endmodule
