// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "myproject.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_lv<32> myproject::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_logic myproject::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic myproject::ap_const_logic_0 = sc_dt::Log_0;
const bool myproject::ap_const_boolean_1 = true;

myproject::myproject(sc_module_name name) : sc_module(name), mVcdFile(0) {
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 = new dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s("dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0");
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_clk(ap_clk);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_rst(ap_rst);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_start(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_done(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_continue(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_idle(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_ready(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->data_V(inputs_V);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->data_V_ap_vld(inputs_V_ap_vld);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_0(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_1(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_2(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_3(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_4(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_5(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_6(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_7(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_8(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_9(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_10(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_11(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_12(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_13(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_14(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_15(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_16(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_17(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_18(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_19(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_20(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_21(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_22(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_23(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_24(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_25(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_26(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_27(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_28(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_29(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_30(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0->ap_return_31(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 = new relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s("relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0");
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_clk(ap_clk);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_rst(ap_rst);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_0_V_read(layer2_out_0_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_1_V_read(layer2_out_1_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_2_V_read(layer2_out_2_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_3_V_read(layer2_out_3_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_4_V_read(layer2_out_4_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_5_V_read(layer2_out_5_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_6_V_read(layer2_out_6_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_7_V_read(layer2_out_7_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_8_V_read(layer2_out_8_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_9_V_read(layer2_out_9_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_10_V_read(layer2_out_10_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_11_V_read(layer2_out_11_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_12_V_read(layer2_out_12_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_13_V_read(layer2_out_13_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_14_V_read(layer2_out_14_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_15_V_read(layer2_out_15_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_16_V_read(layer2_out_16_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_17_V_read(layer2_out_17_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_18_V_read(layer2_out_18_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_19_V_read(layer2_out_19_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_20_V_read(layer2_out_20_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_21_V_read(layer2_out_21_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_22_V_read(layer2_out_22_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_23_V_read(layer2_out_23_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_24_V_read(layer2_out_24_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_25_V_read(layer2_out_25_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_26_V_read(layer2_out_26_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_27_V_read(layer2_out_27_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_28_V_read(layer2_out_28_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_29_V_read(layer2_out_29_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_30_V_read(layer2_out_30_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->data_31_V_read(layer2_out_31_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_16(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_17(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_18(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_19(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_20(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_21(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_22(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_23(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_24(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_25(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_26(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_27(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_28(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_29(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_30(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0->ap_return_31(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 = new dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s("dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0");
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_clk(ap_clk);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_rst(ap_rst);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_0_V_read(layer4_out_0_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_1_V_read(layer4_out_1_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_2_V_read(layer4_out_2_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_3_V_read(layer4_out_3_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_4_V_read(layer4_out_4_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_5_V_read(layer4_out_5_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_6_V_read(layer4_out_6_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_7_V_read(layer4_out_7_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_8_V_read(layer4_out_8_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_9_V_read(layer4_out_9_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_10_V_read(layer4_out_10_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_11_V_read(layer4_out_11_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_12_V_read(layer4_out_12_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_13_V_read(layer4_out_13_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_14_V_read(layer4_out_14_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_15_V_read(layer4_out_15_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_16_V_read(layer4_out_16_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_17_V_read(layer4_out_17_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_18_V_read(layer4_out_18_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_19_V_read(layer4_out_19_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_20_V_read(layer4_out_20_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_21_V_read(layer4_out_21_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_22_V_read(layer4_out_22_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_23_V_read(layer4_out_23_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_24_V_read(layer4_out_24_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_25_V_read(layer4_out_25_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_26_V_read(layer4_out_26_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_27_V_read(layer4_out_27_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_28_V_read(layer4_out_28_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_29_V_read(layer4_out_29_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_30_V_read(layer4_out_30_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->data_31_V_read(layer4_out_31_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_0(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_1(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_2(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_3(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_4(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_5(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_6(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_7(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_8(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_9(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_10(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_11(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_12(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_13(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_14(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0->ap_return_15(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 = new relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s("relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0");
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_clk(ap_clk);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_rst(ap_rst);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_start(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_done(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_continue(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_idle(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_ready(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_0_V_read(layer5_out_0_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_1_V_read(layer5_out_1_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_2_V_read(layer5_out_2_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_3_V_read(layer5_out_3_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_4_V_read(layer5_out_4_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_5_V_read(layer5_out_5_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_6_V_read(layer5_out_6_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_7_V_read(layer5_out_7_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_8_V_read(layer5_out_8_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_9_V_read(layer5_out_9_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_10_V_read(layer5_out_10_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_11_V_read(layer5_out_11_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_12_V_read(layer5_out_12_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_13_V_read(layer5_out_13_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_14_V_read(layer5_out_14_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->data_15_V_read(layer5_out_15_V_dout);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_0(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_1(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_2(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_3(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_4(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_5(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_6(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_7(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_8(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_9(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_10(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_11(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_12(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_13(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_14(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0->ap_return_15(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0 = new dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s("dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0");
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_clk(ap_clk);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_rst(ap_rst);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_start(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_done(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_continue(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_idle(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->ap_ready(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_0_V_read(layer7_out_0_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_1_V_read(layer7_out_1_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_2_V_read(layer7_out_2_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_3_V_read(layer7_out_3_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_4_V_read(layer7_out_4_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_5_V_read(layer7_out_5_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_6_V_read(layer7_out_6_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_7_V_read(layer7_out_7_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_8_V_read(layer7_out_8_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_9_V_read(layer7_out_9_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_10_V_read(layer7_out_10_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_11_V_read(layer7_out_11_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_12_V_read(layer7_out_12_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_13_V_read(layer7_out_13_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_14_V_read(layer7_out_14_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->data_15_V_read(layer7_out_15_V_dout);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_0_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_0_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_1_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_1_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_2_V(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0->res_2_V_ap_vld(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld);
    layer2_out_0_V_U = new fifo_w32_d2_A("layer2_out_0_V_U");
    layer2_out_0_V_U->clk(ap_clk);
    layer2_out_0_V_U->reset(ap_rst);
    layer2_out_0_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_0_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_0_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0);
    layer2_out_0_V_U->if_full_n(layer2_out_0_V_full_n);
    layer2_out_0_V_U->if_write(ap_channel_done_layer2_out_0_V);
    layer2_out_0_V_U->if_dout(layer2_out_0_V_dout);
    layer2_out_0_V_U->if_empty_n(layer2_out_0_V_empty_n);
    layer2_out_0_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_1_V_U = new fifo_w32_d2_A("layer2_out_1_V_U");
    layer2_out_1_V_U->clk(ap_clk);
    layer2_out_1_V_U->reset(ap_rst);
    layer2_out_1_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_1_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_1_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1);
    layer2_out_1_V_U->if_full_n(layer2_out_1_V_full_n);
    layer2_out_1_V_U->if_write(ap_channel_done_layer2_out_1_V);
    layer2_out_1_V_U->if_dout(layer2_out_1_V_dout);
    layer2_out_1_V_U->if_empty_n(layer2_out_1_V_empty_n);
    layer2_out_1_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_2_V_U = new fifo_w32_d2_A("layer2_out_2_V_U");
    layer2_out_2_V_U->clk(ap_clk);
    layer2_out_2_V_U->reset(ap_rst);
    layer2_out_2_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_2_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_2_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2);
    layer2_out_2_V_U->if_full_n(layer2_out_2_V_full_n);
    layer2_out_2_V_U->if_write(ap_channel_done_layer2_out_2_V);
    layer2_out_2_V_U->if_dout(layer2_out_2_V_dout);
    layer2_out_2_V_U->if_empty_n(layer2_out_2_V_empty_n);
    layer2_out_2_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_3_V_U = new fifo_w32_d2_A("layer2_out_3_V_U");
    layer2_out_3_V_U->clk(ap_clk);
    layer2_out_3_V_U->reset(ap_rst);
    layer2_out_3_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_3_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_3_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3);
    layer2_out_3_V_U->if_full_n(layer2_out_3_V_full_n);
    layer2_out_3_V_U->if_write(ap_channel_done_layer2_out_3_V);
    layer2_out_3_V_U->if_dout(layer2_out_3_V_dout);
    layer2_out_3_V_U->if_empty_n(layer2_out_3_V_empty_n);
    layer2_out_3_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_4_V_U = new fifo_w32_d2_A("layer2_out_4_V_U");
    layer2_out_4_V_U->clk(ap_clk);
    layer2_out_4_V_U->reset(ap_rst);
    layer2_out_4_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_4_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_4_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4);
    layer2_out_4_V_U->if_full_n(layer2_out_4_V_full_n);
    layer2_out_4_V_U->if_write(ap_channel_done_layer2_out_4_V);
    layer2_out_4_V_U->if_dout(layer2_out_4_V_dout);
    layer2_out_4_V_U->if_empty_n(layer2_out_4_V_empty_n);
    layer2_out_4_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_5_V_U = new fifo_w32_d2_A("layer2_out_5_V_U");
    layer2_out_5_V_U->clk(ap_clk);
    layer2_out_5_V_U->reset(ap_rst);
    layer2_out_5_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_5_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_5_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5);
    layer2_out_5_V_U->if_full_n(layer2_out_5_V_full_n);
    layer2_out_5_V_U->if_write(ap_channel_done_layer2_out_5_V);
    layer2_out_5_V_U->if_dout(layer2_out_5_V_dout);
    layer2_out_5_V_U->if_empty_n(layer2_out_5_V_empty_n);
    layer2_out_5_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_6_V_U = new fifo_w32_d2_A("layer2_out_6_V_U");
    layer2_out_6_V_U->clk(ap_clk);
    layer2_out_6_V_U->reset(ap_rst);
    layer2_out_6_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_6_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_6_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6);
    layer2_out_6_V_U->if_full_n(layer2_out_6_V_full_n);
    layer2_out_6_V_U->if_write(ap_channel_done_layer2_out_6_V);
    layer2_out_6_V_U->if_dout(layer2_out_6_V_dout);
    layer2_out_6_V_U->if_empty_n(layer2_out_6_V_empty_n);
    layer2_out_6_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_7_V_U = new fifo_w32_d2_A("layer2_out_7_V_U");
    layer2_out_7_V_U->clk(ap_clk);
    layer2_out_7_V_U->reset(ap_rst);
    layer2_out_7_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_7_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_7_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7);
    layer2_out_7_V_U->if_full_n(layer2_out_7_V_full_n);
    layer2_out_7_V_U->if_write(ap_channel_done_layer2_out_7_V);
    layer2_out_7_V_U->if_dout(layer2_out_7_V_dout);
    layer2_out_7_V_U->if_empty_n(layer2_out_7_V_empty_n);
    layer2_out_7_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_8_V_U = new fifo_w32_d2_A("layer2_out_8_V_U");
    layer2_out_8_V_U->clk(ap_clk);
    layer2_out_8_V_U->reset(ap_rst);
    layer2_out_8_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_8_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_8_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8);
    layer2_out_8_V_U->if_full_n(layer2_out_8_V_full_n);
    layer2_out_8_V_U->if_write(ap_channel_done_layer2_out_8_V);
    layer2_out_8_V_U->if_dout(layer2_out_8_V_dout);
    layer2_out_8_V_U->if_empty_n(layer2_out_8_V_empty_n);
    layer2_out_8_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_9_V_U = new fifo_w32_d2_A("layer2_out_9_V_U");
    layer2_out_9_V_U->clk(ap_clk);
    layer2_out_9_V_U->reset(ap_rst);
    layer2_out_9_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_9_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_9_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9);
    layer2_out_9_V_U->if_full_n(layer2_out_9_V_full_n);
    layer2_out_9_V_U->if_write(ap_channel_done_layer2_out_9_V);
    layer2_out_9_V_U->if_dout(layer2_out_9_V_dout);
    layer2_out_9_V_U->if_empty_n(layer2_out_9_V_empty_n);
    layer2_out_9_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_10_V_U = new fifo_w32_d2_A("layer2_out_10_V_U");
    layer2_out_10_V_U->clk(ap_clk);
    layer2_out_10_V_U->reset(ap_rst);
    layer2_out_10_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_10_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_10_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10);
    layer2_out_10_V_U->if_full_n(layer2_out_10_V_full_n);
    layer2_out_10_V_U->if_write(ap_channel_done_layer2_out_10_V);
    layer2_out_10_V_U->if_dout(layer2_out_10_V_dout);
    layer2_out_10_V_U->if_empty_n(layer2_out_10_V_empty_n);
    layer2_out_10_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_11_V_U = new fifo_w32_d2_A("layer2_out_11_V_U");
    layer2_out_11_V_U->clk(ap_clk);
    layer2_out_11_V_U->reset(ap_rst);
    layer2_out_11_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_11_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_11_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11);
    layer2_out_11_V_U->if_full_n(layer2_out_11_V_full_n);
    layer2_out_11_V_U->if_write(ap_channel_done_layer2_out_11_V);
    layer2_out_11_V_U->if_dout(layer2_out_11_V_dout);
    layer2_out_11_V_U->if_empty_n(layer2_out_11_V_empty_n);
    layer2_out_11_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_12_V_U = new fifo_w32_d2_A("layer2_out_12_V_U");
    layer2_out_12_V_U->clk(ap_clk);
    layer2_out_12_V_U->reset(ap_rst);
    layer2_out_12_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_12_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_12_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12);
    layer2_out_12_V_U->if_full_n(layer2_out_12_V_full_n);
    layer2_out_12_V_U->if_write(ap_channel_done_layer2_out_12_V);
    layer2_out_12_V_U->if_dout(layer2_out_12_V_dout);
    layer2_out_12_V_U->if_empty_n(layer2_out_12_V_empty_n);
    layer2_out_12_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_13_V_U = new fifo_w32_d2_A("layer2_out_13_V_U");
    layer2_out_13_V_U->clk(ap_clk);
    layer2_out_13_V_U->reset(ap_rst);
    layer2_out_13_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_13_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_13_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13);
    layer2_out_13_V_U->if_full_n(layer2_out_13_V_full_n);
    layer2_out_13_V_U->if_write(ap_channel_done_layer2_out_13_V);
    layer2_out_13_V_U->if_dout(layer2_out_13_V_dout);
    layer2_out_13_V_U->if_empty_n(layer2_out_13_V_empty_n);
    layer2_out_13_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_14_V_U = new fifo_w32_d2_A("layer2_out_14_V_U");
    layer2_out_14_V_U->clk(ap_clk);
    layer2_out_14_V_U->reset(ap_rst);
    layer2_out_14_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_14_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_14_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14);
    layer2_out_14_V_U->if_full_n(layer2_out_14_V_full_n);
    layer2_out_14_V_U->if_write(ap_channel_done_layer2_out_14_V);
    layer2_out_14_V_U->if_dout(layer2_out_14_V_dout);
    layer2_out_14_V_U->if_empty_n(layer2_out_14_V_empty_n);
    layer2_out_14_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_15_V_U = new fifo_w32_d2_A("layer2_out_15_V_U");
    layer2_out_15_V_U->clk(ap_clk);
    layer2_out_15_V_U->reset(ap_rst);
    layer2_out_15_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_15_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_15_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15);
    layer2_out_15_V_U->if_full_n(layer2_out_15_V_full_n);
    layer2_out_15_V_U->if_write(ap_channel_done_layer2_out_15_V);
    layer2_out_15_V_U->if_dout(layer2_out_15_V_dout);
    layer2_out_15_V_U->if_empty_n(layer2_out_15_V_empty_n);
    layer2_out_15_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_16_V_U = new fifo_w32_d2_A("layer2_out_16_V_U");
    layer2_out_16_V_U->clk(ap_clk);
    layer2_out_16_V_U->reset(ap_rst);
    layer2_out_16_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_16_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_16_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16);
    layer2_out_16_V_U->if_full_n(layer2_out_16_V_full_n);
    layer2_out_16_V_U->if_write(ap_channel_done_layer2_out_16_V);
    layer2_out_16_V_U->if_dout(layer2_out_16_V_dout);
    layer2_out_16_V_U->if_empty_n(layer2_out_16_V_empty_n);
    layer2_out_16_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_17_V_U = new fifo_w32_d2_A("layer2_out_17_V_U");
    layer2_out_17_V_U->clk(ap_clk);
    layer2_out_17_V_U->reset(ap_rst);
    layer2_out_17_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_17_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_17_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17);
    layer2_out_17_V_U->if_full_n(layer2_out_17_V_full_n);
    layer2_out_17_V_U->if_write(ap_channel_done_layer2_out_17_V);
    layer2_out_17_V_U->if_dout(layer2_out_17_V_dout);
    layer2_out_17_V_U->if_empty_n(layer2_out_17_V_empty_n);
    layer2_out_17_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_18_V_U = new fifo_w32_d2_A("layer2_out_18_V_U");
    layer2_out_18_V_U->clk(ap_clk);
    layer2_out_18_V_U->reset(ap_rst);
    layer2_out_18_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_18_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_18_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18);
    layer2_out_18_V_U->if_full_n(layer2_out_18_V_full_n);
    layer2_out_18_V_U->if_write(ap_channel_done_layer2_out_18_V);
    layer2_out_18_V_U->if_dout(layer2_out_18_V_dout);
    layer2_out_18_V_U->if_empty_n(layer2_out_18_V_empty_n);
    layer2_out_18_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_19_V_U = new fifo_w32_d2_A("layer2_out_19_V_U");
    layer2_out_19_V_U->clk(ap_clk);
    layer2_out_19_V_U->reset(ap_rst);
    layer2_out_19_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_19_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_19_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19);
    layer2_out_19_V_U->if_full_n(layer2_out_19_V_full_n);
    layer2_out_19_V_U->if_write(ap_channel_done_layer2_out_19_V);
    layer2_out_19_V_U->if_dout(layer2_out_19_V_dout);
    layer2_out_19_V_U->if_empty_n(layer2_out_19_V_empty_n);
    layer2_out_19_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_20_V_U = new fifo_w32_d2_A("layer2_out_20_V_U");
    layer2_out_20_V_U->clk(ap_clk);
    layer2_out_20_V_U->reset(ap_rst);
    layer2_out_20_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_20_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_20_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20);
    layer2_out_20_V_U->if_full_n(layer2_out_20_V_full_n);
    layer2_out_20_V_U->if_write(ap_channel_done_layer2_out_20_V);
    layer2_out_20_V_U->if_dout(layer2_out_20_V_dout);
    layer2_out_20_V_U->if_empty_n(layer2_out_20_V_empty_n);
    layer2_out_20_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_21_V_U = new fifo_w32_d2_A("layer2_out_21_V_U");
    layer2_out_21_V_U->clk(ap_clk);
    layer2_out_21_V_U->reset(ap_rst);
    layer2_out_21_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_21_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_21_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21);
    layer2_out_21_V_U->if_full_n(layer2_out_21_V_full_n);
    layer2_out_21_V_U->if_write(ap_channel_done_layer2_out_21_V);
    layer2_out_21_V_U->if_dout(layer2_out_21_V_dout);
    layer2_out_21_V_U->if_empty_n(layer2_out_21_V_empty_n);
    layer2_out_21_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_22_V_U = new fifo_w32_d2_A("layer2_out_22_V_U");
    layer2_out_22_V_U->clk(ap_clk);
    layer2_out_22_V_U->reset(ap_rst);
    layer2_out_22_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_22_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_22_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22);
    layer2_out_22_V_U->if_full_n(layer2_out_22_V_full_n);
    layer2_out_22_V_U->if_write(ap_channel_done_layer2_out_22_V);
    layer2_out_22_V_U->if_dout(layer2_out_22_V_dout);
    layer2_out_22_V_U->if_empty_n(layer2_out_22_V_empty_n);
    layer2_out_22_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_23_V_U = new fifo_w32_d2_A("layer2_out_23_V_U");
    layer2_out_23_V_U->clk(ap_clk);
    layer2_out_23_V_U->reset(ap_rst);
    layer2_out_23_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_23_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_23_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23);
    layer2_out_23_V_U->if_full_n(layer2_out_23_V_full_n);
    layer2_out_23_V_U->if_write(ap_channel_done_layer2_out_23_V);
    layer2_out_23_V_U->if_dout(layer2_out_23_V_dout);
    layer2_out_23_V_U->if_empty_n(layer2_out_23_V_empty_n);
    layer2_out_23_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_24_V_U = new fifo_w32_d2_A("layer2_out_24_V_U");
    layer2_out_24_V_U->clk(ap_clk);
    layer2_out_24_V_U->reset(ap_rst);
    layer2_out_24_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_24_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_24_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24);
    layer2_out_24_V_U->if_full_n(layer2_out_24_V_full_n);
    layer2_out_24_V_U->if_write(ap_channel_done_layer2_out_24_V);
    layer2_out_24_V_U->if_dout(layer2_out_24_V_dout);
    layer2_out_24_V_U->if_empty_n(layer2_out_24_V_empty_n);
    layer2_out_24_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_25_V_U = new fifo_w32_d2_A("layer2_out_25_V_U");
    layer2_out_25_V_U->clk(ap_clk);
    layer2_out_25_V_U->reset(ap_rst);
    layer2_out_25_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_25_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_25_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25);
    layer2_out_25_V_U->if_full_n(layer2_out_25_V_full_n);
    layer2_out_25_V_U->if_write(ap_channel_done_layer2_out_25_V);
    layer2_out_25_V_U->if_dout(layer2_out_25_V_dout);
    layer2_out_25_V_U->if_empty_n(layer2_out_25_V_empty_n);
    layer2_out_25_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_26_V_U = new fifo_w32_d2_A("layer2_out_26_V_U");
    layer2_out_26_V_U->clk(ap_clk);
    layer2_out_26_V_U->reset(ap_rst);
    layer2_out_26_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_26_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_26_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26);
    layer2_out_26_V_U->if_full_n(layer2_out_26_V_full_n);
    layer2_out_26_V_U->if_write(ap_channel_done_layer2_out_26_V);
    layer2_out_26_V_U->if_dout(layer2_out_26_V_dout);
    layer2_out_26_V_U->if_empty_n(layer2_out_26_V_empty_n);
    layer2_out_26_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_27_V_U = new fifo_w32_d2_A("layer2_out_27_V_U");
    layer2_out_27_V_U->clk(ap_clk);
    layer2_out_27_V_U->reset(ap_rst);
    layer2_out_27_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_27_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_27_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27);
    layer2_out_27_V_U->if_full_n(layer2_out_27_V_full_n);
    layer2_out_27_V_U->if_write(ap_channel_done_layer2_out_27_V);
    layer2_out_27_V_U->if_dout(layer2_out_27_V_dout);
    layer2_out_27_V_U->if_empty_n(layer2_out_27_V_empty_n);
    layer2_out_27_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_28_V_U = new fifo_w32_d2_A("layer2_out_28_V_U");
    layer2_out_28_V_U->clk(ap_clk);
    layer2_out_28_V_U->reset(ap_rst);
    layer2_out_28_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_28_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_28_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28);
    layer2_out_28_V_U->if_full_n(layer2_out_28_V_full_n);
    layer2_out_28_V_U->if_write(ap_channel_done_layer2_out_28_V);
    layer2_out_28_V_U->if_dout(layer2_out_28_V_dout);
    layer2_out_28_V_U->if_empty_n(layer2_out_28_V_empty_n);
    layer2_out_28_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_29_V_U = new fifo_w32_d2_A("layer2_out_29_V_U");
    layer2_out_29_V_U->clk(ap_clk);
    layer2_out_29_V_U->reset(ap_rst);
    layer2_out_29_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_29_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_29_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29);
    layer2_out_29_V_U->if_full_n(layer2_out_29_V_full_n);
    layer2_out_29_V_U->if_write(ap_channel_done_layer2_out_29_V);
    layer2_out_29_V_U->if_dout(layer2_out_29_V_dout);
    layer2_out_29_V_U->if_empty_n(layer2_out_29_V_empty_n);
    layer2_out_29_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_30_V_U = new fifo_w32_d2_A("layer2_out_30_V_U");
    layer2_out_30_V_U->clk(ap_clk);
    layer2_out_30_V_U->reset(ap_rst);
    layer2_out_30_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_30_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_30_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30);
    layer2_out_30_V_U->if_full_n(layer2_out_30_V_full_n);
    layer2_out_30_V_U->if_write(ap_channel_done_layer2_out_30_V);
    layer2_out_30_V_U->if_dout(layer2_out_30_V_dout);
    layer2_out_30_V_U->if_empty_n(layer2_out_30_V_empty_n);
    layer2_out_30_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer2_out_31_V_U = new fifo_w32_d2_A("layer2_out_31_V_U");
    layer2_out_31_V_U->clk(ap_clk);
    layer2_out_31_V_U->reset(ap_rst);
    layer2_out_31_V_U->if_read_ce(ap_var_for_const0);
    layer2_out_31_V_U->if_write_ce(ap_var_for_const0);
    layer2_out_31_V_U->if_din(dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31);
    layer2_out_31_V_U->if_full_n(layer2_out_31_V_full_n);
    layer2_out_31_V_U->if_write(ap_channel_done_layer2_out_31_V);
    layer2_out_31_V_U->if_dout(layer2_out_31_V_dout);
    layer2_out_31_V_U->if_empty_n(layer2_out_31_V_empty_n);
    layer2_out_31_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);
    layer4_out_0_V_U = new fifo_w31_d2_A("layer4_out_0_V_U");
    layer4_out_0_V_U->clk(ap_clk);
    layer4_out_0_V_U->reset(ap_rst);
    layer4_out_0_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_0_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_0_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0);
    layer4_out_0_V_U->if_full_n(layer4_out_0_V_full_n);
    layer4_out_0_V_U->if_write(ap_channel_done_layer4_out_0_V);
    layer4_out_0_V_U->if_dout(layer4_out_0_V_dout);
    layer4_out_0_V_U->if_empty_n(layer4_out_0_V_empty_n);
    layer4_out_0_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_1_V_U = new fifo_w31_d2_A("layer4_out_1_V_U");
    layer4_out_1_V_U->clk(ap_clk);
    layer4_out_1_V_U->reset(ap_rst);
    layer4_out_1_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_1_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_1_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1);
    layer4_out_1_V_U->if_full_n(layer4_out_1_V_full_n);
    layer4_out_1_V_U->if_write(ap_channel_done_layer4_out_1_V);
    layer4_out_1_V_U->if_dout(layer4_out_1_V_dout);
    layer4_out_1_V_U->if_empty_n(layer4_out_1_V_empty_n);
    layer4_out_1_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_2_V_U = new fifo_w31_d2_A("layer4_out_2_V_U");
    layer4_out_2_V_U->clk(ap_clk);
    layer4_out_2_V_U->reset(ap_rst);
    layer4_out_2_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_2_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_2_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2);
    layer4_out_2_V_U->if_full_n(layer4_out_2_V_full_n);
    layer4_out_2_V_U->if_write(ap_channel_done_layer4_out_2_V);
    layer4_out_2_V_U->if_dout(layer4_out_2_V_dout);
    layer4_out_2_V_U->if_empty_n(layer4_out_2_V_empty_n);
    layer4_out_2_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_3_V_U = new fifo_w31_d2_A("layer4_out_3_V_U");
    layer4_out_3_V_U->clk(ap_clk);
    layer4_out_3_V_U->reset(ap_rst);
    layer4_out_3_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_3_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_3_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3);
    layer4_out_3_V_U->if_full_n(layer4_out_3_V_full_n);
    layer4_out_3_V_U->if_write(ap_channel_done_layer4_out_3_V);
    layer4_out_3_V_U->if_dout(layer4_out_3_V_dout);
    layer4_out_3_V_U->if_empty_n(layer4_out_3_V_empty_n);
    layer4_out_3_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_4_V_U = new fifo_w31_d2_A("layer4_out_4_V_U");
    layer4_out_4_V_U->clk(ap_clk);
    layer4_out_4_V_U->reset(ap_rst);
    layer4_out_4_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_4_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_4_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4);
    layer4_out_4_V_U->if_full_n(layer4_out_4_V_full_n);
    layer4_out_4_V_U->if_write(ap_channel_done_layer4_out_4_V);
    layer4_out_4_V_U->if_dout(layer4_out_4_V_dout);
    layer4_out_4_V_U->if_empty_n(layer4_out_4_V_empty_n);
    layer4_out_4_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_5_V_U = new fifo_w31_d2_A("layer4_out_5_V_U");
    layer4_out_5_V_U->clk(ap_clk);
    layer4_out_5_V_U->reset(ap_rst);
    layer4_out_5_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_5_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_5_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5);
    layer4_out_5_V_U->if_full_n(layer4_out_5_V_full_n);
    layer4_out_5_V_U->if_write(ap_channel_done_layer4_out_5_V);
    layer4_out_5_V_U->if_dout(layer4_out_5_V_dout);
    layer4_out_5_V_U->if_empty_n(layer4_out_5_V_empty_n);
    layer4_out_5_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_6_V_U = new fifo_w31_d2_A("layer4_out_6_V_U");
    layer4_out_6_V_U->clk(ap_clk);
    layer4_out_6_V_U->reset(ap_rst);
    layer4_out_6_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_6_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_6_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6);
    layer4_out_6_V_U->if_full_n(layer4_out_6_V_full_n);
    layer4_out_6_V_U->if_write(ap_channel_done_layer4_out_6_V);
    layer4_out_6_V_U->if_dout(layer4_out_6_V_dout);
    layer4_out_6_V_U->if_empty_n(layer4_out_6_V_empty_n);
    layer4_out_6_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_7_V_U = new fifo_w31_d2_A("layer4_out_7_V_U");
    layer4_out_7_V_U->clk(ap_clk);
    layer4_out_7_V_U->reset(ap_rst);
    layer4_out_7_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_7_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_7_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7);
    layer4_out_7_V_U->if_full_n(layer4_out_7_V_full_n);
    layer4_out_7_V_U->if_write(ap_channel_done_layer4_out_7_V);
    layer4_out_7_V_U->if_dout(layer4_out_7_V_dout);
    layer4_out_7_V_U->if_empty_n(layer4_out_7_V_empty_n);
    layer4_out_7_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_8_V_U = new fifo_w31_d2_A("layer4_out_8_V_U");
    layer4_out_8_V_U->clk(ap_clk);
    layer4_out_8_V_U->reset(ap_rst);
    layer4_out_8_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_8_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_8_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8);
    layer4_out_8_V_U->if_full_n(layer4_out_8_V_full_n);
    layer4_out_8_V_U->if_write(ap_channel_done_layer4_out_8_V);
    layer4_out_8_V_U->if_dout(layer4_out_8_V_dout);
    layer4_out_8_V_U->if_empty_n(layer4_out_8_V_empty_n);
    layer4_out_8_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_9_V_U = new fifo_w31_d2_A("layer4_out_9_V_U");
    layer4_out_9_V_U->clk(ap_clk);
    layer4_out_9_V_U->reset(ap_rst);
    layer4_out_9_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_9_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_9_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9);
    layer4_out_9_V_U->if_full_n(layer4_out_9_V_full_n);
    layer4_out_9_V_U->if_write(ap_channel_done_layer4_out_9_V);
    layer4_out_9_V_U->if_dout(layer4_out_9_V_dout);
    layer4_out_9_V_U->if_empty_n(layer4_out_9_V_empty_n);
    layer4_out_9_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_10_V_U = new fifo_w31_d2_A("layer4_out_10_V_U");
    layer4_out_10_V_U->clk(ap_clk);
    layer4_out_10_V_U->reset(ap_rst);
    layer4_out_10_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_10_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_10_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10);
    layer4_out_10_V_U->if_full_n(layer4_out_10_V_full_n);
    layer4_out_10_V_U->if_write(ap_channel_done_layer4_out_10_V);
    layer4_out_10_V_U->if_dout(layer4_out_10_V_dout);
    layer4_out_10_V_U->if_empty_n(layer4_out_10_V_empty_n);
    layer4_out_10_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_11_V_U = new fifo_w31_d2_A("layer4_out_11_V_U");
    layer4_out_11_V_U->clk(ap_clk);
    layer4_out_11_V_U->reset(ap_rst);
    layer4_out_11_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_11_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_11_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11);
    layer4_out_11_V_U->if_full_n(layer4_out_11_V_full_n);
    layer4_out_11_V_U->if_write(ap_channel_done_layer4_out_11_V);
    layer4_out_11_V_U->if_dout(layer4_out_11_V_dout);
    layer4_out_11_V_U->if_empty_n(layer4_out_11_V_empty_n);
    layer4_out_11_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_12_V_U = new fifo_w31_d2_A("layer4_out_12_V_U");
    layer4_out_12_V_U->clk(ap_clk);
    layer4_out_12_V_U->reset(ap_rst);
    layer4_out_12_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_12_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_12_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12);
    layer4_out_12_V_U->if_full_n(layer4_out_12_V_full_n);
    layer4_out_12_V_U->if_write(ap_channel_done_layer4_out_12_V);
    layer4_out_12_V_U->if_dout(layer4_out_12_V_dout);
    layer4_out_12_V_U->if_empty_n(layer4_out_12_V_empty_n);
    layer4_out_12_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_13_V_U = new fifo_w31_d2_A("layer4_out_13_V_U");
    layer4_out_13_V_U->clk(ap_clk);
    layer4_out_13_V_U->reset(ap_rst);
    layer4_out_13_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_13_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_13_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13);
    layer4_out_13_V_U->if_full_n(layer4_out_13_V_full_n);
    layer4_out_13_V_U->if_write(ap_channel_done_layer4_out_13_V);
    layer4_out_13_V_U->if_dout(layer4_out_13_V_dout);
    layer4_out_13_V_U->if_empty_n(layer4_out_13_V_empty_n);
    layer4_out_13_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_14_V_U = new fifo_w31_d2_A("layer4_out_14_V_U");
    layer4_out_14_V_U->clk(ap_clk);
    layer4_out_14_V_U->reset(ap_rst);
    layer4_out_14_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_14_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_14_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14);
    layer4_out_14_V_U->if_full_n(layer4_out_14_V_full_n);
    layer4_out_14_V_U->if_write(ap_channel_done_layer4_out_14_V);
    layer4_out_14_V_U->if_dout(layer4_out_14_V_dout);
    layer4_out_14_V_U->if_empty_n(layer4_out_14_V_empty_n);
    layer4_out_14_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_15_V_U = new fifo_w31_d2_A("layer4_out_15_V_U");
    layer4_out_15_V_U->clk(ap_clk);
    layer4_out_15_V_U->reset(ap_rst);
    layer4_out_15_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_15_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_15_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15);
    layer4_out_15_V_U->if_full_n(layer4_out_15_V_full_n);
    layer4_out_15_V_U->if_write(ap_channel_done_layer4_out_15_V);
    layer4_out_15_V_U->if_dout(layer4_out_15_V_dout);
    layer4_out_15_V_U->if_empty_n(layer4_out_15_V_empty_n);
    layer4_out_15_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_16_V_U = new fifo_w31_d2_A("layer4_out_16_V_U");
    layer4_out_16_V_U->clk(ap_clk);
    layer4_out_16_V_U->reset(ap_rst);
    layer4_out_16_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_16_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_16_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16);
    layer4_out_16_V_U->if_full_n(layer4_out_16_V_full_n);
    layer4_out_16_V_U->if_write(ap_channel_done_layer4_out_16_V);
    layer4_out_16_V_U->if_dout(layer4_out_16_V_dout);
    layer4_out_16_V_U->if_empty_n(layer4_out_16_V_empty_n);
    layer4_out_16_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_17_V_U = new fifo_w31_d2_A("layer4_out_17_V_U");
    layer4_out_17_V_U->clk(ap_clk);
    layer4_out_17_V_U->reset(ap_rst);
    layer4_out_17_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_17_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_17_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17);
    layer4_out_17_V_U->if_full_n(layer4_out_17_V_full_n);
    layer4_out_17_V_U->if_write(ap_channel_done_layer4_out_17_V);
    layer4_out_17_V_U->if_dout(layer4_out_17_V_dout);
    layer4_out_17_V_U->if_empty_n(layer4_out_17_V_empty_n);
    layer4_out_17_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_18_V_U = new fifo_w31_d2_A("layer4_out_18_V_U");
    layer4_out_18_V_U->clk(ap_clk);
    layer4_out_18_V_U->reset(ap_rst);
    layer4_out_18_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_18_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_18_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18);
    layer4_out_18_V_U->if_full_n(layer4_out_18_V_full_n);
    layer4_out_18_V_U->if_write(ap_channel_done_layer4_out_18_V);
    layer4_out_18_V_U->if_dout(layer4_out_18_V_dout);
    layer4_out_18_V_U->if_empty_n(layer4_out_18_V_empty_n);
    layer4_out_18_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_19_V_U = new fifo_w31_d2_A("layer4_out_19_V_U");
    layer4_out_19_V_U->clk(ap_clk);
    layer4_out_19_V_U->reset(ap_rst);
    layer4_out_19_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_19_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_19_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19);
    layer4_out_19_V_U->if_full_n(layer4_out_19_V_full_n);
    layer4_out_19_V_U->if_write(ap_channel_done_layer4_out_19_V);
    layer4_out_19_V_U->if_dout(layer4_out_19_V_dout);
    layer4_out_19_V_U->if_empty_n(layer4_out_19_V_empty_n);
    layer4_out_19_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_20_V_U = new fifo_w31_d2_A("layer4_out_20_V_U");
    layer4_out_20_V_U->clk(ap_clk);
    layer4_out_20_V_U->reset(ap_rst);
    layer4_out_20_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_20_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_20_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20);
    layer4_out_20_V_U->if_full_n(layer4_out_20_V_full_n);
    layer4_out_20_V_U->if_write(ap_channel_done_layer4_out_20_V);
    layer4_out_20_V_U->if_dout(layer4_out_20_V_dout);
    layer4_out_20_V_U->if_empty_n(layer4_out_20_V_empty_n);
    layer4_out_20_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_21_V_U = new fifo_w31_d2_A("layer4_out_21_V_U");
    layer4_out_21_V_U->clk(ap_clk);
    layer4_out_21_V_U->reset(ap_rst);
    layer4_out_21_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_21_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_21_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21);
    layer4_out_21_V_U->if_full_n(layer4_out_21_V_full_n);
    layer4_out_21_V_U->if_write(ap_channel_done_layer4_out_21_V);
    layer4_out_21_V_U->if_dout(layer4_out_21_V_dout);
    layer4_out_21_V_U->if_empty_n(layer4_out_21_V_empty_n);
    layer4_out_21_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_22_V_U = new fifo_w31_d2_A("layer4_out_22_V_U");
    layer4_out_22_V_U->clk(ap_clk);
    layer4_out_22_V_U->reset(ap_rst);
    layer4_out_22_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_22_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_22_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22);
    layer4_out_22_V_U->if_full_n(layer4_out_22_V_full_n);
    layer4_out_22_V_U->if_write(ap_channel_done_layer4_out_22_V);
    layer4_out_22_V_U->if_dout(layer4_out_22_V_dout);
    layer4_out_22_V_U->if_empty_n(layer4_out_22_V_empty_n);
    layer4_out_22_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_23_V_U = new fifo_w31_d2_A("layer4_out_23_V_U");
    layer4_out_23_V_U->clk(ap_clk);
    layer4_out_23_V_U->reset(ap_rst);
    layer4_out_23_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_23_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_23_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23);
    layer4_out_23_V_U->if_full_n(layer4_out_23_V_full_n);
    layer4_out_23_V_U->if_write(ap_channel_done_layer4_out_23_V);
    layer4_out_23_V_U->if_dout(layer4_out_23_V_dout);
    layer4_out_23_V_U->if_empty_n(layer4_out_23_V_empty_n);
    layer4_out_23_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_24_V_U = new fifo_w31_d2_A("layer4_out_24_V_U");
    layer4_out_24_V_U->clk(ap_clk);
    layer4_out_24_V_U->reset(ap_rst);
    layer4_out_24_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_24_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_24_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24);
    layer4_out_24_V_U->if_full_n(layer4_out_24_V_full_n);
    layer4_out_24_V_U->if_write(ap_channel_done_layer4_out_24_V);
    layer4_out_24_V_U->if_dout(layer4_out_24_V_dout);
    layer4_out_24_V_U->if_empty_n(layer4_out_24_V_empty_n);
    layer4_out_24_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_25_V_U = new fifo_w31_d2_A("layer4_out_25_V_U");
    layer4_out_25_V_U->clk(ap_clk);
    layer4_out_25_V_U->reset(ap_rst);
    layer4_out_25_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_25_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_25_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25);
    layer4_out_25_V_U->if_full_n(layer4_out_25_V_full_n);
    layer4_out_25_V_U->if_write(ap_channel_done_layer4_out_25_V);
    layer4_out_25_V_U->if_dout(layer4_out_25_V_dout);
    layer4_out_25_V_U->if_empty_n(layer4_out_25_V_empty_n);
    layer4_out_25_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_26_V_U = new fifo_w31_d2_A("layer4_out_26_V_U");
    layer4_out_26_V_U->clk(ap_clk);
    layer4_out_26_V_U->reset(ap_rst);
    layer4_out_26_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_26_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_26_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26);
    layer4_out_26_V_U->if_full_n(layer4_out_26_V_full_n);
    layer4_out_26_V_U->if_write(ap_channel_done_layer4_out_26_V);
    layer4_out_26_V_U->if_dout(layer4_out_26_V_dout);
    layer4_out_26_V_U->if_empty_n(layer4_out_26_V_empty_n);
    layer4_out_26_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_27_V_U = new fifo_w31_d2_A("layer4_out_27_V_U");
    layer4_out_27_V_U->clk(ap_clk);
    layer4_out_27_V_U->reset(ap_rst);
    layer4_out_27_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_27_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_27_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27);
    layer4_out_27_V_U->if_full_n(layer4_out_27_V_full_n);
    layer4_out_27_V_U->if_write(ap_channel_done_layer4_out_27_V);
    layer4_out_27_V_U->if_dout(layer4_out_27_V_dout);
    layer4_out_27_V_U->if_empty_n(layer4_out_27_V_empty_n);
    layer4_out_27_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_28_V_U = new fifo_w31_d2_A("layer4_out_28_V_U");
    layer4_out_28_V_U->clk(ap_clk);
    layer4_out_28_V_U->reset(ap_rst);
    layer4_out_28_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_28_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_28_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28);
    layer4_out_28_V_U->if_full_n(layer4_out_28_V_full_n);
    layer4_out_28_V_U->if_write(ap_channel_done_layer4_out_28_V);
    layer4_out_28_V_U->if_dout(layer4_out_28_V_dout);
    layer4_out_28_V_U->if_empty_n(layer4_out_28_V_empty_n);
    layer4_out_28_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_29_V_U = new fifo_w31_d2_A("layer4_out_29_V_U");
    layer4_out_29_V_U->clk(ap_clk);
    layer4_out_29_V_U->reset(ap_rst);
    layer4_out_29_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_29_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_29_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29);
    layer4_out_29_V_U->if_full_n(layer4_out_29_V_full_n);
    layer4_out_29_V_U->if_write(ap_channel_done_layer4_out_29_V);
    layer4_out_29_V_U->if_dout(layer4_out_29_V_dout);
    layer4_out_29_V_U->if_empty_n(layer4_out_29_V_empty_n);
    layer4_out_29_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_30_V_U = new fifo_w31_d2_A("layer4_out_30_V_U");
    layer4_out_30_V_U->clk(ap_clk);
    layer4_out_30_V_U->reset(ap_rst);
    layer4_out_30_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_30_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_30_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30);
    layer4_out_30_V_U->if_full_n(layer4_out_30_V_full_n);
    layer4_out_30_V_U->if_write(ap_channel_done_layer4_out_30_V);
    layer4_out_30_V_U->if_dout(layer4_out_30_V_dout);
    layer4_out_30_V_U->if_empty_n(layer4_out_30_V_empty_n);
    layer4_out_30_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer4_out_31_V_U = new fifo_w31_d2_A("layer4_out_31_V_U");
    layer4_out_31_V_U->clk(ap_clk);
    layer4_out_31_V_U->reset(ap_rst);
    layer4_out_31_V_U->if_read_ce(ap_var_for_const0);
    layer4_out_31_V_U->if_write_ce(ap_var_for_const0);
    layer4_out_31_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31);
    layer4_out_31_V_U->if_full_n(layer4_out_31_V_full_n);
    layer4_out_31_V_U->if_write(ap_channel_done_layer4_out_31_V);
    layer4_out_31_V_U->if_dout(layer4_out_31_V_dout);
    layer4_out_31_V_U->if_empty_n(layer4_out_31_V_empty_n);
    layer4_out_31_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);
    layer5_out_0_V_U = new fifo_w32_d2_A("layer5_out_0_V_U");
    layer5_out_0_V_U->clk(ap_clk);
    layer5_out_0_V_U->reset(ap_rst);
    layer5_out_0_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_0_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_0_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0);
    layer5_out_0_V_U->if_full_n(layer5_out_0_V_full_n);
    layer5_out_0_V_U->if_write(ap_channel_done_layer5_out_0_V);
    layer5_out_0_V_U->if_dout(layer5_out_0_V_dout);
    layer5_out_0_V_U->if_empty_n(layer5_out_0_V_empty_n);
    layer5_out_0_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_1_V_U = new fifo_w32_d2_A("layer5_out_1_V_U");
    layer5_out_1_V_U->clk(ap_clk);
    layer5_out_1_V_U->reset(ap_rst);
    layer5_out_1_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_1_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_1_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1);
    layer5_out_1_V_U->if_full_n(layer5_out_1_V_full_n);
    layer5_out_1_V_U->if_write(ap_channel_done_layer5_out_1_V);
    layer5_out_1_V_U->if_dout(layer5_out_1_V_dout);
    layer5_out_1_V_U->if_empty_n(layer5_out_1_V_empty_n);
    layer5_out_1_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_2_V_U = new fifo_w32_d2_A("layer5_out_2_V_U");
    layer5_out_2_V_U->clk(ap_clk);
    layer5_out_2_V_U->reset(ap_rst);
    layer5_out_2_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_2_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_2_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2);
    layer5_out_2_V_U->if_full_n(layer5_out_2_V_full_n);
    layer5_out_2_V_U->if_write(ap_channel_done_layer5_out_2_V);
    layer5_out_2_V_U->if_dout(layer5_out_2_V_dout);
    layer5_out_2_V_U->if_empty_n(layer5_out_2_V_empty_n);
    layer5_out_2_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_3_V_U = new fifo_w32_d2_A("layer5_out_3_V_U");
    layer5_out_3_V_U->clk(ap_clk);
    layer5_out_3_V_U->reset(ap_rst);
    layer5_out_3_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_3_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_3_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3);
    layer5_out_3_V_U->if_full_n(layer5_out_3_V_full_n);
    layer5_out_3_V_U->if_write(ap_channel_done_layer5_out_3_V);
    layer5_out_3_V_U->if_dout(layer5_out_3_V_dout);
    layer5_out_3_V_U->if_empty_n(layer5_out_3_V_empty_n);
    layer5_out_3_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_4_V_U = new fifo_w32_d2_A("layer5_out_4_V_U");
    layer5_out_4_V_U->clk(ap_clk);
    layer5_out_4_V_U->reset(ap_rst);
    layer5_out_4_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_4_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_4_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4);
    layer5_out_4_V_U->if_full_n(layer5_out_4_V_full_n);
    layer5_out_4_V_U->if_write(ap_channel_done_layer5_out_4_V);
    layer5_out_4_V_U->if_dout(layer5_out_4_V_dout);
    layer5_out_4_V_U->if_empty_n(layer5_out_4_V_empty_n);
    layer5_out_4_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_5_V_U = new fifo_w32_d2_A("layer5_out_5_V_U");
    layer5_out_5_V_U->clk(ap_clk);
    layer5_out_5_V_U->reset(ap_rst);
    layer5_out_5_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_5_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_5_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5);
    layer5_out_5_V_U->if_full_n(layer5_out_5_V_full_n);
    layer5_out_5_V_U->if_write(ap_channel_done_layer5_out_5_V);
    layer5_out_5_V_U->if_dout(layer5_out_5_V_dout);
    layer5_out_5_V_U->if_empty_n(layer5_out_5_V_empty_n);
    layer5_out_5_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_6_V_U = new fifo_w32_d2_A("layer5_out_6_V_U");
    layer5_out_6_V_U->clk(ap_clk);
    layer5_out_6_V_U->reset(ap_rst);
    layer5_out_6_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_6_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_6_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6);
    layer5_out_6_V_U->if_full_n(layer5_out_6_V_full_n);
    layer5_out_6_V_U->if_write(ap_channel_done_layer5_out_6_V);
    layer5_out_6_V_U->if_dout(layer5_out_6_V_dout);
    layer5_out_6_V_U->if_empty_n(layer5_out_6_V_empty_n);
    layer5_out_6_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_7_V_U = new fifo_w32_d2_A("layer5_out_7_V_U");
    layer5_out_7_V_U->clk(ap_clk);
    layer5_out_7_V_U->reset(ap_rst);
    layer5_out_7_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_7_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_7_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7);
    layer5_out_7_V_U->if_full_n(layer5_out_7_V_full_n);
    layer5_out_7_V_U->if_write(ap_channel_done_layer5_out_7_V);
    layer5_out_7_V_U->if_dout(layer5_out_7_V_dout);
    layer5_out_7_V_U->if_empty_n(layer5_out_7_V_empty_n);
    layer5_out_7_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_8_V_U = new fifo_w32_d2_A("layer5_out_8_V_U");
    layer5_out_8_V_U->clk(ap_clk);
    layer5_out_8_V_U->reset(ap_rst);
    layer5_out_8_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_8_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_8_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8);
    layer5_out_8_V_U->if_full_n(layer5_out_8_V_full_n);
    layer5_out_8_V_U->if_write(ap_channel_done_layer5_out_8_V);
    layer5_out_8_V_U->if_dout(layer5_out_8_V_dout);
    layer5_out_8_V_U->if_empty_n(layer5_out_8_V_empty_n);
    layer5_out_8_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_9_V_U = new fifo_w32_d2_A("layer5_out_9_V_U");
    layer5_out_9_V_U->clk(ap_clk);
    layer5_out_9_V_U->reset(ap_rst);
    layer5_out_9_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_9_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_9_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9);
    layer5_out_9_V_U->if_full_n(layer5_out_9_V_full_n);
    layer5_out_9_V_U->if_write(ap_channel_done_layer5_out_9_V);
    layer5_out_9_V_U->if_dout(layer5_out_9_V_dout);
    layer5_out_9_V_U->if_empty_n(layer5_out_9_V_empty_n);
    layer5_out_9_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_10_V_U = new fifo_w32_d2_A("layer5_out_10_V_U");
    layer5_out_10_V_U->clk(ap_clk);
    layer5_out_10_V_U->reset(ap_rst);
    layer5_out_10_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_10_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_10_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10);
    layer5_out_10_V_U->if_full_n(layer5_out_10_V_full_n);
    layer5_out_10_V_U->if_write(ap_channel_done_layer5_out_10_V);
    layer5_out_10_V_U->if_dout(layer5_out_10_V_dout);
    layer5_out_10_V_U->if_empty_n(layer5_out_10_V_empty_n);
    layer5_out_10_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_11_V_U = new fifo_w32_d2_A("layer5_out_11_V_U");
    layer5_out_11_V_U->clk(ap_clk);
    layer5_out_11_V_U->reset(ap_rst);
    layer5_out_11_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_11_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_11_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11);
    layer5_out_11_V_U->if_full_n(layer5_out_11_V_full_n);
    layer5_out_11_V_U->if_write(ap_channel_done_layer5_out_11_V);
    layer5_out_11_V_U->if_dout(layer5_out_11_V_dout);
    layer5_out_11_V_U->if_empty_n(layer5_out_11_V_empty_n);
    layer5_out_11_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_12_V_U = new fifo_w32_d2_A("layer5_out_12_V_U");
    layer5_out_12_V_U->clk(ap_clk);
    layer5_out_12_V_U->reset(ap_rst);
    layer5_out_12_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_12_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_12_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12);
    layer5_out_12_V_U->if_full_n(layer5_out_12_V_full_n);
    layer5_out_12_V_U->if_write(ap_channel_done_layer5_out_12_V);
    layer5_out_12_V_U->if_dout(layer5_out_12_V_dout);
    layer5_out_12_V_U->if_empty_n(layer5_out_12_V_empty_n);
    layer5_out_12_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_13_V_U = new fifo_w32_d2_A("layer5_out_13_V_U");
    layer5_out_13_V_U->clk(ap_clk);
    layer5_out_13_V_U->reset(ap_rst);
    layer5_out_13_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_13_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_13_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13);
    layer5_out_13_V_U->if_full_n(layer5_out_13_V_full_n);
    layer5_out_13_V_U->if_write(ap_channel_done_layer5_out_13_V);
    layer5_out_13_V_U->if_dout(layer5_out_13_V_dout);
    layer5_out_13_V_U->if_empty_n(layer5_out_13_V_empty_n);
    layer5_out_13_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_14_V_U = new fifo_w32_d2_A("layer5_out_14_V_U");
    layer5_out_14_V_U->clk(ap_clk);
    layer5_out_14_V_U->reset(ap_rst);
    layer5_out_14_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_14_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_14_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14);
    layer5_out_14_V_U->if_full_n(layer5_out_14_V_full_n);
    layer5_out_14_V_U->if_write(ap_channel_done_layer5_out_14_V);
    layer5_out_14_V_U->if_dout(layer5_out_14_V_dout);
    layer5_out_14_V_U->if_empty_n(layer5_out_14_V_empty_n);
    layer5_out_14_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer5_out_15_V_U = new fifo_w32_d2_A("layer5_out_15_V_U");
    layer5_out_15_V_U->clk(ap_clk);
    layer5_out_15_V_U->reset(ap_rst);
    layer5_out_15_V_U->if_read_ce(ap_var_for_const0);
    layer5_out_15_V_U->if_write_ce(ap_var_for_const0);
    layer5_out_15_V_U->if_din(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15);
    layer5_out_15_V_U->if_full_n(layer5_out_15_V_full_n);
    layer5_out_15_V_U->if_write(ap_channel_done_layer5_out_15_V);
    layer5_out_15_V_U->if_dout(layer5_out_15_V_dout);
    layer5_out_15_V_U->if_empty_n(layer5_out_15_V_empty_n);
    layer5_out_15_V_U->if_read(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);
    layer7_out_0_V_U = new fifo_w31_d2_A("layer7_out_0_V_U");
    layer7_out_0_V_U->clk(ap_clk);
    layer7_out_0_V_U->reset(ap_rst);
    layer7_out_0_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_0_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_0_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0);
    layer7_out_0_V_U->if_full_n(layer7_out_0_V_full_n);
    layer7_out_0_V_U->if_write(ap_channel_done_layer7_out_0_V);
    layer7_out_0_V_U->if_dout(layer7_out_0_V_dout);
    layer7_out_0_V_U->if_empty_n(layer7_out_0_V_empty_n);
    layer7_out_0_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_1_V_U = new fifo_w31_d2_A("layer7_out_1_V_U");
    layer7_out_1_V_U->clk(ap_clk);
    layer7_out_1_V_U->reset(ap_rst);
    layer7_out_1_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_1_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_1_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1);
    layer7_out_1_V_U->if_full_n(layer7_out_1_V_full_n);
    layer7_out_1_V_U->if_write(ap_channel_done_layer7_out_1_V);
    layer7_out_1_V_U->if_dout(layer7_out_1_V_dout);
    layer7_out_1_V_U->if_empty_n(layer7_out_1_V_empty_n);
    layer7_out_1_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_2_V_U = new fifo_w31_d2_A("layer7_out_2_V_U");
    layer7_out_2_V_U->clk(ap_clk);
    layer7_out_2_V_U->reset(ap_rst);
    layer7_out_2_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_2_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_2_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2);
    layer7_out_2_V_U->if_full_n(layer7_out_2_V_full_n);
    layer7_out_2_V_U->if_write(ap_channel_done_layer7_out_2_V);
    layer7_out_2_V_U->if_dout(layer7_out_2_V_dout);
    layer7_out_2_V_U->if_empty_n(layer7_out_2_V_empty_n);
    layer7_out_2_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_3_V_U = new fifo_w31_d2_A("layer7_out_3_V_U");
    layer7_out_3_V_U->clk(ap_clk);
    layer7_out_3_V_U->reset(ap_rst);
    layer7_out_3_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_3_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_3_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3);
    layer7_out_3_V_U->if_full_n(layer7_out_3_V_full_n);
    layer7_out_3_V_U->if_write(ap_channel_done_layer7_out_3_V);
    layer7_out_3_V_U->if_dout(layer7_out_3_V_dout);
    layer7_out_3_V_U->if_empty_n(layer7_out_3_V_empty_n);
    layer7_out_3_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_4_V_U = new fifo_w31_d2_A("layer7_out_4_V_U");
    layer7_out_4_V_U->clk(ap_clk);
    layer7_out_4_V_U->reset(ap_rst);
    layer7_out_4_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_4_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_4_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4);
    layer7_out_4_V_U->if_full_n(layer7_out_4_V_full_n);
    layer7_out_4_V_U->if_write(ap_channel_done_layer7_out_4_V);
    layer7_out_4_V_U->if_dout(layer7_out_4_V_dout);
    layer7_out_4_V_U->if_empty_n(layer7_out_4_V_empty_n);
    layer7_out_4_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_5_V_U = new fifo_w31_d2_A("layer7_out_5_V_U");
    layer7_out_5_V_U->clk(ap_clk);
    layer7_out_5_V_U->reset(ap_rst);
    layer7_out_5_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_5_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_5_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5);
    layer7_out_5_V_U->if_full_n(layer7_out_5_V_full_n);
    layer7_out_5_V_U->if_write(ap_channel_done_layer7_out_5_V);
    layer7_out_5_V_U->if_dout(layer7_out_5_V_dout);
    layer7_out_5_V_U->if_empty_n(layer7_out_5_V_empty_n);
    layer7_out_5_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_6_V_U = new fifo_w31_d2_A("layer7_out_6_V_U");
    layer7_out_6_V_U->clk(ap_clk);
    layer7_out_6_V_U->reset(ap_rst);
    layer7_out_6_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_6_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_6_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6);
    layer7_out_6_V_U->if_full_n(layer7_out_6_V_full_n);
    layer7_out_6_V_U->if_write(ap_channel_done_layer7_out_6_V);
    layer7_out_6_V_U->if_dout(layer7_out_6_V_dout);
    layer7_out_6_V_U->if_empty_n(layer7_out_6_V_empty_n);
    layer7_out_6_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_7_V_U = new fifo_w31_d2_A("layer7_out_7_V_U");
    layer7_out_7_V_U->clk(ap_clk);
    layer7_out_7_V_U->reset(ap_rst);
    layer7_out_7_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_7_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_7_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7);
    layer7_out_7_V_U->if_full_n(layer7_out_7_V_full_n);
    layer7_out_7_V_U->if_write(ap_channel_done_layer7_out_7_V);
    layer7_out_7_V_U->if_dout(layer7_out_7_V_dout);
    layer7_out_7_V_U->if_empty_n(layer7_out_7_V_empty_n);
    layer7_out_7_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_8_V_U = new fifo_w31_d2_A("layer7_out_8_V_U");
    layer7_out_8_V_U->clk(ap_clk);
    layer7_out_8_V_U->reset(ap_rst);
    layer7_out_8_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_8_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_8_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8);
    layer7_out_8_V_U->if_full_n(layer7_out_8_V_full_n);
    layer7_out_8_V_U->if_write(ap_channel_done_layer7_out_8_V);
    layer7_out_8_V_U->if_dout(layer7_out_8_V_dout);
    layer7_out_8_V_U->if_empty_n(layer7_out_8_V_empty_n);
    layer7_out_8_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_9_V_U = new fifo_w31_d2_A("layer7_out_9_V_U");
    layer7_out_9_V_U->clk(ap_clk);
    layer7_out_9_V_U->reset(ap_rst);
    layer7_out_9_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_9_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_9_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9);
    layer7_out_9_V_U->if_full_n(layer7_out_9_V_full_n);
    layer7_out_9_V_U->if_write(ap_channel_done_layer7_out_9_V);
    layer7_out_9_V_U->if_dout(layer7_out_9_V_dout);
    layer7_out_9_V_U->if_empty_n(layer7_out_9_V_empty_n);
    layer7_out_9_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_10_V_U = new fifo_w31_d2_A("layer7_out_10_V_U");
    layer7_out_10_V_U->clk(ap_clk);
    layer7_out_10_V_U->reset(ap_rst);
    layer7_out_10_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_10_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_10_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10);
    layer7_out_10_V_U->if_full_n(layer7_out_10_V_full_n);
    layer7_out_10_V_U->if_write(ap_channel_done_layer7_out_10_V);
    layer7_out_10_V_U->if_dout(layer7_out_10_V_dout);
    layer7_out_10_V_U->if_empty_n(layer7_out_10_V_empty_n);
    layer7_out_10_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_11_V_U = new fifo_w31_d2_A("layer7_out_11_V_U");
    layer7_out_11_V_U->clk(ap_clk);
    layer7_out_11_V_U->reset(ap_rst);
    layer7_out_11_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_11_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_11_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11);
    layer7_out_11_V_U->if_full_n(layer7_out_11_V_full_n);
    layer7_out_11_V_U->if_write(ap_channel_done_layer7_out_11_V);
    layer7_out_11_V_U->if_dout(layer7_out_11_V_dout);
    layer7_out_11_V_U->if_empty_n(layer7_out_11_V_empty_n);
    layer7_out_11_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_12_V_U = new fifo_w31_d2_A("layer7_out_12_V_U");
    layer7_out_12_V_U->clk(ap_clk);
    layer7_out_12_V_U->reset(ap_rst);
    layer7_out_12_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_12_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_12_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12);
    layer7_out_12_V_U->if_full_n(layer7_out_12_V_full_n);
    layer7_out_12_V_U->if_write(ap_channel_done_layer7_out_12_V);
    layer7_out_12_V_U->if_dout(layer7_out_12_V_dout);
    layer7_out_12_V_U->if_empty_n(layer7_out_12_V_empty_n);
    layer7_out_12_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_13_V_U = new fifo_w31_d2_A("layer7_out_13_V_U");
    layer7_out_13_V_U->clk(ap_clk);
    layer7_out_13_V_U->reset(ap_rst);
    layer7_out_13_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_13_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_13_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13);
    layer7_out_13_V_U->if_full_n(layer7_out_13_V_full_n);
    layer7_out_13_V_U->if_write(ap_channel_done_layer7_out_13_V);
    layer7_out_13_V_U->if_dout(layer7_out_13_V_dout);
    layer7_out_13_V_U->if_empty_n(layer7_out_13_V_empty_n);
    layer7_out_13_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_14_V_U = new fifo_w31_d2_A("layer7_out_14_V_U");
    layer7_out_14_V_U->clk(ap_clk);
    layer7_out_14_V_U->reset(ap_rst);
    layer7_out_14_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_14_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_14_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14);
    layer7_out_14_V_U->if_full_n(layer7_out_14_V_full_n);
    layer7_out_14_V_U->if_write(ap_channel_done_layer7_out_14_V);
    layer7_out_14_V_U->if_dout(layer7_out_14_V_dout);
    layer7_out_14_V_U->if_empty_n(layer7_out_14_V_empty_n);
    layer7_out_14_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);
    layer7_out_15_V_U = new fifo_w31_d2_A("layer7_out_15_V_U");
    layer7_out_15_V_U->clk(ap_clk);
    layer7_out_15_V_U->reset(ap_rst);
    layer7_out_15_V_U->if_read_ce(ap_var_for_const0);
    layer7_out_15_V_U->if_write_ce(ap_var_for_const0);
    layer7_out_15_V_U->if_din(relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15);
    layer7_out_15_V_U->if_full_n(layer7_out_15_V_full_n);
    layer7_out_15_V_U->if_write(ap_channel_done_layer7_out_15_V);
    layer7_out_15_V_U->if_dout(layer7_out_15_V_dout);
    layer7_out_15_V_U->if_empty_n(layer7_out_15_V_empty_n);
    layer7_out_15_V_U->if_read(dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_channel_done_layer2_out_0_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_0_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_10_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_10_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_11_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_11_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_12_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_12_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_13_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_13_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_14_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_14_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_15_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_15_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_16_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_16_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_17_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_17_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_18_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_18_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_19_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_19_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_1_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_1_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_20_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_20_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_21_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_21_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_22_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_22_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_23_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_23_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_24_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_24_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_25_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_25_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_26_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_26_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_27_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_27_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_28_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_28_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_29_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_29_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_2_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_2_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_30_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_30_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_31_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_31_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_3_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_3_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_4_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_4_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_5_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_5_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_6_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_6_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_7_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_7_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_8_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_8_V );

    SC_METHOD(thread_ap_channel_done_layer2_out_9_V);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_9_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_0_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_0_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_10_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_10_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_11_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_11_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_12_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_12_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_13_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_13_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_14_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_14_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_15_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_15_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_16_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_16_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_17_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_17_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_18_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_18_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_19_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_19_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_1_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_1_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_20_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_20_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_21_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_21_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_22_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_22_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_23_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_23_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_24_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_24_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_25_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_25_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_26_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_26_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_27_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_27_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_28_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_28_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_29_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_29_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_2_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_2_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_30_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_30_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_31_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_31_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_3_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_3_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_4_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_4_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_5_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_5_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_6_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_6_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_7_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_7_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_8_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_8_V );

    SC_METHOD(thread_ap_channel_done_layer4_out_9_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_9_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_0_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_0_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_10_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_10_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_11_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_11_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_12_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_12_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_13_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_13_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_14_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_14_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_15_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_15_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_1_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_1_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_2_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_2_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_3_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_3_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_4_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_4_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_5_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_5_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_6_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_6_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_7_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_7_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_8_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_8_V );

    SC_METHOD(thread_ap_channel_done_layer5_out_9_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_9_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_0_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_0_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_10_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_10_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_11_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_11_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_12_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_12_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_13_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_13_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_14_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_14_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_15_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_15_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_1_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_1_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_2_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_2_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_3_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_3_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_4_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_4_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_5_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_5_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_6_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_6_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_7_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_7_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_8_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_8_V );

    SC_METHOD(thread_ap_channel_done_layer7_out_9_V);
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_9_V );

    SC_METHOD(thread_ap_done);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle );
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle );
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle );
    sensitive << ( relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle );
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle );
    sensitive << ( layer2_out_0_V_empty_n );
    sensitive << ( layer2_out_1_V_empty_n );
    sensitive << ( layer2_out_2_V_empty_n );
    sensitive << ( layer2_out_3_V_empty_n );
    sensitive << ( layer2_out_4_V_empty_n );
    sensitive << ( layer2_out_5_V_empty_n );
    sensitive << ( layer2_out_6_V_empty_n );
    sensitive << ( layer2_out_7_V_empty_n );
    sensitive << ( layer2_out_8_V_empty_n );
    sensitive << ( layer2_out_9_V_empty_n );
    sensitive << ( layer2_out_10_V_empty_n );
    sensitive << ( layer2_out_11_V_empty_n );
    sensitive << ( layer2_out_12_V_empty_n );
    sensitive << ( layer2_out_13_V_empty_n );
    sensitive << ( layer2_out_14_V_empty_n );
    sensitive << ( layer2_out_15_V_empty_n );
    sensitive << ( layer2_out_16_V_empty_n );
    sensitive << ( layer2_out_17_V_empty_n );
    sensitive << ( layer2_out_18_V_empty_n );
    sensitive << ( layer2_out_19_V_empty_n );
    sensitive << ( layer2_out_20_V_empty_n );
    sensitive << ( layer2_out_21_V_empty_n );
    sensitive << ( layer2_out_22_V_empty_n );
    sensitive << ( layer2_out_23_V_empty_n );
    sensitive << ( layer2_out_24_V_empty_n );
    sensitive << ( layer2_out_25_V_empty_n );
    sensitive << ( layer2_out_26_V_empty_n );
    sensitive << ( layer2_out_27_V_empty_n );
    sensitive << ( layer2_out_28_V_empty_n );
    sensitive << ( layer2_out_29_V_empty_n );
    sensitive << ( layer2_out_30_V_empty_n );
    sensitive << ( layer2_out_31_V_empty_n );
    sensitive << ( layer4_out_0_V_empty_n );
    sensitive << ( layer4_out_1_V_empty_n );
    sensitive << ( layer4_out_2_V_empty_n );
    sensitive << ( layer4_out_3_V_empty_n );
    sensitive << ( layer4_out_4_V_empty_n );
    sensitive << ( layer4_out_5_V_empty_n );
    sensitive << ( layer4_out_6_V_empty_n );
    sensitive << ( layer4_out_7_V_empty_n );
    sensitive << ( layer4_out_8_V_empty_n );
    sensitive << ( layer4_out_9_V_empty_n );
    sensitive << ( layer4_out_10_V_empty_n );
    sensitive << ( layer4_out_11_V_empty_n );
    sensitive << ( layer4_out_12_V_empty_n );
    sensitive << ( layer4_out_13_V_empty_n );
    sensitive << ( layer4_out_14_V_empty_n );
    sensitive << ( layer4_out_15_V_empty_n );
    sensitive << ( layer4_out_16_V_empty_n );
    sensitive << ( layer4_out_17_V_empty_n );
    sensitive << ( layer4_out_18_V_empty_n );
    sensitive << ( layer4_out_19_V_empty_n );
    sensitive << ( layer4_out_20_V_empty_n );
    sensitive << ( layer4_out_21_V_empty_n );
    sensitive << ( layer4_out_22_V_empty_n );
    sensitive << ( layer4_out_23_V_empty_n );
    sensitive << ( layer4_out_24_V_empty_n );
    sensitive << ( layer4_out_25_V_empty_n );
    sensitive << ( layer4_out_26_V_empty_n );
    sensitive << ( layer4_out_27_V_empty_n );
    sensitive << ( layer4_out_28_V_empty_n );
    sensitive << ( layer4_out_29_V_empty_n );
    sensitive << ( layer4_out_30_V_empty_n );
    sensitive << ( layer4_out_31_V_empty_n );
    sensitive << ( layer5_out_0_V_empty_n );
    sensitive << ( layer5_out_1_V_empty_n );
    sensitive << ( layer5_out_2_V_empty_n );
    sensitive << ( layer5_out_3_V_empty_n );
    sensitive << ( layer5_out_4_V_empty_n );
    sensitive << ( layer5_out_5_V_empty_n );
    sensitive << ( layer5_out_6_V_empty_n );
    sensitive << ( layer5_out_7_V_empty_n );
    sensitive << ( layer5_out_8_V_empty_n );
    sensitive << ( layer5_out_9_V_empty_n );
    sensitive << ( layer5_out_10_V_empty_n );
    sensitive << ( layer5_out_11_V_empty_n );
    sensitive << ( layer5_out_12_V_empty_n );
    sensitive << ( layer5_out_13_V_empty_n );
    sensitive << ( layer5_out_14_V_empty_n );
    sensitive << ( layer5_out_15_V_empty_n );
    sensitive << ( layer7_out_0_V_empty_n );
    sensitive << ( layer7_out_1_V_empty_n );
    sensitive << ( layer7_out_2_V_empty_n );
    sensitive << ( layer7_out_3_V_empty_n );
    sensitive << ( layer7_out_4_V_empty_n );
    sensitive << ( layer7_out_5_V_empty_n );
    sensitive << ( layer7_out_6_V_empty_n );
    sensitive << ( layer7_out_7_V_empty_n );
    sensitive << ( layer7_out_8_V_empty_n );
    sensitive << ( layer7_out_9_V_empty_n );
    sensitive << ( layer7_out_10_V_empty_n );
    sensitive << ( layer7_out_11_V_empty_n );
    sensitive << ( layer7_out_12_V_empty_n );
    sensitive << ( layer7_out_13_V_empty_n );
    sensitive << ( layer7_out_14_V_empty_n );
    sensitive << ( layer7_out_15_V_empty_n );

    SC_METHOD(thread_ap_ready);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_0_V);
    sensitive << ( ap_channel_done_layer2_out_0_V );
    sensitive << ( layer2_out_0_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_0_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_10_V);
    sensitive << ( ap_channel_done_layer2_out_10_V );
    sensitive << ( layer2_out_10_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_10_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_11_V);
    sensitive << ( ap_channel_done_layer2_out_11_V );
    sensitive << ( layer2_out_11_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_11_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_12_V);
    sensitive << ( ap_channel_done_layer2_out_12_V );
    sensitive << ( layer2_out_12_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_12_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_13_V);
    sensitive << ( ap_channel_done_layer2_out_13_V );
    sensitive << ( layer2_out_13_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_13_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_14_V);
    sensitive << ( ap_channel_done_layer2_out_14_V );
    sensitive << ( layer2_out_14_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_14_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_15_V);
    sensitive << ( ap_channel_done_layer2_out_15_V );
    sensitive << ( layer2_out_15_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_15_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_16_V);
    sensitive << ( ap_channel_done_layer2_out_16_V );
    sensitive << ( layer2_out_16_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_16_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_17_V);
    sensitive << ( ap_channel_done_layer2_out_17_V );
    sensitive << ( layer2_out_17_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_17_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_18_V);
    sensitive << ( ap_channel_done_layer2_out_18_V );
    sensitive << ( layer2_out_18_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_18_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_19_V);
    sensitive << ( ap_channel_done_layer2_out_19_V );
    sensitive << ( layer2_out_19_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_19_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_1_V);
    sensitive << ( ap_channel_done_layer2_out_1_V );
    sensitive << ( layer2_out_1_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_1_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_20_V);
    sensitive << ( ap_channel_done_layer2_out_20_V );
    sensitive << ( layer2_out_20_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_20_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_21_V);
    sensitive << ( ap_channel_done_layer2_out_21_V );
    sensitive << ( layer2_out_21_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_21_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_22_V);
    sensitive << ( ap_channel_done_layer2_out_22_V );
    sensitive << ( layer2_out_22_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_22_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_23_V);
    sensitive << ( ap_channel_done_layer2_out_23_V );
    sensitive << ( layer2_out_23_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_23_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_24_V);
    sensitive << ( ap_channel_done_layer2_out_24_V );
    sensitive << ( layer2_out_24_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_24_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_25_V);
    sensitive << ( ap_channel_done_layer2_out_25_V );
    sensitive << ( layer2_out_25_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_25_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_26_V);
    sensitive << ( ap_channel_done_layer2_out_26_V );
    sensitive << ( layer2_out_26_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_26_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_27_V);
    sensitive << ( ap_channel_done_layer2_out_27_V );
    sensitive << ( layer2_out_27_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_27_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_28_V);
    sensitive << ( ap_channel_done_layer2_out_28_V );
    sensitive << ( layer2_out_28_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_28_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_29_V);
    sensitive << ( ap_channel_done_layer2_out_29_V );
    sensitive << ( layer2_out_29_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_29_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_2_V);
    sensitive << ( ap_channel_done_layer2_out_2_V );
    sensitive << ( layer2_out_2_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_2_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_30_V);
    sensitive << ( ap_channel_done_layer2_out_30_V );
    sensitive << ( layer2_out_30_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_30_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_31_V);
    sensitive << ( ap_channel_done_layer2_out_31_V );
    sensitive << ( layer2_out_31_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_31_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_3_V);
    sensitive << ( ap_channel_done_layer2_out_3_V );
    sensitive << ( layer2_out_3_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_3_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_4_V);
    sensitive << ( ap_channel_done_layer2_out_4_V );
    sensitive << ( layer2_out_4_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_4_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_5_V);
    sensitive << ( ap_channel_done_layer2_out_5_V );
    sensitive << ( layer2_out_5_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_5_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_6_V);
    sensitive << ( ap_channel_done_layer2_out_6_V );
    sensitive << ( layer2_out_6_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_6_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_7_V);
    sensitive << ( ap_channel_done_layer2_out_7_V );
    sensitive << ( layer2_out_7_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_7_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_8_V);
    sensitive << ( ap_channel_done_layer2_out_8_V );
    sensitive << ( layer2_out_8_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_8_V );

    SC_METHOD(thread_ap_sync_channel_write_layer2_out_9_V);
    sensitive << ( ap_channel_done_layer2_out_9_V );
    sensitive << ( layer2_out_9_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer2_out_9_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_0_V);
    sensitive << ( ap_channel_done_layer4_out_0_V );
    sensitive << ( layer4_out_0_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_0_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_10_V);
    sensitive << ( ap_channel_done_layer4_out_10_V );
    sensitive << ( layer4_out_10_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_10_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_11_V);
    sensitive << ( ap_channel_done_layer4_out_11_V );
    sensitive << ( layer4_out_11_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_11_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_12_V);
    sensitive << ( ap_channel_done_layer4_out_12_V );
    sensitive << ( layer4_out_12_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_12_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_13_V);
    sensitive << ( ap_channel_done_layer4_out_13_V );
    sensitive << ( layer4_out_13_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_13_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_14_V);
    sensitive << ( ap_channel_done_layer4_out_14_V );
    sensitive << ( layer4_out_14_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_14_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_15_V);
    sensitive << ( ap_channel_done_layer4_out_15_V );
    sensitive << ( layer4_out_15_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_15_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_16_V);
    sensitive << ( ap_channel_done_layer4_out_16_V );
    sensitive << ( layer4_out_16_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_16_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_17_V);
    sensitive << ( ap_channel_done_layer4_out_17_V );
    sensitive << ( layer4_out_17_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_17_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_18_V);
    sensitive << ( ap_channel_done_layer4_out_18_V );
    sensitive << ( layer4_out_18_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_18_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_19_V);
    sensitive << ( ap_channel_done_layer4_out_19_V );
    sensitive << ( layer4_out_19_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_19_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_1_V);
    sensitive << ( ap_channel_done_layer4_out_1_V );
    sensitive << ( layer4_out_1_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_1_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_20_V);
    sensitive << ( ap_channel_done_layer4_out_20_V );
    sensitive << ( layer4_out_20_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_20_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_21_V);
    sensitive << ( ap_channel_done_layer4_out_21_V );
    sensitive << ( layer4_out_21_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_21_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_22_V);
    sensitive << ( ap_channel_done_layer4_out_22_V );
    sensitive << ( layer4_out_22_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_22_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_23_V);
    sensitive << ( ap_channel_done_layer4_out_23_V );
    sensitive << ( layer4_out_23_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_23_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_24_V);
    sensitive << ( ap_channel_done_layer4_out_24_V );
    sensitive << ( layer4_out_24_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_24_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_25_V);
    sensitive << ( ap_channel_done_layer4_out_25_V );
    sensitive << ( layer4_out_25_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_25_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_26_V);
    sensitive << ( ap_channel_done_layer4_out_26_V );
    sensitive << ( layer4_out_26_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_26_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_27_V);
    sensitive << ( ap_channel_done_layer4_out_27_V );
    sensitive << ( layer4_out_27_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_27_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_28_V);
    sensitive << ( ap_channel_done_layer4_out_28_V );
    sensitive << ( layer4_out_28_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_28_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_29_V);
    sensitive << ( ap_channel_done_layer4_out_29_V );
    sensitive << ( layer4_out_29_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_29_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_2_V);
    sensitive << ( ap_channel_done_layer4_out_2_V );
    sensitive << ( layer4_out_2_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_2_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_30_V);
    sensitive << ( ap_channel_done_layer4_out_30_V );
    sensitive << ( layer4_out_30_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_30_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_31_V);
    sensitive << ( ap_channel_done_layer4_out_31_V );
    sensitive << ( layer4_out_31_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_31_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_3_V);
    sensitive << ( ap_channel_done_layer4_out_3_V );
    sensitive << ( layer4_out_3_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_3_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_4_V);
    sensitive << ( ap_channel_done_layer4_out_4_V );
    sensitive << ( layer4_out_4_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_4_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_5_V);
    sensitive << ( ap_channel_done_layer4_out_5_V );
    sensitive << ( layer4_out_5_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_5_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_6_V);
    sensitive << ( ap_channel_done_layer4_out_6_V );
    sensitive << ( layer4_out_6_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_6_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_7_V);
    sensitive << ( ap_channel_done_layer4_out_7_V );
    sensitive << ( layer4_out_7_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_7_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_8_V);
    sensitive << ( ap_channel_done_layer4_out_8_V );
    sensitive << ( layer4_out_8_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_8_V );

    SC_METHOD(thread_ap_sync_channel_write_layer4_out_9_V);
    sensitive << ( ap_channel_done_layer4_out_9_V );
    sensitive << ( layer4_out_9_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer4_out_9_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_0_V);
    sensitive << ( ap_channel_done_layer5_out_0_V );
    sensitive << ( layer5_out_0_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_0_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_10_V);
    sensitive << ( ap_channel_done_layer5_out_10_V );
    sensitive << ( layer5_out_10_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_10_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_11_V);
    sensitive << ( ap_channel_done_layer5_out_11_V );
    sensitive << ( layer5_out_11_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_11_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_12_V);
    sensitive << ( ap_channel_done_layer5_out_12_V );
    sensitive << ( layer5_out_12_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_12_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_13_V);
    sensitive << ( ap_channel_done_layer5_out_13_V );
    sensitive << ( layer5_out_13_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_13_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_14_V);
    sensitive << ( ap_channel_done_layer5_out_14_V );
    sensitive << ( layer5_out_14_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_14_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_15_V);
    sensitive << ( ap_channel_done_layer5_out_15_V );
    sensitive << ( layer5_out_15_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_15_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_1_V);
    sensitive << ( ap_channel_done_layer5_out_1_V );
    sensitive << ( layer5_out_1_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_1_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_2_V);
    sensitive << ( ap_channel_done_layer5_out_2_V );
    sensitive << ( layer5_out_2_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_2_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_3_V);
    sensitive << ( ap_channel_done_layer5_out_3_V );
    sensitive << ( layer5_out_3_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_3_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_4_V);
    sensitive << ( ap_channel_done_layer5_out_4_V );
    sensitive << ( layer5_out_4_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_4_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_5_V);
    sensitive << ( ap_channel_done_layer5_out_5_V );
    sensitive << ( layer5_out_5_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_5_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_6_V);
    sensitive << ( ap_channel_done_layer5_out_6_V );
    sensitive << ( layer5_out_6_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_6_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_7_V);
    sensitive << ( ap_channel_done_layer5_out_7_V );
    sensitive << ( layer5_out_7_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_7_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_8_V);
    sensitive << ( ap_channel_done_layer5_out_8_V );
    sensitive << ( layer5_out_8_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_8_V );

    SC_METHOD(thread_ap_sync_channel_write_layer5_out_9_V);
    sensitive << ( ap_channel_done_layer5_out_9_V );
    sensitive << ( layer5_out_9_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer5_out_9_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_0_V);
    sensitive << ( ap_channel_done_layer7_out_0_V );
    sensitive << ( layer7_out_0_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_0_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_10_V);
    sensitive << ( ap_channel_done_layer7_out_10_V );
    sensitive << ( layer7_out_10_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_10_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_11_V);
    sensitive << ( ap_channel_done_layer7_out_11_V );
    sensitive << ( layer7_out_11_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_11_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_12_V);
    sensitive << ( ap_channel_done_layer7_out_12_V );
    sensitive << ( layer7_out_12_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_12_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_13_V);
    sensitive << ( ap_channel_done_layer7_out_13_V );
    sensitive << ( layer7_out_13_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_13_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_14_V);
    sensitive << ( ap_channel_done_layer7_out_14_V );
    sensitive << ( layer7_out_14_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_14_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_15_V);
    sensitive << ( ap_channel_done_layer7_out_15_V );
    sensitive << ( layer7_out_15_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_15_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_1_V);
    sensitive << ( ap_channel_done_layer7_out_1_V );
    sensitive << ( layer7_out_1_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_1_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_2_V);
    sensitive << ( ap_channel_done_layer7_out_2_V );
    sensitive << ( layer7_out_2_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_2_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_3_V);
    sensitive << ( ap_channel_done_layer7_out_3_V );
    sensitive << ( layer7_out_3_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_3_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_4_V);
    sensitive << ( ap_channel_done_layer7_out_4_V );
    sensitive << ( layer7_out_4_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_4_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_5_V);
    sensitive << ( ap_channel_done_layer7_out_5_V );
    sensitive << ( layer7_out_5_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_5_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_6_V);
    sensitive << ( ap_channel_done_layer7_out_6_V );
    sensitive << ( layer7_out_6_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_6_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_7_V);
    sensitive << ( ap_channel_done_layer7_out_7_V );
    sensitive << ( layer7_out_7_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_7_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_8_V);
    sensitive << ( ap_channel_done_layer7_out_8_V );
    sensitive << ( layer7_out_8_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_8_V );

    SC_METHOD(thread_ap_sync_channel_write_layer7_out_9_V);
    sensitive << ( ap_channel_done_layer7_out_9_V );
    sensitive << ( layer7_out_9_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_layer7_out_9_V );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue);
    sensitive << ( ap_sync_channel_write_layer5_out_15_V );
    sensitive << ( ap_sync_channel_write_layer5_out_14_V );
    sensitive << ( ap_sync_channel_write_layer5_out_13_V );
    sensitive << ( ap_sync_channel_write_layer5_out_12_V );
    sensitive << ( ap_sync_channel_write_layer5_out_11_V );
    sensitive << ( ap_sync_channel_write_layer5_out_10_V );
    sensitive << ( ap_sync_channel_write_layer5_out_9_V );
    sensitive << ( ap_sync_channel_write_layer5_out_8_V );
    sensitive << ( ap_sync_channel_write_layer5_out_7_V );
    sensitive << ( ap_sync_channel_write_layer5_out_6_V );
    sensitive << ( ap_sync_channel_write_layer5_out_5_V );
    sensitive << ( ap_sync_channel_write_layer5_out_4_V );
    sensitive << ( ap_sync_channel_write_layer5_out_3_V );
    sensitive << ( ap_sync_channel_write_layer5_out_2_V );
    sensitive << ( ap_sync_channel_write_layer5_out_1_V );
    sensitive << ( ap_sync_channel_write_layer5_out_0_V );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start);
    sensitive << ( layer4_out_0_V_empty_n );
    sensitive << ( layer4_out_1_V_empty_n );
    sensitive << ( layer4_out_2_V_empty_n );
    sensitive << ( layer4_out_3_V_empty_n );
    sensitive << ( layer4_out_4_V_empty_n );
    sensitive << ( layer4_out_5_V_empty_n );
    sensitive << ( layer4_out_6_V_empty_n );
    sensitive << ( layer4_out_7_V_empty_n );
    sensitive << ( layer4_out_8_V_empty_n );
    sensitive << ( layer4_out_9_V_empty_n );
    sensitive << ( layer4_out_10_V_empty_n );
    sensitive << ( layer4_out_11_V_empty_n );
    sensitive << ( layer4_out_12_V_empty_n );
    sensitive << ( layer4_out_13_V_empty_n );
    sensitive << ( layer4_out_14_V_empty_n );
    sensitive << ( layer4_out_15_V_empty_n );
    sensitive << ( layer4_out_16_V_empty_n );
    sensitive << ( layer4_out_17_V_empty_n );
    sensitive << ( layer4_out_18_V_empty_n );
    sensitive << ( layer4_out_19_V_empty_n );
    sensitive << ( layer4_out_20_V_empty_n );
    sensitive << ( layer4_out_21_V_empty_n );
    sensitive << ( layer4_out_22_V_empty_n );
    sensitive << ( layer4_out_23_V_empty_n );
    sensitive << ( layer4_out_24_V_empty_n );
    sensitive << ( layer4_out_25_V_empty_n );
    sensitive << ( layer4_out_26_V_empty_n );
    sensitive << ( layer4_out_27_V_empty_n );
    sensitive << ( layer4_out_28_V_empty_n );
    sensitive << ( layer4_out_29_V_empty_n );
    sensitive << ( layer4_out_30_V_empty_n );
    sensitive << ( layer4_out_31_V_empty_n );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start);
    sensitive << ( layer7_out_0_V_empty_n );
    sensitive << ( layer7_out_1_V_empty_n );
    sensitive << ( layer7_out_2_V_empty_n );
    sensitive << ( layer7_out_3_V_empty_n );
    sensitive << ( layer7_out_4_V_empty_n );
    sensitive << ( layer7_out_5_V_empty_n );
    sensitive << ( layer7_out_6_V_empty_n );
    sensitive << ( layer7_out_7_V_empty_n );
    sensitive << ( layer7_out_8_V_empty_n );
    sensitive << ( layer7_out_9_V_empty_n );
    sensitive << ( layer7_out_10_V_empty_n );
    sensitive << ( layer7_out_11_V_empty_n );
    sensitive << ( layer7_out_12_V_empty_n );
    sensitive << ( layer7_out_13_V_empty_n );
    sensitive << ( layer7_out_14_V_empty_n );
    sensitive << ( layer7_out_15_V_empty_n );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue);
    sensitive << ( ap_sync_channel_write_layer2_out_31_V );
    sensitive << ( ap_sync_channel_write_layer2_out_30_V );
    sensitive << ( ap_sync_channel_write_layer2_out_29_V );
    sensitive << ( ap_sync_channel_write_layer2_out_28_V );
    sensitive << ( ap_sync_channel_write_layer2_out_27_V );
    sensitive << ( ap_sync_channel_write_layer2_out_26_V );
    sensitive << ( ap_sync_channel_write_layer2_out_25_V );
    sensitive << ( ap_sync_channel_write_layer2_out_24_V );
    sensitive << ( ap_sync_channel_write_layer2_out_23_V );
    sensitive << ( ap_sync_channel_write_layer2_out_22_V );
    sensitive << ( ap_sync_channel_write_layer2_out_21_V );
    sensitive << ( ap_sync_channel_write_layer2_out_20_V );
    sensitive << ( ap_sync_channel_write_layer2_out_19_V );
    sensitive << ( ap_sync_channel_write_layer2_out_18_V );
    sensitive << ( ap_sync_channel_write_layer2_out_17_V );
    sensitive << ( ap_sync_channel_write_layer2_out_16_V );
    sensitive << ( ap_sync_channel_write_layer2_out_15_V );
    sensitive << ( ap_sync_channel_write_layer2_out_14_V );
    sensitive << ( ap_sync_channel_write_layer2_out_13_V );
    sensitive << ( ap_sync_channel_write_layer2_out_12_V );
    sensitive << ( ap_sync_channel_write_layer2_out_11_V );
    sensitive << ( ap_sync_channel_write_layer2_out_10_V );
    sensitive << ( ap_sync_channel_write_layer2_out_9_V );
    sensitive << ( ap_sync_channel_write_layer2_out_8_V );
    sensitive << ( ap_sync_channel_write_layer2_out_7_V );
    sensitive << ( ap_sync_channel_write_layer2_out_6_V );
    sensitive << ( ap_sync_channel_write_layer2_out_5_V );
    sensitive << ( ap_sync_channel_write_layer2_out_4_V );
    sensitive << ( ap_sync_channel_write_layer2_out_3_V );
    sensitive << ( ap_sync_channel_write_layer2_out_2_V );
    sensitive << ( ap_sync_channel_write_layer2_out_1_V );
    sensitive << ( ap_sync_channel_write_layer2_out_0_V );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n);

    SC_METHOD(thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write);

    SC_METHOD(thread_layer8_out_0_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V );

    SC_METHOD(thread_layer8_out_0_V_ap_vld);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld );

    SC_METHOD(thread_layer8_out_1_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V );

    SC_METHOD(thread_layer8_out_1_V_ap_vld);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld );

    SC_METHOD(thread_layer8_out_2_V);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V );

    SC_METHOD(thread_layer8_out_2_V_ap_vld);
    sensitive << ( dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld );

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue);
    sensitive << ( ap_sync_channel_write_layer4_out_31_V );
    sensitive << ( ap_sync_channel_write_layer4_out_30_V );
    sensitive << ( ap_sync_channel_write_layer4_out_29_V );
    sensitive << ( ap_sync_channel_write_layer4_out_28_V );
    sensitive << ( ap_sync_channel_write_layer4_out_27_V );
    sensitive << ( ap_sync_channel_write_layer4_out_26_V );
    sensitive << ( ap_sync_channel_write_layer4_out_25_V );
    sensitive << ( ap_sync_channel_write_layer4_out_24_V );
    sensitive << ( ap_sync_channel_write_layer4_out_23_V );
    sensitive << ( ap_sync_channel_write_layer4_out_22_V );
    sensitive << ( ap_sync_channel_write_layer4_out_21_V );
    sensitive << ( ap_sync_channel_write_layer4_out_20_V );
    sensitive << ( ap_sync_channel_write_layer4_out_19_V );
    sensitive << ( ap_sync_channel_write_layer4_out_18_V );
    sensitive << ( ap_sync_channel_write_layer4_out_17_V );
    sensitive << ( ap_sync_channel_write_layer4_out_16_V );
    sensitive << ( ap_sync_channel_write_layer4_out_15_V );
    sensitive << ( ap_sync_channel_write_layer4_out_14_V );
    sensitive << ( ap_sync_channel_write_layer4_out_13_V );
    sensitive << ( ap_sync_channel_write_layer4_out_12_V );
    sensitive << ( ap_sync_channel_write_layer4_out_11_V );
    sensitive << ( ap_sync_channel_write_layer4_out_10_V );
    sensitive << ( ap_sync_channel_write_layer4_out_9_V );
    sensitive << ( ap_sync_channel_write_layer4_out_8_V );
    sensitive << ( ap_sync_channel_write_layer4_out_7_V );
    sensitive << ( ap_sync_channel_write_layer4_out_6_V );
    sensitive << ( ap_sync_channel_write_layer4_out_5_V );
    sensitive << ( ap_sync_channel_write_layer4_out_4_V );
    sensitive << ( ap_sync_channel_write_layer4_out_3_V );
    sensitive << ( ap_sync_channel_write_layer4_out_2_V );
    sensitive << ( ap_sync_channel_write_layer4_out_1_V );
    sensitive << ( ap_sync_channel_write_layer4_out_0_V );

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start);
    sensitive << ( layer2_out_0_V_empty_n );
    sensitive << ( layer2_out_1_V_empty_n );
    sensitive << ( layer2_out_2_V_empty_n );
    sensitive << ( layer2_out_3_V_empty_n );
    sensitive << ( layer2_out_4_V_empty_n );
    sensitive << ( layer2_out_5_V_empty_n );
    sensitive << ( layer2_out_6_V_empty_n );
    sensitive << ( layer2_out_7_V_empty_n );
    sensitive << ( layer2_out_8_V_empty_n );
    sensitive << ( layer2_out_9_V_empty_n );
    sensitive << ( layer2_out_10_V_empty_n );
    sensitive << ( layer2_out_11_V_empty_n );
    sensitive << ( layer2_out_12_V_empty_n );
    sensitive << ( layer2_out_13_V_empty_n );
    sensitive << ( layer2_out_14_V_empty_n );
    sensitive << ( layer2_out_15_V_empty_n );
    sensitive << ( layer2_out_16_V_empty_n );
    sensitive << ( layer2_out_17_V_empty_n );
    sensitive << ( layer2_out_18_V_empty_n );
    sensitive << ( layer2_out_19_V_empty_n );
    sensitive << ( layer2_out_20_V_empty_n );
    sensitive << ( layer2_out_21_V_empty_n );
    sensitive << ( layer2_out_22_V_empty_n );
    sensitive << ( layer2_out_23_V_empty_n );
    sensitive << ( layer2_out_24_V_empty_n );
    sensitive << ( layer2_out_25_V_empty_n );
    sensitive << ( layer2_out_26_V_empty_n );
    sensitive << ( layer2_out_27_V_empty_n );
    sensitive << ( layer2_out_28_V_empty_n );
    sensitive << ( layer2_out_29_V_empty_n );
    sensitive << ( layer2_out_30_V_empty_n );
    sensitive << ( layer2_out_31_V_empty_n );

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n);

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write);

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue);
    sensitive << ( ap_sync_channel_write_layer7_out_15_V );
    sensitive << ( ap_sync_channel_write_layer7_out_14_V );
    sensitive << ( ap_sync_channel_write_layer7_out_13_V );
    sensitive << ( ap_sync_channel_write_layer7_out_12_V );
    sensitive << ( ap_sync_channel_write_layer7_out_11_V );
    sensitive << ( ap_sync_channel_write_layer7_out_10_V );
    sensitive << ( ap_sync_channel_write_layer7_out_9_V );
    sensitive << ( ap_sync_channel_write_layer7_out_8_V );
    sensitive << ( ap_sync_channel_write_layer7_out_7_V );
    sensitive << ( ap_sync_channel_write_layer7_out_6_V );
    sensitive << ( ap_sync_channel_write_layer7_out_5_V );
    sensitive << ( ap_sync_channel_write_layer7_out_4_V );
    sensitive << ( ap_sync_channel_write_layer7_out_3_V );
    sensitive << ( ap_sync_channel_write_layer7_out_2_V );
    sensitive << ( ap_sync_channel_write_layer7_out_1_V );
    sensitive << ( ap_sync_channel_write_layer7_out_0_V );

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start);
    sensitive << ( layer5_out_0_V_empty_n );
    sensitive << ( layer5_out_1_V_empty_n );
    sensitive << ( layer5_out_2_V_empty_n );
    sensitive << ( layer5_out_3_V_empty_n );
    sensitive << ( layer5_out_4_V_empty_n );
    sensitive << ( layer5_out_5_V_empty_n );
    sensitive << ( layer5_out_6_V_empty_n );
    sensitive << ( layer5_out_7_V_empty_n );
    sensitive << ( layer5_out_8_V_empty_n );
    sensitive << ( layer5_out_9_V_empty_n );
    sensitive << ( layer5_out_10_V_empty_n );
    sensitive << ( layer5_out_11_V_empty_n );
    sensitive << ( layer5_out_12_V_empty_n );
    sensitive << ( layer5_out_13_V_empty_n );
    sensitive << ( layer5_out_14_V_empty_n );
    sensitive << ( layer5_out_15_V_empty_n );

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n);

    SC_METHOD(thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write);

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_sync_reg_channel_write_layer2_out_31_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_30_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_29_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_28_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_27_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_26_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_25_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_24_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_23_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_22_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_21_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_20_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_19_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_18_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_17_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_16_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_15_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_14_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_13_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_12_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_11_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_10_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_9_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_8_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_7_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_6_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_5_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_4_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_3_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_2_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_1_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer2_out_0_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_31_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_30_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_29_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_28_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_27_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_26_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_25_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_24_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_23_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_22_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_21_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_20_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_19_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_18_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_17_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_16_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_15_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_14_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_13_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_12_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_11_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_10_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_9_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_8_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_7_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_6_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_5_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_4_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_3_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_2_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_1_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer4_out_0_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_15_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_14_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_13_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_12_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_11_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_10_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_9_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_8_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_7_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_6_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_5_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_4_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_3_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_2_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_1_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer5_out_0_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_15_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_14_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_13_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_12_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_11_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_10_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_9_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_8_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_7_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_6_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_5_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_4_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_3_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_2_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_1_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_layer7_out_0_V = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "myproject_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, inputs_V, "(port)inputs_V");
    sc_trace(mVcdFile, layer8_out_0_V, "(port)layer8_out_0_V");
    sc_trace(mVcdFile, layer8_out_1_V, "(port)layer8_out_1_V");
    sc_trace(mVcdFile, layer8_out_2_V, "(port)layer8_out_2_V");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, inputs_V_ap_vld, "(port)inputs_V_ap_vld");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, layer8_out_0_V_ap_vld, "(port)layer8_out_0_V_ap_vld");
    sc_trace(mVcdFile, layer8_out_1_V_ap_vld, "(port)layer8_out_1_V_ap_vld");
    sc_trace(mVcdFile, layer8_out_2_V_ap_vld, "(port)layer8_out_2_V_ap_vld");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_31_V, "ap_channel_done_layer2_out_31_V");
    sc_trace(mVcdFile, layer2_out_31_V_full_n, "layer2_out_31_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_31_V, "ap_sync_reg_channel_write_layer2_out_31_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_31_V, "ap_sync_channel_write_layer2_out_31_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_30_V, "ap_channel_done_layer2_out_30_V");
    sc_trace(mVcdFile, layer2_out_30_V_full_n, "layer2_out_30_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_30_V, "ap_sync_reg_channel_write_layer2_out_30_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_30_V, "ap_sync_channel_write_layer2_out_30_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_29_V, "ap_channel_done_layer2_out_29_V");
    sc_trace(mVcdFile, layer2_out_29_V_full_n, "layer2_out_29_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_29_V, "ap_sync_reg_channel_write_layer2_out_29_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_29_V, "ap_sync_channel_write_layer2_out_29_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_28_V, "ap_channel_done_layer2_out_28_V");
    sc_trace(mVcdFile, layer2_out_28_V_full_n, "layer2_out_28_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_28_V, "ap_sync_reg_channel_write_layer2_out_28_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_28_V, "ap_sync_channel_write_layer2_out_28_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_27_V, "ap_channel_done_layer2_out_27_V");
    sc_trace(mVcdFile, layer2_out_27_V_full_n, "layer2_out_27_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_27_V, "ap_sync_reg_channel_write_layer2_out_27_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_27_V, "ap_sync_channel_write_layer2_out_27_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_26_V, "ap_channel_done_layer2_out_26_V");
    sc_trace(mVcdFile, layer2_out_26_V_full_n, "layer2_out_26_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_26_V, "ap_sync_reg_channel_write_layer2_out_26_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_26_V, "ap_sync_channel_write_layer2_out_26_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_25_V, "ap_channel_done_layer2_out_25_V");
    sc_trace(mVcdFile, layer2_out_25_V_full_n, "layer2_out_25_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_25_V, "ap_sync_reg_channel_write_layer2_out_25_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_25_V, "ap_sync_channel_write_layer2_out_25_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_24_V, "ap_channel_done_layer2_out_24_V");
    sc_trace(mVcdFile, layer2_out_24_V_full_n, "layer2_out_24_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_24_V, "ap_sync_reg_channel_write_layer2_out_24_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_24_V, "ap_sync_channel_write_layer2_out_24_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_23_V, "ap_channel_done_layer2_out_23_V");
    sc_trace(mVcdFile, layer2_out_23_V_full_n, "layer2_out_23_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_23_V, "ap_sync_reg_channel_write_layer2_out_23_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_23_V, "ap_sync_channel_write_layer2_out_23_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_22_V, "ap_channel_done_layer2_out_22_V");
    sc_trace(mVcdFile, layer2_out_22_V_full_n, "layer2_out_22_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_22_V, "ap_sync_reg_channel_write_layer2_out_22_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_22_V, "ap_sync_channel_write_layer2_out_22_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_21_V, "ap_channel_done_layer2_out_21_V");
    sc_trace(mVcdFile, layer2_out_21_V_full_n, "layer2_out_21_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_21_V, "ap_sync_reg_channel_write_layer2_out_21_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_21_V, "ap_sync_channel_write_layer2_out_21_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_20_V, "ap_channel_done_layer2_out_20_V");
    sc_trace(mVcdFile, layer2_out_20_V_full_n, "layer2_out_20_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_20_V, "ap_sync_reg_channel_write_layer2_out_20_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_20_V, "ap_sync_channel_write_layer2_out_20_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_19_V, "ap_channel_done_layer2_out_19_V");
    sc_trace(mVcdFile, layer2_out_19_V_full_n, "layer2_out_19_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_19_V, "ap_sync_reg_channel_write_layer2_out_19_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_19_V, "ap_sync_channel_write_layer2_out_19_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_18_V, "ap_channel_done_layer2_out_18_V");
    sc_trace(mVcdFile, layer2_out_18_V_full_n, "layer2_out_18_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_18_V, "ap_sync_reg_channel_write_layer2_out_18_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_18_V, "ap_sync_channel_write_layer2_out_18_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_17_V, "ap_channel_done_layer2_out_17_V");
    sc_trace(mVcdFile, layer2_out_17_V_full_n, "layer2_out_17_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_17_V, "ap_sync_reg_channel_write_layer2_out_17_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_17_V, "ap_sync_channel_write_layer2_out_17_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_16_V, "ap_channel_done_layer2_out_16_V");
    sc_trace(mVcdFile, layer2_out_16_V_full_n, "layer2_out_16_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_16_V, "ap_sync_reg_channel_write_layer2_out_16_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_16_V, "ap_sync_channel_write_layer2_out_16_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_15_V, "ap_channel_done_layer2_out_15_V");
    sc_trace(mVcdFile, layer2_out_15_V_full_n, "layer2_out_15_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_15_V, "ap_sync_reg_channel_write_layer2_out_15_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_15_V, "ap_sync_channel_write_layer2_out_15_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_14_V, "ap_channel_done_layer2_out_14_V");
    sc_trace(mVcdFile, layer2_out_14_V_full_n, "layer2_out_14_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_14_V, "ap_sync_reg_channel_write_layer2_out_14_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_14_V, "ap_sync_channel_write_layer2_out_14_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_13_V, "ap_channel_done_layer2_out_13_V");
    sc_trace(mVcdFile, layer2_out_13_V_full_n, "layer2_out_13_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_13_V, "ap_sync_reg_channel_write_layer2_out_13_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_13_V, "ap_sync_channel_write_layer2_out_13_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_12_V, "ap_channel_done_layer2_out_12_V");
    sc_trace(mVcdFile, layer2_out_12_V_full_n, "layer2_out_12_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_12_V, "ap_sync_reg_channel_write_layer2_out_12_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_12_V, "ap_sync_channel_write_layer2_out_12_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_11_V, "ap_channel_done_layer2_out_11_V");
    sc_trace(mVcdFile, layer2_out_11_V_full_n, "layer2_out_11_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_11_V, "ap_sync_reg_channel_write_layer2_out_11_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_11_V, "ap_sync_channel_write_layer2_out_11_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_10_V, "ap_channel_done_layer2_out_10_V");
    sc_trace(mVcdFile, layer2_out_10_V_full_n, "layer2_out_10_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_10_V, "ap_sync_reg_channel_write_layer2_out_10_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_10_V, "ap_sync_channel_write_layer2_out_10_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_9_V, "ap_channel_done_layer2_out_9_V");
    sc_trace(mVcdFile, layer2_out_9_V_full_n, "layer2_out_9_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_9_V, "ap_sync_reg_channel_write_layer2_out_9_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_9_V, "ap_sync_channel_write_layer2_out_9_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_8_V, "ap_channel_done_layer2_out_8_V");
    sc_trace(mVcdFile, layer2_out_8_V_full_n, "layer2_out_8_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_8_V, "ap_sync_reg_channel_write_layer2_out_8_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_8_V, "ap_sync_channel_write_layer2_out_8_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_7_V, "ap_channel_done_layer2_out_7_V");
    sc_trace(mVcdFile, layer2_out_7_V_full_n, "layer2_out_7_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_7_V, "ap_sync_reg_channel_write_layer2_out_7_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_7_V, "ap_sync_channel_write_layer2_out_7_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_6_V, "ap_channel_done_layer2_out_6_V");
    sc_trace(mVcdFile, layer2_out_6_V_full_n, "layer2_out_6_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_6_V, "ap_sync_reg_channel_write_layer2_out_6_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_6_V, "ap_sync_channel_write_layer2_out_6_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_5_V, "ap_channel_done_layer2_out_5_V");
    sc_trace(mVcdFile, layer2_out_5_V_full_n, "layer2_out_5_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_5_V, "ap_sync_reg_channel_write_layer2_out_5_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_5_V, "ap_sync_channel_write_layer2_out_5_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_4_V, "ap_channel_done_layer2_out_4_V");
    sc_trace(mVcdFile, layer2_out_4_V_full_n, "layer2_out_4_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_4_V, "ap_sync_reg_channel_write_layer2_out_4_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_4_V, "ap_sync_channel_write_layer2_out_4_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_3_V, "ap_channel_done_layer2_out_3_V");
    sc_trace(mVcdFile, layer2_out_3_V_full_n, "layer2_out_3_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_3_V, "ap_sync_reg_channel_write_layer2_out_3_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_3_V, "ap_sync_channel_write_layer2_out_3_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_2_V, "ap_channel_done_layer2_out_2_V");
    sc_trace(mVcdFile, layer2_out_2_V_full_n, "layer2_out_2_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_2_V, "ap_sync_reg_channel_write_layer2_out_2_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_2_V, "ap_sync_channel_write_layer2_out_2_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_1_V, "ap_channel_done_layer2_out_1_V");
    sc_trace(mVcdFile, layer2_out_1_V_full_n, "layer2_out_1_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_1_V, "ap_sync_reg_channel_write_layer2_out_1_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_1_V, "ap_sync_channel_write_layer2_out_1_V");
    sc_trace(mVcdFile, ap_channel_done_layer2_out_0_V, "ap_channel_done_layer2_out_0_V");
    sc_trace(mVcdFile, layer2_out_0_V_full_n, "layer2_out_0_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer2_out_0_V, "ap_sync_reg_channel_write_layer2_out_0_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer2_out_0_V, "ap_sync_channel_write_layer2_out_0_V");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_31_V, "ap_channel_done_layer4_out_31_V");
    sc_trace(mVcdFile, layer4_out_31_V_full_n, "layer4_out_31_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_31_V, "ap_sync_reg_channel_write_layer4_out_31_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_31_V, "ap_sync_channel_write_layer4_out_31_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_30_V, "ap_channel_done_layer4_out_30_V");
    sc_trace(mVcdFile, layer4_out_30_V_full_n, "layer4_out_30_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_30_V, "ap_sync_reg_channel_write_layer4_out_30_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_30_V, "ap_sync_channel_write_layer4_out_30_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_29_V, "ap_channel_done_layer4_out_29_V");
    sc_trace(mVcdFile, layer4_out_29_V_full_n, "layer4_out_29_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_29_V, "ap_sync_reg_channel_write_layer4_out_29_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_29_V, "ap_sync_channel_write_layer4_out_29_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_28_V, "ap_channel_done_layer4_out_28_V");
    sc_trace(mVcdFile, layer4_out_28_V_full_n, "layer4_out_28_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_28_V, "ap_sync_reg_channel_write_layer4_out_28_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_28_V, "ap_sync_channel_write_layer4_out_28_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_27_V, "ap_channel_done_layer4_out_27_V");
    sc_trace(mVcdFile, layer4_out_27_V_full_n, "layer4_out_27_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_27_V, "ap_sync_reg_channel_write_layer4_out_27_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_27_V, "ap_sync_channel_write_layer4_out_27_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_26_V, "ap_channel_done_layer4_out_26_V");
    sc_trace(mVcdFile, layer4_out_26_V_full_n, "layer4_out_26_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_26_V, "ap_sync_reg_channel_write_layer4_out_26_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_26_V, "ap_sync_channel_write_layer4_out_26_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_25_V, "ap_channel_done_layer4_out_25_V");
    sc_trace(mVcdFile, layer4_out_25_V_full_n, "layer4_out_25_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_25_V, "ap_sync_reg_channel_write_layer4_out_25_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_25_V, "ap_sync_channel_write_layer4_out_25_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_24_V, "ap_channel_done_layer4_out_24_V");
    sc_trace(mVcdFile, layer4_out_24_V_full_n, "layer4_out_24_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_24_V, "ap_sync_reg_channel_write_layer4_out_24_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_24_V, "ap_sync_channel_write_layer4_out_24_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_23_V, "ap_channel_done_layer4_out_23_V");
    sc_trace(mVcdFile, layer4_out_23_V_full_n, "layer4_out_23_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_23_V, "ap_sync_reg_channel_write_layer4_out_23_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_23_V, "ap_sync_channel_write_layer4_out_23_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_22_V, "ap_channel_done_layer4_out_22_V");
    sc_trace(mVcdFile, layer4_out_22_V_full_n, "layer4_out_22_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_22_V, "ap_sync_reg_channel_write_layer4_out_22_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_22_V, "ap_sync_channel_write_layer4_out_22_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_21_V, "ap_channel_done_layer4_out_21_V");
    sc_trace(mVcdFile, layer4_out_21_V_full_n, "layer4_out_21_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_21_V, "ap_sync_reg_channel_write_layer4_out_21_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_21_V, "ap_sync_channel_write_layer4_out_21_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_20_V, "ap_channel_done_layer4_out_20_V");
    sc_trace(mVcdFile, layer4_out_20_V_full_n, "layer4_out_20_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_20_V, "ap_sync_reg_channel_write_layer4_out_20_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_20_V, "ap_sync_channel_write_layer4_out_20_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_19_V, "ap_channel_done_layer4_out_19_V");
    sc_trace(mVcdFile, layer4_out_19_V_full_n, "layer4_out_19_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_19_V, "ap_sync_reg_channel_write_layer4_out_19_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_19_V, "ap_sync_channel_write_layer4_out_19_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_18_V, "ap_channel_done_layer4_out_18_V");
    sc_trace(mVcdFile, layer4_out_18_V_full_n, "layer4_out_18_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_18_V, "ap_sync_reg_channel_write_layer4_out_18_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_18_V, "ap_sync_channel_write_layer4_out_18_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_17_V, "ap_channel_done_layer4_out_17_V");
    sc_trace(mVcdFile, layer4_out_17_V_full_n, "layer4_out_17_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_17_V, "ap_sync_reg_channel_write_layer4_out_17_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_17_V, "ap_sync_channel_write_layer4_out_17_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_16_V, "ap_channel_done_layer4_out_16_V");
    sc_trace(mVcdFile, layer4_out_16_V_full_n, "layer4_out_16_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_16_V, "ap_sync_reg_channel_write_layer4_out_16_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_16_V, "ap_sync_channel_write_layer4_out_16_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_15_V, "ap_channel_done_layer4_out_15_V");
    sc_trace(mVcdFile, layer4_out_15_V_full_n, "layer4_out_15_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_15_V, "ap_sync_reg_channel_write_layer4_out_15_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_15_V, "ap_sync_channel_write_layer4_out_15_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_14_V, "ap_channel_done_layer4_out_14_V");
    sc_trace(mVcdFile, layer4_out_14_V_full_n, "layer4_out_14_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_14_V, "ap_sync_reg_channel_write_layer4_out_14_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_14_V, "ap_sync_channel_write_layer4_out_14_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_13_V, "ap_channel_done_layer4_out_13_V");
    sc_trace(mVcdFile, layer4_out_13_V_full_n, "layer4_out_13_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_13_V, "ap_sync_reg_channel_write_layer4_out_13_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_13_V, "ap_sync_channel_write_layer4_out_13_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_12_V, "ap_channel_done_layer4_out_12_V");
    sc_trace(mVcdFile, layer4_out_12_V_full_n, "layer4_out_12_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_12_V, "ap_sync_reg_channel_write_layer4_out_12_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_12_V, "ap_sync_channel_write_layer4_out_12_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_11_V, "ap_channel_done_layer4_out_11_V");
    sc_trace(mVcdFile, layer4_out_11_V_full_n, "layer4_out_11_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_11_V, "ap_sync_reg_channel_write_layer4_out_11_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_11_V, "ap_sync_channel_write_layer4_out_11_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_10_V, "ap_channel_done_layer4_out_10_V");
    sc_trace(mVcdFile, layer4_out_10_V_full_n, "layer4_out_10_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_10_V, "ap_sync_reg_channel_write_layer4_out_10_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_10_V, "ap_sync_channel_write_layer4_out_10_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_9_V, "ap_channel_done_layer4_out_9_V");
    sc_trace(mVcdFile, layer4_out_9_V_full_n, "layer4_out_9_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_9_V, "ap_sync_reg_channel_write_layer4_out_9_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_9_V, "ap_sync_channel_write_layer4_out_9_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_8_V, "ap_channel_done_layer4_out_8_V");
    sc_trace(mVcdFile, layer4_out_8_V_full_n, "layer4_out_8_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_8_V, "ap_sync_reg_channel_write_layer4_out_8_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_8_V, "ap_sync_channel_write_layer4_out_8_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_7_V, "ap_channel_done_layer4_out_7_V");
    sc_trace(mVcdFile, layer4_out_7_V_full_n, "layer4_out_7_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_7_V, "ap_sync_reg_channel_write_layer4_out_7_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_7_V, "ap_sync_channel_write_layer4_out_7_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_6_V, "ap_channel_done_layer4_out_6_V");
    sc_trace(mVcdFile, layer4_out_6_V_full_n, "layer4_out_6_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_6_V, "ap_sync_reg_channel_write_layer4_out_6_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_6_V, "ap_sync_channel_write_layer4_out_6_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_5_V, "ap_channel_done_layer4_out_5_V");
    sc_trace(mVcdFile, layer4_out_5_V_full_n, "layer4_out_5_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_5_V, "ap_sync_reg_channel_write_layer4_out_5_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_5_V, "ap_sync_channel_write_layer4_out_5_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_4_V, "ap_channel_done_layer4_out_4_V");
    sc_trace(mVcdFile, layer4_out_4_V_full_n, "layer4_out_4_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_4_V, "ap_sync_reg_channel_write_layer4_out_4_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_4_V, "ap_sync_channel_write_layer4_out_4_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_3_V, "ap_channel_done_layer4_out_3_V");
    sc_trace(mVcdFile, layer4_out_3_V_full_n, "layer4_out_3_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_3_V, "ap_sync_reg_channel_write_layer4_out_3_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_3_V, "ap_sync_channel_write_layer4_out_3_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_2_V, "ap_channel_done_layer4_out_2_V");
    sc_trace(mVcdFile, layer4_out_2_V_full_n, "layer4_out_2_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_2_V, "ap_sync_reg_channel_write_layer4_out_2_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_2_V, "ap_sync_channel_write_layer4_out_2_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_1_V, "ap_channel_done_layer4_out_1_V");
    sc_trace(mVcdFile, layer4_out_1_V_full_n, "layer4_out_1_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_1_V, "ap_sync_reg_channel_write_layer4_out_1_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_1_V, "ap_sync_channel_write_layer4_out_1_V");
    sc_trace(mVcdFile, ap_channel_done_layer4_out_0_V, "ap_channel_done_layer4_out_0_V");
    sc_trace(mVcdFile, layer4_out_0_V_full_n, "layer4_out_0_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer4_out_0_V, "ap_sync_reg_channel_write_layer4_out_0_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer4_out_0_V, "ap_sync_channel_write_layer4_out_0_V");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_15_V, "ap_channel_done_layer5_out_15_V");
    sc_trace(mVcdFile, layer5_out_15_V_full_n, "layer5_out_15_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_15_V, "ap_sync_reg_channel_write_layer5_out_15_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_15_V, "ap_sync_channel_write_layer5_out_15_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_14_V, "ap_channel_done_layer5_out_14_V");
    sc_trace(mVcdFile, layer5_out_14_V_full_n, "layer5_out_14_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_14_V, "ap_sync_reg_channel_write_layer5_out_14_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_14_V, "ap_sync_channel_write_layer5_out_14_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_13_V, "ap_channel_done_layer5_out_13_V");
    sc_trace(mVcdFile, layer5_out_13_V_full_n, "layer5_out_13_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_13_V, "ap_sync_reg_channel_write_layer5_out_13_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_13_V, "ap_sync_channel_write_layer5_out_13_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_12_V, "ap_channel_done_layer5_out_12_V");
    sc_trace(mVcdFile, layer5_out_12_V_full_n, "layer5_out_12_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_12_V, "ap_sync_reg_channel_write_layer5_out_12_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_12_V, "ap_sync_channel_write_layer5_out_12_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_11_V, "ap_channel_done_layer5_out_11_V");
    sc_trace(mVcdFile, layer5_out_11_V_full_n, "layer5_out_11_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_11_V, "ap_sync_reg_channel_write_layer5_out_11_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_11_V, "ap_sync_channel_write_layer5_out_11_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_10_V, "ap_channel_done_layer5_out_10_V");
    sc_trace(mVcdFile, layer5_out_10_V_full_n, "layer5_out_10_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_10_V, "ap_sync_reg_channel_write_layer5_out_10_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_10_V, "ap_sync_channel_write_layer5_out_10_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_9_V, "ap_channel_done_layer5_out_9_V");
    sc_trace(mVcdFile, layer5_out_9_V_full_n, "layer5_out_9_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_9_V, "ap_sync_reg_channel_write_layer5_out_9_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_9_V, "ap_sync_channel_write_layer5_out_9_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_8_V, "ap_channel_done_layer5_out_8_V");
    sc_trace(mVcdFile, layer5_out_8_V_full_n, "layer5_out_8_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_8_V, "ap_sync_reg_channel_write_layer5_out_8_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_8_V, "ap_sync_channel_write_layer5_out_8_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_7_V, "ap_channel_done_layer5_out_7_V");
    sc_trace(mVcdFile, layer5_out_7_V_full_n, "layer5_out_7_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_7_V, "ap_sync_reg_channel_write_layer5_out_7_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_7_V, "ap_sync_channel_write_layer5_out_7_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_6_V, "ap_channel_done_layer5_out_6_V");
    sc_trace(mVcdFile, layer5_out_6_V_full_n, "layer5_out_6_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_6_V, "ap_sync_reg_channel_write_layer5_out_6_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_6_V, "ap_sync_channel_write_layer5_out_6_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_5_V, "ap_channel_done_layer5_out_5_V");
    sc_trace(mVcdFile, layer5_out_5_V_full_n, "layer5_out_5_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_5_V, "ap_sync_reg_channel_write_layer5_out_5_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_5_V, "ap_sync_channel_write_layer5_out_5_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_4_V, "ap_channel_done_layer5_out_4_V");
    sc_trace(mVcdFile, layer5_out_4_V_full_n, "layer5_out_4_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_4_V, "ap_sync_reg_channel_write_layer5_out_4_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_4_V, "ap_sync_channel_write_layer5_out_4_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_3_V, "ap_channel_done_layer5_out_3_V");
    sc_trace(mVcdFile, layer5_out_3_V_full_n, "layer5_out_3_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_3_V, "ap_sync_reg_channel_write_layer5_out_3_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_3_V, "ap_sync_channel_write_layer5_out_3_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_2_V, "ap_channel_done_layer5_out_2_V");
    sc_trace(mVcdFile, layer5_out_2_V_full_n, "layer5_out_2_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_2_V, "ap_sync_reg_channel_write_layer5_out_2_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_2_V, "ap_sync_channel_write_layer5_out_2_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_1_V, "ap_channel_done_layer5_out_1_V");
    sc_trace(mVcdFile, layer5_out_1_V_full_n, "layer5_out_1_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_1_V, "ap_sync_reg_channel_write_layer5_out_1_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_1_V, "ap_sync_channel_write_layer5_out_1_V");
    sc_trace(mVcdFile, ap_channel_done_layer5_out_0_V, "ap_channel_done_layer5_out_0_V");
    sc_trace(mVcdFile, layer5_out_0_V_full_n, "layer5_out_0_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer5_out_0_V, "ap_sync_reg_channel_write_layer5_out_0_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer5_out_0_V, "ap_sync_channel_write_layer5_out_0_V");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_15_V, "ap_channel_done_layer7_out_15_V");
    sc_trace(mVcdFile, layer7_out_15_V_full_n, "layer7_out_15_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_15_V, "ap_sync_reg_channel_write_layer7_out_15_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_15_V, "ap_sync_channel_write_layer7_out_15_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_14_V, "ap_channel_done_layer7_out_14_V");
    sc_trace(mVcdFile, layer7_out_14_V_full_n, "layer7_out_14_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_14_V, "ap_sync_reg_channel_write_layer7_out_14_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_14_V, "ap_sync_channel_write_layer7_out_14_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_13_V, "ap_channel_done_layer7_out_13_V");
    sc_trace(mVcdFile, layer7_out_13_V_full_n, "layer7_out_13_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_13_V, "ap_sync_reg_channel_write_layer7_out_13_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_13_V, "ap_sync_channel_write_layer7_out_13_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_12_V, "ap_channel_done_layer7_out_12_V");
    sc_trace(mVcdFile, layer7_out_12_V_full_n, "layer7_out_12_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_12_V, "ap_sync_reg_channel_write_layer7_out_12_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_12_V, "ap_sync_channel_write_layer7_out_12_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_11_V, "ap_channel_done_layer7_out_11_V");
    sc_trace(mVcdFile, layer7_out_11_V_full_n, "layer7_out_11_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_11_V, "ap_sync_reg_channel_write_layer7_out_11_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_11_V, "ap_sync_channel_write_layer7_out_11_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_10_V, "ap_channel_done_layer7_out_10_V");
    sc_trace(mVcdFile, layer7_out_10_V_full_n, "layer7_out_10_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_10_V, "ap_sync_reg_channel_write_layer7_out_10_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_10_V, "ap_sync_channel_write_layer7_out_10_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_9_V, "ap_channel_done_layer7_out_9_V");
    sc_trace(mVcdFile, layer7_out_9_V_full_n, "layer7_out_9_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_9_V, "ap_sync_reg_channel_write_layer7_out_9_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_9_V, "ap_sync_channel_write_layer7_out_9_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_8_V, "ap_channel_done_layer7_out_8_V");
    sc_trace(mVcdFile, layer7_out_8_V_full_n, "layer7_out_8_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_8_V, "ap_sync_reg_channel_write_layer7_out_8_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_8_V, "ap_sync_channel_write_layer7_out_8_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_7_V, "ap_channel_done_layer7_out_7_V");
    sc_trace(mVcdFile, layer7_out_7_V_full_n, "layer7_out_7_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_7_V, "ap_sync_reg_channel_write_layer7_out_7_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_7_V, "ap_sync_channel_write_layer7_out_7_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_6_V, "ap_channel_done_layer7_out_6_V");
    sc_trace(mVcdFile, layer7_out_6_V_full_n, "layer7_out_6_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_6_V, "ap_sync_reg_channel_write_layer7_out_6_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_6_V, "ap_sync_channel_write_layer7_out_6_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_5_V, "ap_channel_done_layer7_out_5_V");
    sc_trace(mVcdFile, layer7_out_5_V_full_n, "layer7_out_5_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_5_V, "ap_sync_reg_channel_write_layer7_out_5_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_5_V, "ap_sync_channel_write_layer7_out_5_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_4_V, "ap_channel_done_layer7_out_4_V");
    sc_trace(mVcdFile, layer7_out_4_V_full_n, "layer7_out_4_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_4_V, "ap_sync_reg_channel_write_layer7_out_4_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_4_V, "ap_sync_channel_write_layer7_out_4_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_3_V, "ap_channel_done_layer7_out_3_V");
    sc_trace(mVcdFile, layer7_out_3_V_full_n, "layer7_out_3_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_3_V, "ap_sync_reg_channel_write_layer7_out_3_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_3_V, "ap_sync_channel_write_layer7_out_3_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_2_V, "ap_channel_done_layer7_out_2_V");
    sc_trace(mVcdFile, layer7_out_2_V_full_n, "layer7_out_2_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_2_V, "ap_sync_reg_channel_write_layer7_out_2_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_2_V, "ap_sync_channel_write_layer7_out_2_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_1_V, "ap_channel_done_layer7_out_1_V");
    sc_trace(mVcdFile, layer7_out_1_V_full_n, "layer7_out_1_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_1_V, "ap_sync_reg_channel_write_layer7_out_1_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_1_V, "ap_sync_channel_write_layer7_out_1_V");
    sc_trace(mVcdFile, ap_channel_done_layer7_out_0_V, "ap_channel_done_layer7_out_0_V");
    sc_trace(mVcdFile, layer7_out_0_V_full_n, "layer7_out_0_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_layer7_out_0_V, "ap_sync_reg_channel_write_layer7_out_0_V");
    sc_trace(mVcdFile, ap_sync_channel_write_layer7_out_0_V, "ap_sync_channel_write_layer7_out_0_V");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, layer2_out_0_V_dout, "layer2_out_0_V_dout");
    sc_trace(mVcdFile, layer2_out_0_V_empty_n, "layer2_out_0_V_empty_n");
    sc_trace(mVcdFile, layer2_out_1_V_dout, "layer2_out_1_V_dout");
    sc_trace(mVcdFile, layer2_out_1_V_empty_n, "layer2_out_1_V_empty_n");
    sc_trace(mVcdFile, layer2_out_2_V_dout, "layer2_out_2_V_dout");
    sc_trace(mVcdFile, layer2_out_2_V_empty_n, "layer2_out_2_V_empty_n");
    sc_trace(mVcdFile, layer2_out_3_V_dout, "layer2_out_3_V_dout");
    sc_trace(mVcdFile, layer2_out_3_V_empty_n, "layer2_out_3_V_empty_n");
    sc_trace(mVcdFile, layer2_out_4_V_dout, "layer2_out_4_V_dout");
    sc_trace(mVcdFile, layer2_out_4_V_empty_n, "layer2_out_4_V_empty_n");
    sc_trace(mVcdFile, layer2_out_5_V_dout, "layer2_out_5_V_dout");
    sc_trace(mVcdFile, layer2_out_5_V_empty_n, "layer2_out_5_V_empty_n");
    sc_trace(mVcdFile, layer2_out_6_V_dout, "layer2_out_6_V_dout");
    sc_trace(mVcdFile, layer2_out_6_V_empty_n, "layer2_out_6_V_empty_n");
    sc_trace(mVcdFile, layer2_out_7_V_dout, "layer2_out_7_V_dout");
    sc_trace(mVcdFile, layer2_out_7_V_empty_n, "layer2_out_7_V_empty_n");
    sc_trace(mVcdFile, layer2_out_8_V_dout, "layer2_out_8_V_dout");
    sc_trace(mVcdFile, layer2_out_8_V_empty_n, "layer2_out_8_V_empty_n");
    sc_trace(mVcdFile, layer2_out_9_V_dout, "layer2_out_9_V_dout");
    sc_trace(mVcdFile, layer2_out_9_V_empty_n, "layer2_out_9_V_empty_n");
    sc_trace(mVcdFile, layer2_out_10_V_dout, "layer2_out_10_V_dout");
    sc_trace(mVcdFile, layer2_out_10_V_empty_n, "layer2_out_10_V_empty_n");
    sc_trace(mVcdFile, layer2_out_11_V_dout, "layer2_out_11_V_dout");
    sc_trace(mVcdFile, layer2_out_11_V_empty_n, "layer2_out_11_V_empty_n");
    sc_trace(mVcdFile, layer2_out_12_V_dout, "layer2_out_12_V_dout");
    sc_trace(mVcdFile, layer2_out_12_V_empty_n, "layer2_out_12_V_empty_n");
    sc_trace(mVcdFile, layer2_out_13_V_dout, "layer2_out_13_V_dout");
    sc_trace(mVcdFile, layer2_out_13_V_empty_n, "layer2_out_13_V_empty_n");
    sc_trace(mVcdFile, layer2_out_14_V_dout, "layer2_out_14_V_dout");
    sc_trace(mVcdFile, layer2_out_14_V_empty_n, "layer2_out_14_V_empty_n");
    sc_trace(mVcdFile, layer2_out_15_V_dout, "layer2_out_15_V_dout");
    sc_trace(mVcdFile, layer2_out_15_V_empty_n, "layer2_out_15_V_empty_n");
    sc_trace(mVcdFile, layer2_out_16_V_dout, "layer2_out_16_V_dout");
    sc_trace(mVcdFile, layer2_out_16_V_empty_n, "layer2_out_16_V_empty_n");
    sc_trace(mVcdFile, layer2_out_17_V_dout, "layer2_out_17_V_dout");
    sc_trace(mVcdFile, layer2_out_17_V_empty_n, "layer2_out_17_V_empty_n");
    sc_trace(mVcdFile, layer2_out_18_V_dout, "layer2_out_18_V_dout");
    sc_trace(mVcdFile, layer2_out_18_V_empty_n, "layer2_out_18_V_empty_n");
    sc_trace(mVcdFile, layer2_out_19_V_dout, "layer2_out_19_V_dout");
    sc_trace(mVcdFile, layer2_out_19_V_empty_n, "layer2_out_19_V_empty_n");
    sc_trace(mVcdFile, layer2_out_20_V_dout, "layer2_out_20_V_dout");
    sc_trace(mVcdFile, layer2_out_20_V_empty_n, "layer2_out_20_V_empty_n");
    sc_trace(mVcdFile, layer2_out_21_V_dout, "layer2_out_21_V_dout");
    sc_trace(mVcdFile, layer2_out_21_V_empty_n, "layer2_out_21_V_empty_n");
    sc_trace(mVcdFile, layer2_out_22_V_dout, "layer2_out_22_V_dout");
    sc_trace(mVcdFile, layer2_out_22_V_empty_n, "layer2_out_22_V_empty_n");
    sc_trace(mVcdFile, layer2_out_23_V_dout, "layer2_out_23_V_dout");
    sc_trace(mVcdFile, layer2_out_23_V_empty_n, "layer2_out_23_V_empty_n");
    sc_trace(mVcdFile, layer2_out_24_V_dout, "layer2_out_24_V_dout");
    sc_trace(mVcdFile, layer2_out_24_V_empty_n, "layer2_out_24_V_empty_n");
    sc_trace(mVcdFile, layer2_out_25_V_dout, "layer2_out_25_V_dout");
    sc_trace(mVcdFile, layer2_out_25_V_empty_n, "layer2_out_25_V_empty_n");
    sc_trace(mVcdFile, layer2_out_26_V_dout, "layer2_out_26_V_dout");
    sc_trace(mVcdFile, layer2_out_26_V_empty_n, "layer2_out_26_V_empty_n");
    sc_trace(mVcdFile, layer2_out_27_V_dout, "layer2_out_27_V_dout");
    sc_trace(mVcdFile, layer2_out_27_V_empty_n, "layer2_out_27_V_empty_n");
    sc_trace(mVcdFile, layer2_out_28_V_dout, "layer2_out_28_V_dout");
    sc_trace(mVcdFile, layer2_out_28_V_empty_n, "layer2_out_28_V_empty_n");
    sc_trace(mVcdFile, layer2_out_29_V_dout, "layer2_out_29_V_dout");
    sc_trace(mVcdFile, layer2_out_29_V_empty_n, "layer2_out_29_V_empty_n");
    sc_trace(mVcdFile, layer2_out_30_V_dout, "layer2_out_30_V_dout");
    sc_trace(mVcdFile, layer2_out_30_V_empty_n, "layer2_out_30_V_empty_n");
    sc_trace(mVcdFile, layer2_out_31_V_dout, "layer2_out_31_V_dout");
    sc_trace(mVcdFile, layer2_out_31_V_empty_n, "layer2_out_31_V_empty_n");
    sc_trace(mVcdFile, layer4_out_0_V_dout, "layer4_out_0_V_dout");
    sc_trace(mVcdFile, layer4_out_0_V_empty_n, "layer4_out_0_V_empty_n");
    sc_trace(mVcdFile, layer4_out_1_V_dout, "layer4_out_1_V_dout");
    sc_trace(mVcdFile, layer4_out_1_V_empty_n, "layer4_out_1_V_empty_n");
    sc_trace(mVcdFile, layer4_out_2_V_dout, "layer4_out_2_V_dout");
    sc_trace(mVcdFile, layer4_out_2_V_empty_n, "layer4_out_2_V_empty_n");
    sc_trace(mVcdFile, layer4_out_3_V_dout, "layer4_out_3_V_dout");
    sc_trace(mVcdFile, layer4_out_3_V_empty_n, "layer4_out_3_V_empty_n");
    sc_trace(mVcdFile, layer4_out_4_V_dout, "layer4_out_4_V_dout");
    sc_trace(mVcdFile, layer4_out_4_V_empty_n, "layer4_out_4_V_empty_n");
    sc_trace(mVcdFile, layer4_out_5_V_dout, "layer4_out_5_V_dout");
    sc_trace(mVcdFile, layer4_out_5_V_empty_n, "layer4_out_5_V_empty_n");
    sc_trace(mVcdFile, layer4_out_6_V_dout, "layer4_out_6_V_dout");
    sc_trace(mVcdFile, layer4_out_6_V_empty_n, "layer4_out_6_V_empty_n");
    sc_trace(mVcdFile, layer4_out_7_V_dout, "layer4_out_7_V_dout");
    sc_trace(mVcdFile, layer4_out_7_V_empty_n, "layer4_out_7_V_empty_n");
    sc_trace(mVcdFile, layer4_out_8_V_dout, "layer4_out_8_V_dout");
    sc_trace(mVcdFile, layer4_out_8_V_empty_n, "layer4_out_8_V_empty_n");
    sc_trace(mVcdFile, layer4_out_9_V_dout, "layer4_out_9_V_dout");
    sc_trace(mVcdFile, layer4_out_9_V_empty_n, "layer4_out_9_V_empty_n");
    sc_trace(mVcdFile, layer4_out_10_V_dout, "layer4_out_10_V_dout");
    sc_trace(mVcdFile, layer4_out_10_V_empty_n, "layer4_out_10_V_empty_n");
    sc_trace(mVcdFile, layer4_out_11_V_dout, "layer4_out_11_V_dout");
    sc_trace(mVcdFile, layer4_out_11_V_empty_n, "layer4_out_11_V_empty_n");
    sc_trace(mVcdFile, layer4_out_12_V_dout, "layer4_out_12_V_dout");
    sc_trace(mVcdFile, layer4_out_12_V_empty_n, "layer4_out_12_V_empty_n");
    sc_trace(mVcdFile, layer4_out_13_V_dout, "layer4_out_13_V_dout");
    sc_trace(mVcdFile, layer4_out_13_V_empty_n, "layer4_out_13_V_empty_n");
    sc_trace(mVcdFile, layer4_out_14_V_dout, "layer4_out_14_V_dout");
    sc_trace(mVcdFile, layer4_out_14_V_empty_n, "layer4_out_14_V_empty_n");
    sc_trace(mVcdFile, layer4_out_15_V_dout, "layer4_out_15_V_dout");
    sc_trace(mVcdFile, layer4_out_15_V_empty_n, "layer4_out_15_V_empty_n");
    sc_trace(mVcdFile, layer4_out_16_V_dout, "layer4_out_16_V_dout");
    sc_trace(mVcdFile, layer4_out_16_V_empty_n, "layer4_out_16_V_empty_n");
    sc_trace(mVcdFile, layer4_out_17_V_dout, "layer4_out_17_V_dout");
    sc_trace(mVcdFile, layer4_out_17_V_empty_n, "layer4_out_17_V_empty_n");
    sc_trace(mVcdFile, layer4_out_18_V_dout, "layer4_out_18_V_dout");
    sc_trace(mVcdFile, layer4_out_18_V_empty_n, "layer4_out_18_V_empty_n");
    sc_trace(mVcdFile, layer4_out_19_V_dout, "layer4_out_19_V_dout");
    sc_trace(mVcdFile, layer4_out_19_V_empty_n, "layer4_out_19_V_empty_n");
    sc_trace(mVcdFile, layer4_out_20_V_dout, "layer4_out_20_V_dout");
    sc_trace(mVcdFile, layer4_out_20_V_empty_n, "layer4_out_20_V_empty_n");
    sc_trace(mVcdFile, layer4_out_21_V_dout, "layer4_out_21_V_dout");
    sc_trace(mVcdFile, layer4_out_21_V_empty_n, "layer4_out_21_V_empty_n");
    sc_trace(mVcdFile, layer4_out_22_V_dout, "layer4_out_22_V_dout");
    sc_trace(mVcdFile, layer4_out_22_V_empty_n, "layer4_out_22_V_empty_n");
    sc_trace(mVcdFile, layer4_out_23_V_dout, "layer4_out_23_V_dout");
    sc_trace(mVcdFile, layer4_out_23_V_empty_n, "layer4_out_23_V_empty_n");
    sc_trace(mVcdFile, layer4_out_24_V_dout, "layer4_out_24_V_dout");
    sc_trace(mVcdFile, layer4_out_24_V_empty_n, "layer4_out_24_V_empty_n");
    sc_trace(mVcdFile, layer4_out_25_V_dout, "layer4_out_25_V_dout");
    sc_trace(mVcdFile, layer4_out_25_V_empty_n, "layer4_out_25_V_empty_n");
    sc_trace(mVcdFile, layer4_out_26_V_dout, "layer4_out_26_V_dout");
    sc_trace(mVcdFile, layer4_out_26_V_empty_n, "layer4_out_26_V_empty_n");
    sc_trace(mVcdFile, layer4_out_27_V_dout, "layer4_out_27_V_dout");
    sc_trace(mVcdFile, layer4_out_27_V_empty_n, "layer4_out_27_V_empty_n");
    sc_trace(mVcdFile, layer4_out_28_V_dout, "layer4_out_28_V_dout");
    sc_trace(mVcdFile, layer4_out_28_V_empty_n, "layer4_out_28_V_empty_n");
    sc_trace(mVcdFile, layer4_out_29_V_dout, "layer4_out_29_V_dout");
    sc_trace(mVcdFile, layer4_out_29_V_empty_n, "layer4_out_29_V_empty_n");
    sc_trace(mVcdFile, layer4_out_30_V_dout, "layer4_out_30_V_dout");
    sc_trace(mVcdFile, layer4_out_30_V_empty_n, "layer4_out_30_V_empty_n");
    sc_trace(mVcdFile, layer4_out_31_V_dout, "layer4_out_31_V_dout");
    sc_trace(mVcdFile, layer4_out_31_V_empty_n, "layer4_out_31_V_empty_n");
    sc_trace(mVcdFile, layer5_out_0_V_dout, "layer5_out_0_V_dout");
    sc_trace(mVcdFile, layer5_out_0_V_empty_n, "layer5_out_0_V_empty_n");
    sc_trace(mVcdFile, layer5_out_1_V_dout, "layer5_out_1_V_dout");
    sc_trace(mVcdFile, layer5_out_1_V_empty_n, "layer5_out_1_V_empty_n");
    sc_trace(mVcdFile, layer5_out_2_V_dout, "layer5_out_2_V_dout");
    sc_trace(mVcdFile, layer5_out_2_V_empty_n, "layer5_out_2_V_empty_n");
    sc_trace(mVcdFile, layer5_out_3_V_dout, "layer5_out_3_V_dout");
    sc_trace(mVcdFile, layer5_out_3_V_empty_n, "layer5_out_3_V_empty_n");
    sc_trace(mVcdFile, layer5_out_4_V_dout, "layer5_out_4_V_dout");
    sc_trace(mVcdFile, layer5_out_4_V_empty_n, "layer5_out_4_V_empty_n");
    sc_trace(mVcdFile, layer5_out_5_V_dout, "layer5_out_5_V_dout");
    sc_trace(mVcdFile, layer5_out_5_V_empty_n, "layer5_out_5_V_empty_n");
    sc_trace(mVcdFile, layer5_out_6_V_dout, "layer5_out_6_V_dout");
    sc_trace(mVcdFile, layer5_out_6_V_empty_n, "layer5_out_6_V_empty_n");
    sc_trace(mVcdFile, layer5_out_7_V_dout, "layer5_out_7_V_dout");
    sc_trace(mVcdFile, layer5_out_7_V_empty_n, "layer5_out_7_V_empty_n");
    sc_trace(mVcdFile, layer5_out_8_V_dout, "layer5_out_8_V_dout");
    sc_trace(mVcdFile, layer5_out_8_V_empty_n, "layer5_out_8_V_empty_n");
    sc_trace(mVcdFile, layer5_out_9_V_dout, "layer5_out_9_V_dout");
    sc_trace(mVcdFile, layer5_out_9_V_empty_n, "layer5_out_9_V_empty_n");
    sc_trace(mVcdFile, layer5_out_10_V_dout, "layer5_out_10_V_dout");
    sc_trace(mVcdFile, layer5_out_10_V_empty_n, "layer5_out_10_V_empty_n");
    sc_trace(mVcdFile, layer5_out_11_V_dout, "layer5_out_11_V_dout");
    sc_trace(mVcdFile, layer5_out_11_V_empty_n, "layer5_out_11_V_empty_n");
    sc_trace(mVcdFile, layer5_out_12_V_dout, "layer5_out_12_V_dout");
    sc_trace(mVcdFile, layer5_out_12_V_empty_n, "layer5_out_12_V_empty_n");
    sc_trace(mVcdFile, layer5_out_13_V_dout, "layer5_out_13_V_dout");
    sc_trace(mVcdFile, layer5_out_13_V_empty_n, "layer5_out_13_V_empty_n");
    sc_trace(mVcdFile, layer5_out_14_V_dout, "layer5_out_14_V_dout");
    sc_trace(mVcdFile, layer5_out_14_V_empty_n, "layer5_out_14_V_empty_n");
    sc_trace(mVcdFile, layer5_out_15_V_dout, "layer5_out_15_V_dout");
    sc_trace(mVcdFile, layer5_out_15_V_empty_n, "layer5_out_15_V_empty_n");
    sc_trace(mVcdFile, layer7_out_0_V_dout, "layer7_out_0_V_dout");
    sc_trace(mVcdFile, layer7_out_0_V_empty_n, "layer7_out_0_V_empty_n");
    sc_trace(mVcdFile, layer7_out_1_V_dout, "layer7_out_1_V_dout");
    sc_trace(mVcdFile, layer7_out_1_V_empty_n, "layer7_out_1_V_empty_n");
    sc_trace(mVcdFile, layer7_out_2_V_dout, "layer7_out_2_V_dout");
    sc_trace(mVcdFile, layer7_out_2_V_empty_n, "layer7_out_2_V_empty_n");
    sc_trace(mVcdFile, layer7_out_3_V_dout, "layer7_out_3_V_dout");
    sc_trace(mVcdFile, layer7_out_3_V_empty_n, "layer7_out_3_V_empty_n");
    sc_trace(mVcdFile, layer7_out_4_V_dout, "layer7_out_4_V_dout");
    sc_trace(mVcdFile, layer7_out_4_V_empty_n, "layer7_out_4_V_empty_n");
    sc_trace(mVcdFile, layer7_out_5_V_dout, "layer7_out_5_V_dout");
    sc_trace(mVcdFile, layer7_out_5_V_empty_n, "layer7_out_5_V_empty_n");
    sc_trace(mVcdFile, layer7_out_6_V_dout, "layer7_out_6_V_dout");
    sc_trace(mVcdFile, layer7_out_6_V_empty_n, "layer7_out_6_V_empty_n");
    sc_trace(mVcdFile, layer7_out_7_V_dout, "layer7_out_7_V_dout");
    sc_trace(mVcdFile, layer7_out_7_V_empty_n, "layer7_out_7_V_empty_n");
    sc_trace(mVcdFile, layer7_out_8_V_dout, "layer7_out_8_V_dout");
    sc_trace(mVcdFile, layer7_out_8_V_empty_n, "layer7_out_8_V_empty_n");
    sc_trace(mVcdFile, layer7_out_9_V_dout, "layer7_out_9_V_dout");
    sc_trace(mVcdFile, layer7_out_9_V_empty_n, "layer7_out_9_V_empty_n");
    sc_trace(mVcdFile, layer7_out_10_V_dout, "layer7_out_10_V_dout");
    sc_trace(mVcdFile, layer7_out_10_V_empty_n, "layer7_out_10_V_empty_n");
    sc_trace(mVcdFile, layer7_out_11_V_dout, "layer7_out_11_V_dout");
    sc_trace(mVcdFile, layer7_out_11_V_empty_n, "layer7_out_11_V_empty_n");
    sc_trace(mVcdFile, layer7_out_12_V_dout, "layer7_out_12_V_dout");
    sc_trace(mVcdFile, layer7_out_12_V_empty_n, "layer7_out_12_V_empty_n");
    sc_trace(mVcdFile, layer7_out_13_V_dout, "layer7_out_13_V_dout");
    sc_trace(mVcdFile, layer7_out_13_V_empty_n, "layer7_out_13_V_empty_n");
    sc_trace(mVcdFile, layer7_out_14_V_dout, "layer7_out_14_V_dout");
    sc_trace(mVcdFile, layer7_out_14_V_empty_n, "layer7_out_14_V_empty_n");
    sc_trace(mVcdFile, layer7_out_15_V_dout, "layer7_out_15_V_dout");
    sc_trace(mVcdFile, layer7_out_15_V_empty_n, "layer7_out_15_V_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write, "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n");
    sc_trace(mVcdFile, relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write, "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n");
    sc_trace(mVcdFile, dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write, "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write");
#endif

    }
    mHdltvinHandle.open("myproject.hdltvin.dat");
    mHdltvoutHandle.open("myproject.hdltvout.dat");
}

myproject::~myproject() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0;
    delete relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0;
    delete dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0;
    delete relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0;
    delete dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0;
    delete layer2_out_0_V_U;
    delete layer2_out_1_V_U;
    delete layer2_out_2_V_U;
    delete layer2_out_3_V_U;
    delete layer2_out_4_V_U;
    delete layer2_out_5_V_U;
    delete layer2_out_6_V_U;
    delete layer2_out_7_V_U;
    delete layer2_out_8_V_U;
    delete layer2_out_9_V_U;
    delete layer2_out_10_V_U;
    delete layer2_out_11_V_U;
    delete layer2_out_12_V_U;
    delete layer2_out_13_V_U;
    delete layer2_out_14_V_U;
    delete layer2_out_15_V_U;
    delete layer2_out_16_V_U;
    delete layer2_out_17_V_U;
    delete layer2_out_18_V_U;
    delete layer2_out_19_V_U;
    delete layer2_out_20_V_U;
    delete layer2_out_21_V_U;
    delete layer2_out_22_V_U;
    delete layer2_out_23_V_U;
    delete layer2_out_24_V_U;
    delete layer2_out_25_V_U;
    delete layer2_out_26_V_U;
    delete layer2_out_27_V_U;
    delete layer2_out_28_V_U;
    delete layer2_out_29_V_U;
    delete layer2_out_30_V_U;
    delete layer2_out_31_V_U;
    delete layer4_out_0_V_U;
    delete layer4_out_1_V_U;
    delete layer4_out_2_V_U;
    delete layer4_out_3_V_U;
    delete layer4_out_4_V_U;
    delete layer4_out_5_V_U;
    delete layer4_out_6_V_U;
    delete layer4_out_7_V_U;
    delete layer4_out_8_V_U;
    delete layer4_out_9_V_U;
    delete layer4_out_10_V_U;
    delete layer4_out_11_V_U;
    delete layer4_out_12_V_U;
    delete layer4_out_13_V_U;
    delete layer4_out_14_V_U;
    delete layer4_out_15_V_U;
    delete layer4_out_16_V_U;
    delete layer4_out_17_V_U;
    delete layer4_out_18_V_U;
    delete layer4_out_19_V_U;
    delete layer4_out_20_V_U;
    delete layer4_out_21_V_U;
    delete layer4_out_22_V_U;
    delete layer4_out_23_V_U;
    delete layer4_out_24_V_U;
    delete layer4_out_25_V_U;
    delete layer4_out_26_V_U;
    delete layer4_out_27_V_U;
    delete layer4_out_28_V_U;
    delete layer4_out_29_V_U;
    delete layer4_out_30_V_U;
    delete layer4_out_31_V_U;
    delete layer5_out_0_V_U;
    delete layer5_out_1_V_U;
    delete layer5_out_2_V_U;
    delete layer5_out_3_V_U;
    delete layer5_out_4_V_U;
    delete layer5_out_5_V_U;
    delete layer5_out_6_V_U;
    delete layer5_out_7_V_U;
    delete layer5_out_8_V_U;
    delete layer5_out_9_V_U;
    delete layer5_out_10_V_U;
    delete layer5_out_11_V_U;
    delete layer5_out_12_V_U;
    delete layer5_out_13_V_U;
    delete layer5_out_14_V_U;
    delete layer5_out_15_V_U;
    delete layer7_out_0_V_U;
    delete layer7_out_1_V_U;
    delete layer7_out_2_V_U;
    delete layer7_out_3_V_U;
    delete layer7_out_4_V_U;
    delete layer7_out_5_V_U;
    delete layer7_out_6_V_U;
    delete layer7_out_7_V_U;
    delete layer7_out_8_V_U;
    delete layer7_out_9_V_U;
    delete layer7_out_10_V_U;
    delete layer7_out_11_V_U;
    delete layer7_out_12_V_U;
    delete layer7_out_13_V_U;
    delete layer7_out_14_V_U;
    delete layer7_out_15_V_U;
}

void myproject::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void myproject::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_0_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_0_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_0_V = ap_sync_channel_write_layer2_out_0_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_10_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_10_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_10_V = ap_sync_channel_write_layer2_out_10_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_11_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_11_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_11_V = ap_sync_channel_write_layer2_out_11_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_12_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_12_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_12_V = ap_sync_channel_write_layer2_out_12_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_13_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_13_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_13_V = ap_sync_channel_write_layer2_out_13_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_14_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_14_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_14_V = ap_sync_channel_write_layer2_out_14_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_15_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_15_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_15_V = ap_sync_channel_write_layer2_out_15_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_16_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_16_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_16_V = ap_sync_channel_write_layer2_out_16_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_17_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_17_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_17_V = ap_sync_channel_write_layer2_out_17_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_18_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_18_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_18_V = ap_sync_channel_write_layer2_out_18_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_19_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_19_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_19_V = ap_sync_channel_write_layer2_out_19_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_1_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_1_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_1_V = ap_sync_channel_write_layer2_out_1_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_20_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_20_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_20_V = ap_sync_channel_write_layer2_out_20_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_21_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_21_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_21_V = ap_sync_channel_write_layer2_out_21_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_22_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_22_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_22_V = ap_sync_channel_write_layer2_out_22_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_23_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_23_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_23_V = ap_sync_channel_write_layer2_out_23_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_24_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_24_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_24_V = ap_sync_channel_write_layer2_out_24_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_25_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_25_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_25_V = ap_sync_channel_write_layer2_out_25_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_26_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_26_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_26_V = ap_sync_channel_write_layer2_out_26_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_27_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_27_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_27_V = ap_sync_channel_write_layer2_out_27_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_28_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_28_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_28_V = ap_sync_channel_write_layer2_out_28_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_29_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_29_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_29_V = ap_sync_channel_write_layer2_out_29_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_2_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_2_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_2_V = ap_sync_channel_write_layer2_out_2_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_30_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_30_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_30_V = ap_sync_channel_write_layer2_out_30_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_31_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_31_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_31_V = ap_sync_channel_write_layer2_out_31_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_3_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_3_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_3_V = ap_sync_channel_write_layer2_out_3_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_4_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_4_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_4_V = ap_sync_channel_write_layer2_out_4_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_5_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_5_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_5_V = ap_sync_channel_write_layer2_out_5_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_6_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_6_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_6_V = ap_sync_channel_write_layer2_out_6_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_7_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_7_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_7_V = ap_sync_channel_write_layer2_out_7_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_8_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_8_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_8_V = ap_sync_channel_write_layer2_out_8_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer2_out_9_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer2_out_9_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer2_out_9_V = ap_sync_channel_write_layer2_out_9_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_0_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_0_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_0_V = ap_sync_channel_write_layer4_out_0_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_10_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_10_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_10_V = ap_sync_channel_write_layer4_out_10_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_11_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_11_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_11_V = ap_sync_channel_write_layer4_out_11_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_12_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_12_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_12_V = ap_sync_channel_write_layer4_out_12_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_13_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_13_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_13_V = ap_sync_channel_write_layer4_out_13_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_14_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_14_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_14_V = ap_sync_channel_write_layer4_out_14_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_15_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_15_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_15_V = ap_sync_channel_write_layer4_out_15_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_16_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_16_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_16_V = ap_sync_channel_write_layer4_out_16_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_17_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_17_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_17_V = ap_sync_channel_write_layer4_out_17_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_18_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_18_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_18_V = ap_sync_channel_write_layer4_out_18_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_19_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_19_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_19_V = ap_sync_channel_write_layer4_out_19_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_1_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_1_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_1_V = ap_sync_channel_write_layer4_out_1_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_20_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_20_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_20_V = ap_sync_channel_write_layer4_out_20_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_21_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_21_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_21_V = ap_sync_channel_write_layer4_out_21_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_22_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_22_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_22_V = ap_sync_channel_write_layer4_out_22_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_23_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_23_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_23_V = ap_sync_channel_write_layer4_out_23_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_24_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_24_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_24_V = ap_sync_channel_write_layer4_out_24_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_25_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_25_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_25_V = ap_sync_channel_write_layer4_out_25_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_26_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_26_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_26_V = ap_sync_channel_write_layer4_out_26_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_27_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_27_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_27_V = ap_sync_channel_write_layer4_out_27_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_28_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_28_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_28_V = ap_sync_channel_write_layer4_out_28_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_29_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_29_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_29_V = ap_sync_channel_write_layer4_out_29_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_2_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_2_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_2_V = ap_sync_channel_write_layer4_out_2_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_30_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_30_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_30_V = ap_sync_channel_write_layer4_out_30_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_31_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_31_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_31_V = ap_sync_channel_write_layer4_out_31_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_3_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_3_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_3_V = ap_sync_channel_write_layer4_out_3_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_4_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_4_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_4_V = ap_sync_channel_write_layer4_out_4_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_5_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_5_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_5_V = ap_sync_channel_write_layer4_out_5_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_6_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_6_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_6_V = ap_sync_channel_write_layer4_out_6_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_7_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_7_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_7_V = ap_sync_channel_write_layer4_out_7_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_8_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_8_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_8_V = ap_sync_channel_write_layer4_out_8_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer4_out_9_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer4_out_9_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer4_out_9_V = ap_sync_channel_write_layer4_out_9_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_0_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_0_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_0_V = ap_sync_channel_write_layer5_out_0_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_10_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_10_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_10_V = ap_sync_channel_write_layer5_out_10_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_11_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_11_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_11_V = ap_sync_channel_write_layer5_out_11_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_12_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_12_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_12_V = ap_sync_channel_write_layer5_out_12_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_13_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_13_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_13_V = ap_sync_channel_write_layer5_out_13_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_14_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_14_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_14_V = ap_sync_channel_write_layer5_out_14_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_15_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_15_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_15_V = ap_sync_channel_write_layer5_out_15_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_1_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_1_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_1_V = ap_sync_channel_write_layer5_out_1_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_2_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_2_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_2_V = ap_sync_channel_write_layer5_out_2_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_3_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_3_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_3_V = ap_sync_channel_write_layer5_out_3_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_4_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_4_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_4_V = ap_sync_channel_write_layer5_out_4_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_5_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_5_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_5_V = ap_sync_channel_write_layer5_out_5_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_6_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_6_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_6_V = ap_sync_channel_write_layer5_out_6_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_7_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_7_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_7_V = ap_sync_channel_write_layer5_out_7_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_8_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_8_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_8_V = ap_sync_channel_write_layer5_out_8_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer5_out_9_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & 
             dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer5_out_9_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer5_out_9_V = ap_sync_channel_write_layer5_out_9_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_0_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_0_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_0_V = ap_sync_channel_write_layer7_out_0_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_10_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_10_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_10_V = ap_sync_channel_write_layer7_out_10_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_11_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_11_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_11_V = ap_sync_channel_write_layer7_out_11_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_12_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_12_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_12_V = ap_sync_channel_write_layer7_out_12_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_13_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_13_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_13_V = ap_sync_channel_write_layer7_out_13_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_14_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_14_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_14_V = ap_sync_channel_write_layer7_out_14_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_15_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_15_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_15_V = ap_sync_channel_write_layer7_out_15_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_1_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_1_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_1_V = ap_sync_channel_write_layer7_out_1_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_2_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_2_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_2_V = ap_sync_channel_write_layer7_out_2_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_3_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_3_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_3_V = ap_sync_channel_write_layer7_out_3_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_4_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_4_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_4_V = ap_sync_channel_write_layer7_out_4_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_5_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_5_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_5_V = ap_sync_channel_write_layer7_out_5_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_6_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_6_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_6_V = ap_sync_channel_write_layer7_out_6_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_7_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_7_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_7_V = ap_sync_channel_write_layer7_out_7_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_8_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_8_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_8_V = ap_sync_channel_write_layer7_out_8_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_layer7_out_9_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & 
             relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_layer7_out_9_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_layer7_out_9_V = ap_sync_channel_write_layer7_out_9_V.read();
        }
    }
}

void myproject::thread_ap_channel_done_layer2_out_0_V() {
    ap_channel_done_layer2_out_0_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_0_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_10_V() {
    ap_channel_done_layer2_out_10_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_10_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_11_V() {
    ap_channel_done_layer2_out_11_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_11_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_12_V() {
    ap_channel_done_layer2_out_12_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_12_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_13_V() {
    ap_channel_done_layer2_out_13_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_13_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_14_V() {
    ap_channel_done_layer2_out_14_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_14_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_15_V() {
    ap_channel_done_layer2_out_15_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_15_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_16_V() {
    ap_channel_done_layer2_out_16_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_16_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_17_V() {
    ap_channel_done_layer2_out_17_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_17_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_18_V() {
    ap_channel_done_layer2_out_18_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_18_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_19_V() {
    ap_channel_done_layer2_out_19_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_19_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_1_V() {
    ap_channel_done_layer2_out_1_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_1_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_20_V() {
    ap_channel_done_layer2_out_20_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_20_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_21_V() {
    ap_channel_done_layer2_out_21_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_21_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_22_V() {
    ap_channel_done_layer2_out_22_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_22_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_23_V() {
    ap_channel_done_layer2_out_23_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_23_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_24_V() {
    ap_channel_done_layer2_out_24_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_24_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_25_V() {
    ap_channel_done_layer2_out_25_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_25_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_26_V() {
    ap_channel_done_layer2_out_26_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_26_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_27_V() {
    ap_channel_done_layer2_out_27_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_27_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_28_V() {
    ap_channel_done_layer2_out_28_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_28_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_29_V() {
    ap_channel_done_layer2_out_29_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_29_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_2_V() {
    ap_channel_done_layer2_out_2_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_2_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_30_V() {
    ap_channel_done_layer2_out_30_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_30_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_31_V() {
    ap_channel_done_layer2_out_31_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_31_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_3_V() {
    ap_channel_done_layer2_out_3_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_3_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_4_V() {
    ap_channel_done_layer2_out_4_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_4_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_5_V() {
    ap_channel_done_layer2_out_5_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_5_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_6_V() {
    ap_channel_done_layer2_out_6_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_6_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_7_V() {
    ap_channel_done_layer2_out_7_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_7_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_8_V() {
    ap_channel_done_layer2_out_8_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_8_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer2_out_9_V() {
    ap_channel_done_layer2_out_9_V = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done.read() & (ap_sync_reg_channel_write_layer2_out_9_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_0_V() {
    ap_channel_done_layer4_out_0_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_0_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_10_V() {
    ap_channel_done_layer4_out_10_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_10_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_11_V() {
    ap_channel_done_layer4_out_11_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_11_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_12_V() {
    ap_channel_done_layer4_out_12_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_12_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_13_V() {
    ap_channel_done_layer4_out_13_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_13_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_14_V() {
    ap_channel_done_layer4_out_14_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_14_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_15_V() {
    ap_channel_done_layer4_out_15_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_15_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_16_V() {
    ap_channel_done_layer4_out_16_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_16_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_17_V() {
    ap_channel_done_layer4_out_17_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_17_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_18_V() {
    ap_channel_done_layer4_out_18_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_18_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_19_V() {
    ap_channel_done_layer4_out_19_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_19_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_1_V() {
    ap_channel_done_layer4_out_1_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_1_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_20_V() {
    ap_channel_done_layer4_out_20_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_20_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_21_V() {
    ap_channel_done_layer4_out_21_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_21_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_22_V() {
    ap_channel_done_layer4_out_22_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_22_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_23_V() {
    ap_channel_done_layer4_out_23_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_23_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_24_V() {
    ap_channel_done_layer4_out_24_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_24_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_25_V() {
    ap_channel_done_layer4_out_25_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_25_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_26_V() {
    ap_channel_done_layer4_out_26_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_26_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_27_V() {
    ap_channel_done_layer4_out_27_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_27_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_28_V() {
    ap_channel_done_layer4_out_28_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_28_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_29_V() {
    ap_channel_done_layer4_out_29_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_29_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_2_V() {
    ap_channel_done_layer4_out_2_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_2_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_30_V() {
    ap_channel_done_layer4_out_30_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_30_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_31_V() {
    ap_channel_done_layer4_out_31_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_31_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_3_V() {
    ap_channel_done_layer4_out_3_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_3_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_4_V() {
    ap_channel_done_layer4_out_4_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_4_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_5_V() {
    ap_channel_done_layer4_out_5_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_5_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_6_V() {
    ap_channel_done_layer4_out_6_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_6_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_7_V() {
    ap_channel_done_layer4_out_7_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_7_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_8_V() {
    ap_channel_done_layer4_out_8_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_8_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer4_out_9_V() {
    ap_channel_done_layer4_out_9_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done.read() & (ap_sync_reg_channel_write_layer4_out_9_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_0_V() {
    ap_channel_done_layer5_out_0_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_0_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_10_V() {
    ap_channel_done_layer5_out_10_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_10_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_11_V() {
    ap_channel_done_layer5_out_11_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_11_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_12_V() {
    ap_channel_done_layer5_out_12_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_12_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_13_V() {
    ap_channel_done_layer5_out_13_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_13_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_14_V() {
    ap_channel_done_layer5_out_14_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_14_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_15_V() {
    ap_channel_done_layer5_out_15_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_15_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_1_V() {
    ap_channel_done_layer5_out_1_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_1_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_2_V() {
    ap_channel_done_layer5_out_2_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_2_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_3_V() {
    ap_channel_done_layer5_out_3_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_3_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_4_V() {
    ap_channel_done_layer5_out_4_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_4_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_5_V() {
    ap_channel_done_layer5_out_5_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_5_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_6_V() {
    ap_channel_done_layer5_out_6_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_6_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_7_V() {
    ap_channel_done_layer5_out_7_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_7_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_8_V() {
    ap_channel_done_layer5_out_8_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_8_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer5_out_9_V() {
    ap_channel_done_layer5_out_9_V = (dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done.read() & (ap_sync_reg_channel_write_layer5_out_9_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_0_V() {
    ap_channel_done_layer7_out_0_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_0_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_10_V() {
    ap_channel_done_layer7_out_10_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_10_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_11_V() {
    ap_channel_done_layer7_out_11_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_11_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_12_V() {
    ap_channel_done_layer7_out_12_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_12_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_13_V() {
    ap_channel_done_layer7_out_13_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_13_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_14_V() {
    ap_channel_done_layer7_out_14_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_14_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_15_V() {
    ap_channel_done_layer7_out_15_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_15_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_1_V() {
    ap_channel_done_layer7_out_1_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_1_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_2_V() {
    ap_channel_done_layer7_out_2_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_2_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_3_V() {
    ap_channel_done_layer7_out_3_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_3_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_4_V() {
    ap_channel_done_layer7_out_4_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_4_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_5_V() {
    ap_channel_done_layer7_out_5_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_5_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_6_V() {
    ap_channel_done_layer7_out_6_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_6_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_7_V() {
    ap_channel_done_layer7_out_7_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_7_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_8_V() {
    ap_channel_done_layer7_out_8_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_8_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_channel_done_layer7_out_9_V() {
    ap_channel_done_layer7_out_9_V = (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done.read() & (ap_sync_reg_channel_write_layer7_out_9_V.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_done() {
    ap_done = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done.read();
}

void myproject::thread_ap_idle() {
    ap_idle = (dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle.read() & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle.read() & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle.read() & relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle.read() & dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle.read() & (layer2_out_0_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_1_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_2_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_3_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_4_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_5_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_6_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_7_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_8_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_9_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_10_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_11_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_12_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_13_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_14_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_15_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_16_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_17_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_18_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_19_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_20_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_21_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_22_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_23_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_24_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_25_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_26_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_27_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_28_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_29_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_30_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer2_out_31_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_0_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_1_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_2_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_3_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_4_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_5_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_6_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_7_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_8_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_9_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_10_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_11_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_12_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_13_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_14_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_15_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_16_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_17_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_18_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_19_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_20_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_21_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_22_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_23_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_24_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_25_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_26_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_27_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_28_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_29_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_30_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer4_out_31_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_0_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_1_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_2_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_3_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_4_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_5_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_6_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_7_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_8_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_9_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_10_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_11_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_12_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_13_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_14_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer5_out_15_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_0_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_1_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_2_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_3_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_4_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_5_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_6_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_7_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_8_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_9_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_10_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_11_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_12_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_13_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_14_V_empty_n.read() ^ 
  ap_const_logic_1) & (layer7_out_15_V_empty_n.read() ^ 
  ap_const_logic_1));
}

void myproject::thread_ap_ready() {
    ap_ready = dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready.read();
}

void myproject::thread_ap_sync_channel_write_layer2_out_0_V() {
    ap_sync_channel_write_layer2_out_0_V = ((ap_channel_done_layer2_out_0_V.read() & 
  layer2_out_0_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_0_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_10_V() {
    ap_sync_channel_write_layer2_out_10_V = ((ap_channel_done_layer2_out_10_V.read() & 
  layer2_out_10_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_10_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_11_V() {
    ap_sync_channel_write_layer2_out_11_V = ((ap_channel_done_layer2_out_11_V.read() & 
  layer2_out_11_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_11_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_12_V() {
    ap_sync_channel_write_layer2_out_12_V = ((ap_channel_done_layer2_out_12_V.read() & 
  layer2_out_12_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_12_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_13_V() {
    ap_sync_channel_write_layer2_out_13_V = ((ap_channel_done_layer2_out_13_V.read() & 
  layer2_out_13_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_13_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_14_V() {
    ap_sync_channel_write_layer2_out_14_V = ((ap_channel_done_layer2_out_14_V.read() & 
  layer2_out_14_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_14_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_15_V() {
    ap_sync_channel_write_layer2_out_15_V = ((ap_channel_done_layer2_out_15_V.read() & 
  layer2_out_15_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_15_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_16_V() {
    ap_sync_channel_write_layer2_out_16_V = ((ap_channel_done_layer2_out_16_V.read() & 
  layer2_out_16_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_16_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_17_V() {
    ap_sync_channel_write_layer2_out_17_V = ((ap_channel_done_layer2_out_17_V.read() & 
  layer2_out_17_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_17_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_18_V() {
    ap_sync_channel_write_layer2_out_18_V = ((ap_channel_done_layer2_out_18_V.read() & 
  layer2_out_18_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_18_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_19_V() {
    ap_sync_channel_write_layer2_out_19_V = ((ap_channel_done_layer2_out_19_V.read() & 
  layer2_out_19_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_19_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_1_V() {
    ap_sync_channel_write_layer2_out_1_V = ((ap_channel_done_layer2_out_1_V.read() & 
  layer2_out_1_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_1_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_20_V() {
    ap_sync_channel_write_layer2_out_20_V = ((ap_channel_done_layer2_out_20_V.read() & 
  layer2_out_20_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_20_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_21_V() {
    ap_sync_channel_write_layer2_out_21_V = ((ap_channel_done_layer2_out_21_V.read() & 
  layer2_out_21_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_21_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_22_V() {
    ap_sync_channel_write_layer2_out_22_V = ((ap_channel_done_layer2_out_22_V.read() & 
  layer2_out_22_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_22_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_23_V() {
    ap_sync_channel_write_layer2_out_23_V = ((ap_channel_done_layer2_out_23_V.read() & 
  layer2_out_23_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_23_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_24_V() {
    ap_sync_channel_write_layer2_out_24_V = ((ap_channel_done_layer2_out_24_V.read() & 
  layer2_out_24_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_24_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_25_V() {
    ap_sync_channel_write_layer2_out_25_V = ((ap_channel_done_layer2_out_25_V.read() & 
  layer2_out_25_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_25_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_26_V() {
    ap_sync_channel_write_layer2_out_26_V = ((ap_channel_done_layer2_out_26_V.read() & 
  layer2_out_26_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_26_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_27_V() {
    ap_sync_channel_write_layer2_out_27_V = ((ap_channel_done_layer2_out_27_V.read() & 
  layer2_out_27_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_27_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_28_V() {
    ap_sync_channel_write_layer2_out_28_V = ((ap_channel_done_layer2_out_28_V.read() & 
  layer2_out_28_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_28_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_29_V() {
    ap_sync_channel_write_layer2_out_29_V = ((ap_channel_done_layer2_out_29_V.read() & 
  layer2_out_29_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_29_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_2_V() {
    ap_sync_channel_write_layer2_out_2_V = ((ap_channel_done_layer2_out_2_V.read() & 
  layer2_out_2_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_2_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_30_V() {
    ap_sync_channel_write_layer2_out_30_V = ((ap_channel_done_layer2_out_30_V.read() & 
  layer2_out_30_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_30_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_31_V() {
    ap_sync_channel_write_layer2_out_31_V = ((ap_channel_done_layer2_out_31_V.read() & 
  layer2_out_31_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_31_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_3_V() {
    ap_sync_channel_write_layer2_out_3_V = ((ap_channel_done_layer2_out_3_V.read() & 
  layer2_out_3_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_3_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_4_V() {
    ap_sync_channel_write_layer2_out_4_V = ((ap_channel_done_layer2_out_4_V.read() & 
  layer2_out_4_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_4_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_5_V() {
    ap_sync_channel_write_layer2_out_5_V = ((ap_channel_done_layer2_out_5_V.read() & 
  layer2_out_5_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_5_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_6_V() {
    ap_sync_channel_write_layer2_out_6_V = ((ap_channel_done_layer2_out_6_V.read() & 
  layer2_out_6_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_6_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_7_V() {
    ap_sync_channel_write_layer2_out_7_V = ((ap_channel_done_layer2_out_7_V.read() & 
  layer2_out_7_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_7_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_8_V() {
    ap_sync_channel_write_layer2_out_8_V = ((ap_channel_done_layer2_out_8_V.read() & 
  layer2_out_8_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_8_V.read());
}

void myproject::thread_ap_sync_channel_write_layer2_out_9_V() {
    ap_sync_channel_write_layer2_out_9_V = ((ap_channel_done_layer2_out_9_V.read() & 
  layer2_out_9_V_full_n.read()) | ap_sync_reg_channel_write_layer2_out_9_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_0_V() {
    ap_sync_channel_write_layer4_out_0_V = ((ap_channel_done_layer4_out_0_V.read() & 
  layer4_out_0_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_0_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_10_V() {
    ap_sync_channel_write_layer4_out_10_V = ((ap_channel_done_layer4_out_10_V.read() & 
  layer4_out_10_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_10_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_11_V() {
    ap_sync_channel_write_layer4_out_11_V = ((ap_channel_done_layer4_out_11_V.read() & 
  layer4_out_11_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_11_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_12_V() {
    ap_sync_channel_write_layer4_out_12_V = ((ap_channel_done_layer4_out_12_V.read() & 
  layer4_out_12_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_12_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_13_V() {
    ap_sync_channel_write_layer4_out_13_V = ((ap_channel_done_layer4_out_13_V.read() & 
  layer4_out_13_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_13_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_14_V() {
    ap_sync_channel_write_layer4_out_14_V = ((ap_channel_done_layer4_out_14_V.read() & 
  layer4_out_14_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_14_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_15_V() {
    ap_sync_channel_write_layer4_out_15_V = ((ap_channel_done_layer4_out_15_V.read() & 
  layer4_out_15_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_15_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_16_V() {
    ap_sync_channel_write_layer4_out_16_V = ((ap_channel_done_layer4_out_16_V.read() & 
  layer4_out_16_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_16_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_17_V() {
    ap_sync_channel_write_layer4_out_17_V = ((ap_channel_done_layer4_out_17_V.read() & 
  layer4_out_17_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_17_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_18_V() {
    ap_sync_channel_write_layer4_out_18_V = ((ap_channel_done_layer4_out_18_V.read() & 
  layer4_out_18_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_18_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_19_V() {
    ap_sync_channel_write_layer4_out_19_V = ((ap_channel_done_layer4_out_19_V.read() & 
  layer4_out_19_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_19_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_1_V() {
    ap_sync_channel_write_layer4_out_1_V = ((ap_channel_done_layer4_out_1_V.read() & 
  layer4_out_1_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_1_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_20_V() {
    ap_sync_channel_write_layer4_out_20_V = ((ap_channel_done_layer4_out_20_V.read() & 
  layer4_out_20_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_20_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_21_V() {
    ap_sync_channel_write_layer4_out_21_V = ((ap_channel_done_layer4_out_21_V.read() & 
  layer4_out_21_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_21_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_22_V() {
    ap_sync_channel_write_layer4_out_22_V = ((ap_channel_done_layer4_out_22_V.read() & 
  layer4_out_22_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_22_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_23_V() {
    ap_sync_channel_write_layer4_out_23_V = ((ap_channel_done_layer4_out_23_V.read() & 
  layer4_out_23_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_23_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_24_V() {
    ap_sync_channel_write_layer4_out_24_V = ((ap_channel_done_layer4_out_24_V.read() & 
  layer4_out_24_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_24_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_25_V() {
    ap_sync_channel_write_layer4_out_25_V = ((ap_channel_done_layer4_out_25_V.read() & 
  layer4_out_25_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_25_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_26_V() {
    ap_sync_channel_write_layer4_out_26_V = ((ap_channel_done_layer4_out_26_V.read() & 
  layer4_out_26_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_26_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_27_V() {
    ap_sync_channel_write_layer4_out_27_V = ((ap_channel_done_layer4_out_27_V.read() & 
  layer4_out_27_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_27_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_28_V() {
    ap_sync_channel_write_layer4_out_28_V = ((ap_channel_done_layer4_out_28_V.read() & 
  layer4_out_28_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_28_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_29_V() {
    ap_sync_channel_write_layer4_out_29_V = ((ap_channel_done_layer4_out_29_V.read() & 
  layer4_out_29_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_29_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_2_V() {
    ap_sync_channel_write_layer4_out_2_V = ((ap_channel_done_layer4_out_2_V.read() & 
  layer4_out_2_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_2_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_30_V() {
    ap_sync_channel_write_layer4_out_30_V = ((ap_channel_done_layer4_out_30_V.read() & 
  layer4_out_30_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_30_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_31_V() {
    ap_sync_channel_write_layer4_out_31_V = ((ap_channel_done_layer4_out_31_V.read() & 
  layer4_out_31_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_31_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_3_V() {
    ap_sync_channel_write_layer4_out_3_V = ((ap_channel_done_layer4_out_3_V.read() & 
  layer4_out_3_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_3_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_4_V() {
    ap_sync_channel_write_layer4_out_4_V = ((ap_channel_done_layer4_out_4_V.read() & 
  layer4_out_4_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_4_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_5_V() {
    ap_sync_channel_write_layer4_out_5_V = ((ap_channel_done_layer4_out_5_V.read() & 
  layer4_out_5_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_5_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_6_V() {
    ap_sync_channel_write_layer4_out_6_V = ((ap_channel_done_layer4_out_6_V.read() & 
  layer4_out_6_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_6_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_7_V() {
    ap_sync_channel_write_layer4_out_7_V = ((ap_channel_done_layer4_out_7_V.read() & 
  layer4_out_7_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_7_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_8_V() {
    ap_sync_channel_write_layer4_out_8_V = ((ap_channel_done_layer4_out_8_V.read() & 
  layer4_out_8_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_8_V.read());
}

void myproject::thread_ap_sync_channel_write_layer4_out_9_V() {
    ap_sync_channel_write_layer4_out_9_V = ((ap_channel_done_layer4_out_9_V.read() & 
  layer4_out_9_V_full_n.read()) | ap_sync_reg_channel_write_layer4_out_9_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_0_V() {
    ap_sync_channel_write_layer5_out_0_V = ((ap_channel_done_layer5_out_0_V.read() & 
  layer5_out_0_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_0_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_10_V() {
    ap_sync_channel_write_layer5_out_10_V = ((ap_channel_done_layer5_out_10_V.read() & 
  layer5_out_10_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_10_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_11_V() {
    ap_sync_channel_write_layer5_out_11_V = ((ap_channel_done_layer5_out_11_V.read() & 
  layer5_out_11_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_11_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_12_V() {
    ap_sync_channel_write_layer5_out_12_V = ((ap_channel_done_layer5_out_12_V.read() & 
  layer5_out_12_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_12_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_13_V() {
    ap_sync_channel_write_layer5_out_13_V = ((ap_channel_done_layer5_out_13_V.read() & 
  layer5_out_13_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_13_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_14_V() {
    ap_sync_channel_write_layer5_out_14_V = ((ap_channel_done_layer5_out_14_V.read() & 
  layer5_out_14_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_14_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_15_V() {
    ap_sync_channel_write_layer5_out_15_V = ((ap_channel_done_layer5_out_15_V.read() & 
  layer5_out_15_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_15_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_1_V() {
    ap_sync_channel_write_layer5_out_1_V = ((ap_channel_done_layer5_out_1_V.read() & 
  layer5_out_1_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_1_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_2_V() {
    ap_sync_channel_write_layer5_out_2_V = ((ap_channel_done_layer5_out_2_V.read() & 
  layer5_out_2_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_2_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_3_V() {
    ap_sync_channel_write_layer5_out_3_V = ((ap_channel_done_layer5_out_3_V.read() & 
  layer5_out_3_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_3_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_4_V() {
    ap_sync_channel_write_layer5_out_4_V = ((ap_channel_done_layer5_out_4_V.read() & 
  layer5_out_4_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_4_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_5_V() {
    ap_sync_channel_write_layer5_out_5_V = ((ap_channel_done_layer5_out_5_V.read() & 
  layer5_out_5_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_5_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_6_V() {
    ap_sync_channel_write_layer5_out_6_V = ((ap_channel_done_layer5_out_6_V.read() & 
  layer5_out_6_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_6_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_7_V() {
    ap_sync_channel_write_layer5_out_7_V = ((ap_channel_done_layer5_out_7_V.read() & 
  layer5_out_7_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_7_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_8_V() {
    ap_sync_channel_write_layer5_out_8_V = ((ap_channel_done_layer5_out_8_V.read() & 
  layer5_out_8_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_8_V.read());
}

void myproject::thread_ap_sync_channel_write_layer5_out_9_V() {
    ap_sync_channel_write_layer5_out_9_V = ((ap_channel_done_layer5_out_9_V.read() & 
  layer5_out_9_V_full_n.read()) | ap_sync_reg_channel_write_layer5_out_9_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_0_V() {
    ap_sync_channel_write_layer7_out_0_V = ((ap_channel_done_layer7_out_0_V.read() & 
  layer7_out_0_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_0_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_10_V() {
    ap_sync_channel_write_layer7_out_10_V = ((ap_channel_done_layer7_out_10_V.read() & 
  layer7_out_10_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_10_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_11_V() {
    ap_sync_channel_write_layer7_out_11_V = ((ap_channel_done_layer7_out_11_V.read() & 
  layer7_out_11_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_11_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_12_V() {
    ap_sync_channel_write_layer7_out_12_V = ((ap_channel_done_layer7_out_12_V.read() & 
  layer7_out_12_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_12_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_13_V() {
    ap_sync_channel_write_layer7_out_13_V = ((ap_channel_done_layer7_out_13_V.read() & 
  layer7_out_13_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_13_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_14_V() {
    ap_sync_channel_write_layer7_out_14_V = ((ap_channel_done_layer7_out_14_V.read() & 
  layer7_out_14_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_14_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_15_V() {
    ap_sync_channel_write_layer7_out_15_V = ((ap_channel_done_layer7_out_15_V.read() & 
  layer7_out_15_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_15_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_1_V() {
    ap_sync_channel_write_layer7_out_1_V = ((ap_channel_done_layer7_out_1_V.read() & 
  layer7_out_1_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_1_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_2_V() {
    ap_sync_channel_write_layer7_out_2_V = ((ap_channel_done_layer7_out_2_V.read() & 
  layer7_out_2_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_2_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_3_V() {
    ap_sync_channel_write_layer7_out_3_V = ((ap_channel_done_layer7_out_3_V.read() & 
  layer7_out_3_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_3_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_4_V() {
    ap_sync_channel_write_layer7_out_4_V = ((ap_channel_done_layer7_out_4_V.read() & 
  layer7_out_4_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_4_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_5_V() {
    ap_sync_channel_write_layer7_out_5_V = ((ap_channel_done_layer7_out_5_V.read() & 
  layer7_out_5_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_5_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_6_V() {
    ap_sync_channel_write_layer7_out_6_V = ((ap_channel_done_layer7_out_6_V.read() & 
  layer7_out_6_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_6_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_7_V() {
    ap_sync_channel_write_layer7_out_7_V = ((ap_channel_done_layer7_out_7_V.read() & 
  layer7_out_7_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_7_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_8_V() {
    ap_sync_channel_write_layer7_out_8_V = ((ap_channel_done_layer7_out_8_V.read() & 
  layer7_out_8_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_8_V.read());
}

void myproject::thread_ap_sync_channel_write_layer7_out_9_V() {
    ap_sync_channel_write_layer7_out_9_V = ((ap_channel_done_layer7_out_9_V.read() & 
  layer7_out_9_V_full_n.read()) | ap_sync_reg_channel_write_layer7_out_9_V.read());
}

void myproject::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void myproject::thread_ap_sync_done() {
    ap_sync_done = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done.read();
}

void myproject::thread_ap_sync_ready() {
    ap_sync_ready = dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready.read();
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue = (ap_sync_channel_write_layer5_out_15_V.read() & ap_sync_channel_write_layer5_out_14_V.read() & ap_sync_channel_write_layer5_out_13_V.read() & ap_sync_channel_write_layer5_out_12_V.read() & ap_sync_channel_write_layer5_out_11_V.read() & ap_sync_channel_write_layer5_out_10_V.read() & ap_sync_channel_write_layer5_out_9_V.read() & ap_sync_channel_write_layer5_out_8_V.read() & ap_sync_channel_write_layer5_out_7_V.read() & ap_sync_channel_write_layer5_out_6_V.read() & ap_sync_channel_write_layer5_out_5_V.read() & ap_sync_channel_write_layer5_out_4_V.read() & ap_sync_channel_write_layer5_out_3_V.read() & ap_sync_channel_write_layer5_out_2_V.read() & ap_sync_channel_write_layer5_out_1_V.read() & ap_sync_channel_write_layer5_out_0_V.read());
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start = (layer4_out_0_V_empty_n.read() & layer4_out_1_V_empty_n.read() & layer4_out_2_V_empty_n.read() & layer4_out_3_V_empty_n.read() & layer4_out_4_V_empty_n.read() & layer4_out_5_V_empty_n.read() & layer4_out_6_V_empty_n.read() & layer4_out_7_V_empty_n.read() & layer4_out_8_V_empty_n.read() & layer4_out_9_V_empty_n.read() & layer4_out_10_V_empty_n.read() & layer4_out_11_V_empty_n.read() & layer4_out_12_V_empty_n.read() & layer4_out_13_V_empty_n.read() & layer4_out_14_V_empty_n.read() & layer4_out_15_V_empty_n.read() & layer4_out_16_V_empty_n.read() & layer4_out_17_V_empty_n.read() & layer4_out_18_V_empty_n.read() & layer4_out_19_V_empty_n.read() & layer4_out_20_V_empty_n.read() & layer4_out_21_V_empty_n.read() & layer4_out_22_V_empty_n.read() & layer4_out_23_V_empty_n.read() & layer4_out_24_V_empty_n.read() & layer4_out_25_V_empty_n.read() & layer4_out_26_V_empty_n.read() & layer4_out_27_V_empty_n.read() & layer4_out_28_V_empty_n.read() & layer4_out_29_V_empty_n.read() & layer4_out_30_V_empty_n.read() & layer4_out_31_V_empty_n.read());
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n = ap_const_logic_1;
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write = ap_const_logic_0;
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue = ap_const_logic_1;
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start = (layer7_out_0_V_empty_n.read() & layer7_out_1_V_empty_n.read() & layer7_out_2_V_empty_n.read() & layer7_out_3_V_empty_n.read() & layer7_out_4_V_empty_n.read() & layer7_out_5_V_empty_n.read() & layer7_out_6_V_empty_n.read() & layer7_out_7_V_empty_n.read() & layer7_out_8_V_empty_n.read() & layer7_out_9_V_empty_n.read() & layer7_out_10_V_empty_n.read() & layer7_out_11_V_empty_n.read() & layer7_out_12_V_empty_n.read() & layer7_out_13_V_empty_n.read() & layer7_out_14_V_empty_n.read() & layer7_out_15_V_empty_n.read());
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n = ap_const_logic_1;
}

void myproject::thread_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write() {
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write = ap_const_logic_0;
}

void myproject::thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue() {
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue = (ap_sync_channel_write_layer2_out_31_V.read() & ap_sync_channel_write_layer2_out_30_V.read() & ap_sync_channel_write_layer2_out_29_V.read() & ap_sync_channel_write_layer2_out_28_V.read() & ap_sync_channel_write_layer2_out_27_V.read() & ap_sync_channel_write_layer2_out_26_V.read() & ap_sync_channel_write_layer2_out_25_V.read() & ap_sync_channel_write_layer2_out_24_V.read() & ap_sync_channel_write_layer2_out_23_V.read() & ap_sync_channel_write_layer2_out_22_V.read() & ap_sync_channel_write_layer2_out_21_V.read() & ap_sync_channel_write_layer2_out_20_V.read() & ap_sync_channel_write_layer2_out_19_V.read() & ap_sync_channel_write_layer2_out_18_V.read() & ap_sync_channel_write_layer2_out_17_V.read() & ap_sync_channel_write_layer2_out_16_V.read() & ap_sync_channel_write_layer2_out_15_V.read() & ap_sync_channel_write_layer2_out_14_V.read() & ap_sync_channel_write_layer2_out_13_V.read() & ap_sync_channel_write_layer2_out_12_V.read() & ap_sync_channel_write_layer2_out_11_V.read() & ap_sync_channel_write_layer2_out_10_V.read() & ap_sync_channel_write_layer2_out_9_V.read() & ap_sync_channel_write_layer2_out_8_V.read() & ap_sync_channel_write_layer2_out_7_V.read() & ap_sync_channel_write_layer2_out_6_V.read() & ap_sync_channel_write_layer2_out_5_V.read() & ap_sync_channel_write_layer2_out_4_V.read() & ap_sync_channel_write_layer2_out_3_V.read() & ap_sync_channel_write_layer2_out_2_V.read() & ap_sync_channel_write_layer2_out_1_V.read() & ap_sync_channel_write_layer2_out_0_V.read());
}

void myproject::thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start() {
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start = ap_start.read();
}

void myproject::thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n() {
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n = ap_const_logic_1;
}

void myproject::thread_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write() {
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write = ap_const_logic_0;
}

void myproject::thread_layer8_out_0_V() {
    layer8_out_0_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V.read();
}

void myproject::thread_layer8_out_0_V_ap_vld() {
    layer8_out_0_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld.read();
}

void myproject::thread_layer8_out_1_V() {
    layer8_out_1_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V.read();
}

void myproject::thread_layer8_out_1_V_ap_vld() {
    layer8_out_1_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld.read();
}

void myproject::thread_layer8_out_2_V() {
    layer8_out_2_V = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V.read();
}

void myproject::thread_layer8_out_2_V_ap_vld() {
    layer8_out_2_V_ap_vld = dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld.read();
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_31_V.read() & ap_sync_channel_write_layer4_out_30_V.read() & ap_sync_channel_write_layer4_out_29_V.read() & ap_sync_channel_write_layer4_out_28_V.read() & ap_sync_channel_write_layer4_out_27_V.read() & ap_sync_channel_write_layer4_out_26_V.read() & ap_sync_channel_write_layer4_out_25_V.read() & ap_sync_channel_write_layer4_out_24_V.read() & ap_sync_channel_write_layer4_out_23_V.read() & ap_sync_channel_write_layer4_out_22_V.read() & ap_sync_channel_write_layer4_out_21_V.read() & ap_sync_channel_write_layer4_out_20_V.read() & ap_sync_channel_write_layer4_out_19_V.read() & ap_sync_channel_write_layer4_out_18_V.read() & ap_sync_channel_write_layer4_out_17_V.read() & ap_sync_channel_write_layer4_out_16_V.read() & ap_sync_channel_write_layer4_out_15_V.read() & ap_sync_channel_write_layer4_out_14_V.read() & ap_sync_channel_write_layer4_out_13_V.read() & ap_sync_channel_write_layer4_out_12_V.read() & ap_sync_channel_write_layer4_out_11_V.read() & ap_sync_channel_write_layer4_out_10_V.read() & ap_sync_channel_write_layer4_out_9_V.read() & ap_sync_channel_write_layer4_out_8_V.read() & ap_sync_channel_write_layer4_out_7_V.read() & ap_sync_channel_write_layer4_out_6_V.read() & ap_sync_channel_write_layer4_out_5_V.read() & ap_sync_channel_write_layer4_out_4_V.read() & ap_sync_channel_write_layer4_out_3_V.read() & ap_sync_channel_write_layer4_out_2_V.read() & ap_sync_channel_write_layer4_out_1_V.read() & ap_sync_channel_write_layer4_out_0_V.read());
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start = (layer2_out_0_V_empty_n.read() & layer2_out_1_V_empty_n.read() & layer2_out_2_V_empty_n.read() & layer2_out_3_V_empty_n.read() & layer2_out_4_V_empty_n.read() & layer2_out_5_V_empty_n.read() & layer2_out_6_V_empty_n.read() & layer2_out_7_V_empty_n.read() & layer2_out_8_V_empty_n.read() & layer2_out_9_V_empty_n.read() & layer2_out_10_V_empty_n.read() & layer2_out_11_V_empty_n.read() & layer2_out_12_V_empty_n.read() & layer2_out_13_V_empty_n.read() & layer2_out_14_V_empty_n.read() & layer2_out_15_V_empty_n.read() & layer2_out_16_V_empty_n.read() & layer2_out_17_V_empty_n.read() & layer2_out_18_V_empty_n.read() & layer2_out_19_V_empty_n.read() & layer2_out_20_V_empty_n.read() & layer2_out_21_V_empty_n.read() & layer2_out_22_V_empty_n.read() & layer2_out_23_V_empty_n.read() & layer2_out_24_V_empty_n.read() & layer2_out_25_V_empty_n.read() & layer2_out_26_V_empty_n.read() & layer2_out_27_V_empty_n.read() & layer2_out_28_V_empty_n.read() & layer2_out_29_V_empty_n.read() & layer2_out_30_V_empty_n.read() & layer2_out_31_V_empty_n.read());
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_full_n = ap_const_logic_1;
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_start_write = ap_const_logic_0;
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_15_V.read() & ap_sync_channel_write_layer7_out_14_V.read() & ap_sync_channel_write_layer7_out_13_V.read() & ap_sync_channel_write_layer7_out_12_V.read() & ap_sync_channel_write_layer7_out_11_V.read() & ap_sync_channel_write_layer7_out_10_V.read() & ap_sync_channel_write_layer7_out_9_V.read() & ap_sync_channel_write_layer7_out_8_V.read() & ap_sync_channel_write_layer7_out_7_V.read() & ap_sync_channel_write_layer7_out_6_V.read() & ap_sync_channel_write_layer7_out_5_V.read() & ap_sync_channel_write_layer7_out_4_V.read() & ap_sync_channel_write_layer7_out_3_V.read() & ap_sync_channel_write_layer7_out_2_V.read() & ap_sync_channel_write_layer7_out_1_V.read() & ap_sync_channel_write_layer7_out_0_V.read());
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start = (layer5_out_0_V_empty_n.read() & layer5_out_1_V_empty_n.read() & layer5_out_2_V_empty_n.read() & layer5_out_3_V_empty_n.read() & layer5_out_4_V_empty_n.read() & layer5_out_5_V_empty_n.read() & layer5_out_6_V_empty_n.read() & layer5_out_7_V_empty_n.read() & layer5_out_8_V_empty_n.read() & layer5_out_9_V_empty_n.read() & layer5_out_10_V_empty_n.read() & layer5_out_11_V_empty_n.read() & layer5_out_12_V_empty_n.read() & layer5_out_13_V_empty_n.read() & layer5_out_14_V_empty_n.read() & layer5_out_15_V_empty_n.read());
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_full_n = ap_const_logic_1;
}

void myproject::thread_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write() {
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_start_write = ap_const_logic_0;
}

void myproject::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"inputs_V\" :  \"" << inputs_V.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"layer8_out_0_V\" :  \"" << layer8_out_0_V.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"layer8_out_1_V\" :  \"" << layer8_out_1_V.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"layer8_out_2_V\" :  \"" << layer8_out_2_V.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"inputs_V_ap_vld\" :  \"" << inputs_V_ap_vld.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"layer8_out_0_V_ap_vld\" :  \"" << layer8_out_0_V_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"layer8_out_1_V_ap_vld\" :  \"" << layer8_out_1_V_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"layer8_out_2_V_ap_vld\" :  \"" << layer8_out_2_V_ap_vld.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

