Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 16:13:24 2025
| Host         : LAPTOP-5T5HCTG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
TIMING-18  Warning   Missing input or output delay                              39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.321        0.000                      0                 1023        0.091        0.000                      0                 1023       48.750        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              60.321        0.000                      0                 1023        0.091        0.000                      0                 1023       48.750        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       60.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.321ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        39.434ns  (logic 10.052ns (25.490%)  route 29.382ns (74.510%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=23 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.842    41.568    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    41.894 r  game_data_path/game_cu/D_check_boundary_q[31]_i_11/O
                         net (fo=3, routed)           0.910    42.804    game_data_path/game_cu/D_check_boundary_q[31]_i_11_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    42.928 r  game_data_path/game_cu/D_check_boundary_q[31]_i_3/O
                         net (fo=1, routed)           0.615    43.543    game_data_path/game_cu/D_check_boundary_q[31]_i_3_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    43.667 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=3, routed)           0.976    44.642    game_data_path/game_regfile/M_game_alu_out[31]
    SLICE_X53Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)       -0.105   104.964    game_data_path/game_regfile/D_check_boundary_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.964    
                         arrival time                         -44.642    
  -------------------------------------------------------------------
                         slack                                 60.321    

Slack (MET) :             60.802ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.951ns  (logic 10.282ns (26.398%)  route 28.669ns (73.602%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=25 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.852    41.578    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.352    41.930 r  game_data_path/game_cu/D_check_boundary_q[31]_i_18/O
                         net (fo=3, routed)           0.688    42.618    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.328    42.946 r  game_data_path/game_cu/D_check_boundary_q[30]_i_2/O
                         net (fo=1, routed)           0.446    43.392    game_data_path/game_cu/D_check_boundary_q[30]_i_2_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124    43.516 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=3, routed)           0.643    44.159    game_data_path/game_regfile/M_game_alu_out[30]
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.108   104.961    game_data_path/game_regfile/D_bullet_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.961    
                         arrival time                         -44.159    
  -------------------------------------------------------------------
                         slack                                 60.802    

Slack (MET) :             60.817ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.977ns  (logic 10.052ns (25.790%)  route 28.925ns (74.210%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=23 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.842    41.568    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    41.894 r  game_data_path/game_cu/D_check_boundary_q[31]_i_11/O
                         net (fo=3, routed)           0.910    42.804    game_data_path/game_cu/D_check_boundary_q[31]_i_11_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    42.928 r  game_data_path/game_cu/D_check_boundary_q[31]_i_3/O
                         net (fo=1, routed)           0.615    43.543    game_data_path/game_cu/D_check_boundary_q[31]_i_3_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    43.667 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=3, routed)           0.518    44.185    game_data_path/game_regfile/M_game_alu_out[31]
    SLICE_X51Y56         FDRE                                         r  game_data_path/game_regfile/D_temp_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  game_data_path/game_regfile/D_temp_reg_q_reg[31]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)       -0.067   105.002    game_data_path/game_regfile/D_temp_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.002    
                         arrival time                         -44.185    
  -------------------------------------------------------------------
                         slack                                 60.817    

Slack (MET) :             60.900ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.891ns  (logic 10.052ns (25.846%)  route 28.839ns (74.154%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=23 LUT6=10)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.842    41.568    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.326    41.894 r  game_data_path/game_cu/D_check_boundary_q[31]_i_11/O
                         net (fo=3, routed)           0.910    42.804    game_data_path/game_cu/D_check_boundary_q[31]_i_11_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I3_O)        0.124    42.928 r  game_data_path/game_cu/D_check_boundary_q[31]_i_3/O
                         net (fo=1, routed)           0.615    43.543    game_data_path/game_cu/D_check_boundary_q[31]_i_3_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    43.667 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=3, routed)           0.433    44.099    game_data_path/game_regfile/M_game_alu_out[31]
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.069   105.000    game_data_path/game_regfile/D_bullet_active_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -44.099    
  -------------------------------------------------------------------
                         slack                                 60.900    

Slack (MET) :             60.921ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.871ns  (logic 10.282ns (26.451%)  route 28.589ns (73.549%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=25 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.852    41.578    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.352    41.930 r  game_data_path/game_cu/D_check_boundary_q[31]_i_18/O
                         net (fo=3, routed)           0.688    42.618    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.328    42.946 r  game_data_path/game_cu/D_check_boundary_q[30]_i_2/O
                         net (fo=1, routed)           0.446    43.392    game_data_path/game_cu/D_check_boundary_q[30]_i_2_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124    43.516 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=3, routed)           0.563    44.079    game_data_path/game_regfile/M_game_alu_out[30]
    SLICE_X51Y57         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X51Y57         FDRE (Setup_fdre_C_D)       -0.067   105.001    game_data_path/game_regfile/D_check_boundary_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.001    
                         arrival time                         -44.079    
  -------------------------------------------------------------------
                         slack                                 60.921    

Slack (MET) :             60.928ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.888ns  (logic 10.282ns (26.440%)  route 28.606ns (73.560%))
  Logic Levels:           35  (LUT3=1 LUT4=1 LUT5=25 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.852    41.578    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.352    41.930 r  game_data_path/game_cu/D_check_boundary_q[31]_i_18/O
                         net (fo=3, routed)           0.688    42.618    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X48Y56         LUT5 (Prop_lut5_I0_O)        0.328    42.946 r  game_data_path/game_cu/D_check_boundary_q[30]_i_2/O
                         net (fo=1, routed)           0.446    43.392    game_data_path/game_cu/D_check_boundary_q[30]_i_2_n_0
    SLICE_X50Y55         LUT6 (Prop_lut6_I0_O)        0.124    43.516 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=3, routed)           0.580    44.096    game_data_path/game_regfile/M_game_alu_out[30]
    SLICE_X50Y55         FDRE                                         r  game_data_path/game_regfile/D_temp_reg_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  game_data_path/game_regfile/D_temp_reg_q_reg[30]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X50Y55         FDRE (Setup_fdre_C_D)       -0.045   105.024    game_data_path/game_regfile/D_temp_reg_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.024    
                         arrival time                         -44.096    
  -------------------------------------------------------------------
                         slack                                 60.928    

Slack (MET) :             61.803ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.955ns  (logic 9.928ns (26.158%)  route 28.027ns (73.842%))
  Logic Levels:           34  (LUT3=1 LUT4=1 LUT5=24 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.852    41.578    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.326    41.904 r  game_data_path/game_cu/D_check_boundary_q[29]_i_2/O
                         net (fo=1, routed)           0.543    42.447    game_data_path/game_cu/D_check_boundary_q[29]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    42.571 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=3, routed)           0.591    43.163    game_data_path/game_regfile/M_game_alu_out[29]
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.103   104.966    game_data_path/game_regfile/D_bullet_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -43.163    
  -------------------------------------------------------------------
                         slack                                 61.803    

Slack (MET) :             62.063ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.716ns  (logic 9.928ns (26.323%)  route 27.788ns (73.677%))
  Logic Levels:           34  (LUT3=1 LUT4=1 LUT5=24 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.354    40.727 r  game_data_path/game_cu/D_check_boundary_q[29]_i_5/O
                         net (fo=6, routed)           0.852    41.578    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X46Y56         LUT5 (Prop_lut5_I0_O)        0.326    41.904 r  game_data_path/game_cu/D_check_boundary_q[29]_i_2/O
                         net (fo=1, routed)           0.543    42.447    game_data_path/game_cu/D_check_boundary_q[29]_i_2_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124    42.571 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=3, routed)           0.352    42.924    game_data_path/game_regfile/M_game_alu_out[29]
    SLICE_X49Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)       -0.081   104.987    game_data_path/game_regfile/D_check_boundary_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -42.924    
  -------------------------------------------------------------------
                         slack                                 62.063    

Slack (MET) :             62.248ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.509ns  (logic 9.574ns (25.524%)  route 27.935ns (74.476%))
  Logic Levels:           33  (LUT3=1 LUT4=1 LUT5=23 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.326    40.699 r  game_data_path/game_cu/D_check_boundary_q[28]_i_2/O
                         net (fo=1, routed)           1.041    41.740    game_data_path/game_cu/D_check_boundary_q[28]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124    41.864 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=3, routed)           0.854    42.717    game_data_path/game_regfile/M_game_alu_out[28]
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.442   104.846    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.103   104.966    game_data_path/game_regfile/D_bullet_active_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.966    
                         arrival time                         -42.717    
  -------------------------------------------------------------------
                         slack                                 62.248    

Slack (MET) :             62.476ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.316ns  (logic 9.574ns (25.656%)  route 27.742ns (74.344%))
  Logic Levels:           33  (LUT3=1 LUT4=1 LUT5=23 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.624     5.208    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.478     5.686 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=41, routed)          1.076     6.762    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X58Y56         LUT5 (Prop_lut5_I4_O)        0.321     7.083 r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q[3]_i_11/O
                         net (fo=35, routed)          1.252     8.335    game_data_path/game_regfile/FSM_sequential_D_game_fsm_q_reg[0]
    SLICE_X57Y55         LUT3 (Prop_lut3_I1_O)        0.354     8.689 f  game_data_path/game_regfile/FSM_sequential_D_game_fsm_q[3]_i_13/O
                         net (fo=4, routed)           0.825     9.514    game_data_path/game_cu/D_player_x_pos_q[3]_i_12_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.326     9.840 f  game_data_path/game_cu/D_player_x_pos_q[3]_i_22/O
                         net (fo=2, routed)           0.445    10.285    game_data_path/game_cu/D_player_x_pos_q[3]_i_22_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.409 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_9/O
                         net (fo=4, routed)           0.460    10.869    game_data_path/game_cu/D_player_x_pos_q[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    10.993 r  game_data_path/game_cu/D_player_x_pos_q[1]_i_3/O
                         net (fo=42, routed)          1.215    12.208    game_data_path/game_cu/M_game_alu_a[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.332 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_17/O
                         net (fo=4, routed)           0.840    13.172    game_data_path/game_cu/game_alu/multiplier/p_2260_in
    SLICE_X59Y54         LUT6 (Prop_lut6_I4_O)        0.124    13.296 r  game_data_path/game_cu/D_check_boundary_q[4]_i_5/O
                         net (fo=3, routed)           0.583    13.879    game_data_path/game_cu/game_alu/multiplier/p_2054_in
    SLICE_X59Y53         LUT4 (Prop_lut4_I2_O)        0.150    14.029 r  game_data_path/game_cu/D_check_boundary_q[5]_i_5/O
                         net (fo=6, routed)           0.899    14.928    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X60Y52         LUT5 (Prop_lut5_I0_O)        0.350    15.278 r  game_data_path/game_cu/D_check_boundary_q[6]_i_5/O
                         net (fo=5, routed)           0.820    16.098    game_data_path/game_cu/game_alu/multiplier/p_1967_in
    SLICE_X59Y52         LUT5 (Prop_lut5_I0_O)        0.356    16.454 r  game_data_path/game_cu/D_check_boundary_q[7]_i_5/O
                         net (fo=5, routed)           0.997    17.451    game_data_path/game_cu/game_alu/multiplier/p_1829_in
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.354    17.805 r  game_data_path/game_cu/D_check_boundary_q[8]_i_5/O
                         net (fo=5, routed)           0.941    18.746    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.354    19.100 r  game_data_path/game_cu/D_check_boundary_q[9]_i_5/O
                         net (fo=5, routed)           0.669    19.769    game_data_path/game_cu/game_alu/multiplier/p_1568_in
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.326    20.095 r  game_data_path/game_cu/D_check_boundary_q[10]_i_5/O
                         net (fo=5, routed)           1.041    21.136    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X54Y49         LUT5 (Prop_lut5_I0_O)        0.124    21.260 r  game_data_path/game_cu/D_check_boundary_q[11]_i_5/O
                         net (fo=5, routed)           0.595    21.855    game_data_path/game_cu/game_alu/multiplier/p_1327_in
    SLICE_X55Y48         LUT5 (Prop_lut5_I0_O)        0.150    22.005 r  game_data_path/game_cu/D_check_boundary_q[12]_i_5/O
                         net (fo=5, routed)           0.793    22.798    game_data_path/game_cu/game_alu/multiplier/p_1214_in
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.352    23.150 r  game_data_path/game_cu/D_check_boundary_q[13]_i_5/O
                         net (fo=5, routed)           0.690    23.839    game_data_path/game_cu/game_alu/multiplier/p_1106_in
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.354    24.193 r  game_data_path/game_cu/D_check_boundary_q[14]_i_5/O
                         net (fo=5, routed)           0.841    25.035    game_data_path/game_cu/game_alu/multiplier/p_1003_in
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.374    25.409 r  game_data_path/game_cu/D_check_boundary_q[15]_i_5/O
                         net (fo=5, routed)           0.905    26.314    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.326    26.640 r  game_data_path/game_cu/D_check_boundary_q[16]_i_9/O
                         net (fo=3, routed)           0.634    27.274    game_data_path/game_cu/game_alu/multiplier/p_726_in
    SLICE_X49Y50         LUT5 (Prop_lut5_I3_O)        0.150    27.424 r  game_data_path/game_cu/D_check_boundary_q[17]_i_5/O
                         net (fo=5, routed)           1.069    28.493    game_data_path/game_cu/game_alu/multiplier/p_724_in
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.354    28.847 r  game_data_path/game_cu/D_check_boundary_q[18]_i_5/O
                         net (fo=5, routed)           0.760    29.606    game_data_path/game_cu/game_alu/multiplier/p_641_in
    SLICE_X46Y50         LUT5 (Prop_lut5_I0_O)        0.350    29.956 r  game_data_path/game_cu/D_check_boundary_q[19]_i_5/O
                         net (fo=5, routed)           0.745    30.702    game_data_path/game_cu/game_alu/multiplier/p_563_in
    SLICE_X47Y51         LUT5 (Prop_lut5_I0_O)        0.354    31.056 r  game_data_path/game_cu/D_check_boundary_q[20]_i_5/O
                         net (fo=5, routed)           0.690    31.745    game_data_path/game_cu/game_alu/multiplier/p_490_in
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.350    32.095 r  game_data_path/game_cu/D_check_boundary_q[21]_i_5/O
                         net (fo=5, routed)           0.468    32.563    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.328    32.891 r  game_data_path/game_cu/D_check_boundary_q[22]_i_7/O
                         net (fo=4, routed)           0.825    33.716    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.152    33.868 r  game_data_path/game_cu/D_check_boundary_q[23]_i_5/O
                         net (fo=5, routed)           0.861    34.729    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.326    35.055 r  game_data_path/game_cu/D_check_boundary_q[24]_i_7/O
                         net (fo=4, routed)           0.964    36.019    game_data_path/game_cu/game_alu/multiplier/p_228_in
    SLICE_X44Y54         LUT5 (Prop_lut5_I2_O)        0.152    36.171 r  game_data_path/game_cu/D_check_boundary_q[25]_i_5/O
                         net (fo=5, routed)           0.689    36.861    game_data_path/game_cu/game_alu/multiplier/p_200_in
    SLICE_X45Y54         LUT5 (Prop_lut5_I0_O)        0.356    37.217 r  game_data_path/game_cu/D_check_boundary_q[26]_i_5/O
                         net (fo=5, routed)           0.980    38.196    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.353    38.549 r  game_data_path/game_cu/D_check_boundary_q[27]_i_5/O
                         net (fo=5, routed)           0.609    39.158    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.354    39.512 r  game_data_path/game_cu/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.860    40.373    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.326    40.699 r  game_data_path/game_cu/D_check_boundary_q[28]_i_2/O
                         net (fo=1, routed)           1.041    41.740    game_data_path/game_cu/D_check_boundary_q[28]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.124    41.864 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=3, routed)           0.661    42.524    game_data_path/game_regfile/M_game_alu_out[28]
    SLICE_X49Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.441   104.845    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)       -0.067   105.001    game_data_path/game_regfile/D_check_boundary_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.001    
                         arrival time                         -42.524    
  -------------------------------------------------------------------
                         slack                                 62.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_rst_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_update_request_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.231ns (49.404%)  route 0.237ns (50.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.596     1.540    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_rst_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  game_data_path/ram_mode/driver/D_rst_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.075     1.756    game_data_path/ram_mode/driver/D_rst_ctr_q_reg[2]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.801 f  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[7]_i_3/O
                         net (fo=5, routed)           0.161     1.962    game_data_path/ram_mode/driver/D_pixel_address_ctr_q[7]_i_3_n_0
    SLICE_X63Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.007 r  game_data_path/ram_mode/driver/D_update_request_q_i_1/O
                         net (fo=1, routed)           0.000     2.007    game_data_path/ram_mode/driver/D_update_request_q_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  game_data_path/ram_mode/driver/D_update_request_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.054    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_data_path/ram_mode/driver/D_update_request_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.900    game_data_path/ram_mode/driver/D_update_request_q_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_timer_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.567     1.511    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_data_path/game_regfile/D_bullet_timer_q_reg[3]/Q
                         net (fo=2, routed)           0.149     1.824    game_data_path/game_regfile/D_bullet_timer_q_reg[3]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  game_data_path/game_regfile/D_bullet_timer_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.869    game_data_path/game_regfile/D_bullet_timer_q[0]_i_3_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.978 r  game_data_path/game_regfile/D_bullet_timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    game_data_path/game_regfile/D_bullet_timer_q_reg[0]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.032 r  game_data_path/game_regfile/D_bullet_timer_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.032    game_data_path/game_regfile/D_bullet_timer_q_reg[4]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_data_path/game_regfile/D_bullet_timer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.039    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_6
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    game_data_path/bullet_slow_clk/D_ctr_q_reg[20]_i_1_n_7
    SLICE_X59Y51         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_timer_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.567     1.511    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_data_path/game_regfile/D_bullet_timer_q_reg[3]/Q
                         net (fo=2, routed)           0.149     1.824    game_data_path/game_regfile/D_bullet_timer_q_reg[3]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  game_data_path/game_regfile/D_bullet_timer_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.869    game_data_path/game_regfile/D_bullet_timer_q[0]_i_3_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.978 r  game_data_path/game_regfile/D_bullet_timer_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.979    game_data_path/game_regfile/D_bullet_timer_q_reg[0]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.045 r  game_data_path/game_regfile/D_bullet_timer_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.045    game_data_path/game_regfile/D_bullet_timer_q_reg[4]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    game_data_path/game_regfile/D_bullet_timer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/bullet_slow_clk/D_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.595     1.539    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.788    game_data_path/bullet_slow_clk/D_ctr_q_reg_n_0_[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    game_data_path/bullet_slow_clk/D_ctr_q_reg[12]_i_1__4_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    game_data_path/bullet_slow_clk/D_ctr_q_reg[16]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  game_data_path/bullet_slow_clk/D_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    game_data_path/bullet_slow_clk/D_ctr_q_reg[20]_i_1_n_5
    SLICE_X59Y51         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.863     2.052    game_data_path/bullet_slow_clk/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  game_data_path/bullet_slow_clk/D_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    game_data_path/bullet_slow_clk/D_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.914%)  route 0.347ns (65.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.596     1.540    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.347     2.027    game_data_path/ram_mode/driver/D_ctr_q[1]
    SLICE_X64Y50         LUT6 (Prop_lut6_I0_O)        0.045     2.072 r  game_data_path/ram_mode/driver/D_ctr_q[6]_i_2/O
                         net (fo=1, routed)           0.000     2.072    game_data_path/ram_mode/driver/D_ctr_q[6]_i_2_n_0
    SLICE_X64Y50         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.054    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.121     1.930    game_data_path/ram_mode/driver/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y56   btn_cond_blue_shoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y58   btn_cond_blue_shoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y58   btn_cond_blue_shoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y59   btn_cond_blue_shoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y59   btn_cond_blue_shoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y56   btn_cond_blue_shoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y56   btn_cond_blue_shoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y56   btn_cond_blue_shoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y57   btn_cond_blue_shoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y54   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.159ns (49.866%)  route 5.186ns (50.134%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 f  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  left_btn_IBUF_inst/O
                         net (fo=3, routed)           3.522     5.011    io_led[0]_OBUF[0]
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.135 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.664     6.799    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    10.345 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    10.345    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.961ns  (logic 5.162ns (51.827%)  route 4.798ns (48.173%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  right_btn_IBUF_inst/O
                         net (fo=3, routed)           3.134     4.624    io_led[0]_OBUF[4]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.748 r  io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.664     6.413    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548     9.961 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     9.961    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.171ns  (logic 5.041ns (54.961%)  route 4.131ns (45.039%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  right_btn_IBUF_inst/O
                         net (fo=3, routed)           4.131     5.621    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550     9.171 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     9.171    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 5.034ns (55.988%)  route 3.958ns (44.012%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  left_btn_IBUF_inst/O
                         net (fo=3, routed)           3.958     5.446    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546     8.992 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     8.992    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.741ns  (logic 1.503ns (54.822%)  route 1.239ns (45.178%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  left_btn_IBUF_inst/O
                         net (fo=3, routed)           1.239     1.495    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     2.741 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     2.741    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.509ns (52.584%)  route 1.361ns (47.416%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  right_btn_IBUF_inst/O
                         net (fo=3, routed)           1.361     1.619    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     2.870 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     2.870    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.135ns  (logic 1.552ns (49.496%)  route 1.583ns (50.504%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         0.258     0.258 f  right_btn_IBUF_inst/O
                         net (fo=3, routed)           1.252     1.510    io_led[0]_OBUF[4]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.555 r  io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.331     1.886    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.135 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.135    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.548ns (46.764%)  route 1.762ns (53.236%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 f  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  left_btn_IBUF_inst/O
                         net (fo=3, routed)           1.431     1.687    io_led[0]_OBUF[0]
    SLICE_X65Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.732 r  io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.331     2.064    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.310 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.310    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.696ns  (logic 4.746ns (44.372%)  route 5.950ns (55.628%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.627     5.211    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/Q
                         net (fo=5, routed)           1.010     6.640    game_data_path/ram_mode/ram/read_data_reg[1][7]
    SLICE_X63Y56         LUT5 (Prop_lut5_I4_O)        0.299     6.939 r  game_data_path/ram_mode/ram/data_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.966     7.904    game_data_path/ram_mode/ram/data_OBUF_inst_i_8_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.028 r  game_data_path/ram_mode/ram/data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.433     8.461    game_data_path/ram_mode/ram/data_OBUF_inst_i_7_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  game_data_path/ram_mode/ram/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.576     9.161    game_data_path/ram_mode/driver/data_OBUF_inst_i_1_1
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.124     9.285 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.111    10.395    game_data_path/ram_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X65Y49         LUT6 (Prop_lut6_I1_O)        0.124    10.519 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.856    12.375    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.907 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.907    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.447ns  (logic 4.427ns (42.378%)  route 6.020ns (57.622%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.626     5.210    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/Q
                         net (fo=28, routed)          1.149     6.877    game_data_path/ram_mode/ram/ram/D_bullet_last_addr_q_reg[0][1]
    SLICE_X65Y55         LUT4 (Prop_lut4_I1_O)        0.154     7.031 r  game_data_path/ram_mode/ram/ram/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.871    11.902    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.755    15.657 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.657    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.494ns (46.724%)  route 5.124ns (53.276%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.626     5.210    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.478     5.688 f  game_data_path/ram_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=33, routed)          1.042     6.730    game_data_path/ram_mode/ram/D_fsm_q[3]
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.289     7.019 r  game_data_path/ram_mode/ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.082    11.101    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.727    14.829 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.829    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.054ns  (logic 4.179ns (46.163%)  route 4.874ns (53.837%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.626     5.210    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/Q
                         net (fo=28, routed)          0.962     6.690    game_data_path/ram_mode/ram/D_fsm_q[1]
    SLICE_X64Y55         LUT5 (Prop_lut5_I1_O)        0.124     6.814 r  game_data_path/ram_mode/ram/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.912    10.726    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537    14.264 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.264    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_left/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 4.253ns (47.305%)  route 4.738ns (52.695%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  btn_cond_left/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.020     6.683    btn_cond_left/D_ctr_q_reg[8]
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.807 r  btn_cond_left/io_led[0][3]_INST_0_i_3/O
                         net (fo=2, routed)           0.821     7.627    btn_cond_left/io_led[0][3]_INST_0_i_3_n_0
    SLICE_X60Y59         LUT4 (Prop_lut4_I2_O)        0.124     7.751 r  btn_cond_left/io_led[0][3]_INST_0_i_1/O
                         net (fo=7, routed)           2.898    10.649    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    14.199 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    14.199    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_left/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.786ns  (logic 4.255ns (48.425%)  route 4.532ns (51.575%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  btn_cond_left/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.831     6.494    btn_cond_left/D_ctr_q_reg[10]
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  btn_cond_left/io_led[0][3]_INST_0_i_4/O
                         net (fo=2, routed)           0.908     7.526    btn_cond_left/io_led[0][3]_INST_0_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.650 r  btn_cond_left/io_led[0][2]_INST_0_i_1/O
                         net (fo=5, routed)           2.793    10.443    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    13.993 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    13.993    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_right/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 4.246ns (52.624%)  route 3.822ns (47.376%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.623     5.207    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  btn_cond_right/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  btn_cond_right/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.086     6.749    btn_cond_right/D_ctr_q_reg[10]
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.873 f  btn_cond_right/io_led[0][7]_INST_0_i_4/O
                         net (fo=2, routed)           0.647     7.520    btn_cond_right/io_led[0][7]_INST_0_i_4_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.644 r  btn_cond_right/io_led[0][7]_INST_0_i_1/O
                         net (fo=7, routed)           2.089     9.733    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    13.275 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    13.275    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_right/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.245ns (53.198%)  route 3.735ns (46.802%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.623     5.207    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  btn_cond_right/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  btn_cond_right/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           1.086     6.749    btn_cond_right/D_ctr_q_reg[10]
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.873 r  btn_cond_right/io_led[0][7]_INST_0_i_4/O
                         net (fo=2, routed)           0.410     7.283    btn_cond_right/io_led[0][7]_INST_0_i_4_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  btn_cond_right/io_led[0][6]_INST_0_i_1/O
                         net (fo=5, routed)           2.239     9.646    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    13.187 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    13.187    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.863ns  (logic 4.015ns (58.494%)  route 2.849ns (41.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.625     5.209    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  game_data_path/game_regfile/D_bullet_y_q_reg[3]/Q
                         net (fo=3, routed)           2.849     8.514    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    12.072 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    12.072    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.711ns  (logic 4.006ns (59.692%)  route 2.705ns (40.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.625     5.209    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  game_data_path/game_regfile/D_bullet_y_q_reg[2]/Q
                         net (fo=3, routed)           2.705     8.370    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.920 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    11.920    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.363ns (73.590%)  route 0.489ns (26.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y57         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=4, routed)           0.489     2.165    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.387 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.387    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.364ns (71.316%)  route 0.549ns (28.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=4, routed)           0.549     2.224    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.448 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.448    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.389ns (71.509%)  route 0.553ns (28.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_bullet_y_q_reg[0]/Q
                         net (fo=3, routed)           0.553     2.230    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.478 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.478    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.367ns (70.004%)  route 0.586ns (29.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y57         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/Q
                         net (fo=8, routed)           0.586     2.261    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.487 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.487    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.391ns (70.954%)  route 0.569ns (29.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/Q
                         net (fo=3, routed)           0.569     2.246    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.496 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.496    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.368ns (69.018%)  route 0.614ns (30.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y57         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.614     2.290    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.516 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.516    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.419ns (68.443%)  route 0.654ns (31.557%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.596     1.540    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.243     1.924    game_data_path/ram_mode/driver/D_ctr_q[3]
    SLICE_X65Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.969 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.411     2.380    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.613 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.613    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_right/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.473ns (69.474%)  route 0.647ns (30.526%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.592     1.536    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  btn_cond_right/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  btn_cond_right/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.062     1.739    btn_cond_right/D_ctr_q_reg[1]
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  btn_cond_right/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.050     1.834    btn_cond_right/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.879 r  btn_cond_right/io_led[0][7]_INST_0_i_1/O
                         net (fo=7, routed)           0.535     2.414    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.657 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.657    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_cond_right/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.428ns (65.978%)  route 0.736ns (34.022%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.591     1.535    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  btn_cond_right/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  btn_cond_right/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.138     1.813    btn_cond_right/D_ctr_q_reg[4]
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  btn_cond_right/io_led[0][6]_INST_0_i_1/O
                         net (fo=5, routed)           0.599     2.457    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.699 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.699    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.391ns (63.525%)  route 0.799ns (36.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y56         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDSE (Prop_fdse_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_bullet_y_q_reg[2]/Q
                         net (fo=3, routed)           0.799     2.476    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.726 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.726    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.634ns (24.370%)  route 5.070ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.164     5.674    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.798 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907     6.704    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.444     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.634ns (24.370%)  route 5.070ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.164     5.674    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.798 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907     6.704    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.444     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.634ns (24.370%)  route 5.070ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.164     5.674    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.798 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907     6.704    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.444     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.704ns  (logic 1.634ns (24.370%)  route 5.070ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.164     5.674    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.798 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.907     6.704    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.444     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 green_btn
                            (input port)
  Destination:            btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.671ns  (logic 1.462ns (39.829%)  route 2.209ns (60.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  green_btn (IN)
                         net (fo=0)                   0.000     0.000    green_btn
    P5                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  green_btn_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.671    btn_cond_green_shoot/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.505     4.909    btn_cond_green_shoot/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 blue_btn
                            (input port)
  Destination:            btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.362ns  (logic 1.452ns (43.185%)  route 1.910ns (56.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  blue_btn (IN)
                         net (fo=0)                   0.000     0.000    blue_btn
    M5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  blue_btn_IBUF_inst/O
                         net (fo=1, routed)           1.910     3.362    btn_cond_blue_shoot/sync/D[0]
    SLICE_X57Y60         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.441     4.845    btn_cond_blue_shoot/sync/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.230ns  (logic 1.490ns (46.145%)  route 1.739ns (53.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  right_btn_IBUF_inst/O
                         net (fo=3, routed)           1.739     3.230    btn_cond_right/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.505     4.909    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.192ns  (logic 1.489ns (46.642%)  route 1.703ns (53.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  left_btn_IBUF_inst/O
                         net (fo=3, routed)           1.703     3.192    btn_cond_left/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.505     4.909    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 red_btn
                            (input port)
  Destination:            btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 1.440ns (50.159%)  route 1.430ns (49.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  red_btn (IN)
                         net (fo=0)                   0.000     0.000    red_btn
    L5                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  red_btn_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.870    btn_cond_red_shoot/sync/D[0]
    SLICE_X57Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.439     4.843    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 red_btn
                            (input port)
  Destination:            btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.208ns (25.209%)  route 0.616ns (74.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  red_btn (IN)
                         net (fo=0)                   0.000     0.000    red_btn
    L5                   IBUF (Prop_ibuf_I_O)         0.208     0.208 r  red_btn_IBUF_inst/O
                         net (fo=1, routed)           0.616     0.824    btn_cond_red_shoot/sync/D[0]
    SLICE_X57Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.830     2.020    btn_cond_red_shoot/sync/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  btn_cond_red_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 left_btn
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.257ns (27.476%)  route 0.677ns (72.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  left_btn (IN)
                         net (fo=0)                   0.000     0.000    left_btn
    T4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  left_btn_IBUF_inst/O
                         net (fo=3, routed)           0.677     0.934    btn_cond_left/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.860     2.049    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 right_btn
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.258ns (26.454%)  route 0.717ns (73.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  right_btn (IN)
                         net (fo=0)                   0.000     0.000    right_btn
    R3                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  right_btn_IBUF_inst/O
                         net (fo=3, routed)           0.717     0.975    btn_cond_right/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.860     2.049    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 blue_btn
                            (input port)
  Destination:            btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.220ns (21.254%)  route 0.815ns (78.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  blue_btn (IN)
                         net (fo=0)                   0.000     0.000    blue_btn
    M5                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  blue_btn_IBUF_inst/O
                         net (fo=1, routed)           0.815     1.035    btn_cond_blue_shoot/sync/D[0]
    SLICE_X57Y60         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.832     2.022    btn_cond_blue_shoot/sync/clk_IBUF_BUFG
    SLICE_X57Y60         FDRE                                         r  btn_cond_blue_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 green_btn
                            (input port)
  Destination:            btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.230ns (21.285%)  route 0.851ns (78.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 r  green_btn (IN)
                         net (fo=0)                   0.000     0.000    green_btn
    P5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  green_btn_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.081    btn_cond_green_shoot/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.860     2.049    btn_cond_green_shoot/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  btn_cond_green_shoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.531ns  (logic 0.322ns (12.739%)  route 2.208ns (87.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.848     2.125    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.170 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.531    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.531ns  (logic 0.322ns (12.739%)  route 2.208ns (87.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.848     2.125    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.170 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.531    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.531ns  (logic 0.322ns (12.739%)  route 2.208ns (87.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.848     2.125    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.170 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.531    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.531ns  (logic 0.322ns (12.739%)  route 2.208ns (87.261%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.848     2.125    reset_cond/rst_n_IBUF
    SLICE_X54Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.170 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.361     2.531    reset_cond/M_reset_cond_in
    SLICE_X56Y50         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





