{"vcs1":{"timestamp_begin":1680533334.550299583, "rt":1.22, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1680533335.798227222, "rt":1.11, "ut":0.21, "st":0.08}}
{"link":{"timestamp_begin":1680533336.926843505, "rt":0.70, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533334.268541028}
{"VCS_COMP_START_TIME": 1680533334.268541028}
{"VCS_COMP_END_TIME": 1680533338.443848718}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340100}}
{"stitch_vcselab": {"peak_mem": 239012}}
