// Seed: 2191790452
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd95,
    parameter id_4 = 32'd39
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire _id_1;
  always @(1) force id_3 = 1;
  logic _id_4;
  ;
  logic [id_1 : 1  -  -1] id_5;
  logic [1 : id_4] id_6;
  ;
  wire id_7, id_8;
endmodule
module module_2 #(
    parameter id_47 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  localparam id_8 = -1'b0;
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      _id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55;
  assign id_13 = 1'b0 + id_8;
  always @(*) id_15 = id_53;
  wire id_56;
  assign id_3  = id_52 == -1;
  assign id_50 = -1'b0;
  wire [1 : -1] id_57;
  logic [1  *  !  id_47 : -1 'b0] id_58;
  wire id_59;
  wire id_60;
  wire id_61;
  ;
  logic id_62;
endmodule
