/*
 * PhoenixonControls_COMMUNICATION.h
 *
 *  Created on: 2018. 5. 20.
 *      Author: BGKim
 */

#ifndef PHOENIXON_CONTROLS_CPU_INCLUDE_PHOENIXONCONTROLS_COMMUNICATION_H_
#define PHOENIXON_CONTROLS_CPU_INCLUDE_PHOENIXONCONTROLS_COMMUNICATION_H_


#define DEV_LOG
#define DEV_SCHEDULE

#define ETX_VER 1

																								  //Gateway 		        192,168,  0,  1
//Ethernet																						  //Subnet Mask		        255,255,255,0

#define COMMUNICATION_ETHERNET_CHANNEL_NUMBER		(1)											  //Setting Value Max       1 ~ 244

#define COMMUNICATION_ETHERNET_MAC					(1 + COMMUNICATION_ETHERNET_CHANNEL_NUMBER)   //MAC  Setting Value Max  1 ~ 244
#define COMMUNICATION_ETHERNET_IP					(1 + COMMUNICATION_ETHERNET_CHANNEL_NUMBER)   //IP   Setting Value Max  192,168,  0,  2 ~ 192,168,  0,255
#define COMMUNICATION_ETHERNET_PORT					(12345)										  //Port Setting Value Max  0 ~ 65535

#ifdef DEV_SCHEDULE
#define COMMUNICATION_RX_STEP_LENGTH                (65536) //24
#else
#define COMMUNICATION_RX_STEP_LENGTH                (65536) //65536
#endif

#define COMMUNICATION_TX_DATA_LENGTH 				(100)

//Device
#define COMMUNICATION_CHANNEL						(4)	 		//MAX 4 Channel
#define COMMUNICATION_CHANNEL_NUMBER				(0)	 		//device id 0~3 total 4 Channel
#define COMMUNICATION_TX_DEVICE_LENGTH				(100)
#define COMMUNICATION_TX_DEVICE_BANK				(4)

#define COMMUNICATION_MAX_LENGTH_TX_DATA			(100)
#define COMMUNICATION_INTEGER_LENGTH_HEADER			(sizeof(S_COMMUNICATION_HEADER_FILE))

#ifdef DEV_SCHEDULE
#define COMMUNICATION_INTEGER_LENGTH_STEP_PACKET 	(13)//(1) + (7) + (4) + (1)
#else
#define COMMUNICATION_INTEGER_LENGTH_STEP_PACKET    (8)//(1) + (7)
#endif

#define COMMUNICATION_INTEGER_LENGTH_RX				(sizeof(S_COMMUNICATION_RX))
#define COMMUNICATION_INTEGER_LENGTH_TX				(sizeof(S_COMMUNICATION_TX))


#define COMMUNICATION_INTEGER_LENGTH_STEP			(COMMUNICATION_INTEGER_LENGTH_RX * COMMUNICATION_INTEGER_LENGTH_STEP_PACKET)
#define COMMUNICATION_INTEGER_LENGTH_DATA			(sizeof(S_COMMUNICATION_TX_DATA))
#define COMMUNICATION_INTEGER_LENGTH_JUMP			(sizeof(S_COMMUNICATION_RX_JUMP))
#define COMMUNICATION_INTEGER_LENGTH_COMMAND		(sizeof(S_COMMUNICATION_RX_COMMAD))
#define COMMUNICATION_INTEGER_LENGTH_START			(sizeof(S_COMMUNICATION_RX_START))
#define COMMUNICATION_INTEGER_LENGTH_END			(sizeof(S_COMMUNICATION_TX_END))
#define COMMUNICATION_INTEGER_LENGTH_PAUSE			(sizeof(S_COMMUNICATION_RX_PAUSE))
#define COMMUNICATION_INTEGER_LENGTH_ALARM			(sizeof(S_COMMUNICATION_TX_ALARM))

#define COMMUNICATION_RS422_MAX_LENGTH_RX_DATA		DSP_SCIA_MAX_RX_BUFFER
#define COMMUNICATION_RS422_MAX_LENGTH_TX_DATA		DSP_SCIA_MAX_TX_BUFFER
//#define COMMUNICATION_INTEGER_LENGTH_
//#define COMMUNICATION_INTEGER_LENGTH_
//#define COMMUNICATION_INTEGER_LENGTH_



//
//*Header
//
typedef enum
{
	HEADER_DATA    = 0x4044,	//ASCII   @D = 0x4044
	HEADER_JUMP    = 0x404A,	//Code    @J = 0x404A
	HEADER_COMMAND = 0x4043,	//		  @C = 0x4043
	HEADER_START   = 0x4053,	//        @S = 0x4053
	HEADER_END     = 0x4045,	//        @E = 0x4045
	HEADER_PAUSE   = 0x4050,	//		  @P = 0x4050
	HEADER_ALARM   = 0x4041,	//		  @A = 0x4041
	HEADER_TEMP    = 0x4054,    //        @A = 0x4054
	HEADER_INIT
}E_COMMUNICATION_HEADER;

//
//*Channel Index
//
typedef enum
{
	CHANNEL_NONE 			= 0x0,
	CHANNEL_00    			= 0x1,
	CHANNEL_01    			= 0x2,
	CHANNEL_02	  			= 0x4,
	CHANNEL_03    			= 0x8,
}E_COMMUNICATION_CHANNEL;

//
//*I/F Command
//
typedef enum
{
	COMMAND_NONE				=  0,
	COMMAND_REST				= 80,
	COMMAND_CHARGE				= 81,
	COMMAND_DISCHARGE			= 82,
	COMMAND_ALRAM_CLEAR			= 83,
	COMMAND_INPUT_RELAY_OFF		= 85,
	COMMAND_INPUT_RELAY_ON		= 86,
	COMMAND_OUTPUT_RELAY_OFF	= 87,
	COMMAND_OUTPUT_RELAY_ON		= 88,
	COMMAND_ALL_RELAY_OFF		= 89,
}E_COMMUNICATION_COMMAND;

//
//*Step Mode
//
typedef enum
{
	MODE_NONE					= 0,
	MODE_NORMAL					= 1,
	MODE_PATTERN				= 2,
	MODE_PARALLEL_NORMAL		= 3,
	MODE_PARALLEL_PATTERN		= 4,
}E_COMMUNICATION_MODE;

//
//*Operation Mode
//
typedef enum
{
	OPERATION_DEFAULT			= 0,
	OPERATION_CHARGE_CC			= 1,
	OPERATION_CHARGE_CV			= 2,
	OPERATION_CHARGE_CC_CP		= 3,
	OPERATION_CHARGE_CV_CP		= 4,
	OPERATION_DISCHARGE_CC		= 5,
	OPERATION_DISCHARGE_CV		= 6,
	OPERATION_DISCHARGE_CC_CP	= 7,
	OPERATION_DISCHARGE_CV_CP	= 8,
}E_COMMUNICATION_OPERATION;

//
//*Row Data Collection Time Period
//
typedef enum
{
	SAMPLING_1MS				= 1, //Default
	SAMPLING_10MS				= 2,
	SAMPLING_100MS				= 3,
	SAMPLING_1000MS				= 4,

}E_COMMUNICATION_SAMPLING_TIME;

//
//*Step End Reason
//
typedef enum
{
	STATE_TIME					= 1,
	STATE_AMPERE				= 2,
	STATE_CAPACITY				= 3,
	STATE_WATT					= 4,
	STATE_VOLTAGE				= 5,
	STATE_INIT
}E_COMMUNICATION_END_STATE;

//
//*Pause Command
//
typedef enum
{
	PAUSE_STOP				= 0,
	PAUSE_PAUSE				= 1,
	PAUSE_COMPLETE			= 3, //Default
}E_COMMUNICATION_PAUSE_COMMAND;

typedef enum
{
	INDEX_END_TIME			= 1,
	INDEX_END_CURRENT		= 2,
	INDEX_END_CAPACITY		= 3,
	INDEX_END_WATT			= 4,
	INDEX_END_VOLTAGE		= 5,
	INDEX_GOTO				= 6,
	INDEX_RETURN			= 7,
}E_COMMUNICATION_STEP_INDEX;




//
// Big endian
// CYCLER -> IF( Data )
//

typedef struct
{
	Uint16 COMMAND;

	Uint16 MODE;
	Uint16 OPERATIN;

	Uint16 SAMPLING_TIME;
	Uint16 SEND_TIME;

	Uint16 STEP_INDEX;

	Uint16 CYCLE_LOOP_COUNT;

	Uint16 GOTO_INDEX;

	Uint16 RETURN_INDEX;

	Uint16 VOLTAGE_REFx16;
	Uint16 VOLTAGE_REFx00;

	Uint16 END_VOLTAGE_CONDITIONx16;
	Uint16 END_VOLTAGE_CONDITIONx00;

	Uint16 END_VOLTAGE_INDEX;

	Uint16 CURRENT_REF_16;
	Uint16 CURRENT_REFx00;

	Uint16 END_TIME_CONDITIONx16;
	Uint16 END_TIME_CONDITIONx00;

	Uint16 PATTERN_PRIOD;

	Uint16 END_TIME_INDEX;

	Uint16 END_CURRENT_CONDITIONx16;
	Uint16 END_CURRENT_CONDITIONx00;

	Uint16 END_CURRENT_INDEX;

	Uint16 END_CAPACITY_CONDITIONx16;
	Uint16 END_CAPACITY_CONDITIONx00;

	Uint16 END_CAPACITY_INDEX;

	Uint16 END_WATT_CONDITIONx16;
	Uint16 END_WATT_CONDITIONx00;

	Uint16 END_WATT_INDEX;

#ifdef DEV_SCHEDULE
    //Cycle end condition
    Uint16 CYCLE_END_VOLTAGE_CONDITIONx16;
    Uint16 CYCLE_END_VOLTAGE_CONDITIONx00;

    Uint16 CYCLE_END_VOLTAGE_INDEX;

    Uint16 CYCLE_END_TIME_CONDITIONx16;
    Uint16 CYCLE_END_TIME_CONDITIONx00;

    Uint16 CYCLE_END_TIME_INDEX;

    Uint16 CYCLE_END_CAPACITY_CONDITIONx16;
    Uint16 CYCLE_END_CAPACITY_CONDITIONx00;

    Uint16 CYCLE_END_CAPACITY_INDEX;

    Uint16 CYCLE_END_WATT_CONDITIONx16;
    Uint16 CYCLE_END_WATT_CONDITIONx00;

    Uint16 CYCLE_END_WATT_INDEX;

    Uint16 CYCLE_END_LOW_VOLTAGE_CONDITIONx16;
    Uint16 CYCLE_END_LOW_VOLTAGE_CONDITIONx00;

    Uint16 CYCLE_END_LOW_VOLTAGE_INDEX;
#endif

#ifdef DEV_SCHEDULE
    //Step Sync Info

    Uint16 START_PAUSE_SYNC;
    Uint16 END_PAUSE_SYNC;

    Uint16 STEP_END_SYNC;
#endif

#ifdef DEV_SCHEDULE
    Uint16 CP_CURRENT_LIMITx16;
    Uint16 CP_CURRENT_LIMITx00;
#endif
}S_COMMUNICATION_RX;
//
// Big endian
// CYCLER -> IF( Data )
//
typedef struct
{
	Uint16 SAMPLING_TIME;

	Uint16 STEP_INDEX;

	Uint16 COMMAND;
	Uint16 END_CONDITION_STATE;

	Uint16 OPERATIN;
	Uint16 MODE;

	Uint16 VOLTAGEx16;
	Uint16 VOLTAGEx00;

	Uint16 CURRENTx16;
	Uint16 CURRENTx00;

	Uint16 TIME_SPANx64;
	Uint16 TIME_SPANx32;
	Uint16 TIME_SPANx16;
	Uint16 TIME_SPANx00;

	Uint16 END_CONDITION_VALUEx16;
	Uint16 END_CONDITION_VALUEx00;

	Uint16 LOOP_COUNT;

#ifdef DEV_LOG
	//Capacity log info
    Uint16 CAPACITYx16;
    Uint16 CAPACITYx00;
#endif
}S_COMMUNICATION_TX;

//
// Big endian
// CYCLER -> IF( Jump )
//
typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	Uint16 STEP_INDEX;
}S_COMMUNICATION_RX_JUMP;

//
// Big endian
// CYCLER -> IF( Command )
//
typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	Uint16 COMMAD;
}S_COMMUNICATION_RX_COMMAD;

//
// Big endian
// CYCLER -> IF( TEMP )
//
typedef struct
{
    Uint16 Header;
    Uint16 DataCount;
    Uint16 ChannelIndex;

    Uint16 TEMP;
}S_COMMUNICATION_RX_TEMP;

//
// Big endian
// CYCLER -> IF( TEMP )
//
typedef struct
{
        Uint16 sign;
        float temp;
        float temp_margin_high;
        float temp_margin_low;
        Uint16 new_count;
        Uint16 old_count;
        Uint16 abnormal_count;
} S_COMMUNICATION_RX_TEMP_CONV;

//
// Big endian
// CYCLER -> IF( Start )
//

typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	Uint16 START_TIMEx64;
	Uint16 START_TIMEx32;
	Uint16 START_TIMEx16;
	Uint16 START_TIMEx00;
}S_COMMUNICATION_RX_START;

//
// Big endian
// IF -> CYCLER( End )
//
typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

}S_COMMUNICATION_TX_END;

//
// Big endian
// CYCLER -> IF( Pause )
//
typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	Uint16 StepIndex;
	Uint16 COMMAND;
}S_COMMUNICATION_RX_PAUSE;

//
//Big endian
// IF -> CYCLER( Alarm )
//
typedef struct
{
	Uint16 EMOSwitchOn			:1; //Bit00
	Uint16 BatteryNone			:1; //Bit01
	Uint16 PowerFault			:1; //Bit02
	Uint16 CurrentFault			:1; //Bit03
	Uint16 VoltageFault			:1; //Bit04
	Uint16 CVFault				:1; //Bit05
	Uint16 Reserve06			:1; //Bit06
	Uint16 Reserve08			:1; //Bit08
	Uint16 Reserve07			:1; //Bit07
	Uint16 Reserve09			:1; //Bit09
	Uint16 Reserve10			:1; //Bit10
	Uint16 Reserve11			:1; //Bit11
	Uint16 Reserve12			:1; //Bit12
	Uint16 Reserve13			:1; //Bit13
	Uint16 Reserve14			:1; //Bit14
//	Uint16 Reserve15			:1; //Bit15
}S_COMMUNICATION_RX_ALARM_WARING_BIT;

typedef union
{
	Uint16 all;
	S_COMMUNICATION_RX_ALARM_WARING_BIT bit;
}U_COMMUNICATION_RX_ALARM_WARING;

typedef struct
{
	Uint16 VoltageRelayOn		:1; //Bit00
	Uint16 RelayOn				:1; //Bit01
	Uint16 OverHeatFault		:1; //Bit02
	Uint16 BatteryFault			:1; //Bit03
	Uint16 LineFault			:1; //Bit04
	Uint16 CCFault				:1; //Bit05
	Uint16 Reserve06			:1; //Bit06
	Uint16 Reserve07			:1; //Bit07
	Uint16 Reserve08			:1; //Bit08
	Uint16 Reserve09			:1; //Bit09
	Uint16 Reserve10			:1; //Bit10
	Uint16 Reserve11			:1; //Bit11
	Uint16 Reserve12			:1; //Bit12
	Uint16 Reserve13			:1; //Bit13
	Uint16 Reserve14			:1; //Bit14
//	Uint16 Reserve15			:1; //Bit15
}S_COMMUNICATION_RX_ALARM_GRID_BIT;

typedef union
{
	Uint16 all;
	S_COMMUNICATION_RX_ALARM_GRID_BIT bit;
}U_COMMUNICATION_RX_ALARM_GRID;

typedef struct
{
	Uint16 RelayOn				:1; //Bit00
	Uint16 CommunicationFault	:1; //Bit01
	Uint16 MaximumVoltage		:1; //Bit02
	Uint16 Reserve03			:1; //Bit03
	Uint16 MinumumVoltage		:1; //Bit04
	Uint16 MaximumTime			:1; //Bit05
	Uint16 Reserve06			:1; //Bit06
	Uint16 Reserve07			:1; //Bit07
	Uint16 Reserve08			:1; //Bit08
	Uint16 Reserve09			:1; //Bit09
	Uint16 Reserve10			:1; //Bit10
	Uint16 Reserve11			:1; //Bit11
	Uint16 Reserve12			:1; //Bit12
	Uint16 Reserve13			:1; //Bit13
	Uint16 Reserve14			:1; //Bit14
//	Uint16 Reserve15			:1; //Bit15
}S_COMMUNICATION_RX_ALARM_DC_BIT;

typedef union
{
	Uint16 all;
	S_COMMUNICATION_RX_ALARM_DC_BIT bit;
}U_COMMUNICATION_RX_ALARM_DC;

typedef struct
{
	Uint16 MaximumWatt			:1; //Bit00
	Uint16 MaximumWattHour		:1; //Bit01
	Uint16 MinumumCVAmpere		:1; //Bit02
	Uint16 Reserve03			:1; //Bit03
	Uint16 Reserve04			:1; //Bit04
	Uint16 Reserve05			:1; //Bit05
	Uint16 Reserve06			:1; //Bit06
	Uint16 Reserve07			:1; //Bit07
	Uint16 Reserve08			:1; //Bit08
	Uint16 Reserve09			:1; //Bit09
	Uint16 Reserve10			:1; //Bit10
	Uint16 Reserve11			:1; //Bit11
	Uint16 Reserve12			:1; //Bit12
	Uint16 Reserve13			:1; //Bit13
	Uint16 Reserve14			:1; //Bit14
//	Uint16 Reserve15			:1; //Bit15
}S_COMMUNICATION_RX_ALARM_FAULT_BIT;
typedef union
{
	Uint16 all;
	S_COMMUNICATION_RX_ALARM_FAULT_BIT bit;
}U_COMMUNICATION_RX_ALARM_FAULT;

typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;
	Uint16 StepIndx;

	U_COMMUNICATION_RX_ALARM_WARING WARING;
	U_COMMUNICATION_RX_ALARM_GRID 	GRID;
	U_COMMUNICATION_RX_ALARM_DC 	DC;
	U_COMMUNICATION_RX_ALARM_FAULT 	FAULT;
}S_COMMUNICATION_TX_ALARM;

typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	S_COMMUNICATION_RX STEP[COMMUNICATION_RX_STEP_LENGTH];
}S_COMMUNICATION_RX_STEP;

typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;

	S_COMMUNICATION_TX DATA[COMMUNICATION_MAX_LENGTH_TX_DATA];
}S_COMMUNICATION_TX_DATA;

typedef struct
{
//	Uint16 ReadFlagStep;
	S_RINGBUFFER_FILE RING_STEP;
	S_COMMUNICATION_RX_STEP STEP;

//	Uint16 WriteFlagData;
	S_RINGBUFFER_FILE RING_DATA;
	S_COMMUNICATION_TX_DATA DATA[COMMUNICATION_TX_DATA_LENGTH];

}S_COMMUNICATION_DRAM;

typedef struct
{
	Uint16 CPU1_Step;
	Uint16 CPU1_Data;
	Uint16 CPU1_Jump;
	Uint16 CPU1_Command;
	Uint16 CPU1_Start;
	Uint16 CPU1_End;
	Uint16 CPU1_Pause;
	Uint16 CPU1_Alarm;

	Uint16 CPU1_DataBank;

	Uint16 CPU1_StepHeader;
	Uint16 CPU1_StepDataCount;
	Uint16 CPU1_StepChannelIndex;
	Uint16 CPU1_StepIndex;

	S_COMMUNICATION_RX CPU1_STEP[COMMUNICATION_INTEGER_LENGTH_STEP_PACKET];
	S_COMMUNICATION_RX_JUMP CPU1_JUMP;
	S_COMMUNICATION_RX_COMMAD CPU1_COMMAND;
	S_COMMUNICATION_RX_START CPU1_START;
	S_COMMUNICATION_RX_PAUSE CPU1_PAUSE;

}S_COMMUNICATION_GSRAM_CPU1;

typedef enum
{
    OPERATION_END_CONDITION_NONE,           //0
    OPERATION_END_CONDITION_TIME,           //1
    OPERATION_END_CONDITION_CURRENT,        //2
    OPERATION_END_CONDITION_CAPACITY,       //3
    OPERATION_END_CONDITION_WATT,           //4
    OPERATION_END_CONDITION_VOLTAGE,        //5
    OPERATION_END_CONDITION_GOTO,           //6
    OPERATION_END_CONDITION_RETRUN,         //7

#ifdef DEV_SCHEDULE
    OPERATION_CYCLE_END_CONDITION_VOLTAGE,      //8
    OPERATION_CYCLE_END_CONDITION_TIME,         //9
    OPERATION_CYCLE_END_CONDITION_CAPACITY,     //10
    OPERATION_CYCLE_END_CONDITION_WATT,         //11
    OPERATION_CYCLE_END_CONDITION_LOW_VOLTAGE,  // 12
#endif

    OPERATION_END_CONDITION_NONE_OP,        //13 JUMP END CONDITION
    OPERATION_END_CONDITION_UPDATE_END,     //14 PAUSE FORCE STOP END CONDITION
    OPERATION_END_CONDITION_ALARM,          //15 ALARM END CONDITION
    OPERATION_END_CONDITION_PAUSE,          //16 PAUSE END CONDITION (Except PAUSE FORCE STOP END CONDITION)

#ifdef DEV_SCHEDULE
    OPERATION_END_CONDITION_SYNC_START_PAUSE,                           //17
    OPERATION_END_CONDITION_SYNC_END_PAUSE                         //18
#endif
}E_OPERATION_END_CONDITION;

typedef struct
{
	Uint16 CPU2_Step;
	Uint16 CPU2_Data;
	Uint16 CPU2_Jump;
	Uint16 CPU2_Command;
	Uint16 CPU2_Start;
	Uint16 CPU2_End;
	Uint16 CPU2_Pause;
	Uint16 CPU2_Alarm;

	Uint16 CPU2_StepIndex;
	Uint16 CPU2_DataBank;

	S_COMMUNICATION_TX_DATA CPU2_DATA;
	S_COMMUNICATION_TX_END CPU2_END;
	S_COMMUNICATION_TX_ALARM CPU2_ALARM;
}S_COMMUNICATION_GSRAM_CPU2;

//typedef struct
//{
//	Uint16 CPU2_Step;
//	Uint16 CPU2_Data;
//	Uint16 CPU2_Jump;
//	Uint16 CPU2_Command;
//	Uint16 CPU2_Start;
//	Uint16 CPU2_End;
//	Uint16 CPU2_Pause;
//	Uint16 CPU2_Alarm;
//
//	Uint16 CPU2_StepIndex;
//	Uint16 CPU2_DataBank;
//
//	S_COMMUNICATION_TX_DATA CPU2_DATA[COMMUNICATION_TX_DEVICE_BANK];
//	S_COMMUNICATION_TX_END CPU2_END;
//	S_COMMUNICATION_TX_ALARM CPU2_ALARM;
//}S_COMMUNICATION_GSRAM_CPU2;

typedef struct
{
	Uint16 Header;
	Uint16 DataCount;
	Uint16 ChannelIndex;
}S_COMMUNICATION_HEADER_FILE;

//
//INTERFACE_CPU1
//
#ifdef INTERFACE_CPU1

void COMMUNICATION_INIT(void);
Uint16 COMMUNICATION_Ethernet_STEPRead(volatile S_COMMUNICATION_DRAM **sp_IF, Uint16 *buf, Uint32 len);

Uint16 COMMUNICATION_Ethernet_JUMPRead(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
									   volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf, Uint32 len);

Uint16 COMMUNICATION_Ethernet_COMMANDRead(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
										  volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf, Uint32 len);

Uint16 COMMUNICATION_Ethernet_STARTRead(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
									    volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf, Uint32 len);

Uint16 COMMUNICATION_Ethernet_PAUSERead(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
										volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf, Uint32 len);

Uint16 COMMUNICATION_Ethernet_TempRead(volatile S_COMMUNICATION_RX_TEMP *chamber, Uint16 *buf, Uint32 len);

Uint32 COMMUNICATION_Ethernet_DATAWrite(volatile S_COMMUNICATION_DRAM **sp_IF, Uint16 *buf);

Uint32 COMMUNICATION_Ethernet_ENDWrite(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
									   volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf);

Uint32 COMMUNICATION_Ethernet_ALARMWrite(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1,
										 volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, Uint16 *buf);

void COMMUNICATION_DRAM_STEPWrite(volatile S_COMMUNICATION_DRAM **sp_IF,
		volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2);

Uint16 COMMUNICATION_DRAM_DATARead(volatile S_COMMUNICATION_DRAM **sp_IF,
		volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2);

void COMMUNICATION_Write(volatile S_COMMUNICATION_DRAM **sp_IF,
		volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2);

void COMMUNICATION_Read(volatile S_COMMUNICATION_DRAM **sp_IF,
		volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2);

#endif //End #ifdef INTERFACE_CPU1

//
//INTERFACE_CPU2
//
#ifdef INTERFACE_CPU2
Uint16 COMMUNICATION_RS422A_TxRunSync(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile Uint16 Channel);
Uint16 COMMUNICATION_RS422A_TxDataCall(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile Uint16 Channel);
Uint16 COMMUNICATION_RS422A_TxStepSend(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile Uint16 Channel);
Uint16 COMMUNICATION_RS422A_RxUnPacket(volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, volatile Uint16 *RxBuff, volatile Uint16 Channel);
Uint16 COMMUNICATION_WritePass(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1);
Uint16 COMMUNICATION_ReadPass(volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, volatile Uint16 *RxBuff);

#endif //End #ifdef INTERFACE_CPU2

//
//DEVICE_CPU2
//
#ifdef DEVICE_CPU2
Uint16 COMMUNICATION_RS422A_TxPacket(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, volatile Uint16 Channel, volatile Uint16 Bank);
Uint16 COMMUNICATION_RS422A_RxUnPacket(volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1, volatile Uint16 *RxBuff, volatile Uint16 Channel);
Uint16 COMMUNICATION_WritePass(volatile Uint16 *TxBuff, volatile S_COMMUNICATION_GSRAM_CPU1 *sp_GSRAM_CPU1);
Uint16 COMMUNICATION_ReadPass(volatile S_COMMUNICATION_GSRAM_CPU2 *sp_GSRAM_CPU2, volatile Uint16 *RxBuff);
#endif //End #ifdef DEVICE_CPU2

//
//DEVICE_CPU1
//
#ifdef DEVICE_CPU1
Uint16 COMMUNICATION_STEPRead(S_OPERATION_FILE* sp_OP, volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA);
Uint16 COMMUNICATION_JUMPRead(S_OPERATION_FILE* sp_OP, volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA);
Uint16 COMMUNICATION_COMMANDRead(S_OPERATION_FILE* sp_OP, volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA, volatile S_OPERATION_STEP* spSTEP);
Uint16 COMMUNICATION_STARTRead(S_OPERATION_FILE* sp_OP, volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA, volatile S_OPERATION_SENSING_DATA *spSENSING_DATA);
Uint16 COMMUNICATION_PAUSERead(S_OPERATION_FILE* sp_OP, volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA, volatile S_OPERATION_STEP* spSTEP);
Uint16 COMMUNICATION_DATAWrite(volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_TX *spDATA, S_OPERATION_FILE *sp_OP);
Uint16 COMMUNICATION_ENDWrite(volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA,  S_OPERATION_FILE* sp_OP);
Uint16 COMMUNICATION_ALARMWrite(volatile S_COMMUNICATION_GSRAM_CPU1 *spGSRAM_STPE, volatile S_COMMUNICATION_GSRAM_CPU2 *spGSRAM_DATA,  S_OPERATION_FILE* sp_OP);
#endif //End #ifdef DEVICE_CPU2

#endif /* PHOENIXON_CONTROLS_CPU_INCLUDE_PHOENIXONCONTROLS_COMMUNICATION_H_ */
