INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim/tb/unit/dma_read_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_read_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/rtl/mem/dpram_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/rtl/core/tile_loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tile_loader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sudea/capstone_design_final/sa_engine_ip_1.0/sim/tb/unit/tb_tile_loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tile_loader
