INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/singleCellularAutomatons/singleCellularAutomatons.sim/sim_1/impl/timing/xsim/tb_caCell_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/singleCellularAutomatons/singleCellularAutomatons.srcs/sim_1/new/tb_caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_caCell
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/singleCellularAutomatons/singleCellularAutomatons.srcs/sim_1/new/tb_caCell.v:42]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/singleCellularAutomatons/singleCellularAutomatons.srcs/sim_1/new/tb_caCell.v:41]
