
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014189                       # Number of seconds simulated (Second)
simTicks                                  14189447244                       # Number of ticks simulated (Tick)
finalTick                                 14189447244                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2433.70                       # Real time elapsed on the host (Second)
hostTickRate                                  5830390                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1392448                       # Number of bytes of host memory used (Byte)
simInsts                                    201437140                       # Number of instructions simulated (Count)
simOps                                      381583210                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    82770                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     156791                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        35873423                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.650725                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.536747                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      111497564                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   38897                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     107218908                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                149500                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            10270375                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         22676260                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              13316                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           35734988                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.000390                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.056780                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  4797768     13.43%     13.43% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  5103234     14.28%     27.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5684057     15.91%     43.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5692780     15.93%     59.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  5786260     16.19%     75.74% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3756939     10.51%     86.25% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3190359      8.93%     95.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1191397      3.33%     98.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   532194      1.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             35734988                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 515280     41.04%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     41.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                277313     22.08%     63.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               188532     15.01%     78.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           163461     13.02%     91.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          111080      8.85%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       463850      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     84465551     78.78%     79.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1198478      1.12%     80.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       479170      0.45%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       225377      0.21%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           10      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       143283      0.13%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           14      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       438048      0.41%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            5      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd        28355      0.03%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt        16413      0.02%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     11745743     10.95%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      6486321      6.05%     98.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       648175      0.60%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       880115      0.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     107218908                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.988812                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1255666                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.011711                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               246300990                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              119230567                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      103944379                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  5276980                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 2585079                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         2387160                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  105243642                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     2767082                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   443953                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            781                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         138435                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    12390004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      12438624                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7597887                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       658339                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       812933                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch           20      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       444077      3.69%      3.69% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       449624      3.74%      7.43% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect        11966      0.10%      7.53% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      9678071     80.51%     88.05% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1307197     10.87%     98.92% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.92% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond       129595      1.08%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      12020550                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           20      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        34595      2.26%      2.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        48509      3.16%      5.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect         3594      0.23%      5.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1310134     85.43%     91.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       116101      7.57%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        20594      1.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      1533547                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           13      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect        15979      6.67%      6.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           64      0.03%      6.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       202261     84.48%     91.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond        11859      4.95%     96.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     96.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond         9240      3.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       239417                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       409482      3.90%      3.90% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       401115      3.82%      7.73% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect         8372      0.08%      7.81% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8367936     79.79%     87.60% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1191096     11.36%     98.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond       109001      1.04%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     10487002                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect        12497      5.60%      5.60% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           56      0.03%      5.63% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       193240     86.64%     92.27% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         8049      3.61%     95.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.88% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond         9198      4.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       223040                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      5643300     46.95%     46.95% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      5812465     48.35%     95.30% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       444077      3.69%     99.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       120708      1.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     12020550                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       109511     48.88%     48.88% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       105353     47.02%     95.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           13      0.01%     95.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect         9168      4.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       224045                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          9678091                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      4126505                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           239417                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         48218                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted       129522                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted       109895                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            12020550                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              120204                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                7830097                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.651393                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          48884                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         141561                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            120708                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           20853                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           20      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       444077      3.69%      3.69% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       449624      3.74%      7.43% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect        11966      0.10%      7.53% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      9678071     80.51%     88.05% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1307197     10.87%     98.92% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.92% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond       129595      1.08%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     12020550                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           20      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       411281      9.81%      9.82% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect        16122      0.38%     10.20% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect        11966      0.29%     10.49% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      3613514     86.23%     96.72% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond         7955      0.19%     96.91% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     96.91% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond       129595      3.09%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      4190453                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect        15979     13.29%     13.29% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     13.29% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        92366     76.84%     90.13% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond        11859      9.87%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       120204                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect        15979     13.29%     13.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        92366     76.84%     90.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond        11859      9.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       120204                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       141561                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       120708                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses        20853                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords         9304                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       150865                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              496185                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                496180                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             86698                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                409482                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             409482                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct      5053234                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong      3314702                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect      2222930                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        44546                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          595                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      5926607                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        28486                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        38956                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           34                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1224                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         3203                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit        33330                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2       123011                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6       699865                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9       132398                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10       210778                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        87323                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        39812                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13       124601                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14       159188                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        88698                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        73868                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        44459                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        44816                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        56777                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        43583                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        40505                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        32389                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        51488                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        33684                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        47667                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        89730                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36       110278                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0       280429                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2       621641                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6       272189                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9       163014                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10       169977                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11       113770                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        53494                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        64695                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        45614                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15        90449                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        33132                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        37945                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        55592                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        12929                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        24829                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        24605                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        20349                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        41442                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        29269                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        82436                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32        97118                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts       10263214                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          25581                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           207578                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     34360968                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.947125                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.792408                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        6943999     20.21%     20.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        7249736     21.10%     41.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        5162840     15.03%     56.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        4801928     13.97%     70.31% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1594877      4.64%     74.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1058993      3.08%     78.03% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         914443      2.66%     80.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         949467      2.76%     83.46% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5684685     16.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     34360968                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      17054                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               409487                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       453026      0.45%      0.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     79743509     78.75%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1194008      1.18%     80.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       440838      0.44%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       220784      0.22%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           10      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       141141      0.14%     81.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           10      0.00%     81.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       437856      0.43%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            3      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     81.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd        28300      0.03%     81.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt        16384      0.02%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     81.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     10998123     10.86%     92.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      6185565      6.11%     98.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       539738      0.53%     99.14% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       866785      0.86%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    101266080                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5684685                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              8606                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.protStores                  906633                       # [Protean] Number of protected stores (Count)
system.cpu0.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                  252604                       # [Protean] Number of x-taint primitives (Count)
system.cpu0.commit.predAccess                 1071164                       # [Protean] Correctly predicted access loads (Count)
system.cpu0.commit.predNoAccess               9472012                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu0.commit.mispredAccess               948697                       # [Protean] Mispredicted access loads (Count)
system.cpu0.commit.mispredNoAccess              45988                       # [Protean] Mispredicted no-access loads (Count)
system.cpu0.commitStats0.numInsts            55128360                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             101266080                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      55128360                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       101266080                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.650725                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.536747                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          18590211                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           2363627                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         99947979                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        11537861                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        7052350                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       453026      0.45%      0.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     79743509     78.75%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      1194008      1.18%     80.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv       440838      0.44%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       220784      0.22%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.03% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       141141      0.14%     81.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     81.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           10      0.00%     81.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       437856      0.43%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.60% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd        28300      0.03%     81.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt        16384      0.02%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     10998123     10.86%     92.50% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      6185565      6.11%     98.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       539738      0.53%     99.14% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       866785      0.86%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    101266080                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     10487002                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      9960147                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       526855                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8367936                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2119066                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       409487                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       409482                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                     9470247                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                    825045                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes            27474                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes               29191                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               357                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               357                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               357                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               357                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                10228180                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              2553752                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 22170257                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               566361                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                216438                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5688530                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                32045                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             113982785                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts               124655                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          106519453                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        10950785                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       12118697                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       7276834                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.969314                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      56200755                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     58570872                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       2324962                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      1382781                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    125038023                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     79243447                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         19395531                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     41341810                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           6377250                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     25733822                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 496754                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          676                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          572                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  9598743                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes               119425                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          35734988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.239031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.714446                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                12339477     34.53%     34.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1694274      4.74%     39.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1683835      4.71%     43.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1709900      4.78%     48.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1255425      3.51%     52.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1779071      4.98%     57.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                15273006     42.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            35734988                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             62579516                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.744453                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          12020550                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.335082                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      9751427                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   216438                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   1171490                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   11838                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             111536461                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              121681                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12438624                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7597887                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                12966                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      429                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   11359                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          8816                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        126142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        81250                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              207392                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               106357312                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              106331539                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 76533003                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                135489092                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.964076                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.564865                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1798681                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads                 900763                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               34591                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               8816                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                545537                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               24565                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    20                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          11537861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.395126                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            6.697028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              11428972     99.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               26146      0.23%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               21173      0.18%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  83      0.00%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               30089      0.26%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  67      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  58      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  16      0.00%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                1757      0.02%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   4      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              1790      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              7658      0.07%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             19531      0.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            11537861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu0.lsq0.proteanUnprotUnprotForwards      1268912                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtUnprotForwards        53644                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtProtForwards       307663                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu0.lsq0.proteanUnprotProtForwards       168462                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu0.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu0.lsq0.delayedWritebackTicks      685752900                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu0.lsq0.delayedWritebackCount          48347                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               12122682                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7319781                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      370                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     1152                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                9598871                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      400                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 520380369.714286                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 815599485.356451                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       291060                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   1794275556                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  10546784656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3642662588                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                216438                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                10556053                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                1194686                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2002                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 22382499                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              1383310                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             113075347                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   27                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                163554                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 36456                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents        1159485                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          196390101                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  381087502                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               137962277                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  2376448                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            173918845                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                22471247                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     38                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 38                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1867164                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       140202379                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      224432711                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                55128360                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 101266080                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  167                       # Number of system calls (Count)
system.cpu1.numCycles                         5612987                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.576537                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.734494                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       19399930                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      30                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      19355797                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    51                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              779118                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           408979                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 15                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            5595628                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.459093                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.866355                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   393049      7.02%      7.02% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   591440     10.57%     17.59% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   796663     14.24%     31.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   892651     15.95%     47.78% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1165416     20.83%     68.61% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   918105     16.41%     85.02% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   682549     12.20%     97.22% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   100445      1.80%     99.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    55310      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              5595628                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  27354     57.46%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     57.46% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   195      0.41%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                8      0.02%     57.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                2      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               3      0.01%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               2      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     57.90% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    15      0.03%     57.93% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    3      0.01%     57.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               30      0.06%     58.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           19993     42.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          249      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      8660248     44.74%     44.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            4      0.00%     44.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            8      0.00%     44.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       956258      4.94%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1092187      5.64%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           22      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       318457      1.65%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1082110      5.59%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      1164743      6.02%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       109216      0.56%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1842447      9.52%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt        27317      0.14%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       533689      2.76%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       246081      1.27%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2585436     13.36%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       682725      3.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      19355797                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.448395                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              47605                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002459                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                20663137                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                7938981                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7478042                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 23691741                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                12240131                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        11767350                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7547178                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11855975                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                    27776                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            111                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          17359                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    23949818                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       3091822                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       929114                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        28562                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       139512                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       191333     22.94%     22.94% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       136649     16.39%     39.33% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%     39.33% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       478479     57.37%     96.70% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        27488      3.30%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            8      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        833964                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return        54808     44.24%     44.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          125      0.10%     44.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.00%     44.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond        68778     55.51%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          171      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            4      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total       123891                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect        27338     40.04%     40.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.00%     40.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond        40917     59.92%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total        68283                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect        27316     49.90%     49.90% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond        27407     50.07%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total        54739                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       195908     23.49%     23.49% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       446724     53.57%     77.06% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       191332     22.94%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       833964                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch        54754     80.19%     80.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return        13529     19.81%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total        68283                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           478481                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       337292                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect            68283                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss         54661                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted        54754                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted        13529                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              833964                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates               54748                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 478450                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.573706                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted          54709                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups             13                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              13                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       191333     22.94%     22.94% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       136649     16.39%     39.33% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%     39.33% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       478479     57.37%     96.70% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        27488      3.30%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            8      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       833964                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       191333     53.82%     53.82% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect        27351      7.69%     61.51% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     61.51% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       136780     38.47%     99.99% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           35      0.01%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            8      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       355514                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect        27338     49.93%     49.93% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     49.93% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond        27388     50.03%     99.96% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total        54748                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect        27338     49.93%     49.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond        27388     50.03%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total        54748                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups           13                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           13                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords           19                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        26160                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        26160                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              191462                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                191461                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes             54936                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct       140963                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong       268738                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect        83473                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect           64                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect       299887                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong           39                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong           14                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong           53                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit           10                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2         9300                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6        17978                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9          349                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10         4510                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11          210                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12          114                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13         1943                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14          511                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15         6268                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16         3300                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17         2095                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18         5692                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19         7576                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20         1404                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21         8488                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22         4774                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24         2403                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26         3094                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28         1691                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32         1394                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36          496                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0        10374                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2        17600                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6         5258                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9         2258                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10            5                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11         1681                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12          504                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13         6479                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14         5110                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15         8483                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16         2901                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17         4494                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18         4479                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19         5976                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20         2009                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21         2493                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22          601                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24          597                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26          998                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28          892                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32          398                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts         778863                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            40999                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      5470815                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.403669                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.676961                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         818823     14.97%     14.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         798906     14.60%     29.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         749343     13.70%     43.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         999685     18.27%     61.54% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         505810      9.25%     70.79% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         160064      2.93%     73.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         362238      6.62%     80.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         280361      5.12%     85.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         795585     14.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      5470815                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      8312688     44.64%     44.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       927903      4.98%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       318425      1.71%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1054600      5.66%     62.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      1164700      6.25%     69.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1773900      9.53%     79.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2392616     12.85%     96.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     18620842                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       795585                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations                33                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu1.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu1.commit.predAccess                 1742424                       # [Protean] Correctly predicted access loads (Count)
system.cpu1.commit.predNoAccess                896037                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu1.commit.mispredAccess               191240                       # [Protean] Mispredicted access loads (Count)
system.cpu1.commit.mispredNoAccess              27252                       # [Protean] Mispredicted no-access loads (Count)
system.cpu1.commitStats0.numInsts             9735692                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              18620842                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP       9735692                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        18620842                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.576537                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.734494                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           3785347                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          11462801                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         10469533                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         2856953                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      8312688     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       927903      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc       318425      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1054600      5.66%     62.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      1164700      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      1773900      9.53%     79.52% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2392616     12.85%     96.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     18620842                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                     1128557                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                   1892493                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes              878                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes                1982                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                 1612853                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles                85348                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3828953                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                27434                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 41040                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              446753                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                27361                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              19917472                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                82177                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           19327720                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          765186                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        3104938                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        928784                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           3.443393                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       2395608                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3178225                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      18771600                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     10866241                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads      9553548                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      6247906                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          4033722                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      7247687                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            638056                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      4068080                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 136800                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          505                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1425845                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                41170                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           5595628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.613294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.697476                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 1684456     30.10%     30.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  191224      3.42%     33.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  300854      5.38%     38.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  159584      2.85%     41.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  154808      2.77%     44.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  300479      5.37%     49.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2804223     50.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             5595628                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             10480109                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.867118                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            833964                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.148578                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      1458563                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    41040                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     84614                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                      28                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              19399960                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts               81042                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3091822                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 929114                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       24                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            34                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         13528                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        27474                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               41002                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                19245607                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               19245392                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 14524216                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 23337663                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.428726                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.622351                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                      56455                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads                 234869                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  70                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 34                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   720                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               27430                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2856953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.144668                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            2.552390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2829465     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               27101      0.95%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                 114      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 116      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                  17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                   7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2856953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu1.lsq0.proteanUnprotUnprotForwards        55670                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtUnprotForwards          383                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtProtForwards          375                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu1.lsq0.proteanUnprotProtForwards           27                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu1.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu1.lsq0.delayedWritebackTicks       74040293                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu1.lsq0.delayedWritebackCount          27346                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3186976                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 928785                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1425930                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      112                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 41040                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1681028                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                  85206                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3788191                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                  163                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              19726673                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   21                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                    87                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.fullRegistersEvents             36                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           22893278                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   48099312                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 9789101                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 19088867                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             21468737                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 1424541                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                      319                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        24074844                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       38924231                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 9735692                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  18620842                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        8642248                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.887304                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.127009                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      18810710                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     18792937                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   12                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             183301                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          173302                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8642008                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.174603                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.381293                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 1038823     12.02%     12.02% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1950602     22.57%     34.59% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 2139598     24.76%     59.35% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1944589     22.50%     81.85% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1172815     13.57%     95.42% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  349725      4.05%     99.47% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   31524      0.36%     99.83% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   14313      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                      19      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8642008                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     8      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    8      0.04%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               2      0.01%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                    9      0.04%      0.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                   3      0.01%      0.15% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead               1      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          19973     99.85%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          463      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      8379435     44.59%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            4      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            7      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       928636      4.94%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu      1092085      5.81%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt           22      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc       318628      1.70%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      1055214      5.61%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt      1164908      6.20%     69.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult      1802438      9.59%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       473483      2.52%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       245984      1.31%     83.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2457987     13.08%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       682543      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     18792937                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.174543                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             20004                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.001064                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               23075801                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               7273802                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       7198498                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                23172097                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               11720255                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       11521127                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   7216440                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   11596038                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                   35815                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                           240                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                   17640496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      2912940                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       928605                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         1284                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        44100                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       196017     23.01%     23.01% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       136600     16.04%     39.05% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            6      0.00%     39.05% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond       491806     57.73%     96.78% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond        27396      3.22%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total       851837                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return        59492     41.97%     41.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect           76      0.05%     42.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            4      0.00%     42.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        82105     57.92%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond           79      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total       141764                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect        27335     49.87%     49.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            2      0.00%     49.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond        27453     50.08%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total        54816                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect        27318     49.87%     49.87% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.88% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond        27440     50.10%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total        54774                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget       195650     22.97%     22.97% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB       460171     54.02%     76.99% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       196016     23.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total       851837                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch        54763     99.90%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return           53      0.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total        54816                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted          491808                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken       350876                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect           54816                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss        54658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted        54763                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted           53                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups             851837                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates              54757                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                491680                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.577200                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted         54704                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       196017     23.01%     23.01% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       136600     16.04%     39.05% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            6      0.00%     39.05% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond       491806     57.73%     96.78% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond        27396      3.22%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total       851837                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       196017     54.43%     54.43% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect        27356      7.60%     62.02% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            6      0.00%     62.02% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       136727     37.96%     99.99% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond           39      0.01%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total       360157                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect        27335     49.92%     49.92% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     49.92% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond        27400     50.04%     99.96% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total        54757                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect        27335     49.92%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond        27400     50.04%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total        54757                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             196098                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               196097                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes            59572                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct       140762                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong       268939                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect        82969                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect           90                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect       300279                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong           61                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong           24                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong           54                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit           24                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit           14                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2         8998                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6        18519                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9           22                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10           10                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11          399                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12          774                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13           27                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14         8099                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15         3016                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16         2017                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17         2898                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18         2480                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19         2131                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20         2627                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21         4423                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22         9976                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24         7704                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26         3487                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28         2486                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32         1875                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36         1176                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0         9565                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2        18250                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6          331                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9          109                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10         9153                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11         1055                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12         1005                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13         1992                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14         1918                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15         3496                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16         2313                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17         3932                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18         5136                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19         4901                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20         4880                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21         5174                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22         2610                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24         3184                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26         1978                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28          986                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32         1176                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts        183147                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           27758                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      8604921                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     2.164743                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.771052                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       1510653     17.56%     17.56% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       2320635     26.97%     44.52% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       1382112     16.06%     60.59% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       1684333     19.57%     80.16% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        755386      8.78%     88.94% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        483055      5.61%     94.55% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        300886      3.50%     98.05% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         95439      1.11%     99.16% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         72422      0.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      8604921                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      8315088     44.64%     44.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       928503      4.98%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      1055200      5.66%     62.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.52% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       464337      2.49%     82.16% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       245884      1.32%     83.48% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     18627442                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        72422                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.protStores                 382206                       # [Protean] Number of protected stores (Count)
system.cpu10.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu10.commit.predAccess                1743711                       # [Protean] Correctly predicted access loads (Count)
system.cpu10.commit.predNoAccess               896152                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu10.commit.mispredAccess              191130                       # [Protean] Mispredicted access loads (Count)
system.cpu10.commit.mispredNoAccess             27360                       # [Protean] Mispredicted no-access loads (Count)
system.cpu10.commitStats0.numInsts            9739892                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             18627442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP      9739892                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       18627442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.887304                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.127009                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          3786747                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         11466601                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        10473933                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        2858353                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts        928394                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      8315088     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      1055200      5.66%     62.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.52% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.52% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead       464337      2.49%     82.16% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       245884      1.32%     83.48% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     18627442                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu10.decltab0.hits                    1091877                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                  1803184                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes            1009                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes               2141                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decode.idleCycles                1215065                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             4189326                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  146094                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             3063743                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                27780                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             405544                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred               27357                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             19041325                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 110                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          18757093                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches         710183                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       2923019                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts       928515                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          2.170395                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads      2258530                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      3042681                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     18489507                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     10620196                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads      9152292                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      6050872                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         3851534                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      6951018                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches           656187                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     7096273                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                110274                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                300                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         2736                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 1444148                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes               13898                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8642008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.335835                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.631862                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                4285143     49.59%     49.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 331813      3.84%     53.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 472089      5.46%     58.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 438209      5.07%     63.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 369236      4.27%     68.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 354368      4.10%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                2391150     27.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8642008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts            10480623                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.212720                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           851837                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.098567                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      1487562                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   27780                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                     9307                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             18810743                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts              53819                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2912940                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                928605                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           13                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        27706                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              27759                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               18719969                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              18719625                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12250770                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18411762                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      2.166060                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.665377                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                       537                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                 54587                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                13                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  211                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads              27418                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            3.070550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev           0.787578                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              2855119     99.89%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19               3087      0.11%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 52      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows              1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value            308                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu10.lsq0.proteanUnprotUnprotForwards          366                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtUnprotForwards           30                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtProtForwards          129                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu10.lsq0.proteanUnprotProtForwards           12                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu10.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu10.lsq0.delayedWritebackTicks      31422658                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu10.lsq0.delayedWritebackCount         27342                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               3005037                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                928516                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                      63                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                      15                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1444456                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     343                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                27780                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                2280635                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                 10764                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2144257                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             4178572                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             18975255                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                  27                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.renamedOperands          21900164                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  46104583                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                9260635                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                18745700                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            21479337                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 420827                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 8449056                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       27342984                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      37658268                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                9739892                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 18627442                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                        9119772                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.930875                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.074258                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      19029975                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                  28837                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     19034080                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                    2                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined             196670                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          195880                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                22                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           9119524                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             2.087179                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.412772                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 1388683     15.23%     15.23% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 2022574     22.18%     37.41% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 2151015     23.59%     60.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1964418     21.54%     82.53% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1203105     13.19%     95.73% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  346242      3.80%     99.52% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                   31840      0.35%     99.87% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   11624      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                      23      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             9119524                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     9      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    6      0.03%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               1      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                   10      0.05%      0.13% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   3      0.01%      0.14% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead               1      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          20235     99.85%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         5292      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      8593260     45.15%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            4      0.00%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            7      0.00%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       928357      4.88%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu      1096875      5.76%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt           22      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc       313728      1.65%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd      1049309      5.51%     62.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     63.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt      1160009      6.09%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv       109200      0.57%     69.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult      1782633      9.37%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       507766      2.67%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       281980      1.48%     83.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2441205     12.83%     96.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       682533      3.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     19034080                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       2.087122                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             20265                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001065                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               24109378                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               7556910                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       7473377                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                23098573                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites               11698593                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses       11484204                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   7489645                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                   11559408                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                   39540                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                           248                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                   17645128                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      2932225                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       964616                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         3888                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        42467                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       200542     22.59%     22.59% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       141405     15.93%     38.53% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            6      0.00%     38.53% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond       518204     58.38%     96.91% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond        27395      3.09%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total       887564                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return        59217     41.85%     41.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect           81      0.06%     41.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            4      0.00%     41.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond        82103     58.03%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond           78      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total       141491                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect        27337     49.84%     49.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            2      0.00%     49.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond        27481     50.11%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total        54846                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect        27319     49.84%     49.84% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.85% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond        27474     50.13%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total        54809                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget       217349     24.49%     24.49% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB       469674     52.92%     77.41% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       200541     22.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total       887564                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch        54786     99.89%     99.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return           60      0.11%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total        54846                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted          518206                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       355578                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect           54846                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss        54660                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted        54786                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted           60                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups             887564                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates              54780                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                505920                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.570010                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted         54710                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       200542     22.59%     22.59% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       141405     15.93%     38.53% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            6      0.00%     38.53% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond       518204     58.38%     96.91% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond        27395      3.09%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total       887564                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return       200542     52.55%     52.55% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect        27359      7.17%     59.72% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            6      0.00%     59.72% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       153687     40.27%     99.99% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond           38      0.01%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total       381644                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect        27337     49.90%     49.90% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     49.90% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond        27421     50.06%     99.96% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total        54780                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect        27337     49.90%     49.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond        27421     50.06%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total        54780                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             200628                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               200627                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes            59302                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               141325                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct       162063                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong       274038                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect       139753                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect          154                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect       296009                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong           75                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong           40                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong           60                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit           21                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit           25                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2         1191                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6        39489                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9        21877                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10           45                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11            1                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12          192                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13         3943                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14         6882                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15         4487                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16         1834                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17        10569                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18         7724                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19         3210                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20         4878                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21         8774                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22         6328                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24        10426                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26         2568                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28         2573                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32         2353                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36          678                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0         1311                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2        39469                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6        21921                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9          272                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10          781                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11        11467                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12         3212                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13         6501                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14         4786                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15          809                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16         8501                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17         9186                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18         3728                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19         7707                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20         6054                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21         4053                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22         2692                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24         3956                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26         1664                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28         1274                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32          678                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts        196548                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls         28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           27816                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      9081665                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     2.076948                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.785741                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       1875130     20.65%     20.65% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       2387386     26.29%     46.94% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2       1385044     15.25%     62.19% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       1720458     18.94%     81.13% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        750700      8.27%     89.40% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        488000      5.37%     94.77% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        301335      3.32%     98.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         96412      1.06%     99.15% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         77200      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      9081665                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              141326                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         4932      0.03%      0.03% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      8523888     45.19%     45.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            4      0.00%     45.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            7      0.00%     45.22% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       928203      4.92%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu      1096816      5.81%     55.95% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     55.95% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt           20      0.00%     55.95% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc       313725      1.66%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd      1049300      5.56%     63.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt      1160000      6.15%     69.62% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult      1755300      9.31%     79.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       497937      2.64%     82.29% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       281884      1.49%     83.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2376516     12.60%     96.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     18862142                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        77200                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations               19                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.protStores                 387006                       # [Protean] Number of protected stores (Count)
system.cpu11.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu11.commit.predAccess                1726611                       # [Protean] Correctly predicted access loads (Count)
system.cpu11.commit.predNoAccess               921945                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu11.commit.mispredAccess              196036                       # [Protean] Mispredicted access loads (Count)
system.cpu11.commit.mispredNoAccess             29861                       # [Protean] Mispredicted no-access loads (Count)
system.cpu11.commitStats0.numInsts            9796992                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             18862142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP      9796992                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       18862142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.930875                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.074258                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          3838847                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts         11427101                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        10723333                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        2874453                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts        964394                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         4932      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      8523888     45.19%     45.22% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            4      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            7      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd       928203      4.92%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu      1096816      5.81%     55.95% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt           20      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc       313725      1.66%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd      1049300      5.56%     63.18% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt      1160000      6.15%     69.62% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult      1755300      9.31%     79.50% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead       497937      2.64%     82.29% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       281884      1.49%     83.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead      2376516     12.60%     96.38% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     18862142                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu11.decltab0.hits                    1115092                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                  1785900                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes             948                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes               2089                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decode.idleCycles                1227052                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             4616057                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  147335                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             3101237                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                27843                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             416026                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred               27359                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             19279426                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 116                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          18994513                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches         746163                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       2938528                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts       964502                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          2.082784                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads      2392730                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      3151613                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads     18429945                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites     10583279                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads      9425687                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      6200993                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         3903030                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      7071929                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches           670215                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     7561039                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                110404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                331                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         2672                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                 1457748                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes               14837                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          9119524                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            2.241095                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.617413                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                4709539     51.64%     51.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 324086      3.55%     55.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 481693      5.28%     60.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 456598      5.01%     65.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 381177      4.18%     69.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 342841      3.76%     73.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                2423590     26.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            9119524                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts            10545895                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.156377                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           887564                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.097323                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles      1500280                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   27843                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                    10016                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             19058812                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts              57991                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2932225                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                964616                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts               28815                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           21                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           59                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        27757                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              27816                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               18957948                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              18957581                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12332345                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18513410                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      2.078734                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.666130                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                     10115                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                 57772                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                21                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  222                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads              27418                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2874453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            3.069437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev           0.822754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              2870433     99.86%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               3877      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows              3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value            329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2874453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu11.lsq0.proteanUnprotUnprotForwards         5152                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtUnprotForwards         2432                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtProtForwards          123                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu11.lsq0.proteanUnprotProtForwards         2408                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu11.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu11.lsq0.delayedWritebackTicks      32851457                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu11.lsq0.delayedWritebackCount         27343                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               3020550                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                964503                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     102                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                      19                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               1458087                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     382                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                27843                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                2305570                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                 11016                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles       362402                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2173046                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             4239647                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             19220474                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.renamedOperands          22208490                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  46809433                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                9544191                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                18685227                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            21769637                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 438853                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                 26405                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing             26408                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 8580259                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       28063064                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      38155242                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                9796992                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 18862142                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        8640298                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             0.887259                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             1.127067                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      18809049                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     18790602                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined             183940                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          174594                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           8640028                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.174831                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.380808                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 1038533     12.02%     12.02% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1948647     22.55%     34.57% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 2139158     24.76%     59.33% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 1944243     22.50%     81.84% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1175952     13.61%     95.45% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  347725      4.02%     99.47% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                   31934      0.37%     99.84% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   13815      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                      21      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             8640028                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     8      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    7      0.04%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              3      0.02%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                    9      0.05%      0.14% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                   3      0.02%      0.15% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead               1      0.01%      0.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          19901     99.84%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          455      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      8379035     44.59%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            4      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            7      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       928300      4.94%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      1092057      5.81%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt           22      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc       318529      1.70%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      1055312      5.62%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      1164809      6.20%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      1801833      9.59%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       473468      2.52%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       245972      1.31%     83.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2457163     13.08%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       682536      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     18790602                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.174763                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             19932                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.001061                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               23071366                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               7272505                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       7197128                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                23169804                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               11720531                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       11520186                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   7215221                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   11594858                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                   36524                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                            36                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                           270                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                   17650041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      2912386                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       928593                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads         1357                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        44078                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       195690     22.98%     22.98% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       136592     16.04%     39.02% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            6      0.00%     39.03% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond       491775     57.76%     96.78% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond        27392      3.22%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total       851467                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return        59165     41.84%     41.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect           68      0.05%     41.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            4      0.00%     41.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond        82074     58.05%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond           75      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total       141394                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect        27335     49.91%     49.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            2      0.00%     49.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond        27403     50.04%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total        54766                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect        27318     49.91%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.92% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond        27398     50.06%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total        54732                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget       195934     23.01%     23.01% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB       459844     54.01%     77.02% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       195689     22.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total       851467                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch        54738     99.95%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return           28      0.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total        54766                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted          491777                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken       350555                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect           54766                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss        54657                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted        54738                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted           28                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups             851467                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates              54732                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                491650                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.577415                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted         54704                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       195690     22.98%     22.98% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       136592     16.04%     39.02% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            6      0.00%     39.03% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond       491775     57.76%     96.78% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond        27392      3.22%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total       851467                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       195690     54.39%     54.39% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect        27352      7.60%     61.99% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            6      0.00%     61.99% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       136719     38.00%     99.99% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond           38      0.01%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total       359817                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect        27335     49.94%     49.94% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond        27375     50.02%     99.96% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total        54732                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect        27335     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond        27375     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total        54732                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             195763                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               195762                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes            59237                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct       141109                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong       268592                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect        56178                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect           61                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect       327101                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong           33                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong           12                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong           56                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit           12                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            3                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6          230                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9          192                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10          291                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11          206                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12          506                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13           92                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14         4903                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15         7798                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16         1553                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17         2996                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18         9214                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19         3396                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20         6002                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21         4989                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22         5988                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24         2848                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26         2390                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28         1198                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32          596                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36          893                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0         1001                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2          230                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6          482                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9          694                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10          111                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11         9394                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12         1520                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13           37                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14         3304                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15        14572                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16         5670                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17         4989                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18         5533                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20         3274                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22         2391                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24         1593                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26          497                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28           99                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32          893                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts        183818                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           27701                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      8603000                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     2.164959                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.771321                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       1510342     17.56%     17.56% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       2320146     26.97%     44.53% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2       1378950     16.03%     60.55% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       1688549     19.63%     80.18% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        753823      8.76%     88.94% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        482494      5.61%     94.55% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        300251      3.49%     98.04% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         95379      1.11%     99.15% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         73066      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      8603000                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      8314488     44.64%     44.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       928203      4.98%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc       318525      1.71%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      1055300      5.67%     62.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      1164800      6.25%     69.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      1774500      9.53%     79.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2393316     12.85%     96.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     18625142                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        73066                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations               14                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.protStores                 382206                       # [Protean] Number of protected stores (Count)
system.cpu12.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu12.commit.predAccess                1742811                       # [Protean] Correctly predicted access loads (Count)
system.cpu12.commit.predNoAccess               896347                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu12.commit.mispredAccess              191135                       # [Protean] Mispredicted access loads (Count)
system.cpu12.commit.mispredNoAccess             27360                       # [Protean] Mispredicted no-access loads (Count)
system.cpu12.commitStats0.numInsts            9738192                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             18625142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP      9738192                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       18625142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                0.887259                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                1.127067                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          3786047                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts         11465501                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts        10471933                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        2857653                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts        928394                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      8314488     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd       928203      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc       318525      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd      1055300      5.67%     62.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.86% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt      1164800      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult      1774500      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead      2393316     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     18625142                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu12.decltab0.hits                    1091962                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                  1802071                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes             969                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes               2041                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decode.idleCycles                1215218                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             4187891                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  146546                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             3062650                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                27723                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             405237                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred               27357                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             19038350                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 110                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          18754046                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches         710164                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       2921575                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts       928497                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          2.170532                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads      2258326                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      3041171                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads     18489443                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites     10619258                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads      9149413                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      6049551                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         3850072                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      6949238                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches           655533                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     7095727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                110160                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                294                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1894                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                 1443245                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes               13571                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          8640028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.335884                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.631449                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                4284263     49.59%     49.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 329258      3.81%     53.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 472812      5.47%     58.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 439642      5.09%     63.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 372104      4.31%     68.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 351819      4.07%     72.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                2390130     27.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            8640028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts            10478264                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.212720                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           851467                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.098546                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles      1487033                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   27723                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                     9305                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             18809082                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts              54483                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2912386                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                928593                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           27                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        27675                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              27702                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               18717650                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              18717314                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12253717                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18410945                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      2.166281                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.665567                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                       223                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                 54733                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                14                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  199                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads              27316                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2857653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            3.070907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev           0.814744                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              2854194     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               3313      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows              2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value            405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2857653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu12.lsq0.proteanUnprotUnprotForwards          156                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtUnprotForwards           30                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtProtForwards           25                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu12.lsq0.proteanUnprotProtForwards           12                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu12.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu12.lsq0.delayedWritebackTicks      31589055                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu12.lsq0.delayedWritebackCount         27344                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               3003492                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                928498                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                      70                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               1443547                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     337                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                27723                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                2280421                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                 10127                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2143986                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             4177771                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             18973305                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.renamedOperands          21896335                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  46099245                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                9259064                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                18745519                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            21475037                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 421298                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 8447833                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       27338803                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      37654951                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                9738192                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 18625142                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                        8643394                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.887349                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.126952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      18815210                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     18796036                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined             185801                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined          177433                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           8643103                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.174686                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.380323                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 1037990     12.01%     12.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1950370     22.57%     34.58% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 2140315     24.76%     59.34% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 1944520     22.50%     81.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1177179     13.62%     95.46% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  347309      4.02%     99.47% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                   31752      0.37%     99.84% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   13641      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                      27      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             8643103                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                    18      0.09%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                   10      0.05%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%      0.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               2      0.01%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%      0.15% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                    9      0.05%      0.20% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                   3      0.02%      0.21% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead               1      0.01%      0.22% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          19899     99.78%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          475      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      8381542     44.59%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            4      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            7      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       928599      4.94%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu      1092255      5.81%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt           22      0.00%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc       318628      1.70%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd      1056011      5.62%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt      1164909      6.20%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult      1802428      9.59%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt        27301      0.15%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       473588      2.52%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       245984      1.31%     83.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2457940     13.08%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       682543      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     18796036                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.174613                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             19942                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.001061                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               23078950                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               7275842                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7199073                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                23176173                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites               11725215                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses       11523283                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7217460                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                   11598043                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                   36898                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                            37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                           291                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                   17653470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      2913390                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       928613                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         1374                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        44070                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       195789     22.99%     22.99% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       136601     16.04%     39.03% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            6      0.00%     39.03% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       491795     57.75%     96.78% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        27395      3.22%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond           11      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       851599                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return        59264     41.87%     41.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect           77      0.05%     41.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            4      0.00%     41.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond        82094     58.01%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond           78      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total       141526                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect        27335     49.83%     49.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            2      0.00%     49.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond        27499     50.12%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total        54862                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect        27318     49.83%     49.83% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.83% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond        27489     50.14%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total        54823                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       195960     23.01%     23.01% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       459851     54.00%     77.01% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       195788     22.99%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       851599                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch        54739     99.78%     99.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          123      0.22%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total        54862                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          491797                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken       350556                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect           54862                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss        54658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted        54739                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          123                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             851599                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates              54733                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                491665                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.577343                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted         54704                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups            17                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses             17                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       195789     22.99%     22.99% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       136601     16.04%     39.03% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            6      0.00%     39.03% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       491795     57.75%     96.78% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        27395      3.22%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond           11      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       851599                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       195789     54.40%     54.40% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect        27356      7.60%     62.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            6      0.00%     62.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       136731     37.99%     99.99% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond           39      0.01%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond           11      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       359934                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect        27335     49.94%     49.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond        27376     50.02%     99.96% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total        54733                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect        27335     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond        27376     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total        54733                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes             195871                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops               195870                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes            59345                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct       141165                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong       268536                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect       100517                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect           48                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect       308937                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong          129                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            9                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            6                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            4                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6         9327                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9         9043                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10        22289                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            7                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13            3                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14         9090                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15         3761                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16         2997                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17         6860                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18        10601                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19         2095                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20         6980                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21         4087                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22         4990                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24         2599                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26         3585                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28          499                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32          995                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36          891                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0          503                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2         9327                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6        31331                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9         2117                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10         4999                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11         2085                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12         3495                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13         3663                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14         5516                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15        14040                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17           98                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18        11970                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19           98                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20         5990                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21         1994                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22          597                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24          994                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26          995                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32          891                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts        185679                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           27816                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8605836                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.164745                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.773142                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       1514002     17.59%     17.59% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       2320416     26.96%     44.56% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2       1377166     16.00%     60.56% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       1689598     19.63%     80.19% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        752750      8.75%     88.94% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        481419      5.59%     94.53% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        300091      3.49%     98.02% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         95893      1.11%     99.13% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8         74501      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8605836                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      8316288     44.64%     44.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       928503      4.98%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd      1056000      5.67%     62.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     18629442                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples        74501                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.protStores                 382206                       # [Protean] Number of protected stores (Count)
system.cpu13.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu13.commit.predAccess                1743311                       # [Protean] Correctly predicted access loads (Count)
system.cpu13.commit.predNoAccess               896541                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu13.commit.mispredAccess              191137                       # [Protean] Mispredicted access loads (Count)
system.cpu13.commit.mispredNoAccess             27364                       # [Protean] Mispredicted no-access loads (Count)
system.cpu13.commitStats0.numInsts            9740692                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             18629442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP      9740692                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       18629442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.887349                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.126952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          3786747                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts         11468201                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        10474333                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        2858353                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts        928394                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      8316288     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd      1056000      5.67%     62.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     18629442                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu13.decltab0.hits                    1092139                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                  1802557                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes             683                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes               1811                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decode.idleCycles                1215501                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             4189531                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  146653                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             3063580                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                27838                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             405243                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred               27357                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             19044583                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 110                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          18759112                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         710182                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       2922285                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts       928515                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.170341                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      2258589                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3042811                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads     18495056                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites     10622351                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads      9151731                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      6051459                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         3850800                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      6950810                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           655639                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     7097863                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                110390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         2319                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                 1443738                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes               13766                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          8643103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.336337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.631387                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                4284921     49.58%     49.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 328812      3.80%     53.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 473065      5.47%     58.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 441256      5.11%     63.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 372178      4.31%     68.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 351445      4.07%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                2391426     27.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            8643103                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts            10484278                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.212982                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           851599                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.098526                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles      1487412                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   27838                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                     9429                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             18815243                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts              55272                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2913390                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                928613                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           13                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        27693                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              27815                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               18722714                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              18722356                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12259057                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                18417957                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.166088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.665604                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                       266                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                 55037                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                13                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  219                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              27320                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            3.072339                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev           0.796127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              2854872     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19               3316      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 45      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value            289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu13.lsq0.proteanUnprotUnprotForwards          186                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtUnprotForwards           37                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtProtForwards           30                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu13.lsq0.proteanUnprotProtForwards           13                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu13.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu13.lsq0.delayedWritebackTicks      31716252                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu13.lsq0.delayedWritebackCount         27343                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               3004206                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                928516                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                      76                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                      17                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               1444060                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     357                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                27838                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                2281105                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                 10435                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2144621                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             4179104                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             18979949                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                  29                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.renamedOperands          21906743                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  46117157                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                9263177                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                18751682                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            21481337                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                 425406                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 8449794                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       27346352                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      37667512                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9740692                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 18629442                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                        8636659                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.887250                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.127078                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      18793166                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     18778518                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                    2                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined             178057                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          165355                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           8636347                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.174359                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.383549                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 1042049     12.07%     12.07% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1944049     22.51%     34.58% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 2145644     24.84%     59.42% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 1940957     22.47%     81.89% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1160893     13.44%     95.34% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  355773      4.12%     99.46% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   31027      0.36%     99.82% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   15929      0.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                      26      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             8636347                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                    10      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    5      0.02%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               3      0.01%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                   10      0.05%      0.14% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                   3      0.01%      0.15% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead               1      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          19984     99.84%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          459      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      8370633     44.58%     44.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            4      0.00%     44.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            7      0.00%     44.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       928316      4.94%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu      1092061      5.82%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt           22      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc       318527      1.70%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     57.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd      1051311      5.60%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt      1164808      6.20%     69.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult      1801830      9.60%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       473571      2.52%     81.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       245975      1.31%     83.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2457364     13.09%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       682530      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     18778518                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.174280                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             20016                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.001066                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               23061508                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               7268319                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       7195228                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                23151893                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites               11702951                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses       11511077                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   7212132                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                   11585943                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                   33525                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                           312                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                   17657786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      2911288                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       928590                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         1143                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        44085                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return       196603     23.06%     23.07% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect       136594     16.02%     39.09% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            6      0.00%     39.09% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond       491777     57.69%     96.78% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond        27395      3.21%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total       852387                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return        60078     42.22%     42.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect           70      0.05%     42.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            4      0.00%     42.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        82076     57.67%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond           78      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total       142314                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect        27335     49.91%     49.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            2      0.00%     49.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond        27411     50.04%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total        54774                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect        27319     49.91%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond        27404     50.06%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total        54739                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget       193936     22.75%     22.75% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB       461849     54.18%     76.94% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS       196602     23.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total       852387                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch        54741     99.94%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return           33      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total        54774                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted          491779                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken       352558                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect           54774                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss        54658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted        54741                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted           33                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups             852387                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates              54735                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                491653                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.576796                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted         54704                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return       196603     23.06%     23.07% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect       136594     16.02%     39.09% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            6      0.00%     39.09% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond       491777     57.69%     96.78% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond        27395      3.21%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total       852387                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return       196603     54.50%     54.50% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect        27355      7.58%     62.08% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            6      0.00%     62.09% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       136720     37.90%     99.99% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond           38      0.01%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total       360734                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect        27335     49.94%     49.94% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond        27378     50.02%     99.96% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total        54735                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect        27335     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond        27378     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total        54735                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used        26424                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct        26424                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes             196678                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops               196677                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes            60152                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct       139062                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong       270639                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect        73725                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect           76                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect       309363                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong           39                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong           13                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong           54                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            2                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6          115                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9          159                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10        18679                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11          295                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12          148                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13         3737                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14           12                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15         5423                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16         3135                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17         5485                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18         2419                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19          200                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20         6269                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21         5605                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22         3786                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24        13022                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26         1791                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28         1594                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32         1091                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36          886                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0          307                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            9                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6        18837                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9           92                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10          601                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11         9092                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12         1941                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13         1130                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14         1196                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15         1993                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16         5910                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17         8299                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18         5268                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19          102                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20         4967                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21         7948                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22         1596                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24         2391                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26          989                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28          300                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32          885                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts        177936                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           27713                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8599202                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     2.164752                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.769240                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       1507408     17.53%     17.53% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       2319725     26.98%     44.51% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2       1391056     16.18%     60.68% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       1661885     19.33%     80.01% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        767776      8.93%     88.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        485789      5.65%     94.59% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        300974      3.50%     98.09% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         94955      1.10%     99.19% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         69634      0.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8599202                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      8308488     44.63%     44.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            4      0.00%     44.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            7      0.00%     44.63% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       928203      4.99%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu      1092016      5.87%     55.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc       318525      1.71%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd      1051300      5.65%     62.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.14% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt      1164800      6.26%     69.40% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     69.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult      1774500      9.53%     79.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       464337      2.49%     82.16% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       245884      1.32%     83.48% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2393316     12.86%     96.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     18615142                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        69634                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.protStores                 382206                       # [Protean] Number of protected stores (Count)
system.cpu14.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu14.commit.predAccess                1744812                       # [Protean] Correctly predicted access loads (Count)
system.cpu14.commit.predNoAccess               894345                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu14.commit.mispredAccess              191135                       # [Protean] Mispredicted access loads (Count)
system.cpu14.commit.mispredNoAccess             27361                       # [Protean] Mispredicted no-access loads (Count)
system.cpu14.commitStats0.numInsts            9734192                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             18615142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP      9734192                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       18615142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.887250                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.127078                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          3786047                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts         11457501                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts        10469933                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        2857653                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts        928394                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      8308488     44.63%     44.63% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            4      0.00%     44.63% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            7      0.00%     44.63% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd       928203      4.99%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu      1092016      5.87%     55.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc       318525      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd      1051300      5.65%     62.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.14% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt      1164800      6.26%     69.40% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     69.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult      1774500      9.53%     79.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead       464337      2.49%     82.16% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       245884      1.32%     83.48% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead      2393316     12.86%     96.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     18615142                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu14.decltab0.hits                    1090677                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                  1804877                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes             973                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes               2069                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples               86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decode.idleCycles                1214609                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             4185601                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  144651                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             3063752                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                27734                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             407237                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred               27357                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             19028367                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 110                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          18744966                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches         710166                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       2923498                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts       928493                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          2.170396                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads      2258338                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      3041157                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads     18466030                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites     10610157                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads      9151332                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      6047644                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         3851991                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      6949256                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches           658451                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     7089511                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                110182                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         2105                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                 1446578                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes               14579                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          8636347                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.335389                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.632655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                4281000     49.57%     49.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 338843      3.92%     53.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 473052      5.48%     58.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 430048      4.98%     63.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 362758      4.20%     68.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 360766      4.18%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                2389880     27.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            8636347                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts            10472126                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.212520                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           852387                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.098694                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles      1489342                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   27734                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                     9411                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             18793199                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts              49190                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2911288                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                928590                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents           14                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        27681                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              27713                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               18706641                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              18706305                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12228102                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18390368                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      2.165919                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.664919                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                       524                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                 53635                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                14                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  196                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads              27417                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2857653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            3.070094                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev           0.787998                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              2854785     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19               2719      0.10%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 41      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows              1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value            331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2857653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu14.lsq0.proteanUnprotUnprotForwards          349                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtUnprotForwards           32                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtProtForwards          131                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu14.lsq0.proteanUnprotProtForwards           12                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu14.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu14.lsq0.delayedWritebackTicks      30835454                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu14.lsq0.delayedWritebackCount         27340                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               3005517                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                928494                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                      67                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               1446884                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     341                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                27734                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                2279812                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                 10134                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2143191                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             4175476                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             18957474                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                  30                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.renamedOperands          21875717                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  46058241                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                9253112                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                18721915                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            21465037                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 410680                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 8443057                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       27322555                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      37623304                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                9734192                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 18615142                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                        9118783                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             0.930812                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             1.074331                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      19028776                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                  28837                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     19032895                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                    7                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined             196471                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          195384                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                22                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           9118540                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             2.087274                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.413247                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 1389201     15.23%     15.23% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 2022012     22.17%     37.41% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 2150839     23.59%     61.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1963258     21.53%     82.53% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1201968     13.18%     95.71% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  347779      3.81%     99.52% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                   31737      0.35%     99.87% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   11726      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                      20      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             9118540                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     6      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    5      0.02%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               2      0.01%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                    9      0.04%      0.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   3      0.01%      0.12% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead               1      0.00%      0.13% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          20231     99.87%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         5214      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      8592601     45.15%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            4      0.00%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            7      0.00%     45.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       928409      4.88%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu      1096890      5.76%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt           22      0.00%     55.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc       313730      1.65%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     57.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd      1048915      5.51%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     63.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt      1160011      6.09%     69.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv       109200      0.57%     69.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult      1782647      9.37%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       507668      2.67%     82.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       281977      1.48%     83.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2441160     12.83%     96.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       682540      3.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     19032895                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       2.087219                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             20257                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.001064                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               24107674                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               7556469                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       7473188                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                23096920                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites               11697633                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses       11483357                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   7489359                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                   11558579                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                   39478                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                            35                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                           243                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                   17661981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      2932127                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       964609                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         3868                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        42464                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return       205631     23.53%     23.53% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect       141403     16.18%     39.71% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            6      0.00%     39.71% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond       499448     57.15%     96.86% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond        27392      3.13%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total       873892                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return        64306     50.31%     50.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect           79      0.06%     50.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            4      0.00%     50.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond        63347     49.56%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond           75      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total       127819                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect        27337     49.83%     49.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            2      0.00%     49.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond        27500     50.12%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total        54865                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect        27320     49.83%     49.83% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.83% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond        27493     50.14%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total        54829                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget       279832     32.02%     32.02% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB       388430     44.45%     76.47% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS       205630     23.53%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total       873892                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch        54794     99.87%     99.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return           71      0.13%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total        54865                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted          499450                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       274337                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect           54865                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss        54659                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted        54794                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted           71                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups             873892                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates              54788                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                489501                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.560139                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted         54711                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return       205631     23.53%     23.53% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect       141403     16.18%     39.71% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            6      0.00%     39.71% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond       499448     57.15%     96.86% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond        27392      3.13%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total       873892                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return       205631     53.50%     53.50% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect        27358      7.12%     60.61% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            6      0.00%     60.61% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       151346     39.37%     99.99% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond           38      0.01%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total       384391                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect        27337     49.90%     49.90% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     49.90% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond        27429     50.06%     99.96% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total        54788                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect        27337     49.90%     49.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.90% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond        27429     50.06%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total        54788                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used        26303                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct        26303                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes             205715                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops               205714                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes            64389                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used               141325                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct            141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct       161865                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong       274236                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect        77830                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect          127                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect       331634                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong           90                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong           44                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong           60                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit           33                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit           29                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2           90                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6         3755                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            9                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10         2028                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11          703                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12         1033                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13          703                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14         3916                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15         7001                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16         4785                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17         2813                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18         7661                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19        10076                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20         5539                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21         7837                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22         6578                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24         4685                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26         3762                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28         1886                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32         2064                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36         1167                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0          790                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2         3751                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6         2036                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9         1017                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10         1541                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11         7589                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12         3130                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13          106                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14         6041                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15        11259                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16         8265                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17          819                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18         5687                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19         9546                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20         6340                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21         2464                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22         1406                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24         2874                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26         1283                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28         1079                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32         1068                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.commitSquashedInsts        196349                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls         28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           27755                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      9080796                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     2.077036                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.784731                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       1873196     20.63%     20.63% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       2386686     26.28%     46.91% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2       1387933     15.28%     62.20% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       1718695     18.93%     81.12% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        751823      8.28%     89.40% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        488644      5.38%     94.78% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        301023      3.31%     98.10% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         96513      1.06%     99.16% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         76283      0.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      9080796                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls              141326                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         4932      0.03%      0.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      8523288     45.19%     45.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            4      0.00%     45.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            7      0.00%     45.22% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       928203      4.92%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu      1096816      5.82%     55.95% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     55.95% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt           20      0.00%     55.95% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc       313725      1.66%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd      1048900      5.56%     63.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt      1160000      6.15%     69.62% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult      1755300      9.31%     79.50% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       497937      2.64%     82.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       281884      1.49%     83.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2376516     12.60%     96.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     18861142                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        76283                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations               18                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.protStores                 387006                       # [Protean] Number of protected stores (Count)
system.cpu15.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      8                       # [Protean] Number of x-taint primitives (Count)
system.cpu15.commit.predAccess                1726810                       # [Protean] Correctly predicted access loads (Count)
system.cpu15.commit.predNoAccess               921944                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu15.commit.mispredAccess              195935                       # [Protean] Mispredicted access loads (Count)
system.cpu15.commit.mispredNoAccess             29764                       # [Protean] Mispredicted no-access loads (Count)
system.cpu15.commitStats0.numInsts            9796592                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             18861142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP      9796592                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       18861142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                0.930812                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                1.074331                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          3838847                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts         11426301                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts        10723133                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        2874453                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts        964394                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         4932      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      8523288     45.19%     45.22% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            4      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            7      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd       928203      4.92%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu      1096816      5.82%     55.95% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt           20      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc       313725      1.66%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd      1048900      5.56%     63.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt      1160000      6.15%     69.62% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult      1755300      9.31%     79.50% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead       497937      2.64%     82.29% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       281884      1.49%     83.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead      2376516     12.60%     96.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     18861142                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu15.decltab0.hits                    1115036                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                  1786078                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes             864                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes               2005                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples               91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decode.idleCycles                1226748                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             4615414                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  147401                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             3101196                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                27781                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             415634                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred               27359                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             19279535                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 116                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          18993395                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches         746166                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       2938583                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts       964506                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          2.082887                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads      2392760                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      3151647                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads     18427558                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites     10582426                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads      9425807                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      6200804                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         3903089                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      7071743                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches           594060                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     7632665                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                110280                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         1634                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                 1376724                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                5313                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          9118540                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            2.265838                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.642051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                4726643     51.84%     51.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 312058      3.42%     55.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 461221      5.06%     60.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 408207      4.48%     64.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 362763      3.98%     68.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 334928      3.67%     72.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                2512720     27.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            9118540                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts            10613741                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           1.163943                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           873892                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.095834                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles      1428849                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   27781                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                     9963                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             19057613                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts              58074                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2932127                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                964609                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts               28815                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           18                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect           71                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        27688                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              27759                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               18956841                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              18956545                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12330024                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                18511340                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      2.078846                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.666079                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                     10076                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                 57674                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                18                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  215                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads              27390                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2874453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean            3.068758                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev           0.793121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              2870515     99.86%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               3794      0.13%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 45      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 36      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value            297                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2874453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu15.lsq0.proteanUnprotUnprotForwards         5138                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtUnprotForwards         2432                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtProtForwards           98                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu15.lsq0.proteanUnprotProtForwards         2408                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu15.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu15.lsq0.delayedWritebackTicks      32619454                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu15.lsq0.delayedWritebackCount         27343                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               3020574                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                964507                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     154                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      21                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               1376984                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     313                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                27781                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                2305394                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                 10469                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles       362403                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2172946                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             4239547                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             19219359                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                  38                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.renamedOperands          22207352                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  46806997                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                9544018                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                18683417                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            21768637                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 438715                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                 26405                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing             26408                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 8580512                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       28061913                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      38152729                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                9796592                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 18861142                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         5612094                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.576126                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.735732                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       19413479                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      19369533                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    39                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              783073                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           410369                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            5602422                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              3.457350                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.869459                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   397660      7.10%      7.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   591843     10.56%     17.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   796366     14.21%     31.88% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   893474     15.95%     47.82% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1164969     20.79%     68.62% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   918128     16.39%     85.01% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   682220     12.18%     97.18% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   101396      1.81%     98.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    56366      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              5602422                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  27349     57.15%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     57.15% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   428      0.89%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                2      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     58.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                8      0.02%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     58.07% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               7      0.01%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     58.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    14      0.03%     58.11% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                    5      0.01%     58.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               44      0.09%     58.21% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           19997     41.79%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          512      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      8666546     44.74%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            4      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            8      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       957379      4.94%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1092195      5.64%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           26      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc       318658      1.65%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1084237      5.60%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1164952      6.01%     68.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       109218      0.56%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1843605      9.52%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt        27319      0.14%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       533832      2.76%     81.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       246118      1.27%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2587588     13.36%     96.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       682736      3.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      19369533                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        3.451391                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              47854                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002471                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                20681024                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                7946183                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        7483500                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 23708357                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                12250439                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        11774360                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    7552467                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    11864408                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                    28293                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                             78                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           9672                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    23954288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       3094018                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       929385                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        30215                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       140259                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       191498     22.96%     22.96% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       136703     16.39%     39.34% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            5      0.00%     39.34% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       478550     57.36%     96.71% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond        27464      3.29%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        834232                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return        54973     44.28%     44.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          179      0.14%     44.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            3      0.00%     44.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        68849     55.45%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          147      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total       124159                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect        27338     39.92%     39.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      0.00%     39.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond        41117     60.04%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total        68483                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect        27315     49.90%     49.90% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond        27404     50.07%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total        54735                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget       196427     23.55%     23.55% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       446308     53.50%     77.05% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       191497     22.95%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       834232                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch        54749     79.95%     79.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return        13734     20.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total        68483                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           478552                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken       336847                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect            68483                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss         54661                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted        54749                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted        13734                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              834232                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates               54743                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 478515                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.573599                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted          54709                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       191498     22.96%     22.96% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       136703     16.39%     39.34% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            5      0.00%     39.34% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       478550     57.36%     96.71% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond        27464      3.29%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       834232                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       191498     53.83%     53.83% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect        27353      7.69%     61.52% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            5      0.00%     61.53% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       136813     38.46%     99.99% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total       355717                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect        27338     49.94%     49.94% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond        27383     50.02%     99.96% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total        54743                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect        27338     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond        27383     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total        54743                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords           21                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        25935                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        25935                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              191681                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                191680                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes             55155                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct       141363                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong       268338                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect        74331                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect           82                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect       309241                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong           34                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong           17                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            5                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2          106                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6          471                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9        18008                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10           17                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11          868                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12           14                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13         6000                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14           14                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15         3242                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16         5993                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17         1500                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18        11140                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19         2592                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20         1498                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21         2000                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22        11525                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24         3294                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26         1712                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28         3499                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32           99                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36          872                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0         1052                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2           24                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6        18025                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9         1290                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10           18                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11         1745                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12        10472                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13         4506                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14           20                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15         8618                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16         5094                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17         1499                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18        11527                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19         3497                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21         1516                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22         1590                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24         3000                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28           99                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32          872                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts         782818                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            41443                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      5476627                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     3.401810                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.679465                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         825804     15.08%     15.08% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         797319     14.56%     29.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         748937     13.68%     43.31% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         999092     18.24%     61.56% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         505556      9.23%     70.79% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         159827      2.92%     73.70% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         361652      6.60%     80.31% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         280818      5.13%     85.44% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         797622     14.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      5476627                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      8316888     44.64%     44.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       928503      4.98%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1056400      5.67%     62.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     18630442                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       797622                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations                33                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu2.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu2.commit.predAccess                 1743405                       # [Protean] Correctly predicted access loads (Count)
system.cpu2.commit.predNoAccess                896457                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu2.commit.mispredAccess               191422                       # [Protean] Mispredicted access loads (Count)
system.cpu2.commit.mispredNoAccess              27069                       # [Protean] Mispredicted no-access loads (Count)
system.cpu2.commitStats0.numInsts             9741092                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              18630442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP       9741092                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        18630442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.576126                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.735732                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           3786747                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          11469001                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         10474533                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         2858353                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      8316888     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1056400      5.67%     62.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     18630442                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                     1128176                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                   1892214                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes             1030                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes                2118                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                 1613538                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles                88274                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3831648                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                27478                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 41484                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              446337                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                27361                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              19933717                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                82195                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           19340577                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches          765433                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        3107016                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts        928809                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           3.446232                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads       2396363                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      3181877                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      18784299                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     10873268                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads      9559017                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      6252998                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          4035825                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      7252203                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches            637805                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      4073342                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 137688                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 324                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         2018                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1426103                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                40882                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           5602422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.611869                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.698152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 1688678     30.14%     30.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  191231      3.41%     33.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  300616      5.37%     38.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  159191      2.84%     41.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  155249      2.77%     44.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  300560      5.36%     49.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2806897     50.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             5602422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts             10488850                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.868973                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            834232                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.148649                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      1457894                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    41484                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     87442                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                      45                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              19413515                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts               82224                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3094018                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 929385                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                       36                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            34                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         13733                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        27715                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               41448                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                19258382                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               19257860                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 14536602                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 23359350                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       3.431493                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.622303                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      59009                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads                 235665                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 152                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 34                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   991                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               27614                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.146330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            2.627704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2830888     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               26814      0.94%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                 220      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 285      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                   7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                   6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu2.lsq0.proteanUnprotUnprotForwards        57148                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtUnprotForwards          931                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtProtForwards          884                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu2.lsq0.proteanUnprotProtForwards           46                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu2.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu2.lsq0.delayedWritebackTicks       74091143                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu2.lsq0.delayedWritebackCount          27265                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3189237                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 928810                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1426434                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      357                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 41484                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1681811                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                  88074                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3790835                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                  218                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              19743281                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                   16                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                   150                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           22914813                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   48137103                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 9796577                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 19103628                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             21482337                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 1432476                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                      443                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        24092174                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       38952324                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 9741092                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  18630442                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         5608912                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.576095                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.735825                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       19445434                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      19394785                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    47                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined              827528                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           436918                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            5604334                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              3.460676                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.868350                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   400375      7.14%      7.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   583291     10.41%     17.55% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   794186     14.17%     31.72% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   894090     15.95%     47.68% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1176973     21.00%     68.68% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   914699     16.32%     85.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   682372     12.18%     97.17% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   101551      1.81%     98.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    56797      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              5604334                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  27361     57.05%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     57.05% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   432      0.90%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     57.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                8      0.02%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               4      0.01%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     57.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    24      0.05%     58.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                    5      0.01%     58.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead              112      0.23%     58.27% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           20013     41.73%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          592      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      8673780     44.72%     44.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            4      0.00%     44.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            8      0.00%     44.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       964019      4.97%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1092369      5.63%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           26      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc       318664      1.64%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1078747      5.56%     62.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1164975      6.01%     68.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       109244      0.56%     69.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1845859      9.52%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        27344      0.14%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       542113      2.80%     81.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       246585      1.27%     83.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2592917     13.37%     96.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       682939      3.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      19394785                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        3.457852                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              47959                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.002473                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                20724446                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                7999577                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        7497105                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 23717464                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                12273459                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        11785280                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    7573152                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    11869000                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                    28607                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                             62                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           4578                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    23959096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       3107479                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       930083                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        30614                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       139547                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       191254     22.86%     22.86% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       136970     16.37%     39.23% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            6      0.00%     39.23% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       480865     57.48%     96.71% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond        27534      3.29%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond           11      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        836642                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return        54729     43.24%     43.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          446      0.35%     43.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            4      0.00%     43.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond        71164     56.23%     99.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          217      0.17%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            7      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total       126569                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect        27338     41.43%     41.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.00%     41.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond        38625     58.53%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total        65991                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect        27314     49.89%     49.89% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.90% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond        27413     50.08%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total        54743                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget       193961     23.18%     23.18% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       451428     53.96%     77.14% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       191253     22.86%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       836642                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch        54754     82.97%     82.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return        11237     17.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total        65991                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           480867                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken       341635                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect            65991                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss         54661                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted        54754                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted        11237                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              836642                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates               54748                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 481044                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.574970                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted          54709                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups             17                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              17                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       191254     22.86%     22.86% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       136970     16.37%     39.23% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            6      0.00%     39.23% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       480865     57.48%     96.71% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond        27534      3.29%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond           11      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       836642                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       191254     53.78%     53.78% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect        27353      7.69%     61.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            6      0.00%     61.48% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       136937     38.51%     99.99% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           35      0.01%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond           11      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total       355598                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect        27338     49.93%     49.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     49.93% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond        27388     50.03%     99.96% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total        54748                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect        27338     49.93%     49.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond        27388     50.03%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total        54748                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        24024                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        24024                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              191705                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                191704                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes             55179                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct       138861                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong       270840                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect        84647                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect           73                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect       300838                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong           48                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong           12                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong           53                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2         9077                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6        18873                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9          143                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10         5781                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12         1093                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13         1097                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14         4943                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16         2613                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17         1970                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18         5074                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19         1730                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20          900                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21        11587                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22         5783                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24         7837                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26         2790                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28         1397                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32         1187                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36          905                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0         9277                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2        18873                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6         6123                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9         2003                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10         4706                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11           10                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12         1230                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13         3766                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14         4165                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16         2324                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17         1396                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18        13121                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19         2308                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20         1799                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21         7601                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22         1593                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24         1795                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26          598                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28         1187                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32          905                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts         827206                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            39046                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      5475348                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     3.400321                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.677700                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         826932     15.10%     15.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         797280     14.56%     29.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         746805     13.64%     43.30% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         999026     18.25%     61.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         502991      9.19%     70.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         162200      2.96%     73.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         364141      6.65%     80.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         285620      5.22%     85.57% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         790353     14.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      5475348                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      8309388     44.63%     44.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            4      0.00%     44.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            7      0.00%     44.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       928503      4.99%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1092016      5.87%     55.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     55.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           20      0.00%     55.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1051400      5.65%     62.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.14% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1164900      6.26%     69.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     69.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       464337      2.49%     82.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       245884      1.32%     83.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2394016     12.86%     96.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     18617942                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       790353                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations                36                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu3.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu3.commit.predAccess                 1745919                       # [Protean] Correctly predicted access loads (Count)
system.cpu3.commit.predNoAccess                893944                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu3.commit.mispredAccess               191435                       # [Protean] Mispredicted access loads (Count)
system.cpu3.commit.mispredNoAccess              27055                       # [Protean] Mispredicted no-access loads (Count)
system.cpu3.commitStats0.numInsts             9736092                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              18617942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP       9736092                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        18617942                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.576095                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.735825                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           3786747                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          11459001                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         10472033                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         2858353                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      8309388     44.63%     44.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            4      0.00%     44.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.00%     44.63% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd       928503      4.99%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1092016      5.87%     55.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     55.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           20      0.00%     55.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1051400      5.65%     62.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.14% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1164900      6.26%     69.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     69.98% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.98% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       464337      2.49%     82.15% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       245884      1.32%     83.48% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2394016     12.86%     96.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     18617942                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                     1133387                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                   1897666                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes             1022                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes                2102                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                 1610867                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles                92108                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3834829                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                27439                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 39091                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              451412                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                27361                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              19931303                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                82181                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           19365493                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches          765935                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        3118245                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts        929299                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           3.452629                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads       2397668                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      3187215                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      18771921                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     10884047                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads      9582962                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      6265884                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          4047544                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      7265729                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches            642681                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      4075340                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 132902                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 419                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         2605                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1433330                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                43198                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           5604334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             3.609279                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.696805                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 1687405     30.11%     30.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  191259      3.41%     33.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  305417      5.45%     38.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  161700      2.89%     41.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  154924      2.76%     44.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  301060      5.37%     49.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2802569     50.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             5604334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             10486563                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.869625                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            836642                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.149163                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      1459519                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    39091                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     91366                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                      23                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              19445470                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts               67230                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3107479                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 930083                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                       19                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            38                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         11237                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        27813                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               39050                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                19283279                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               19282385                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 14544930                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 23377542                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       3.437812                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.622175                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                      59562                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads                 249126                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 38                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  1689                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               27627                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.145327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            2.529605                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2830889     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               26805      0.94%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                 219      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                 288      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                   1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                   4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu3.lsq0.proteanUnprotUnprotForwards        57283                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtUnprotForwards          953                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtProtForwards         1254                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu3.lsq0.proteanUnprotProtForwards           72                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu3.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu3.lsq0.delayedWritebackTicks       74160839                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu3.lsq0.delayedWritebackCount          27254                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3200473                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 929300                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1433758                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      454                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 39091                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1676701                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                  91965                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3796415                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                  162                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              19745521                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                   25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                    85                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           22931350                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   48175381                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 9821065                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 19073148                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             21469837                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 1461513                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                      335                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        24130039                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       39019289                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 9736092                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  18617942                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         6050988                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.617820                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.618594                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       19615805                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                   28842                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      19596750                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    46                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined              787805                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           420869                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 27                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            6049871                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              3.239201                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.998610                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   751440     12.42%     12.42% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   651838     10.77%     23.20% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   808114     13.36%     36.55% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   898182     14.85%     51.40% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1157009     19.12%     70.52% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   927741     15.33%     85.86% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   684872     11.32%     97.18% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   107235      1.77%     98.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    63440      1.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              6049871                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  33391     56.77%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     56.77% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                  3785      6.44%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     1      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                1      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     63.21% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt             1206      2.05%     65.26% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     65.26% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     65.26% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               3      0.01%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     65.27% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                    61      0.10%     65.37% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                    3      0.01%     65.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               40      0.07%     65.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           20323     34.55%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         5395      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      8874034     45.28%     45.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            4      0.00%     45.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            8      0.00%     45.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       958035      4.89%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1097389      5.60%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt           32      0.00%     55.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc       313694      1.60%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     57.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1075866      5.49%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     63.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1160068      5.92%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       109296      0.56%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1821772      9.30%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        27397      0.14%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       564647      2.88%     81.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       282297      1.44%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2568857     13.11%     96.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       683359      3.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      19596750                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        3.238603                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              58814                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                21674182                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                8215641                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        7758796                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 23628049                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                12216871                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        11723511                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    7822286                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    11827883                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                    29008                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                             54                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           1117                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    23964413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       3108640                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       966831                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        34640                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       168994                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       196826     22.60%     22.60% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       142265     16.34%     38.94% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            6      0.00%     38.94% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond       504121     57.89%     96.83% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond        27563      3.17%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond           12      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total        870795                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return        55501     44.50%     44.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          941      0.75%     45.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            4      0.00%     45.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond        68020     54.54%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          246      0.20%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond            8      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total       124722                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect        27340     39.09%     39.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.00%     39.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond        42570     60.87%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total        69938                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect        27316     49.82%     49.82% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.82% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond        27497     50.15%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total        54829                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget       216978     24.92%     24.92% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB       456992     52.48%     77.40% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       196825     22.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total       870795                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch        54814     78.38%     78.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return        15124     21.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total        69938                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted           504123                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       341875                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect            69938                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss         54663                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted        54814                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted        15124                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups              870795                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates               54808                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 495069                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.568525                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted          54715                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups             18                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              18                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       196826     22.60%     22.60% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       142265     16.34%     38.94% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            6      0.00%     38.94% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond       504121     57.89%     96.83% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond        27563      3.17%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond           12      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total       870795                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       196826     52.39%     52.39% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect        27355      7.28%     59.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            6      0.00%     59.67% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       151489     40.32%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond           12      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total       375726                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect        27340     49.88%     49.88% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     49.88% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond        27446     50.08%     99.96% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total        54808                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect        27340     49.88%     49.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.88% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond        27446     50.08%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total        54808                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords           24                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              197772                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                197771                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes             56446                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                141325                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct       161761                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong       274340                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect       122423                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect          132                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect           13                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect       313335                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong           95                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong           44                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong           57                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit           32                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit           27                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2         1340                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6        39531                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9           39                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10         3974                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11           18                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12          731                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13         3201                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14         3727                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15         3945                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16          146                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17        20814                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18         5690                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19         4073                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20         3082                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21         9207                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22         5289                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24         7017                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         4084                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28         2187                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         2950                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36         1649                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0         2434                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2        39432                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6         4016                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9          720                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10          639                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11         4987                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12         2103                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13        10083                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14         3814                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15        12291                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16         5624                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17         9518                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18         6864                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19         1602                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20         3586                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         5308                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         2887                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24         2088                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         1872                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         1276                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32         1550                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts         787529                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls          28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            42993                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      5921833                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     3.184291                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.714535                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        1172241     19.80%     19.80% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         862601     14.57%     34.36% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         756437     12.77%     47.14% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         998594     16.86%     64.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         514727      8.69%     72.69% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         168834      2.85%     75.54% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         361217      6.10%     81.64% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         282251      4.77%     86.41% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         804931     13.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      5921833                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               141326                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         4932      0.03%      0.03% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      8521488     45.19%     45.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            4      0.00%     45.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            7      0.00%     45.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       927903      4.92%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1096816      5.82%     55.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     55.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt           20      0.00%     55.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc       313625      1.66%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     57.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1048200      5.56%     63.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1159900      6.15%     69.62% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1754700      9.31%     79.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       497937      2.64%     82.29% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       281884      1.49%     83.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375816     12.60%     96.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     18856842                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       804931                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations                57                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.protStores                  387006                       # [Protean] Number of protected stores (Count)
system.cpu4.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu4.commit.predAccess                 1726538                       # [Protean] Correctly predicted access loads (Count)
system.cpu4.commit.predNoAccess                921522                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu4.commit.mispredAccess               196156                       # [Protean] Mispredicted access loads (Count)
system.cpu4.commit.mispredNoAccess              29537                       # [Protean] Mispredicted no-access loads (Count)
system.cpu4.commitStats0.numInsts             9794092                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              18856842                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP       9794092                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        18856842                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.617820                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.618594                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           3838147                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          11423601                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         10720733                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         2873753                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts         964394                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         4932      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8521488     45.19%     45.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            4      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.00%     45.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd       927903      4.92%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     50.14% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1096816      5.82%     55.95% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt           20      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc       313625      1.66%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      1048200      5.56%     63.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1159900      6.15%     69.62% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     70.20% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.20% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      1754700      9.31%     79.50% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.50% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       497937      2.64%     82.29% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       281884      1.49%     83.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2375816     12.60%     96.38% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       682510      3.62%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     18856842                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                     1150852                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                   1874714                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes             1047                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes                2196                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples                60                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples                60                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples                60                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples                60                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                 1612102                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               491335                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  3856687                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                46689                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 43058                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              455857                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                27363                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              20182160                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                82187                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           19567205                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches          802874                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        3121280                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts        965567                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           3.233721                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads       2535096                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      3290840                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      18701836                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     10824157                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads      9831371                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      6401285                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          4086847                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      7373395                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches            653817                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      4502186                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 140840                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 420                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         2605                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1441180                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                40171                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           6049871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             3.386362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.753149                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 2083445     34.44%     34.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  197336      3.26%     37.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  300840      4.97%     42.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  163970      2.71%     45.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  164066      2.71%     48.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  301419      4.98%     53.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 2838795     46.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             6049871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             10553047                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.744020                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            870795                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.143910                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      1474240                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    43058                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     86753                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                      29                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              19644647                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts               90420                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3108640                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 966831                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                28818                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                       21                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            60                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         15123                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        27875                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               42998                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                19485339                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               19482307                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 14609294                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 23492066                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       3.219690                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.621882                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                      68173                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads                 234887                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 611                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 60                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  2437                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               27538                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2873753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             3.135262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            1.496793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               2847497     99.09%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               25701      0.89%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                 201      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                 130      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 147      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                   2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                   3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows               8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             974                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2873753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu4.lsq0.proteanUnprotUnprotForwards        60434                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtUnprotForwards         3105                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtProtForwards         1998                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu4.lsq0.proteanUnprotProtForwards         2636                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu4.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu4.lsq0.delayedWritebackTicks       71549438                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu4.lsq0.delayedWritebackCount          27323                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3203424                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 965568                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1441608                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      454                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 43058                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1688495                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                  87075                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles        372058                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3826954                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                32231                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              19991680                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                    94                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.fullRegistersEvents            899                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           23207483                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   48810656                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                10073052                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 19041050                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             21762337                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 1445146                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                  26406                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing              26406                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    86761                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        24761182                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       39416793                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 9794092                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  18856842                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         5600556                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.574929                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.739344                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       19411429                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      19367925                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    29                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined              780523                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined           408298                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            5599858                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              3.458646                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.868142                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   394471      7.04%      7.04% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   592984     10.59%     17.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   796560     14.22%     31.86% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   893495     15.96%     47.81% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1163345     20.77%     68.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   919242     16.42%     85.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   682606     12.19%     97.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   101130      1.81%     99.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    56025      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              5599858                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  27359     57.18%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     57.18% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   357      0.75%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     1      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                1      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     57.93% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt               14      0.03%     57.96% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                2      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt              13      0.03%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     57.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    15      0.03%     58.02% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                    4      0.01%     58.03% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead               76      0.16%     58.19% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           20004     41.81%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          456      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      8665891     44.74%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            4      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            8      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       957411      4.94%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1092221      5.64%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt           32      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       318672      1.65%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1084181      5.60%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      1164965      6.01%     68.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       109221      0.56%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1843390      9.52%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt        27321      0.14%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       533541      2.75%     81.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       246255      1.27%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2587002     13.36%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       682754      3.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      19367925                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        3.458215                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              47846                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                20676671                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                7943774                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7483144                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 23706912                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                12248255                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        11773466                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7551630                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    11863685                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                    28211                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                            698                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                    23970940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       3093318                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       929502                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        29888                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       132682                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       191368     22.95%     22.95% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       136768     16.40%     39.35% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            5      0.00%     39.35% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       478253     57.35%     96.71% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        27464      3.29%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond           12      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        833872                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return        54843     44.30%     44.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          244      0.20%     44.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            3      0.00%     44.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond        68552     55.37%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          147      0.12%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            8      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total       123799                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect        27338     39.88%     39.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      0.00%     39.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond        41190     60.08%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total        68556                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect        27311     49.90%     49.90% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.90% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond        27403     50.07%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total        54730                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       196479     23.56%     23.56% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       446026     53.49%     77.05% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       191367     22.95%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       833872                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch        54747     79.86%     79.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return        13809     20.14%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total        68556                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           478255                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       336503                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect            68556                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss         54660                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted        54747                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted        13809                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              833872                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates               54741                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 478214                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.573486                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted          54708                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups             17                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              17                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       191368     22.95%     22.95% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       136768     16.40%     39.35% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            5      0.00%     39.35% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       478253     57.35%     96.71% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        27464      3.29%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond           12      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       833872                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       191368     53.81%     53.81% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect        27352      7.69%     61.50% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            5      0.00%     61.50% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       136883     38.49%     99.99% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond           12      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       355658                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect        27338     49.94%     49.94% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond        27381     50.02%     99.96% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total        54741                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect        27338     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond        27381     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total        54741                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        26469                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        26469                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              191616                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                191615                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes             55090                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       141464                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong       268237                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect        56458                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect           69                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       326587                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong           32                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong           19                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit            8                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit            7                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2          101                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6          474                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9          223                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10           13                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12          114                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13         4585                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14          605                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15         4492                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16         9648                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18         7666                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19         3495                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20        11027                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21         1995                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22         3481                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24         3990                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26         1591                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28         1894                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32          594                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36          590                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0         1295                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2          474                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6          235                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9          203                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10            5                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11         8983                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12         2315                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13         2947                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14         5491                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15            3                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16        18292                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17         1995                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18         6974                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19         2094                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20         1001                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21            3                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22          894                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24         2288                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26          496                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32          590                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts         780262                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            41477                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      5474380                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     3.403297                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.678508                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         822343     15.02%     15.02% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         797651     14.57%     29.59% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         749600     13.69%     43.29% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         999537     18.26%     61.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         505867      9.24%     70.78% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         159660      2.92%     73.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         361773      6.61%     80.31% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         280518      5.12%     85.43% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         797431     14.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      5474380                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      8317188     44.64%     44.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       928503      4.98%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1056600      5.67%     62.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     18630942                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       797431                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations                39                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu5.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu5.commit.predAccess                 1743241                       # [Protean] Correctly predicted access loads (Count)
system.cpu5.commit.predNoAccess                896621                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu5.commit.mispredAccess               191359                       # [Protean] Mispredicted access loads (Count)
system.cpu5.commit.mispredNoAccess              27132                       # [Protean] Mispredicted no-access loads (Count)
system.cpu5.commitStats0.numInsts             9741292                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              18630942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP       9741292                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        18630942                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.574929                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.739344                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           3786747                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          11469401                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         10474633                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         2858353                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      8317188     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1056600      5.67%     62.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     18630942                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                     1128194                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                   1892483                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes             1046                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes                2102                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples                55                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                 1612176                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles                87484                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3831159                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                27515                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 41524                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              446084                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                27361                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              19933108                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                82207                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           19339187                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          765476                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        3106386                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts        928894                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           3.453083                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       2396629                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3181270                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      18782920                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     10872322                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads      9558113                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6252609                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          4035280                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      7251894                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            637393                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      4072559                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 137768                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1768                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1425509                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                40776                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           5599858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.613411                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.697822                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 1686505     30.12%     30.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  191241      3.42%     33.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  300300      5.36%     38.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  159089      2.84%     41.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  155073      2.77%     44.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  300709      5.37%     49.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 2806941     50.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             5599858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             10488570                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.872773                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            833872                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.148891                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      1456362                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    41524                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     86778                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                      31                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              19411465                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts               82710                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3093318                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 929502                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                       26                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            41                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect         13806                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        27667                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               41473                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                19257120                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               19256610                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 14534821                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 23355508                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       3.438339                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.622329                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                      58154                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads                 234965                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 41                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  1108                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               27552                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             3.141848                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            1.629719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               2830854     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               26888      0.94%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                 221      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 233      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                   2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                   9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows               7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1475                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu5.lsq0.proteanUnprotUnprotForwards        56657                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtUnprotForwards          725                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtProtForwards          729                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu5.lsq0.proteanUnprotProtForwards           43                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu5.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu5.lsq0.delayedWritebackTicks       73398415                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu5.lsq0.delayedWritebackCount          27348                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3188542                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 928895                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1425801                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      318                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 41524                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1680641                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                  86930                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3790192                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                  571                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              19742041                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                   214                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.fullRegistersEvents            321                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           22910835                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   48129790                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                 9794450                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 19104485                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             21482837                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 1427998                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                      632                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        24088062                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       38947891                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 9741292                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  18630942                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         5601311                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.575007                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.739109                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       19412889                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      19368828                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    35                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              781983                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           410216                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            5600692                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              3.458292                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.868320                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   394958      7.05%      7.05% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   592710     10.58%     17.63% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   797623     14.24%     31.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   892567     15.94%     47.81% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1164255     20.79%     68.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   918517     16.40%     85.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   682809     12.19%     97.19% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   101312      1.81%     99.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    55941      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              5600692                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  27348     57.42%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     57.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   226      0.47%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     57.89% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                9      0.02%     57.91% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                1      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               4      0.01%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     57.92% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    14      0.03%     57.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                    4      0.01%     57.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               36      0.08%     58.04% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           19986     41.96%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          500      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      8666293     44.74%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            4      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            8      0.00%     44.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       957262      4.94%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1092394      5.64%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt           26      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       318651      1.65%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     56.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1084340      5.60%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      1164947      6.01%     68.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       109216      0.56%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1843442      9.52%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt        27316      0.14%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       533709      2.76%     81.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       246234      1.27%     83.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2587202     13.36%     96.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       682684      3.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      19368828                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        3.457910                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              47628                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002459                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                20678019                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                7945041                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        7483279                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 23707992                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                12249909                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        11773973                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    7551839                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    11864117                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                    28246                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                            619                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                    23975545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       3093483                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       929336                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        29452                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       158742                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       191544     22.96%     22.96% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       136731     16.39%     39.36% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            6      0.00%     39.36% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       478358     57.35%     96.71% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        27466      3.29%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        834117                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return        55019     44.35%     44.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          207      0.17%     44.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            4      0.00%     44.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        68657     55.35%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          149      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total       124044                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect        27338     39.79%     39.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.00%     39.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond        41333     60.17%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total        68699                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect        27314     49.78%     49.78% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.78% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond        27538     50.19%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total        54868                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       196423     23.55%     23.55% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       446151     53.49%     77.04% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       191543     22.96%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       834117                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch        54766     79.72%     79.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return        13933     20.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total        68699                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           478360                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken       336654                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect            68699                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss         54661                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted        54766                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted        13933                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              834117                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates               54760                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 478245                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.573355                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted          54709                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       191544     22.96%     22.96% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       136731     16.39%     39.36% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            6      0.00%     39.36% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       478358     57.35%     96.71% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        27466      3.29%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       834117                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       191544     53.82%     53.82% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect        27353      7.69%     61.51% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            6      0.00%     61.51% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       136922     38.48%     99.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           35      0.01%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total       355872                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect        27338     49.92%     49.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     49.92% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond        27400     50.04%     99.96% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total        54760                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect        27338     49.92%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond        27400     50.04%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total        54760                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              191756                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                191755                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes             55230                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       141467                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong       268234                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect       108927                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect           69                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect           10                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       300448                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong          166                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong           17                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit           28                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit           12                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2         9007                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6        26718                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9           15                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10            9                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11         9002                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12           22                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13          487                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14         7003                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15         3052                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16         3022                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17         2902                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18        14805                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19          700                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20         8085                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21         1923                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22         6667                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24         6841                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26         2797                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28         1099                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         3751                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         1272                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0        18422                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2        17800                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6          422                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9            7                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10        14604                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11         3269                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12         3508                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14         6290                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15         8234                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16         6282                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17         3603                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18        11274                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19         1802                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20          321                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21         3373                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22         2246                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24         2302                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26         1583                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         2664                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32         1173                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts         781649                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            41667                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      5474944                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     3.402947                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.678376                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         822531     15.02%     15.02% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         797883     14.57%     29.60% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         749597     13.69%     43.29% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         999666     18.26%     61.55% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         505969      9.24%     70.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         159920      2.92%     73.71% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         361610      6.60%     80.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         280413      5.12%     85.44% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         797355     14.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      5474944                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      8317188     44.64%     44.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       928503      4.98%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1056600      5.67%     62.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     18630942                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       797355                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations                39                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu6.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu6.commit.predAccess                 1743222                       # [Protean] Correctly predicted access loads (Count)
system.cpu6.commit.predNoAccess                896646                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu6.commit.mispredAccess               191334                       # [Protean] Mispredicted access loads (Count)
system.cpu6.commit.mispredNoAccess              27151                       # [Protean] Mispredicted no-access loads (Count)
system.cpu6.commitStats0.numInsts             9741292                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              18630942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP       9741292                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        18630942                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.575007                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.739109                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           3786747                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          11469401                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         10474633                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         2858353                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      8317188     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      1056600      5.67%     62.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     18630942                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                     1128418                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                   1892530                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes             1115                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes                2219                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples                56                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                 1613011                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles                86609                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  3831918                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                27439                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 41715                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              446200                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                27361                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              19935786                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                82181                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           19340090                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          765398                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        3106661                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts        928894                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           3.452779                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       2396354                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      3181553                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      18784294                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     10873071                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads      9559204                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      6252747                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          4035555                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      7251888                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            637694                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      4072177                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 138150                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 332                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         2069                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1426035                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                40873                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           5600692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.613486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.697726                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 1686600     30.11%     30.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  191214      3.41%     33.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  300343      5.36%     38.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  159290      2.84%     41.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  155237      2.77%     44.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  300742      5.37%     49.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 2807266     50.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             5600692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             10490312                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.872832                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            834117                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.148915                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      1457039                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    41715                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     86406                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                      32                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              19412925                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts               82764                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3093483                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 929336                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       26                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            42                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         13933                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        27739                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               41672                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                19257897                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               19257252                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 14535271                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 23355637                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       3.437990                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.622345                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      58191                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads                 235130                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  86                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 42                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   942                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               27519                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             3.140363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            1.404850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               2830898     99.04%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               26914      0.94%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                 204      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 136      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 132      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                   4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                   3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                   2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows               7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu6.lsq0.proteanUnprotUnprotForwards        56622                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtUnprotForwards          650                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtProtForwards          714                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu6.lsq0.proteanUnprotProtForwards          205                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu6.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu6.lsq0.delayedWritebackTicks       73258152                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu6.lsq0.delayedWritebackCount          27346                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3188785                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 928895                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1426376                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      367                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 41715                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1681594                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                  86485                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3790756                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                  142                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              19743760                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                    87                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           22915213                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   48136438                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                 9796439                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 19105714                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             21482837                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 1432376                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                      273                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        24090076                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       38950937                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 9741292                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  18630942                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         5791323                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.593295                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.685503                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       19519509                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                   12042                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      19482960                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    39                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined              813109                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           424165                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 27                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            5790562                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              3.364606                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.927594                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   546339      9.43%      9.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   610278     10.54%     19.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   800123     13.82%     33.79% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   894807     15.45%     49.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1173657     20.27%     69.51% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   919720     15.88%     85.40% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   683190     11.80%     97.19% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   103937      1.79%     98.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    58511      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              5790562                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  29782     57.10%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     57.10% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                  1666      3.19%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     60.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt              506      0.97%     61.27% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                1      0.00%     61.27% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     61.27% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               3      0.01%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               3      0.01%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    36      0.07%     61.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                    5      0.01%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               34      0.07%     61.43% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           20118     38.57%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2632      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      8758746     44.96%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            4      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            8      0.00%     44.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       962144      4.94%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1094317      5.62%     55.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     55.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt           26      0.00%     55.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       316835      1.63%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     57.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1077232      5.53%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      1163164      5.97%     68.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       109251      0.56%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1837118      9.43%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt        27352      0.14%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     79.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       552640      2.84%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       261166      1.34%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2582755     13.26%     96.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       682970      3.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      19482960                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        3.364164                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              52154                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.002677                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                21128844                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                8095125                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        7608944                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 23679831                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                12249585                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        11762278                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    7680957                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    11851525                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                    28736                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                             53                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                            761                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                    23980882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       3109414                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       945020                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        31099                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       156837                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       193436     22.73%     22.73% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       139237     16.36%     39.09% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            6      0.00%     39.09% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       490884     57.68%     96.77% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond        27495      3.23%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        851070                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return        54911     43.58%     43.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          713      0.57%     44.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            4      0.00%     44.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond        70183     55.70%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          178      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total       125997                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect        27340     40.70%     40.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.00%     40.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond        39810     59.26%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           22      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total        67178                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return       138525     19.10%     19.10% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect       138524     19.10%     38.21% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     38.21% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       420701     58.02%     96.23% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        27317      3.77%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       725073                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect        27317     49.81%     49.81% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.82% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond        27506     50.16%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total        54839                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       203068     23.86%     23.86% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       454567     53.41%     77.27% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       193435     22.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       851070                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch        54778     81.54%     81.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return        12400     18.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total        67178                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           490886                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       342541                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect            67178                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss         54663                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted        54778                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted        12400                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              851070                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates               54772                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 487307                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.572582                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted          54715                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       193436     22.73%     22.73% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       139237     16.36%     39.09% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            6      0.00%     39.09% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       490884     57.68%     96.77% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond        27495      3.23%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       851070                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return       193436     53.18%     53.18% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect        27355      7.52%     60.70% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            6      0.00%     60.70% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       142918     39.29%     99.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total       363763                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect        27340     49.92%     49.92% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     49.92% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond        27410     50.04%     99.96% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total        54772                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect        27340     49.92%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond        27410     50.04%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total        54772                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              194154                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                194153                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes             55628                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                138525                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct             138525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       147962                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       272739                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect       102341                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect          220                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       291697                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong           51                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong           98                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong           58                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit           11                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2         9576                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6        20305                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9            7                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10          918                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11            1                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12          793                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13         4495                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14         5049                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15         3080                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16         1294                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17         8510                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18         5837                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19         4472                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20         6287                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21         8450                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22         9147                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24         6200                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26         3983                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28         1581                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32         2164                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36          561                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0         9775                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2        20305                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6         1126                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9         8139                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10         1696                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11           25                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12         1585                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13         3803                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14         1468                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15         9956                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16         8061                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17        13536                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18         9091                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19         1356                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20         2011                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21         2887                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22          103                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24         4867                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26          888                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28         1471                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32          561                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts         812849                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls          12015                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            40277                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      5662252                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     3.305830                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.693923                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         968984     17.11%     17.11% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         824867     14.57%     31.68% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         751765     13.28%     44.96% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        1000055     17.66%     62.62% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         508356      8.98%     71.60% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         165240      2.92%     74.52% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         364201      6.43%     80.95% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         285222      5.04%     85.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         793562     14.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      5662252                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls               138526                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         2132      0.01%      0.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      8397688     44.86%     44.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            4      0.00%     44.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            7      0.00%     44.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       928503      4.96%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.83% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1094016      5.84%     55.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     55.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt           20      0.00%     55.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       316625      1.69%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     57.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1049600      5.61%     62.98% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.98% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      1162900      6.21%     69.48% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     70.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1767100      9.44%     79.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.65% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       478337      2.56%     82.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       260884      1.39%     83.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2387016     12.75%     96.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     18718442                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       793562                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations                48                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.protStores                  384206                       # [Protean] Number of protected stores (Count)
system.cpu7.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu7.commit.predAccess                 1738672                       # [Protean] Correctly predicted access loads (Count)
system.cpu7.commit.predNoAccess                905183                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu7.commit.mispredAccess               193296                       # [Protean] Mispredicted access loads (Count)
system.cpu7.commit.mispredNoAccess              28202                       # [Protean] Mispredicted no-access loads (Count)
system.cpu7.commitStats0.numInsts             9761292                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              18718442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP       9761292                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        18718442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.593295                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.685503                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           3808747                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          11444401                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         10577133                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         2865353                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts         943394                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         2132      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      8397688     44.86%     44.87% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            4      0.00%     44.87% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.00%     44.87% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       928503      4.96%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.83% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1094016      5.84%     55.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     55.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt           20      0.00%     55.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc       316625      1.69%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      1049600      5.61%     62.98% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.98% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.27% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      1162900      6.21%     69.48% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     70.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult      1767100      9.44%     79.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.65% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       478337      2.56%     82.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       260884      1.39%     83.60% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      2387016     12.75%     96.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     18718442                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       725073                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       586542                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       138531                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       420701                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       304372                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       138526                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       138525                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                     1142334                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                   1889381                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes             1069                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes                2210                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples                57                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples                57                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples                57                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples                57                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                 1611353                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               258603                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  3844745                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                35528                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 40333                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              454115                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                27363                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              20036633                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                82193                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           19453833                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          781381                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        3120444                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts        944090                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           3.359135                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       2455502                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      3233661                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      18744101                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     10860903                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads      9690114                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      6325068                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          4064534                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      7311581                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites        11001                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            648002                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      4253602                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 135390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 465                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         2884                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1437740                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                42267                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           5790562                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.511908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.723498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 1852211     31.99%     31.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  193770      3.35%     35.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  304473      5.26%     40.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  163061      2.82%     43.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  158498      2.74%     46.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  301264      5.20%     51.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 2817285     48.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             5790562                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             10514375                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.815539                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            851070                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.146956                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      1465916                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    40333                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     90372                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                      26                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              19531551                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts               73746                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3109414                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 945020                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                12018                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       19                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            50                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect         12400                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        27884                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               40284                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                19371922                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               19371222                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 14575245                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 23430407                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       3.344870                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.622065                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                      61254                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads                 244061                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 50                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  1626                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               27472                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2865353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             3.137617                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            1.428274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               2838392     99.06%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               26508      0.93%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                 160      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                 135      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  82      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                   1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                   4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows               9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2865353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu7.lsq0.proteanUnprotUnprotForwards        57626                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtUnprotForwards         1511                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtProtForwards         1014                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu7.lsq0.proteanUnprotProtForwards         1103                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu7.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu7.lsq0.delayedWritebackTicks       72409864                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu7.lsq0.delayedWritebackCount          27344                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3202522                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 944091                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1438213                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      499                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 40333                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1681340                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                  90438                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles        155030                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3810264                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                13157                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              19848252                       # Number of instructions processed by rename (Count)
system.cpu7.rename.IQFullEvents                   102                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           23052497                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   48447012                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                 9929693                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 19052697                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             21594337                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 1458160                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                  11006                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing              11006                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    36341                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        24399890                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       39190904                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 9761292                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  18718442                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         8920122                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.912947                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.095354                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18935748                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                   16834                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      18930142                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                     6                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined              191740                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           187293                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 19                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            8919775                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.122267                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.400065                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  1243176     13.94%     13.94% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1993091     22.34%     36.28% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  2138040     23.97%     60.25% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  1968219     22.07%     82.32% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1186697     13.30%     95.62% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   346062      3.88%     99.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                    32235      0.36%     99.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    12234      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                       21      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              8919775                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                     12      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     7      0.03%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                3      0.01%      0.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               2      0.01%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%      0.12% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                     9      0.04%      0.16% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                    3      0.01%      0.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead                1      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           20050     99.82%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         3262      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      8503479     44.92%     44.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            4      0.00%     44.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            7      0.00%     44.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       928059      4.90%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1094873      5.78%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt           22      0.00%     55.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc       315631      1.67%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     57.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      1051820      5.56%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp        54602      0.29%     63.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      1161912      6.14%     69.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       109203      0.58%     69.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      1790041      9.46%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     79.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       493363      2.61%     82.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       266977      1.41%     83.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2447046     12.93%     96.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       682541      3.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      18930142                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.122184                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              20087                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.001061                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                23674181                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                7436667                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        7357014                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 23125971                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                11707677                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        11498076                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    7373950                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    11573017                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                    38612                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                            347                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                    17630007                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       2923220                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       949607                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         2869                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        50328                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       198309     22.73%     22.73% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       139406     15.98%     38.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            6      0.00%     38.71% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond       507246     58.15%     96.86% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond        27388      3.14%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total        872367                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return        58984     41.75%     41.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect           82      0.06%     41.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            4      0.00%     41.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond        82145     58.14%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond           71      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            6      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total       141294                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect        27337     49.86%     49.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      0.00%     49.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond        27467     50.09%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total        54832                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       139325     19.06%     19.06% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       139324     19.06%     38.12% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%     38.12% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond       425101     58.15%     96.26% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        27317      3.74%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total       731073                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect        27320     49.86%     49.86% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.86% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond        27458     50.11%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total        54794                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget       208496     23.90%     23.90% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB       465563     53.37%     77.27% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       198308     22.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total       872367                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch        54779     99.90%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return           53      0.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total        54832                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted           507248                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken       353469                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect            54832                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss         54659                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted        54779                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted           53                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups              872367                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates               54773                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 501469                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.574837                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted          54711                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       198309     22.73%     22.73% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       139406     15.98%     38.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            6      0.00%     38.71% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond       507246     58.15%     96.86% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond        27388      3.14%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total       872367                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       198309     53.47%     53.47% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect        27358      7.38%     60.84% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            6      0.00%     60.85% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       145176     39.14%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond           37      0.01%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       370898                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect        27337     49.91%     49.91% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     49.91% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond        27414     50.05%     99.96% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total        54773                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect        27337     49.91%     49.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond        27414     50.05%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total        54773                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        26097                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        26097                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              198396                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                198395                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes             59070                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                139325                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             139325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct       153562                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong       271539                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect        77525                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect          123                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect       321184                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong           66                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong           30                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong           62                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit           12                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit           17                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2            1                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6         3698                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9         4111                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10         1003                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11          512                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12          110                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13          651                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14         2386                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15         2556                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16        10679                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17         3296                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18         8168                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19         3489                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20         9982                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21         8280                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22         4877                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24         7377                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26         2504                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28         1492                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         1686                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36          886                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0         1948                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2         2844                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6         5114                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9          267                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10         1280                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11         3424                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12         2504                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13         8979                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14         7313                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15         3115                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16        11571                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17         4494                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18         5665                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19         6382                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20         5384                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21         2601                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22         1291                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24          892                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26          993                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28          994                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32          689                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts         191625                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls          16815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            27773                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      8882306                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     2.112159                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.780898                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        1724912     19.42%     19.42% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        2357966     26.55%     45.97% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        1380978     15.55%     61.51% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        1712341     19.28%     80.79% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         748060      8.42%     89.21% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         484661      5.46%     94.67% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         301499      3.39%     98.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          95754      1.08%     99.14% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          76135      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      8882306                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               139326                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         2932      0.02%      0.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      8435888     44.97%     44.98% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            4      0.00%     44.98% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            7      0.00%     44.98% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       927903      4.95%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.93% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1094816      5.84%     55.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     55.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt           20      0.00%     55.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc       315625      1.68%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     57.45% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      1051800      5.61%     63.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.34% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      1161900      6.19%     69.54% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     70.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      1762700      9.40%     79.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       483937      2.58%     82.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       266884      1.42%     83.66% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2382816     12.70%     96.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       682510      3.64%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     18760842                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        76135                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations                21                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.protStores                  385006                       # [Protean] Number of protected stores (Count)
system.cpu8.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu8.commit.predAccess                 1732512                       # [Protean] Correctly predicted access loads (Count)
system.cpu8.commit.predNoAccess                911543                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu8.commit.mispredAccess               193936                       # [Protean] Mispredicted access loads (Count)
system.cpu8.commit.mispredNoAccess              28762                       # [Protean] Mispredicted no-access loads (Count)
system.cpu8.commitStats0.numInsts             9770692                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              18760842                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP       9770692                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        18760842                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.912947                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.095354                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           3816147                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          11441801                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         10616533                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         2866753                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts         949394                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         2932      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      8435888     44.97%     44.98% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            4      0.00%     44.98% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            7      0.00%     44.98% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd       927903      4.95%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.93% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1094816      5.84%     55.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt           20      0.00%     55.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc       315625      1.68%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.45% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      1051800      5.61%     63.05% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.05% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.34% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt      1161900      6.19%     69.54% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     70.12% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.12% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      1762700      9.40%     79.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead       483937      2.58%     82.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       266884      1.42%     83.66% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      2382816     12.70%     96.36% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       682510      3.64%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     18760842                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       731073                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       591742                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       139331                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       425101                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       305972                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       139326                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       139325                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                     1105505                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                   1791552                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes              923                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes                2064                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                 1222117                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              4438345                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   147262                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              3084249                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 27802                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              411122                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                27359                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              19176030                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  120                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           18891505                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches          731168                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        2930366                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts        949507                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           2.117853                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads       2336666                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      3104245                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      18454143                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     10597148                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads      9308347                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      6136624                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          3879873                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      7019286                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites        15401                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches            663871                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      7367295                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 110322                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         2380                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  1451402                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                14163                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           8919775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.279109                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.623017                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 4532254     50.81%     50.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  325331      3.65%     54.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  477144      5.35%     59.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  452981      5.08%     64.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  378592      4.24%     69.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  344632      3.86%     72.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 2408841     27.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             8919775                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             10516515                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.178965                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            872367                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.097798                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      1494638                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    27802                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                      9667                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18952582                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts               57950                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2923220                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 949607                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                16812                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            22                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect            51                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        27720                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               27771                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                18855431                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               18855090                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12302178                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18472626                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       2.113770                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.665968                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       5945                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads                  56467                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 22                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   213                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               27361                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2866753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             3.071029                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev            1.134249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               2862913     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                3699      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  40      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                   3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                   4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                   5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                   3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows              10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value             645                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2866753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu8.lsq0.proteanUnprotUnprotForwards         3035                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtUnprotForwards         1431                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtProtForwards           71                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu8.lsq0.proteanUnprotProtForwards         1408                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu8.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu8.lsq0.delayedWritebackTicks       33208257                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu8.lsq0.delayedWritebackCount          27344                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                3012333                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 949508                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       68                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                1451711                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      345                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 27802                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 2294817                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                  11607                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles        211408                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2160708                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              4213433                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              19116157                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                   40                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.renamedOperands           22076220                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   46510561                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                 9424740                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 18710064                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             21642337                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  433883                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                  15405                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing              15405                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  8524109                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        27758547                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       37942405                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 9770692                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  18760842                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         8644413                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.887454                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.126819                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       18814467                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      18795734                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                     6                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined              185058                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined           176192                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8644184                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.174379                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.380911                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  1040137     12.03%     12.03% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1950088     22.56%     34.59% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  2139276     24.75%     59.34% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  1944253     22.49%     81.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1177313     13.62%     95.45% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   347510      4.02%     99.47% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                    31772      0.37%     99.84% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    13779      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                       56      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8644184                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                     16      0.08%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    16      0.08%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%      0.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                4      0.02%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%      0.18% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               1      0.01%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                     9      0.05%      0.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    3      0.02%      0.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead                1      0.01%      0.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           19902     99.75%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          501      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      8381236     44.59%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            4      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            7      0.00%     44.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       928630      4.94%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu      1092061      5.81%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt           22      0.00%     55.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc       318629      1.70%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     57.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      1056020      5.62%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt      1164910      6.20%     69.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv       109200      0.58%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult      1802441      9.59%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt        27300      0.15%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     79.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       473597      2.52%     81.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       245985      1.31%     83.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2458046     13.08%     96.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       682545      3.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      18795734                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.174322                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              19952                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.001062                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                23079648                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                7275079                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7199043                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 23175962                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                11724493                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        11523206                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7217242                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    11597943                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                    36608                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                            229                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                    17634751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       2913376                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       928626                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         1490                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        44021                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       195712     22.98%     22.98% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       136603     16.04%     39.03% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            6      0.00%     39.03% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       491799     57.75%     96.78% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        27394      3.22%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond           11      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        851527                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return        59187     41.84%     41.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect           79      0.06%     41.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            4      0.00%     41.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond        82098     58.04%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond           77      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            7      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total       141454                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect        27335     49.90%     49.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            2      0.00%     49.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond        27414     50.05%     99.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond           22      0.04%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            4      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total        54777                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect        27317     49.91%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            2      0.00%     49.91% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond        27400     50.06%     99.97% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond           10      0.02%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            4      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total        54733                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       196055     23.02%     23.02% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       459761     53.99%     77.02% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       195711     22.98%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       851527                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch        54746     99.94%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return           31      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total        54777                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           491801                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken       350465                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect            54777                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss         54658                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted        54746                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted           31                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              851527                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates               54740                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 491673                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.577402                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted          54705                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups             17                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses              17                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       195712     22.98%     22.98% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       136603     16.04%     39.03% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            6      0.00%     39.03% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       491799     57.75%     96.78% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        27394      3.22%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond           11      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       851527                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       195712     54.39%     54.39% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect        27356      7.60%     61.99% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            6      0.00%     61.99% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       136728     38.00%     99.99% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond           39      0.01%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond           11      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       359854                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect        27335     49.94%     49.94% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     49.94% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond        27383     50.02%     99.96% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond           22      0.04%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total        54740                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect        27335     49.94%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond        27383     50.02%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond           22      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total        54740                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used        25935                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct        25935                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              195796                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                195795                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes             59270                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct       141163                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong       268538                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect       101879                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect           64                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect       281713                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong           33                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong           16                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong           52                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2         9088                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6        36702                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9          367                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10           30                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            6                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            9                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13         9090                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14           19                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15         7687                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16          197                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17         7105                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19         7798                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20         6630                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21         4886                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22         2879                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24         3406                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26         3090                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28         1495                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32         1105                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36          403                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0         9587                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2        36702                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6          896                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9           21                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10         2129                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11        11571                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13         3802                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14         3093                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15         2202                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16         6633                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17        12584                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18          499                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19         4781                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20         1007                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21          999                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22         1987                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24         1991                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26          510                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28          595                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32          403                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts         184937                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            27756                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      8606934                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.164469                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.772901                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        1515107     17.60%     17.60% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        2319676     26.95%     44.55% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        1378054     16.01%     60.57% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        1688843     19.62%     80.19% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         753384      8.75%     88.94% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         481799      5.60%     94.54% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         300185      3.49%     98.03% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          95600      1.11%     99.14% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8          74286      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      8606934                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass          132      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      8316288     44.64%     44.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            4      0.00%     44.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            7      0.00%     44.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       928503      4.98%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt           20      0.00%     55.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc       318625      1.71%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     57.20% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      1056000      5.67%     62.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       464337      2.49%     82.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       245884      1.32%     83.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     18629442                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples        74286                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                14                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.protStores                  382206                       # [Protean] Number of protected stores (Count)
system.cpu9.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       8                       # [Protean] Number of x-taint primitives (Count)
system.cpu9.commit.predAccess                 1743319                       # [Protean] Correctly predicted access loads (Count)
system.cpu9.commit.predNoAccess                896536                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu9.commit.mispredAccess               191141                       # [Protean] Mispredicted access loads (Count)
system.cpu9.commit.mispredNoAccess              27357                       # [Protean] Mispredicted no-access loads (Count)
system.cpu9.commitStats0.numInsts             9740692                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              18629442                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP       9740692                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        18629442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.887454                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.126819                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           3786747                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          11468201                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         10474333                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         2858353                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts         928394                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass          132      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      8316288     44.64%     44.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            4      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            7      0.00%     44.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       928503      4.98%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     49.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu      1092016      5.86%     55.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt           20      0.00%     55.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc       318625      1.71%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     57.20% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      1056000      5.67%     62.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     63.16% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt      1164900      6.25%     69.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     70.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     70.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult      1775100      9.53%     79.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead       464337      2.49%     82.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       245884      1.32%     83.49% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      2394016     12.85%     96.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       682510      3.66%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     18629442                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu9.decltab0.hits                     1092073                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                   1802560                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes              738                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                1810                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                86                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decode.idleCycles                 1215404                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              4190968                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   146487                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              3063547                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 27778                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              405150                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                27357                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              19043252                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  110                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           18759080                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          710190                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        2922382                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts        928517                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.170081                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       2258507                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3042639                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      18494686                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     10622273                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads      9151580                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      6051417                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          3850899                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      6950952                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            655472                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      7097977                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                 110270                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 339                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         3727                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                  1443417                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                13687                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8644184                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.335494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.631418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 4287338     49.60%     49.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  328707      3.80%     53.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  473384      5.48%     58.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  439668      5.09%     63.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  372601      4.31%     68.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  351356      4.06%     72.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 2391130     27.66%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8644184                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts             10481788                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.212551                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            851527                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.098506                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      1487006                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    27778                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                      9472                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              18814500                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts               54329                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2913376                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 928626                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   11                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            14                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect            29                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        27724                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               27753                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                18722629                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               18722249                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12258855                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18419883                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.165821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.665523                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                        415                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                  55023                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 14                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   232                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               27331                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             3.073399                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev            0.857095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               2854847     99.88%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                3313      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  52      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                  12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                   7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                   7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                   8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                   6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value             253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2858353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu9.lsq0.proteanUnprotUnprotForwards          273                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtUnprotForwards           63                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtProtForwards           53                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu9.lsq0.proteanUnprotProtForwards           26                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu9.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu9.lsq0.delayedWritebackTicks       31745067                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu9.lsq0.delayedWritebackCount          27347                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                3004313                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 928518                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                       77                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                       16                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                1443764                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      382                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 27778                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 2280826                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                  11992                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2144595                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              4178993                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              18978765                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                   57                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.renamedOperands           21904166                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   46113058                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                 9261744                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 18750787                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             21481337                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                  422829                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  8449553                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        27346936                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       37666012                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 9740692                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  18629442                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples      7688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000784750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               18499                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7688                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7688                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7688                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     659                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     355                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  492032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              34675910.31130937                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14189428500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1845659.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       492032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 34675910.311309374869                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0         7688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    259230500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     33718.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       491904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         491904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0         7686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7686                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     34666890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          34666890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     34666890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         34666890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7688                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               115080500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              38440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          259230500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                14968.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33718.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5735                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1945                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   251.886889                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   170.132449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   278.019916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          466     23.96%     23.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1073     55.17%     79.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           97      4.99%     84.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           57      2.93%     87.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           29      1.49%     88.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           18      0.93%     89.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           13      0.67%     90.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.46%     90.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          183      9.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1945                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            492032                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               34.675910                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         9017820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         4770315                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       29930880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1119874080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1821547290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3914813280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6899953665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   486.273605                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10160994000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    473720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3554733244                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         4926600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2610960                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       24947160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1119874080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1416646650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4255782240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6824787690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   480.976290                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11051398000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    473720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2664329244                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples             86981                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             4.992504                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           31.948195                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |       86166     99.06%     99.06% |         369      0.42%     99.49% |         222      0.26%     99.74% |         197      0.23%     99.97% |          26      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total               86981                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    101479149                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.293021                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.203298                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.593949                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    77488520     76.36%     76.36% |    22882782     22.55%     98.91% |     1102508      1.09%     99.99% |        4428      0.00%    100.00% |         607      0.00%    100.00% |         147      0.00%    100.00% |          81      0.00%    100.00% |          42      0.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    101479149                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      101797122                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.012540                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.002610                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         1.498019                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   101796384    100.00%    100.00% |         673      0.00%    100.00% |          22      0.00%    100.00% |           9      0.00%    100.00% |          31      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        101797122                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    101784664                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.003167                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.002169                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.124329                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   101784648    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     101784664                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        12458                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     77.593514                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    36.629902                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   111.112798                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       11728     94.14%     94.14% |         665      5.34%     99.48% |          22      0.18%     99.65% |           9      0.07%     99.73% |          31      0.25%     99.98% |           2      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        12458                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples         29382                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.803655                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        4.472632                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |       29292     99.69%     99.69% |          74      0.25%     99.95% |          10      0.03%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total           29382                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples         48245                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         8.103140                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       42.490542                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       47436     98.32%     98.32% |         363      0.75%     99.08% |         222      0.46%     99.54% |         197      0.41%     99.94% |          26      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total           48245                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples          9354                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.106479                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.772774                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |        1964     21.00%     21.00% |        3447     36.85%     57.85% |           0      0.00%     57.85% |           0      0.00%     57.85% |        3458     36.97%     94.82% |         485      5.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total            9354                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch           7688      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data         7686      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch         7688      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data         7686      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     9272477     18.80%     18.80% |     2693920      5.46%     24.26% |     2694099      5.46%     29.72% |     2704778      5.48%     35.21% |     2696145      5.47%     40.67% |     2694056      5.46%     46.14% |     2694422      5.46%     51.60% |     2703855      5.48%     57.08% |     2646647      5.37%     62.45% |     2644380      5.36%     67.81% |     2644929      5.36%     73.17% |     2650102      5.37%     78.54% |     2643736      5.36%     83.90% |     2644806      5.36%     89.27% |     2644984      5.36%     94.63% |     2649819      5.37%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total     49323155                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     9598425     30.84%     30.84% |     1425830      4.58%     35.42% |     1426088      4.58%     40.01% |     1433316      4.61%     44.61% |     1441165      4.63%     49.24% |     1425495      4.58%     53.82% |     1426023      4.58%     58.41% |     1437727      4.62%     63.03% |     1451388      4.66%     67.69% |     1443405      4.64%     72.33% |     1444134      4.64%     76.97% |     1457733      4.68%     81.65% |     1443231      4.64%     86.29% |     1443725      4.64%     90.93% |     1446564      4.65%     95.58% |     1376711      4.42%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total     31120960                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     7273361     34.06%     34.06% |      928402      4.35%     38.41% |      928402      4.35%     42.76% |      928402      4.35%     47.11% |      966804      4.53%     51.63% |      928400      4.35%     55.98% |      928402      4.35%     60.33% |      944406      4.42%     64.75% |      950806      4.45%     69.21% |      928402      4.35%     73.55% |      928402      4.35%     77.90% |      966806      4.53%     82.43% |      928402      4.35%     86.78% |      928402      4.35%     91.12% |      928402      4.35%     95.47% |      966806      4.53%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     21353007                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         431     10.93%     10.93% |         221      5.60%     16.54% |         330      8.37%     24.90% |         334      8.47%     33.38% |         251      6.37%     39.74% |         233      5.91%     45.65% |         228      5.78%     51.43% |         187      4.74%     56.18% |          84      2.13%     58.31% |         134      3.40%     61.70% |         239      6.06%     67.77% |         239      6.06%     73.83% |         229      5.81%     79.63% |         334      8.47%     88.11% |         321      8.14%     96.25% |         148      3.75%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total         3943                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |        2059     48.38%     48.38% |           4      0.09%     48.47% |           0      0.00%     48.47% |           0      0.00%     48.47% |           0      0.00%     48.47% |          11      0.26%     48.73% |           0      0.00%     48.73% |           0      0.00%     48.73% |           9      0.21%     48.94% |         821     19.29%     68.23% |           4      0.09%     68.33% |         203      4.77%     73.10% |           6      0.14%     73.24% |         933     21.92%     95.16% |         193      4.53%     99.69% |          13      0.31%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total         4256                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |         347      4.71%      4.71% |         302      4.10%      8.80% |         351      4.76%     13.56% |         354      4.80%     18.36% |         361      4.90%     23.26% |         373      5.06%     28.32% |         353      4.79%     33.10% |         359      4.87%     37.97% |         359      4.87%     42.84% |        1090     14.78%     57.62% |         355      4.81%     62.44% |         557      7.55%     69.99% |         353      4.79%     74.78% |         981     13.30%     88.08% |         512      6.94%     95.02% |         367      4.98%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total         7374                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |       10309     71.00%     71.00% |         239      1.65%     72.65% |         349      2.40%     75.05% |         353      2.43%     77.48% |         270      1.86%     79.34% |         255      1.76%     81.10% |         247      1.70%     82.80% |         200      1.38%     84.18% |         104      0.72%     84.90% |         245      1.69%     86.58% |         260      1.79%     88.37% |         256      1.76%     90.14% |         249      1.71%     91.85% |         651      4.48%     96.34% |         367      2.53%     98.86% |         165      1.14%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total        14519                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |        6866     98.99%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           3      0.04%     99.03% |          27      0.39%     99.42% |           4      0.06%     99.48% |           3      0.04%     99.52% |           3      0.04%     99.57% |          18      0.26%     99.83% |           6      0.09%     99.91% |           6      0.09%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total         6936                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        3397     70.30%     70.30% |          84      1.74%     72.04% |          96      1.99%     74.03% |          96      1.99%     76.01% |          96      1.99%     78.00% |          84      1.74%     79.74% |          96      1.99%     81.73% |          96      1.99%     83.71% |          91      1.88%     85.60% |         117      2.42%     88.02% |          94      1.95%     89.96% |          95      1.97%     91.93% |          91      1.88%     93.81% |         115      2.38%     96.19% |          88      1.82%     98.01% |          96      1.99%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total         4832                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         531     45.89%     45.89% |          40      3.46%     49.35% |          40      3.46%     52.81% |          40      3.46%     56.27% |          40      3.46%     59.72% |          40      3.46%     63.18% |          40      3.46%     66.64% |          40      3.46%     70.10% |          42      3.63%     73.73% |          42      3.63%     77.36% |          44      3.80%     81.16% |          44      3.80%     84.96% |          44      3.80%     88.76% |          42      3.63%     92.39% |          44      3.80%     96.20% |          44      3.80%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1157                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |        3974     94.06%     94.06% |          16      0.38%     94.44% |          13      0.31%     94.75% |          16      0.38%     95.12% |          16      0.38%     95.50% |          14      0.33%     95.83% |          16      0.38%     96.21% |          16      0.38%     96.59% |          16      0.38%     96.97% |          18      0.43%     97.40% |          16      0.38%     97.78% |          16      0.38%     98.15% |          16      0.38%     98.53% |          31      0.73%     99.27% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total         4225                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |         690     16.75%     16.75% |         130      3.16%     19.91% |         115      2.79%     22.70% |         114      2.77%     25.47% |         109      2.65%     28.11% |         139      3.37%     31.49% |         103      2.50%     33.99% |         104      2.52%     36.51% |         111      2.69%     39.21% |         848     20.59%     59.80% |         108      2.62%     62.42% |         304      7.38%     69.80% |         108      2.62%     72.42% |         749     18.18%     90.60% |         271      6.58%     97.18% |         116      2.82%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total         4119                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1475     43.52%     43.52% |         152      4.49%     48.01% |         127      3.75%     51.76% |         127      3.75%     55.50% |         136      4.01%     59.52% |         128      3.78%     63.29% |         128      3.78%     67.07% |         133      3.92%     70.99% |         128      3.78%     74.77% |         122      3.60%     78.37% |         121      3.57%     81.94% |         125      3.69%     85.63% |         120      3.54%     89.17% |         122      3.60%     92.77% |         120      3.54%     96.31% |         125      3.69%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         3389                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         728     16.32%     16.32% |         128      2.87%     19.19% |         316      7.08%     26.27% |         321      7.20%     33.47% |         241      5.40%     38.87% |         234      5.25%     44.12% |         224      5.02%     49.14% |         177      3.97%     53.10% |          78      1.75%     54.85% |         220      4.93%     59.78% |         235      5.27%     65.05% |         232      5.20%     70.25% |         226      5.07%     75.32% |         615     13.79%     89.11% |         344      7.71%     96.82% |         142      3.18%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total         4461                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        3365     71.23%     71.23% |          80      1.69%     72.93% |          96      2.03%     74.96% |          96      2.03%     76.99% |          96      2.03%     79.02% |          80      1.69%     80.72% |          96      2.03%     82.75% |          96      2.03%     84.78% |          91      1.93%     86.71% |          89      1.88%     88.59% |          94      1.99%     90.58% |          95      2.01%     92.59% |          91      1.93%     94.52% |          79      1.67%     96.19% |          88      1.86%     98.05% |          92      1.95%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total         4724                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         457     47.95%     47.95% |          32      3.36%     51.31% |          29      3.04%     54.35% |          29      3.04%     57.40% |          29      3.04%     60.44% |          29      3.04%     63.48% |          29      3.04%     66.53% |          29      3.04%     69.57% |          35      3.67%     73.24% |          35      3.67%     76.92% |          37      3.88%     80.80% |          37      3.88%     84.68% |          37      3.88%     88.56% |          35      3.67%     92.24% |          37      3.88%     96.12% |          37      3.88%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total          953                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |        3917     94.05%     94.05% |          16      0.38%     94.43% |          13      0.31%     94.74% |          16      0.38%     95.13% |          16      0.38%     95.51% |          14      0.34%     95.85% |          16      0.38%     96.23% |          16      0.38%     96.61% |          16      0.38%     97.00% |          18      0.43%     97.43% |          16      0.38%     97.82% |          16      0.38%     98.20% |          16      0.38%     98.58% |          28      0.67%     99.26% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total         4165                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       24964      0.09%      0.09% |     1870012      6.63%      6.72% |     1872062      6.64%     13.35% |     1871545      6.63%     19.99% |     1858654      6.59%     26.58% |     1872534      6.64%     33.21% |     1872437      6.64%     39.85% |     1865363      6.61%     46.46% |     1884003      6.68%     53.14% |     1892592      6.71%     59.85% |     1893427      6.71%     66.56% |     1878222      6.66%     73.22% |     1892783      6.71%     79.93% |     1892854      6.71%     86.64% |     1891539      6.70%     93.34% |     1878153      6.66%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     28211144                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |         368      0.00%      0.00% |     1425636      6.62%      6.63% |     1425943      6.63%     13.25% |     1433171      6.66%     19.91% |     1440975      6.70%     26.61% |     1425357      6.62%     33.23% |     1425881      6.63%     39.86% |     1437580      6.68%     46.54% |     1451251      6.74%     53.28% |     1443273      6.71%     59.99% |     1444001      6.71%     66.70% |     1457599      6.77%     73.47% |     1443096      6.71%     80.17% |     1443591      6.71%     86.88% |     1446432      6.72%     93.60% |     1376575      6.40%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     21520729                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          26     30.95%     30.95% |           3      3.57%     34.52% |           4      4.76%     39.29% |           4      4.76%     44.05% |           4      4.76%     48.81% |           4      4.76%     53.57% |           4      4.76%     58.33% |           4      4.76%     63.10% |           4      4.76%     67.86% |           3      3.57%     71.43% |           4      4.76%     76.19% |           4      4.76%     80.95% |           4      4.76%     85.71% |           4      4.76%     90.48% |           4      4.76%     95.24% |           4      4.76%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total           84                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           6      9.09%      9.09% |           5      7.58%     16.67% |           4      6.06%     22.73% |           4      6.06%     28.79% |           4      6.06%     34.85% |           4      6.06%     40.91% |           4      6.06%     46.97% |           4      6.06%     53.03% |           3      4.55%     57.58% |           3      4.55%     62.12% |           3      4.55%     66.67% |           3      4.55%     71.21% |           3      4.55%     75.76% |           6      9.09%     84.85% |           3      4.55%     89.39% |           7     10.61%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total           66                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          42      2.33%      2.33% |           4      0.22%      2.55% |           0      0.00%      2.55% |           0      0.00%      2.55% |           0      0.00%      2.55% |           8      0.44%      3.00% |           0      0.00%      3.00% |           0      0.00%      3.00% |           6      0.33%      3.33% |         726     40.31%     43.64% |           4      0.22%     43.86% |         202     11.22%     55.08% |           5      0.28%     55.36% |         628     34.87%     90.23% |         168      9.33%     99.56% |           8      0.44%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total         1801                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |          21     25.93%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           0      0.00%     25.93% |           3      3.70%     29.63% |          25     30.86%     60.49% |           3      3.70%     64.20% |           2      2.47%     66.67% |           2      2.47%     69.14% |          14     17.28%     86.42% |           5      6.17%     92.59% |           6      7.41%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total           81                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           2      2.56%      2.56% |           4      5.13%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           4      5.13%     12.82% |           0      0.00%     12.82% |           0      0.00%     12.82% |           0      0.00%     12.82% |          28     35.90%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |          36     46.15%     94.87% |           0      0.00%     94.87% |           4      5.13%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total           78                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           1      0.76%      0.76% |           8      6.11%      6.87% |          11      8.40%     15.27% |          11      8.40%     23.66% |          11      8.40%     32.06% |          11      8.40%     40.46% |          11      8.40%     48.85% |          11      8.40%     57.25% |           7      5.34%     62.60% |           7      5.34%     67.94% |           7      5.34%     73.28% |           7      5.34%     78.63% |           7      5.34%     83.97% |           7      5.34%     89.31% |           7      5.34%     94.66% |           7      5.34%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          131                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     2083525    100.00%    100.00% |          22      0.00%    100.00% |          34      0.00%    100.00% |           9      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total      2083598                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     9596473    100.00%    100.00% |          25      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      9596538                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |        3850     95.37%     95.37% |          13      0.32%     95.69% |          10      0.25%     95.94% |          13      0.32%     96.26% |          13      0.32%     96.58% |          11      0.27%     96.85% |          13      0.32%     97.18% |          13      0.32%     97.50% |          13      0.32%     97.82% |           8      0.20%     98.02% |          14      0.35%     98.37% |          14      0.35%     98.71% |          13      0.32%     99.03% |          13      0.32%     99.36% |          13      0.32%     99.68% |          13      0.32%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total         4037                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |          44     19.13%     19.13% |          91     39.57%     58.70% |          17      7.39%     66.09% |          13      5.65%     71.74% |          10      4.35%     76.09% |           1      0.43%     76.52% |           4      1.74%     78.26% |           4      1.74%     80.00% |           7      3.04%     83.04% |           7      3.04%     86.09% |           5      2.17%     88.26% |           4      1.74%     90.00% |           4      1.74%     91.74% |          13      5.65%     97.39% |           3      1.30%     98.70% |           3      1.30%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          230                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |        1543     99.10%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           3      0.19%     99.29% |           0      0.00%     99.29% |           0      0.00%     99.29% |           0      0.00%     99.29% |           4      0.26%     99.55% |           0      0.00%     99.55% |           0      0.00%     99.55% |           0      0.00%     99.55% |           5      0.32%     99.87% |           1      0.06%     99.94% |           1      0.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total         1557                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        3306     99.97%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total         3307                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total           12                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          69    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           69                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total            7                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     7163252     37.65%     37.65% |      823756      4.33%     41.98% |      821888      4.32%     46.30% |      833110      4.38%     50.68% |      837374      4.40%     55.08% |      821383      4.32%     59.40% |      821882      4.32%     63.72% |      838388      4.41%     68.13% |      762533      4.01%     72.14% |      750940      3.95%     76.08% |      751394      3.95%     80.03% |      771576      4.06%     84.09% |      750845      3.95%     88.04% |      751203      3.95%     91.99% |      753174      3.96%     95.94% |      771550      4.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total     19024248                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     7268702     34.05%     34.05% |      928258      4.35%     38.40% |      928072      4.35%     42.75% |      928064      4.35%     47.10% |      966546      4.53%     51.63% |      928151      4.35%     55.98% |      928161      4.35%     60.32% |      944212      4.42%     64.75% |      950711      4.45%     69.20% |      928171      4.35%     73.55% |      928149      4.35%     77.90% |      966556      4.53%     82.43% |      928159      4.35%     86.78% |      927770      4.35%     91.12% |      928041      4.35%     95.47% |      966647      4.53%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     21344370                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         381     10.45%     10.45% |         124      3.40%     13.85% |         309      8.48%     22.33% |         317      8.70%     31.03% |         237      6.50%     37.53% |         228      6.26%     43.79% |         220      6.04%     49.82% |         179      4.91%     54.73% |          74      2.03%     56.76% |         124      3.40%     60.16% |         231      6.34%     66.50% |         232      6.36%     72.87% |         222      6.09%     78.96% |         314      8.61%     87.57% |         315      8.64%     96.21% |         138      3.79%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         3645                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         474     52.78%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           0      0.00%     52.78% |           3      0.33%     53.12% |          91     10.13%     63.25% |           0      0.00%     63.25% |           1      0.11%     63.36% |           1      0.11%     63.47% |         300     33.41%     96.88% |          24      2.67%     99.55% |           4      0.45%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total          898                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |        3539     99.75%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           1      0.03%     99.77% |           1      0.03%     99.80% |           1      0.03%     99.83% |           1      0.03%     99.86% |           4      0.11%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total         3548                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total           18                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |          50     94.34%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           0      0.00%     94.34% |           3      5.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total           53                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |           3      0.15%      0.15% |          98      4.81%      4.96% |         145      7.12%     12.08% |         145      7.12%     19.20% |         146      7.17%     26.38% |         138      6.78%     33.15% |         142      6.97%     40.13% |         147      7.22%     47.35% |         136      6.68%     54.03% |         132      6.48%     60.51% |         133      6.53%     67.04% |         134      6.58%     73.62% |         135      6.63%     80.26% |         134      6.58%     86.84% |         132      6.48%     93.32% |         136      6.68%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         2036                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1581     95.41%     95.41% |          71      4.28%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           4      0.24%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         1657                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         108      3.13%      3.13% |         115      3.33%      6.46% |         100      2.90%      9.36% |         102      2.95%     12.31% |         104      3.01%     15.32% |         136      3.94%     19.26% |         100      2.90%     22.16% |         101      2.93%     25.09% |         108      3.13%     28.22% |         844     24.45%     52.67% |         104      3.01%     55.68% |         300      8.69%     64.37% |         105      3.04%     67.41% |         745     21.58%     88.99% |         267      7.73%     96.73% |         113      3.27%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total         3452                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         628     88.08%     88.08% |          15      2.10%     90.18% |          15      2.10%     92.29% |          12      1.68%     93.97% |           5      0.70%     94.67% |           3      0.42%     95.09% |           3      0.42%     95.51% |           3      0.42%     95.93% |           3      0.42%     96.35% |           4      0.56%     96.91% |           4      0.56%     97.48% |           4      0.56%     98.04% |           3      0.42%     98.46% |           4      0.56%     99.02% |           4      0.56%     99.58% |           3      0.42%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total          713                       (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         783     17.34%     17.34% |         128      2.83%     20.17% |         316      7.00%     27.17% |         321      7.11%     34.28% |         241      5.34%     39.61% |         234      5.18%     44.80% |         224      4.96%     49.76% |         177      3.92%     53.68% |          78      1.73%     55.40% |         220      4.87%     60.27% |         235      5.20%     65.48% |         232      5.14%     70.62% |         226      5.00%     75.62% |         615     13.62%     89.24% |         344      7.62%     96.86% |         142      3.14%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total         4516                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          26     30.95%     30.95% |           3      3.57%     34.52% |           4      4.76%     39.29% |           4      4.76%     44.05% |           4      4.76%     48.81% |           4      4.76%     53.57% |           4      4.76%     58.33% |           4      4.76%     63.10% |           4      4.76%     67.86% |           3      3.57%     71.43% |           4      4.76%     76.19% |           4      4.76%     80.95% |           4      4.76%     85.71% |           4      4.76%     90.48% |           4      4.76%     95.24% |           4      4.76%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total           84                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         109     35.86%     35.86% |          17      5.59%     41.45% |          18      5.92%     47.37% |          18      5.92%     53.29% |          14      4.61%     57.89% |          10      3.29%     61.18% |          14      4.61%     65.79% |          14      4.61%     70.39% |           9      2.96%     73.36% |          10      3.29%     76.64% |          12      3.95%     80.59% |           9      2.96%     83.55% |          15      4.93%     88.49% |          12      3.95%     92.43% |          12      3.95%     96.38% |          11      3.62%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          304                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           0      0.00%      0.00% |           9      3.09%      3.09% |          10      3.44%      6.53% |          11      3.78%     10.31% |          15      5.15%     15.46% |          19      6.53%     21.99% |          15      5.15%     27.15% |          15      5.15%     32.30% |          24      8.25%     40.55% |          25      8.59%     49.14% |          24      8.25%     57.39% |          28      9.62%     67.01% |          22      7.56%     74.57% |          23      7.90%     82.47% |          25      8.59%     91.07% |          26      8.93%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          291                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         346     97.19%     97.19% |           6      1.69%     98.88% |           1      0.28%     99.16% |           0      0.00%     99.16% |           0      0.00%     99.16% |           0      0.00%     99.16% |           0      0.00%     99.16% |           0      0.00%     99.16% |           2      0.56%     99.72% |           0      0.00%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          356                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |          46    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total           46                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |         236     14.80%     14.80% |          80      5.02%     19.81% |          96      6.02%     25.83% |          96      6.02%     31.85% |          96      6.02%     37.87% |          80      5.02%     42.88% |          96      6.02%     48.90% |          96      6.02%     54.92% |          91      5.71%     60.63% |          89      5.58%     66.21% |          94      5.89%     72.10% |          95      5.96%     78.06% |          91      5.71%     83.76% |          79      4.95%     88.71% |          88      5.52%     94.23% |          92      5.77%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         1595                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |        3083    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total         3083                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total           55                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |        3862     93.97%     93.97% |          16      0.39%     94.36% |          13      0.32%     94.67% |          16      0.39%     95.06% |          16      0.39%     95.45% |          14      0.34%     95.79% |          16      0.39%     96.18% |          16      0.39%     96.57% |          16      0.39%     96.96% |          18      0.44%     97.40% |          16      0.39%     97.79% |          16      0.39%     98.18% |          16      0.39%     98.56% |          28      0.68%     99.25% |          15      0.36%     99.61% |          16      0.39%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total         4110                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        5987     45.41%     45.41% |         394      2.99%     48.40% |         367      2.78%     51.18% |         366      2.78%     53.96% |         370      2.81%     56.76% |         376      2.85%     59.61% |         356      2.70%     62.31% |         362      2.75%     65.06% |         365      2.77%     67.83% |        1094      8.30%     76.12% |         360      2.73%     78.85% |         561      4.25%     83.11% |         356      2.70%     85.81% |         985      7.47%     93.28% |         516      3.91%     97.19% |         370      2.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total        13185                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |        4671     53.63%     53.63% |         147      1.69%     55.32% |         333      3.82%     59.14% |         341      3.92%     63.05% |         261      3.00%     66.05% |         252      2.89%     68.94% |         244      2.80%     71.75% |         197      2.26%     74.01% |          98      1.13%     75.13% |         241      2.77%     77.90% |         255      2.93%     80.83% |         252      2.89%     83.72% |         246      2.82%     86.54% |         647      7.43%     93.97% |         363      4.17%     98.14% |         162      1.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total         8710                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |        8862     95.19%     95.19% |           0      0.00%     95.19% |           0      0.00%     95.19% |           0      0.00%     95.19% |           0      0.00%     95.19% |           3      0.03%     95.22% |           0      0.00%     95.22% |           0      0.00%     95.22% |           3      0.03%     95.25% |          97      1.04%     96.29% |           1      0.01%     96.31% |           2      0.02%     96.33% |           2      0.02%     96.35% |         309      3.32%     99.67% |          26      0.28%     99.95% |           5      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total         9310                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         381     10.45%     10.45% |         124      3.40%     13.85% |         309      8.48%     22.33% |         317      8.70%     31.03% |         237      6.50%     37.53% |         228      6.26%     43.79% |         220      6.04%     49.82% |         179      4.91%     54.73% |          74      2.03%     56.76% |         124      3.40%     60.16% |         231      6.34%     66.50% |         232      6.36%     72.87% |         222      6.09%     78.96% |         314      8.61%     87.57% |         315      8.64%     96.21% |         138      3.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total         3645                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          66     43.71%     43.71% |           9      5.96%     49.67% |           6      3.97%     53.64% |           6      3.97%     57.62% |           6      3.97%     61.59% |           5      3.31%     64.90% |           5      3.31%     68.21% |           5      3.31%     71.52% |           5      3.31%     74.83% |           4      2.65%     77.48% |           4      2.65%     80.13% |           5      3.31%     83.44% |           4      2.65%     86.09% |           8      5.30%     91.39% |           4      2.65%     94.04% |           9      5.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          151                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         862     10.93%     10.93% |         442      5.60%     16.54% |         660      8.37%     24.90% |         668      8.47%     33.38% |         502      6.37%     39.74% |         466      5.91%     45.65% |         456      5.78%     51.43% |         374      4.74%     56.18% |         168      2.13%     58.31% |         268      3.40%     61.70% |         478      6.06%     67.77% |         478      6.06%     73.83% |         458      5.81%     79.63% |         668      8.47%     88.11% |         642      8.14%     96.25% |         296      3.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         7886                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          54      1.73%      1.73% |         102      3.27%      5.00% |         293      9.39%     14.39% |         303      9.71%     24.10% |         220      7.05%     31.15% |         210      6.73%     37.88% |         207      6.63%     44.52% |         165      5.29%     49.81% |          57      1.83%     51.63% |         117      3.75%     55.38% |         218      6.99%     62.37% |         216      6.92%     69.29% |         208      6.67%     75.96% |         312     10.00%     85.96% |         321     10.29%     96.25% |         117      3.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3120                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1723     80.51%     80.51% |         113      5.28%     85.79% |          33      1.54%     87.34% |          27      1.26%     88.60% |          27      1.26%     89.86% |          22      1.03%     90.89% |          17      0.79%     91.68% |          18      0.84%     92.52% |          24      1.12%     93.64% |          19      0.89%     94.53% |          18      0.84%     95.37% |          21      0.98%     96.36% |          18      0.84%     97.20% |          18      0.84%     98.04% |          17      0.79%     98.83% |          25      1.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         2140                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        2605     94.01%     94.01% |          92      3.32%     97.33% |          16      0.58%     97.91% |          12      0.43%     98.34% |           9      0.32%     98.66% |           3      0.11%     98.77% |           3      0.11%     98.88% |           3      0.11%     98.99% |           6      0.22%     99.21% |           3      0.11%     99.31% |           4      0.14%     99.46% |           3      0.11%     99.57% |           3      0.11%     99.68% |           3      0.11%     99.78% |           3      0.11%     99.89% |           3      0.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         2771                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         296     13.83%     13.83% |         158      7.38%     21.21% |         202      9.44%     30.65% |         126      5.89%     36.54% |         118      5.51%     42.06% |         123      5.75%     47.80% |         112      5.23%     53.04% |         114      5.33%     58.36% |         115      5.37%     63.74% |         114      5.33%     69.07% |         111      5.19%     74.25% |         110      5.14%     79.39% |         111      5.19%     84.58% |          96      4.49%     89.07% |         110      5.14%     94.21% |         124      5.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         2140                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4385     38.67%     38.67% |         253      2.23%     40.90% |         465      4.10%     45.00% |         555      4.89%     49.90% |         495      4.37%     54.26% |         497      4.38%     58.65% |         481      4.24%     62.89% |         438      3.86%     66.75% |         329      2.90%     69.65% |         399      3.52%     73.17% |         491      4.33%     77.50% |         494      4.36%     81.86% |         480      4.23%     86.09% |         600      5.29%     91.38% |         589      5.19%     96.58% |         388      3.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        11339                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |          50     16.78%     16.78% |          97     32.55%     49.33% |          21      7.05%     56.38% |          17      5.70%     62.08% |          14      4.70%     66.78% |           5      1.68%     68.46% |           8      2.68%     71.14% |           8      2.68%     73.83% |          10      3.36%     77.18% |          10      3.36%     80.54% |           8      2.68%     83.22% |           7      2.35%     85.57% |           7      2.35%     87.92% |          20      6.71%     94.63% |           6      2.01%     96.64% |          10      3.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          298                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          78     54.17%     54.17% |           3      2.08%     56.25% |           5      3.47%     59.72% |           5      3.47%     63.19% |           4      2.78%     65.97% |           5      3.47%     69.44% |           4      2.78%     72.22% |           4      2.78%     75.00% |           4      2.78%     77.78% |           5      3.47%     81.25% |           4      2.78%     84.03% |           5      3.47%     87.50% |           4      2.78%     90.28% |           4      2.78%     93.06% |           4      2.78%     95.83% |           6      4.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total          144                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          59     47.20%     47.20% |           3      2.40%     49.60% |           5      4.00%     53.60% |           5      4.00%     57.60% |           4      3.20%     60.80% |           5      4.00%     64.80% |           4      3.20%     68.00% |           4      3.20%     71.20% |           4      3.20%     74.40% |           5      4.00%     78.40% |           4      3.20%     81.60% |           5      4.00%     85.60% |           4      3.20%     88.80% |           4      3.20%     92.00% |           4      3.20%     95.20% |           6      4.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total          125                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        2905     35.07%     35.07% |         359      4.33%     39.41% |         355      4.29%     43.69% |         357      4.31%     48.00% |         365      4.41%     52.41% |         376      4.54%     56.95% |         356      4.30%     61.25% |         362      4.37%     65.62% |         356      4.30%     69.91% |         365      4.41%     74.32% |         355      4.29%     78.61% |         360      4.35%     82.95% |         352      4.25%     87.20% |         353      4.26%     91.46% |         348      4.20%     95.67% |         359      4.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8283                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |        4383     54.96%     54.96% |         143      1.79%     56.75% |         329      4.13%     60.88% |         337      4.23%     65.10% |         257      3.22%     68.33% |         248      3.11%     71.44% |         240      3.01%     74.45% |         193      2.42%     76.87% |          94      1.18%     78.04% |         152      1.91%     79.95% |         251      3.15%     83.10% |         248      3.11%     86.21% |         242      3.03%     89.24% |         346      4.34%     93.58% |         354      4.44%     98.02% |         158      1.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         7975                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |           6      0.34%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           0      0.00%      0.34% |           7      0.40%      0.74% |         728     41.41%     42.15% |           4      0.23%     42.38% |         200     11.38%     53.75% |           4      0.23%     53.98% |         631     35.89%     89.87% |         167      9.50%     99.37% |          11      0.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         1758                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          26     30.59%     30.59% |           3      3.53%     34.12% |           4      4.71%     38.82% |           4      4.71%     43.53% |           4      4.71%     48.24% |           4      4.71%     52.94% |           4      4.71%     57.65% |           4      4.71%     62.35% |           4      4.71%     67.06% |           4      4.71%     71.76% |           4      4.71%     76.47% |           4      4.71%     81.18% |           4      4.71%     85.88% |           4      4.71%     90.59% |           4      4.71%     95.29% |           4      4.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           85                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           6      8.96%      8.96% |           5      7.46%     16.42% |           4      5.97%     22.39% |           4      5.97%     28.36% |           4      5.97%     34.33% |           4      5.97%     40.30% |           4      5.97%     46.27% |           4      5.97%     52.24% |           3      4.48%     56.72% |           3      4.48%     61.19% |           3      4.48%     65.67% |           3      4.48%     70.15% |           3      4.48%     74.63% |           7     10.45%     85.07% |           3      4.48%     89.55% |           7     10.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total           67                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          43     40.57%     40.57% |          35     33.02%     73.58% |          12     11.32%     84.91% |           9      8.49%     93.40% |           5      4.72%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           0      0.00%     98.11% |           2      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total          106                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          33     97.06%     97.06% |           1      2.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total           34                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          66     44.00%     44.00% |           8      5.33%     49.33% |           6      4.00%     53.33% |           6      4.00%     57.33% |           6      4.00%     61.33% |           5      3.33%     64.67% |           5      3.33%     68.00% |           5      3.33%     71.33% |           5      3.33%     74.67% |           4      2.67%     77.33% |           4      2.67%     80.00% |           5      3.33%     83.33% |           4      2.67%     86.00% |           8      5.33%     91.33% |           4      2.67%     94.00% |           9      6.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          150                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        2260     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total         2261                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |          13      9.85%      9.85% |          87     65.91%     75.76% |          13      9.85%     85.61% |           9      6.82%     92.42% |           6      4.55%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           3      2.27%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          132                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          13      9.85%      9.85% |          87     65.91%     75.76% |          13      9.85%     85.61% |           9      6.82%     92.42% |           6      4.55%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           3      2.27%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          132                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |        6602     93.66%     93.66% |           0      0.00%     93.66% |           0      0.00%     93.66% |           0      0.00%     93.66% |           0      0.00%     93.66% |           3      0.04%     93.70% |           0      0.00%     93.70% |           0      0.00%     93.70% |           3      0.04%     93.74% |          97      1.38%     95.12% |           1      0.01%     95.13% |           2      0.03%     95.16% |           2      0.03%     95.19% |         308      4.37%     99.56% |          26      0.37%     99.93% |           5      0.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total         7049                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         412     11.01%     11.01% |         128      3.42%     14.43% |         313      8.36%     22.79% |         321      8.58%     31.37% |         241      6.44%     37.80% |         229      6.12%     43.92% |         224      5.98%     49.91% |         183      4.89%     54.80% |          78      2.08%     56.88% |         131      3.50%     60.38% |         235      6.28%     66.66% |         236      6.31%     72.96% |         226      6.04%     79.00% |         327      8.74%     87.74% |         318      8.50%     96.23% |         141      3.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         3743                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |        3033     99.84%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           1      0.03%     99.87% |           1      0.03%     99.90% |           1      0.03%     99.93% |           0      0.00%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total         3038                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |         229     37.18%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |           0      0.00%     37.18% |          85     13.80%     50.97% |           0      0.00%     50.97% |           0      0.00%     50.97% |           0      0.00%     50.97% |         297     48.21%     99.19% |           5      0.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total          616                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          54      1.73%      1.73% |         102      3.27%      5.00% |         293      9.39%     14.39% |         303      9.71%     24.10% |         220      7.05%     31.15% |         210      6.73%     37.88% |         207      6.63%     44.52% |         165      5.29%     49.81% |          57      1.83%     51.63% |         117      3.75%     55.38% |         218      6.99%     62.37% |         216      6.92%     69.29% |         208      6.67%     75.96% |         312     10.00%     85.96% |         321     10.29%     96.25% |         117      3.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         3120                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1710     85.16%     85.16% |          26      1.29%     86.45% |          20      1.00%     87.45% |          18      0.90%     88.35% |          21      1.05%     89.39% |          22      1.10%     90.49% |          17      0.85%     91.33% |          18      0.90%     92.23% |          21      1.05%     93.28% |          19      0.95%     94.22% |          17      0.85%     95.07% |          21      1.05%     96.12% |          18      0.90%     97.01% |          18      0.90%     97.91% |          17      0.85%     98.75% |          25      1.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         2008                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2605     94.01%     94.01% |          92      3.32%     97.33% |          16      0.58%     97.91% |          12      0.43%     98.34% |           9      0.32%     98.66% |           3      0.11%     98.77% |           3      0.11%     98.88% |           3      0.11%     98.99% |           6      0.22%     99.21% |           3      0.11%     99.31% |           4      0.14%     99.46% |           3      0.11%     99.57% |           3      0.11%     99.68% |           3      0.11%     99.78% |           3      0.11%     99.89% |           3      0.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2771                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         296     13.83%     13.83% |         158      7.38%     21.21% |         202      9.44%     30.65% |         126      5.89%     36.54% |         118      5.51%     42.06% |         123      5.75%     47.80% |         112      5.23%     53.04% |         114      5.33%     58.36% |         115      5.37%     63.74% |         114      5.33%     69.07% |         111      5.19%     74.25% |         110      5.14%     79.39% |         111      5.19%     84.58% |          96      4.49%     89.07% |         110      5.14%     94.21% |         124      5.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         2140                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |           2      0.06%      0.06% |         109      3.23%      3.29% |         137      4.07%      7.36% |         219      6.50%     13.86% |         238      7.06%     20.92% |         250      7.42%     28.34% |         241      7.15%     35.49% |         245      7.27%     42.76% |         235      6.97%     49.73% |         248      7.36%     57.09% |         240      7.12%     64.21% |         247      7.33%     71.54% |         238      7.06%     78.61% |         254      7.54%     86.14% |         235      6.97%     93.12% |         232      6.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3370                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        4383     55.00%     55.00% |         144      1.81%     56.81% |         328      4.12%     60.92% |         336      4.22%     65.14% |         257      3.22%     68.36% |         247      3.10%     71.46% |         240      3.01%     74.48% |         193      2.42%     76.90% |          94      1.18%     78.08% |         151      1.89%     79.97% |         251      3.15%     83.12% |         247      3.10%     86.22% |         242      3.04%     89.26% |         346      4.34%     93.60% |         354      4.44%     98.04% |         156      1.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7969                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          78     54.17%     54.17% |           3      2.08%     56.25% |           5      3.47%     59.72% |           5      3.47%     63.19% |           4      2.78%     65.97% |           5      3.47%     69.44% |           4      2.78%     72.22% |           4      2.78%     75.00% |           4      2.78%     77.78% |           5      3.47%     81.25% |           4      2.78%     84.03% |           5      3.47%     87.50% |           4      2.78%     90.28% |           4      2.78%     93.06% |           4      2.78%     95.83% |           6      4.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total          144                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          59     47.20%     47.20% |           3      2.40%     49.60% |           5      4.00%     53.60% |           5      4.00%     57.60% |           4      3.20%     60.80% |           5      4.00%     64.80% |           4      3.20%     68.00% |           4      3.20%     71.20% |           4      3.20%     74.40% |           5      4.00%     78.40% |           4      3.20%     81.60% |           5      4.00%     85.60% |           4      3.20%     88.80% |           4      3.20%     92.00% |           4      3.20%     95.20% |           6      4.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total          125                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           6      8.96%      8.96% |           5      7.46%     16.42% |           4      5.97%     22.39% |           4      5.97%     28.36% |           4      5.97%     34.33% |           4      5.97%     40.30% |           4      5.97%     46.27% |           4      5.97%     52.24% |           3      4.48%     56.72% |           3      4.48%     61.19% |           3      4.48%     65.67% |           3      4.48%     70.15% |           3      4.48%     74.63% |           7     10.45%     85.07% |           3      4.48%     89.55% |           7     10.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total           67                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |           6      8.96%      8.96% |           5      7.46%     16.42% |           4      5.97%     22.39% |           4      5.97%     28.36% |           4      5.97%     34.33% |           4      5.97%     40.30% |           4      5.97%     46.27% |           4      5.97%     52.24% |           3      4.48%     56.72% |           3      4.48%     61.19% |           3      4.48%     65.67% |           3      4.48%     70.15% |           3      4.48%     74.63% |           7     10.45%     85.07% |           3      4.48%     89.55% |           7     10.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total           67                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |          13      9.85%      9.85% |          87     65.91%     75.76% |          13      9.85%     85.61% |           9      6.82%     92.42% |           6      4.55%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           3      2.27%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          132                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          13      9.85%      9.85% |          87     65.91%     75.76% |          13      9.85%     85.61% |           9      6.82%     92.42% |           6      4.55%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           3      2.27%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          132                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         381     10.45%     10.45% |         124      3.40%     13.85% |         309      8.48%     22.33% |         317      8.70%     31.03% |         237      6.50%     37.53% |         228      6.26%     43.79% |         220      6.04%     49.82% |         179      4.91%     54.73% |          74      2.03%     56.76% |         124      3.40%     60.16% |         231      6.34%     66.50% |         232      6.36%     72.87% |         222      6.09%     78.96% |         314      8.61%     87.57% |         315      8.64%     96.21% |         138      3.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total         3645                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         412     11.01%     11.01% |         128      3.42%     14.43% |         313      8.36%     22.79% |         321      8.58%     31.37% |         241      6.44%     37.80% |         229      6.12%     43.92% |         224      5.98%     49.91% |         183      4.89%     54.80% |          78      2.08%     56.88% |         131      3.50%     60.38% |         235      6.28%     66.66% |         236      6.31%     72.96% |         226      6.04%     79.00% |         327      8.74%     87.74% |         318      8.50%     96.23% |         141      3.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         3743                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          31     31.63%     31.63% |           4      4.08%     35.71% |           4      4.08%     39.80% |           4      4.08%     43.88% |           4      4.08%     47.96% |           1      1.02%     48.98% |           4      4.08%     53.06% |           4      4.08%     57.14% |           4      4.08%     61.22% |           7      7.14%     68.37% |           4      4.08%     72.45% |           4      4.08%     76.53% |           4      4.08%     80.61% |          13     13.27%     93.88% |           3      3.06%     96.94% |           3      3.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           98                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS           8310      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           7995      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE          119      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data          7686      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data           1974      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          166      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock           2140      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        10865      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         2839      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         4849      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS         3211      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS         2140      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           66      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         2771      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           27      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           66      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         4849      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          125      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX           19      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        10740      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           27      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         1937      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean          156      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           47      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           37      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock         2093      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     49323155                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.004101                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.000251                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     1.013050                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    49322736    100.00%    100.00% |         269      0.00%    100.00% |         119      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |          11      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     49323155                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     49318990                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    49318990    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     49318990                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples         4165                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    49.565666                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    19.486253                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    98.981474                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |        3746     89.94%     89.94% |         269      6.46%     96.40% |         119      2.86%     99.26% |          15      0.36%     99.62% |           1      0.02%     99.64% |           1      0.02%     99.66% |           1      0.02%     99.69% |           0      0.00%     99.69% |           2      0.05%     99.74% |          11      0.26%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total         4165                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     21155820                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.032507                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.011161                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     1.988820                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    21155503    100.00%    100.00% |         290      0.00%    100.00% |          18      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     21155820                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     21151307                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.015009                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.010324                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.267739                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    21151292    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     21151307                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         4513                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    83.038334                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    49.015129                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   107.154769                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        4204     93.15%     93.15% |         282      6.25%     99.40% |          18      0.40%     99.80% |           3      0.07%     99.87% |           3      0.07%     99.93% |           2      0.04%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         4513                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     31120960                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.012123                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000469                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.735180                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    31119628    100.00%    100.00% |        1062      0.00%    100.00% |         238      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     31120960                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     31117267                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    31117267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     31117267                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         3693                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   103.163282                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    52.101761                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   122.230942                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        2361     63.93%     63.93% |        1062     28.76%     92.69% |         238      6.44%     99.13% |          10      0.27%     99.40% |           2      0.05%     99.46% |           0      0.00%     99.46% |           1      0.03%     99.49% |           4      0.11%     99.59% |          11      0.30%     99.89% |           4      0.11%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         3693                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       179983                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.031097                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.018337                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.020320                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      179978    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       179983                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       179976                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.027265                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.018192                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.543990                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      179975    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       179976                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples            7                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    99.571429                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    39.995679                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   104.990249                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |           3     42.86%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total            7                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         8602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.431063                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.035560                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     5.267958                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |        8526     99.12%     99.12% |          75      0.87%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total         8602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         8522                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        8522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         8522                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           80                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    47.350000                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    42.826954                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    29.429641                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           4      5.00%      5.00% |          75     93.75%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           1      1.25%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           80                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         8602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        8602    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total         8602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         8602                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        8602    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         8602                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       616500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    80.189906                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         7686                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         7686                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000376                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        11087                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.991973                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.089240                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0            89      0.80%      0.80% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1         10998     99.20%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        11087                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     16544293                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses         1545                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     16545838                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      9596841                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1584                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      9598425                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        11087                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000888                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time      1506382                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   135.869216                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        19951                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time      4981636                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   249.693549                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     26144263                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.541699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count         7902                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         2893                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          126                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         7902                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits         7208                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          210                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          133                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples          762                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.994751                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.072309                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0             4      0.52%      0.52% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1           758     99.48%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total          762                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits      3622061                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses          261                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses      3622322                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      1425661                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          169                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      1425830                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count          762                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time       112652                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   147.837270                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count          762                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time       178314                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   234.007874                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count      5048152                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.104596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved          410                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested          140                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits           75                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits           17                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            8                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples          854                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.713115                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.452573                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0          245     28.69%     28.69% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1          609     71.31%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total          854                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits      3572984                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses          347                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses      3573331                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      1444001                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses          133                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      1444134                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count          854                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time       124500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   145.784543                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count          855                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time       176300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   206.198830                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count      5017465                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.141442                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count          154                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved          464                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested          154                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits          101                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits           12                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples         1052                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.745247                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.435929                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0          268     25.48%     25.48% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1          784     74.52%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total         1052                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits      3616368                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses          540                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses      3616908                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits      1457599                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses          134                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses      1457733                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count         1052                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time       149000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   141.634981                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count         1054                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time       192200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   182.352941                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count      5074641                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.143054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count          155                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved          661                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested          155                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits          105                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            9                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples          831                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.707581                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.455148                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0          243     29.24%     29.24% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1          588     70.76%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total          831                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits      3571800                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses          338                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses      3572138                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits      1443096                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses          135                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses      1443231                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count          831                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time       120700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   145.246691                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count          833                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time       171300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   205.642257                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count      5015369                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.141383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved          454                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested          151                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits           95                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits           15                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            4                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples         1966                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.756867                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.429084                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0          478     24.31%     24.31% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1         1488     75.69%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total         1966                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits      3571840                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses         1368                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses      3573208                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits      1443591                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses          134                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses      1443725                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count         1966                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time       295000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   150.050865                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count         2275                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time       462800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   203.428571                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count      5016933                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.141427                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count          188                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         1486                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           24                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested          188                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits           84                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits           12                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            4                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples         1200                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.790000                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.407478                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0          252     21.00%     21.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1          948     79.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total         1200                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits      3572767                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses          619                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses      3573386                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits      1446432                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses          132                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses      1446564                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count         1200                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time       188500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   157.083333                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count         1226                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time       245700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   200.407830                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count      5019950                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.141512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved          735                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits           12                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.delayHistogram::samples          680                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::mean     0.800000                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::stdev     0.400294                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::0          136     20.00%     20.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::1          544     80.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::total          680                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_hits      3616363                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses          262                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses      3616625                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits      1376575                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses          136                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses      1376711                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.bufferFromL1.m_msg_count          680                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferFromL1.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferFromL1.m_stall_time       108500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferFromL1.m_avg_stall_time   159.558824                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.bufferToL1.m_msg_count          685                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferToL1.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferToL1.m_stall_time       132100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferToL1.m_avg_stall_time   192.846715                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.mandatoryQueue.m_msg_count      4993336                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.mandatoryQueue.m_buf_msgs     0.140762                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetchQueue.m_msg_count          156                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved          383                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested          156                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits          100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits           11                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples         1030                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.993204                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.082198                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0             7      0.68%      0.68% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1          1023     99.32%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total         1030                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits      3622066                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses          435                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses      3622501                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      1425943                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          145                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      1426088                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count         1030                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time       144426                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   140.219417                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count         1030                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time       247846                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   240.627184                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count      5048589                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.104605                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count          149                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved          558                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested          149                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits           87                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits           18                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples         1041                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.989433                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.102299                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0            11      1.06%      1.06% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1          1030     98.94%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total         1041                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits      3632741                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses          439                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses      3633180                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      1433171                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          145                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      1433316                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count         1041                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time       155744                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   149.609990                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count         1041                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time       253732                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   243.738713                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count      5066496                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.104976                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count          152                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved          562                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested          152                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits           90                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits           18                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples          882                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.989796                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.100556                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0             9      1.02%      1.02% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1           873     98.98%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total          882                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits      3662595                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses          354                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses      3662949                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      1441015                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          150                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      1441165                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count          882                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time       128088                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   145.224490                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count          882                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time       224130                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   254.115646                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count      5104114                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.105755                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count          152                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved          486                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested          152                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits           14                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples          861                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.994193                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.076028                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0             5      0.58%      0.58% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1           856     99.42%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total          861                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      3622079                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses          377                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      3622456                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      1425357                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          138                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      1425495                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count          861                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time       120068                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   139.451800                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count          864                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time       211990                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   245.358796                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      5047951                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.104592                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count          138                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved          501                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams           17                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested          138                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits           60                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed           10                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples          828                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.995169                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.069379                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0             4      0.48%      0.48% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1           824     99.52%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total          828                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      3622493                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses          331                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      3622824                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      1425881                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          142                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      1426023                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count          828                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time       115814                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   139.871981                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count          828                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time       205432                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   248.106280                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      5048847                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.104610                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count          152                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved          455                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested          152                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits           14                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples          746                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.995979                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.063330                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0             3      0.40%      0.40% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1           743     99.60%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total          746                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      3647976                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses          285                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      3648261                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      1437580                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          147                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      1437727                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count          746                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time       106520                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   142.788204                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count          746                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time       187862                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   251.825737                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      5085988                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.105380                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count          152                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved          414                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested          152                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits           14                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples          547                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.764168                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.424906                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0           129     23.58%     23.58% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1           418     76.42%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total          547                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits      3597260                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses          193                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses      3597453                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      1451251                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses          137                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      1451388                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count          547                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time        85300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   155.941499                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count          550                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time       111100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time          202                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count      5048841                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.142327                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count          149                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved          317                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested          149                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits           99                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            9                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            2                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples         1469                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.801225                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.399214                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0           292     19.88%     19.88% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1          1177     80.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total         1469                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      3571711                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses         1071                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      3572782                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      1443273                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses          132                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      1443405                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count         1469                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.000120                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time       234400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time   159.564329                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count         1566                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.000109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time       290300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   185.376756                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count      5016187                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.141406                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count          177                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         1190                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           27                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested          177                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits           63                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed           27                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples         9266                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.345780                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.422866                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7         9207     99.36%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15           30      0.32%     99.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23            8      0.09%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31            6      0.06%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39            6      0.06%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            5      0.05%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            4      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         9266                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits         3311                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses         7347                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        10658                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count         1843                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time       862000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          431                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   467.715681                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count         7347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000518                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count         7423                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count         3566                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000251                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count         7343                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples          733                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    18.567531                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    60.511706                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63          679     92.63%     92.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127           24      3.27%     95.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191           10      1.36%     97.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255            5      0.68%     97.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319            4      0.55%     98.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383            4      0.55%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            4      0.55%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::448-511            3      0.41%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total          733                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits           35                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses          506                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses          541                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       442000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count          221                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1973.214286                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count          506                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count          337                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count          397                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples          854                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    16.432084                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    57.596075                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63          805     94.26%     94.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127           17      1.99%     96.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191           10      1.17%     97.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255            6      0.70%     98.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319            4      0.47%     98.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            5      0.59%     99.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::384-447            4      0.47%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::448-511            3      0.35%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total          854                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses          610                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses          615                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count          240                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time       523500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count          239                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time  2181.250000                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count          610                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples          860                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    14.341860                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    53.505404                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63          820     95.35%     95.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127           18      2.09%     97.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191            4      0.47%     97.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255            4      0.47%     98.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319            3      0.35%     98.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383            4      0.47%     99.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-447            4      0.47%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::448-511            3      0.35%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total          860                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits          201                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses          612                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses          813                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time       485000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count          239                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time  2004.132231                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples          832                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    14.699519                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    54.451149                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63          796     95.67%     95.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127           14      1.68%     97.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191            4      0.48%     97.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255            3      0.36%     98.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319            4      0.48%     98.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383            4      0.48%     99.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            4      0.48%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::448-511            3      0.36%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total          832                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits            4                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses          598                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses          602                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time       501000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count          229                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time  2178.260870                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count          598                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count          602                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count          248                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count          360                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples         1045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean     9.878469                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    38.876777                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1016     97.22%     97.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127           11      1.05%     98.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191            4      0.38%     98.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255            4      0.38%     99.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319            4      0.38%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383            3      0.29%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-447            3      0.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total         1045                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits          929                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses          703                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses         1632                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time       714500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count          334                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time  2113.905325                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count          703                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count          707                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count          356                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count          449                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples         1052                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    12.105513                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    48.373618                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1011     96.10%     96.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127           17      1.62%     97.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191            6      0.57%     98.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            4      0.38%     98.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319            4      0.38%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383            3      0.29%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-447            4      0.38%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::448-511            3      0.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         1052                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits          173                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses          706                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses          879                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count          342                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time       701500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count          321                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time  2051.169591                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count          706                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count          710                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples          680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    17.739706                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    59.772334                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63          635     93.38%     93.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127           20      2.94%     96.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191            7      1.03%     97.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            4      0.59%     97.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319            4      0.59%     98.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383            3      0.44%     98.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            4      0.59%     99.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::448-511            3      0.44%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total          680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_hits           11                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses          521                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses          532                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL2.m_stall_time       323500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_stall_count          148                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.requestFromL2.m_avg_stall_time  2142.384106                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL2.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL2.m_msg_count          529                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL2.m_msg_count          176                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.unblockToL2.m_msg_count          289                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples         1026                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    13.142300                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    49.943629                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63          973     94.83%     94.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127           31      3.02%     97.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191            4      0.39%     98.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255            4      0.39%     98.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319            3      0.29%     98.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383            4      0.39%     99.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::384-447            4      0.39%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::448-511            3      0.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         1026                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits           12                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses          688                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses          700                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count          332                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       660000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count          330                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1987.951807                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count          688                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count          694                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count          551                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples         1040                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    13.767308                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    51.010611                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63          980     94.23%     94.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127           32      3.08%     97.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191           10      0.96%     98.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255            4      0.38%     98.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319            3      0.29%     98.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383            4      0.38%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            4      0.38%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::448-511            3      0.29%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         1040                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits            9                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses          698                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses          707                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count          336                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       668000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count          334                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1988.095238                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count          698                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count          704                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count          363                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count          479                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples          883                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    17.415629                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    66.717485                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63          831     94.11%     94.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127           24      2.72%     96.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191            4      0.45%     97.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255            4      0.45%     97.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319            4      0.45%     98.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383            4      0.45%     98.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447            4      0.45%     99.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::448-511            4      0.45%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::512-575            4      0.45%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total          883                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses          626                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses          631                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time       502000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count          251                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1984.189723                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count          388                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples          871                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    18.259472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    58.830375                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63          804     92.31%     92.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127           32      3.67%     95.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191           12      1.38%     97.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255            7      0.80%     98.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319            4      0.46%     98.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            5      0.57%     99.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::384-447            3      0.34%     99.54% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::448-511            4      0.46%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total          871                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses          628                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses          628                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time       466000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count          233                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1966.244726                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count          634                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count          259                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count          378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples          833                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    16.511405                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    57.153830                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63          781     93.76%     93.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127           24      2.88%     96.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191            8      0.96%     97.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255            6      0.72%     98.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319            3      0.36%     98.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            3      0.36%     99.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-447            4      0.48%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::448-511            4      0.48%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total          833                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses          600                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses          600                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count          229                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time       456000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count          228                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1991.266376                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples          751                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    24.942743                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    84.454110                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63          690     91.88%     91.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127           22      2.93%     94.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191            9      1.20%     96.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255            6      0.80%     96.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319            4      0.53%     97.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383            4      0.53%     97.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            4      0.53%     98.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::448-511            4      0.53%     98.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::512-575            4      0.53%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::576-639            4      0.53%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total          751                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses          559                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses          559                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count          188                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time       374000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count          187                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1989.361702                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count          559                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count          563                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count          206                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count          314                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples          544                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    21.387868                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    67.370764                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63          502     92.28%     92.28% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127           18      3.31%     95.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191            5      0.92%     96.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255            4      0.74%     97.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319            4      0.74%     97.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            4      0.74%     98.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-447            4      0.74%     99.45% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::448-511            3      0.55%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total          544                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits            9                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses          454                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses          463                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       177500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count           84                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time  2063.953488                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count          454                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count          458                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count          110                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count          219                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples          667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    16.677661                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    42.999925                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63          612     91.75%     91.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127           28      4.20%     95.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191           15      2.25%     98.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255            8      1.20%     99.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319            4      0.60%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total          667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits          814                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses          521                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses         1335                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time       272000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count          134                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time  1942.857143                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count          273                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        39208                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     5.247169                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    34.088934                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        38797     98.95%     98.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255          184      0.47%     99.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383          112      0.29%     99.71% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511          100      0.26%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           14      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        39208                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         5385                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        16377                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000596                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time       272500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           47                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    16.639189                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         3336                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        13041                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        16377                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        11022                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000502                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         9826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        13005                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000458                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control           72195                       (Unspecified)
system.ruby.network.msg_byte.Control           577560                       (Unspecified)
system.ruby.network.msg_count.Request_Control        16207                       (Unspecified)
system.ruby.network.msg_byte.Request_Control       129656                       (Unspecified)
system.ruby.network.msg_count.Response_Data        78156                       (Unspecified)
system.ruby.network.msg_byte.Response_Data      5627232                       (Unspecified)
system.ruby.network.msg_count.Response_Control        39822                       (Unspecified)
system.ruby.network.msg_byte.Response_Control       318576                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count         7347                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count         3566                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count         7343                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count          506                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count          337                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count          397                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count          688                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count          551                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count          698                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count          363                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count          479                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count          388                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count          259                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count          378                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count          559                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count          206                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count          314                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count          454                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count          110                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count          219                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count          273                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count          610                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count          598                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count          248                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count          360                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count          703                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count          356                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count          449                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count          706                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers0.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers1.m_msg_count          176                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers2.m_msg_count          289                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count        11022                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.000388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count         5385                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count         7686                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count         7423                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count         1843                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count          694                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count          332                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count          704                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count          336                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count          634                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count          229                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count          563                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count          188                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count          458                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count          240                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count          602                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count          707                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count          710                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count          342                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers1.m_msg_count          529                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers2.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count        16377                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.000577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count         9826                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count        13005                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.000458                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.100259                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0         7347                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0        58776                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2         1843                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2        14744                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        10786                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1       776592                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1          203                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2         7343                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1         1624                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2        58744                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count         7423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count         1843                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count         7347                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       675000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time    91.874234                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count         3566                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.006098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     84740500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time 23763.460460                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count         7343                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.068092                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization        33777                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.119022                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count         9266                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes       540432                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes       466304                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy        29144                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2         1843                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2        14744                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1         7286                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1       524592                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1          137                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1         1096                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization        23128                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.081497                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count        18256                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes       370048                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes       224000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time     85416000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy        15560                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time  4678.790535                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0         7347                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0        58776                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1         3500                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1       252000                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           66                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2         7343                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          528                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2        58744                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.007595                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0          506                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0         4048                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1          831                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1        59832                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2          397                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2         3176                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count          506                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time       124500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   246.047431                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count          337                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time       592000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1756.676558                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count          397                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization  2378.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.008381                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count          733                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes        38056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes        32192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy         2012                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1          503                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1        36216                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization         1932                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.006808                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count         1240                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes        30912                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes        20992                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time       716500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy         1378                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   577.822581                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0          506                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0         4048                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1          328                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1        23616                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2          397                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2         3176                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.009667                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0          688                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0         5504                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2          332                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2         2656                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1         1043                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1        75096                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2          551                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2         4408                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count          694                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count          332                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count          688                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time        94000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   136.627907                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time       168500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   461.643836                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count          551                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization         3249                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.011449                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count         1026                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes        51984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes        43776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy         2736                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2          332                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2         2656                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1          684                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1        49248                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization         2238                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.007886                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count         1604                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes        35808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes        22976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time       262500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy         1469                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   163.653367                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0          688                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0         5504                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1          359                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1        25848                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2          551                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2         4408                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.009680                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0          698                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0         5584                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2          336                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2         2688                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1         1051                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1        75672                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2          479                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2         3832                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count          704                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count          336                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count          698                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time        92500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   132.521490                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count          363                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time        59000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   162.534435                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count          479                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization         3296                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.011614                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count         1040                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes        52736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes        44416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy         2776                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2          336                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2         2688                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1          694                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1        49968                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization         2198                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.007745                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count         1540                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes        35168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes        22848                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time       151500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy         1450                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time    98.376623                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0          698                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0         5584                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1          357                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1        25704                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2          479                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2         3832                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.008232                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0          626                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0         5008                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2          253                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2         2024                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1          896                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1        64512                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2          388                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2         3104                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time        80000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   127.795527                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time        54000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   192.857143                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count          388                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization  2929.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.010323                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count          883                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes        46872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes        39808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy         2488                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2          253                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2         2024                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1          622                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1        44784                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization         1743                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.006142                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count         1294                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes        27888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes        17536                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time       134000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy         1118                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   103.554869                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0          626                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0         5008                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1          274                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1        19728                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2          388                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2         3104                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.008069                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0          628                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0         5024                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2          237                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2         1896                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1          878                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1        63216                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2          378                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2         3024                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count          634                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time       117000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   186.305732                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count          259                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   169.884170                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count          378                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization  2931.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.010330                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count          871                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes        46904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes        39936                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy         2496                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2          237                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2         1896                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1          624                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1        44928                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization  1648.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.005809                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count         1265                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes        26376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes        16256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time       161000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy         1057                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   127.272727                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0          628                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0         5024                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1          254                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1        18288                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2          378                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2         3024                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.007694                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0          600                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0         4800                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2          229                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2         1832                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1          837                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1        60264                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2          359                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2         2872                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count          229                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count          600                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time        80000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   133.333333                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       118000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   479.674797                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization  2800.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.009868                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count          833                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes        44808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes        38144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy         2384                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2          229                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2         1832                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1          596                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1        42912                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization  1566.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.005520                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count         1205                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes        25064                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes        15424                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       198000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy          991                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   164.315353                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0          600                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0         4800                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1          241                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1        17352                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2          359                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2         2872                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.006940                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0          559                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0         4472                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2          188                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2         1504                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1          756                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1        54432                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2          314                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2         2512                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count          563                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count          188                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count          559                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time        89500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   160.107335                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count          206                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   174.757282                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count          314                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization  2595.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.009146                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count          751                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes        41528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes        35520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy         2220                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2          188                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2         1504                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1          555                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1        39960                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization  1343.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.004734                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count         1079                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes        21496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes        12864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time       125500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy          827                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   116.311399                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0          559                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0         4472                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1          201                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1        14472                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2          314                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2         2512                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.005080                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0          454                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0         3632                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2           86                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2          688                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1          555                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1        39960                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2          219                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2         1752                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count          458                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count          454                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time        35000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time    77.092511                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count          110                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   436.363636                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count          219                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization         2072                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.007301                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count          544                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes        33152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes        28800                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy         1800                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2           86                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2          688                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1          450                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1        32400                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization   811.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.002860                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count          783                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes        12984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes         6720                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time        83000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy          441                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   106.002554                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0          454                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0         3632                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          105                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1         7560                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2          219                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2         1752                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.006163                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0          521                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0         4168                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1          672                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1        48384                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2          273                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2         2184                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time        50500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time    96.928983                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time        65000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time   408.805031                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count          273                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization  2401.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.008462                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count          667                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes        38424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes        33088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy         2068                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1          517                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1        37224                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization  1096.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.003864                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count          953                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes        17544                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes         9920                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time       115500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy          653                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time   121.196222                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0          521                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0         4168                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1          155                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1        11160                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2          273                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2         2184                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.007904                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0          610                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0         4880                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2          240                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2         1920                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1          860                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1        61920                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count          240                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count          610                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time        39000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time    63.934426                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time        75500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time   292.635659                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization         2851                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.010046                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count          854                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes        45616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes        38784                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy         2424                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2          240                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2         1920                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1          606                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1        43632                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization         1635                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.005761                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count         1238                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes        26160                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes        16256                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time       114500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy         1038                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time    92.487884                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0          610                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0         4880                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1          254                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1        18288                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.007953                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0          612                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0         4896                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2          242                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2         1936                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1          866                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1        62352                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2          365                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2         2920                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count          612                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time        31500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time    51.470588                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time        42000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time   159.695817                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count          365                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization         2862                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.010085                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count          860                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes        45792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes        38912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy         2432                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2          242                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2         1936                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1          608                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1        43776                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization         1652                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.005821                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count         1240                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes        26432                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes        16512                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time        73500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy         1049                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time    59.274194                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0          612                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0         4896                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1          258                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1        18576                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2          365                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2         2920                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.007701                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0          598                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0         4784                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1          838                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1        60336                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2          360                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2         2880                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count          602                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count          598                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time        32000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time    53.511706                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count          248                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time   145.161290                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count          360                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization         2792                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.009838                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count          832                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes        44672                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes        38016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy         2376                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1          594                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1        42768                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization         1579                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.005564                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count         1206                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes        25264                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes        15616                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time        68000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy          994                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time    56.384743                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0          598                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0         4784                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1          244                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1        17568                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2          360                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2         2880                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.009628                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0          703                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0         5624                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2          338                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2         2704                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1         1047                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1        75384                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2          449                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2         3592                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count          707                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count          703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time        27000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time    38.406828                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count          356                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time       119000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time   334.269663                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count          449                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization  3318.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.011694                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count         1045                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes        53096                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes        44736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy         2796                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2          338                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2         2704                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1          699                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1        50328                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization         2146                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.007562                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count         1508                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes        34336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes        22272                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time       146000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy         1416                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time    96.816976                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0          703                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0         5624                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1          348                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1        25056                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2          449                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2         3592                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.009729                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0          706                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0         5648                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2          342                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2         2736                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1         1057                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1        76104                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2          471                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2         3768                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count          710                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count          342                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count          706                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time    60.198300                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count          359                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time        42000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time   116.991643                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count          471                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization         3334                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.011748                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count         1052                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes        53344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes        44928                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy         2808                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2          342                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2         2736                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1          702                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1        50544                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization         2188                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.007710                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count         1536                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes        35008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes        22720                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time        84500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy         1440                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time    55.013021                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0          706                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0         5648                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1          355                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1        25560                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2          471                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2         3768                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized     0.006288                       (Unspecified)
system.ruby.network.routers31.msg_count.Control::0          521                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Control::0         4168                       (Unspecified)
system.ruby.network.routers31.msg_count.Request_Control::2          151                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Request_Control::2         1208                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Data::1          684                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Data::1        49248                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::1           21                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::2          289                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::1          168                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::2         2312                       (Unspecified)
system.ruby.network.routers31.port_buffers1.m_msg_count          529                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers2.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_msg_count          521                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers3.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers3.m_avg_stall_time    59.500960                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers4.m_msg_count          176                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers4.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers4.m_avg_stall_time   284.090909                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers5.m_msg_count          289                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization         2408                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization     0.008485                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count          680                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes        38528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes        33088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy         2068                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.msg_count.Request_Control::2          151                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Request_Control::2         1208                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Data::1          517                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Data::1        37224                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers31.throttle01.acc_link_utilization         1161                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization     0.004091                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count          986                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes        18576                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes        10688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time        81000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy          684                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time    82.150101                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.msg_count.Control::0          521                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Control::0         4168                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Data::1          167                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Data::1        12024                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::2          289                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::2         2312                       (Unspecified)
system.ruby.network.routers32.percent_links_utilized     0.201860                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0        24065                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0       192520                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2         5385                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2        43080                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1        20730                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1      1492560                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1          118                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2        13005                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1          944                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2       104040                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count        16377                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.000577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count         9826                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count        13005                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.000458                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time      1198000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time   155.827263                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count        11022                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.000796                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time      5786000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   524.950100                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count         5385                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization        58908                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.207577                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count        39208                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes       942528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes       628864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy        39561                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0        16377                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0       131016                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1         9826                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1       707472                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2        13005                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2       104040                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 55663.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     0.196144                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count        24095                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes       890616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes       697856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time      6984000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy        44520                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   289.852667                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0         7688                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0        61504                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2         5385                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2        43080                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1        10904                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1       785088                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1          118                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1          944                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.067711                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0         7688                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0        61504                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1         7686                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1       553392                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count         7686                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization         3844                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.013545                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count         7688                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes        61504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0         7688                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0        61504                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization        34587                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.121876                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count         7686                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes       553392                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       491904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        30744                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1         7686                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1       553392                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.014380                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0        24065                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0       192520                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2         5411                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2        43288                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1        26083                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1      1877976                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1          269                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2        13005                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1         2152                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2       104040                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count         7423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time        36500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     4.917149                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count         1843                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time        16500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    32.416503                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count          694                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time        16500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    23.775216                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count          332                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count          704                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time     2.130682                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count          336                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time     4.761905                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count          634                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        26500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time    41.798107                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count          237                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    13.245033                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count          229                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count          563                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     8.880995                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count          188                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_msg_count          458                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time        23000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time    50.218341                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count           86                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time        88000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time   166.982922                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_msg_count          614                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time    11.400651                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count          240                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time         9000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time    14.563107                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_msg_count          602                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time    16.611296                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_msg_count          707                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time        26500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time    37.482320                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count          338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_msg_count          710                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time         6000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time     8.450704                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count          342                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_msg_count          529                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers94.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_stall_time        10500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers94.m_avg_stall_time    19.848771                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers95.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers95.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count        16377                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.000867                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time      4113000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   251.144898                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count         9826                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000365                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time       269500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    27.427234                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count        13005                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time        12500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.961169                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count         7688                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000271                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization        33777                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.119022                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count         9266                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes       540432                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes       466304                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time        36500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy        29159                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     3.939132                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2         1843                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2        14744                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         7286                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       524592                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1          137                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1         1096                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization  2378.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.008381                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count          733                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes        38056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes        32192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time        16500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy         2016                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time    22.510232                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1          503                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1        36216                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization         3249                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.011449                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count         1026                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes        51984                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes        43776                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time        16500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy         2738                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    16.081871                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2          332                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2         2656                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1          684                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1        49248                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization         3296                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.011614                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count         1040                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes        52736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes        44416                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time         1500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy         2776                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     1.442308                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2          336                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2         2688                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1          694                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1        49968                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization  2929.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.010323                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count          883                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes        46872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes        39808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time         3000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy         2488                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     3.397508                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2          253                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2         2024                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1          622                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1        44784                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization  2931.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.010330                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count          871                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes        46904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes        39936                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        26500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy         2501                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time    30.424799                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2          237                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2         1896                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1          624                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1        44928                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization  2800.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.009868                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count          833                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes        44808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes        38144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time         8000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy         2385                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     9.603842                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2          229                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2         1832                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1          596                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1        42912                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization  2595.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.009146                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count          751                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes        41528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes        35520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy         2221                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     6.657790                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2          188                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2         1504                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1          555                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1        39960                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization         2072                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.007301                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count          544                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes        33152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes        28800                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time        23000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy         1805                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time    42.279412                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2           86                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2          688                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1          450                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1        32400                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization  2401.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.008462                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count          667                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes        38424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes        33088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time        88000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy         2079                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time   131.934033                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1          517                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1        37224                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization         2851                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.010046                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count          854                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes        45616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes        38784                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time         7000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy         2425                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time     8.196721                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2          240                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2         1920                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1          606                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1        43632                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization         2862                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.010085                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count          860                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes        45792                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes        38912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time         9000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy         2434                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time    10.465116                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2          242                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2         1936                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1          608                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1        43776                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization         2792                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.009838                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count          832                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes        44672                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes        38016                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time        10000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy         2378                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time    12.019231                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1          594                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1        42768                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization  3318.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.011694                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count         1045                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes        53096                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes        44736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time        26500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy         2802                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time    25.358852                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2          338                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2         2704                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1          699                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1        50328                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization         3334                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.011748                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count         1052                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes        53344                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes        44928                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time         6000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy         2808                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time     5.703422                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2          342                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2         2736                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1          702                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1        50544                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization         2408                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization     0.008485                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count          680                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes        38528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes        33088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time        10500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy         2071                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time    15.441176                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2          151                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2         1208                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1          517                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1        37224                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers34.throttle32.acc_link_utilization        58908                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.207577                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count        39208                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes       942528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes       628864                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time      4395000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy        40828                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time   112.094471                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0        16377                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0       131016                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1         9826                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1       707472                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2        13005                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2       104040                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization         3844                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.013545                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count         7688                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes        61504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0         7688                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        61504                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14189447244                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
