Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  2 22:45:38 2019
| Host         : DESKTOP-PEH8PNC running 64-bit major release  (build 9200)
| Command      : report_methodology -file ass4_1_laji_methodology_drc_routed.rpt -pb ass4_1_laji_methodology_drc_routed.pb -rpx ass4_1_laji_methodology_drc_routed.rpx
| Design       : ass4_1_laji
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 2          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch q_reg cannot be properly analyzed as its control pin q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch qn_reg cannot be properly analyzed as its control pin qn_reg/G is not reached by a timing clock
Related violations: <none>


