$date
	Mon Jun 18 08:02:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module arbiter_tb $end
$var wire 1 ! gnt_0 $end
$var wire 1 " gnt_1 $end
$var wire 1 # gnt_2 $end
$var wire 1 $ gnt_3 $end
$var reg 1 % clk $end
$var reg 1 & req_0 $end
$var reg 1 ' req_1 $end
$var reg 1 ( req_2 $end
$var reg 1 ) req_3 $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 1 + clk $end
$var wire 1 , req_0 $end
$var wire 1 - req_1 $end
$var wire 1 . req_2 $end
$var wire 1 / req_3 $end
$var wire 1 0 rst $end
$var reg 1 1 gnt_0 $end
$var reg 1 2 gnt_1 $end
$var reg 1 3 gnt_2 $end
$var reg 1 4 gnt_3 $end
$var reg 3 5 next_state [2:0] $end
$var reg 3 6 present_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
b0 5
x4
x3
x2
x1
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x$
x#
x"
x!
$end
#5
b0 6
04
0$
03
0#
02
0"
01
0!
1*
10
1%
1+
#7
0*
00
#10
b1 5
0%
0+
1&
1,
#15
b1 5
b1 6
1%
1+
#20
b0 5
0%
0+
0&
0,
#25
11
1!
b0 6
1%
1+
#30
0%
0+
#35
01
0!
1%
1+
#40
b10 5
0%
0+
1'
1-
#45
b10 5
b10 6
1%
1+
#50
b0 5
0%
0+
0'
0-
#55
12
1"
b0 6
1%
1+
#60
0%
0+
#65
02
0"
1%
1+
#70
b11 5
0%
0+
1(
1.
#75
b11 5
b11 6
1%
1+
#80
b0 5
0%
0+
0(
0.
#85
13
1#
b0 6
1%
1+
#90
0%
0+
#95
03
0#
1%
1+
#100
b100 5
0%
0+
1)
1/
#105
b100 5
b100 6
1%
1+
#110
0%
0+
#115
14
1$
1%
1+
#120
0%
0+
#125
1%
1+
#130
0%
0+
#135
1%
1+
#140
0%
0+
#145
1%
1+
#150
0%
0+
#155
1%
1+
#160
0%
0+
#165
1%
1+
#170
0%
0+
#175
1%
1+
#180
0%
0+
#185
1%
1+
#190
0%
0+
#195
1%
1+
#200
0%
0+
#205
1%
1+
#210
0%
0+
#215
1%
1+
#220
0%
0+
#225
1%
1+
#230
0%
0+
#235
1%
1+
#240
0%
0+
#245
1%
1+
#250
0%
0+
#255
1%
1+
#260
0%
0+
#265
1%
1+
#270
0%
0+
#275
1%
1+
#280
0%
0+
#285
1%
1+
#290
0%
0+
#295
1%
1+
#300
0%
0+
