module wideexpr_00656(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'b0;
  assign y1 = s6;
  assign y2 = ({s6})<<<((ctrl[7]?$signed((2'sb10)>>(((ctrl[2]?+({3'b100,5'sb00010,s3,2'sb10}):(ctrl[1]?(s4)>>>(4'sb0101):s7)))<<(4'sb0100))):(ctrl[0]?$signed(!(5'sb00000)):$signed(($unsigned(6'sb010100))>>(s1)))));
  assign y3 = (ctrl[2]?+(3'sb100):s7);
  assign y4 = -(((ctrl[0]?$signed((s2)>>>({2{s4}})):(-(s6))<<(s3)))&(s3));
  assign y5 = ((s1)<<<((ctrl[6]?(s5)>>(5'sb01100):(($signed(4'sb0101))>>(s7))&(s3))))<=((ctrl[4]?(ctrl[1]?$unsigned(({4{6'sb011111}})>>((2'sb10)<<(s1))):($signed((u2)<<<(1'sb0)))!=($signed($signed(s4)))):(((4'sb0010)>>>({4{s7}}))>>>(($signed(6'sb000100))>>>(+(4'sb0110))))>=(s6)));
  assign y6 = $unsigned(1'b1);
  assign y7 = u3;
endmodule
