var searchIndex = new Map(JSON.parse('[\
["bitfield",{"doc":"This crate provides macros to generate bitfield-like …","t":"KKKKMMQQQQMM","n":["Bit","BitMut","BitRange","BitRangeMut","bit","bit_range","bitfield","bitfield_bitrange","bitfield_debug","bitfield_fields","set_bit","set_bit_range"],"q":[[0,"bitfield"]],"d":["A trait to get a single bit.","A trait to set a single bit.","A trait to get ranges of bits.","A trait to set ranges of bits.","Get a single bit.","Get a range of bits.","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.","Implements <code>BitRange</code> and <code>BitRangeMut</code> for a tuple struct (or …","Generates a <code>fmt::Debug</code> implementation.","Declares the fields of struct.","Set a single bit.","Set a range of bits."],"i":[0,0,0,0,1,4,0,0,0,0,5,7],"f":"````{{bd}f}{{hdd}c{}}````{{jdf}l}{{nddc}l{}}","c":[],"p":[[10,"Bit",0],[1,"usize"],[1,"bool"],[10,"BitRange",0],[10,"BitMut",0],[1,"unit"],[10,"BitRangeMut",0]],"b":[]}],\
["bitflags",{"doc":"Generate types for C-style flags with ergonomic APIs.","t":"TEKRTTFKNNQMNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNCNNNNNNCNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNFKKNNNNNNHNNNMHNNNM","n":["ALL","BitFlags","Bits","Bits","EMPTY","FLAGS","Flag","Flags","all","all","bitflags","bits","borrow","borrow_mut","complement","complement","contains","contains","difference","difference","empty","empty","from","from_bits","from_bits","from_bits_retain","from_bits_truncate","from_bits_truncate","from_name","from_name","insert","insert","intersection","intersection","intersects","intersects","into","is_all","is_all","is_empty","is_empty","is_named","is_unnamed","iter","iter","iter","iter_names","iter_names","name","new","parser","remove","remove","set","set","symmetric_difference","symmetric_difference","toggle","toggle","try_from","try_into","type_id","union","union","value","Iter","IterNames","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","into_iter","into_iter","next","next","remaining","try_from","try_from","try_into","try_into","type_id","type_id","ParseError","ParseHex","WriteHex","borrow","borrow_mut","empty_flag","fmt","fmt","from","from_str","into","invalid_hex_flag","invalid_named_flag","parse_hex","to_writer","try_from","try_into","type_id","write_hex"],"q":[[0,"bitflags"],[65,"bitflags::iter"],[86,"bitflags::parser"],[105,"core::option"],[106,"core::result"],[107,"core::any"],[108,"core::fmt"],[109,"core::fmt"]],"d":["A value with all bits set.","","A bits type that can be used as storage for a flags type.","The underlying bits type.","A value with all bits unset.","The set of defined flags.","A defined flags value that may be named or unnamed.","A set of defined flags using a bits type as storage.","Get a flags value with all known bits set.","Get a flags value with all known bits set.","Generate a flags type.","Get the underlying bits value.","","","The bitwise negation (<code>!</code>) of the bits in a flags value, …","The bitwise negation (<code>!</code>) of the bits in a flags value, …","Whether all set bits in a source flags value are also set …","Whether all set bits in a source flags value are also set …","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Get a flags value with all bits unset.","Get a flags value with all bits unset.","Returns the argument unchanged.","Convert from a bits value.","Convert from a bits value.","Convert from a bits value exactly.","Convert from a bits value, unsetting any unknown bits.","Convert from a bits value, unsetting any unknown bits.","Get a flags value with the bits of a flag with the given …","Get a flags value with the bits of a flag with the given …","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","Whether any set bits in a source flags value are also set …","Whether any set bits in a source flags value are also set …","Calls <code>U::from(self)</code>.","Whether all known bits in this flags value are set.","Whether all known bits in this flags value are set.","Whether all bits in this flags value are unset.","Whether all bits in this flags value are unset.","Whether the flag is named.","Whether the flag is unnamed.","Yield the bits of a source flags value in a set of …","Yield a set of contained flags values.","Yield a set of contained flags values.","Yield a set of contained named flags values.","Yield a set of contained named flags values.","Get the name of this flag.","Define a flag.","Parsing flags from text.","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","","","","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","Get the flags value of this flag.","An iterator over flags values.","An iterator over flags values.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Get a flags value of any remaining bits that haven’t …","","","","","","","An error encountered while parsing flags from text.","Parse a value from a hex string.","Encode a value as a hex string.","","","A hex or named flag wasn’t found between separators.","","","Returns the argument unchanged.","Parse a flags value from text.","Calls <code>U::from(self)</code>.","An invalid hex flag was encountered.","A named flag that doesn’t correspond to any on the flags …","Parse the value from hex.","Write a flags value as text.","","","","Write the value as hex."],"i":[3,0,0,2,3,2,0,0,2,2,0,2,8,8,2,2,2,2,2,2,2,2,8,2,2,2,2,2,2,2,2,2,2,2,2,2,8,2,2,2,2,8,8,0,2,2,2,2,8,8,0,2,2,2,2,2,2,2,2,8,8,8,2,2,8,0,0,9,10,9,10,9,10,9,10,9,10,9,10,10,9,10,9,10,9,10,0,0,0,13,13,13,13,13,13,0,13,13,13,17,0,13,13,13,20],"f":"````````{{}{{d{}{{b{c}}}}}f}0`{{{d{}{{b{c}}}}}cf}{ce{}{}}0{{{d{}{{b{c}}}}}{{d{}{{b{c}}}}}f}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}hf}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}{{d{}{{b{c}}}}}f}055{cc{}}{c{{j{{d{}{{b{c}}}}}}}f}0{c{{d{}{{b{c}}}}}f}00{l{{j{{d{}{{b{c}}}}}}}f}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}nf}055668{{{d{}{{b{c}}}}}hf}000{{{A`{c}}}h{}}0`{{{d{}{{b{c}}}}}{{Ab{{d{}{{b{c}}}}}}}f}0{{{d{}{{b{c}}}}}{{Ad{{d{}{{b{c}}}}}}}f}0{{{A`{c}}}l{}}{{lc}{{A`{c}}}{}}`66{{{d{}{{b{c}}}}{d{}{{b{c}}}}h}nf}0<<77{c{{Af{e}}}{}{}}0{cAh{}}>>{{{A`{c}}}c{}}``{ce{}{}}000??0000{{{Ab{c}}}{{j{e}}}d{}}{{{Ad{c}}}{{j{e}}}d{}}{{{Ad{c}}}c{}}666655```33{{}Aj}{{AjAl}An}0{cc{}}{l{{Af{cAj}}}d}7{cAjB`}0{l{{Af{BbAj}}}}{{ce}{{Af{nBd}}}dBf}==<{{Bhc}AnBf}","c":[],"p":[[17,"Bits"],[10,"Flags",0],[10,"Bits",0],[1,"bool"],[6,"Option",105],[1,"str"],[1,"unit"],[5,"Flag",0],[5,"Iter",65],[5,"IterNames",65],[6,"Result",106],[5,"TypeId",107],[5,"ParseError",86],[5,"Formatter",108],[8,"Result",108],[10,"Display",108],[10,"ParseHex",86],[5,"Error",108],[10,"Write",108],[10,"WriteHex",86]],"b":[[92,"impl-Debug-for-ParseError"],[93,"impl-Display-for-ParseError"]]}],\
["cfg_if",{"doc":"A macro for defining <code>#[cfg]</code> if-else statements.","t":"Q","n":["cfg_if"],"q":[[0,"cfg_if"]],"d":["The main macro provided by this crate. See crate …"],"i":[0],"f":"`","c":[],"p":[],"b":[]}],\
["critical_section",{"doc":"critical-section","t":"FKFIFHMNNNNNNNNNNNNNNNNNNNNNNNNNHMNNQNNNNNNNNNNH","n":["CriticalSection","Impl","Mutex","RawRestoreState","RestoreState","acquire","acquire","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_ref","borrow_ref_mut","clone","clone","fmt","fmt","fmt","from","from","from","get_mut","into","into","into","into_inner","invalid","new","new","release","release","replace","replace_with","set_impl","take","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","with"],"q":[[0,"critical_section"],[48,"core::cell"],[49,"core::cell"],[50,"core::fmt"],[51,"core::default"],[52,"core::result"],[53,"core::any"]],"d":["Critical section token.","Methods required for a critical section implementation.","A mutex based on critical sections.","Raw, transparent “restore state”.","Opaque “restore state”.","Acquire a critical section in the current thread.","Acquire the critical section.","Borrows the data for the duration of the critical section.","","","","","","","Borrow the data and call <code>RefCell::borrow</code>","Borrow the data and call <code>RefCell::borrow_mut</code>","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Create an invalid, dummy  <code>RestoreState</code>.","Creates a new mutex.","Creates a critical section token.","Release the critical section.","Release the critical section.","Borrow the data and call <code>RefCell::replace</code>","Borrow the data and call <code>RefCell::replace_with</code>","Set the critical section implementation.","Borrow the data and call <code>RefCell::take</code>","","","","","","","","","","Execute closure <code>f</code> in a critical section."],"i":[0,0,0,0,0,0,17,3,3,4,1,3,4,1,3,3,4,1,3,4,1,3,4,1,3,3,4,1,3,1,3,4,0,17,3,3,0,3,3,4,1,3,4,1,3,4,1,0],"f":"`````{{}b}{{}d}{{{f{c}}h}c{}}{ce{}{}}00000{{{f{{j{c}}}}h}{{l{c}}}{}}{{{f{{j{c}}}}h}{{n{c}}}{}}{hh}{bb}{{{f{c}}A`}AbAd}{{hA`}Ab}{{bA`}Ab}{cc{}}00{{{f{c}}}c{}}9990<{c{{f{c}}}{}}{{}h}{bAf}{dAf}{{{f{{j{c}}}}hc}c{}}{{{f{{j{c}}}}he}c{}{{Aj{c}{{Ah{c}}}}}}`{{{f{{j{c}}}}h}cAl}{c{{An{e}}}{}{}}00000{cB`{}}00{ec{}{{Aj{h}{{Ah{c}}}}}}","c":[],"p":[[5,"RestoreState",0],[8,"RawRestoreState",0],[5,"Mutex",0],[5,"CriticalSection",0],[5,"RefCell",48],[5,"Ref",48],[5,"RefMut",48],[5,"Formatter",49],[8,"Result",49],[10,"Debug",49],[1,"unit"],[17,"Output"],[10,"FnOnce",50],[10,"Default",51],[6,"Result",52],[5,"TypeId",53],[10,"Impl",0]],"b":[]}],\
["embedded_dma",{"doc":"Traits to aid the correct use of buffers in DMA …","t":"KKKRRRRKKNNMM","n":["ReadBuffer","ReadTarget","Word","Word","Word","Word","Word","WriteBuffer","WriteTarget","as_read_buffer","as_write_buffer","read_buffer","write_buffer"],"q":[[0,"embedded_dma"]],"d":["Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","","","","","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","","","Provide a buffer usable for DMA reads.","Provide a buffer usable for DMA writes."],"i":[0,0,0,7,8,2,6,0,0,2,6,7,8],"f":"`````````{{{d{}{{b{c}}}}}{{h{cf}}}j}{{{l{}{{b{c}}}}}{{h{cf}}}j}{{{n{}{{b{c}}}}}{{h{cf}}}{}}{{{A`{}{{b{c}}}}}{{h{cf}}}{}}","c":[],"p":[[17,"Word"],[10,"ReadTarget",0],[1,"usize"],[1,"tuple"],[10,"Word",0],[10,"WriteTarget",0],[10,"ReadBuffer",0],[10,"WriteBuffer",0]],"b":[]}],\
["embedded_hal",{"doc":"crates.io crates.io Documentation Minimum Supported Rust …","t":"CCCCCKNMNKRGKPKPPKGKNNNNNNNNNNNNNNNNNNMMMMMNNNMMNNNNNNNNPKPPPKRGKKPGGPPPIIPPNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNMNNNNNNNNNNNKRGKPKNNNNNNNNNNMNMNMNNNNNNNPPPPKRGKPPPSSSSFPGPPGGPKKPPPNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNMNNOOMNMMNMNNNNNNNNNNNNNNNNMN","n":["delay","digital","i2c","pwm","spi","DelayNs","delay_ms","delay_ns","delay_us","Error","Error","ErrorKind","ErrorType","High","InputPin","Low","Other","OutputPin","PinState","StatefulOutputPin","borrow","borrow","borrow_mut","borrow_mut","clone","clone","cmp","eq","eq","fmt","fmt","fmt","from","from","from","hash","into","into","is_high","is_low","is_set_high","is_set_low","kind","kind","not","partial_cmp","set_high","set_low","set_state","toggle","try_from","try_from","try_into","try_into","type_id","type_id","Address","AddressMode","ArbitrationLoss","Bus","Data","Error","Error","ErrorKind","ErrorType","I2c","NoAcknowledge","NoAcknowledgeSource","Operation","Other","Overrun","Read","SevenBitAddress","TenBitAddress","Unknown","Write","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","cmp","cmp","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","hash","hash","into","into","into","kind","kind","partial_cmp","partial_cmp","read","transaction","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","write","write_read","Error","Error","ErrorKind","ErrorType","Other","SetDutyCycle","borrow","borrow_mut","clone","cmp","eq","fmt","fmt","from","hash","into","kind","kind","max_duty_cycle","partial_cmp","set_duty_cycle","set_duty_cycle_fraction","set_duty_cycle_fully_off","set_duty_cycle_fully_on","set_duty_cycle_percent","try_from","try_into","type_id","CaptureOnFirstTransition","CaptureOnSecondTransition","ChipSelectFault","DelayNs","Error","Error","ErrorKind","ErrorType","FrameFormat","IdleHigh","IdleLow","MODE_0","MODE_1","MODE_2","MODE_3","Mode","ModeFault","Operation","Other","Overrun","Phase","Polarity","Read","SpiBus","SpiDevice","Transfer","TransferInPlace","Write","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","eq","eq","eq","eq","eq","flush","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","hash","into","into","into","into","into","kind","kind","partial_cmp","phase","polarity","read","read","transaction","transfer","transfer","transfer_in_place","transfer_in_place","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","write","write"],"q":[[0,"embedded_hal"],[5,"embedded_hal::delay"],[9,"embedded_hal::digital"],[56,"embedded_hal::i2c"],[119,"embedded_hal::pwm"],[147,"embedded_hal::spi"],[242,"core::cmp"],[243,"core::fmt"],[244,"core::fmt"],[245,"core::result"],[246,"core::option"],[247,"core::any"],[248,"core::cmp"]],"d":["Delays.","Digital I/O.","Blocking I2C API.","Pulse Width Modulation (PWM) traits.","Blocking SPI master mode traits.","Delay with up to nanosecond precision.","Pauses execution for at minimum <code>ms</code> milliseconds. Pause can …","Pauses execution for at minimum <code>ns</code> nanoseconds. Pause can …","Pauses execution for at minimum <code>us</code> microseconds. Pause can …","Error.","Error type","Error kind.","Error type trait.","High pin state.","Single digital input pin.","Low pin state.","A different error occurred. The original error may contain …","Single digital push-pull output pin.","Digital output pin state.","Push-pull output pin that can read its output state.","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Convert error to a generic error kind","","","","Drives the pin high.","Drives the pin low.","Drives the pin high or low depending on the provided value.","Toggle pin output.","","","","","","","The device did not acknowledge its address. The device may …","Address mode (7-bit / 10-bit).","The arbitration was lost, e.g. electrical problems with …","Bus error occurred. e.g. A START or a STOP condition is …","The device did not acknowledge the data. It may not be …","I2C error.","Error type","I2C error kind.","I2C error type trait.","Blocking I2C.","A bus operation was not acknowledged, e.g. due to the …","I2C no acknowledge error source.","I2C operation.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Read data into the provided buffer.","7-bit address mode type.","10-bit address mode type.","Either the device did not acknowledge its address or the …","Write data from the provided buffer.","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert error to a generic I2C error kind.","","","","Reads enough bytes from slave with <code>address</code> to fill <code>read</code>.","Execute the provided operations on the I2C bus.","","","","","","","","","","Writes bytes to slave with address <code>address</code>.","Writes bytes to slave with address <code>address</code> and then reads …","Error","Error type","Error kind.","Error type trait.","A different error occurred. The original error may contain …","Single PWM channel / pin.","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Convert error to a generic error kind.","","Get the maximum duty cycle value.","","Set the duty cycle to <code>duty / max_duty</code>.","Set the duty cycle to <code>num / denom</code>.","Set the duty cycle to 0%, or always inactive.","Set the duty cycle to 100%, or always active.","Set the duty cycle to <code>percent / 100</code>","","","","Data in “captured” on the first clock transition.","Data in “captured” on the second clock transition.","An error occurred while asserting or deasserting the Chip …","Delay for at least the specified number of nanoseconds.","SPI error.","Error type.","SPI error kind.","SPI error type trait.","Received data does not conform to the peripheral …","Clock signal high when idle.","Clock signal low when idle.","Helper for CPOL = 0, CPHA = 0.","Helper for CPOL = 0, CPHA = 1.","Helper for CPOL = 1, CPHA = 0.","Helper for CPOL = 1, CPHA = 1.","SPI mode.","Multiple devices on the SPI bus are trying to drive the …","SPI transaction operation.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Clock phase.","Clock polarity.","Read data into the provided buffer.","SPI bus.","SPI device trait.","Read data into the first buffer, while writing data from …","Write data out while reading data into the provided buffer.","Write data from the provided buffer, discarding read data.","","","","","","","","","","","","","","","","","","","","","Wait until all operations have completed and the bus is …","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert error to a generic SPI error kind.","","","Clock phase.","Clock polarity.","Read <code>words</code> from the slave.","Do a read within a transaction.","Perform a transaction against the device.","Write and read simultaneously. <code>write</code> is written to the …","Do a transfer within a transaction.","Write and read simultaneously. The contents of <code>words</code> are …","Do an in-place transfer within a transaction.","","","","","","","","","","","","","","","","Write <code>words</code> to the slave, ignoring all the incoming words.","Do a write within a transaction."],"i":[0,0,0,0,0,0,1,1,1,0,41,0,0,5,0,5,4,0,0,0,4,5,4,5,4,5,4,4,5,4,4,5,4,5,5,4,4,5,11,11,13,13,14,4,5,4,16,16,16,13,4,5,4,5,4,5,19,0,18,18,19,0,42,0,0,0,18,0,0,18,18,20,0,0,19,20,18,19,20,18,19,20,18,19,18,19,18,19,20,18,18,19,19,20,18,19,20,18,19,18,19,20,21,18,18,19,22,22,18,19,20,18,19,20,18,19,20,22,22,0,43,0,0,26,0,26,26,26,26,26,26,26,26,26,26,27,26,28,26,28,28,28,28,28,26,26,26,31,31,33,34,0,44,0,0,33,30,30,0,0,0,0,0,33,0,33,33,0,0,34,0,0,34,34,34,30,31,32,33,34,30,31,32,33,34,30,31,32,33,33,30,31,32,33,34,36,30,31,32,33,33,34,30,31,32,33,34,33,30,31,32,33,34,38,33,33,32,32,36,40,40,36,40,36,40,30,31,32,33,34,30,31,32,33,34,30,31,32,33,34,36,40],"f":"``````{{bd}f}00```````````{ce{}{}}000{hh}{jj}{{hh}l}{{hh}n}{{jj}n}{{hA`}Ab}0{{jA`}Ab}{cc{}}{nj}1{{hc}fAd}::{Af{{Ah{nc}}}{}}0{Aj{{Ah{nc}}}{}}0{Alh}<{jc{}}{{hh}{{An{l}}}}{B`{{Ah{fc}}}{}}0{{B`j}{{Ah{fc}}}{}}{Aj{{Ah{fc}}}{}}{c{{Ah{e}}}{}{}}000{cBb{}}0````````````````````{ce{}{}}00000{BdBd}{BfBf}{{BdBd}l}{{BfBf}l}{{BdBd}n}{{BfBf}n}{{BhBh}n}{{BdA`}Ab}0{{BfA`}Ab}0{{BhA`}Ab}{cc{}}00{{Bdc}fAd}{{Bfc}fAd}==={BjBd}={{BdBd}{{An{l}}}}{{BfBf}{{An{l}}}}{{Blc{C`{Bn}}}{{Ah{fe}}}Cb{}}{{Blc{C`{Bh}}}{{Ah{fe}}}Cb{}}{c{{Ah{e}}}{}{}}00000{cBb{}}003{{Blc{C`{Bn}}{C`{Bn}}}{{Ah{fe}}}Cb{}}``````{ce{}{}}0{CdCd}{{CdCd}l}{{CdCd}n}{{CdA`}Ab}0?{{Cdc}fAd}5{CfCd}5{ChCj}{{CdCd}{{An{l}}}}{{ChCj}{{Ah{fc}}}{}}{{ChCjCj}{{Ah{fc}}}{}}{Ch{{Ah{fc}}}{}}0{{ChBn}{{Ah{fc}}}{}}??>````````````````````````````<<<<<<<<<<{ClCl}{CnCn}{D`D`}{DbDb}{{DbDb}l}{{ClCl}n}{{CnCn}n}{{D`D`}n}{{DbDb}n}{{{Dd{c}}{Dd{c}}}nDf}{Dh{{Ah{fc}}}{}}{{ClA`}Ab}{{CnA`}Ab}{{D`A`}Ab}{{DbA`}Ab}0{{{Dd{c}}A`}AbDj}{cc{}}0000{{Dbc}fAd}{ce{}{}}0000{DlDb}{DbDb}{{DbDb}{{An{l}}}}``{{Dh{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{{Dd{c}}}}}{{Ah{fe}}}Dn{}}{{Dh{C`{c}}{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{c}}{C`{c}}}{{Ah{fe}}}Dn{}}43{c{{Ah{e}}}{}{}}000000000{cBb{}}000065","c":[],"p":[[10,"DelayNs",5],[1,"u32"],[1,"unit"],[6,"ErrorKind",9],[6,"PinState",9],[6,"Ordering",242],[1,"bool"],[5,"Formatter",243],[8,"Result",243],[10,"Hasher",244],[10,"InputPin",9],[6,"Result",245],[10,"StatefulOutputPin",9],[10,"Error",9],[6,"Option",246],[10,"OutputPin",9],[5,"TypeId",247],[6,"ErrorKind",56],[6,"NoAcknowledgeSource",56],[6,"Operation",56],[10,"Error",56],[10,"I2c",56],[1,"u8"],[1,"slice"],[10,"AddressMode",56],[6,"ErrorKind",119],[10,"Error",119],[10,"SetDutyCycle",119],[1,"u16"],[6,"Polarity",147],[6,"Phase",147],[5,"Mode",147],[6,"ErrorKind",147],[6,"Operation",147],[10,"PartialEq",242],[10,"SpiBus",147],[10,"Debug",243],[10,"Error",147],[10,"Copy",248],[10,"SpiDevice",147],[10,"ErrorType",9],[10,"ErrorType",56],[10,"ErrorType",119],[10,"ErrorType",147]],"b":[[29,"impl-Debug-for-ErrorKind"],[30,"impl-Display-for-ErrorKind"],[89,"impl-Debug-for-ErrorKind"],[90,"impl-Display-for-ErrorKind"],[91,"impl-Debug-for-NoAcknowledgeSource"],[92,"impl-Display-for-NoAcknowledgeSource"],[130,"impl-Debug-for-ErrorKind"],[131,"impl-Display-for-ErrorKind"],[199,"impl-Debug-for-ErrorKind"],[200,"impl-Display-for-ErrorKind"]]}],\
["enumset",{"doc":"A library for defining enums that can be used in compact …","t":"TTFFKYKRNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["ALL","EMPTY","EnumSet","EnumSetIter","EnumSetType","EnumSetType","EnumSetTypeWithRepr","Repr","all","as_array","as_array_truncated","as_repr","as_u128","as_u128_truncated","as_u16","as_u16_truncated","as_u32","as_u32_truncated","as_u64","as_u64_truncated","as_u8","as_u8_truncated","as_usize","as_usize_truncated","bit_width","bitand","bitand_assign","bitor","bitor_assign","bitxor","bitxor_assign","borrow","borrow","borrow_mut","borrow_mut","clear","clone","clone","cmp","complement","contains","copy_into_slice","copy_into_slice_truncated","default","difference","empty","enum_set","eq","eq","extend","extend","fmt","fmt","fmt","from","from","from","from_array","from_array_truncated","from_array_unchecked","from_iter","from_iter","from_repr","from_repr_truncated","from_repr_unchecked","from_slice","from_slice_truncated","from_slice_unchecked","from_u128","from_u128_truncated","from_u128_unchecked","from_u16","from_u16_truncated","from_u16_unchecked","from_u32","from_u32_truncated","from_u32_unchecked","from_u64","from_u64_truncated","from_u64_unchecked","from_u8","from_u8_truncated","from_u8_unchecked","from_usize","from_usize_truncated","from_usize_unchecked","hash","insert","insert_all","intersection","into","into","into_iter","into_iter","is_disjoint","is_empty","is_subset","is_superset","iter","len","new","next","next_back","not","only","partial_cmp","remove","remove_all","size_hint","sub","sub_assign","sum","sum","sum","sum","symmetrical_difference","try_as_array","try_as_u128","try_as_u16","try_as_u32","try_as_u64","try_as_u8","try_as_usize","try_copy_into_slice","try_from","try_from","try_from_array","try_from_repr","try_from_slice","try_from_u128","try_from_u16","try_from_u32","try_from_u64","try_from_u8","try_from_usize","try_into","try_into","type_id","type_id","union","variant_count"],"q":[[0,"enumset"],[141,"core::convert"],[142,"core::clone"],[143,"core::cmp"],[144,"core::cmp"],[145,"core::fmt"],[146,"core::fmt"],[147,"core::option"],[148,"core::iter::traits::iterator"],[149,"core::result"],[150,"core::any"]],"d":["An <code>EnumSet</code> containing all valid variants of the enum.","An empty <code>EnumSet</code>.","An efficient set type for enums.","The iterator used by <code>EnumSet</code>s.","The trait used to define enum types that may be used with …","The procedural macro used to derive <code>EnumSetType</code>, and allow …","An <code>EnumSetType</code> for which <code>EnumSet</code>s have a guaranteed …","The guaranteed representation.","Returns an <code>EnumSet</code> containing all valid variants of the …","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns a <code>T::Repr</code> representing the elements of this set.","Returns a <code>u128</code> representing the elements of this set.","Returns a truncated <code>u128</code> representing the elements of this …","Returns a <code>u16</code> representing the elements of this set.","Returns a truncated <code>u16</code> representing the elements of this …","Returns a <code>u32</code> representing the elements of this set.","Returns a truncated <code>u32</code> representing the elements of this …","Returns a <code>u64</code> representing the elements of this set.","Returns a truncated <code>u64</code> representing the elements of this …","Returns a <code>u8</code> representing the elements of this set.","Returns a truncated <code>u8</code> representing the elements of this …","Returns a <code>usize</code> representing the elements of this set.","Returns a truncated <code>usize</code> representing the elements of …","Total number of bits used by this type. Note that the …","","","","","","","","","","","Removes all elements from the set.","","","","Returns a set containing all enum variants not in this set.","Checks whether this set contains a value.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Returns an empty set.","Returns a set containing element present in <code>self</code> but not …","Creates an empty <code>EnumSet</code>.","Creates a EnumSet literal, which can be used in const …","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Constructs a bitset from a <code>[u64; O]</code>, ignoring bits that do …","Constructs a bitset from a <code>[u64; O]</code>, without checking for …","","","Constructs a bitset from a <code>T::Repr</code>.","Constructs a bitset from a <code>T::Repr</code>, ignoring invalid …","Constructs a bitset from a <code>T::Repr</code> without checking for …","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Constructs a bitset from a <code>&amp;[u64]</code>, ignoring bits that do …","Constructs a bitset from a <code>&amp;[u64]</code>, without checking for …","Constructs a bitset from a <code>u128</code>.","Constructs a bitset from a <code>u128</code>, ignoring bits that do not …","Constructs a bitset from a <code>u128</code>, without checking for …","Constructs a bitset from a <code>u16</code>.","Constructs a bitset from a <code>u16</code>, ignoring bits that do not …","Constructs a bitset from a <code>u16</code>, without checking for …","Constructs a bitset from a <code>u32</code>.","Constructs a bitset from a <code>u32</code>, ignoring bits that do not …","Constructs a bitset from a <code>u32</code>, without checking for …","Constructs a bitset from a <code>u64</code>.","Constructs a bitset from a <code>u64</code>, ignoring bits that do not …","Constructs a bitset from a <code>u64</code>, without checking for …","Constructs a bitset from a <code>u8</code>.","Constructs a bitset from a <code>u8</code>, ignoring bits that do not …","Constructs a bitset from a <code>u8</code>, without checking for …","Constructs a bitset from a <code>usize</code>.","Constructs a bitset from a <code>usize</code>, ignoring bits that do …","Constructs a bitset from a <code>usize</code>, without checking for …","","Adds a value to this set.","Adds all elements in another set to this one.","Returns a set containing every element present in both …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Returns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. …","Returns <code>true</code> if the set contains no elements.","Returns <code>true</code> if the set is a subset of another, i.e., <code>other</code>…","Returns <code>true</code> if the set is a superset of another, i.e., …","Iterates the contents of the set in order from the least …","Returns the number of elements in this set.","Creates an empty <code>EnumSet</code>.","","","","Returns an <code>EnumSet</code> containing a single element.","","Removes a value from this set. Returns whether the value …","Removes all values in another set from this one.","","","","","","","","Returns a set containing every element present in either …","Returns an <code>[u64; O]</code> representing the elements of this set.","Tries to return a <code>u128</code> representing the elements of this …","Tries to return a <code>u16</code> representing the elements of this …","Tries to return a <code>u32</code> representing the elements of this …","Tries to return a <code>u64</code> representing the elements of this …","Tries to return a <code>u8</code> representing the elements of this set.","Tries to return a <code>usize</code> representing the elements of this …","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","","","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Attempts to constructs a bitset from a <code>T::Repr</code>.","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Attempts to constructs a bitset from a <code>u128</code>.","Attempts to constructs a bitset from a <code>u16</code>.","Attempts to constructs a bitset from a <code>u32</code>.","Attempts to constructs a bitset from a <code>u64</code>.","Attempts to constructs a bitset from a <code>u8</code>.","Attempts to constructs a bitset from a <code>usize</code>.","","","","","Returns a set containing any elements present in either …","The number of valid variants that this type can contain."],"i":[1,1,0,0,0,0,0,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,14,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1,14,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,1,1,1,1,1,14,14,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1],"f":"````````{{}{{b{c}}}d}{{{b{c}}}{{h{f}}}d}0{{{b{c}}}{}{dj}}{{{b{c}}}ld}0{{{b{c}}}nd}0{{{b{c}}}A`d}0{{{b{c}}}fd}0{{{b{c}}}Abd}0{{{b{c}}}Add}0{{}A`}{{{b{c}}e}gd{{Af{{b{c}}}}}{}}{{{b{c}}e}Ahd{{Af{{b{c}}}}}}1010{ce{}{}}000{{{b{c}}}Ahd}{{{b{c}}}{{b{c}}}{Ajd}}{{{Al{c}}}{{Al{c}}}{Ajd}}{{{b{c}}{b{c}}}And}{{{b{c}}}{{b{c}}}d}{{{b{c}}c}B`d}{{{b{c}}{Bb{f}}}Ahd}0{{}{{b{c}}}d}{{{b{c}}{b{c}}}{{b{c}}}d}1`{{{b{c}}{b{c}}}B`{Bdd}}4{{{b{c}}e}Ahd{{Bh{}{{Bf{{b{c}}}}}}}}{{{b{c}}e}Ahd{{Bh{}{{Bf{c}}}}}}{{{b{c}}Bj}Bl{dBn}}{{{b{c}}Bj}Bl{dC`}}{{{Al{c}}Bj}Bl{C`d}}{c{{b{c}}}d}{cc{}}0{{{h{f}}}{{b{c}}}d}00{e{{b{c}}}d{{Bh{}{{Bf{c}}}}}}{e{{b{c}}}d{{Bh{}{{Bf{{b{c}}}}}}}}{{}{{b{c}}}{dj}}00{{{Bb{f}}}{{b{c}}}d}00{l{{b{c}}}d}00{n{{b{c}}}d}00{A`{{b{c}}}d}00{f{{b{c}}}d}00{Ab{{b{c}}}d}00{Ad{{b{c}}}d}00{{{b{c}}e}AhdCb}{{{b{c}}c}B`d}{{{b{c}}{b{c}}}Ahd}{{{b{c}}{b{c}}}{{b{c}}}d}{ce{}{}}0{{{b{c}}}ed{}}1{{{b{c}}{b{c}}}B`d}{{{b{c}}}B`d}11{{{b{c}}}{{Al{c}}}d}{{{b{c}}}Add}{{}{{b{c}}}d}{{{Al{c}}}{{Cd{e}}}d{}}06{c{{b{c}}}d}{{{b{c}}{b{c}}}{{Cd{An}}}d}<;{{{Al{c}}}{{Cf{Ad{Cd{Ad}}}}}d}{{{b{c}}e}gd{{Af{{b{c}}}}}{}}{{{b{c}}e}Ahd{{Af{{b{c}}}}}}{e{{b{c}}}d{{Ch{}{{Bf{{b{c}}}}}}}}0{e{{b{c}}}d{{Ch{}{{Bf{c}}}}}}0?{{{b{c}}}{{Cd{{h{f}}}}}d}{{{b{c}}}{{Cd{l}}}d}{{{b{c}}}{{Cd{n}}}d}{{{b{c}}}{{Cd{A`}}}d}{{{b{c}}}{{Cd{f}}}d}{{{b{c}}}{{Cd{Ab}}}d}{{{b{c}}}{{Cd{Ad}}}d}{{{b{c}}{Bb{f}}}{{Cd{Ah}}}d}{c{{Cj{e}}}{}{}}0{{{h{f}}}{{Cd{{b{c}}}}}d}{{}{{Cd{{b{c}}}}}{dj}}{{{Bb{f}}}{{Cd{{b{c}}}}}d}{l{{Cd{{b{c}}}}}d}{n{{Cd{{b{c}}}}}d}{A`{{Cd{{b{c}}}}}d}{f{{Cd{{b{c}}}}}d}{Ab{{Cd{{b{c}}}}}d}{Ad{{Cd{{b{c}}}}}d}99{cCl{}}0{{{b{c}}{b{c}}}{{b{c}}}d}{{}A`}","c":[],"p":[[5,"EnumSet",0],[10,"EnumSetType",0],[1,"u64"],[1,"array"],[10,"EnumSetTypeWithRepr",0],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u8"],[1,"usize"],[10,"Into",141],[1,"unit"],[10,"Clone",142],[5,"EnumSetIter",0],[6,"Ordering",143],[1,"bool"],[1,"slice"],[10,"PartialEq",143],[17,"Item"],[10,"IntoIterator",144],[5,"Formatter",145],[8,"Result",145],[10,"Display",145],[10,"Debug",145],[10,"Hasher",146],[6,"Option",147],[1,"tuple"],[10,"Iterator",148],[6,"Result",149],[5,"TypeId",150]],"b":[[47,"impl-PartialEq-for-EnumSet%3CT%3E"],[48,"impl-PartialEq%3CT%3E-for-EnumSet%3CT%3E"],[49,"impl-Extend%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[50,"impl-Extend%3CT%3E-for-EnumSet%3CT%3E"],[51,"impl-Display-for-EnumSet%3CT%3E"],[52,"impl-Debug-for-EnumSet%3CT%3E"],[60,"impl-FromIterator%3CT%3E-for-EnumSet%3CT%3E"],[61,"impl-FromIterator%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[111,"impl-Sum-for-EnumSet%3CT%3E"],[112,"impl-Sum%3C%26EnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[113,"impl-Sum%3C%26T%3E-for-EnumSet%3CT%3E"],[114,"impl-Sum%3CT%3E-for-EnumSet%3CT%3E"]]}],\
["esp32c2",{"doc":"Peripheral access API for ESP32-C2 microcontrollers …","t":"PFOPFOFOPFOPPPPPPPFOPFOPFOPPFOPPPPFOPPFOPPPPFOFOGFOPPFOSTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOFOPFOFOPFOFOFOPPPFOFOPPPPPFOFOPFOPPPPPFOCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCQCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCECIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNIIIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFINNNNNNNNNIIFINNNNNNNNNIIFIINNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIFNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIICNCNCNCNCNNNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIINNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNNIIFIINNNNNNNNNNIFIINNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFCNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFCNNNCNNCNNCNCNNCNCNCNCNNCNNCNCNNCNCNCNCNNCNNCNNCNNCNCNNCNNCNCNCNCNCNNCNNCNNCNNCNCNCNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIFIINNNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIFNNNNCNNCNCNCNCNCNCNCNNCNNNNNFIINNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIFNNNNNNNNIIIIIFIINNNNNNNNNNNNNIIIFNNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIFNNNNNNNNNNNNNNNIIIIIIIIFNNNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNNNNFIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIINNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIKIITITKKFKKRRITTTTTTTTTKTNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIINNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIFIIIIIIIIIIIIIINNCNCNNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIICNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFNNCNNCNNNCNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNCNNCNCNCNCNNNNNNNNNNCNNCNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIFCNNNCNCNCNCNNNCNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIFNNCNNNNNNFINNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIFNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIFIICNCNNNCNCNCNCNCNNCNCNCNNCNCNCNCNCNCNCNNNNCNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIFIIINNCNCNCNCNCNCNCNNCNNNCNCNNCNCNCNCNNNNFIINNNNNNNNIFINNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNCNCNCNCNCNCNNCNNCNCNCNNNNCNCNCNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIIIIIFIIINNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIIIIINNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIIIIIIINNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIINNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIICNCNCNCNNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNIFIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIIIFIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIINNCNCNCNNNCNCNCNNCNCNCNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNN","n":["APB_ADC","APB_CTRL","APB_CTRL","APB_CTRL","APB_SARADC","APB_SARADC","ASSIST_DEBUG","ASSIST_DEBUG","ASSIST_DEBUG","BB","BB","BLE_SEC","BLE_TIMER","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","COEX","DMA","DMA","DMA_CH0","ECC","ECC","ECC","EFUSE","EFUSE","EFUSE","ETS_CORE0_PIF_PMS_SIZE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","I2C0","I2C0","I2C_EXT0","I2C_MST","ICACHE_PRELOAD0","ICACHE_SYNC0","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LP_TIMER","MODEM_CLKRST","MODEM_CLKRST","NVIC_PRIO_BITS","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RNG","RNG","RTC_CNTL","RTC_CNTL","RTC_CORE","SENSITIVE","SENSITIVE","SHA","SHA","SHA","SPI0","SPI0","SPI1","SPI1","SPI2","SPI2","SPI_INTR_1","SPI_INTR_2","SPI_MEM_REJECT_CACHE","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_T0_LEVEL","TG0_WDT_LEVEL","TIMG0","TIMG0","UART0","UART0","UART0","UART1","UART1","UART1","WIFI_BB","WIFI_MAC","WIFI_MAC_NMI","WIFI_PWR","XTS_AES","XTS_AES","apb_ctrl","apb_saradc","assist_debug","bb","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","dma","ecc","efuse","eq","extmem","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","generic","gpio","i2c0","interrupt","interrupt_core0","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","io_mux","ledc","modem_clkrst","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","rng","rtc_cntl","sensitive","sha","spi0","spi1","spi2","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","system","systimer","take","timg0","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","xts_aes","CLKGATE_FORCE_ON","CLK_OUT_EN","DATE","EXT_MEM_PMS_LOCK","FLASH_ACE0_ADDR","FLASH_ACE0_ATTR","FLASH_ACE0_SIZE","FLASH_ACE1_ADDR","FLASH_ACE1_ATTR","FLASH_ACE1_SIZE","FLASH_ACE2_ADDR","FLASH_ACE2_ATTR","FLASH_ACE2_SIZE","FLASH_ACE3_ADDR","FLASH_ACE3_ATTR","FLASH_ACE3_SIZE","FRONT_END_MEM_PD","HOST_INF_SEL","MEM_POWER_DOWN","MEM_POWER_UP","PERI_BACKUP_APB_ADDR","PERI_BACKUP_CONFIG","PERI_BACKUP_INT_CLR","PERI_BACKUP_INT_ENA","PERI_BACKUP_INT_RAW","PERI_BACKUP_INT_ST","PERI_BACKUP_MEM_ADDR","REDCY_SIG0","REDCY_SIG1","RETENTION_CTRL","RND_DATA","RegisterBlock","SDIO_CTRL","SPI_MEM_PMS_CTRL","SPI_MEM_REJECT_ADDR","SYSCLK_CONF","TICK_CONF","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","WIFI_RST_EN","borrow","borrow_mut","clk_out_en","clk_out_en","clkgate_force_on","clkgate_force_on","date","date","ext_mem_pms_lock","ext_mem_pms_lock","flash_ace0_addr","flash_ace0_addr","flash_ace0_attr","flash_ace0_attr","flash_ace0_size","flash_ace0_size","flash_ace1_addr","flash_ace1_addr","flash_ace1_attr","flash_ace1_attr","flash_ace1_size","flash_ace1_size","flash_ace2_addr","flash_ace2_addr","flash_ace2_attr","flash_ace2_attr","flash_ace2_size","flash_ace2_size","flash_ace3_addr","flash_ace3_addr","flash_ace3_attr","flash_ace3_attr","flash_ace3_size","flash_ace3_size","from","front_end_mem_pd","front_end_mem_pd","host_inf_sel","host_inf_sel","into","mem_power_down","mem_power_down","mem_power_up","mem_power_up","peri_backup_apb_addr","peri_backup_apb_addr","peri_backup_config","peri_backup_config","peri_backup_int_clr","peri_backup_int_clr","peri_backup_int_ena","peri_backup_int_ena","peri_backup_int_raw","peri_backup_int_raw","peri_backup_int_st","peri_backup_int_st","peri_backup_mem_addr","peri_backup_mem_addr","redcy_sig0","redcy_sig0","redcy_sig1","redcy_sig1","retention_ctrl","retention_ctrl","rnd_data","rnd_data","sdio_ctrl","sdio_ctrl","spi_mem_pms_ctrl","spi_mem_pms_ctrl","spi_mem_reject_addr","spi_mem_reject_addr","sysclk_conf","sysclk_conf","tick_conf","tick_conf","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","wifi_bb_cfg_2","wifi_bb_cfg_2","wifi_clk_en","wifi_clk_en","wifi_rst_en","wifi_rst_en","CLK160_OEN_R","CLK160_OEN_W","CLK20_OEN_R","CLK20_OEN_W","CLK22_OEN_R","CLK22_OEN_W","CLK40X_BB_OEN_R","CLK40X_BB_OEN_W","CLK44_OEN_R","CLK44_OEN_W","CLK80_OEN_R","CLK80_OEN_W","CLK_320M_OEN_R","CLK_320M_OEN_W","CLK_ADC_INF_OEN_R","CLK_ADC_INF_OEN_W","CLK_BB_OEN_R","CLK_BB_OEN_W","CLK_DAC_CPU_OEN_R","CLK_DAC_CPU_OEN_W","CLK_OUT_EN_SPEC","CLK_XTAL_OEN_R","CLK_XTAL_OEN_W","R","W","bits","borrow","borrow_mut","clk160_oen","clk160_oen","clk20_oen","clk20_oen","clk22_oen","clk22_oen","clk40x_bb_oen","clk40x_bb_oen","clk44_oen","clk44_oen","clk80_oen","clk80_oen","clk_320m_oen","clk_320m_oen","clk_adc_inf_oen","clk_adc_inf_oen","clk_bb_oen","clk_bb_oen","clk_dac_cpu_oen","clk_dac_cpu_oen","clk_xtal_oen","clk_xtal_oen","from","into","try_from","try_into","type_id","CLKGATE_FORCE_ON_SPEC","R","ROM_CLKGATE_FORCE_ON_R","ROM_CLKGATE_FORCE_ON_W","SRAM_CLKGATE_FORCE_ON_R","SRAM_CLKGATE_FORCE_ON_W","W","bits","borrow","borrow_mut","from","into","rom_clkgate_force_on","rom_clkgate_force_on","sram_clkgate_force_on","sram_clkgate_force_on","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","EXT_MEM_PMS_LOCK_R","EXT_MEM_PMS_LOCK_SPEC","EXT_MEM_PMS_LOCK_W","R","W","bits","borrow","borrow_mut","ext_mem_pms_lock","ext_mem_pms_lock","from","into","try_from","try_into","type_id","FLASH_ACE0_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE0_ATTR_R","FLASH_ACE0_ATTR_SPEC","FLASH_ACE0_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace0_attr","flash_ace0_attr","from","into","try_from","try_into","type_id","FLASH_ACE0_SIZE_R","FLASH_ACE0_SIZE_SPEC","FLASH_ACE0_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace0_size","flash_ace0_size","from","into","try_from","try_into","type_id","FLASH_ACE1_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE1_ATTR_R","FLASH_ACE1_ATTR_SPEC","FLASH_ACE1_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace1_attr","flash_ace1_attr","from","into","try_from","try_into","type_id","FLASH_ACE1_SIZE_R","FLASH_ACE1_SIZE_SPEC","FLASH_ACE1_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace1_size","flash_ace1_size","from","into","try_from","try_into","type_id","FLASH_ACE2_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE2_ATTR_R","FLASH_ACE2_ATTR_SPEC","FLASH_ACE2_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace2_attr","flash_ace2_attr","from","into","try_from","try_into","type_id","FLASH_ACE2_SIZE_R","FLASH_ACE2_SIZE_SPEC","FLASH_ACE2_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace2_size","flash_ace2_size","from","into","try_from","try_into","type_id","FLASH_ACE3_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE3_ATTR_R","FLASH_ACE3_ATTR_SPEC","FLASH_ACE3_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace3_attr","flash_ace3_attr","from","into","try_from","try_into","type_id","FLASH_ACE3_SIZE_R","FLASH_ACE3_SIZE_SPEC","FLASH_ACE3_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace3_size","flash_ace3_size","from","into","try_from","try_into","type_id","AGC_MEM_FORCE_PD_R","AGC_MEM_FORCE_PD_W","AGC_MEM_FORCE_PU_R","AGC_MEM_FORCE_PU_W","DC_MEM_FORCE_PD_R","DC_MEM_FORCE_PD_W","DC_MEM_FORCE_PU_R","DC_MEM_FORCE_PU_W","FREQ_MEM_FORCE_PD_R","FREQ_MEM_FORCE_PD_W","FREQ_MEM_FORCE_PU_R","FREQ_MEM_FORCE_PU_W","FRONT_END_MEM_PD_SPEC","PBUS_MEM_FORCE_PD_R","PBUS_MEM_FORCE_PD_W","PBUS_MEM_FORCE_PU_R","PBUS_MEM_FORCE_PU_W","R","W","agc_mem_force_pd","agc_mem_force_pd","agc_mem_force_pu","agc_mem_force_pu","bits","borrow","borrow_mut","dc_mem_force_pd","dc_mem_force_pd","dc_mem_force_pu","dc_mem_force_pu","freq_mem_force_pd","freq_mem_force_pd","freq_mem_force_pu","freq_mem_force_pu","from","into","pbus_mem_force_pd","pbus_mem_force_pd","pbus_mem_force_pu","pbus_mem_force_pu","try_from","try_into","type_id","HOST_INF_SEL_SPEC","PERI_IO_SWAP_R","PERI_IO_SWAP_W","R","W","bits","borrow","borrow_mut","from","into","peri_io_swap","peri_io_swap","try_from","try_into","type_id","MEM_POWER_DOWN_SPEC","R","ROM_POWER_DOWN_R","ROM_POWER_DOWN_W","SRAM_POWER_DOWN_R","SRAM_POWER_DOWN_W","W","bits","borrow","borrow_mut","from","into","rom_power_down","rom_power_down","sram_power_down","sram_power_down","try_from","try_into","type_id","MEM_POWER_UP_SPEC","R","ROM_POWER_UP_R","ROM_POWER_UP_W","SRAM_POWER_UP_R","SRAM_POWER_UP_W","W","bits","borrow","borrow_mut","from","into","rom_power_up","rom_power_up","sram_power_up","sram_power_up","try_from","try_into","type_id","BACKUP_APB_START_ADDR_R","BACKUP_APB_START_ADDR_W","PERI_BACKUP_APB_ADDR_SPEC","R","W","backup_apb_start_addr","backup_apb_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","PERI_BACKUP_BURST_LIMIT_R","PERI_BACKUP_BURST_LIMIT_W","PERI_BACKUP_CONFIG_SPEC","PERI_BACKUP_ENA_R","PERI_BACKUP_ENA_W","PERI_BACKUP_FLOW_ERR_R","PERI_BACKUP_SIZE_R","PERI_BACKUP_SIZE_W","PERI_BACKUP_START_W","PERI_BACKUP_TOUT_THRES_R","PERI_BACKUP_TOUT_THRES_W","PERI_BACKUP_TO_MEM_R","PERI_BACKUP_TO_MEM_W","R","W","bits","borrow","borrow_mut","from","into","peri_backup_burst_limit","peri_backup_burst_limit","peri_backup_ena","peri_backup_ena","peri_backup_flow_err","peri_backup_size","peri_backup_size","peri_backup_start","peri_backup_to_mem","peri_backup_to_mem","peri_backup_tout_thres","peri_backup_tout_thres","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_CLR_W","PERI_BACKUP_ERR_INT_CLR_W","PERI_BACKUP_INT_CLR_SPEC","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_clr","peri_backup_err_int_clr","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ENA_R","PERI_BACKUP_DONE_INT_ENA_W","PERI_BACKUP_ERR_INT_ENA_R","PERI_BACKUP_ERR_INT_ENA_W","PERI_BACKUP_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_ena","peri_backup_done_int_ena","peri_backup_err_int_ena","peri_backup_err_int_ena","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_RAW_R","PERI_BACKUP_ERR_INT_RAW_R","PERI_BACKUP_INT_RAW_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_raw","peri_backup_err_int_raw","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ST_R","PERI_BACKUP_ERR_INT_ST_R","PERI_BACKUP_INT_ST_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_st","peri_backup_err_int_st","try_from","try_into","type_id","BACKUP_MEM_START_ADDR_R","BACKUP_MEM_START_ADDR_W","PERI_BACKUP_MEM_ADDR_SPEC","R","W","backup_mem_start_addr","backup_mem_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","REDCY_ANDOR_R","REDCY_SIG0_R","REDCY_SIG0_SPEC","REDCY_SIG0_W","W","bits","borrow","borrow_mut","from","into","redcy_andor","redcy_sig0","redcy_sig0","try_from","try_into","type_id","R","REDCY_NANDOR_R","REDCY_SIG1_R","REDCY_SIG1_SPEC","REDCY_SIG1_W","W","bits","borrow","borrow_mut","from","into","redcy_nandor","redcy_sig1","redcy_sig1","try_from","try_into","type_id","NOBYPASS_CPU_ISO_RST_R","NOBYPASS_CPU_ISO_RST_W","R","RETENTION_CTRL_SPEC","RETENTION_LINK_ADDR_R","RETENTION_LINK_ADDR_W","W","bits","borrow","borrow_mut","from","into","nobypass_cpu_iso_rst","nobypass_cpu_iso_rst","retention_link_addr","retention_link_addr","try_from","try_into","type_id","R","RND_DATA_R","RND_DATA_SPEC","borrow","borrow_mut","from","into","rnd_data","try_from","try_into","type_id","R","SDIO_CTRL_SPEC","SDIO_WIN_ACCESS_EN_R","SDIO_WIN_ACCESS_EN_W","W","bits","borrow","borrow_mut","from","into","sdio_win_access_en","sdio_win_access_en","try_from","try_into","type_id","R","SPI_MEM_PMS_CTRL_SPEC","SPI_MEM_REJECT_CDE_R","SPI_MEM_REJECT_CLR_W","SPI_MEM_REJECT_INT_R","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_cde","spi_mem_reject_clr","spi_mem_reject_int","try_from","try_into","type_id","R","SPI_MEM_REJECT_ADDR_R","SPI_MEM_REJECT_ADDR_SPEC","borrow","borrow_mut","from","into","spi_mem_reject_addr","try_from","try_into","type_id","CLK_320M_EN_R","CLK_320M_EN_W","CLK_EN_R","CLK_EN_W","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","RST_TICK_CNT_R","RST_TICK_CNT_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_320m_en","clk_320m_en","clk_en","clk_en","from","into","pre_div_cnt","pre_div_cnt","rst_tick_cnt","rst_tick_cnt","try_from","try_into","type_id","CK8M_TICK_NUM_R","CK8M_TICK_NUM_W","R","TICK_CONF_SPEC","TICK_ENABLE_R","TICK_ENABLE_W","W","XTAL_TICK_NUM_R","XTAL_TICK_NUM_W","bits","borrow","borrow_mut","ck8m_tick_num","ck8m_tick_num","from","into","tick_enable","tick_enable","try_from","try_into","type_id","xtal_tick_num","xtal_tick_num","R","W","WIFI_BB_CFG_R","WIFI_BB_CFG_SPEC","WIFI_BB_CFG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","R","W","WIFI_BB_CFG_2_R","WIFI_BB_CFG_2_SPEC","WIFI_BB_CFG_2_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg_2","wifi_bb_cfg_2","R","W","WIFI_CLK_EN_R","WIFI_CLK_EN_SPEC","WIFI_CLK_EN_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_clk_en","wifi_clk_en","R","W","WIFI_RST_EN_SPEC","WIFI_RST_R","WIFI_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_rst","wifi_rst","APB_ADC_ARB_CTRL","APB_ADC_CLKM_CONF","APB_CTRL_DATE","APB_TSENS_CTRL","APB_TSENS_CTRL2","CALI","CTRL","CTRL2","DMA_CONF","FILTER_CTRL0","FILTER_CTRL1","FSM_WAIT","INT_CLR","INT_ENA","INT_RAW","INT_ST","ONETIME_SAMPLE","RegisterBlock","SAR1DATA_STATUS","SAR1_STATUS","SAR2DATA_STATUS","SAR2_STATUS","SAR_PATT_TAB1","SAR_PATT_TAB2","THRES0_CTRL","THRES1_CTRL","THRES_CTRL","apb_adc_arb_ctrl","apb_adc_arb_ctrl","apb_adc_clkm_conf","apb_adc_clkm_conf","apb_ctrl_date","apb_ctrl_date","apb_tsens_ctrl","apb_tsens_ctrl","apb_tsens_ctrl2","apb_tsens_ctrl2","borrow","borrow_mut","cali","cali","ctrl","ctrl","ctrl2","ctrl2","dma_conf","dma_conf","filter_ctrl0","filter_ctrl0","filter_ctrl1","filter_ctrl1","from","fsm_wait","fsm_wait","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","onetime_sample","onetime_sample","sar1_status","sar1_status","sar1data_status","sar1data_status","sar2_status","sar2_status","sar2data_status","sar2data_status","sar_patt_tab1","sar_patt_tab1","sar_patt_tab2","sar_patt_tab2","thres0_ctrl","thres0_ctrl","thres1_ctrl","thres1_ctrl","thres_ctrl","thres_ctrl","try_from","try_into","type_id","ADC_ARB_APB_FORCE_R","ADC_ARB_APB_FORCE_W","ADC_ARB_APB_PRIORITY_R","ADC_ARB_APB_PRIORITY_W","ADC_ARB_FIX_PRIORITY_R","ADC_ARB_FIX_PRIORITY_W","ADC_ARB_GRANT_FORCE_R","ADC_ARB_GRANT_FORCE_W","ADC_ARB_RTC_FORCE_R","ADC_ARB_RTC_FORCE_W","ADC_ARB_RTC_PRIORITY_R","ADC_ARB_RTC_PRIORITY_W","ADC_ARB_WIFI_FORCE_R","ADC_ARB_WIFI_FORCE_W","ADC_ARB_WIFI_PRIORITY_R","ADC_ARB_WIFI_PRIORITY_W","APB_ADC_ARB_CTRL_SPEC","R","W","adc_arb_apb_force","adc_arb_apb_force","adc_arb_apb_priority","adc_arb_apb_priority","adc_arb_fix_priority","adc_arb_fix_priority","adc_arb_grant_force","adc_arb_grant_force","adc_arb_rtc_force","adc_arb_rtc_force","adc_arb_rtc_priority","adc_arb_rtc_priority","adc_arb_wifi_force","adc_arb_wifi_force","adc_arb_wifi_priority","adc_arb_wifi_priority","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_ADC_CLKM_CONF_SPEC","CLK_EN_R","CLK_EN_W","R","REG_CLKM_DIV_A_R","REG_CLKM_DIV_A_W","REG_CLKM_DIV_B_R","REG_CLKM_DIV_B_W","REG_CLKM_DIV_NUM_R","REG_CLKM_DIV_NUM_W","REG_CLK_SEL_R","REG_CLK_SEL_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","reg_clk_sel","reg_clk_sel","reg_clkm_div_a","reg_clkm_div_a","reg_clkm_div_b","reg_clkm_div_b","reg_clkm_div_num","reg_clkm_div_num","try_from","try_into","type_id","APB_CTRL_DATE_SPEC","DATE_R","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","APB_TSENS_CTRL_SPEC","R","REG_TSENS_CLK_DIV_R","REG_TSENS_CLK_DIV_W","REG_TSENS_IN_INV_R","REG_TSENS_IN_INV_W","REG_TSENS_OUT_R","REG_TSENS_PU_R","REG_TSENS_PU_W","W","bits","borrow","borrow_mut","from","into","reg_tsens_clk_div","reg_tsens_clk_div","reg_tsens_in_inv","reg_tsens_in_inv","reg_tsens_out","reg_tsens_pu","reg_tsens_pu","try_from","try_into","type_id","APB_TSENS_CTRL2_SPEC","R","REG_TSENS_CLK_INV_R","REG_TSENS_CLK_INV_W","REG_TSENS_XPD_FORCE_R","REG_TSENS_XPD_FORCE_W","REG_TSENS_XPD_WAIT_R","REG_TSENS_XPD_WAIT_W","TSENS_CLK_SEL_R","TSENS_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","reg_tsens_clk_inv","reg_tsens_clk_inv","reg_tsens_xpd_force","reg_tsens_xpd_force","reg_tsens_xpd_wait","reg_tsens_xpd_wait","try_from","try_into","tsens_clk_sel","tsens_clk_sel","type_id","CALI_SPEC","CFG_R","CFG_W","R","W","bits","borrow","borrow_mut","cfg","cfg","from","into","try_from","try_into","type_id","CTRL_SPEC","R","SARADC_SAR_CLK_DIV_R","SARADC_SAR_CLK_DIV_W","SARADC_SAR_CLK_GATED_R","SARADC_SAR_CLK_GATED_W","SARADC_SAR_PATT_LEN_R","SARADC_SAR_PATT_LEN_W","SARADC_SAR_PATT_P_CLEAR_R","SARADC_SAR_PATT_P_CLEAR_W","SARADC_START_FORCE_R","SARADC_START_FORCE_W","SARADC_START_R","SARADC_START_W","SARADC_WAIT_ARB_CYCLE_R","SARADC_WAIT_ARB_CYCLE_W","SARADC_XPD_SAR_FORCE_R","SARADC_XPD_SAR_FORCE_W","W","bits","borrow","borrow_mut","from","into","saradc_sar_clk_div","saradc_sar_clk_div","saradc_sar_clk_gated","saradc_sar_clk_gated","saradc_sar_patt_len","saradc_sar_patt_len","saradc_sar_patt_p_clear","saradc_sar_patt_p_clear","saradc_start","saradc_start","saradc_start_force","saradc_start_force","saradc_wait_arb_cycle","saradc_wait_arb_cycle","saradc_xpd_sar_force","saradc_xpd_sar_force","try_from","try_into","type_id","CTRL2_SPEC","R","SARADC_MAX_MEAS_NUM_R","SARADC_MAX_MEAS_NUM_W","SARADC_MEAS_NUM_LIMIT_R","SARADC_MEAS_NUM_LIMIT_W","SARADC_SAR1_INV_R","SARADC_SAR1_INV_W","SARADC_SAR2_INV_R","SARADC_SAR2_INV_W","SARADC_TIMER_EN_R","SARADC_TIMER_EN_W","SARADC_TIMER_TARGET_R","SARADC_TIMER_TARGET_W","W","bits","borrow","borrow_mut","from","into","saradc_max_meas_num","saradc_max_meas_num","saradc_meas_num_limit","saradc_meas_num_limit","saradc_sar1_inv","saradc_sar1_inv","saradc_sar2_inv","saradc_sar2_inv","saradc_timer_en","saradc_timer_en","saradc_timer_target","saradc_timer_target","try_from","try_into","type_id","APB_ADC_EOF_NUM_R","APB_ADC_EOF_NUM_W","APB_ADC_RESET_FSM_R","APB_ADC_RESET_FSM_W","APB_ADC_TRANS_R","APB_ADC_TRANS_W","DMA_CONF_SPEC","R","W","apb_adc_eof_num","apb_adc_eof_num","apb_adc_reset_fsm","apb_adc_reset_fsm","apb_adc_trans","apb_adc_trans","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","FILTER_CHANNEL0_R","FILTER_CHANNEL0_W","FILTER_CHANNEL1_R","FILTER_CHANNEL1_W","FILTER_CTRL0_SPEC","FILTER_RESET_R","FILTER_RESET_W","R","W","bits","borrow","borrow_mut","filter_channel0","filter_channel0","filter_channel1","filter_channel1","filter_reset","filter_reset","from","into","try_from","try_into","type_id","FILTER_CTRL1_SPEC","FILTER_FACTOR0_R","FILTER_FACTOR0_W","FILTER_FACTOR1_R","FILTER_FACTOR1_W","R","W","bits","borrow","borrow_mut","filter_factor0","filter_factor0","filter_factor1","filter_factor1","from","into","try_from","try_into","type_id","FSM_WAIT_SPEC","R","SARADC_RSTB_WAIT_R","SARADC_RSTB_WAIT_W","SARADC_STANDBY_WAIT_R","SARADC_STANDBY_WAIT_W","SARADC_XPD_WAIT_R","SARADC_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","saradc_rstb_wait","saradc_rstb_wait","saradc_standby_wait","saradc_standby_wait","saradc_xpd_wait","saradc_xpd_wait","try_from","try_into","type_id","APB_SARADC1_DONE_INT_CLR_W","APB_SARADC2_DONE_INT_CLR_W","INT_CLR_SPEC","THRES0_HIGH_INT_CLR_W","THRES0_LOW_INT_CLR_W","THRES1_HIGH_INT_CLR_W","THRES1_LOW_INT_CLR_W","W","apb_saradc1_done_int_clr","apb_saradc2_done_int_clr","bits","borrow","borrow_mut","from","into","thres0_high_int_clr","thres0_low_int_clr","thres1_high_int_clr","thres1_low_int_clr","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ENA_R","APB_SARADC1_DONE_INT_ENA_W","APB_SARADC2_DONE_INT_ENA_R","APB_SARADC2_DONE_INT_ENA_W","INT_ENA_SPEC","R","THRES0_HIGH_INT_ENA_R","THRES0_HIGH_INT_ENA_W","THRES0_LOW_INT_ENA_R","THRES0_LOW_INT_ENA_W","THRES1_HIGH_INT_ENA_R","THRES1_HIGH_INT_ENA_W","THRES1_LOW_INT_ENA_R","THRES1_LOW_INT_ENA_W","W","apb_saradc1_done_int_ena","apb_saradc1_done_int_ena","apb_saradc2_done_int_ena","apb_saradc2_done_int_ena","bits","borrow","borrow_mut","from","into","thres0_high_int_ena","thres0_high_int_ena","thres0_low_int_ena","thres0_low_int_ena","thres1_high_int_ena","thres1_high_int_ena","thres1_low_int_ena","thres1_low_int_ena","try_from","try_into","type_id","APB_SARADC1_DONE_INT_RAW_R","APB_SARADC2_DONE_INT_RAW_R","INT_RAW_SPEC","R","THRES0_HIGH_INT_RAW_R","THRES0_LOW_INT_RAW_R","THRES1_HIGH_INT_RAW_R","THRES1_LOW_INT_RAW_R","apb_saradc1_done_int_raw","apb_saradc2_done_int_raw","borrow","borrow_mut","from","into","thres0_high_int_raw","thres0_low_int_raw","thres1_high_int_raw","thres1_low_int_raw","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ST_R","APB_SARADC2_DONE_INT_ST_R","INT_ST_SPEC","R","THRES0_HIGH_INT_ST_R","THRES0_LOW_INT_ST_R","THRES1_HIGH_INT_ST_R","THRES1_LOW_INT_ST_R","apb_saradc1_done_int_st","apb_saradc2_done_int_st","borrow","borrow_mut","from","into","thres0_high_int_st","thres0_low_int_st","thres1_high_int_st","thres1_low_int_st","try_from","try_into","type_id","ONETIME_SAMPLE_SPEC","R","SARADC1_ONETIME_SAMPLE_R","SARADC1_ONETIME_SAMPLE_W","SARADC2_ONETIME_SAMPLE_R","SARADC2_ONETIME_SAMPLE_W","SARADC_ONETIME_ATTEN_R","SARADC_ONETIME_ATTEN_W","SARADC_ONETIME_CHANNEL_R","SARADC_ONETIME_CHANNEL_W","SARADC_ONETIME_START_R","SARADC_ONETIME_START_W","W","bits","borrow","borrow_mut","from","into","saradc1_onetime_sample","saradc1_onetime_sample","saradc2_onetime_sample","saradc2_onetime_sample","saradc_onetime_atten","saradc_onetime_atten","saradc_onetime_channel","saradc_onetime_channel","saradc_onetime_start","saradc_onetime_start","try_from","try_into","type_id","R","SAR1_STATUS_SPEC","SARADC_SAR1_STATUS_R","borrow","borrow_mut","from","into","saradc_sar1_status","try_from","try_into","type_id","APB_SARADC1_DATA_R","R","SAR1DATA_STATUS_SPEC","apb_saradc1_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SAR2_STATUS_SPEC","SARADC_SAR2_STATUS_R","borrow","borrow_mut","from","into","saradc_sar2_status","try_from","try_into","type_id","APB_SARADC2_DATA_R","R","SAR2DATA_STATUS_SPEC","apb_saradc2_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB1_R","SARADC_SAR_PATT_TAB1_W","SAR_PATT_TAB1_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab1","saradc_sar_patt_tab1","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB2_R","SARADC_SAR_PATT_TAB2_W","SAR_PATT_TAB2_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab2","saradc_sar_patt_tab2","try_from","try_into","type_id","R","THRES0_CHANNEL_R","THRES0_CHANNEL_W","THRES0_CTRL_SPEC","THRES0_HIGH_R","THRES0_HIGH_W","THRES0_LOW_R","THRES0_LOW_W","W","bits","borrow","borrow_mut","from","into","thres0_channel","thres0_channel","thres0_high","thres0_high","thres0_low","thres0_low","try_from","try_into","type_id","R","THRES1_CHANNEL_R","THRES1_CHANNEL_W","THRES1_CTRL_SPEC","THRES1_HIGH_R","THRES1_HIGH_W","THRES1_LOW_R","THRES1_LOW_W","W","bits","borrow","borrow_mut","from","into","thres1_channel","thres1_channel","thres1_high","thres1_high","thres1_low","thres1_low","try_from","try_into","type_id","R","THRES0_EN_R","THRES0_EN_W","THRES1_EN_R","THRES1_EN_W","THRES2_EN_R","THRES2_EN_W","THRES3_EN_R","THRES3_EN_W","THRES_ALL_EN_R","THRES_ALL_EN_W","THRES_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","thres0_en","thres0_en","thres1_en","thres1_en","thres2_en","thres2_en","thres3_en","thres3_en","thres_all_en","thres_all_en","try_from","try_into","type_id","CLOCK_GATE","CORE_0_DEBUG_MODE","CORE_0_INTR_CLR","CORE_0_INTR_ENA","CORE_0_INTR_RAW","CORE_0_LASTPC_BEFORE_EXCEPTION","CORE_0_MONTR_ENA","CORE_0_RCD_EN","CORE_0_RCD_PDEBUGPC","CORE_0_RCD_PDEBUGSP","CORE_0_SP_MAX","CORE_0_SP_MIN","CORE_0_SP_PC","DATE","RegisterBlock","borrow","borrow_mut","clock_gate","clock_gate","core_0_debug_mode","core_0_debug_mode","core_0_intr_clr","core_0_intr_clr","core_0_intr_ena","core_0_intr_ena","core_0_intr_raw","core_0_intr_raw","core_0_lastpc_before_exception","core_0_lastpc_before_exception","core_0_montr_ena","core_0_montr_ena","core_0_rcd_en","core_0_rcd_en","core_0_rcd_pdebugpc","core_0_rcd_pdebugpc","core_0_rcd_pdebugsp","core_0_rcd_pdebugsp","core_0_sp_max","core_0_sp_max","core_0_sp_min","core_0_sp_min","core_0_sp_pc","core_0_sp_pc","date","date","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_0_DEBUG_MODE_R","CORE_0_DEBUG_MODE_SPEC","CORE_0_DEBUG_MODULE_ACTIVE_R","R","borrow","borrow_mut","core_0_debug_mode","core_0_debug_module_active","from","into","try_from","try_into","type_id","CORE_0_INTR_CLR_SPEC","CORE_0_SP_SPILL_MAX_CLR_W","CORE_0_SP_SPILL_MIN_CLR_W","W","bits","borrow","borrow_mut","core_0_sp_spill_max_clr","core_0_sp_spill_min_clr","from","into","try_from","try_into","type_id","CORE_0_INTR_ENA_SPEC","CORE_0_SP_SPILL_MAX_INTR_ENA_R","CORE_0_SP_SPILL_MAX_INTR_ENA_W","CORE_0_SP_SPILL_MIN_INTR_ENA_R","CORE_0_SP_SPILL_MIN_INTR_ENA_W","R","W","bits","borrow","borrow_mut","core_0_sp_spill_max_intr_ena","core_0_sp_spill_max_intr_ena","core_0_sp_spill_min_intr_ena","core_0_sp_spill_min_intr_ena","from","into","try_from","try_into","type_id","CORE_0_INTR_RAW_SPEC","CORE_0_SP_SPILL_MAX_RAW_R","CORE_0_SP_SPILL_MIN_RAW_R","R","borrow","borrow_mut","core_0_sp_spill_max_raw","core_0_sp_spill_min_raw","from","into","try_from","try_into","type_id","CORE_0_LASTPC_BEFORE_EXCEPTION_SPEC","CORE_0_LASTPC_BEFORE_EXC_R","R","borrow","borrow_mut","core_0_lastpc_before_exc","from","into","try_from","try_into","type_id","CORE_0_MONTR_ENA_SPEC","CORE_0_SP_SPILL_MAX_ENA_R","CORE_0_SP_SPILL_MAX_ENA_W","CORE_0_SP_SPILL_MIN_ENA_R","CORE_0_SP_SPILL_MIN_ENA_W","R","W","bits","borrow","borrow_mut","core_0_sp_spill_max_ena","core_0_sp_spill_max_ena","core_0_sp_spill_min_ena","core_0_sp_spill_min_ena","from","into","try_from","try_into","type_id","CORE_0_RCD_EN_SPEC","CORE_0_RCD_PDEBUGEN_R","CORE_0_RCD_PDEBUGEN_W","CORE_0_RCD_RECORDEN_R","CORE_0_RCD_RECORDEN_W","R","W","bits","borrow","borrow_mut","core_0_rcd_pdebugen","core_0_rcd_pdebugen","core_0_rcd_recorden","core_0_rcd_recorden","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGPC_R","CORE_0_RCD_PDEBUGPC_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugpc","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGSP_R","CORE_0_RCD_PDEBUGSP_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugsp","from","into","try_from","try_into","type_id","CORE_0_SP_MAX_R","CORE_0_SP_MAX_SPEC","CORE_0_SP_MAX_W","R","W","bits","borrow","borrow_mut","core_0_sp_max","core_0_sp_max","from","into","try_from","try_into","type_id","CORE_0_SP_MIN_R","CORE_0_SP_MIN_SPEC","CORE_0_SP_MIN_W","R","W","bits","borrow","borrow_mut","core_0_sp_min","core_0_sp_min","from","into","try_from","try_into","type_id","CORE_0_SP_PC_R","CORE_0_SP_PC_SPEC","R","borrow","borrow_mut","core_0_sp_pc","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","BBPD_CTRL","RegisterBlock","bbpd_ctrl","bbpd_ctrl","borrow","borrow_mut","from","into","try_from","try_into","type_id","BBPD_CTRL_SPEC","DC_EST_FORCE_PD_R","DC_EST_FORCE_PD_W","DC_EST_FORCE_PU_R","DC_EST_FORCE_PU_W","FFT_FORCE_PD_R","FFT_FORCE_PD_W","FFT_FORCE_PU_R","FFT_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dc_est_force_pd","dc_est_force_pd","dc_est_force_pu","dc_est_force_pu","fft_force_pd","fft_force_pd","fft_force_pu","fft_force_pu","from","into","try_from","try_into","type_id","AHB_TEST","DATE","INFIFO_STATUS_CH0","INT_CLR_CH","INT_ENA_CH","INT_RAW_CH","INT_ST_CH0","IN_CONF0_CH","IN_CONF1_CH0","IN_DSCR_BF0_CH","IN_DSCR_BF1_CH0","IN_DSCR_CH0","IN_ERR_EOF_DES_ADDR_CH0","IN_LINK_CH","IN_PERI_SEL_CH","IN_POP_CH0","IN_PRI_CH","IN_STATE_CH0","IN_SUC_EOF_DES_ADDR_CH0","MISC_CONF","OUTFIFO_STATUS_CH0","OUT_CONF0_CH","OUT_CONF1_CH","OUT_DSCR_BF0_CH0","OUT_DSCR_BF1_CH0","OUT_DSCR_CH0","OUT_EOF_BFR_DES_ADDR_CH0","OUT_EOF_DES_ADDR_CH","OUT_LINK_CH","OUT_PERI_SEL_CH","OUT_PRI_CH","OUT_PUSH_CH0","OUT_STATE_CH0","RegisterBlock","ahb_test","ahb_test","borrow","borrow_mut","date","date","from","in_conf0_ch","in_conf0_ch","in_conf0_ch_iter","in_conf1_ch0","in_conf1_ch0","in_dscr_bf0_ch","in_dscr_bf0_ch","in_dscr_bf0_ch_iter","in_dscr_bf1_ch0","in_dscr_bf1_ch0","in_dscr_ch0","in_dscr_ch0","in_err_eof_des_addr_ch0","in_err_eof_des_addr_ch0","in_link_ch","in_link_ch","in_link_ch_iter","in_peri_sel_ch","in_peri_sel_ch","in_peri_sel_ch_iter","in_pop_ch0","in_pop_ch0","in_pri_ch","in_pri_ch","in_pri_ch_iter","in_state_ch0","in_state_ch0","in_suc_eof_des_addr_ch0","in_suc_eof_des_addr_ch0","infifo_status_ch0","infifo_status_ch0","int_clr_ch","int_clr_ch","int_clr_ch_iter","int_ena_ch","int_ena_ch","int_ena_ch_iter","int_raw_ch","int_raw_ch","int_raw_ch_iter","int_st_ch0","int_st_ch0","into","misc_conf","misc_conf","out_conf0_ch","out_conf0_ch","out_conf0_ch_iter","out_conf1_ch","out_conf1_ch","out_conf1_ch_iter","out_dscr_bf0_ch0","out_dscr_bf0_ch0","out_dscr_bf1_ch0","out_dscr_bf1_ch0","out_dscr_ch0","out_dscr_ch0","out_eof_bfr_des_addr_ch0","out_eof_bfr_des_addr_ch0","out_eof_des_addr_ch","out_eof_des_addr_ch","out_eof_des_addr_ch_iter","out_link_ch","out_link_ch","out_link_ch_iter","out_peri_sel_ch","out_peri_sel_ch","out_peri_sel_ch_iter","out_pri_ch","out_pri_ch","out_pri_ch_iter","out_push_ch0","out_push_ch0","out_state_ch0","out_state_ch0","outfifo_status_ch0","outfifo_status_ch0","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_CONF0_CH_SPEC","IN_DATA_BURST_EN_R","IN_DATA_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","R","W","bits","borrow","borrow_mut","from","in_data_burst_en","in_data_burst_en","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","try_from","try_into","type_id","IN_CHECK_OWNER_R","IN_CHECK_OWNER_W","IN_CONF1_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","in_check_owner","in_check_owner","into","try_from","try_into","type_id","INLINK_DSCR_BF0_R","IN_DSCR_BF0_CH_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","IN_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INLINK_DSCR_R","IN_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","IN_ERR_EOF_DES_ADDR_CH0_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","IN_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","IN_PERI_SEL_CH_SPEC","PERI_IN_SEL_R","PERI_IN_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_in_sel","peri_in_sel","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","IN_POP_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","IN_PRI_CH_SPEC","R","RX_PRI_R","RX_PRI_W","W","bits","borrow","borrow_mut","from","into","rx_pri","rx_pri","try_from","try_into","type_id","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_CH0_SPEC","IN_STATE_R","R","borrow","borrow_mut","from","in_dscr_state","in_state","inlink_dscr_addr","into","try_from","try_into","type_id","IN_SUC_EOF_DES_ADDR_CH0_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","INFIFO_CNT_R","INFIFO_EMPTY_R","INFIFO_FULL_R","INFIFO_STATUS_CH0_SPEC","IN_BUF_HUNGRY_R","IN_REMAIN_UNDER_1B_R","IN_REMAIN_UNDER_2B_R","IN_REMAIN_UNDER_3B_R","IN_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","in_buf_hungry","in_remain_under_1b","in_remain_under_2b","in_remain_under_3b","in_remain_under_4b","infifo_cnt","infifo_empty","infifo_full","into","try_from","try_into","type_id","INFIFO_OVF_W","INFIFO_UDF_W","INT_CLR_CH_SPEC","IN_DONE_W","IN_DSCR_EMPTY_W","IN_DSCR_ERR_W","IN_ERR_EOF_W","IN_SUC_EOF_W","OUTFIFO_OVF_W","OUTFIFO_UDF_W","OUT_DONE_W","OUT_DSCR_ERR_W","OUT_EOF_W","OUT_TOTAL_EOF_W","W","bits","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_ENA_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_RAW_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_UDF_R","INT_ST_CH0_SPEC","IN_DONE_R","IN_DSCR_EMPTY_R","IN_DSCR_ERR_R","IN_ERR_EOF_R","IN_SUC_EOF_R","OUTFIFO_OVF_R","OUTFIFO_UDF_R","OUT_DONE_R","OUT_DSCR_ERR_R","OUT_EOF_R","OUT_TOTAL_EOF_R","R","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","AHBM_RST_INTER_R","AHBM_RST_INTER_W","ARB_PRI_DIS_R","ARB_PRI_DIS_W","CLK_EN_R","CLK_EN_W","MISC_CONF_SPEC","R","W","ahbm_rst_inter","ahbm_rst_inter","arb_pri_dis","arb_pri_dis","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_CONF0_CH_SPEC","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_RST_R","OUT_RST_W","R","W","bits","borrow","borrow_mut","from","into","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","OUT_CHECK_OWNER_R","OUT_CHECK_OWNER_W","OUT_CONF1_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","out_check_owner","out_check_owner","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUT_DSCR_BF0_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUT_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","OUTLINK_DSCR_R","OUT_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_CH0_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_DES_ADDR_CH_SPEC","OUT_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","OUT_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","OUT_PERI_SEL_CH_SPEC","PERI_OUT_SEL_R","PERI_OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_out_sel","peri_out_sel","try_from","try_into","type_id","OUT_PRI_CH_SPEC","R","TX_PRI_R","TX_PRI_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_pri","tx_pri","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","OUT_PUSH_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_CH0_SPEC","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_state","outlink_dscr_addr","try_from","try_into","type_id","OUTFIFO_CNT_R","OUTFIFO_EMPTY_R","OUTFIFO_FULL_R","OUTFIFO_STATUS_CH0_SPEC","OUT_REMAIN_UNDER_1B_R","OUT_REMAIN_UNDER_2B_R","OUT_REMAIN_UNDER_3B_R","OUT_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","into","out_remain_under_1b","out_remain_under_2b","out_remain_under_3b","out_remain_under_4b","outfifo_cnt","outfifo_empty","outfifo_full","try_from","try_into","type_id","K_MEM","MULT_CONF","MULT_DATE","MULT_INT_CLR","MULT_INT_ENA","MULT_INT_RAW","MULT_INT_ST","PX_MEM","PY_MEM","RegisterBlock","borrow","borrow_mut","from","into","k_mem","k_mem","k_mem_iter","mult_conf","mult_conf","mult_date","mult_date","mult_int_clr","mult_int_clr","mult_int_ena","mult_int_ena","mult_int_raw","mult_int_raw","mult_int_st","mult_int_st","px_mem","px_mem","px_mem_iter","py_mem","py_mem","py_mem_iter","try_from","try_into","type_id","K_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","KEY_LENGTH_R","KEY_LENGTH_W","MULT_CONF_SPEC","R","RESET_W","SECURITY_MODE_R","SECURITY_MODE_W","START_R","START_W","VERIFICATION_RESULT_R","W","WORK_MODE_R","WORK_MODE_W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","key_length","key_length","reset","security_mode","security_mode","start","start","try_from","try_into","type_id","verification_result","work_mode","work_mode","DATE_R","DATE_W","MULT_DATE_SPEC","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CALC_DONE_INT_CLR_W","MULT_INT_CLR_SPEC","W","bits","borrow","borrow_mut","calc_done_int_clr","from","into","try_from","try_into","type_id","CALC_DONE_INT_ENA_R","CALC_DONE_INT_ENA_W","MULT_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","calc_done_int_ena","calc_done_int_ena","from","into","try_from","try_into","type_id","CALC_DONE_INT_RAW_R","MULT_INT_RAW_SPEC","R","borrow","borrow_mut","calc_done_int_raw","from","into","try_from","try_into","type_id","CALC_DONE_INT_ST_R","MULT_INT_ST_SPEC","R","borrow","borrow_mut","calc_done_int_st","from","into","try_from","try_into","type_id","PX_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","PY_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK","CMD","CONF","DAC_CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","PGM_CHECK_VALUE0","PGM_CHECK_VALUE1","PGM_CHECK_VALUE2","PGM_DATA0","PGM_DATA1","PGM_DATA2","PGM_DATA3","PGM_DATA4","PGM_DATA5","PGM_DATA6","PGM_DATA7","RD_BLK1_DATA0","RD_BLK1_DATA1","RD_BLK1_DATA2","RD_BLK2_DATA0","RD_BLK2_DATA1","RD_BLK2_DATA2","RD_BLK2_DATA3","RD_BLK2_DATA4","RD_BLK2_DATA5","RD_BLK2_DATA6","RD_BLK2_DATA7","RD_BLK3_DATA0","RD_BLK3_DATA1","RD_BLK3_DATA2","RD_BLK3_DATA3","RD_BLK3_DATA4","RD_BLK3_DATA5","RD_BLK3_DATA6","RD_BLK3_DATA7","RD_REPEAT_DATA0","RD_REPEAT_ERR","RD_RS_ERR","RD_TIM_CONF","RD_WR_DIS","RegisterBlock","STATUS","WR_TIM_CONF0","WR_TIM_CONF1","WR_TIM_CONF2","borrow","borrow_mut","clk","clk","cmd","cmd","conf","conf","dac_conf","dac_conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pgm_check_value0","pgm_check_value0","pgm_check_value1","pgm_check_value1","pgm_check_value2","pgm_check_value2","pgm_data0","pgm_data0","pgm_data1","pgm_data1","pgm_data2","pgm_data2","pgm_data3","pgm_data3","pgm_data4","pgm_data4","pgm_data5","pgm_data5","pgm_data6","pgm_data6","pgm_data7","pgm_data7","rd_blk1_data0","rd_blk1_data0","rd_blk1_data1","rd_blk1_data1","rd_blk1_data2","rd_blk1_data2","rd_blk2_data0","rd_blk2_data0","rd_blk2_data1","rd_blk2_data1","rd_blk2_data2","rd_blk2_data2","rd_blk2_data3","rd_blk2_data3","rd_blk2_data4","rd_blk2_data4","rd_blk2_data5","rd_blk2_data5","rd_blk2_data6","rd_blk2_data6","rd_blk2_data7","rd_blk2_data7","rd_blk3_data0","rd_blk3_data0","rd_blk3_data1","rd_blk3_data1","rd_blk3_data2","rd_blk3_data2","rd_blk3_data3","rd_blk3_data3","rd_blk3_data4","rd_blk3_data4","rd_blk3_data5","rd_blk3_data5","rd_blk3_data6","rd_blk3_data6","rd_blk3_data7","rd_blk3_data7","rd_repeat_data0","rd_repeat_data0","rd_repeat_err","rd_repeat_err","rd_rs_err","rd_rs_err","rd_tim_conf","rd_tim_conf","rd_wr_dis","rd_wr_dis","status","status","try_from","try_into","type_id","wr_tim_conf0","wr_tim_conf0","wr_tim_conf1","wr_tim_conf1","wr_tim_conf2","wr_tim_conf2","CLK_SPEC","EFUSE_MEM_FORCE_PD_R","EFUSE_MEM_FORCE_PD_W","EFUSE_MEM_FORCE_PU_R","EFUSE_MEM_FORCE_PU_W","EN_R","EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","R","W","bits","borrow","borrow_mut","efuse_mem_force_pd","efuse_mem_force_pd","efuse_mem_force_pu","efuse_mem_force_pu","en","en","from","into","mem_clk_force_on","mem_clk_force_on","try_from","try_into","type_id","BLK_NUM_R","BLK_NUM_W","CMD_SPEC","PGM_CMD_R","PGM_CMD_W","R","READ_CMD_R","READ_CMD_W","W","bits","blk_num","blk_num","borrow","borrow_mut","from","into","pgm_cmd","pgm_cmd","read_cmd","read_cmd","try_from","try_into","type_id","CONF_SPEC","OP_CODE_R","OP_CODE_W","R","W","bits","borrow","borrow_mut","from","into","op_code","op_code","try_from","try_into","type_id","DAC_CLK_DIV_R","DAC_CLK_DIV_W","DAC_CLK_PAD_SEL_R","DAC_CLK_PAD_SEL_W","DAC_CONF_SPEC","DAC_NUM_R","DAC_NUM_W","OE_CLR_R","OE_CLR_W","R","W","bits","borrow","borrow_mut","dac_clk_div","dac_clk_div","dac_clk_pad_sel","dac_clk_pad_sel","dac_num","dac_num","from","into","oe_clr","oe_clr","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","PGM_DONE_INT_CLR_W","READ_DONE_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_clr","read_done_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","PGM_DONE_INT_ENA_R","PGM_DONE_INT_ENA_W","R","READ_DONE_INT_ENA_R","READ_DONE_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_ena","pgm_done_int_ena","read_done_int_ena","read_done_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","PGM_DONE_INT_RAW_R","PGM_DONE_INT_RAW_W","R","READ_DONE_INT_RAW_R","READ_DONE_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_raw","pgm_done_int_raw","read_done_int_raw","read_done_int_raw","try_from","try_into","type_id","INT_ST_SPEC","PGM_DONE_INT_ST_R","R","READ_DONE_INT_ST_R","borrow","borrow_mut","from","into","pgm_done_int_st","read_done_int_st","try_from","try_into","type_id","PGM_CHECK_VALUE0_SPEC","PGM_RS_DATA_0_R","PGM_RS_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_0","pgm_rs_data_0","try_from","try_into","type_id","PGM_CHECK_VALUE1_SPEC","PGM_RS_DATA_1_R","PGM_RS_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_1","pgm_rs_data_1","try_from","try_into","type_id","PGM_CHECK_VALUE2_SPEC","PGM_RS_DATA_2_R","PGM_RS_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_2","pgm_rs_data_2","try_from","try_into","type_id","PGM_DATA0_SPEC","PGM_DATA_0_R","PGM_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_0","pgm_data_0","try_from","try_into","type_id","PGM_DATA1_SPEC","PGM_DATA_1_R","PGM_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_1","pgm_data_1","try_from","try_into","type_id","PGM_DATA2_SPEC","PGM_DATA_2_R","PGM_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_2","pgm_data_2","try_from","try_into","type_id","PGM_DATA3_SPEC","PGM_DATA_3_R","PGM_DATA_3_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_3","pgm_data_3","try_from","try_into","type_id","PGM_DATA4_SPEC","PGM_DATA_4_R","PGM_DATA_4_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_4","pgm_data_4","try_from","try_into","type_id","PGM_DATA5_SPEC","PGM_DATA_5_R","PGM_DATA_5_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_5","pgm_data_5","try_from","try_into","type_id","PGM_DATA6_SPEC","PGM_DATA_6_R","PGM_DATA_6_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_6","pgm_data_6","try_from","try_into","type_id","PGM_DATA7_SPEC","PGM_DATA_7_R","PGM_DATA_7_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_7","pgm_data_7","try_from","try_into","type_id","R","RD_BLK1_DATA0_SPEC","SYSTEM_DATA0_R","borrow","borrow_mut","from","into","system_data0","try_from","try_into","type_id","R","RD_BLK1_DATA1_SPEC","SYSTEM_DATA1_R","borrow","borrow_mut","from","into","system_data1","try_from","try_into","type_id","R","RD_BLK1_DATA2_SPEC","SYSTEM_DATA2_R","borrow","borrow_mut","from","into","system_data2","try_from","try_into","type_id","BLK2_DATA0_R","R","RD_BLK2_DATA0_SPEC","blk2_data0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_EFUSE_VERSION_R","LDO_VOL_BIAS_CONFIG_LOW_R","MAC_ID_HIGH_R","PKG_VERSION_R","R","RD_BLK2_DATA1_SPEC","RF_REF_I_BIAS_CONFIG_R","WAFER_VERSION_R","blk2_efuse_version","borrow","borrow_mut","from","into","ldo_vol_bias_config_low","mac_id_high","pkg_version","rf_ref_i_bias_config","try_from","try_into","type_id","wafer_version","LDO_VOL_BIAS_CONFIG_HIGH_R","PVT_LOW_R","R","RD_BLK2_DATA2_SPEC","borrow","borrow_mut","from","into","ldo_vol_bias_config_high","pvt_low","try_from","try_into","type_id","ADC_CALIBRATION_0_R","PVT_HIGH_R","R","RD_BLK2_DATA3_SPEC","adc_calibration_0","borrow","borrow_mut","from","into","pvt_high","try_from","try_into","type_id","ADC_CALIBRATION_1_R","R","RD_BLK2_DATA4_SPEC","adc_calibration_1","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC_CALIBRATION_2_R","R","RD_BLK2_DATA5_SPEC","adc_calibration_2","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC_CALIBRATION_3_R","BLK2_RESERVED_DATA_0_R","R","RD_BLK2_DATA6_SPEC","adc_calibration_3","blk2_reserved_data_0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_RESERVED_DATA_1_R","R","RD_BLK2_DATA7_SPEC","blk2_reserved_data_1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA0_R","R","RD_BLK3_DATA0_SPEC","blk3_data0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA1_R","R","RD_BLK3_DATA1_SPEC","blk3_data1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA2_R","R","RD_BLK3_DATA2_SPEC","blk3_data2","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA3_R","R","RD_BLK3_DATA3_SPEC","blk3_data3","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA4_R","R","RD_BLK3_DATA4_SPEC","blk3_data4","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA5_R","R","RD_BLK3_DATA5_SPEC","blk3_data5","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA6_R","R","RD_BLK3_DATA6_SPEC","blk3_data6","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA7_R","R","RD_BLK3_DATA7_SPEC","blk3_data7","borrow","borrow_mut","from","into","try_from","try_into","type_id","DIS_DIRECT_BOOT_R","DIS_DOWNLOAD_ICACHE_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_R","DIS_DOWNLOAD_MODE_R","DIS_PAD_JTAG_R","ENABLE_SECURITY_DOWNLOAD_R","FLASH_TPUW_R","FORCE_SEND_RESUME_R","R","RD_DIS_R","RD_REPEAT_DATA0_SPEC","RPT4_RESERVED_R","SECURE_BOOT_EN_R","SPI_BOOT_ENCRYPT_DECRYPT_CNT_R","UART_PRINT_CONTROL_R","WDT_DELAY_SEL_R","XTS_KEY_LENGTH_256_R","borrow","borrow_mut","dis_direct_boot","dis_download_icache","dis_download_manual_encrypt","dis_download_mode","dis_pad_jtag","enable_security_download","flash_tpuw","force_send_resume","from","into","rd_dis","rpt4_reserved","secure_boot_en","spi_boot_encrypt_decrypt_cnt","try_from","try_into","type_id","uart_print_control","wdt_delay_sel","xts_key_length_256","DIS_DIRECT_BOOT_ERR_R","DIS_DOWNLOAD_ICACHE_ERR_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","DIS_DOWNLOAD_MODE_ERR_R","DIS_PAD_JTAG_ERR_R","ENABLE_SECURITY_DOWNLOAD_ERR_R","FLASH_TPUW_ERR_R","FORCE_SEND_RESUME_ERR_R","R","RD_DIS_ERR_R","RD_REPEAT_ERR_SPEC","RPT4_RESERVED_ERR_R","SECURE_BOOT_EN_ERR_R","SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR_R","UART_PRINT_CONTROL_ERR_R","WDT_DELAY_SEL_ERR_R","XTS_KEY_LENGTH_256_ERR_R","borrow","borrow_mut","dis_direct_boot_err","dis_download_icache_err","dis_download_manual_encrypt_err","dis_download_mode_err","dis_pad_jtag_err","enable_security_download_err","flash_tpuw_err","force_send_resume_err","from","into","rd_dis_err","rpt4_reserved_err","secure_boot_en_err","spi_boot_encrypt_decrypt_cnt_err","try_from","try_into","type_id","uart_print_control_err","wdt_delay_sel_err","xts_key_length_256_err","BLK1_ERR_NUM_R","BLK1_FAIL_R","BLK2_ERR_NUM_R","BLK2_FAIL_R","BLK3_ERR_NUM_R","BLK3_FAIL_R","R","RD_RS_ERR_SPEC","blk1_err_num","blk1_fail","blk2_err_num","blk2_fail","blk3_err_num","blk3_fail","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","RD_TIM_CONF_SPEC","READ_INIT_NUM_R","READ_INIT_NUM_W","THR_A_R","THR_A_W","TRD_R","TRD_W","TSUR_A_R","TSUR_A_W","W","bits","borrow","borrow_mut","from","into","read_init_num","read_init_num","thr_a","thr_a","trd","trd","try_from","try_into","tsur_a","tsur_a","type_id","R","RD_WR_DIS_SPEC","WR_DIS_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_dis","BLK0_VALID_BIT_CNT_R","OTP_CSB_SW_R","OTP_LOAD_SW_R","OTP_PGENB_SW_R","OTP_STROBE_SW_R","OTP_VDDQ_C_SYNC2_R","OTP_VDDQ_IS_SW_R","R","STATE_R","STATUS_SPEC","blk0_valid_bit_cnt","borrow","borrow_mut","from","into","otp_csb_sw","otp_load_sw","otp_pgenb_sw","otp_strobe_sw","otp_vddq_c_sync2","otp_vddq_is_sw","state","try_from","try_into","type_id","R","THP_A_R","THP_A_W","TPGM_INACTIVE_R","TPGM_INACTIVE_W","TPGM_R","TPGM_W","W","WR_TIM_CONF0_SPEC","bits","borrow","borrow_mut","from","into","thp_a","thp_a","tpgm","tpgm","tpgm_inactive","tpgm_inactive","try_from","try_into","type_id","PWR_ON_NUM_R","PWR_ON_NUM_W","R","TSUP_A_R","TSUP_A_W","W","WR_TIM_CONF1_SPEC","bits","borrow","borrow_mut","from","into","pwr_on_num","pwr_on_num","try_from","try_into","tsup_a","tsup_a","type_id","PWR_OFF_NUM_R","PWR_OFF_NUM_W","R","W","WR_TIM_CONF2_SPEC","bits","borrow","borrow_mut","from","into","pwr_off_num","pwr_off_num","try_from","try_into","type_id","CACHE_ACS_CNT_CLR","CACHE_CONF_MISC","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","CACHE_ILG_INT_CLR","CACHE_ILG_INT_ENA","CACHE_ILG_INT_ST","CACHE_MMU_FAULT_CONTENT","CACHE_MMU_FAULT_VADDR","CACHE_MMU_OWNER","CACHE_MMU_POWER_CTRL","CACHE_PRELOAD_INT_CTRL","CACHE_REQUEST","CACHE_STATE","CACHE_SYNC_INT_CTRL","CACHE_WRAP_AROUND_CTRL","CLOCK_GATE","CORE0_ACS_CACHE_INT_CLR","CORE0_ACS_CACHE_INT_ENA","CORE0_ACS_CACHE_INT_ST","CORE0_DBUS_REJECT_ST","CORE0_DBUS_REJECT_VADDR","CORE0_IBUS_REJECT_ST","CORE0_IBUS_REJECT_VADDR","DBUS_TO_FLASH_END_VADDR","DBUS_TO_FLASH_START_VADDR","IBUS_TO_FLASH_END_VADDR","IBUS_TO_FLASH_START_VADDR","ICACHE_ATOMIC_OPERATE_ENA","ICACHE_CTRL","ICACHE_CTRL1","ICACHE_FREEZE","ICACHE_SYNC_ADDR","ICACHE_SYNC_CTRL","ICACHE_SYNC_SIZE","ICACHE_TAG_POWER_CTRL","REG_DATE","RegisterBlock","borrow","borrow_mut","cache_acs_cnt_clr","cache_acs_cnt_clr","cache_conf_misc","cache_conf_misc","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_record_disable","cache_encrypt_decrypt_record_disable","cache_ilg_int_clr","cache_ilg_int_clr","cache_ilg_int_ena","cache_ilg_int_ena","cache_ilg_int_st","cache_ilg_int_st","cache_mmu_fault_content","cache_mmu_fault_content","cache_mmu_fault_vaddr","cache_mmu_fault_vaddr","cache_mmu_owner","cache_mmu_owner","cache_mmu_power_ctrl","cache_mmu_power_ctrl","cache_preload_int_ctrl","cache_preload_int_ctrl","cache_request","cache_request","cache_state","cache_state","cache_sync_int_ctrl","cache_sync_int_ctrl","cache_wrap_around_ctrl","cache_wrap_around_ctrl","clock_gate","clock_gate","core0_acs_cache_int_clr","core0_acs_cache_int_clr","core0_acs_cache_int_ena","core0_acs_cache_int_ena","core0_acs_cache_int_st","core0_acs_cache_int_st","core0_dbus_reject_st","core0_dbus_reject_st","core0_dbus_reject_vaddr","core0_dbus_reject_vaddr","core0_ibus_reject_st","core0_ibus_reject_st","core0_ibus_reject_vaddr","core0_ibus_reject_vaddr","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","icache_atomic_operate_ena","icache_atomic_operate_ena","icache_ctrl","icache_ctrl","icache_ctrl1","icache_ctrl1","icache_freeze","icache_freeze","icache_sync_addr","icache_sync_addr","icache_sync_ctrl","icache_sync_ctrl","icache_sync_size","icache_sync_size","icache_tag_power_ctrl","icache_tag_power_ctrl","into","reg_date","reg_date","try_from","try_into","type_id","CACHE_ACS_CNT_CLR_SPEC","DBUS_ACS_CNT_CLR_W","IBUS_ACS_CNT_CLR_W","W","bits","borrow","borrow_mut","dbus_acs_cnt_clr","from","ibus_acs_cnt_clr","into","try_from","try_into","type_id","CACHE_CONF_MISC_SPEC","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W","CACHE_MMU_PAGE_SIZE_R","CACHE_MMU_PAGE_SIZE_W","CACHE_TRACE_ENA_R","CACHE_TRACE_ENA_W","R","W","bits","borrow","borrow_mut","cache_ignore_preload_mmu_entry_fault","cache_ignore_preload_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_mmu_page_size","cache_mmu_page_size","cache_trace_ena","cache_trace_ena","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC","CLK_FORCE_ON_AUTO_CRYPT_R","CLK_FORCE_ON_AUTO_CRYPT_W","CLK_FORCE_ON_CRYPT_R","CLK_FORCE_ON_CRYPT_W","CLK_FORCE_ON_MANUAL_CRYPT_R","CLK_FORCE_ON_MANUAL_CRYPT_W","R","W","bits","borrow","borrow_mut","clk_force_on_auto_crypt","clk_force_on_auto_crypt","clk_force_on_crypt","clk_force_on_crypt","clk_force_on_manual_crypt","clk_force_on_manual_crypt","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC","R","RECORD_DISABLE_DB_ENCRYPT_R","RECORD_DISABLE_DB_ENCRYPT_W","RECORD_DISABLE_G0CB_DECRYPT_R","RECORD_DISABLE_G0CB_DECRYPT_W","W","bits","borrow","borrow_mut","from","into","record_disable_db_encrypt","record_disable_db_encrypt","record_disable_g0cb_decrypt","record_disable_g0cb_decrypt","try_from","try_into","type_id","CACHE_ILG_INT_CLR_SPEC","DBUS_CNT_OVF_INT_CLR_W","IBUS_CNT_OVF_INT_CLR_W","ICACHE_PRELOAD_OP_FAULT_INT_CLR_W","ICACHE_SYNC_OP_FAULT_INT_CLR_W","MMU_ENTRY_FAULT_INT_CLR_W","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_clr","from","ibus_cnt_ovf_int_clr","icache_preload_op_fault_int_clr","icache_sync_op_fault_int_clr","into","mmu_entry_fault_int_clr","try_from","try_into","type_id","CACHE_ILG_INT_ENA_SPEC","DBUS_CNT_OVF_INT_ENA_R","DBUS_CNT_OVF_INT_ENA_W","IBUS_CNT_OVF_INT_ENA_R","IBUS_CNT_OVF_INT_ENA_W","ICACHE_PRELOAD_OP_FAULT_INT_ENA_R","ICACHE_PRELOAD_OP_FAULT_INT_ENA_W","ICACHE_SYNC_OP_FAULT_INT_ENA_R","ICACHE_SYNC_OP_FAULT_INT_ENA_W","MMU_ENTRY_FAULT_INT_ENA_R","MMU_ENTRY_FAULT_INT_ENA_W","R","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_ena","dbus_cnt_ovf_int_ena","from","ibus_cnt_ovf_int_ena","ibus_cnt_ovf_int_ena","icache_preload_op_fault_int_ena","icache_preload_op_fault_int_ena","icache_sync_op_fault_int_ena","icache_sync_op_fault_int_ena","into","mmu_entry_fault_int_ena","mmu_entry_fault_int_ena","try_from","try_into","type_id","CACHE_ILG_INT_ST_SPEC","DBUS_ACS_CNT_OVF_ST_R","DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R","IBUS_ACS_CNT_OVF_ST_R","IBUS_ACS_MISS_CNT_OVF_ST_R","ICACHE_PRELOAD_OP_FAULT_ST_R","ICACHE_SYNC_OP_FAULT_ST_R","MMU_ENTRY_FAULT_ST_R","R","borrow","borrow_mut","dbus_acs_cnt_ovf_st","dbus_acs_flash_miss_cnt_ovf_st","from","ibus_acs_cnt_ovf_st","ibus_acs_miss_cnt_ovf_st","icache_preload_op_fault_st","icache_sync_op_fault_st","into","mmu_entry_fault_st","try_from","try_into","type_id","CACHE_MMU_FAULT_CODE_R","CACHE_MMU_FAULT_CONTENT_R","CACHE_MMU_FAULT_CONTENT_SPEC","R","borrow","borrow_mut","cache_mmu_fault_code","cache_mmu_fault_content","from","into","try_from","try_into","type_id","CACHE_MMU_FAULT_VADDR_R","CACHE_MMU_FAULT_VADDR_SPEC","R","borrow","borrow_mut","cache_mmu_fault_vaddr","from","into","try_from","try_into","type_id","CACHE_MMU_OWNER_R","CACHE_MMU_OWNER_SPEC","CACHE_MMU_OWNER_W","R","W","bits","borrow","borrow_mut","cache_mmu_owner","cache_mmu_owner","from","into","try_from","try_into","type_id","CACHE_MMU_MEM_FORCE_ON_R","CACHE_MMU_MEM_FORCE_ON_W","CACHE_MMU_MEM_FORCE_PD_R","CACHE_MMU_MEM_FORCE_PD_W","CACHE_MMU_MEM_FORCE_PU_R","CACHE_MMU_MEM_FORCE_PU_W","CACHE_MMU_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_mmu_mem_force_on","cache_mmu_mem_force_on","cache_mmu_mem_force_pd","cache_mmu_mem_force_pd","cache_mmu_mem_force_pu","cache_mmu_mem_force_pu","from","into","try_from","try_into","type_id","CACHE_PRELOAD_INT_CTRL_SPEC","ICACHE_PRELOAD_INT_CLR_W","ICACHE_PRELOAD_INT_ENA_R","ICACHE_PRELOAD_INT_ENA_W","ICACHE_PRELOAD_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_preload_int_clr","icache_preload_int_ena","icache_preload_int_ena","icache_preload_int_st","into","try_from","try_into","type_id","BYPASS_R","BYPASS_W","CACHE_REQUEST_SPEC","R","W","bits","borrow","borrow_mut","bypass","bypass","from","into","try_from","try_into","type_id","CACHE_STATE_SPEC","ICACHE_STATE_R","R","borrow","borrow_mut","from","icache_state","into","try_from","try_into","type_id","CACHE_SYNC_INT_CTRL_SPEC","ICACHE_SYNC_INT_CLR_W","ICACHE_SYNC_INT_ENA_R","ICACHE_SYNC_INT_ENA_W","ICACHE_SYNC_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_sync_int_clr","icache_sync_int_ena","icache_sync_int_ena","icache_sync_int_st","into","try_from","try_into","type_id","CACHE_FLASH_WRAP_AROUND_R","CACHE_FLASH_WRAP_AROUND_W","CACHE_WRAP_AROUND_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_flash_wrap_around","cache_flash_wrap_around","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_CLR_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_CLR_W","CORE0_DBUS_REJECT_INT_CLR_W","CORE0_DBUS_WR_IC_INT_CLR_W","CORE0_IBUS_ACS_MSK_IC_INT_CLR_W","CORE0_IBUS_REJECT_INT_CLR_W","CORE0_IBUS_WR_IC_INT_CLR_W","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_clr","core0_dbus_reject_int_clr","core0_dbus_wr_ic_int_clr","core0_ibus_acs_msk_ic_int_clr","core0_ibus_reject_int_clr","core0_ibus_wr_ic_int_clr","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ENA_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_ENA_R","CORE0_DBUS_ACS_MSK_IC_INT_ENA_W","CORE0_DBUS_REJECT_INT_ENA_R","CORE0_DBUS_REJECT_INT_ENA_W","CORE0_DBUS_WR_IC_INT_ENA_R","CORE0_DBUS_WR_IC_INT_ENA_W","CORE0_IBUS_ACS_MSK_IC_INT_ENA_R","CORE0_IBUS_ACS_MSK_IC_INT_ENA_W","CORE0_IBUS_REJECT_INT_ENA_R","CORE0_IBUS_REJECT_INT_ENA_W","CORE0_IBUS_WR_IC_INT_ENA_R","CORE0_IBUS_WR_IC_INT_ENA_W","R","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_ena","core0_dbus_acs_msk_ic_int_ena","core0_dbus_reject_int_ena","core0_dbus_reject_int_ena","core0_dbus_wr_ic_int_ena","core0_dbus_wr_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_reject_int_ena","core0_ibus_reject_int_ena","core0_ibus_wr_ic_int_ena","core0_ibus_wr_ic_int_ena","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ST_SPEC","CORE0_DBUS_ACS_MSK_ICACHE_ST_R","CORE0_DBUS_REJECT_ST_R","CORE0_DBUS_WR_ICACHE_ST_R","CORE0_IBUS_ACS_MSK_ICACHE_ST_R","CORE0_IBUS_REJECT_ST_R","CORE0_IBUS_WR_ICACHE_ST_R","R","borrow","borrow_mut","core0_dbus_acs_msk_icache_st","core0_dbus_reject_st","core0_dbus_wr_icache_st","core0_ibus_acs_msk_icache_st","core0_ibus_reject_st","core0_ibus_wr_icache_st","from","into","try_from","try_into","type_id","CORE0_DBUS_ATTR_R","CORE0_DBUS_REJECT_ST_SPEC","CORE0_DBUS_WORLD_R","R","borrow","borrow_mut","core0_dbus_attr","core0_dbus_world","from","into","try_from","try_into","type_id","CORE0_DBUS_REJECT_VADDR_SPEC","CORE0_DBUS_VADDR_R","R","borrow","borrow_mut","core0_dbus_vaddr","from","into","try_from","try_into","type_id","CORE0_IBUS_ATTR_R","CORE0_IBUS_REJECT_ST_SPEC","CORE0_IBUS_WORLD_R","R","borrow","borrow_mut","core0_ibus_attr","core0_ibus_world","from","into","try_from","try_into","type_id","CORE0_IBUS_REJECT_VADDR_SPEC","CORE0_IBUS_VADDR_R","R","borrow","borrow_mut","core0_ibus_vaddr","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_END_VADDR_R","DBUS_TO_FLASH_END_VADDR_SPEC","DBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_START_VADDR_R","DBUS_TO_FLASH_START_VADDR_SPEC","DBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","into","try_from","try_into","type_id","IBUS_TO_FLASH_END_VADDR_R","IBUS_TO_FLASH_END_VADDR_SPEC","IBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","into","try_from","try_into","type_id","IBUS_TO_FLASH_START_VADDR_R","IBUS_TO_FLASH_START_VADDR_SPEC","IBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","into","try_from","try_into","type_id","ICACHE_ATOMIC_OPERATE_ENA_R","ICACHE_ATOMIC_OPERATE_ENA_SPEC","ICACHE_ATOMIC_OPERATE_ENA_W","R","W","bits","borrow","borrow_mut","from","icache_atomic_operate_ena","icache_atomic_operate_ena","into","try_from","try_into","type_id","ICACHE_CTRL_SPEC","ICACHE_ENABLE_R","ICACHE_ENABLE_W","R","W","bits","borrow","borrow_mut","from","icache_enable","icache_enable","into","try_from","try_into","type_id","ICACHE_CTRL1_SPEC","ICACHE_SHUT_DBUS_R","ICACHE_SHUT_DBUS_W","ICACHE_SHUT_IBUS_R","ICACHE_SHUT_IBUS_W","R","W","bits","borrow","borrow_mut","from","icache_shut_dbus","icache_shut_dbus","icache_shut_ibus","icache_shut_ibus","into","try_from","try_into","type_id","DONE_R","ENA_R","ENA_W","ICACHE_FREEZE_SPEC","MODE_R","MODE_W","R","W","bits","borrow","borrow_mut","done","ena","ena","from","into","mode","mode","try_from","try_into","type_id","ICACHE_SYNC_ADDR_R","ICACHE_SYNC_ADDR_SPEC","ICACHE_SYNC_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_sync_addr","icache_sync_addr","into","try_from","try_into","type_id","ICACHE_INVALIDATE_ENA_R","ICACHE_INVALIDATE_ENA_W","ICACHE_SYNC_CTRL_SPEC","ICACHE_SYNC_DONE_R","R","W","bits","borrow","borrow_mut","from","icache_invalidate_ena","icache_invalidate_ena","icache_sync_done","into","try_from","try_into","type_id","ICACHE_SYNC_SIZE_R","ICACHE_SYNC_SIZE_SPEC","ICACHE_SYNC_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_sync_size","icache_sync_size","into","try_from","try_into","type_id","ICACHE_TAG_MEM_FORCE_ON_R","ICACHE_TAG_MEM_FORCE_ON_W","ICACHE_TAG_MEM_FORCE_PD_R","ICACHE_TAG_MEM_FORCE_PD_W","ICACHE_TAG_MEM_FORCE_PU_R","ICACHE_TAG_MEM_FORCE_PU_W","ICACHE_TAG_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","icache_tag_mem_force_on","icache_tag_mem_force_on","icache_tag_mem_force_pd","icache_tag_mem_force_pd","icache_tag_mem_force_pu","icache_tag_mem_force_pu","into","try_from","try_into","type_id","DATE_R","DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","BitReader","BitWriter","BitWriter0C","BitWriter0S","BitWriter0T","BitWriter1C","BitWriter1S","BitWriter1T","FieldReader","FieldSpec","FieldWriter","FieldWriterSafe","ONE_TO_MODIFY_FIELDS_BITMAP","R","RESET_VALUE","RawReg","Readable","Reg","RegisterSpec","Resettable","Ux","Ux","W","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","Writable","ZERO_TO_MODIFY_FIELDS_BITMAP","as_ptr","bit","bit","bit","bit","bit","bit","bit","bit","bit_is_clear","bit_is_set","bits","bits","bits","bits","borrow","borrow_mut","clear_bit","clear_bit","clear_bit_by_one","eq","eq","eq","from","into","mask","modify","offset","offset","offset","offset","offset","offset","offset","offset","offset","one","read","reset","reset_value","set_bit","set_bit","set_bit_by_zero","toggle_bit","toggle_bit","try_from","try_into","type_id","variant","variant","variant","variant","variant","variant","variant","variant","variant","width","width","width","width","width","width","width","width","width","write","write_with_zero","BT_SELECT","CLOCK_GATE","CPUSDIO_INT","ENABLE","ENABLE_W1TC","ENABLE_W1TS","FUNC_IN_SEL_CFG","FUNC_OUT_SEL_CFG","IN","OUT","OUT_W1TC","OUT_W1TS","PCPU_INT","PCPU_NMI_INT","PIN","REG_DATE","RegisterBlock","SDIO_SELECT","STATUS","STATUS_NEXT","STATUS_W1TC","STATUS_W1TS","STRAP","borrow","borrow_mut","bt_select","bt_select","clock_gate","clock_gate","cpusdio_int","cpusdio_int","enable","enable","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","from","func0_in_sel_cfg","func0_out_sel_cfg","func100_in_sel_cfg","func101_in_sel_cfg","func102_in_sel_cfg","func103_in_sel_cfg","func104_in_sel_cfg","func105_in_sel_cfg","func106_in_sel_cfg","func107_in_sel_cfg","func108_in_sel_cfg","func109_in_sel_cfg","func10_in_sel_cfg","func10_out_sel_cfg","func110_in_sel_cfg","func111_in_sel_cfg","func112_in_sel_cfg","func113_in_sel_cfg","func114_in_sel_cfg","func115_in_sel_cfg","func116_in_sel_cfg","func117_in_sel_cfg","func118_in_sel_cfg","func119_in_sel_cfg","func11_in_sel_cfg","func11_out_sel_cfg","func120_in_sel_cfg","func121_in_sel_cfg","func122_in_sel_cfg","func123_in_sel_cfg","func124_in_sel_cfg","func125_in_sel_cfg","func126_in_sel_cfg","func127_in_sel_cfg","func12_in_sel_cfg","func12_out_sel_cfg","func13_in_sel_cfg","func13_out_sel_cfg","func14_in_sel_cfg","func14_out_sel_cfg","func15_in_sel_cfg","func15_out_sel_cfg","func16_in_sel_cfg","func16_out_sel_cfg","func17_in_sel_cfg","func17_out_sel_cfg","func18_in_sel_cfg","func18_out_sel_cfg","func19_in_sel_cfg","func19_out_sel_cfg","func1_in_sel_cfg","func1_out_sel_cfg","func20_in_sel_cfg","func20_out_sel_cfg","func21_in_sel_cfg","func21_out_sel_cfg","func22_in_sel_cfg","func22_out_sel_cfg","func23_in_sel_cfg","func23_out_sel_cfg","func24_in_sel_cfg","func24_out_sel_cfg","func25_in_sel_cfg","func26_in_sel_cfg","func27_in_sel_cfg","func28_in_sel_cfg","func29_in_sel_cfg","func2_in_sel_cfg","func2_out_sel_cfg","func30_in_sel_cfg","func31_in_sel_cfg","func32_in_sel_cfg","func33_in_sel_cfg","func34_in_sel_cfg","func35_in_sel_cfg","func36_in_sel_cfg","func37_in_sel_cfg","func38_in_sel_cfg","func39_in_sel_cfg","func3_in_sel_cfg","func3_out_sel_cfg","func40_in_sel_cfg","func41_in_sel_cfg","func42_in_sel_cfg","func43_in_sel_cfg","func44_in_sel_cfg","func45_in_sel_cfg","func46_in_sel_cfg","func47_in_sel_cfg","func48_in_sel_cfg","func49_in_sel_cfg","func4_in_sel_cfg","func4_out_sel_cfg","func50_in_sel_cfg","func51_in_sel_cfg","func52_in_sel_cfg","func53_in_sel_cfg","func54_in_sel_cfg","func55_in_sel_cfg","func56_in_sel_cfg","func57_in_sel_cfg","func58_in_sel_cfg","func59_in_sel_cfg","func5_in_sel_cfg","func5_out_sel_cfg","func60_in_sel_cfg","func61_in_sel_cfg","func62_in_sel_cfg","func63_in_sel_cfg","func64_in_sel_cfg","func65_in_sel_cfg","func66_in_sel_cfg","func67_in_sel_cfg","func68_in_sel_cfg","func69_in_sel_cfg","func6_in_sel_cfg","func6_out_sel_cfg","func70_in_sel_cfg","func71_in_sel_cfg","func72_in_sel_cfg","func73_in_sel_cfg","func74_in_sel_cfg","func75_in_sel_cfg","func76_in_sel_cfg","func77_in_sel_cfg","func78_in_sel_cfg","func79_in_sel_cfg","func7_in_sel_cfg","func7_out_sel_cfg","func80_in_sel_cfg","func81_in_sel_cfg","func82_in_sel_cfg","func83_in_sel_cfg","func84_in_sel_cfg","func85_in_sel_cfg","func86_in_sel_cfg","func87_in_sel_cfg","func88_in_sel_cfg","func89_in_sel_cfg","func8_in_sel_cfg","func8_out_sel_cfg","func90_in_sel_cfg","func91_in_sel_cfg","func92_in_sel_cfg","func93_in_sel_cfg","func94_in_sel_cfg","func95_in_sel_cfg","func96_in_sel_cfg","func97_in_sel_cfg","func98_in_sel_cfg","func99_in_sel_cfg","func9_in_sel_cfg","func9_out_sel_cfg","func_in_sel_cfg","func_in_sel_cfg","func_in_sel_cfg_iter","func_out_sel_cfg","func_out_sel_cfg","func_out_sel_cfg_iter","in_","in_","into","out","out","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pcpu_int","pcpu_int","pcpu_nmi_int","pcpu_nmi_int","pin","pin","pin_iter","reg_date","reg_date","sdio_select","sdio_select","status","status","status_next","status_next","status_w1tc","status_w1tc","status_w1ts","status_w1ts","strap","strap","try_from","try_into","type_id","BT_SELECT_SPEC","BT_SEL_R","BT_SEL_W","R","W","bits","borrow","borrow_mut","bt_sel","bt_sel","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPUSDIO_INT_SPEC","R","SDIO_INT_R","borrow","borrow_mut","from","into","sdio_int","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","ENABLE_W1TS_SPEC","ENABLE_W1TS_W","W","bits","borrow","borrow_mut","enable_w1ts","from","into","try_from","try_into","type_id","FUNC_IN_SEL_CFG_SPEC","IN_INV_SEL_R","IN_INV_SEL_W","IN_SEL_R","IN_SEL_W","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","in_inv_sel","in_inv_sel","in_sel","in_sel","into","sel","sel","try_from","try_into","type_id","FUNC_OUT_SEL_CFG_SPEC","INV_SEL_R","INV_SEL_W","OEN_INV_SEL_R","OEN_INV_SEL_W","OEN_SEL_R","OEN_SEL_W","OUT_SEL_R","OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","inv_sel","inv_sel","oen_inv_sel","oen_inv_sel","oen_sel","oen_sel","out_sel","out_sel","try_from","try_into","type_id","DATA_NEXT_R","IN_SPEC","R","borrow","borrow_mut","data_next","from","into","try_from","try_into","type_id","DATA_ORIG_R","DATA_ORIG_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data_orig","data_orig","from","into","try_from","try_into","type_id","OUT_W1TC_SPEC","OUT_W1TC_W","W","bits","borrow","borrow_mut","from","into","out_w1tc","try_from","try_into","type_id","OUT_W1TS_SPEC","OUT_W1TS_W","W","bits","borrow","borrow_mut","from","into","out_w1ts","try_from","try_into","type_id","PCPU_INT_SPEC","PROCPU_INT_R","R","borrow","borrow_mut","from","into","procpu_int","try_from","try_into","type_id","PCPU_NMI_INT_SPEC","PROCPU_NMI_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi_int","try_from","try_into","type_id","CONFIG_R","CONFIG_W","INT_ENA_R","INT_ENA_W","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","SYNC1_BYPASS_R","SYNC1_BYPASS_W","SYNC2_BYPASS_R","SYNC2_BYPASS_W","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","config","config","from","int_ena","int_ena","int_type","int_type","into","pad_driver","pad_driver","sync1_bypass","sync1_bypass","sync2_bypass","sync2_bypass","try_from","try_into","type_id","wakeup_enable","wakeup_enable","R","REG_DATE_R","REG_DATE_SPEC","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","R","SDIO_SELECT_SPEC","SDIO_SEL_R","SDIO_SEL_W","W","bits","borrow","borrow_mut","from","into","sdio_sel","sdio_sel","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","R","STATUS_INTERRUPT_NEXT_R","STATUS_NEXT_SPEC","borrow","borrow_mut","from","into","status_interrupt_next","try_from","try_into","type_id","STATUS_W1TC_SPEC","STATUS_W1TC_W","W","bits","borrow","borrow_mut","from","into","status_w1tc","try_from","try_into","type_id","STATUS_W1TS_SPEC","STATUS_W1TS_W","W","bits","borrow","borrow_mut","from","into","status_w1ts","try_from","try_into","type_id","R","STRAPPING_R","STRAP_SPEC","borrow","borrow_mut","from","into","strapping","try_from","try_into","type_id","CLK_CONF","COMD","CTR","DATA","DATE","FIFO_CONF","FIFO_ST","FILTER_CFG","INT_CLR","INT_ENA","INT_RAW","INT_STATUS","RXFIFO_START_ADDR","RegisterBlock","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_MAIN_ST_TIME_OUT","SCL_RSTART_SETUP","SCL_SP_CONF","SCL_START_HOLD","SCL_STOP_HOLD","SCL_STOP_SETUP","SCL_ST_TIME_OUT","SDA_HOLD","SDA_SAMPLE","SR","TO","TXFIFO_START_ADDR","borrow","borrow_mut","clk_conf","clk_conf","comd","comd","comd_iter","ctr","ctr","data","data","date","date","fifo_conf","fifo_conf","fifo_st","fifo_st","filter_cfg","filter_cfg","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_status","int_status","into","rxfifo_start_addr","rxfifo_start_addr","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_main_st_time_out","scl_main_st_time_out","scl_rstart_setup","scl_rstart_setup","scl_sp_conf","scl_sp_conf","scl_st_time_out","scl_st_time_out","scl_start_hold","scl_start_hold","scl_stop_hold","scl_stop_hold","scl_stop_setup","scl_stop_setup","sda_hold","sda_hold","sda_sample","sda_sample","sr","sr","to","to","try_from","try_into","txfifo_start_addr","txfifo_start_addr","type_id","CLK_CONF_SPEC","R","SCLK_ACTIVE_R","SCLK_ACTIVE_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_SEL_R","SCLK_SEL_W","W","bits","borrow","borrow_mut","from","into","sclk_active","sclk_active","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_sel","sclk_sel","try_from","try_into","type_id","COMD_SPEC","COMMAND_DONE_R","COMMAND_DONE_W","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","command_done","from","into","try_from","try_into","type_id","ARBITRATION_EN_R","ARBITRATION_EN_W","CLK_EN_R","CLK_EN_W","CONF_UPGATE_W","CTR_SPEC","FSM_RST_W","MS_MODE_R","MS_MODE_W","R","RX_FULL_ACK_LEVEL_R","RX_FULL_ACK_LEVEL_W","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SAMPLE_SCL_LEVEL_R","SAMPLE_SCL_LEVEL_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","SLV_TX_AUTO_START_EN_R","SLV_TX_AUTO_START_EN_W","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","arbitration_en","arbitration_en","bits","borrow","borrow_mut","clk_en","clk_en","conf_upgate","from","fsm_rst","into","ms_mode","ms_mode","rx_full_ack_level","rx_full_ack_level","rx_lsb_first","rx_lsb_first","sample_scl_level","sample_scl_level","scl_force_out","scl_force_out","sda_force_out","sda_force_out","slv_tx_auto_start_en","slv_tx_auto_start_en","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","FIFO_RDATA_R","FIFO_RDATA_W","R","W","bits","borrow","borrow_mut","fifo_rdata","fifo_rdata","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_CONF_SPEC","FIFO_PRT_EN_R","FIFO_PRT_EN_W","NONFIFO_EN_R","NONFIFO_EN_W","R","RXFIFO_WM_THRHD_R","RXFIFO_WM_THRHD_W","RX_FIFO_RST_R","RX_FIFO_RST_W","TXFIFO_WM_THRHD_R","TXFIFO_WM_THRHD_W","TX_FIFO_RST_R","TX_FIFO_RST_W","W","bits","borrow","borrow_mut","fifo_prt_en","fifo_prt_en","from","into","nonfifo_en","nonfifo_en","rx_fifo_rst","rx_fifo_rst","rxfifo_wm_thrhd","rxfifo_wm_thrhd","try_from","try_into","tx_fifo_rst","tx_fifo_rst","txfifo_wm_thrhd","txfifo_wm_thrhd","type_id","FIFO_ST_SPEC","R","RXFIFO_RADDR_R","RXFIFO_WADDR_R","TXFIFO_RADDR_R","TXFIFO_WADDR_R","borrow","borrow_mut","from","into","rxfifo_raddr","rxfifo_waddr","try_from","try_into","txfifo_raddr","txfifo_waddr","type_id","FILTER_CFG_SPEC","R","SCL_FILTER_EN_R","SCL_FILTER_EN_W","SCL_FILTER_THRES_R","SCL_FILTER_THRES_W","SDA_FILTER_EN_R","SDA_FILTER_EN_W","SDA_FILTER_THRES_R","SDA_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","scl_filter_en","scl_filter_en","scl_filter_thres","scl_filter_thres","sda_filter_en","sda_filter_en","sda_filter_thres","sda_filter_thres","try_from","try_into","type_id","ARBITRATION_LOST_INT_CLR_W","BYTE_TRANS_DONE_INT_CLR_W","DET_START_INT_CLR_W","END_DETECT_INT_CLR_W","INT_CLR_SPEC","MST_TXFIFO_UDF_INT_CLR_W","NACK_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_UDF_INT_CLR_W","RXFIFO_WM_INT_CLR_W","SCL_MAIN_ST_TO_INT_CLR_W","SCL_ST_TO_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TRANS_START_INT_CLR_W","TXFIFO_OVF_INT_CLR_W","TXFIFO_WM_INT_CLR_W","W","arbitration_lost_int_clr","bits","borrow","borrow_mut","byte_trans_done_int_clr","det_start_int_clr","end_detect_int_clr","from","into","mst_txfifo_udf_int_clr","nack_int_clr","rxfifo_ovf_int_clr","rxfifo_udf_int_clr","rxfifo_wm_int_clr","scl_main_st_to_int_clr","scl_st_to_int_clr","time_out_int_clr","trans_complete_int_clr","trans_start_int_clr","try_from","try_into","txfifo_ovf_int_clr","txfifo_wm_int_clr","type_id","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","BYTE_TRANS_DONE_INT_ENA_R","BYTE_TRANS_DONE_INT_ENA_W","DET_START_INT_ENA_R","DET_START_INT_ENA_W","END_DETECT_INT_ENA_R","END_DETECT_INT_ENA_W","INT_ENA_SPEC","MST_TXFIFO_UDF_INT_ENA_R","MST_TXFIFO_UDF_INT_ENA_W","NACK_INT_ENA_R","NACK_INT_ENA_W","R","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_UDF_INT_ENA_R","RXFIFO_UDF_INT_ENA_W","RXFIFO_WM_INT_ENA_R","RXFIFO_WM_INT_ENA_W","SCL_MAIN_ST_TO_INT_ENA_R","SCL_MAIN_ST_TO_INT_ENA_W","SCL_ST_TO_INT_ENA_R","SCL_ST_TO_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TRANS_START_INT_ENA_R","TRANS_START_INT_ENA_W","TXFIFO_OVF_INT_ENA_R","TXFIFO_OVF_INT_ENA_W","TXFIFO_WM_INT_ENA_R","TXFIFO_WM_INT_ENA_W","W","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","byte_trans_done_int_ena","byte_trans_done_int_ena","det_start_int_ena","det_start_int_ena","end_detect_int_ena","end_detect_int_ena","from","into","mst_txfifo_udf_int_ena","mst_txfifo_udf_int_ena","nack_int_ena","nack_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_udf_int_ena","rxfifo_udf_int_ena","rxfifo_wm_int_ena","rxfifo_wm_int_ena","scl_main_st_to_int_ena","scl_main_st_to_int_ena","scl_st_to_int_ena","scl_st_to_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","trans_start_int_ena","trans_start_int_ena","try_from","try_into","txfifo_ovf_int_ena","txfifo_ovf_int_ena","txfifo_wm_int_ena","txfifo_wm_int_ena","type_id","ARBITRATION_LOST_INT_RAW_R","BYTE_TRANS_DONE_INT_RAW_R","DET_START_INT_RAW_R","END_DETECT_INT_RAW_R","INT_RAW_SPEC","MST_TXFIFO_UDF_INT_RAW_R","NACK_INT_RAW_R","R","RXFIFO_OVF_INT_RAW_R","RXFIFO_UDF_INT_RAW_R","RXFIFO_WM_INT_RAW_R","SCL_MAIN_ST_TO_INT_RAW_R","SCL_ST_TO_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_START_INT_RAW_R","TXFIFO_OVF_INT_RAW_R","TXFIFO_WM_INT_RAW_R","arbitration_lost_int_raw","borrow","borrow_mut","byte_trans_done_int_raw","det_start_int_raw","end_detect_int_raw","from","into","mst_txfifo_udf_int_raw","nack_int_raw","rxfifo_ovf_int_raw","rxfifo_udf_int_raw","rxfifo_wm_int_raw","scl_main_st_to_int_raw","scl_st_to_int_raw","time_out_int_raw","trans_complete_int_raw","trans_start_int_raw","try_from","try_into","txfifo_ovf_int_raw","txfifo_wm_int_raw","type_id","ARBITRATION_LOST_INT_ST_R","BYTE_TRANS_DONE_INT_ST_R","DET_START_INT_ST_R","END_DETECT_INT_ST_R","INT_STATUS_SPEC","MST_TXFIFO_UDF_INT_ST_R","NACK_INT_ST_R","R","RXFIFO_OVF_INT_ST_R","RXFIFO_UDF_INT_ST_R","RXFIFO_WM_INT_ST_R","SCL_MAIN_ST_TO_INT_ST_R","SCL_ST_TO_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TRANS_START_INT_ST_R","TXFIFO_OVF_INT_ST_R","TXFIFO_WM_INT_ST_R","arbitration_lost_int_st","borrow","borrow_mut","byte_trans_done_int_st","det_start_int_st","end_detect_int_st","from","into","mst_txfifo_udf_int_st","nack_int_st","rxfifo_ovf_int_st","rxfifo_udf_int_st","rxfifo_wm_int_st","scl_main_st_to_int_st","scl_st_to_int_st","time_out_int_st","trans_complete_int_st","trans_start_int_st","try_from","try_into","txfifo_ovf_int_st","txfifo_wm_int_st","type_id","R","RXFIFO_START_ADDR_R","RXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","rxfifo_start_addr","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","SCL_WAIT_HIGH_PERIOD_R","SCL_WAIT_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","scl_wait_high_period","scl_wait_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_MAIN_ST_TIME_OUT_SPEC","SCL_MAIN_ST_TO_I2C_R","SCL_MAIN_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_main_st_to_i2c","scl_main_st_to_i2c","try_from","try_into","type_id","R","SCL_RSTART_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_PD_EN_R","SCL_PD_EN_W","SCL_RST_SLV_EN_R","SCL_RST_SLV_EN_W","SCL_RST_SLV_NUM_R","SCL_RST_SLV_NUM_W","SCL_SP_CONF_SPEC","SDA_PD_EN_R","SDA_PD_EN_W","W","bits","borrow","borrow_mut","from","into","scl_pd_en","scl_pd_en","scl_rst_slv_en","scl_rst_slv_en","scl_rst_slv_num","scl_rst_slv_num","sda_pd_en","sda_pd_en","try_from","try_into","type_id","R","SCL_ST_TIME_OUT_SPEC","SCL_ST_TO_I2C_R","SCL_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_st_to_i2c","scl_st_to_i2c","try_from","try_into","type_id","R","SCL_START_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_SAMPLE_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","ARB_LOST_R","BUS_BUSY_R","R","RESP_REC_R","RXFIFO_CNT_R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SR_SPEC","TXFIFO_CNT_R","arb_lost","borrow","borrow_mut","bus_busy","from","into","resp_rec","rxfifo_cnt","scl_main_state_last","scl_state_last","try_from","try_into","txfifo_cnt","type_id","R","TIME_OUT_EN_R","TIME_OUT_EN_W","TIME_OUT_VALUE_R","TIME_OUT_VALUE_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out_en","time_out_en","time_out_value","time_out_value","try_from","try_into","type_id","R","TXFIFO_START_ADDR_R","TXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","try_from","try_into","txfifo_start_addr","type_id","APB_ADC_INT_MAP","APB_CTRL_INTR_MAP","ASSIST_DEBUG_INTR_MAP","BLE_SEC_INT_MAP","BLE_TIMER_INT_MAP","BT_BB_INT_MAP","BT_BB_NMI_MAP","BT_MAC_INT_MAP","CACHE_CORE0_ACS_INT_MAP","CACHE_IA_INT_MAP","CLOCK_GATE","COEX_INT_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","CPU_INTR_FROM_CPU_0_MAP","CPU_INTR_FROM_CPU_1_MAP","CPU_INTR_FROM_CPU_2_MAP","CPU_INTR_FROM_CPU_3_MAP","CPU_INT_CLEAR","CPU_INT_EIP_STATUS","CPU_INT_ENABLE","CPU_INT_PRI_0","CPU_INT_PRI_1","CPU_INT_PRI_10","CPU_INT_PRI_11","CPU_INT_PRI_12","CPU_INT_PRI_13","CPU_INT_PRI_14","CPU_INT_PRI_15","CPU_INT_PRI_16","CPU_INT_PRI_17","CPU_INT_PRI_18","CPU_INT_PRI_19","CPU_INT_PRI_2","CPU_INT_PRI_20","CPU_INT_PRI_21","CPU_INT_PRI_22","CPU_INT_PRI_23","CPU_INT_PRI_24","CPU_INT_PRI_25","CPU_INT_PRI_26","CPU_INT_PRI_27","CPU_INT_PRI_28","CPU_INT_PRI_29","CPU_INT_PRI_3","CPU_INT_PRI_30","CPU_INT_PRI_31","CPU_INT_PRI_4","CPU_INT_PRI_5","CPU_INT_PRI_6","CPU_INT_PRI_7","CPU_INT_PRI_8","CPU_INT_PRI_9","CPU_INT_THRESH","CPU_INT_TYPE","DMA_CH0_INT_MAP","ECC_INT_MAP","EFUSE_INT_MAP","GPIO_INTERRUPT_PRO_MAP","GPIO_INTERRUPT_PRO_NMI_MAP","I2C_EXT0_INTR_MAP","I2C_MST_INT_MAP","ICACHE_PRELOAD_INT_MAP","ICACHE_SYNC_INT_MAP","INTERRUPT_REG_DATE","INTR_STATUS_REG_0","INTR_STATUS_REG_1","LEDC_INT_MAP","LP_TIMER_INT_MAP","MAC_INTR_MAP","RTC_CORE_INTR_MAP","RegisterBlock","SHA_INT_MAP","SPI_INTR_1_MAP","SPI_INTR_2_MAP","SPI_MEM_REJECT_INTR_MAP","SYSTIMER_TARGET0_INT_MAP","SYSTIMER_TARGET1_INT_MAP","SYSTIMER_TARGET2_INT_MAP","TG_T0_INT_MAP","TG_WDT_INT_MAP","UART1_INTR_MAP","UART_INTR_MAP","WIFI_BB_INT_MAP","WIFI_MAC_NMI_MAP","WIFI_PWR_INT_MAP","apb_adc_int_map","apb_adc_int_map","apb_ctrl_intr_map","apb_ctrl_intr_map","assist_debug_intr_map","assist_debug_intr_map","ble_sec_int_map","ble_sec_int_map","ble_timer_int_map","ble_timer_int_map","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","bt_bb_nmi_map","bt_bb_nmi_map","bt_mac_int_map","bt_mac_int_map","cache_core0_acs_int_map","cache_core0_acs_int_map","cache_ia_int_map","cache_ia_int_map","clock_gate","clock_gate","coex_int_map","coex_int_map","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","cpu_int_clear","cpu_int_clear","cpu_int_eip_status","cpu_int_eip_status","cpu_int_enable","cpu_int_enable","cpu_int_pri_0","cpu_int_pri_0","cpu_int_pri_1","cpu_int_pri_1","cpu_int_pri_10","cpu_int_pri_10","cpu_int_pri_11","cpu_int_pri_11","cpu_int_pri_12","cpu_int_pri_12","cpu_int_pri_13","cpu_int_pri_13","cpu_int_pri_14","cpu_int_pri_14","cpu_int_pri_15","cpu_int_pri_15","cpu_int_pri_16","cpu_int_pri_16","cpu_int_pri_17","cpu_int_pri_17","cpu_int_pri_18","cpu_int_pri_18","cpu_int_pri_19","cpu_int_pri_19","cpu_int_pri_2","cpu_int_pri_2","cpu_int_pri_20","cpu_int_pri_20","cpu_int_pri_21","cpu_int_pri_21","cpu_int_pri_22","cpu_int_pri_22","cpu_int_pri_23","cpu_int_pri_23","cpu_int_pri_24","cpu_int_pri_24","cpu_int_pri_25","cpu_int_pri_25","cpu_int_pri_26","cpu_int_pri_26","cpu_int_pri_27","cpu_int_pri_27","cpu_int_pri_28","cpu_int_pri_28","cpu_int_pri_29","cpu_int_pri_29","cpu_int_pri_3","cpu_int_pri_3","cpu_int_pri_30","cpu_int_pri_30","cpu_int_pri_31","cpu_int_pri_31","cpu_int_pri_4","cpu_int_pri_4","cpu_int_pri_5","cpu_int_pri_5","cpu_int_pri_6","cpu_int_pri_6","cpu_int_pri_7","cpu_int_pri_7","cpu_int_pri_8","cpu_int_pri_8","cpu_int_pri_9","cpu_int_pri_9","cpu_int_thresh","cpu_int_thresh","cpu_int_type","cpu_int_type","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","dma_ch0_int_map","dma_ch0_int_map","ecc_int_map","ecc_int_map","efuse_int_map","efuse_int_map","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","i2c_ext0_intr_map","i2c_ext0_intr_map","i2c_mst_int_map","i2c_mst_int_map","icache_preload_int_map","icache_preload_int_map","icache_sync_int_map","icache_sync_int_map","interrupt_reg_date","interrupt_reg_date","into","intr_status_reg_0","intr_status_reg_0","intr_status_reg_1","intr_status_reg_1","ledc_int_map","ledc_int_map","lp_timer_int_map","lp_timer_int_map","mac_intr_map","mac_intr_map","rtc_core_intr_map","rtc_core_intr_map","sha_int_map","sha_int_map","spi_intr_1_map","spi_intr_1_map","spi_intr_2_map","spi_intr_2_map","spi_mem_reject_intr_map","spi_mem_reject_intr_map","systimer_target0_int_map","systimer_target0_int_map","systimer_target1_int_map","systimer_target1_int_map","systimer_target2_int_map","systimer_target2_int_map","tg_t0_int_map","tg_t0_int_map","tg_wdt_int_map","tg_wdt_int_map","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","uart_intr_map","uart_intr_map","wifi_bb_int_map","wifi_bb_int_map","wifi_mac_nmi_map","wifi_mac_nmi_map","wifi_pwr_int_map","wifi_pwr_int_map","APB_ADC_INT_MAP_R","APB_ADC_INT_MAP_SPEC","APB_ADC_INT_MAP_W","R","W","apb_adc_int_map","apb_adc_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_CTRL_INTR_MAP_R","APB_CTRL_INTR_MAP_SPEC","APB_CTRL_INTR_MAP_W","R","W","apb_ctrl_intr_map","apb_ctrl_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ASSIST_DEBUG_INTR_MAP_R","ASSIST_DEBUG_INTR_MAP_SPEC","ASSIST_DEBUG_INTR_MAP_W","R","W","assist_debug_intr_map","assist_debug_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLE_SEC_INT_MAP_R","BLE_SEC_INT_MAP_SPEC","BLE_SEC_INT_MAP_W","R","W","bits","ble_sec_int_map","ble_sec_int_map","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLE_TIMER_INT_MAP_R","BLE_TIMER_INT_MAP_SPEC","BLE_TIMER_INT_MAP_W","R","W","bits","ble_timer_int_map","ble_timer_int_map","borrow","borrow_mut","from","into","try_from","try_into","type_id","BT_BB_INT_MAP_R","BT_BB_INT_MAP_SPEC","BT_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","from","into","try_from","try_into","type_id","BT_BB_NMI_MAP_R","BT_BB_NMI_MAP_SPEC","BT_BB_NMI_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_nmi_map","bt_bb_nmi_map","from","into","try_from","try_into","type_id","BT_MAC_INT_MAP_R","BT_MAC_INT_MAP_SPEC","BT_MAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_mac_int_map","bt_mac_int_map","from","into","try_from","try_into","type_id","CACHE_CORE0_ACS_INT_MAP_R","CACHE_CORE0_ACS_INT_MAP_SPEC","CACHE_CORE0_ACS_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_core0_acs_int_map","cache_core0_acs_int_map","from","into","try_from","try_into","type_id","CACHE_IA_INT_MAP_R","CACHE_IA_INT_MAP_SPEC","CACHE_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_ia_int_map","cache_ia_int_map","from","into","try_from","try_into","type_id","CLOCK_GATE_SPEC","R","REG_CLK_EN_R","REG_CLK_EN_W","W","bits","borrow","borrow_mut","from","into","reg_clk_en","reg_clk_en","try_from","try_into","type_id","COEX_INT_MAP_R","COEX_INT_MAP_SPEC","COEX_INT_MAP_W","R","W","bits","borrow","borrow_mut","coex_int_map","coex_int_map","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","from","into","try_from","try_into","type_id","CPU_INT_CLEAR_R","CPU_INT_CLEAR_SPEC","CPU_INT_CLEAR_W","R","W","bits","borrow","borrow_mut","cpu_int_clear","cpu_int_clear","from","into","try_from","try_into","type_id","CPU_INT_EIP_STATUS_R","CPU_INT_EIP_STATUS_SPEC","R","borrow","borrow_mut","cpu_int_eip_status","from","into","try_from","try_into","type_id","CPU_INT_ENABLE_R","CPU_INT_ENABLE_SPEC","CPU_INT_ENABLE_W","R","W","bits","borrow","borrow_mut","cpu_int_enable","cpu_int_enable","from","into","try_from","try_into","type_id","CPU_INT_PRI_0_SPEC","CPU_PRI_0_MAP_R","CPU_PRI_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_0_map","cpu_pri_0_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_1_SPEC","CPU_PRI_1_MAP_R","CPU_PRI_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_1_map","cpu_pri_1_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_10_SPEC","CPU_PRI_10_MAP_R","CPU_PRI_10_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_10_map","cpu_pri_10_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_11_SPEC","CPU_PRI_11_MAP_R","CPU_PRI_11_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_11_map","cpu_pri_11_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_12_SPEC","CPU_PRI_12_MAP_R","CPU_PRI_12_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_12_map","cpu_pri_12_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_13_SPEC","CPU_PRI_13_MAP_R","CPU_PRI_13_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_13_map","cpu_pri_13_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_14_SPEC","CPU_PRI_14_MAP_R","CPU_PRI_14_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_14_map","cpu_pri_14_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_15_SPEC","CPU_PRI_15_MAP_R","CPU_PRI_15_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_15_map","cpu_pri_15_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_16_SPEC","CPU_PRI_16_MAP_R","CPU_PRI_16_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_16_map","cpu_pri_16_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_17_SPEC","CPU_PRI_17_MAP_R","CPU_PRI_17_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_17_map","cpu_pri_17_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_18_SPEC","CPU_PRI_18_MAP_R","CPU_PRI_18_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_18_map","cpu_pri_18_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_19_SPEC","CPU_PRI_19_MAP_R","CPU_PRI_19_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_19_map","cpu_pri_19_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_2_SPEC","CPU_PRI_2_MAP_R","CPU_PRI_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_2_map","cpu_pri_2_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_20_SPEC","CPU_PRI_20_MAP_R","CPU_PRI_20_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_20_map","cpu_pri_20_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_21_SPEC","CPU_PRI_21_MAP_R","CPU_PRI_21_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_21_map","cpu_pri_21_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_22_SPEC","CPU_PRI_22_MAP_R","CPU_PRI_22_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_22_map","cpu_pri_22_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_23_SPEC","CPU_PRI_23_MAP_R","CPU_PRI_23_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_23_map","cpu_pri_23_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_24_SPEC","CPU_PRI_24_MAP_R","CPU_PRI_24_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_24_map","cpu_pri_24_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_25_SPEC","CPU_PRI_25_MAP_R","CPU_PRI_25_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_25_map","cpu_pri_25_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_26_SPEC","CPU_PRI_26_MAP_R","CPU_PRI_26_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_26_map","cpu_pri_26_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_27_SPEC","CPU_PRI_27_MAP_R","CPU_PRI_27_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_27_map","cpu_pri_27_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_28_SPEC","CPU_PRI_28_MAP_R","CPU_PRI_28_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_28_map","cpu_pri_28_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_29_SPEC","CPU_PRI_29_MAP_R","CPU_PRI_29_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_29_map","cpu_pri_29_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_3_SPEC","CPU_PRI_3_MAP_R","CPU_PRI_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_3_map","cpu_pri_3_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_30_SPEC","CPU_PRI_30_MAP_R","CPU_PRI_30_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_30_map","cpu_pri_30_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_31_SPEC","CPU_PRI_31_MAP_R","CPU_PRI_31_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_31_map","cpu_pri_31_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_4_SPEC","CPU_PRI_4_MAP_R","CPU_PRI_4_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_4_map","cpu_pri_4_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_5_SPEC","CPU_PRI_5_MAP_R","CPU_PRI_5_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_5_map","cpu_pri_5_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_6_SPEC","CPU_PRI_6_MAP_R","CPU_PRI_6_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_6_map","cpu_pri_6_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_7_SPEC","CPU_PRI_7_MAP_R","CPU_PRI_7_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_7_map","cpu_pri_7_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_8_SPEC","CPU_PRI_8_MAP_R","CPU_PRI_8_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_8_map","cpu_pri_8_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_9_SPEC","CPU_PRI_9_MAP_R","CPU_PRI_9_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_9_map","cpu_pri_9_map","from","into","try_from","try_into","type_id","CPU_INT_THRESH_R","CPU_INT_THRESH_SPEC","CPU_INT_THRESH_W","R","W","bits","borrow","borrow_mut","cpu_int_thresh","cpu_int_thresh","from","into","try_from","try_into","type_id","CPU_INT_TYPE_R","CPU_INT_TYPE_SPEC","CPU_INT_TYPE_W","R","W","bits","borrow","borrow_mut","cpu_int_type","cpu_int_type","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_MAP_R","CPU_INTR_FROM_CPU_0_MAP_SPEC","CPU_INTR_FROM_CPU_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_MAP_R","CPU_INTR_FROM_CPU_1_MAP_SPEC","CPU_INTR_FROM_CPU_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_MAP_R","CPU_INTR_FROM_CPU_2_MAP_SPEC","CPU_INTR_FROM_CPU_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_MAP_R","CPU_INTR_FROM_CPU_3_MAP_SPEC","CPU_INTR_FROM_CPU_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","from","into","try_from","try_into","type_id","DMA_CH0_INT_MAP_R","DMA_CH0_INT_MAP_SPEC","DMA_CH0_INT_MAP_W","R","W","bits","borrow","borrow_mut","dma_ch0_int_map","dma_ch0_int_map","from","into","try_from","try_into","type_id","ECC_INT_MAP_R","ECC_INT_MAP_SPEC","ECC_INT_MAP_W","R","W","bits","borrow","borrow_mut","ecc_int_map","ecc_int_map","from","into","try_from","try_into","type_id","EFUSE_INT_MAP_R","EFUSE_INT_MAP_SPEC","EFUSE_INT_MAP_W","R","W","bits","borrow","borrow_mut","efuse_int_map","efuse_int_map","from","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_MAP_R","GPIO_INTERRUPT_PRO_MAP_SPEC","GPIO_INTERRUPT_PRO_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_NMI_MAP_R","GPIO_INTERRUPT_PRO_NMI_MAP_SPEC","GPIO_INTERRUPT_PRO_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","into","try_from","try_into","type_id","I2C_EXT0_INTR_MAP_R","I2C_EXT0_INTR_MAP_SPEC","I2C_EXT0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_ext0_intr_map","i2c_ext0_intr_map","into","try_from","try_into","type_id","I2C_MST_INT_MAP_R","I2C_MST_INT_MAP_SPEC","I2C_MST_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_mst_int_map","i2c_mst_int_map","into","try_from","try_into","type_id","ICACHE_PRELOAD_INT_MAP_R","ICACHE_PRELOAD_INT_MAP_SPEC","ICACHE_PRELOAD_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_preload_int_map","icache_preload_int_map","into","try_from","try_into","type_id","ICACHE_SYNC_INT_MAP_R","ICACHE_SYNC_INT_MAP_SPEC","ICACHE_SYNC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_sync_int_map","icache_sync_int_map","into","try_from","try_into","type_id","INTERRUPT_REG_DATE_R","INTERRUPT_REG_DATE_SPEC","INTERRUPT_REG_DATE_W","R","W","bits","borrow","borrow_mut","from","interrupt_reg_date","interrupt_reg_date","into","try_from","try_into","type_id","INTR_STATUS_0_R","INTR_STATUS_REG_0_SPEC","R","borrow","borrow_mut","from","into","intr_status_0","try_from","try_into","type_id","INTR_STATUS_1_R","INTR_STATUS_REG_1_SPEC","R","borrow","borrow_mut","from","into","intr_status_1","try_from","try_into","type_id","LEDC_INT_MAP_R","LEDC_INT_MAP_SPEC","LEDC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","ledc_int_map","ledc_int_map","try_from","try_into","type_id","LP_TIMER_INT_MAP_R","LP_TIMER_INT_MAP_SPEC","LP_TIMER_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","lp_timer_int_map","lp_timer_int_map","try_from","try_into","type_id","MAC_INTR_MAP_SPEC","R","W","WIFI_MAC_INT_MAP_R","WIFI_MAC_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_int_map","wifi_mac_int_map","R","RTC_CORE_INTR_MAP_R","RTC_CORE_INTR_MAP_SPEC","RTC_CORE_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","rtc_core_intr_map","rtc_core_intr_map","try_from","try_into","type_id","R","SHA_INT_MAP_R","SHA_INT_MAP_SPEC","SHA_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","sha_int_map","sha_int_map","try_from","try_into","type_id","R","SPI_INTR_1_MAP_R","SPI_INTR_1_MAP_SPEC","SPI_INTR_1_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_1_map","spi_intr_1_map","try_from","try_into","type_id","R","SPI_INTR_2_MAP_R","SPI_INTR_2_MAP_SPEC","SPI_INTR_2_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_2_map","spi_intr_2_map","try_from","try_into","type_id","R","SPI_MEM_REJECT_INTR_MAP_R","SPI_MEM_REJECT_INTR_MAP_SPEC","SPI_MEM_REJECT_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_intr_map","spi_mem_reject_intr_map","try_from","try_into","type_id","R","SYSTIMER_TARGET0_INT_MAP_R","SYSTIMER_TARGET0_INT_MAP_SPEC","SYSTIMER_TARGET0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target0_int_map","systimer_target0_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET1_INT_MAP_R","SYSTIMER_TARGET1_INT_MAP_SPEC","SYSTIMER_TARGET1_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target1_int_map","systimer_target1_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET2_INT_MAP_R","SYSTIMER_TARGET2_INT_MAP_SPEC","SYSTIMER_TARGET2_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target2_int_map","systimer_target2_int_map","try_from","try_into","type_id","R","TG_T0_INT_MAP_R","TG_T0_INT_MAP_SPEC","TG_T0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_t0_int_map","tg_t0_int_map","try_from","try_into","type_id","R","TG_WDT_INT_MAP_R","TG_WDT_INT_MAP_SPEC","TG_WDT_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_wdt_int_map","tg_wdt_int_map","try_from","try_into","type_id","R","UART1_INTR_MAP_R","UART1_INTR_MAP_SPEC","UART1_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","R","UART_INTR_MAP_R","UART_INTR_MAP_SPEC","UART_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart_intr_map","uart_intr_map","R","W","WIFI_BB_INT_MAP_R","WIFI_BB_INT_MAP_SPEC","WIFI_BB_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_int_map","wifi_bb_int_map","R","W","WIFI_MAC_NMI_MAP_R","WIFI_MAC_NMI_MAP_SPEC","WIFI_MAC_NMI_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_nmi_map","wifi_mac_nmi_map","R","W","WIFI_PWR_INT_MAP_R","WIFI_PWR_INT_MAP_SPEC","WIFI_PWR_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_pwr_int_map","wifi_pwr_int_map","DATE","GPIO","PIN_CTRL","RegisterBlock","borrow","borrow_mut","date","date","from","gpio","gpio","gpio_iter","into","pin_ctrl","pin_ctrl","try_from","try_into","type_id","DATE_SPEC","R","REG_DATE_R","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","CLK_OUT1_R","CLK_OUT1_W","CLK_OUT2_R","CLK_OUT2_W","CLK_OUT3_R","CLK_OUT3_W","PIN_CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk_out1","clk_out1","clk_out2","clk_out2","clk_out3","clk_out3","from","into","try_from","try_into","type_id","CH_CONF0","CH_CONF1","CH_DUTY","CH_DUTY_R","CH_HPOINT","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TIMER_CONF","TIMER_VALUE","borrow","borrow_mut","ch0_conf0","ch0_conf1","ch0_duty","ch0_duty_r","ch0_hpoint","ch1_conf0","ch1_conf1","ch1_duty","ch1_duty_r","ch1_hpoint","ch2_conf0","ch2_conf1","ch2_duty","ch2_duty_r","ch2_hpoint","ch3_conf0","ch3_conf1","ch3_duty","ch3_duty_r","ch3_hpoint","ch4_conf0","ch4_conf1","ch4_duty","ch4_duty_r","ch4_hpoint","ch5_conf0","ch5_conf1","ch5_duty","ch5_duty_r","ch5_hpoint","ch_conf0","ch_conf0","ch_conf0_iter","ch_conf1","ch_conf1","ch_conf1_iter","ch_duty","ch_duty","ch_duty_iter","ch_duty_r","ch_duty_r","ch_duty_r_iter","ch_hpoint","ch_hpoint","ch_hpoint_iter","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","timer0_conf","timer0_value","timer1_conf","timer1_value","timer2_conf","timer2_value","timer3_conf","timer3_value","timer_conf","timer_conf","timer_conf_iter","timer_value","timer_value","timer_value_iter","try_from","try_into","type_id","CH_CONF0_SPEC","IDLE_LV_R","IDLE_LV_W","OVF_CNT_EN_R","OVF_CNT_EN_W","OVF_CNT_RESET_W","OVF_NUM_R","OVF_NUM_W","PARA_UP_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","ovf_cnt_en","ovf_cnt_en","ovf_cnt_reset","ovf_num","ovf_num","para_up","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","CH_CONF1_SPEC","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","CH_DUTY_SPEC","DUTY_R","DUTY_W","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","CH_DUTY_R_SPEC","DUTY_CH0_R_R","R","borrow","borrow_mut","duty_ch0_r","from","into","try_from","try_into","type_id","CH_HPOINT_SPEC","HPOINT_R","HPOINT_W","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","APB_CLK_SEL_R","APB_CLK_SEL_W","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","W","apb_clk_sel","apb_clk_sel","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","DATE_SPEC","LEDC_DATE_R","LEDC_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ledc_date","ledc_date","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_CLR_W","DUTY_CHNG_END_CH1_INT_CLR_W","DUTY_CHNG_END_CH2_INT_CLR_W","DUTY_CHNG_END_CH3_INT_CLR_W","DUTY_CHNG_END_CH4_INT_CLR_W","DUTY_CHNG_END_CH5_INT_CLR_W","INT_CLR_SPEC","OVF_CNT_CH0_INT_CLR_W","OVF_CNT_CH1_INT_CLR_W","OVF_CNT_CH2_INT_CLR_W","OVF_CNT_CH3_INT_CLR_W","OVF_CNT_CH4_INT_CLR_W","OVF_CNT_CH5_INT_CLR_W","OVF_INT_CLR_W","TIMER1_OVF_INT_CLR_W","TIMER2_OVF_INT_CLR_W","TIMER3_OVF_INT_CLR_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_clr","duty_chng_end_ch1_int_clr","duty_chng_end_ch2_int_clr","duty_chng_end_ch3_int_clr","duty_chng_end_ch4_int_clr","duty_chng_end_ch5_int_clr","from","into","ovf_cnt_ch0_int_clr","ovf_cnt_ch1_int_clr","ovf_cnt_ch2_int_clr","ovf_cnt_ch3_int_clr","ovf_cnt_ch4_int_clr","ovf_cnt_ch5_int_clr","ovf_int_clr","timer1_ovf_int_clr","timer2_ovf_int_clr","timer3_ovf_int_clr","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ENA_R","DUTY_CHNG_END_CH0_INT_ENA_W","DUTY_CHNG_END_CH1_INT_ENA_R","DUTY_CHNG_END_CH1_INT_ENA_W","DUTY_CHNG_END_CH2_INT_ENA_R","DUTY_CHNG_END_CH2_INT_ENA_W","DUTY_CHNG_END_CH3_INT_ENA_R","DUTY_CHNG_END_CH3_INT_ENA_W","DUTY_CHNG_END_CH4_INT_ENA_R","DUTY_CHNG_END_CH4_INT_ENA_W","DUTY_CHNG_END_CH5_INT_ENA_R","DUTY_CHNG_END_CH5_INT_ENA_W","INT_ENA_SPEC","OVF_CNT_CH0_INT_ENA_R","OVF_CNT_CH0_INT_ENA_W","OVF_CNT_CH1_INT_ENA_R","OVF_CNT_CH1_INT_ENA_W","OVF_CNT_CH2_INT_ENA_R","OVF_CNT_CH2_INT_ENA_W","OVF_CNT_CH3_INT_ENA_R","OVF_CNT_CH3_INT_ENA_W","OVF_CNT_CH4_INT_ENA_R","OVF_CNT_CH4_INT_ENA_W","OVF_CNT_CH5_INT_ENA_R","OVF_CNT_CH5_INT_ENA_W","OVF_INT_ENA_R","OVF_INT_ENA_W","R","TIMER1_OVF_INT_ENA_R","TIMER1_OVF_INT_ENA_W","TIMER2_OVF_INT_ENA_R","TIMER2_OVF_INT_ENA_W","TIMER3_OVF_INT_ENA_R","TIMER3_OVF_INT_ENA_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_ena","duty_chng_end_ch0_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch5_int_ena","duty_chng_end_ch5_int_ena","from","into","ovf_cnt_ch0_int_ena","ovf_cnt_ch0_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch5_int_ena","ovf_cnt_ch5_int_ena","ovf_int_ena","ovf_int_ena","timer1_ovf_int_ena","timer1_ovf_int_ena","timer2_ovf_int_ena","timer2_ovf_int_ena","timer3_ovf_int_ena","timer3_ovf_int_ena","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_RAW_R","DUTY_CHNG_END_CH0_INT_RAW_W","DUTY_CHNG_END_CH1_INT_RAW_R","DUTY_CHNG_END_CH1_INT_RAW_W","DUTY_CHNG_END_CH2_INT_RAW_R","DUTY_CHNG_END_CH2_INT_RAW_W","DUTY_CHNG_END_CH3_INT_RAW_R","DUTY_CHNG_END_CH3_INT_RAW_W","DUTY_CHNG_END_CH4_INT_RAW_R","DUTY_CHNG_END_CH4_INT_RAW_W","DUTY_CHNG_END_CH5_INT_RAW_R","DUTY_CHNG_END_CH5_INT_RAW_W","INT_RAW_SPEC","OVF_CNT_CH0_INT_RAW_R","OVF_CNT_CH0_INT_RAW_W","OVF_CNT_CH1_INT_RAW_R","OVF_CNT_CH1_INT_RAW_W","OVF_CNT_CH2_INT_RAW_R","OVF_CNT_CH2_INT_RAW_W","OVF_CNT_CH3_INT_RAW_R","OVF_CNT_CH3_INT_RAW_W","OVF_CNT_CH4_INT_RAW_R","OVF_CNT_CH4_INT_RAW_W","OVF_CNT_CH5_INT_RAW_R","OVF_CNT_CH5_INT_RAW_W","OVF_INT_RAW_R","OVF_INT_RAW_W","R","TIMER1_OVF_INT_RAW_R","TIMER1_OVF_INT_RAW_W","TIMER2_OVF_INT_RAW_R","TIMER2_OVF_INT_RAW_W","TIMER3_OVF_INT_RAW_R","TIMER3_OVF_INT_RAW_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_raw","duty_chng_end_ch0_int_raw","duty_chng_end_ch1_int_raw","duty_chng_end_ch1_int_raw","duty_chng_end_ch2_int_raw","duty_chng_end_ch2_int_raw","duty_chng_end_ch3_int_raw","duty_chng_end_ch3_int_raw","duty_chng_end_ch4_int_raw","duty_chng_end_ch4_int_raw","duty_chng_end_ch5_int_raw","duty_chng_end_ch5_int_raw","from","into","ovf_cnt_ch0_int_raw","ovf_cnt_ch0_int_raw","ovf_cnt_ch1_int_raw","ovf_cnt_ch1_int_raw","ovf_cnt_ch2_int_raw","ovf_cnt_ch2_int_raw","ovf_cnt_ch3_int_raw","ovf_cnt_ch3_int_raw","ovf_cnt_ch4_int_raw","ovf_cnt_ch4_int_raw","ovf_cnt_ch5_int_raw","ovf_cnt_ch5_int_raw","ovf_int_raw","ovf_int_raw","timer1_ovf_int_raw","timer1_ovf_int_raw","timer2_ovf_int_raw","timer2_ovf_int_raw","timer3_ovf_int_raw","timer3_ovf_int_raw","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ST_R","DUTY_CHNG_END_CH1_INT_ST_R","DUTY_CHNG_END_CH2_INT_ST_R","DUTY_CHNG_END_CH3_INT_ST_R","DUTY_CHNG_END_CH4_INT_ST_R","DUTY_CHNG_END_CH5_INT_ST_R","INT_ST_SPEC","OVF_CNT_CH0_INT_ST_R","OVF_CNT_CH1_INT_ST_R","OVF_CNT_CH2_INT_ST_R","OVF_CNT_CH3_INT_ST_R","OVF_CNT_CH4_INT_ST_R","OVF_CNT_CH5_INT_ST_R","OVF_INT_ST_R","R","TIMER1_OVF_INT_ST_R","TIMER2_OVF_INT_ST_R","TIMER3_OVF_INT_ST_R","borrow","borrow_mut","duty_chng_end_ch0_int_st","duty_chng_end_ch1_int_st","duty_chng_end_ch2_int_st","duty_chng_end_ch3_int_st","duty_chng_end_ch4_int_st","duty_chng_end_ch5_int_st","from","into","ovf_cnt_ch0_int_st","ovf_cnt_ch1_int_st","ovf_cnt_ch2_int_st","ovf_cnt_ch3_int_st","ovf_cnt_ch4_int_st","ovf_cnt_ch5_int_st","ovf_int_st","timer1_ovf_int_st","timer2_ovf_int_st","timer3_ovf_int_st","try_from","try_into","type_id","CLK_DIV_R","CLK_DIV_W","DUTY_RES_R","DUTY_RES_W","PARA_UP_W","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","TIMER_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div","clk_div","duty_res","duty_res","from","into","para_up","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","R","TIMER_VALUE_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","BLE_TIMER_CLK_CONF","CLK_CONF","COEX_LP_CLK_CONF","DATE","ETM_CLK_CONF","MODEM_LP_TIMER_CONF","RegisterBlock","ble_timer_clk_conf","ble_timer_clk_conf","borrow","borrow_mut","clk_conf","clk_conf","coex_lp_clk_conf","coex_lp_clk_conf","date","date","etm_clk_conf","etm_clk_conf","from","into","modem_lp_timer_conf","modem_lp_timer_conf","try_from","try_into","type_id","BLETIMER_CLK_IS_ACTIVE_R","BLETIMER_CLK_IS_ACTIVE_W","BLETIMER_USE_XTAL_R","BLETIMER_USE_XTAL_W","BLE_TIMER_CLK_CONF_SPEC","R","W","bits","bletimer_clk_is_active","bletimer_clk_is_active","bletimer_use_xtal","bletimer_use_xtal","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_CONF_SPEC","CLK_EN_R","CLK_EN_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","COEX_LPCLK_DIV_NUM_R","COEX_LPCLK_DIV_NUM_W","COEX_LPCLK_SEL_8M_R","COEX_LPCLK_SEL_8M_W","COEX_LPCLK_SEL_RTC_SLOW_R","COEX_LPCLK_SEL_RTC_SLOW_W","COEX_LPCLK_SEL_XTAL32K_R","COEX_LPCLK_SEL_XTAL32K_W","COEX_LPCLK_SEL_XTAL_R","COEX_LPCLK_SEL_XTAL_W","COEX_LP_CLK_CONF_SPEC","R","W","bits","borrow","borrow_mut","coex_lpclk_div_num","coex_lpclk_div_num","coex_lpclk_sel_8m","coex_lpclk_sel_8m","coex_lpclk_sel_rtc_slow","coex_lpclk_sel_rtc_slow","coex_lpclk_sel_xtal","coex_lpclk_sel_xtal","coex_lpclk_sel_xtal32k","coex_lpclk_sel_xtal32k","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ETM_CLK_ACTIVE_R","ETM_CLK_ACTIVE_W","ETM_CLK_CONF_SPEC","ETM_CLK_SEL_R","ETM_CLK_SEL_W","R","W","bits","borrow","borrow_mut","etm_clk_active","etm_clk_active","etm_clk_sel","etm_clk_sel","from","into","try_from","try_into","type_id","LP_TIMER_CLK_DIV_NUM_R","LP_TIMER_CLK_DIV_NUM_W","LP_TIMER_SEL_8M_R","LP_TIMER_SEL_8M_W","LP_TIMER_SEL_RTC_SLOW_R","LP_TIMER_SEL_RTC_SLOW_W","LP_TIMER_SEL_XTAL32K_R","LP_TIMER_SEL_XTAL32K_W","LP_TIMER_SEL_XTAL_R","LP_TIMER_SEL_XTAL_W","MODEM_LP_TIMER_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","into","lp_timer_clk_div_num","lp_timer_clk_div_num","lp_timer_sel_8m","lp_timer_sel_8m","lp_timer_sel_rtc_slow","lp_timer_sel_rtc_slow","lp_timer_sel_xtal","lp_timer_sel_xtal","lp_timer_sel_xtal32k","lp_timer_sel_xtal32k","try_from","try_into","type_id","DATA","RegisterBlock","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","ANA_CONF","BIAS_CONF","BROWN_OUT","CLK_CONF","CNTL_DATE","CNTL_DBG_MAP","CNTL_DBG_SAR_SEL","CNTL_DBG_SEL","CNTL_GPIO_WAKEUP","CNTL_RETENTION_CTRL","CNTL_SENSOR_CTRL","CPU_PERIOD_CONF","DIAG0","DIG_ISO","DIG_PAD_HOLD","DIG_PWC","EXT_WAKEUP_CONF","EXT_XTL_CONF","FIB_SEL","INT_CLR_RTC","INT_ENA_RTC","INT_ENA_RTC_W1TC","INT_ENA_RTC_W1TS","INT_RAW_RTC","INT_ST_RTC","LOW_POWER_ST","OPTION1","OPTIONS0","PAD_HOLD","PWC","RESET_STATE","RTC_CNTL","RegisterBlock","SLOW_CLK_CONF","SLP_REJECT_CAUSE","SLP_REJECT_CONF","SLP_TIMER0","SLP_TIMER1","SLP_WAKEUP_CAUSE","STATE0","STORE0","STORE1","STORE2","STORE3","STORE4","STORE5","STORE6","STORE7","SWD_CONF","SWD_WPROTECT","SW_CPU_STALL","TIMER1","TIMER2","TIMER4","TIMER5","TIME_HIGH0","TIME_HIGH1","TIME_LOW0","TIME_LOW1","TIME_UPDATE","ULP_CP_TIMER_1","USB_CONF","WAKEUP_STATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTFEED","WDTWPROTECT","ana_conf","ana_conf","bias_conf","bias_conf","borrow","borrow_mut","brown_out","brown_out","clk_conf","clk_conf","cntl_date","cntl_date","cntl_dbg_map","cntl_dbg_map","cntl_dbg_sar_sel","cntl_dbg_sar_sel","cntl_dbg_sel","cntl_dbg_sel","cntl_gpio_wakeup","cntl_gpio_wakeup","cntl_retention_ctrl","cntl_retention_ctrl","cntl_sensor_ctrl","cntl_sensor_ctrl","cpu_period_conf","cpu_period_conf","diag0","diag0","dig_iso","dig_iso","dig_pad_hold","dig_pad_hold","dig_pwc","dig_pwc","ext_wakeup_conf","ext_wakeup_conf","ext_xtl_conf","ext_xtl_conf","fib_sel","fib_sel","from","int_clr_rtc","int_clr_rtc","int_ena_rtc","int_ena_rtc","int_ena_rtc_w1tc","int_ena_rtc_w1tc","int_ena_rtc_w1ts","int_ena_rtc_w1ts","int_raw_rtc","int_raw_rtc","int_st_rtc","int_st_rtc","into","low_power_st","low_power_st","option1","option1","options0","options0","pad_hold","pad_hold","pwc","pwc","reset_state","reset_state","rtc_cntl","rtc_cntl","slow_clk_conf","slow_clk_conf","slp_reject_cause","slp_reject_cause","slp_reject_conf","slp_reject_conf","slp_timer0","slp_timer0","slp_timer1","slp_timer1","slp_wakeup_cause","slp_wakeup_cause","state0","state0","store0","store0","store1","store1","store2","store2","store3","store3","store4","store4","store5","store5","store6","store6","store7","store7","sw_cpu_stall","sw_cpu_stall","swd_conf","swd_conf","swd_wprotect","swd_wprotect","time_high0","time_high0","time_high1","time_high1","time_low0","time_low0","time_low1","time_low1","time_update","time_update","timer1","timer1","timer2","timer2","timer4","timer4","timer5","timer5","try_from","try_into","type_id","ulp_cp_timer_1","ulp_cp_timer_1","usb_conf","usb_conf","wakeup_state","wakeup_state","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","ANA_CONF_SPEC","BBPLL_CAL_SLP_START_R","BBPLL_CAL_SLP_START_W","CKGEN_I2C_PU_R","CKGEN_I2C_PU_W","I2C_RESET_POR_FORCE_PD_R","I2C_RESET_POR_FORCE_PD_W","I2C_RESET_POR_FORCE_PU_R","I2C_RESET_POR_FORCE_PU_W","PLLA_FORCE_PD_R","PLLA_FORCE_PD_W","PLLA_FORCE_PU_R","PLLA_FORCE_PU_W","PLL_I2C_PU_R","PLL_I2C_PU_W","R","RFRX_PBUS_PU_R","RFRX_PBUS_PU_W","SAR_I2C_PU_R","SAR_I2C_PU_W","TXRF_I2C_PU_R","TXRF_I2C_PU_W","W","bbpll_cal_slp_start","bbpll_cal_slp_start","bits","borrow","borrow_mut","ckgen_i2c_pu","ckgen_i2c_pu","from","i2c_reset_por_force_pd","i2c_reset_por_force_pd","i2c_reset_por_force_pu","i2c_reset_por_force_pu","into","pll_i2c_pu","pll_i2c_pu","plla_force_pd","plla_force_pd","plla_force_pu","plla_force_pu","rfrx_pbus_pu","rfrx_pbus_pu","sar_i2c_pu","sar_i2c_pu","try_from","try_into","txrf_i2c_pu","txrf_i2c_pu","type_id","BIAS_BUF_DEEP_SLP_R","BIAS_BUF_DEEP_SLP_W","BIAS_BUF_IDLE_R","BIAS_BUF_IDLE_W","BIAS_BUF_MONITOR_R","BIAS_BUF_MONITOR_W","BIAS_BUF_WAKE_R","BIAS_BUF_WAKE_W","BIAS_CONF_SPEC","BIAS_SLEEP_DEEP_SLP_R","BIAS_SLEEP_DEEP_SLP_W","BIAS_SLEEP_MONITOR_R","BIAS_SLEEP_MONITOR_W","DBG_ATTEN_ACTIVE_R","DBG_ATTEN_ACTIVE_W","DBG_ATTEN_DEEP_SLP_R","DBG_ATTEN_DEEP_SLP_W","DBG_ATTEN_MONITOR_R","DBG_ATTEN_MONITOR_W","DG_VDD_DRV_B_SLP_EN_R","DG_VDD_DRV_B_SLP_EN_W","DG_VDD_DRV_B_SLP_R","DG_VDD_DRV_B_SLP_W","PD_CUR_DEEP_SLP_R","PD_CUR_DEEP_SLP_W","PD_CUR_MONITOR_R","PD_CUR_MONITOR_W","R","W","bias_buf_deep_slp","bias_buf_deep_slp","bias_buf_idle","bias_buf_idle","bias_buf_monitor","bias_buf_monitor","bias_buf_wake","bias_buf_wake","bias_sleep_deep_slp","bias_sleep_deep_slp","bias_sleep_monitor","bias_sleep_monitor","bits","borrow","borrow_mut","dbg_atten_active","dbg_atten_active","dbg_atten_deep_slp","dbg_atten_deep_slp","dbg_atten_monitor","dbg_atten_monitor","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp_en","dg_vdd_drv_b_slp_en","from","into","pd_cur_deep_slp","pd_cur_deep_slp","pd_cur_monitor","pd_cur_monitor","try_from","try_into","type_id","BROWN_OUT_ANA_RST_EN_R","BROWN_OUT_ANA_RST_EN_W","BROWN_OUT_CLOSE_FLASH_ENA_R","BROWN_OUT_CLOSE_FLASH_ENA_W","BROWN_OUT_CNT_CLR_R","BROWN_OUT_CNT_CLR_W","BROWN_OUT_ENA_R","BROWN_OUT_ENA_W","BROWN_OUT_INT_WAIT_R","BROWN_OUT_INT_WAIT_W","BROWN_OUT_PD_RF_ENA_R","BROWN_OUT_PD_RF_ENA_W","BROWN_OUT_RST_ENA_R","BROWN_OUT_RST_ENA_W","BROWN_OUT_RST_SEL_R","BROWN_OUT_RST_SEL_W","BROWN_OUT_RST_WAIT_R","BROWN_OUT_RST_WAIT_W","BROWN_OUT_SPEC","DET_R","DET_W","R","W","bits","borrow","borrow_mut","brown_out_ana_rst_en","brown_out_ana_rst_en","brown_out_close_flash_ena","brown_out_close_flash_ena","brown_out_cnt_clr","brown_out_cnt_clr","brown_out_ena","brown_out_ena","brown_out_int_wait","brown_out_int_wait","brown_out_pd_rf_ena","brown_out_pd_rf_ena","brown_out_rst_ena","brown_out_rst_ena","brown_out_rst_sel","brown_out_rst_sel","brown_out_rst_wait","brown_out_rst_wait","det","det","from","into","try_from","try_into","type_id","ANA_CLK_RTC_SEL_R","ANA_CLK_RTC_SEL_W","CK8M_DFREQ_R","CK8M_DFREQ_W","CK8M_DIV_R","CK8M_DIV_SEL_R","CK8M_DIV_SEL_VLD_R","CK8M_DIV_SEL_VLD_W","CK8M_DIV_SEL_W","CK8M_DIV_W","CK8M_FORCE_NOGATING_R","CK8M_FORCE_NOGATING_W","CK8M_FORCE_PD_R","CK8M_FORCE_PD_W","CK8M_FORCE_PU_R","CK8M_FORCE_PU_W","CLK_CONF_SPEC","DIG_CLK8M_D256_EN_R","DIG_CLK8M_D256_EN_W","DIG_CLK8M_EN_R","DIG_CLK8M_EN_W","DIG_XTAL32K_EN_R","DIG_XTAL32K_EN_W","EFUSE_CLK_FORCE_GATING_R","EFUSE_CLK_FORCE_GATING_W","EFUSE_CLK_FORCE_NOGATING_R","EFUSE_CLK_FORCE_NOGATING_W","ENB_CK8M_DIV_R","ENB_CK8M_DIV_W","ENB_CK8M_R","ENB_CK8M_W","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","R","W","XTAL_FORCE_NOGATING_R","XTAL_FORCE_NOGATING_W","XTAL_GLOBAL_FORCE_GATING_R","XTAL_GLOBAL_FORCE_GATING_W","XTAL_GLOBAL_FORCE_NOGATING_R","XTAL_GLOBAL_FORCE_NOGATING_W","ana_clk_rtc_sel","ana_clk_rtc_sel","bits","borrow","borrow_mut","ck8m_dfreq","ck8m_dfreq","ck8m_div","ck8m_div","ck8m_div_sel","ck8m_div_sel","ck8m_div_sel_vld","ck8m_div_sel_vld","ck8m_force_nogating","ck8m_force_nogating","ck8m_force_pd","ck8m_force_pd","ck8m_force_pu","ck8m_force_pu","dig_clk8m_d256_en","dig_clk8m_d256_en","dig_clk8m_en","dig_clk8m_en","dig_xtal32k_en","dig_xtal32k_en","efuse_clk_force_gating","efuse_clk_force_gating","efuse_clk_force_nogating","efuse_clk_force_nogating","enb_ck8m","enb_ck8m","enb_ck8m_div","enb_ck8m_div","fast_clk_rtc_sel","fast_clk_rtc_sel","from","into","try_from","try_into","type_id","xtal_force_nogating","xtal_force_nogating","xtal_global_force_gating","xtal_global_force_gating","xtal_global_force_nogating","xtal_global_force_nogating","CNTL_DATE_R","CNTL_DATE_SPEC","CNTL_DATE_W","R","W","bits","borrow","borrow_mut","cntl_date","cntl_date","from","into","try_from","try_into","type_id","CNTL_DBG_MAP_SPEC","GPIO_PIN0_FUN_SEL_R","GPIO_PIN0_FUN_SEL_W","GPIO_PIN0_MUX_SEL_R","GPIO_PIN0_MUX_SEL_W","GPIO_PIN1_FUN_SEL_R","GPIO_PIN1_FUN_SEL_W","GPIO_PIN1_MUX_SEL_R","GPIO_PIN1_MUX_SEL_W","GPIO_PIN2_FUN_SEL_R","GPIO_PIN2_FUN_SEL_W","GPIO_PIN2_MUX_SEL_R","GPIO_PIN2_MUX_SEL_W","GPIO_PIN3_FUN_SEL_R","GPIO_PIN3_FUN_SEL_W","GPIO_PIN3_MUX_SEL_R","GPIO_PIN3_MUX_SEL_W","GPIO_PIN4_FUN_SEL_R","GPIO_PIN4_FUN_SEL_W","GPIO_PIN4_MUX_SEL_R","GPIO_PIN4_MUX_SEL_W","GPIO_PIN5_FUN_SEL_R","GPIO_PIN5_FUN_SEL_W","GPIO_PIN5_MUX_SEL_R","GPIO_PIN5_MUX_SEL_W","R","W","bits","borrow","borrow_mut","from","gpio_pin0_fun_sel","gpio_pin0_fun_sel","gpio_pin0_mux_sel","gpio_pin0_mux_sel","gpio_pin1_fun_sel","gpio_pin1_fun_sel","gpio_pin1_mux_sel","gpio_pin1_mux_sel","gpio_pin2_fun_sel","gpio_pin2_fun_sel","gpio_pin2_mux_sel","gpio_pin2_mux_sel","gpio_pin3_fun_sel","gpio_pin3_fun_sel","gpio_pin3_mux_sel","gpio_pin3_mux_sel","gpio_pin4_fun_sel","gpio_pin4_fun_sel","gpio_pin4_mux_sel","gpio_pin4_mux_sel","gpio_pin5_fun_sel","gpio_pin5_fun_sel","gpio_pin5_mux_sel","gpio_pin5_mux_sel","into","try_from","try_into","type_id","CNTL_DBG_SAR_SEL_SPEC","R","SAR_DEBUG_SEL_R","SAR_DEBUG_SEL_W","W","bits","borrow","borrow_mut","from","into","sar_debug_sel","sar_debug_sel","try_from","try_into","type_id","CNTL_DBG_SEL_SPEC","DEBUG_12M_NO_GATING_R","DEBUG_12M_NO_GATING_W","DEBUG_BIT_SEL_R","DEBUG_BIT_SEL_W","DEBUG_SEL0_R","DEBUG_SEL0_W","DEBUG_SEL1_R","DEBUG_SEL1_W","DEBUG_SEL2_R","DEBUG_SEL2_W","DEBUG_SEL3_R","DEBUG_SEL3_W","DEBUG_SEL4_R","DEBUG_SEL4_W","R","W","bits","borrow","borrow_mut","debug_12m_no_gating","debug_12m_no_gating","debug_bit_sel","debug_bit_sel","debug_sel0","debug_sel0","debug_sel1","debug_sel1","debug_sel2","debug_sel2","debug_sel3","debug_sel3","debug_sel4","debug_sel4","from","into","try_from","try_into","type_id","CNTL_GPIO_WAKEUP_SPEC","GPIO_PIN0_INT_TYPE_R","GPIO_PIN0_INT_TYPE_W","GPIO_PIN0_WAKEUP_ENABLE_R","GPIO_PIN0_WAKEUP_ENABLE_W","GPIO_PIN1_INT_TYPE_R","GPIO_PIN1_INT_TYPE_W","GPIO_PIN1_WAKEUP_ENABLE_R","GPIO_PIN1_WAKEUP_ENABLE_W","GPIO_PIN2_INT_TYPE_R","GPIO_PIN2_INT_TYPE_W","GPIO_PIN2_WAKEUP_ENABLE_R","GPIO_PIN2_WAKEUP_ENABLE_W","GPIO_PIN3_INT_TYPE_R","GPIO_PIN3_INT_TYPE_W","GPIO_PIN3_WAKEUP_ENABLE_R","GPIO_PIN3_WAKEUP_ENABLE_W","GPIO_PIN4_INT_TYPE_R","GPIO_PIN4_INT_TYPE_W","GPIO_PIN4_WAKEUP_ENABLE_R","GPIO_PIN4_WAKEUP_ENABLE_W","GPIO_PIN5_INT_TYPE_R","GPIO_PIN5_INT_TYPE_W","GPIO_PIN5_WAKEUP_ENABLE_R","GPIO_PIN5_WAKEUP_ENABLE_W","GPIO_PIN_CLK_GATE_R","GPIO_PIN_CLK_GATE_W","GPIO_WAKEUP_STATUS_CLR_R","GPIO_WAKEUP_STATUS_CLR_W","GPIO_WAKEUP_STATUS_R","GPIO_WAKEUP_STATUS_W","R","W","bits","borrow","borrow_mut","from","gpio_pin0_int_type","gpio_pin0_int_type","gpio_pin0_wakeup_enable","gpio_pin0_wakeup_enable","gpio_pin1_int_type","gpio_pin1_int_type","gpio_pin1_wakeup_enable","gpio_pin1_wakeup_enable","gpio_pin2_int_type","gpio_pin2_int_type","gpio_pin2_wakeup_enable","gpio_pin2_wakeup_enable","gpio_pin3_int_type","gpio_pin3_int_type","gpio_pin3_wakeup_enable","gpio_pin3_wakeup_enable","gpio_pin4_int_type","gpio_pin4_int_type","gpio_pin4_wakeup_enable","gpio_pin4_wakeup_enable","gpio_pin5_int_type","gpio_pin5_int_type","gpio_pin5_wakeup_enable","gpio_pin5_wakeup_enable","gpio_pin_clk_gate","gpio_pin_clk_gate","gpio_wakeup_status","gpio_wakeup_status","gpio_wakeup_status_clr","gpio_wakeup_status_clr","into","try_from","try_into","type_id","CNTL_RETENTION_CTRL_SPEC","R","RETENTION_CLKOFF_WAIT_R","RETENTION_CLKOFF_WAIT_W","RETENTION_CLK_SEL_R","RETENTION_CLK_SEL_W","RETENTION_DONE_WAIT_R","RETENTION_DONE_WAIT_W","RETENTION_EN_R","RETENTION_EN_W","RETENTION_WAIT_R","RETENTION_WAIT_W","W","bits","borrow","borrow_mut","from","into","retention_clk_sel","retention_clk_sel","retention_clkoff_wait","retention_clkoff_wait","retention_done_wait","retention_done_wait","retention_en","retention_en","retention_wait","retention_wait","try_from","try_into","type_id","CNTL_SENSOR_CTRL_SPEC","FORCE_XPD_SAR_R","FORCE_XPD_SAR_W","R","SAR2_PWDET_CCT_R","SAR2_PWDET_CCT_W","W","bits","borrow","borrow_mut","force_xpd_sar","force_xpd_sar","from","into","sar2_pwdet_cct","sar2_pwdet_cct","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPUSEL_CONF_R","CPUSEL_CONF_W","CPU_PERIOD_CONF_SPEC","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","cpusel_conf","cpusel_conf","from","into","try_from","try_into","type_id","DIAG0_SPEC","LOW_POWER_DIAG1_R","LOW_POWER_DIAG1_W","R","W","bits","borrow","borrow_mut","from","into","low_power_diag1","low_power_diag1","try_from","try_into","type_id","CLR_DG_PAD_AUTOHOLD_R","CLR_DG_PAD_AUTOHOLD_W","DG_PAD_AUTOHOLD_EN_R","DG_PAD_AUTOHOLD_EN_W","DG_PAD_AUTOHOLD_R","DG_PAD_AUTOHOLD_W","DG_PAD_FORCE_HOLD_R","DG_PAD_FORCE_HOLD_W","DG_PAD_FORCE_ISO_R","DG_PAD_FORCE_ISO_W","DG_PAD_FORCE_NOISO_R","DG_PAD_FORCE_NOISO_W","DG_PAD_FORCE_UNHOLD_R","DG_PAD_FORCE_UNHOLD_W","DG_WRAP_FORCE_ISO_R","DG_WRAP_FORCE_ISO_W","DG_WRAP_FORCE_NOISO_R","DG_WRAP_FORCE_NOISO_W","DIG_ISO_SPEC","FORCE_OFF_R","FORCE_OFF_W","FORCE_ON_R","FORCE_ON_W","R","W","bits","borrow","borrow_mut","clr_dg_pad_autohold","clr_dg_pad_autohold","dg_pad_autohold","dg_pad_autohold","dg_pad_autohold_en","dg_pad_autohold_en","dg_pad_force_hold","dg_pad_force_hold","dg_pad_force_iso","dg_pad_force_iso","dg_pad_force_noiso","dg_pad_force_noiso","dg_pad_force_unhold","dg_pad_force_unhold","dg_wrap_force_iso","dg_wrap_force_iso","dg_wrap_force_noiso","dg_wrap_force_noiso","force_off","force_off","force_on","force_on","from","into","try_from","try_into","type_id","DIG_PAD_HOLD_R","DIG_PAD_HOLD_SPEC","DIG_PAD_HOLD_W","R","W","bits","borrow","borrow_mut","dig_pad_hold","dig_pad_hold","from","into","try_from","try_into","type_id","DG_WRAP_FORCE_PD_R","DG_WRAP_FORCE_PD_W","DG_WRAP_FORCE_PU_R","DG_WRAP_FORCE_PU_W","DG_WRAP_PD_EN_R","DG_WRAP_PD_EN_W","DIG_PWC_SPEC","LSLP_MEM_FORCE_PD_R","LSLP_MEM_FORCE_PD_W","LSLP_MEM_FORCE_PU_R","LSLP_MEM_FORCE_PU_W","R","VDD_SPI_PD_EN_R","VDD_SPI_PD_EN_W","VDD_SPI_PWR_DRV_R","VDD_SPI_PWR_DRV_W","VDD_SPI_PWR_FORCE_R","VDD_SPI_PWR_FORCE_W","W","bits","borrow","borrow_mut","dg_wrap_force_pd","dg_wrap_force_pd","dg_wrap_force_pu","dg_wrap_force_pu","dg_wrap_pd_en","dg_wrap_pd_en","from","into","lslp_mem_force_pd","lslp_mem_force_pd","lslp_mem_force_pu","lslp_mem_force_pu","try_from","try_into","type_id","vdd_spi_pd_en","vdd_spi_pd_en","vdd_spi_pwr_drv","vdd_spi_pwr_drv","vdd_spi_pwr_force","vdd_spi_pwr_force","EXT_WAKEUP_CONF_SPEC","GPIO_WAKEUP_FILTER_R","GPIO_WAKEUP_FILTER_W","R","W","bits","borrow","borrow_mut","from","gpio_wakeup_filter","gpio_wakeup_filter","into","try_from","try_into","type_id","EXT_XTL_CONF_SPEC","R","W","XTL_EXT_CTR_EN_R","XTL_EXT_CTR_EN_W","XTL_EXT_CTR_LV_R","XTL_EXT_CTR_LV_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtl_ext_ctr_en","xtl_ext_ctr_en","xtl_ext_ctr_lv","xtl_ext_ctr_lv","FIB_SEL_R","FIB_SEL_SPEC","FIB_SEL_W","R","W","bits","borrow","borrow_mut","fib_sel","fib_sel","from","into","try_from","try_into","type_id","BBPLL_CAL_INT_CLR_R","BBPLL_CAL_INT_CLR_W","BROWN_OUT_INT_CLR_R","BROWN_OUT_INT_CLR_W","INT_CLR_RTC_SPEC","MAIN_TIMER_INT_CLR_R","MAIN_TIMER_INT_CLR_W","R","SLP_REJECT_INT_CLR_R","SLP_REJECT_INT_CLR_W","SLP_WAKEUP_INT_CLR_R","SLP_WAKEUP_INT_CLR_W","SWD_INT_CLR_R","SWD_INT_CLR_W","W","WDT_INT_CLR_R","WDT_INT_CLR_W","bbpll_cal_int_clr","bbpll_cal_int_clr","bits","borrow","borrow_mut","brown_out_int_clr","brown_out_int_clr","from","into","main_timer_int_clr","main_timer_int_clr","slp_reject_int_clr","slp_reject_int_clr","slp_wakeup_int_clr","slp_wakeup_int_clr","swd_int_clr","swd_int_clr","try_from","try_into","type_id","wdt_int_clr","wdt_int_clr","BBPLL_CAL_INT_ENA_R","BBPLL_CAL_INT_ENA_W","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","INT_ENA_RTC_SPEC","MAIN_TIMER_INT_ENA_R","MAIN_TIMER_INT_ENA_W","R","SLP_REJECT_INT_ENA_R","SLP_REJECT_INT_ENA_W","SLP_WAKEUP_INT_ENA_R","SLP_WAKEUP_INT_ENA_W","SWD_INT_ENA_R","SWD_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bbpll_cal_int_ena","bbpll_cal_int_ena","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","into","main_timer_int_ena","main_timer_int_ena","slp_reject_int_ena","slp_reject_int_ena","slp_wakeup_int_ena","slp_wakeup_int_ena","swd_int_ena","swd_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","BBPLL_CAL_INT_ENA_W1TC_R","BBPLL_CAL_INT_ENA_W1TC_W","BROWN_OUT_INT_ENA_W1TC_R","BROWN_OUT_INT_ENA_W1TC_W","INT_ENA_RTC_W1TC_SPEC","MAIN_TIMER_INT_ENA_W1TC_R","MAIN_TIMER_INT_ENA_W1TC_W","R","SLP_REJECT_INT_ENA_W1TC_R","SLP_REJECT_INT_ENA_W1TC_W","SLP_WAKEUP_INT_ENA_W1TC_R","SLP_WAKEUP_INT_ENA_W1TC_W","SWD_INT_ENA_W1TC_R","SWD_INT_ENA_W1TC_W","W","WDT_INT_ENA_W1TC_R","WDT_INT_ENA_W1TC_W","bbpll_cal_int_ena_w1tc","bbpll_cal_int_ena_w1tc","bits","borrow","borrow_mut","brown_out_int_ena_w1tc","brown_out_int_ena_w1tc","from","into","main_timer_int_ena_w1tc","main_timer_int_ena_w1tc","slp_reject_int_ena_w1tc","slp_reject_int_ena_w1tc","slp_wakeup_int_ena_w1tc","slp_wakeup_int_ena_w1tc","swd_int_ena_w1tc","swd_int_ena_w1tc","try_from","try_into","type_id","wdt_int_ena_w1tc","wdt_int_ena_w1tc","BBPLL_CAL_INT_ENA_W1TS_R","BBPLL_CAL_INT_ENA_W1TS_W","BROWN_OUT_INT_ENA_W1TS_R","BROWN_OUT_INT_ENA_W1TS_W","INT_ENA_RTC_W1TS_SPEC","MAIN_TIMER_INT_ENA_W1TS_R","MAIN_TIMER_INT_ENA_W1TS_W","R","SLP_REJECT_INT_ENA_W1TS_R","SLP_REJECT_INT_ENA_W1TS_W","SLP_WAKEUP_INT_ENA_W1TS_R","SLP_WAKEUP_INT_ENA_W1TS_W","SWD_INT_ENA_W1TS_R","SWD_INT_ENA_W1TS_W","W","WDT_INT_ENA_W1TS_R","WDT_INT_ENA_W1TS_W","bbpll_cal_int_ena_w1ts","bbpll_cal_int_ena_w1ts","bits","borrow","borrow_mut","brown_out_int_ena_w1ts","brown_out_int_ena_w1ts","from","into","main_timer_int_ena_w1ts","main_timer_int_ena_w1ts","slp_reject_int_ena_w1ts","slp_reject_int_ena_w1ts","slp_wakeup_int_ena_w1ts","slp_wakeup_int_ena_w1ts","swd_int_ena_w1ts","swd_int_ena_w1ts","try_from","try_into","type_id","wdt_int_ena_w1ts","wdt_int_ena_w1ts","BBPLL_CAL_INT_RAW_R","BBPLL_CAL_INT_RAW_W","BROWN_OUT_INT_RAW_R","BROWN_OUT_INT_RAW_W","INT_RAW_RTC_SPEC","MAIN_TIMER_INT_RAW_R","MAIN_TIMER_INT_RAW_W","R","SLP_REJECT_INT_RAW_R","SLP_REJECT_INT_RAW_W","SLP_WAKEUP_INT_RAW_R","SLP_WAKEUP_INT_RAW_W","SWD_INT_RAW_R","SWD_INT_RAW_W","W","WDT_INT_RAW_R","WDT_INT_RAW_W","bbpll_cal_int_raw","bbpll_cal_int_raw","bits","borrow","borrow_mut","brown_out_int_raw","brown_out_int_raw","from","into","main_timer_int_raw","main_timer_int_raw","slp_reject_int_raw","slp_reject_int_raw","slp_wakeup_int_raw","slp_wakeup_int_raw","swd_int_raw","swd_int_raw","try_from","try_into","type_id","wdt_int_raw","wdt_int_raw","BBPLL_CAL_INT_ST_R","BBPLL_CAL_INT_ST_W","BROWN_OUT_INT_ST_R","BROWN_OUT_INT_ST_W","INT_ST_RTC_SPEC","MAIN_TIMER_INT_ST_R","MAIN_TIMER_INT_ST_W","R","SLP_REJECT_INT_ST_R","SLP_REJECT_INT_ST_W","SLP_WAKEUP_INT_ST_R","SLP_WAKEUP_INT_ST_W","SWD_INT_ST_R","SWD_INT_ST_W","W","WDT_INT_ST_R","WDT_INT_ST_W","bbpll_cal_int_st","bbpll_cal_int_st","bits","borrow","borrow_mut","brown_out_int_st","brown_out_int_st","from","into","main_timer_int_st","main_timer_int_st","slp_reject_int_st","slp_reject_int_st","slp_wakeup_int_st","slp_wakeup_int_st","swd_int_st","swd_int_st","try_from","try_into","type_id","wdt_int_st","wdt_int_st","COCPU_STATE_DONE_R","COCPU_STATE_DONE_W","COCPU_STATE_SLP_R","COCPU_STATE_SLP_W","COCPU_STATE_START_R","COCPU_STATE_START_W","COCPU_STATE_SWITCH_R","COCPU_STATE_SWITCH_W","IN_LOW_POWER_STATE_R","IN_LOW_POWER_STATE_W","IN_WAKEUP_STATE_R","IN_WAKEUP_STATE_W","LOW_POWER_ST_SPEC","MAIN_STATE_IN_IDLE_R","MAIN_STATE_IN_IDLE_W","MAIN_STATE_IN_SLP_R","MAIN_STATE_IN_SLP_W","MAIN_STATE_IN_WAIT_8M_R","MAIN_STATE_IN_WAIT_8M_W","MAIN_STATE_IN_WAIT_PLL_R","MAIN_STATE_IN_WAIT_PLL_W","MAIN_STATE_IN_WAIT_XTL_R","MAIN_STATE_IN_WAIT_XTL_W","MAIN_STATE_PLL_ON_R","MAIN_STATE_PLL_ON_W","MAIN_STATE_R","MAIN_STATE_W","MAIN_STATE_WAIT_END_R","MAIN_STATE_WAIT_END_W","MAIN_STATE_XTAL_ISO_R","MAIN_STATE_XTAL_ISO_W","R","RDY_FOR_WAKEUP_R","RDY_FOR_WAKEUP_W","TOUCH_STATE_DONE_R","TOUCH_STATE_DONE_W","TOUCH_STATE_SLP_R","TOUCH_STATE_SLP_W","TOUCH_STATE_START_R","TOUCH_STATE_START_W","TOUCH_STATE_SWITCH_R","TOUCH_STATE_SWITCH_W","W","XPD_DIG_R","XPD_DIG_W","bits","borrow","borrow_mut","cocpu_state_done","cocpu_state_done","cocpu_state_slp","cocpu_state_slp","cocpu_state_start","cocpu_state_start","cocpu_state_switch","cocpu_state_switch","from","in_low_power_state","in_low_power_state","in_wakeup_state","in_wakeup_state","into","main_state","main_state","main_state_in_idle","main_state_in_idle","main_state_in_slp","main_state_in_slp","main_state_in_wait_8m","main_state_in_wait_8m","main_state_in_wait_pll","main_state_in_wait_pll","main_state_in_wait_xtl","main_state_in_wait_xtl","main_state_pll_on","main_state_pll_on","main_state_wait_end","main_state_wait_end","main_state_xtal_iso","main_state_xtal_iso","rdy_for_wakeup","rdy_for_wakeup","touch_state_done","touch_state_done","touch_state_slp","touch_state_slp","touch_state_start","touch_state_start","touch_state_switch","touch_state_switch","try_from","try_into","type_id","xpd_dig","xpd_dig","FORCE_DOWNLOAD_BOOT_R","FORCE_DOWNLOAD_BOOT_W","OPTION1_SPEC","R","W","bits","borrow","borrow_mut","force_download_boot","force_download_boot","from","into","try_from","try_into","type_id","ANALOG_FORCE_ISO_R","ANALOG_FORCE_ISO_W","ANALOG_FORCE_NOISO_R","ANALOG_FORCE_NOISO_W","BBPLL_FORCE_PD_R","BBPLL_FORCE_PD_W","BBPLL_FORCE_PU_R","BBPLL_FORCE_PU_W","BBPLL_I2C_FORCE_PD_R","BBPLL_I2C_FORCE_PD_W","BBPLL_I2C_FORCE_PU_R","BBPLL_I2C_FORCE_PU_W","BB_I2C_FORCE_PD_R","BB_I2C_FORCE_PD_W","BB_I2C_FORCE_PU_R","BB_I2C_FORCE_PU_W","DG_WRAP_FORCE_NORST_R","DG_WRAP_FORCE_NORST_W","DG_WRAP_FORCE_RST_R","DG_WRAP_FORCE_RST_W","OPTIONS0_SPEC","R","SW_PROCPU_RST_R","SW_PROCPU_RST_W","SW_STALL_PROCPU_C0_R","SW_STALL_PROCPU_C0_W","SW_SYS_RST_R","SW_SYS_RST_W","W","XTL_EN_WAIT_R","XTL_EN_WAIT_W","XTL_EXT_CTR_SEL_R","XTL_EXT_CTR_SEL_W","XTL_FORCE_PD_R","XTL_FORCE_PD_W","XTL_FORCE_PU_R","XTL_FORCE_PU_W","analog_force_iso","analog_force_iso","analog_force_noiso","analog_force_noiso","bb_i2c_force_pd","bb_i2c_force_pd","bb_i2c_force_pu","bb_i2c_force_pu","bbpll_force_pd","bbpll_force_pd","bbpll_force_pu","bbpll_force_pu","bbpll_i2c_force_pd","bbpll_i2c_force_pd","bbpll_i2c_force_pu","bbpll_i2c_force_pu","bits","borrow","borrow_mut","dg_wrap_force_norst","dg_wrap_force_norst","dg_wrap_force_rst","dg_wrap_force_rst","from","into","sw_procpu_rst","sw_procpu_rst","sw_stall_procpu_c0","sw_stall_procpu_c0","sw_sys_rst","sw_sys_rst","try_from","try_into","type_id","xtl_en_wait","xtl_en_wait","xtl_ext_ctr_sel","xtl_ext_ctr_sel","xtl_force_pd","xtl_force_pd","xtl_force_pu","xtl_force_pu","GPIO_PIN0_HOLD_R","GPIO_PIN0_HOLD_W","GPIO_PIN1_HOLD_R","GPIO_PIN1_HOLD_W","GPIO_PIN2_HOLD_R","GPIO_PIN2_HOLD_W","GPIO_PIN3_HOLD_R","GPIO_PIN3_HOLD_W","GPIO_PIN4_HOLD_R","GPIO_PIN4_HOLD_W","GPIO_PIN5_HOLD_R","GPIO_PIN5_HOLD_W","PAD_HOLD_SPEC","R","W","bits","borrow","borrow_mut","from","gpio_pin0_hold","gpio_pin0_hold","gpio_pin1_hold","gpio_pin1_hold","gpio_pin2_hold","gpio_pin2_hold","gpio_pin3_hold","gpio_pin3_hold","gpio_pin4_hold","gpio_pin4_hold","gpio_pin5_hold","gpio_pin5_hold","into","try_from","try_into","type_id","PAD_FORCE_HOLD_R","PAD_FORCE_HOLD_W","PWC_SPEC","R","W","bits","borrow","borrow_mut","from","into","pad_force_hold","pad_force_hold","try_from","try_into","type_id","DRESET_MASK_PROCPU_R","DRESET_MASK_PROCPU_W","OCD_HALT_ON_RESET_PROCPU_R","OCD_HALT_ON_RESET_PROCPU_W","R","RESET_CAUSE_PROCPU_R","RESET_CAUSE_PROCPU_W","RESET_STATE_SPEC","STAT_VECTOR_SEL_PROCPU_R","STAT_VECTOR_SEL_PROCPU_W","W","bits","borrow","borrow_mut","dreset_mask_procpu","dreset_mask_procpu","from","into","ocd_halt_on_reset_procpu","ocd_halt_on_reset_procpu","reset_cause_procpu","reset_cause_procpu","stat_vector_sel_procpu","stat_vector_sel_procpu","try_from","try_into","type_id","DIG_REG_CAL_EN_R","DIG_REG_CAL_EN_W","R","REGULATOR_FORCE_PD_R","REGULATOR_FORCE_PD_W","REGULATOR_FORCE_PU_R","REGULATOR_FORCE_PU_W","RTC_CNTL_SPEC","SCK_DCAP_R","SCK_DCAP_W","W","bits","borrow","borrow_mut","dig_reg_cal_en","dig_reg_cal_en","from","into","regulator_force_pd","regulator_force_pd","regulator_force_pu","regulator_force_pu","sck_dcap","sck_dcap","try_from","try_into","type_id","ANA_CLK_DIV_R","ANA_CLK_DIV_VLD_R","ANA_CLK_DIV_VLD_W","ANA_CLK_DIV_W","R","SLOW_CLK_CONF_SPEC","SLOW_CLK_NEXT_EDGE_R","SLOW_CLK_NEXT_EDGE_W","W","ana_clk_div","ana_clk_div","ana_clk_div_vld","ana_clk_div_vld","bits","borrow","borrow_mut","from","into","slow_clk_next_edge","slow_clk_next_edge","try_from","try_into","type_id","R","REJECT_CAUSE_R","REJECT_CAUSE_W","SLP_REJECT_CAUSE_SPEC","W","bits","borrow","borrow_mut","from","into","reject_cause","reject_cause","try_from","try_into","type_id","DEEP_SLP_REJECT_EN_R","DEEP_SLP_REJECT_EN_W","LIGHT_SLP_REJECT_EN_R","LIGHT_SLP_REJECT_EN_W","R","SLEEP_REJECT_ENA_R","SLEEP_REJECT_ENA_W","SLP_REJECT_CONF_SPEC","W","bits","borrow","borrow_mut","deep_slp_reject_en","deep_slp_reject_en","from","into","light_slp_reject_en","light_slp_reject_en","sleep_reject_ena","sleep_reject_ena","try_from","try_into","type_id","R","SLP_TIMER0_SPEC","SLP_VAL_LO_R","SLP_VAL_LO_W","W","bits","borrow","borrow_mut","from","into","slp_val_lo","slp_val_lo","try_from","try_into","type_id","MAIN_TIMER_ALARM_EN_R","MAIN_TIMER_ALARM_EN_W","R","SLP_TIMER1_SPEC","SLP_VAL_HI_R","SLP_VAL_HI_W","W","bits","borrow","borrow_mut","from","into","main_timer_alarm_en","main_timer_alarm_en","slp_val_hi","slp_val_hi","try_from","try_into","type_id","R","SLP_WAKEUP_CAUSE_SPEC","W","WAKEUP_CAUSE_R","WAKEUP_CAUSE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_cause","wakeup_cause","APB2RTC_BRIDGE_SEL_R","APB2RTC_BRIDGE_SEL_W","R","SDIO_ACTIVE_IND_R","SDIO_ACTIVE_IND_W","SLEEP_EN_R","SLEEP_EN_W","SLP_REJECT_CAUSE_CLR_R","SLP_REJECT_CAUSE_CLR_W","SLP_REJECT_R","SLP_REJECT_W","SLP_WAKEUP_R","SLP_WAKEUP_W","STATE0_SPEC","SW_CPU_INT_R","SW_CPU_INT_W","W","apb2rtc_bridge_sel","apb2rtc_bridge_sel","bits","borrow","borrow_mut","from","into","sdio_active_ind","sdio_active_ind","sleep_en","sleep_en","slp_reject","slp_reject","slp_reject_cause_clr","slp_reject_cause_clr","slp_wakeup","slp_wakeup","sw_cpu_int","sw_cpu_int","try_from","try_into","type_id","R","SCRATCH0_R","SCRATCH0_W","STORE0_SPEC","W","bits","borrow","borrow_mut","from","into","scratch0","scratch0","try_from","try_into","type_id","R","SCRATCH1_R","SCRATCH1_W","STORE1_SPEC","W","bits","borrow","borrow_mut","from","into","scratch1","scratch1","try_from","try_into","type_id","R","SCRATCH2_R","SCRATCH2_W","STORE2_SPEC","W","bits","borrow","borrow_mut","from","into","scratch2","scratch2","try_from","try_into","type_id","R","SCRATCH3_R","SCRATCH3_W","STORE3_SPEC","W","bits","borrow","borrow_mut","from","into","scratch3","scratch3","try_from","try_into","type_id","R","SCRATCH4_R","SCRATCH4_W","STORE4_SPEC","W","bits","borrow","borrow_mut","from","into","scratch4","scratch4","try_from","try_into","type_id","R","SCRATCH5_R","SCRATCH5_W","STORE5_SPEC","W","bits","borrow","borrow_mut","from","into","scratch5","scratch5","try_from","try_into","type_id","R","SCRATCH6_R","SCRATCH6_W","STORE6_SPEC","W","bits","borrow","borrow_mut","from","into","scratch6","scratch6","try_from","try_into","type_id","R","SCRATCH7_R","SCRATCH7_W","STORE7_SPEC","W","bits","borrow","borrow_mut","from","into","scratch7","scratch7","try_from","try_into","type_id","R","SW_CPU_STALL_SPEC","SW_STALL_PROCPU_C1_R","SW_STALL_PROCPU_C1_W","W","bits","borrow","borrow_mut","from","into","sw_stall_procpu_c1","sw_stall_procpu_c1","try_from","try_into","type_id","R","SWD_AUTO_FEED_EN_R","SWD_AUTO_FEED_EN_W","SWD_BYPASS_RST_R","SWD_BYPASS_RST_W","SWD_CONF_SPEC","SWD_DISABLE_R","SWD_DISABLE_W","SWD_FEED_INT_R","SWD_FEED_INT_W","SWD_FEED_R","SWD_FEED_W","SWD_RESET_FLAG_R","SWD_RESET_FLAG_W","SWD_RST_FLAG_CLR_R","SWD_RST_FLAG_CLR_W","SWD_SIGNAL_WIDTH_R","SWD_SIGNAL_WIDTH_W","W","bits","borrow","borrow_mut","from","into","swd_auto_feed_en","swd_auto_feed_en","swd_bypass_rst","swd_bypass_rst","swd_disable","swd_disable","swd_feed","swd_feed","swd_feed_int","swd_feed_int","swd_reset_flag","swd_reset_flag","swd_rst_flag_clr","swd_rst_flag_clr","swd_signal_width","swd_signal_width","try_from","try_into","type_id","R","SWD_WKEY_R","SWD_WKEY_W","SWD_WPROTECT_SPEC","W","bits","borrow","borrow_mut","from","into","swd_wkey","swd_wkey","try_from","try_into","type_id","R","TIMER_VALUE0_HIGH_R","TIMER_VALUE0_HIGH_W","TIME_HIGH0_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value0_high","timer_value0_high","try_from","try_into","type_id","R","TIMER_VALUE1_HIGH_R","TIMER_VALUE1_HIGH_W","TIME_HIGH1_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value1_high","timer_value1_high","try_from","try_into","type_id","R","TIMER_VALUE0_LOW_R","TIMER_VALUE0_LOW_W","TIME_LOW0_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value0_low","timer_value0_low","try_from","try_into","type_id","R","TIMER_VALUE1_LOW_R","TIMER_VALUE1_LOW_W","TIME_LOW1_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value1_low","timer_value1_low","try_from","try_into","type_id","R","TIMER_SYS_RST_R","TIMER_SYS_RST_W","TIMER_SYS_STALL_R","TIMER_SYS_STALL_W","TIMER_XTL_OFF_R","TIMER_XTL_OFF_W","TIME_UPDATE_R","TIME_UPDATE_SPEC","TIME_UPDATE_W","W","bits","borrow","borrow_mut","from","into","time_update","time_update","timer_sys_rst","timer_sys_rst","timer_sys_stall","timer_sys_stall","timer_xtl_off","timer_xtl_off","try_from","try_into","type_id","CK8M_WAIT_R","CK8M_WAIT_W","CPU_STALL_EN_R","CPU_STALL_EN_W","CPU_STALL_WAIT_R","CPU_STALL_WAIT_W","PLL_BUF_WAIT_R","PLL_BUF_WAIT_W","R","TIMER1_SPEC","W","XTL_BUF_WAIT_R","XTL_BUF_WAIT_W","bits","borrow","borrow_mut","ck8m_wait","ck8m_wait","cpu_stall_en","cpu_stall_en","cpu_stall_wait","cpu_stall_wait","from","into","pll_buf_wait","pll_buf_wait","try_from","try_into","type_id","xtl_buf_wait","xtl_buf_wait","MIN_TIME_CK8M_OFF_R","MIN_TIME_CK8M_OFF_W","R","TIMER2_SPEC","W","bits","borrow","borrow_mut","from","into","min_time_ck8m_off","min_time_ck8m_off","try_from","try_into","type_id","DG_WRAP_POWERUP_TIMER_R","DG_WRAP_POWERUP_TIMER_W","DG_WRAP_WAIT_TIMER_R","DG_WRAP_WAIT_TIMER_W","R","TIMER4_SPEC","W","bits","borrow","borrow_mut","dg_wrap_powerup_timer","dg_wrap_powerup_timer","dg_wrap_wait_timer","dg_wrap_wait_timer","from","into","try_from","try_into","type_id","MIN_SLP_VAL_R","MIN_SLP_VAL_W","R","TIMER5_SPEC","W","bits","borrow","borrow_mut","from","into","min_slp_val","min_slp_val","try_from","try_into","type_id","R","ULP_CP_TIMER_1_SPEC","ULP_CP_TIMER_SLP_CYCLE_R","ULP_CP_TIMER_SLP_CYCLE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_timer_slp_cycle","ulp_cp_timer_slp_cycle","IO_MUX_RESET_DISABLE_R","IO_MUX_RESET_DISABLE_W","R","USB_CONF_SPEC","W","bits","borrow","borrow_mut","from","into","io_mux_reset_disable","io_mux_reset_disable","try_from","try_into","type_id","R","W","WAKEUP_ENA_R","WAKEUP_ENA_W","WAKEUP_STATE_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_ena","wakeup_ena","R","W","WDTCONFIG0_SPEC","WDT_CHIP_RESET_EN_R","WDT_CHIP_RESET_EN_W","WDT_CHIP_RESET_WIDTH_R","WDT_CHIP_RESET_WIDTH_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PAUSE_IN_SLP_R","WDT_PAUSE_IN_SLP_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_chip_reset_en","wdt_chip_reset_en","wdt_chip_reset_width","wdt_chip_reset_width","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_pause_in_slp","wdt_pause_in_slp","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG2_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG3_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG4_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","R","W","WDTFEED_SPEC","WDT_FEED_R","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","APB_PERIPHERAL_ACCESS_0","APB_PERIPHERAL_ACCESS_1","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","INTERNAL_SRAM_USAGE_0","INTERNAL_SRAM_USAGE_1","INTERNAL_SRAM_USAGE_3","PIF_ACCESS_MONITOR_0","PIF_ACCESS_MONITOR_1","PIF_ACCESS_MONITOR_2","PIF_ACCESS_MONITOR_3","ROM_TABLE","ROM_TABLE_LOCK","RegisterBlock","SENSITIVE_REG_DATE","XTS_AES_KEY_UPDATE","apb_peripheral_access_0","apb_peripheral_access_0","apb_peripheral_access_1","apb_peripheral_access_1","borrow","borrow_mut","cache_mmu_access_0","cache_mmu_access_0","cache_mmu_access_1","cache_mmu_access_1","cache_tag_access_0","cache_tag_access_0","cache_tag_access_1","cache_tag_access_1","clock_gate","clock_gate","from","internal_sram_usage_0","internal_sram_usage_0","internal_sram_usage_1","internal_sram_usage_1","internal_sram_usage_3","internal_sram_usage_3","into","pif_access_monitor_0","pif_access_monitor_0","pif_access_monitor_1","pif_access_monitor_1","pif_access_monitor_2","pif_access_monitor_2","pif_access_monitor_3","pif_access_monitor_3","rom_table","rom_table","rom_table_lock","rom_table_lock","sensitive_reg_date","sensitive_reg_date","try_from","try_into","type_id","xts_aes_key_update","xts_aes_key_update","APB_PERIPHERAL_ACCESS_0_SPEC","APB_PERIPHERAL_ACCESS_LOCK_R","APB_PERIPHERAL_ACCESS_LOCK_W","R","W","apb_peripheral_access_lock","apb_peripheral_access_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_ACCESS_1_SPEC","APB_PERIPHERAL_ACCESS_SPLIT_BURST_R","APB_PERIPHERAL_ACCESS_SPLIT_BURST_W","R","W","apb_peripheral_access_split_burst","apb_peripheral_access_split_burst","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_0_SPEC","CACHE_MMU_ACCESS_LOCK_R","CACHE_MMU_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_mmu_access_lock","cache_mmu_access_lock","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_1_SPEC","PRO_MMU_RD_ACS_R","PRO_MMU_RD_ACS_W","PRO_MMU_WR_ACS_R","PRO_MMU_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_mmu_rd_acs","pro_mmu_rd_acs","pro_mmu_wr_acs","pro_mmu_wr_acs","try_from","try_into","type_id","CACHE_TAG_ACCESS_0_SPEC","CACHE_TAG_ACCESS_LOCK_R","CACHE_TAG_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_tag_access_lock","cache_tag_access_lock","from","into","try_from","try_into","type_id","CACHE_TAG_ACCESS_1_SPEC","PRO_D_TAG_RD_ACS_R","PRO_D_TAG_RD_ACS_W","PRO_D_TAG_WR_ACS_R","PRO_D_TAG_WR_ACS_W","PRO_I_TAG_RD_ACS_R","PRO_I_TAG_RD_ACS_W","PRO_I_TAG_WR_ACS_R","PRO_I_TAG_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_d_tag_rd_acs","pro_d_tag_rd_acs","pro_d_tag_wr_acs","pro_d_tag_wr_acs","pro_i_tag_rd_acs","pro_i_tag_rd_acs","pro_i_tag_wr_acs","pro_i_tag_wr_acs","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_0_SPEC","INTERNAL_SRAM_USAGE_LOCK_R","INTERNAL_SRAM_USAGE_LOCK_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_lock","internal_sram_usage_lock","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_1_SPEC","INTERNAL_SRAM_USAGE_CPU_CACHE_R","INTERNAL_SRAM_USAGE_CPU_CACHE_W","INTERNAL_SRAM_USAGE_CPU_SRAM_R","INTERNAL_SRAM_USAGE_CPU_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_sram","internal_sram_usage_cpu_sram","into","try_from","try_into","type_id","INTERNAL_SRAM_ALLOC_MAC_DUMP_R","INTERNAL_SRAM_ALLOC_MAC_DUMP_W","INTERNAL_SRAM_USAGE_3_SPEC","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_alloc_mac_dump","internal_sram_alloc_mac_dump","internal_sram_usage_mac_dump_sram","internal_sram_usage_mac_dump_sram","into","try_from","try_into","type_id","PIF_ACCESS_MONITOR_0_SPEC","PIF_ACCESS_MONITOR_LOCK_R","PIF_ACCESS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pif_access_monitor_lock","pif_access_monitor_lock","try_from","try_into","type_id","PIF_ACCESS_MONITOR_1_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_W","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_clr","pif_access_monitor_nonword_violate_clr","pif_access_monitor_nonword_violate_en","pif_access_monitor_nonword_violate_en","try_from","try_into","type_id","PIF_ACCESS_MONITOR_2_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R","R","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_intr","pif_access_monitor_nonword_violate_status_hsize","try_from","try_into","type_id","PIF_ACCESS_MONITOR_3_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R","R","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_status_haddr","try_from","try_into","type_id","R","ROM_TABLE_R","ROM_TABLE_SPEC","ROM_TABLE_W","W","bits","borrow","borrow_mut","from","into","rom_table","rom_table","try_from","try_into","type_id","R","ROM_TABLE_LOCK_R","ROM_TABLE_LOCK_SPEC","ROM_TABLE_LOCK_W","W","bits","borrow","borrow_mut","from","into","rom_table_lock","rom_table_lock","try_from","try_into","type_id","R","SENSITIVE_REG_DATE_R","SENSITIVE_REG_DATE_SPEC","SENSITIVE_REG_DATE_W","W","bits","borrow","borrow_mut","from","into","sensitive_reg_date","sensitive_reg_date","try_from","try_into","type_id","R","W","XTS_AES_KEY_UPDATE_R","XTS_AES_KEY_UPDATE_SPEC","XTS_AES_KEY_UPDATE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xts_aes_key_update","xts_aes_key_update","BUSY","CLEAR_IRQ","CONTINUE","DATE","DMA_BLOCK_NUM","DMA_CONTINUE","DMA_START","H_MEM","IRQ_ENA","MODE","M_MEM","RegisterBlock","START","T_LENGTH","T_STRING","borrow","borrow_mut","busy","busy","clear_irq","clear_irq","continue_","continue_","date","date","dma_block_num","dma_block_num","dma_continue","dma_continue","dma_start","dma_start","from","h_mem","h_mem","h_mem_iter","into","irq_ena","irq_ena","m_mem","m_mem","m_mem_iter","mode","mode","start","start","t_length","t_length","t_string","t_string","try_from","try_into","type_id","BUSY_SPEC","R","STATE_R","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","CLEAR_INTERRUPT_W","CLEAR_IRQ_SPEC","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","CONTINUE_SPEC","CONTINUE_W","W","bits","borrow","borrow_mut","continue_","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_BLOCK_NUM_R","DMA_BLOCK_NUM_SPEC","DMA_BLOCK_NUM_W","R","W","bits","borrow","borrow_mut","dma_block_num","dma_block_num","from","into","try_from","try_into","type_id","DMA_CONTINUE_SPEC","DMA_CONTINUE_W","W","bits","borrow","borrow_mut","dma_continue","from","into","try_from","try_into","type_id","DMA_START_SPEC","DMA_START_W","W","bits","borrow","borrow_mut","dma_start","from","into","try_from","try_into","type_id","H_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","INTERRUPT_ENA_R","INTERRUPT_ENA_W","IRQ_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","interrupt_ena","interrupt_ena","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","START_SPEC","START_W","W","bits","borrow","borrow_mut","from","into","start","try_from","try_into","type_id","R","T_LENGTH_R","T_LENGTH_SPEC","T_LENGTH_W","W","bits","borrow","borrow_mut","from","into","t_length","t_length","try_from","try_into","type_id","R","T_STRING_R","T_STRING_SPEC","T_STRING_W","W","bits","borrow","borrow_mut","from","into","t_string","t_string","try_from","try_into","type_id","CACHE_FCTRL","CLOCK","CLOCK_GATE","CORE_CLK_SEL","CTRL","CTRL1","CTRL2","DATE","DIN_MODE","DIN_NUM","DOUT_MODE","FSM","MISC","RD_STATUS","RegisterBlock","TIMING_CALI","USER","USER1","USER2","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","core_clk_sel","core_clk_sel","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","din_mode","din_mode","din_num","din_num","dout_mode","dout_mode","from","fsm","fsm","into","misc","misc","rd_status","rd_status","timing_cali","timing_cali","try_from","try_into","type_id","user","user","user1","user1","user2","user2","CACHE_FCTRL_SPEC","CACHE_FLASH_USR_CMD_R","CACHE_FLASH_USR_CMD_W","CACHE_REQ_EN_R","CACHE_REQ_EN_W","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_flash_usr_cmd","cache_flash_usr_cmd","cache_req_en","cache_req_en","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_CLK_SEL_SPEC","R","SPI01_CLK_SEL_R","SPI01_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","spi01_clk_sel","spi01_clk_sel","try_from","try_into","type_id","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","W","WP_R","WP_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","try_from","try_into","type_id","wp","wp","CLK_MODE_R","CLK_MODE_W","CTRL1_SPEC","R","RXFIFO_RST_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","from","into","rxfifo_rst","try_from","try_into","type_id","CS_HOLD_DELAY_R","CS_HOLD_DELAY_W","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","CTRL2_SPEC","R","SYNC_RESET_W","W","bits","borrow","borrow_mut","cs_hold_delay","cs_hold_delay","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN1_MODE_R","DIN2_MODE_R","DIN3_MODE_R","DIN_MODE_SPEC","R","borrow","borrow_mut","din0_mode","din1_mode","din2_mode","din3_mode","from","into","try_from","try_into","type_id","DIN0_NUM_R","DIN1_NUM_R","DIN2_NUM_R","DIN3_NUM_R","DIN_NUM_SPEC","R","borrow","borrow_mut","din0_num","din1_num","din2_num","din3_num","from","into","try_from","try_into","type_id","DOUT0_MODE_R","DOUT1_MODE_R","DOUT2_MODE_R","DOUT3_MODE_R","DOUT_MODE_SPEC","R","borrow","borrow_mut","dout0_mode","dout1_mode","dout2_mode","dout3_mode","from","into","try_from","try_into","type_id","CSPI_LOCK_DELAY_TIME_R","CSPI_LOCK_DELAY_TIME_W","CSPI_ST_R","EM_ST_R","FSM_SPEC","R","W","bits","borrow","borrow_mut","cspi_lock_delay_time","cspi_lock_delay_time","cspi_st","em_st","from","into","try_from","try_into","type_id","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CSPI_ST_TRANS_END_INT_ENA_R","CSPI_ST_TRANS_END_INT_ENA_W","CSPI_ST_TRANS_END_R","CSPI_ST_TRANS_END_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","TRANS_END_INT_ENA_R","TRANS_END_INT_ENA_W","TRANS_END_R","TRANS_END_W","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs_keep_active","cs_keep_active","cspi_st_trans_end","cspi_st_trans_end","cspi_st_trans_end_int_ena","cspi_st_trans_end_int_ena","from","into","trans_end","trans_end","trans_end_int_ena","trans_end_int_ena","try_from","try_into","type_id","R","RD_STATUS_SPEC","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wb_mode","wb_mode","EXTRA_DUMMY_CYCLELEN_R","R","TIMING_CALI_R","TIMING_CALI_SPEC","TIMING_CLK_ENA_R","borrow","borrow_mut","extra_dummy_cyclelen","from","into","timing_cali","timing_clk_ena","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","R","USER_SPEC","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","from","into","try_from","try_into","type_id","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","ADDR","CACHE_FCTRL","CLOCK","CLOCK_GATE","CMD","CTRL","CTRL1","CTRL2","DATE","FLASH_SUS_CMD","FLASH_SUS_CTRL","FLASH_WAITI_CTRL","INT_CLR","INT_ENA","INT_RAW","INT_ST","MISC","MISO_DLEN","MOSI_DLEN","RD_STATUS","RegisterBlock","SUS_STATUS","TIMING_CALI","TX_CRC","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","cmd","cmd","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","flash_sus_cmd","flash_sus_cmd","flash_sus_ctrl","flash_sus_ctrl","flash_waiti_ctrl","flash_waiti_ctrl","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","misc","misc","miso_dlen","miso_dlen","mosi_dlen","mosi_dlen","rd_status","rd_status","sus_status","sus_status","timing_cali","timing_cali","try_from","try_into","tx_crc","tx_crc","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CACHE_FCTRL_SPEC","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CMD_SPEC","FLASH_BE_R","FLASH_BE_W","FLASH_CE_R","FLASH_CE_W","FLASH_DP_R","FLASH_DP_W","FLASH_HPM_R","FLASH_HPM_W","FLASH_PE_R","FLASH_PE_W","FLASH_PP_R","FLASH_PP_W","FLASH_RDID_R","FLASH_RDID_W","FLASH_RDSR_R","FLASH_RDSR_W","FLASH_READ_R","FLASH_READ_W","FLASH_RES_R","FLASH_RES_W","FLASH_SE_R","FLASH_SE_W","FLASH_WRDI_R","FLASH_WRDI_W","FLASH_WREN_R","FLASH_WREN_W","FLASH_WRSR_R","FLASH_WRSR_W","MSPI_ST_R","R","SPI1_MST_ST_R","USR_R","USR_W","W","bits","borrow","borrow_mut","flash_be","flash_be","flash_ce","flash_ce","flash_dp","flash_dp","flash_hpm","flash_hpm","flash_pe","flash_pe","flash_pp","flash_pp","flash_rdid","flash_rdid","flash_rdsr","flash_rdsr","flash_read","flash_read","flash_res","flash_res","flash_se","flash_se","flash_wrdi","flash_wrdi","flash_wren","flash_wren","flash_wrsr","flash_wrsr","from","into","mspi_st","spi1_mst_st","try_from","try_into","type_id","usr","usr","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FCS_CRC_EN_R","FCS_CRC_EN_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","RESANDRES_R","RESANDRES_W","TX_CRC_EN_R","TX_CRC_EN_W","W","WP_R","WP_W","WRSR_2B_R","WRSR_2B_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fcs_crc_en","fcs_crc_en","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","resandres","resandres","try_from","try_into","tx_crc_en","tx_crc_en","type_id","wp","wp","wrsr_2b","wrsr_2b","CLK_MODE_R","CLK_MODE_W","CS_HOLD_DLY_RES_R","CS_HOLD_DLY_RES_W","CTRL1_SPEC","R","W","bits","borrow","borrow_mut","clk_mode","clk_mode","cs_hold_dly_res","cs_hold_dly_res","from","into","try_from","try_into","type_id","CTRL2_SPEC","SYNC_RESET_W","W","bits","borrow","borrow_mut","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FLASH_PER_COMMAND_R","FLASH_PER_COMMAND_W","FLASH_PES_COMMAND_R","FLASH_PES_COMMAND_W","FLASH_SUS_CMD_SPEC","R","W","WAIT_PESR_COMMAND_R","WAIT_PESR_COMMAND_W","bits","borrow","borrow_mut","flash_per_command","flash_per_command","flash_pes_command","flash_pes_command","from","into","try_from","try_into","type_id","wait_pesr_command","wait_pesr_command","FLASH_PER_R","FLASH_PER_W","FLASH_PER_WAIT_EN_R","FLASH_PER_WAIT_EN_W","FLASH_PES_EN_R","FLASH_PES_EN_W","FLASH_PES_R","FLASH_PES_W","FLASH_PES_WAIT_EN_R","FLASH_PES_WAIT_EN_W","FLASH_SUS_CTRL_SPEC","PER_END_EN_R","PER_END_EN_W","PESR_END_MSK_R","PESR_END_MSK_W","PES_END_EN_R","PES_END_EN_W","PES_PER_EN_R","PES_PER_EN_W","R","SPI_FMEM_RD_SUS_2B_R","SPI_FMEM_RD_SUS_2B_W","SUS_TIMEOUT_CNT_R","SUS_TIMEOUT_CNT_W","W","bits","borrow","borrow_mut","flash_per","flash_per","flash_per_wait_en","flash_per_wait_en","flash_pes","flash_pes","flash_pes_en","flash_pes_en","flash_pes_wait_en","flash_pes_wait_en","from","into","per_end_en","per_end_en","pes_end_en","pes_end_en","pes_per_en","pes_per_en","pesr_end_msk","pesr_end_msk","spi_fmem_rd_sus_2b","spi_fmem_rd_sus_2b","sus_timeout_cnt","sus_timeout_cnt","try_from","try_into","type_id","FLASH_WAITI_CTRL_SPEC","R","W","WAITI_CMD_R","WAITI_CMD_W","WAITI_DUMMY_CYCLELEN_R","WAITI_DUMMY_CYCLELEN_W","WAITI_DUMMY_R","WAITI_DUMMY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","waiti_cmd","waiti_cmd","waiti_dummy","waiti_dummy","waiti_dummy_cyclelen","waiti_dummy_cyclelen","BROWN_OUT_INT_CLR_W","INT_CLR_SPEC","MST_ST_END_INT_CLR_W","PER_END_INT_CLR_W","PES_END_INT_CLR_W","SLV_ST_END_INT_CLR_W","W","WPE_END_INT_CLR_W","bits","borrow","borrow_mut","brown_out_int_clr","from","into","mst_st_end_int_clr","per_end_int_clr","pes_end_int_clr","slv_st_end_int_clr","try_from","try_into","type_id","wpe_end_int_clr","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","INT_ENA_SPEC","MST_ST_END_INT_ENA_R","MST_ST_END_INT_ENA_W","PER_END_INT_ENA_R","PER_END_INT_ENA_W","PES_END_INT_ENA_R","PES_END_INT_ENA_W","R","SLV_ST_END_INT_ENA_R","SLV_ST_END_INT_ENA_W","W","WPE_END_INT_ENA_R","WPE_END_INT_ENA_W","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","into","mst_st_end_int_ena","mst_st_end_int_ena","per_end_int_ena","per_end_int_ena","pes_end_int_ena","pes_end_int_ena","slv_st_end_int_ena","slv_st_end_int_ena","try_from","try_into","type_id","wpe_end_int_ena","wpe_end_int_ena","BROWN_OUT_INT_RAW_R","BROWN_OUT_INT_RAW_W","INT_RAW_SPEC","MST_ST_END_INT_RAW_R","MST_ST_END_INT_RAW_W","PER_END_INT_RAW_R","PER_END_INT_RAW_W","PES_END_INT_RAW_R","PES_END_INT_RAW_W","R","SLV_ST_END_INT_RAW_R","SLV_ST_END_INT_RAW_W","W","WPE_END_INT_RAW_R","WPE_END_INT_RAW_W","bits","borrow","borrow_mut","brown_out_int_raw","brown_out_int_raw","from","into","mst_st_end_int_raw","mst_st_end_int_raw","per_end_int_raw","per_end_int_raw","pes_end_int_raw","pes_end_int_raw","slv_st_end_int_raw","slv_st_end_int_raw","try_from","try_into","type_id","wpe_end_int_raw","wpe_end_int_raw","BROWN_OUT_INT_ST_R","INT_ST_SPEC","MST_ST_END_INT_ST_R","PER_END_INT_ST_R","PES_END_INT_ST_R","R","SLV_ST_END_INT_ST_R","WPE_END_INT_ST_R","borrow","borrow_mut","brown_out_int_st","from","into","mst_st_end_int_st","per_end_int_st","pes_end_int_st","slv_st_end_int_st","try_from","try_into","type_id","wpe_end_int_st","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs_keep_active","cs_keep_active","from","into","try_from","try_into","type_id","MISO_DLEN_SPEC","R","USR_MISO_DBITLEN_R","USR_MISO_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_miso_dbitlen","usr_miso_dbitlen","MOSI_DLEN_SPEC","R","USR_MOSI_DBITLEN_R","USR_MOSI_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_mosi_dbitlen","usr_mosi_dbitlen","R","RD_STATUS_SPEC","STATUS_R","STATUS_W","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","status","status","try_from","try_into","type_id","wb_mode","wb_mode","FLASH_DP_DLY_128_R","FLASH_DP_DLY_128_W","FLASH_HPM_DLY_128_R","FLASH_HPM_DLY_128_W","FLASH_PER_DLY_128_R","FLASH_PER_DLY_128_W","FLASH_PES_DLY_128_R","FLASH_PES_DLY_128_W","FLASH_RES_DLY_128_R","FLASH_RES_DLY_128_W","FLASH_SUS_R","FLASH_SUS_W","R","SPI0_LOCK_EN_R","SPI0_LOCK_EN_W","SUS_STATUS_SPEC","W","WAIT_PESR_CMD_2B_R","WAIT_PESR_CMD_2B_W","bits","borrow","borrow_mut","flash_dp_dly_128","flash_dp_dly_128","flash_hpm_dly_128","flash_hpm_dly_128","flash_per_dly_128","flash_per_dly_128","flash_pes_dly_128","flash_pes_dly_128","flash_res_dly_128","flash_res_dly_128","flash_sus","flash_sus","from","into","spi0_lock_en","spi0_lock_en","try_from","try_into","type_id","wait_pesr_cmd_2b","wait_pesr_cmd_2b","EXTRA_DUMMY_CYCLELEN_R","R","TIMING_CALI_R","TIMING_CALI_SPEC","borrow","borrow_mut","extra_dummy_cyclelen","from","into","timing_cali","try_from","try_into","type_id","DATA_R","R","TX_CRC_SPEC","borrow","borrow_mut","data","from","into","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","FWRITE_DIO_R","FWRITE_DIO_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_QIO_R","FWRITE_QIO_W","FWRITE_QUAD_R","FWRITE_QUAD_W","R","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","from","fwrite_dio","fwrite_dio","fwrite_dual","fwrite_dual","fwrite_qio","fwrite_qio","fwrite_quad","fwrite_quad","into","try_from","try_into","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","ADDR","CLK_GATE","CLOCK","CMD","CTRL","DATE","DIN_MODE","DIN_NUM","DMA_CONF","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_SET","DMA_INT_ST","DOUT_MODE","MISC","MS_DLEN","RegisterBlock","SLAVE","SLAVE1","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","clk_gate","clk_gate","clock","clock","cmd","cmd","ctrl","ctrl","date","date","din_mode","din_mode","din_num","din_num","dma_conf","dma_conf","dma_int_clr","dma_int_clr","dma_int_ena","dma_int_ena","dma_int_raw","dma_int_raw","dma_int_set","dma_int_set","dma_int_st","dma_int_st","dout_mode","dout_mode","from","into","misc","misc","ms_dlen","ms_dlen","slave","slave","slave1","slave1","try_from","try_into","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CLK_EN_R","CLK_EN_W","CLK_GATE_SPEC","MST_CLK_ACTIVE_R","MST_CLK_ACTIVE_W","MST_CLK_SEL_R","MST_CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","mst_clk_active","mst_clk_active","mst_clk_sel","mst_clk_sel","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLKDIV_PRE_R","CLKDIV_PRE_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","clkdiv_pre","clkdiv_pre","from","into","try_from","try_into","type_id","CMD_SPEC","CONF_BITLEN_R","CONF_BITLEN_W","R","UPDATE_R","UPDATE_W","USR_R","USR_W","W","bits","borrow","borrow_mut","conf_bitlen","conf_bitlen","from","into","try_from","try_into","type_id","update","update","usr","usr","CTRL_SPEC","DUMMY_OUT_R","DUMMY_OUT_W","D_POL_R","D_POL_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_OCT_R","FADDR_QUAD_R","FADDR_QUAD_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_OCT_R","FCMD_QUAD_R","FCMD_QUAD_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_OCT_R","FREAD_QUAD_R","FREAD_QUAD_W","HOLD_POL_R","HOLD_POL_W","Q_POL_R","Q_POL_W","R","RD_BIT_ORDER_R","RD_BIT_ORDER_W","W","WP_POL_R","WP_POL_W","WR_BIT_ORDER_R","WR_BIT_ORDER_W","bits","borrow","borrow_mut","d_pol","d_pol","dummy_out","dummy_out","faddr_dual","faddr_dual","faddr_oct","faddr_quad","faddr_quad","fcmd_dual","fcmd_dual","fcmd_oct","fcmd_quad","fcmd_quad","fread_dual","fread_dual","fread_oct","fread_quad","fread_quad","from","hold_pol","hold_pol","into","q_pol","q_pol","rd_bit_order","rd_bit_order","try_from","try_into","type_id","wp_pol","wp_pol","wr_bit_order","wr_bit_order","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN1_MODE_R","DIN2_MODE_R","DIN3_MODE_R","DIN4_MODE_R","DIN5_MODE_R","DIN6_MODE_R","DIN7_MODE_R","DIN_MODE_SPEC","R","TIMING_HCLK_ACTIVE_R","borrow","borrow_mut","din0_mode","din1_mode","din2_mode","din3_mode","din4_mode","din5_mode","din6_mode","din7_mode","from","into","timing_hclk_active","try_from","try_into","type_id","DIN0_NUM_R","DIN1_NUM_R","DIN2_NUM_R","DIN3_NUM_R","DIN4_NUM_R","DIN5_NUM_R","DIN6_NUM_R","DIN7_NUM_R","DIN_NUM_SPEC","R","borrow","borrow_mut","din0_num","din1_num","din2_num","din3_num","din4_num","din5_num","din6_num","din7_num","from","into","try_from","try_into","type_id","BUF_AFIFO_RST_W","DMA_AFIFO_RST_W","DMA_CONF_SPEC","DMA_INFIFO_FULL_R","DMA_OUTFIFO_EMPTY_R","DMA_RX_ENA_R","DMA_RX_ENA_W","DMA_SLV_SEG_TRANS_EN_R","DMA_SLV_SEG_TRANS_EN_W","DMA_TX_ENA_R","DMA_TX_ENA_W","R","RX_AFIFO_RST_W","RX_EOF_EN_R","RX_EOF_EN_W","SLV_RX_SEG_TRANS_CLR_EN_R","SLV_RX_SEG_TRANS_CLR_EN_W","SLV_TX_SEG_TRANS_CLR_EN_R","SLV_TX_SEG_TRANS_CLR_EN_W","W","bits","borrow","borrow_mut","buf_afifo_rst","dma_afifo_rst","dma_infifo_full","dma_outfifo_empty","dma_rx_ena","dma_rx_ena","dma_slv_seg_trans_en","dma_slv_seg_trans_en","dma_tx_ena","dma_tx_ena","from","into","rx_afifo_rst","rx_eof_en","rx_eof_en","slv_rx_seg_trans_clr_en","slv_rx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","try_from","try_into","type_id","APP1_INT_CLR_W","APP2_INT_CLR_W","DMA_INFIFO_FULL_ERR_INT_CLR_W","DMA_INT_CLR_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W","DMA_SEG_TRANS_DONE_INT_CLR_W","MST_RX_AFIFO_WFULL_ERR_INT_CLR_W","MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W","SEG_MAGIC_ERR_INT_CLR_W","SLV_BUF_ADDR_ERR_INT_CLR_W","SLV_CMD7_INT_CLR_W","SLV_CMD8_INT_CLR_W","SLV_CMD9_INT_CLR_W","SLV_CMDA_INT_CLR_W","SLV_CMD_ERR_INT_CLR_W","SLV_EN_QPI_INT_CLR_W","SLV_EX_QPI_INT_CLR_W","SLV_RD_BUF_DONE_INT_CLR_W","SLV_RD_DMA_DONE_INT_CLR_W","SLV_WR_BUF_DONE_INT_CLR_W","SLV_WR_DMA_DONE_INT_CLR_W","TRANS_DONE_INT_CLR_W","W","app1_int_clr","app2_int_clr","bits","borrow","borrow_mut","dma_infifo_full_err_int_clr","dma_outfifo_empty_err_int_clr","dma_seg_trans_done_int_clr","from","into","mst_rx_afifo_wfull_err_int_clr","mst_tx_afifo_rempty_err_int_clr","seg_magic_err_int_clr","slv_buf_addr_err_int_clr","slv_cmd7_int_clr","slv_cmd8_int_clr","slv_cmd9_int_clr","slv_cmd_err_int_clr","slv_cmda_int_clr","slv_en_qpi_int_clr","slv_ex_qpi_int_clr","slv_rd_buf_done_int_clr","slv_rd_dma_done_int_clr","slv_wr_buf_done_int_clr","slv_wr_dma_done_int_clr","trans_done_int_clr","try_from","try_into","type_id","APP1_INT_ENA_R","APP1_INT_ENA_W","APP2_INT_ENA_R","APP2_INT_ENA_W","DMA_INFIFO_FULL_ERR_INT_ENA_R","DMA_INFIFO_FULL_ERR_INT_ENA_W","DMA_INT_ENA_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W","DMA_SEG_TRANS_DONE_INT_ENA_R","DMA_SEG_TRANS_DONE_INT_ENA_W","MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","MST_RX_AFIFO_WFULL_ERR_INT_ENA_W","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W","R","SEG_MAGIC_ERR_INT_ENA_R","SEG_MAGIC_ERR_INT_ENA_W","SLV_BUF_ADDR_ERR_INT_ENA_R","SLV_BUF_ADDR_ERR_INT_ENA_W","SLV_CMD7_INT_ENA_R","SLV_CMD7_INT_ENA_W","SLV_CMD8_INT_ENA_R","SLV_CMD8_INT_ENA_W","SLV_CMD9_INT_ENA_R","SLV_CMD9_INT_ENA_W","SLV_CMDA_INT_ENA_R","SLV_CMDA_INT_ENA_W","SLV_CMD_ERR_INT_ENA_R","SLV_CMD_ERR_INT_ENA_W","SLV_EN_QPI_INT_ENA_R","SLV_EN_QPI_INT_ENA_W","SLV_EX_QPI_INT_ENA_R","SLV_EX_QPI_INT_ENA_W","SLV_RD_BUF_DONE_INT_ENA_R","SLV_RD_BUF_DONE_INT_ENA_W","SLV_RD_DMA_DONE_INT_ENA_R","SLV_RD_DMA_DONE_INT_ENA_W","SLV_WR_BUF_DONE_INT_ENA_R","SLV_WR_BUF_DONE_INT_ENA_W","SLV_WR_DMA_DONE_INT_ENA_R","SLV_WR_DMA_DONE_INT_ENA_W","TRANS_DONE_INT_ENA_R","TRANS_DONE_INT_ENA_W","W","app1_int_ena","app1_int_ena","app2_int_ena","app2_int_ena","bits","borrow","borrow_mut","dma_infifo_full_err_int_ena","dma_infifo_full_err_int_ena","dma_outfifo_empty_err_int_ena","dma_outfifo_empty_err_int_ena","dma_seg_trans_done_int_ena","dma_seg_trans_done_int_ena","from","into","mst_rx_afifo_wfull_err_int_ena","mst_rx_afifo_wfull_err_int_ena","mst_tx_afifo_rempty_err_int_ena","mst_tx_afifo_rempty_err_int_ena","seg_magic_err_int_ena","seg_magic_err_int_ena","slv_buf_addr_err_int_ena","slv_buf_addr_err_int_ena","slv_cmd7_int_ena","slv_cmd7_int_ena","slv_cmd8_int_ena","slv_cmd8_int_ena","slv_cmd9_int_ena","slv_cmd9_int_ena","slv_cmd_err_int_ena","slv_cmd_err_int_ena","slv_cmda_int_ena","slv_cmda_int_ena","slv_en_qpi_int_ena","slv_en_qpi_int_ena","slv_ex_qpi_int_ena","slv_ex_qpi_int_ena","slv_rd_buf_done_int_ena","slv_rd_buf_done_int_ena","slv_rd_dma_done_int_ena","slv_rd_dma_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_dma_done_int_ena","slv_wr_dma_done_int_ena","trans_done_int_ena","trans_done_int_ena","try_from","try_into","type_id","APP1_INT_RAW_R","APP1_INT_RAW_W","APP2_INT_RAW_R","APP2_INT_RAW_W","DMA_INFIFO_FULL_ERR_INT_RAW_R","DMA_INFIFO_FULL_ERR_INT_RAW_W","DMA_INT_RAW_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W","DMA_SEG_TRANS_DONE_INT_RAW_R","DMA_SEG_TRANS_DONE_INT_RAW_W","MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","MST_RX_AFIFO_WFULL_ERR_INT_RAW_W","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W","R","SEG_MAGIC_ERR_INT_RAW_R","SEG_MAGIC_ERR_INT_RAW_W","SLV_BUF_ADDR_ERR_INT_RAW_R","SLV_BUF_ADDR_ERR_INT_RAW_W","SLV_CMD7_INT_RAW_R","SLV_CMD7_INT_RAW_W","SLV_CMD8_INT_RAW_R","SLV_CMD8_INT_RAW_W","SLV_CMD9_INT_RAW_R","SLV_CMD9_INT_RAW_W","SLV_CMDA_INT_RAW_R","SLV_CMDA_INT_RAW_W","SLV_CMD_ERR_INT_RAW_R","SLV_CMD_ERR_INT_RAW_W","SLV_EN_QPI_INT_RAW_R","SLV_EN_QPI_INT_RAW_W","SLV_EX_QPI_INT_RAW_R","SLV_EX_QPI_INT_RAW_W","SLV_RD_BUF_DONE_INT_RAW_R","SLV_RD_BUF_DONE_INT_RAW_W","SLV_RD_DMA_DONE_INT_RAW_R","SLV_RD_DMA_DONE_INT_RAW_W","SLV_WR_BUF_DONE_INT_RAW_R","SLV_WR_BUF_DONE_INT_RAW_W","SLV_WR_DMA_DONE_INT_RAW_R","SLV_WR_DMA_DONE_INT_RAW_W","TRANS_DONE_INT_RAW_R","TRANS_DONE_INT_RAW_W","W","app1_int_raw","app1_int_raw","app2_int_raw","app2_int_raw","bits","borrow","borrow_mut","dma_infifo_full_err_int_raw","dma_infifo_full_err_int_raw","dma_outfifo_empty_err_int_raw","dma_outfifo_empty_err_int_raw","dma_seg_trans_done_int_raw","dma_seg_trans_done_int_raw","from","into","mst_rx_afifo_wfull_err_int_raw","mst_rx_afifo_wfull_err_int_raw","mst_tx_afifo_rempty_err_int_raw","mst_tx_afifo_rempty_err_int_raw","seg_magic_err_int_raw","seg_magic_err_int_raw","slv_buf_addr_err_int_raw","slv_buf_addr_err_int_raw","slv_cmd7_int_raw","slv_cmd7_int_raw","slv_cmd8_int_raw","slv_cmd8_int_raw","slv_cmd9_int_raw","slv_cmd9_int_raw","slv_cmd_err_int_raw","slv_cmd_err_int_raw","slv_cmda_int_raw","slv_cmda_int_raw","slv_en_qpi_int_raw","slv_en_qpi_int_raw","slv_ex_qpi_int_raw","slv_ex_qpi_int_raw","slv_rd_buf_done_int_raw","slv_rd_buf_done_int_raw","slv_rd_dma_done_int_raw","slv_rd_dma_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_dma_done_int_raw","slv_wr_dma_done_int_raw","trans_done_int_raw","trans_done_int_raw","try_from","try_into","type_id","APP1_INT_SET_W","APP2_INT_SET_W","DMA_INFIFO_FULL_ERR_INT_SET_W","DMA_INT_SET_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_SET_W","DMA_SEG_TRANS_DONE_INT_SET_W","MST_RX_AFIFO_WFULL_ERR_INT_SET_W","MST_TX_AFIFO_REMPTY_ERR_INT_SET_W","SEG_MAGIC_ERR_INT_SET_W","SLV_BUF_ADDR_ERR_INT_SET_W","SLV_CMD7_INT_SET_W","SLV_CMD8_INT_SET_W","SLV_CMD9_INT_SET_W","SLV_CMDA_INT_SET_W","SLV_CMD_ERR_INT_SET_W","SLV_EN_QPI_INT_SET_W","SLV_EX_QPI_INT_SET_W","SLV_RD_BUF_DONE_INT_SET_W","SLV_RD_DMA_DONE_INT_SET_W","SLV_WR_BUF_DONE_INT_SET_W","SLV_WR_DMA_DONE_INT_SET_W","TRANS_DONE_INT_SET_W","W","app1_int_set","app2_int_set","bits","borrow","borrow_mut","dma_infifo_full_err_int_set","dma_outfifo_empty_err_int_set","dma_seg_trans_done_int_set","from","into","mst_rx_afifo_wfull_err_int_set","mst_tx_afifo_rempty_err_int_set","seg_magic_err_int_set","slv_buf_addr_err_int_set","slv_cmd7_int_set","slv_cmd8_int_set","slv_cmd9_int_set","slv_cmd_err_int_set","slv_cmda_int_set","slv_en_qpi_int_set","slv_ex_qpi_int_set","slv_rd_buf_done_int_set","slv_rd_dma_done_int_set","slv_wr_buf_done_int_set","slv_wr_dma_done_int_set","trans_done_int_set","try_from","try_into","type_id","APP1_INT_ST_R","APP2_INT_ST_R","DMA_INFIFO_FULL_ERR_INT_ST_R","DMA_INT_ST_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","DMA_SEG_TRANS_DONE_INT_ST_R","MST_RX_AFIFO_WFULL_ERR_INT_ST_R","MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","R","SEG_MAGIC_ERR_INT_ST_R","SLV_BUF_ADDR_ERR_INT_ST_R","SLV_CMD7_INT_ST_R","SLV_CMD8_INT_ST_R","SLV_CMD9_INT_ST_R","SLV_CMDA_INT_ST_R","SLV_CMD_ERR_INT_ST_R","SLV_EN_QPI_INT_ST_R","SLV_EX_QPI_INT_ST_R","SLV_RD_BUF_DONE_INT_ST_R","SLV_RD_DMA_DONE_INT_ST_R","SLV_WR_BUF_DONE_INT_ST_R","SLV_WR_DMA_DONE_INT_ST_R","TRANS_DONE_INT_ST_R","app1_int_st","app2_int_st","borrow","borrow_mut","dma_infifo_full_err_int_st","dma_outfifo_empty_err_int_st","dma_seg_trans_done_int_st","from","into","mst_rx_afifo_wfull_err_int_st","mst_tx_afifo_rempty_err_int_st","seg_magic_err_int_st","slv_buf_addr_err_int_st","slv_cmd7_int_st","slv_cmd8_int_st","slv_cmd9_int_st","slv_cmd_err_int_st","slv_cmda_int_st","slv_en_qpi_int_st","slv_ex_qpi_int_st","slv_rd_buf_done_int_st","slv_rd_dma_done_int_st","slv_wr_buf_done_int_st","slv_wr_dma_done_int_st","trans_done_int_st","try_from","try_into","type_id","DOUT0_MODE_R","DOUT1_MODE_R","DOUT2_MODE_R","DOUT3_MODE_R","DOUT4_MODE_R","DOUT5_MODE_R","DOUT6_MODE_R","DOUT7_MODE_R","DOUT_MODE_SPEC","D_DQS_MODE_R","R","borrow","borrow_mut","d_dqs_mode","dout0_mode","dout1_mode","dout2_mode","dout3_mode","dout4_mode","dout5_mode","dout6_mode","dout7_mode","from","into","try_from","try_into","type_id","ADDR_DTR_EN_R","CK_DIS_R","CK_DIS_W","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CLK_DATA_DTR_EN_R","CMD_DTR_EN_R","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS2_DIS_R","CS2_DIS_W","CS3_DIS_R","CS3_DIS_W","CS4_DIS_R","CS4_DIS_W","CS5_DIS_R","CS5_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","DATA_DTR_EN_R","DQS_IDLE_EDGE_R","MASTER_CS_POL_R","MASTER_CS_POL_W","MISC_SPEC","QUAD_DIN_PIN_SWAP_R","QUAD_DIN_PIN_SWAP_W","R","SLAVE_CS_POL_R","SLAVE_CS_POL_W","W","addr_dtr_en","bits","borrow","borrow_mut","ck_dis","ck_dis","ck_idle_edge","ck_idle_edge","clk_data_dtr_en","cmd_dtr_en","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs2_dis","cs2_dis","cs3_dis","cs3_dis","cs4_dis","cs4_dis","cs5_dis","cs5_dis","cs_keep_active","cs_keep_active","data_dtr_en","dqs_idle_edge","from","into","master_cs_pol","master_cs_pol","quad_din_pin_swap","quad_din_pin_swap","slave_cs_pol","slave_cs_pol","try_from","try_into","type_id","MS_DATA_BITLEN_R","MS_DATA_BITLEN_W","MS_DLEN_SPEC","R","W","bits","borrow","borrow_mut","from","into","ms_data_bitlen","ms_data_bitlen","try_from","try_into","type_id","CLK_MODE_13_R","CLK_MODE_13_W","CLK_MODE_R","CLK_MODE_W","DMA_SEG_MAGIC_VALUE_R","DMA_SEG_MAGIC_VALUE_W","MODE_R","MODE_W","R","RSCK_DATA_OUT_R","RSCK_DATA_OUT_W","SLAVE_SPEC","SLV_RDBUF_BITLEN_EN_R","SLV_RDBUF_BITLEN_EN_W","SLV_RDDMA_BITLEN_EN_R","SLV_RDDMA_BITLEN_EN_W","SLV_WRBUF_BITLEN_EN_R","SLV_WRBUF_BITLEN_EN_W","SLV_WRDMA_BITLEN_EN_R","SLV_WRDMA_BITLEN_EN_W","SOFT_RESET_W","USR_CONF_R","USR_CONF_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","clk_mode_13","clk_mode_13","dma_seg_magic_value","dma_seg_magic_value","from","into","mode","mode","rsck_data_out","rsck_data_out","slv_rdbuf_bitlen_en","slv_rdbuf_bitlen_en","slv_rddma_bitlen_en","slv_rddma_bitlen_en","slv_wrbuf_bitlen_en","slv_wrbuf_bitlen_en","slv_wrdma_bitlen_en","slv_wrdma_bitlen_en","soft_reset","try_from","try_into","type_id","usr_conf","usr_conf","R","SLAVE1_SPEC","SLV_DATA_BITLEN_R","SLV_DATA_BITLEN_W","SLV_LAST_ADDR_R","SLV_LAST_ADDR_W","SLV_LAST_COMMAND_R","SLV_LAST_COMMAND_W","W","bits","borrow","borrow_mut","from","into","slv_data_bitlen","slv_data_bitlen","slv_last_addr","slv_last_addr","slv_last_command","slv_last_command","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","DOUTDIN_R","DOUTDIN_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_OCT_R","FWRITE_QUAD_R","FWRITE_QUAD_W","OPI_MODE_R","QPI_MODE_R","QPI_MODE_W","R","RSCK_I_EDGE_R","RSCK_I_EDGE_W","SIO_R","SIO_W","TSCK_I_EDGE_R","TSCK_I_EDGE_W","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_CONF_NXT_R","USR_CONF_NXT_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","doutdin","doutdin","from","fwrite_dual","fwrite_dual","fwrite_oct","fwrite_quad","fwrite_quad","into","opi_mode","qpi_mode","qpi_mode","rsck_i_edge","rsck_i_edge","sio","sio","try_from","try_into","tsck_i_edge","tsck_i_edge","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_conf_nxt","usr_conf_nxt","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","MST_WFULL_ERR_END_EN_R","MST_WFULL_ERR_END_EN_W","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","mst_wfull_err_end_en","mst_wfull_err_end_en","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","MST_REMPTY_ERR_END_EN_R","MST_REMPTY_ERR_END_EN_W","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","mst_rempty_err_end_en","mst_rempty_err_end_en","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","BT_LPCK_DIV_FRAC","BT_LPCK_DIV_INT","CACHE_CONTROL","CLOCK_GATE","COMB_PVT_ERR_HVT_SITE0","COMB_PVT_ERR_HVT_SITE1","COMB_PVT_ERR_HVT_SITE2","COMB_PVT_ERR_HVT_SITE3","COMB_PVT_ERR_LVT_SITE0","COMB_PVT_ERR_LVT_SITE1","COMB_PVT_ERR_LVT_SITE2","COMB_PVT_ERR_LVT_SITE3","COMB_PVT_ERR_NVT_SITE0","COMB_PVT_ERR_NVT_SITE1","COMB_PVT_ERR_NVT_SITE2","COMB_PVT_ERR_NVT_SITE3","COMB_PVT_HVT_CONF","COMB_PVT_LVT_CONF","COMB_PVT_NVT_CONF","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PERI_CLK_EN","CPU_PERI_RST_EN","CPU_PER_CONF","EDMA_CTRL","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","MEM_PD_MASK","MEM_PVT","PERIP_CLK_EN0","PERIP_CLK_EN1","PERIP_RST_EN0","PERIP_RST_EN1","REDUNDANT_ECO_CTRL","REG_DATE","RSA_PD_CTRL","RTC_FASTMEM_CONFIG","RTC_FASTMEM_CRC","RegisterBlock","SYSCLK_CONF","borrow","borrow_mut","bt_lpck_div_frac","bt_lpck_div_frac","bt_lpck_div_int","bt_lpck_div_int","cache_control","cache_control","clock_gate","clock_gate","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site3","comb_pvt_err_hvt_site3","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site3","comb_pvt_err_lvt_site3","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site3","comb_pvt_err_nvt_site3","comb_pvt_hvt_conf","comb_pvt_hvt_conf","comb_pvt_lvt_conf","comb_pvt_lvt_conf","comb_pvt_nvt_conf","comb_pvt_nvt_conf","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","cpu_per_conf","cpu_per_conf","cpu_peri_clk_en","cpu_peri_clk_en","cpu_peri_rst_en","cpu_peri_rst_en","edma_ctrl","edma_ctrl","external_device_encrypt_decrypt_control","external_device_encrypt_decrypt_control","from","into","mem_pd_mask","mem_pd_mask","mem_pvt","mem_pvt","perip_clk_en0","perip_clk_en0","perip_clk_en1","perip_clk_en1","perip_rst_en0","perip_rst_en0","perip_rst_en1","perip_rst_en1","redundant_eco_ctrl","redundant_eco_ctrl","reg_date","reg_date","rsa_pd_ctrl","rsa_pd_ctrl","rtc_fastmem_config","rtc_fastmem_config","rtc_fastmem_crc","rtc_fastmem_crc","sysclk_conf","sysclk_conf","try_from","try_into","type_id","BT_LPCK_DIV_A_R","BT_LPCK_DIV_A_W","BT_LPCK_DIV_B_R","BT_LPCK_DIV_B_W","BT_LPCK_DIV_FRAC_SPEC","LPCLK_RTC_EN_R","LPCLK_RTC_EN_W","LPCLK_SEL_8M_R","LPCLK_SEL_8M_W","LPCLK_SEL_RTC_SLOW_R","LPCLK_SEL_RTC_SLOW_W","LPCLK_SEL_XTAL32K_R","LPCLK_SEL_XTAL32K_W","LPCLK_SEL_XTAL_R","LPCLK_SEL_XTAL_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_a","bt_lpck_div_a","bt_lpck_div_b","bt_lpck_div_b","from","into","lpclk_rtc_en","lpclk_rtc_en","lpclk_sel_8m","lpclk_sel_8m","lpclk_sel_rtc_slow","lpclk_sel_rtc_slow","lpclk_sel_xtal","lpclk_sel_xtal","lpclk_sel_xtal32k","lpclk_sel_xtal32k","try_from","try_into","type_id","BT_LPCK_DIV_INT_SPEC","BT_LPCK_DIV_NUM_R","BT_LPCK_DIV_NUM_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_num","bt_lpck_div_num","from","into","try_from","try_into","type_id","CACHE_CONTROL_SPEC","DCACHE_CLK_ON_R","DCACHE_CLK_ON_W","DCACHE_RESET_R","DCACHE_RESET_W","ICACHE_CLK_ON_R","ICACHE_CLK_ON_W","ICACHE_RESET_R","ICACHE_RESET_W","R","W","bits","borrow","borrow_mut","dcache_clk_on","dcache_clk_on","dcache_reset","dcache_reset","from","icache_clk_on","icache_clk_on","icache_reset","icache_reset","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site3","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_HVT_W","COMB_PATH_LEN_HVT_R","COMB_PATH_LEN_HVT_W","COMB_PVT_HVT_CONF_SPEC","COMB_PVT_MONITOR_EN_HVT_R","COMB_PVT_MONITOR_EN_HVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_hvt","comb_path_len_hvt","comb_path_len_hvt","comb_pvt_monitor_en_hvt","comb_pvt_monitor_en_hvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_LVT_W","COMB_PATH_LEN_LVT_R","COMB_PATH_LEN_LVT_W","COMB_PVT_LVT_CONF_SPEC","COMB_PVT_MONITOR_EN_LVT_R","COMB_PVT_MONITOR_EN_LVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_lvt","comb_path_len_lvt","comb_path_len_lvt","comb_pvt_monitor_en_lvt","comb_pvt_monitor_en_lvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_NVT_W","COMB_PATH_LEN_NVT_R","COMB_PATH_LEN_NVT_W","COMB_PVT_MONITOR_EN_NVT_R","COMB_PVT_MONITOR_EN_NVT_W","COMB_PVT_NVT_CONF_SPEC","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_nvt","comb_path_len_nvt","comb_path_len_nvt","comb_pvt_monitor_en_nvt","comb_pvt_monitor_en_nvt","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_R","CPU_INTR_FROM_CPU_0_SPEC","CPU_INTR_FROM_CPU_0_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_R","CPU_INTR_FROM_CPU_1_SPEC","CPU_INTR_FROM_CPU_1_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_R","CPU_INTR_FROM_CPU_2_SPEC","CPU_INTR_FROM_CPU_2_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_R","CPU_INTR_FROM_CPU_3_SPEC","CPU_INTR_FROM_CPU_3_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPU_PER_CONF_SPEC","CPU_WAITI_DELAY_NUM_R","CPU_WAITI_DELAY_NUM_W","CPU_WAIT_MODE_FORCE_ON_R","CPU_WAIT_MODE_FORCE_ON_W","PLL_FREQ_SEL_R","PLL_FREQ_SEL_W","R","W","bits","borrow","borrow_mut","cpu_wait_mode_force_on","cpu_wait_mode_force_on","cpu_waiti_delay_num","cpu_waiti_delay_num","cpuperiod_sel","cpuperiod_sel","from","into","pll_freq_sel","pll_freq_sel","try_from","try_into","type_id","CLK_EN_ASSIST_DEBUG_R","CLK_EN_ASSIST_DEBUG_W","CLK_EN_DEDICATED_GPIO_R","CLK_EN_DEDICATED_GPIO_W","CPU_PERI_CLK_EN_SPEC","R","W","bits","borrow","borrow_mut","clk_en_assist_debug","clk_en_assist_debug","clk_en_dedicated_gpio","clk_en_dedicated_gpio","from","into","try_from","try_into","type_id","CPU_PERI_RST_EN_SPEC","R","RST_EN_ASSIST_DEBUG_R","RST_EN_ASSIST_DEBUG_W","RST_EN_DEDICATED_GPIO_R","RST_EN_DEDICATED_GPIO_W","W","bits","borrow","borrow_mut","from","into","rst_en_assist_debug","rst_en_assist_debug","rst_en_dedicated_gpio","rst_en_dedicated_gpio","try_from","try_into","type_id","EDMA_CLK_ON_R","EDMA_CLK_ON_W","EDMA_CTRL_SPEC","EDMA_RESET_R","EDMA_RESET_W","R","W","bits","borrow","borrow_mut","edma_clk_on","edma_clk_on","edma_reset","edma_reset","from","into","try_from","try_into","type_id","ENABLE_DOWNLOAD_DB_ENCRYPT_R","ENABLE_DOWNLOAD_DB_ENCRYPT_W","ENABLE_DOWNLOAD_G0CB_DECRYPT_R","ENABLE_DOWNLOAD_G0CB_DECRYPT_W","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W","ENABLE_SPI_MANUAL_ENCRYPT_R","ENABLE_SPI_MANUAL_ENCRYPT_W","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC","R","W","bits","borrow","borrow_mut","enable_download_db_encrypt","enable_download_db_encrypt","enable_download_g0cb_decrypt","enable_download_g0cb_decrypt","enable_download_manual_encrypt","enable_download_manual_encrypt","enable_spi_manual_encrypt","enable_spi_manual_encrypt","from","into","try_from","try_into","type_id","LSLP_MEM_PD_MASK_R","LSLP_MEM_PD_MASK_W","MEM_PD_MASK_SPEC","R","W","bits","borrow","borrow_mut","from","into","lslp_mem_pd_mask","lslp_mem_pd_mask","try_from","try_into","type_id","MEM_ERR_CNT_CLR_W","MEM_PATH_LEN_R","MEM_PATH_LEN_W","MEM_PVT_SPEC","MEM_TIMING_ERR_CNT_R","MEM_VT_SEL_R","MEM_VT_SEL_W","MONITOR_EN_R","MONITOR_EN_W","R","W","bits","borrow","borrow_mut","from","into","mem_err_cnt_clr","mem_path_len","mem_path_len","mem_timing_err_cnt","mem_vt_sel","mem_vt_sel","monitor_en","monitor_en","try_from","try_into","type_id","ADC2_ARB_CLK_EN_R","ADC2_ARB_CLK_EN_W","APB_SARADC_CLK_EN_R","APB_SARADC_CLK_EN_W","I2C_EXT0_CLK_EN_R","I2C_EXT0_CLK_EN_W","LEDC_CLK_EN_R","LEDC_CLK_EN_W","PERIP_CLK_EN0_SPEC","R","SPI01_CLK_EN_R","SPI01_CLK_EN_W","SPI2_CLK_EN_R","SPI2_CLK_EN_W","SYSTIMER_CLK_EN_R","SYSTIMER_CLK_EN_W","TIMERGROUP_CLK_EN_R","TIMERGROUP_CLK_EN_W","UART1_CLK_EN_R","UART1_CLK_EN_W","UART_CLK_EN_R","UART_CLK_EN_W","UART_MEM_CLK_EN_R","UART_MEM_CLK_EN_W","W","adc2_arb_clk_en","adc2_arb_clk_en","apb_saradc_clk_en","apb_saradc_clk_en","bits","borrow","borrow_mut","from","i2c_ext0_clk_en","i2c_ext0_clk_en","into","ledc_clk_en","ledc_clk_en","spi01_clk_en","spi01_clk_en","spi2_clk_en","spi2_clk_en","systimer_clk_en","systimer_clk_en","timergroup_clk_en","timergroup_clk_en","try_from","try_into","type_id","uart1_clk_en","uart1_clk_en","uart_clk_en","uart_clk_en","uart_mem_clk_en","uart_mem_clk_en","CRYPTO_ECC_CLK_EN_R","CRYPTO_ECC_CLK_EN_W","CRYPTO_SHA_CLK_EN_R","CRYPTO_SHA_CLK_EN_W","DMA_CLK_EN_R","DMA_CLK_EN_W","PERIP_CLK_EN1_SPEC","R","TSENS_CLK_EN_R","TSENS_CLK_EN_W","W","bits","borrow","borrow_mut","crypto_ecc_clk_en","crypto_ecc_clk_en","crypto_sha_clk_en","crypto_sha_clk_en","dma_clk_en","dma_clk_en","from","into","try_from","try_into","tsens_clk_en","tsens_clk_en","type_id","ADC2_ARB_RST_R","ADC2_ARB_RST_W","APB_SARADC_RST_R","APB_SARADC_RST_W","I2C_EXT0_RST_R","I2C_EXT0_RST_W","LEDC_RST_R","LEDC_RST_W","PERIP_RST_EN0_SPEC","R","SPI01_RST_R","SPI01_RST_W","SPI2_RST_R","SPI2_RST_W","SYSTIMER_RST_R","SYSTIMER_RST_W","TIMERGROUP_RST_R","TIMERGROUP_RST_W","UART1_RST_R","UART1_RST_W","UART_MEM_RST_R","UART_MEM_RST_W","UART_RST_R","UART_RST_W","W","adc2_arb_rst","adc2_arb_rst","apb_saradc_rst","apb_saradc_rst","bits","borrow","borrow_mut","from","i2c_ext0_rst","i2c_ext0_rst","into","ledc_rst","ledc_rst","spi01_rst","spi01_rst","spi2_rst","spi2_rst","systimer_rst","systimer_rst","timergroup_rst","timergroup_rst","try_from","try_into","type_id","uart1_rst","uart1_rst","uart_mem_rst","uart_mem_rst","uart_rst","uart_rst","CRYPTO_ECC_RST_R","CRYPTO_ECC_RST_W","CRYPTO_SHA_RST_R","CRYPTO_SHA_RST_W","DMA_RST_R","DMA_RST_W","PERIP_RST_EN1_SPEC","R","TSENS_RST_R","TSENS_RST_W","W","bits","borrow","borrow_mut","crypto_ecc_rst","crypto_ecc_rst","crypto_sha_rst","crypto_sha_rst","dma_rst","dma_rst","from","into","try_from","try_into","tsens_rst","tsens_rst","type_id","R","REDUNDANT_ECO_CTRL_SPEC","REDUNDANT_ECO_DRIVE_R","REDUNDANT_ECO_DRIVE_W","REDUNDANT_ECO_RESULT_R","W","bits","borrow","borrow_mut","from","into","redundant_eco_drive","redundant_eco_drive","redundant_eco_result","try_from","try_into","type_id","R","REG_DATE_SPEC","SYSTEM_REG_DATE_R","SYSTEM_REG_DATE_W","W","bits","borrow","borrow_mut","from","into","system_reg_date","system_reg_date","try_from","try_into","type_id","R","RSA_MEM_FORCE_PD_R","RSA_MEM_FORCE_PD_W","RSA_MEM_FORCE_PU_R","RSA_MEM_FORCE_PU_W","RSA_MEM_PD_R","RSA_MEM_PD_W","RSA_PD_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","rsa_mem_force_pd","rsa_mem_force_pd","rsa_mem_force_pu","rsa_mem_force_pu","rsa_mem_pd","rsa_mem_pd","try_from","try_into","type_id","R","RTC_FASTMEM_CONFIG_SPEC","RTC_MEM_CRC_ADDR_R","RTC_MEM_CRC_ADDR_W","RTC_MEM_CRC_FINISH_R","RTC_MEM_CRC_LEN_R","RTC_MEM_CRC_LEN_W","RTC_MEM_CRC_START_R","RTC_MEM_CRC_START_W","W","bits","borrow","borrow_mut","from","into","rtc_mem_crc_addr","rtc_mem_crc_addr","rtc_mem_crc_finish","rtc_mem_crc_len","rtc_mem_crc_len","rtc_mem_crc_start","rtc_mem_crc_start","try_from","try_into","type_id","R","RTC_FASTMEM_CRC_SPEC","RTC_MEM_CRC_RES_R","borrow","borrow_mut","from","into","rtc_mem_crc_res","try_from","try_into","type_id","CLK_DIV_EN_R","CLK_XTAL_FREQ_R","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","SOC_CLK_SEL_R","SOC_CLK_SEL_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div_en","clk_xtal_freq","from","into","pre_div_cnt","pre_div_cnt","soc_clk_sel","soc_clk_sel","try_from","try_into","type_id","COMP0_LOAD","COMP1_LOAD","COMP2_LOAD","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TARGET0_CONF","TARGET0_HI","TARGET0_LO","TARGET1_CONF","TARGET1_HI","TARGET1_LO","TARGET2_CONF","TARGET2_HI","TARGET2_LO","UNIT0_LOAD","UNIT0_LOAD_HI","UNIT0_LOAD_LO","UNIT0_OP","UNIT0_VALUE_HI","UNIT0_VALUE_LO","UNIT1_LOAD","UNIT1_LOAD_HI","UNIT1_LOAD_LO","UNIT1_OP","UNIT1_VALUE_HI","UNIT1_VALUE_LO","borrow","borrow_mut","comp0_load","comp0_load","comp1_load","comp1_load","comp2_load","comp2_load","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","target0_conf","target0_conf","target0_hi","target0_hi","target0_lo","target0_lo","target1_conf","target1_conf","target1_hi","target1_hi","target1_lo","target1_lo","target2_conf","target2_conf","target2_hi","target2_hi","target2_lo","target2_lo","try_from","try_into","type_id","unit0_load","unit0_load","unit0_load_hi","unit0_load_hi","unit0_load_lo","unit0_load_lo","unit0_op","unit0_op","unit0_value_hi","unit0_value_hi","unit0_value_lo","unit0_value_lo","unit1_load","unit1_load","unit1_load_hi","unit1_load_hi","unit1_load_lo","unit1_load_lo","unit1_op","unit1_op","unit1_value_hi","unit1_value_hi","unit1_value_lo","unit1_value_lo","COMP0_LOAD_SPEC","TIMER_COMP0_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp0_load","try_from","try_into","type_id","COMP1_LOAD_SPEC","TIMER_COMP1_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp1_load","try_from","try_into","type_id","COMP2_LOAD_SPEC","TIMER_COMP2_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp2_load","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","SYSTIMER_CLK_FO_R","SYSTIMER_CLK_FO_W","TARGET0_WORK_EN_R","TARGET0_WORK_EN_W","TARGET1_WORK_EN_R","TARGET1_WORK_EN_W","TARGET2_WORK_EN_R","TARGET2_WORK_EN_W","TIMER_UNIT0_CORE0_STALL_EN_R","TIMER_UNIT0_CORE0_STALL_EN_W","TIMER_UNIT0_CORE1_STALL_EN_R","TIMER_UNIT0_CORE1_STALL_EN_W","TIMER_UNIT0_WORK_EN_R","TIMER_UNIT0_WORK_EN_W","TIMER_UNIT1_CORE0_STALL_EN_R","TIMER_UNIT1_CORE0_STALL_EN_W","TIMER_UNIT1_CORE1_STALL_EN_R","TIMER_UNIT1_CORE1_STALL_EN_W","TIMER_UNIT1_WORK_EN_R","TIMER_UNIT1_WORK_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","systimer_clk_fo","systimer_clk_fo","target0_work_en","target0_work_en","target1_work_en","target1_work_en","target2_work_en","target2_work_en","timer_unit0_core0_stall_en","timer_unit0_core0_stall_en","timer_unit0_core1_stall_en","timer_unit0_core1_stall_en","timer_unit0_work_en","timer_unit0_work_en","timer_unit1_core0_stall_en","timer_unit1_core0_stall_en","timer_unit1_core1_stall_en","timer_unit1_core1_stall_en","timer_unit1_work_en","timer_unit1_work_en","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","TARGET0_INT_CLR_W","TARGET1_INT_CLR_W","TARGET2_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","target0_int_clr","target1_int_clr","target2_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","R","TARGET0_INT_ENA_R","TARGET0_INT_ENA_W","TARGET1_INT_ENA_R","TARGET1_INT_ENA_W","TARGET2_INT_ENA_R","TARGET2_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","target0_int_ena","target0_int_ena","target1_int_ena","target1_int_ena","target2_int_ena","target2_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","R","TARGET0_INT_RAW_R","TARGET0_INT_RAW_W","TARGET1_INT_RAW_R","TARGET1_INT_RAW_W","TARGET2_INT_RAW_R","TARGET2_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","target0_int_raw","target0_int_raw","target1_int_raw","target1_int_raw","target2_int_raw","target2_int_raw","try_from","try_into","type_id","INT_ST_SPEC","R","TARGET0_INT_ST_R","TARGET1_INT_ST_R","TARGET2_INT_ST_R","borrow","borrow_mut","from","into","target0_int_st","target1_int_st","target2_int_st","try_from","try_into","type_id","R","TARGET0_CONF_SPEC","TARGET0_PERIOD_MODE_R","TARGET0_PERIOD_MODE_W","TARGET0_PERIOD_R","TARGET0_PERIOD_W","TARGET0_TIMER_UNIT_SEL_R","TARGET0_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target0_period","target0_period","target0_period_mode","target0_period_mode","target0_timer_unit_sel","target0_timer_unit_sel","try_from","try_into","type_id","R","TARGET0_HI_SPEC","TIMER_TARGET0_HI_R","TIMER_TARGET0_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target0_hi","timer_target0_hi","try_from","try_into","type_id","R","TARGET0_LO_SPEC","TIMER_TARGET0_LO_R","TIMER_TARGET0_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target0_lo","timer_target0_lo","try_from","try_into","type_id","R","TARGET1_CONF_SPEC","TARGET1_PERIOD_MODE_R","TARGET1_PERIOD_MODE_W","TARGET1_PERIOD_R","TARGET1_PERIOD_W","TARGET1_TIMER_UNIT_SEL_R","TARGET1_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target1_period","target1_period","target1_period_mode","target1_period_mode","target1_timer_unit_sel","target1_timer_unit_sel","try_from","try_into","type_id","R","TARGET1_HI_SPEC","TIMER_TARGET1_HI_R","TIMER_TARGET1_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target1_hi","timer_target1_hi","try_from","try_into","type_id","R","TARGET1_LO_SPEC","TIMER_TARGET1_LO_R","TIMER_TARGET1_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target1_lo","timer_target1_lo","try_from","try_into","type_id","R","TARGET2_CONF_SPEC","TARGET2_PERIOD_MODE_R","TARGET2_PERIOD_MODE_W","TARGET2_PERIOD_R","TARGET2_PERIOD_W","TARGET2_TIMER_UNIT_SEL_R","TARGET2_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target2_period","target2_period","target2_period_mode","target2_period_mode","target2_timer_unit_sel","target2_timer_unit_sel","try_from","try_into","type_id","R","TARGET2_HI_SPEC","TIMER_TARGET2_HI_R","TIMER_TARGET2_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target2_hi","timer_target2_hi","try_from","try_into","type_id","R","TARGET2_LO_SPEC","TIMER_TARGET2_LO_R","TIMER_TARGET2_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target2_lo","timer_target2_lo","try_from","try_into","type_id","TIMER_UNIT0_LOAD_W","UNIT0_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_HI_R","TIMER_UNIT0_LOAD_HI_W","UNIT0_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_hi","timer_unit0_load_hi","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_LO_R","TIMER_UNIT0_LOAD_LO_W","UNIT0_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_lo","timer_unit0_load_lo","try_from","try_into","type_id","R","TIMER_UNIT0_UPDATE_W","TIMER_UNIT0_VALUE_VALID_R","UNIT0_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_update","timer_unit0_value_valid","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_HI_R","UNIT0_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_hi","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_LO_R","UNIT0_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_lo","try_from","try_into","type_id","TIMER_UNIT1_LOAD_W","UNIT1_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_HI_R","TIMER_UNIT1_LOAD_HI_W","UNIT1_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_hi","timer_unit1_load_hi","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_LO_R","TIMER_UNIT1_LOAD_LO_W","UNIT1_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_lo","timer_unit1_load_lo","try_from","try_into","type_id","R","TIMER_UNIT1_UPDATE_W","TIMER_UNIT1_VALUE_VALID_R","UNIT1_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_update","timer_unit1_value_valid","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_HI_R","UNIT1_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_hi","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_LO_R","UNIT1_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_lo","try_from","try_into","type_id","INT_CLR_TIMERS","INT_ENA_TIMERS","INT_RAW_TIMERS","INT_ST_TIMERS","NTIMERS_DATE","REGCLK","RTCCALICFG","RTCCALICFG1","RTCCALICFG2","RegisterBlock","T0ALARMHI","T0ALARMLO","T0CONFIG","T0HI","T0LO","T0LOAD","T0LOADHI","T0LOADLO","T0UPDATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTCONFIG5","WDTFEED","WDTWPROTECT","borrow","borrow_mut","from","int_clr_timers","int_clr_timers","int_ena_timers","int_ena_timers","int_raw_timers","int_raw_timers","int_st_timers","int_st_timers","into","ntimers_date","ntimers_date","regclk","regclk","rtccalicfg","rtccalicfg","rtccalicfg1","rtccalicfg1","rtccalicfg2","rtccalicfg2","t0alarmhi","t0alarmhi","t0alarmlo","t0alarmlo","t0config","t0config","t0hi","t0hi","t0lo","t0lo","t0load","t0load","t0loadhi","t0loadhi","t0loadlo","t0loadlo","t0update","t0update","try_from","try_into","type_id","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtconfig5","wdtconfig5","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","INT_CLR_TIMERS_SPEC","T0_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","from","into","t0_int_clr","try_from","try_into","type_id","wdt_int_clr","INT_ENA_TIMERS_SPEC","R","T0_INT_ENA_R","T0_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","from","into","t0_int_ena","t0_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","INT_RAW_TIMERS_SPEC","R","T0_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","from","into","t0_int_raw","try_from","try_into","type_id","wdt_int_raw","INT_ST_TIMERS_SPEC","R","T0_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","from","into","t0_int_st","try_from","try_into","type_id","wdt_int_st","NTIMERS_DATE_SPEC","NTIMGS_DATE_R","NTIMGS_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ntimgs_date","ntimgs_date","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","REGCLK_SPEC","TIMER_CLK_IS_ACTIVE_R","TIMER_CLK_IS_ACTIVE_W","W","WDT_CLK_IS_ACTIVE_R","WDT_CLK_IS_ACTIVE_W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","timer_clk_is_active","timer_clk_is_active","try_from","try_into","type_id","wdt_clk_is_active","wdt_clk_is_active","R","RTCCALICFG_SPEC","RTC_CALI_CLK_SEL_R","RTC_CALI_CLK_SEL_W","RTC_CALI_MAX_R","RTC_CALI_MAX_W","RTC_CALI_RDY_R","RTC_CALI_START_CYCLING_R","RTC_CALI_START_CYCLING_W","RTC_CALI_START_R","RTC_CALI_START_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_clk_sel","rtc_cali_clk_sel","rtc_cali_max","rtc_cali_max","rtc_cali_rdy","rtc_cali_start","rtc_cali_start","rtc_cali_start_cycling","rtc_cali_start_cycling","try_from","try_into","type_id","R","RTCCALICFG1_SPEC","RTC_CALI_CYCLING_DATA_VLD_R","RTC_CALI_VALUE_R","borrow","borrow_mut","from","into","rtc_cali_cycling_data_vld","rtc_cali_value","try_from","try_into","type_id","R","RTCCALICFG2_SPEC","RTC_CALI_TIMEOUT_R","RTC_CALI_TIMEOUT_RST_CNT_R","RTC_CALI_TIMEOUT_RST_CNT_W","RTC_CALI_TIMEOUT_THRES_R","RTC_CALI_TIMEOUT_THRES_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_timeout","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_thres","rtc_cali_timeout_thres","try_from","try_into","type_id","ALARM_HI_R","ALARM_HI_W","R","T0ALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","T0ALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVCNT_RST_W","DIVIDER_R","DIVIDER_W","EN_R","EN_W","INCREASE_R","INCREASE_W","R","T0CONFIG_SPEC","USE_XTAL_R","USE_XTAL_W","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divcnt_rst","divider","divider","en","en","from","increase","increase","into","try_from","try_into","type_id","use_xtal","use_xtal","R","T0HI_SPEC","T0_HI_R","borrow","borrow_mut","from","into","t0_hi","try_from","try_into","type_id","LO_R","R","T0LO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","T0LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","T0LOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","T0LOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","T0UPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CONF_UPDATE_EN_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","WDT_USE_XTAL_R","WDT_USE_XTAL_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_conf_update_en","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","wdt_use_xtal","wdt_use_xtal","R","W","WDTCONFIG1_SPEC","WDT_CLK_PRESCALE_R","WDT_CLK_PRESCALE_W","WDT_DIVCNT_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_clk_prescale","wdt_clk_prescale","wdt_divcnt_rst","R","W","WDTCONFIG2_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG3_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG4_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG5_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","AT_CMD_CHAR","AT_CMD_GAPTOUT","AT_CMD_POSTCNT","AT_CMD_PRECNT","CLKDIV","CLK_CONF","CONF0","CONF1","DATE","FIFO","FLOW_CONF","FSM_STATUS","HIGHPULSE","ID","IDLE_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOWPULSE","MEM_CONF","MEM_RX_STATUS","MEM_TX_STATUS","NEGPULSE","POSPULSE","RS485_CONF","RXD_CNT","RX_FILT","RegisterBlock","SLEEP_CONF","STATUS","SWFC_CONF0","SWFC_CONF1","TXBRK_CONF","at_cmd_char","at_cmd_char","at_cmd_gaptout","at_cmd_gaptout","at_cmd_postcnt","at_cmd_postcnt","at_cmd_precnt","at_cmd_precnt","borrow","borrow_mut","clk_conf","clk_conf","clkdiv","clkdiv","conf0","conf0","conf1","conf1","date","date","fifo","fifo","flow_conf","flow_conf","from","fsm_status","fsm_status","highpulse","highpulse","id","id","idle_conf","idle_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lowpulse","lowpulse","mem_conf","mem_conf","mem_rx_status","mem_rx_status","mem_tx_status","mem_tx_status","negpulse","negpulse","pospulse","pospulse","rs485_conf","rs485_conf","rx_filt","rx_filt","rxd_cnt","rxd_cnt","sleep_conf","sleep_conf","status","status","swfc_conf0","swfc_conf0","swfc_conf1","swfc_conf1","try_from","try_into","txbrk_conf","txbrk_conf","type_id","AT_CMD_CHAR_R","AT_CMD_CHAR_SPEC","AT_CMD_CHAR_W","CHAR_NUM_R","CHAR_NUM_W","R","W","at_cmd_char","at_cmd_char","bits","borrow","borrow_mut","char_num","char_num","from","into","try_from","try_into","type_id","AT_CMD_GAPTOUT_SPEC","R","RX_GAP_TOUT_R","RX_GAP_TOUT_W","W","bits","borrow","borrow_mut","from","into","rx_gap_tout","rx_gap_tout","try_from","try_into","type_id","AT_CMD_POSTCNT_SPEC","POST_IDLE_NUM_R","POST_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","post_idle_num","post_idle_num","try_from","try_into","type_id","AT_CMD_PRECNT_SPEC","PRE_IDLE_NUM_R","PRE_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pre_idle_num","pre_idle_num","try_from","try_into","type_id","CLK_CONF_SPEC","R","RST_CORE_R","RST_CORE_W","RX_RST_CORE_R","RX_RST_CORE_W","RX_SCLK_EN_R","RX_SCLK_EN_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_EN_R","SCLK_EN_W","SCLK_SEL_R","SCLK_SEL_W","TX_RST_CORE_R","TX_RST_CORE_W","TX_SCLK_EN_R","TX_SCLK_EN_W","W","bits","borrow","borrow_mut","from","into","rst_core","rst_core","rx_rst_core","rx_rst_core","rx_sclk_en","rx_sclk_en","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_en","sclk_en","sclk_sel","sclk_sel","try_from","try_into","tx_rst_core","tx_rst_core","tx_sclk_en","tx_sclk_en","type_id","CLKDIV_R","CLKDIV_SPEC","CLKDIV_W","FRAG_R","FRAG_W","R","W","bits","borrow","borrow_mut","clkdiv","clkdiv","frag","frag","from","into","try_from","try_into","type_id","AUTOBAUD_EN_R","AUTOBAUD_EN_W","BIT_NUM_R","BIT_NUM_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CTS_INV_R","CTS_INV_W","DSR_INV_R","DSR_INV_W","DTR_INV_R","DTR_INV_W","ERR_WR_MASK_R","ERR_WR_MASK_W","IRDA_DPLX_R","IRDA_DPLX_W","IRDA_EN_R","IRDA_EN_W","IRDA_RX_INV_R","IRDA_RX_INV_W","IRDA_TX_EN_R","IRDA_TX_EN_W","IRDA_TX_INV_R","IRDA_TX_INV_W","IRDA_WCTL_R","IRDA_WCTL_W","LOOPBACK_R","LOOPBACK_W","MEM_CLK_EN_R","MEM_CLK_EN_W","PARITY_EN_R","PARITY_EN_W","PARITY_R","PARITY_W","R","RTS_INV_R","RTS_INV_W","RXD_INV_R","RXD_INV_W","RXFIFO_RST_R","RXFIFO_RST_W","STOP_BIT_NUM_R","STOP_BIT_NUM_W","SW_DTR_R","SW_DTR_W","SW_RTS_R","SW_RTS_W","TXD_BRK_R","TXD_BRK_W","TXD_INV_R","TXD_INV_W","TXFIFO_RST_R","TXFIFO_RST_W","TX_FLOW_EN_R","TX_FLOW_EN_W","W","autobaud_en","autobaud_en","bit_num","bit_num","bits","borrow","borrow_mut","clk_en","clk_en","cts_inv","cts_inv","dsr_inv","dsr_inv","dtr_inv","dtr_inv","err_wr_mask","err_wr_mask","from","into","irda_dplx","irda_dplx","irda_en","irda_en","irda_rx_inv","irda_rx_inv","irda_tx_en","irda_tx_en","irda_tx_inv","irda_tx_inv","irda_wctl","irda_wctl","loopback","loopback","mem_clk_en","mem_clk_en","parity","parity","parity_en","parity_en","rts_inv","rts_inv","rxd_inv","rxd_inv","rxfifo_rst","rxfifo_rst","stop_bit_num","stop_bit_num","sw_dtr","sw_dtr","sw_rts","sw_rts","try_from","try_into","tx_flow_en","tx_flow_en","txd_brk","txd_brk","txd_inv","txd_inv","txfifo_rst","txfifo_rst","type_id","CONF1_SPEC","DIS_RX_DAT_OVF_R","DIS_RX_DAT_OVF_W","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FLOW_EN_R","RX_FLOW_EN_W","RX_TOUT_EN_R","RX_TOUT_EN_W","RX_TOUT_FLOW_DIS_R","RX_TOUT_FLOW_DIS_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","W","bits","borrow","borrow_mut","dis_rx_dat_ovf","dis_rx_dat_ovf","from","into","rx_flow_en","rx_flow_en","rx_tout_en","rx_tout_en","rx_tout_flow_dis","rx_tout_flow_dis","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_SPEC","R","RXFIFO_RD_BYTE_R","RXFIFO_RD_BYTE_W","W","bits","borrow","borrow_mut","from","into","rxfifo_rd_byte","rxfifo_rd_byte","try_from","try_into","type_id","FLOW_CONF_SPEC","FORCE_XOFF_R","FORCE_XOFF_W","FORCE_XON_R","FORCE_XON_W","R","SEND_XOFF_R","SEND_XOFF_W","SEND_XON_R","SEND_XON_W","SW_FLOW_CON_EN_R","SW_FLOW_CON_EN_W","W","XONOFF_DEL_R","XONOFF_DEL_W","bits","borrow","borrow_mut","force_xoff","force_xoff","force_xon","force_xon","from","into","send_xoff","send_xoff","send_xon","send_xon","sw_flow_con_en","sw_flow_con_en","try_from","try_into","type_id","xonoff_del","xonoff_del","FSM_STATUS_SPEC","R","ST_URX_OUT_R","ST_UTX_OUT_R","borrow","borrow_mut","from","into","st_urx_out","st_utx_out","try_from","try_into","type_id","HIGHPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","HIGH_SPEED_R","HIGH_SPEED_W","ID_R","ID_SPEC","ID_W","R","REG_UPDATE_R","REG_UPDATE_W","W","bits","borrow","borrow_mut","from","high_speed","high_speed","id","id","into","reg_update","reg_update","try_from","try_into","type_id","IDLE_CONF_SPEC","R","RX_IDLE_THRHD_R","RX_IDLE_THRHD_W","TX_IDLE_NUM_R","TX_IDLE_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_idle_thrhd","rx_idle_thrhd","try_from","try_into","tx_idle_num","tx_idle_num","type_id","AT_CMD_CHAR_DET_INT_CLR_W","BRK_DET_INT_CLR_W","CTS_CHG_INT_CLR_W","DSR_CHG_INT_CLR_W","FRM_ERR_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_SPEC","PARITY_ERR_INT_CLR_W","RS485_CLASH_INT_CLR_W","RS485_FRM_ERR_INT_CLR_W","RS485_PARITY_ERR_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_TOUT_INT_CLR_W","SW_XOFF_INT_CLR_W","SW_XON_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_BRK_DONE_INT_CLR_W","TX_BRK_IDLE_DONE_INT_CLR_W","TX_DONE_INT_CLR_W","W","WAKEUP_INT_CLR_W","at_cmd_char_det_int_clr","bits","borrow","borrow_mut","brk_det_int_clr","cts_chg_int_clr","dsr_chg_int_clr","frm_err_int_clr","from","glitch_det_int_clr","into","parity_err_int_clr","rs485_clash_int_clr","rs485_frm_err_int_clr","rs485_parity_err_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","rxfifo_tout_int_clr","sw_xoff_int_clr","sw_xon_int_clr","try_from","try_into","tx_brk_done_int_clr","tx_brk_idle_done_int_clr","tx_done_int_clr","txfifo_empty_int_clr","type_id","wakeup_int_clr","AT_CMD_CHAR_DET_INT_ENA_R","AT_CMD_CHAR_DET_INT_ENA_W","BRK_DET_INT_ENA_R","BRK_DET_INT_ENA_W","CTS_CHG_INT_ENA_R","CTS_CHG_INT_ENA_W","DSR_CHG_INT_ENA_R","DSR_CHG_INT_ENA_W","FRM_ERR_INT_ENA_R","FRM_ERR_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_SPEC","PARITY_ERR_INT_ENA_R","PARITY_ERR_INT_ENA_W","R","RS485_CLASH_INT_ENA_R","RS485_CLASH_INT_ENA_W","RS485_FRM_ERR_INT_ENA_R","RS485_FRM_ERR_INT_ENA_W","RS485_PARITY_ERR_INT_ENA_R","RS485_PARITY_ERR_INT_ENA_W","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_TOUT_INT_ENA_R","RXFIFO_TOUT_INT_ENA_W","SW_XOFF_INT_ENA_R","SW_XOFF_INT_ENA_W","SW_XON_INT_ENA_R","SW_XON_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_BRK_DONE_INT_ENA_R","TX_BRK_DONE_INT_ENA_W","TX_BRK_IDLE_DONE_INT_ENA_R","TX_BRK_IDLE_DONE_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","W","WAKEUP_INT_ENA_R","WAKEUP_INT_ENA_W","at_cmd_char_det_int_ena","at_cmd_char_det_int_ena","bits","borrow","borrow_mut","brk_det_int_ena","brk_det_int_ena","cts_chg_int_ena","cts_chg_int_ena","dsr_chg_int_ena","dsr_chg_int_ena","frm_err_int_ena","frm_err_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","parity_err_int_ena","parity_err_int_ena","rs485_clash_int_ena","rs485_clash_int_ena","rs485_frm_err_int_ena","rs485_frm_err_int_ena","rs485_parity_err_int_ena","rs485_parity_err_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_tout_int_ena","rxfifo_tout_int_ena","sw_xoff_int_ena","sw_xoff_int_ena","sw_xon_int_ena","sw_xon_int_ena","try_from","try_into","tx_brk_done_int_ena","tx_brk_done_int_ena","tx_brk_idle_done_int_ena","tx_brk_idle_done_int_ena","tx_done_int_ena","tx_done_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","wakeup_int_ena","wakeup_int_ena","AT_CMD_CHAR_DET_INT_RAW_R","AT_CMD_CHAR_DET_INT_RAW_W","BRK_DET_INT_RAW_R","BRK_DET_INT_RAW_W","CTS_CHG_INT_RAW_R","CTS_CHG_INT_RAW_W","DSR_CHG_INT_RAW_R","DSR_CHG_INT_RAW_W","FRM_ERR_INT_RAW_R","FRM_ERR_INT_RAW_W","GLITCH_DET_INT_RAW_R","GLITCH_DET_INT_RAW_W","INT_RAW_SPEC","PARITY_ERR_INT_RAW_R","PARITY_ERR_INT_RAW_W","R","RS485_CLASH_INT_RAW_R","RS485_CLASH_INT_RAW_W","RS485_FRM_ERR_INT_RAW_R","RS485_FRM_ERR_INT_RAW_W","RS485_PARITY_ERR_INT_RAW_R","RS485_PARITY_ERR_INT_RAW_W","RXFIFO_FULL_INT_RAW_R","RXFIFO_FULL_INT_RAW_W","RXFIFO_OVF_INT_RAW_R","RXFIFO_OVF_INT_RAW_W","RXFIFO_TOUT_INT_RAW_R","RXFIFO_TOUT_INT_RAW_W","SW_XOFF_INT_RAW_R","SW_XOFF_INT_RAW_W","SW_XON_INT_RAW_R","SW_XON_INT_RAW_W","TXFIFO_EMPTY_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_W","TX_BRK_DONE_INT_RAW_R","TX_BRK_DONE_INT_RAW_W","TX_BRK_IDLE_DONE_INT_RAW_R","TX_BRK_IDLE_DONE_INT_RAW_W","TX_DONE_INT_RAW_R","TX_DONE_INT_RAW_W","W","WAKEUP_INT_RAW_R","WAKEUP_INT_RAW_W","at_cmd_char_det_int_raw","at_cmd_char_det_int_raw","bits","borrow","borrow_mut","brk_det_int_raw","brk_det_int_raw","cts_chg_int_raw","cts_chg_int_raw","dsr_chg_int_raw","dsr_chg_int_raw","frm_err_int_raw","frm_err_int_raw","from","glitch_det_int_raw","glitch_det_int_raw","into","parity_err_int_raw","parity_err_int_raw","rs485_clash_int_raw","rs485_clash_int_raw","rs485_frm_err_int_raw","rs485_frm_err_int_raw","rs485_parity_err_int_raw","rs485_parity_err_int_raw","rxfifo_full_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","rxfifo_ovf_int_raw","rxfifo_tout_int_raw","rxfifo_tout_int_raw","sw_xoff_int_raw","sw_xoff_int_raw","sw_xon_int_raw","sw_xon_int_raw","try_from","try_into","tx_brk_done_int_raw","tx_brk_done_int_raw","tx_brk_idle_done_int_raw","tx_brk_idle_done_int_raw","tx_done_int_raw","tx_done_int_raw","txfifo_empty_int_raw","txfifo_empty_int_raw","type_id","wakeup_int_raw","wakeup_int_raw","AT_CMD_CHAR_DET_INT_ST_R","BRK_DET_INT_ST_R","CTS_CHG_INT_ST_R","DSR_CHG_INT_ST_R","FRM_ERR_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_SPEC","PARITY_ERR_INT_ST_R","R","RS485_CLASH_INT_ST_R","RS485_FRM_ERR_INT_ST_R","RS485_PARITY_ERR_INT_ST_R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RXFIFO_TOUT_INT_ST_R","SW_XOFF_INT_ST_R","SW_XON_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_BRK_DONE_INT_ST_R","TX_BRK_IDLE_DONE_INT_ST_R","TX_DONE_INT_ST_R","WAKEUP_INT_ST_R","at_cmd_char_det_int_st","borrow","borrow_mut","brk_det_int_st","cts_chg_int_st","dsr_chg_int_st","frm_err_int_st","from","glitch_det_int_st","into","parity_err_int_st","rs485_clash_int_st","rs485_frm_err_int_st","rs485_parity_err_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","rxfifo_tout_int_st","sw_xoff_int_st","sw_xon_int_st","try_from","try_into","tx_brk_done_int_st","tx_brk_idle_done_int_st","tx_done_int_st","txfifo_empty_int_st","type_id","wakeup_int_st","LOWPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","MEM_CONF_SPEC","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","R","RX_FLOW_THRHD_R","RX_FLOW_THRHD_W","RX_SIZE_R","RX_SIZE_W","RX_TOUT_THRHD_R","RX_TOUT_THRHD_W","TX_SIZE_R","TX_SIZE_W","W","bits","borrow","borrow_mut","from","into","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","rx_flow_thrhd","rx_flow_thrhd","rx_size","rx_size","rx_tout_thrhd","rx_tout_thrhd","try_from","try_into","tx_size","tx_size","type_id","APB_RX_RADDR_R","MEM_RX_STATUS_SPEC","R","RX_WADDR_R","apb_rx_raddr","borrow","borrow_mut","from","into","rx_waddr","try_from","try_into","type_id","APB_TX_WADDR_R","MEM_TX_STATUS_SPEC","R","TX_RADDR_R","apb_tx_waddr","borrow","borrow_mut","from","into","try_from","try_into","tx_raddr","type_id","NEGEDGE_MIN_CNT_R","NEGPULSE_SPEC","R","borrow","borrow_mut","from","into","negedge_min_cnt","try_from","try_into","type_id","POSEDGE_MIN_CNT_R","POSPULSE_SPEC","R","borrow","borrow_mut","from","into","posedge_min_cnt","try_from","try_into","type_id","DL0_EN_R","DL0_EN_W","DL1_EN_R","DL1_EN_W","R","RS485RXBY_TX_EN_R","RS485RXBY_TX_EN_W","RS485TX_RX_EN_R","RS485TX_RX_EN_W","RS485_CONF_SPEC","RS485_EN_R","RS485_EN_W","RS485_RX_DLY_NUM_R","RS485_RX_DLY_NUM_W","RS485_TX_DLY_NUM_R","RS485_TX_DLY_NUM_W","W","bits","borrow","borrow_mut","dl0_en","dl0_en","dl1_en","dl1_en","from","into","rs485_en","rs485_en","rs485_rx_dly_num","rs485_rx_dly_num","rs485_tx_dly_num","rs485_tx_dly_num","rs485rxby_tx_en","rs485rxby_tx_en","rs485tx_rx_en","rs485tx_rx_en","try_from","try_into","type_id","GLITCH_FILT_EN_R","GLITCH_FILT_EN_W","GLITCH_FILT_R","GLITCH_FILT_W","R","RX_FILT_SPEC","W","bits","borrow","borrow_mut","from","glitch_filt","glitch_filt","glitch_filt_en","glitch_filt_en","into","try_from","try_into","type_id","R","RXD_CNT_SPEC","RXD_EDGE_CNT_R","borrow","borrow_mut","from","into","rxd_edge_cnt","try_from","try_into","type_id","ACTIVE_THRESHOLD_R","ACTIVE_THRESHOLD_W","R","SLEEP_CONF_SPEC","W","active_threshold","active_threshold","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CTSN_R","DSRN_R","DTRN_R","R","RTSN_R","RXD_R","RXFIFO_CNT_R","STATUS_SPEC","TXD_R","TXFIFO_CNT_R","borrow","borrow_mut","ctsn","dsrn","dtrn","from","into","rtsn","rxd","rxfifo_cnt","try_from","try_into","txd","txfifo_cnt","type_id","R","SWFC_CONF0_SPEC","W","XOFF_CHAR_R","XOFF_CHAR_W","XOFF_THRESHOLD_R","XOFF_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xoff_char","xoff_char","xoff_threshold","xoff_threshold","R","SWFC_CONF1_SPEC","W","XON_CHAR_R","XON_CHAR_W","XON_THRESHOLD_R","XON_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xon_char","xon_char","xon_threshold","xon_threshold","R","TXBRK_CONF_SPEC","TX_BRK_NUM_R","TX_BRK_NUM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_brk_num","tx_brk_num","type_id","DATE","DESTINATION","DESTROY","LINESIZE","PHYSICAL_ADDRESS","PLAIN_MEM","RELEASE","RegisterBlock","STATE","TRIGGER","borrow","borrow_mut","date","date","destination","destination","destroy","destroy","from","into","linesize","linesize","physical_address","physical_address","plain_mem","plain_mem","plain_mem_iter","release","release","state","state","trigger","trigger","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DESTINATION_R","DESTINATION_SPEC","DESTINATION_W","R","W","bits","borrow","borrow_mut","destination","destination","from","into","try_from","try_into","type_id","DESTROY_SPEC","DESTROY_W","W","bits","borrow","borrow_mut","destroy","from","into","try_from","try_into","type_id","LINESIZE_R","LINESIZE_SPEC","LINESIZE_W","R","W","bits","borrow","borrow_mut","from","into","linesize","linesize","try_from","try_into","type_id","PHYSICAL_ADDRESS_R","PHYSICAL_ADDRESS_SPEC","PHYSICAL_ADDRESS_W","R","W","bits","borrow","borrow_mut","from","into","physical_address","physical_address","try_from","try_into","type_id","PLAIN_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","RELEASE_SPEC","RELEASE_W","W","bits","borrow","borrow_mut","from","into","release","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id"],"q":[[0,"esp32c2"],[472,"esp32c2::apb_ctrl"],[600,"esp32c2::apb_ctrl::clk_out_en"],[655,"esp32c2::apb_ctrl::clkgate_force_on"],[674,"esp32c2::apb_ctrl::date"],[689,"esp32c2::apb_ctrl::ext_mem_pms_lock"],[704,"esp32c2::apb_ctrl::flash_ace0_addr"],[719,"esp32c2::apb_ctrl::flash_ace0_attr"],[734,"esp32c2::apb_ctrl::flash_ace0_size"],[749,"esp32c2::apb_ctrl::flash_ace1_addr"],[764,"esp32c2::apb_ctrl::flash_ace1_attr"],[779,"esp32c2::apb_ctrl::flash_ace1_size"],[794,"esp32c2::apb_ctrl::flash_ace2_addr"],[809,"esp32c2::apb_ctrl::flash_ace2_attr"],[824,"esp32c2::apb_ctrl::flash_ace2_size"],[839,"esp32c2::apb_ctrl::flash_ace3_addr"],[854,"esp32c2::apb_ctrl::flash_ace3_attr"],[869,"esp32c2::apb_ctrl::flash_ace3_size"],[884,"esp32c2::apb_ctrl::front_end_mem_pd"],[927,"esp32c2::apb_ctrl::host_inf_sel"],[942,"esp32c2::apb_ctrl::mem_power_down"],[961,"esp32c2::apb_ctrl::mem_power_up"],[980,"esp32c2::apb_ctrl::peri_backup_apb_addr"],[995,"esp32c2::apb_ctrl::peri_backup_config"],[1030,"esp32c2::apb_ctrl::peri_backup_int_clr"],[1044,"esp32c2::apb_ctrl::peri_backup_int_ena"],[1063,"esp32c2::apb_ctrl::peri_backup_int_raw"],[1076,"esp32c2::apb_ctrl::peri_backup_int_st"],[1089,"esp32c2::apb_ctrl::peri_backup_mem_addr"],[1104,"esp32c2::apb_ctrl::redcy_sig0"],[1121,"esp32c2::apb_ctrl::redcy_sig1"],[1138,"esp32c2::apb_ctrl::retention_ctrl"],[1157,"esp32c2::apb_ctrl::rnd_data"],[1168,"esp32c2::apb_ctrl::sdio_ctrl"],[1183,"esp32c2::apb_ctrl::spi_mem_pms_ctrl"],[1200,"esp32c2::apb_ctrl::spi_mem_reject_addr"],[1211,"esp32c2::apb_ctrl::sysclk_conf"],[1238,"esp32c2::apb_ctrl::tick_conf"],[1261,"esp32c2::apb_ctrl::wifi_bb_cfg"],[1276,"esp32c2::apb_ctrl::wifi_bb_cfg_2"],[1291,"esp32c2::apb_ctrl::wifi_clk_en"],[1306,"esp32c2::apb_ctrl::wifi_rst_en"],[1321,"esp32c2::apb_saradc"],[1407,"esp32c2::apb_saradc::apb_adc_arb_ctrl"],[1450,"esp32c2::apb_saradc::apb_adc_clkm_conf"],[1481,"esp32c2::apb_saradc::apb_ctrl_date"],[1496,"esp32c2::apb_saradc::apb_tsens_ctrl"],[1521,"esp32c2::apb_saradc::apb_tsens_ctrl2"],[1548,"esp32c2::apb_saradc::cali"],[1563,"esp32c2::apb_saradc::ctrl"],[1606,"esp32c2::apb_saradc::ctrl2"],[1641,"esp32c2::apb_saradc::dma_conf"],[1664,"esp32c2::apb_saradc::filter_ctrl0"],[1687,"esp32c2::apb_saradc::filter_ctrl1"],[1706,"esp32c2::apb_saradc::fsm_wait"],[1729,"esp32c2::apb_saradc::int_clr"],[1751,"esp32c2::apb_saradc::int_ena"],[1786,"esp32c2::apb_saradc::int_raw"],[1807,"esp32c2::apb_saradc::int_st"],[1828,"esp32c2::apb_saradc::onetime_sample"],[1859,"esp32c2::apb_saradc::sar1_status"],[1870,"esp32c2::apb_saradc::sar1data_status"],[1881,"esp32c2::apb_saradc::sar2_status"],[1892,"esp32c2::apb_saradc::sar2data_status"],[1903,"esp32c2::apb_saradc::sar_patt_tab1"],[1918,"esp32c2::apb_saradc::sar_patt_tab2"],[1933,"esp32c2::apb_saradc::thres0_ctrl"],[1956,"esp32c2::apb_saradc::thres1_ctrl"],[1979,"esp32c2::apb_saradc::thres_ctrl"],[2010,"esp32c2::assist_debug"],[2060,"esp32c2::assist_debug::clock_gate"],[2075,"esp32c2::assist_debug::core_0_debug_mode"],[2088,"esp32c2::assist_debug::core_0_intr_clr"],[2102,"esp32c2::assist_debug::core_0_intr_ena"],[2121,"esp32c2::assist_debug::core_0_intr_raw"],[2134,"esp32c2::assist_debug::core_0_lastpc_before_exception"],[2145,"esp32c2::assist_debug::core_0_montr_ena"],[2164,"esp32c2::assist_debug::core_0_rcd_en"],[2183,"esp32c2::assist_debug::core_0_rcd_pdebugpc"],[2194,"esp32c2::assist_debug::core_0_rcd_pdebugsp"],[2205,"esp32c2::assist_debug::core_0_sp_max"],[2220,"esp32c2::assist_debug::core_0_sp_min"],[2235,"esp32c2::assist_debug::core_0_sp_pc"],[2246,"esp32c2::assist_debug::date"],[2261,"esp32c2::bb"],[2272,"esp32c2::bb::bbpd_ctrl"],[2299,"esp32c2::dma"],[2420,"esp32c2::dma::ahb_test"],[2439,"esp32c2::dma::date"],[2454,"esp32c2::dma::in_conf0_ch"],[2485,"esp32c2::dma::in_conf1_ch0"],[2500,"esp32c2::dma::in_dscr_bf0_ch"],[2511,"esp32c2::dma::in_dscr_bf1_ch0"],[2522,"esp32c2::dma::in_dscr_ch0"],[2533,"esp32c2::dma::in_err_eof_des_addr_ch0"],[2544,"esp32c2::dma::in_link_ch"],[2577,"esp32c2::dma::in_peri_sel_ch"],[2592,"esp32c2::dma::in_pop_ch0"],[2609,"esp32c2::dma::in_pri_ch"],[2624,"esp32c2::dma::in_state_ch0"],[2639,"esp32c2::dma::in_suc_eof_des_addr_ch0"],[2650,"esp32c2::dma::infifo_status_ch0"],[2675,"esp32c2::dma::int_clr_ch"],[2711,"esp32c2::dma::int_ena_ch"],[2774,"esp32c2::dma::int_raw_ch"],[2837,"esp32c2::dma::int_st_ch0"],[2872,"esp32c2::dma::misc_conf"],[2895,"esp32c2::dma::out_conf0_ch"],[2930,"esp32c2::dma::out_conf1_ch"],[2945,"esp32c2::dma::out_dscr_bf0_ch0"],[2956,"esp32c2::dma::out_dscr_bf1_ch0"],[2967,"esp32c2::dma::out_dscr_ch0"],[2978,"esp32c2::dma::out_eof_bfr_des_addr_ch0"],[2989,"esp32c2::dma::out_eof_des_addr_ch"],[3000,"esp32c2::dma::out_link_ch"],[3029,"esp32c2::dma::out_peri_sel_ch"],[3044,"esp32c2::dma::out_pri_ch"],[3059,"esp32c2::dma::out_push_ch0"],[3078,"esp32c2::dma::out_state_ch0"],[3093,"esp32c2::dma::outfifo_status_ch0"],[3116,"esp32c2::ecc"],[3154,"esp32c2::ecc::k_mem"],[3165,"esp32c2::ecc::mult_conf"],[3200,"esp32c2::ecc::mult_date"],[3215,"esp32c2::ecc::mult_int_clr"],[3227,"esp32c2::ecc::mult_int_ena"],[3242,"esp32c2::ecc::mult_int_raw"],[3253,"esp32c2::ecc::mult_int_st"],[3264,"esp32c2::ecc::px_mem"],[3275,"esp32c2::ecc::py_mem"],[3286,"esp32c2::efuse"],[3438,"esp32c2::efuse::clk"],[3465,"esp32c2::efuse::cmd"],[3488,"esp32c2::efuse::conf"],[3503,"esp32c2::efuse::dac_conf"],[3530,"esp32c2::efuse::date"],[3545,"esp32c2::efuse::int_clr"],[3559,"esp32c2::efuse::int_ena"],[3578,"esp32c2::efuse::int_raw"],[3597,"esp32c2::efuse::int_st"],[3610,"esp32c2::efuse::pgm_check_value0"],[3625,"esp32c2::efuse::pgm_check_value1"],[3640,"esp32c2::efuse::pgm_check_value2"],[3655,"esp32c2::efuse::pgm_data0"],[3670,"esp32c2::efuse::pgm_data1"],[3685,"esp32c2::efuse::pgm_data2"],[3700,"esp32c2::efuse::pgm_data3"],[3715,"esp32c2::efuse::pgm_data4"],[3730,"esp32c2::efuse::pgm_data5"],[3745,"esp32c2::efuse::pgm_data6"],[3760,"esp32c2::efuse::pgm_data7"],[3775,"esp32c2::efuse::rd_blk1_data0"],[3786,"esp32c2::efuse::rd_blk1_data1"],[3797,"esp32c2::efuse::rd_blk1_data2"],[3808,"esp32c2::efuse::rd_blk2_data0"],[3819,"esp32c2::efuse::rd_blk2_data1"],[3840,"esp32c2::efuse::rd_blk2_data2"],[3853,"esp32c2::efuse::rd_blk2_data3"],[3866,"esp32c2::efuse::rd_blk2_data4"],[3877,"esp32c2::efuse::rd_blk2_data5"],[3888,"esp32c2::efuse::rd_blk2_data6"],[3901,"esp32c2::efuse::rd_blk2_data7"],[3912,"esp32c2::efuse::rd_blk3_data0"],[3923,"esp32c2::efuse::rd_blk3_data1"],[3934,"esp32c2::efuse::rd_blk3_data2"],[3945,"esp32c2::efuse::rd_blk3_data3"],[3956,"esp32c2::efuse::rd_blk3_data4"],[3967,"esp32c2::efuse::rd_blk3_data5"],[3978,"esp32c2::efuse::rd_blk3_data6"],[3989,"esp32c2::efuse::rd_blk3_data7"],[4000,"esp32c2::efuse::rd_repeat_data0"],[4039,"esp32c2::efuse::rd_repeat_err"],[4078,"esp32c2::efuse::rd_rs_err"],[4099,"esp32c2::efuse::rd_tim_conf"],[4126,"esp32c2::efuse::rd_wr_dis"],[4137,"esp32c2::efuse::status"],[4162,"esp32c2::efuse::wr_tim_conf0"],[4185,"esp32c2::efuse::wr_tim_conf1"],[4204,"esp32c2::efuse::wr_tim_conf2"],[4219,"esp32c2::extmem"],[4338,"esp32c2::extmem::cache_acs_cnt_clr"],[4352,"esp32c2::extmem::cache_conf_misc"],[4379,"esp32c2::extmem::cache_encrypt_decrypt_clk_force_on"],[4402,"esp32c2::extmem::cache_encrypt_decrypt_record_disable"],[4421,"esp32c2::extmem::cache_ilg_int_clr"],[4441,"esp32c2::extmem::cache_ilg_int_ena"],[4472,"esp32c2::extmem::cache_ilg_int_st"],[4495,"esp32c2::extmem::cache_mmu_fault_content"],[4508,"esp32c2::extmem::cache_mmu_fault_vaddr"],[4519,"esp32c2::extmem::cache_mmu_owner"],[4534,"esp32c2::extmem::cache_mmu_power_ctrl"],[4557,"esp32c2::extmem::cache_preload_int_ctrl"],[4576,"esp32c2::extmem::cache_request"],[4591,"esp32c2::extmem::cache_state"],[4602,"esp32c2::extmem::cache_sync_int_ctrl"],[4621,"esp32c2::extmem::cache_wrap_around_ctrl"],[4636,"esp32c2::extmem::clock_gate"],[4651,"esp32c2::extmem::core0_acs_cache_int_clr"],[4673,"esp32c2::extmem::core0_acs_cache_int_ena"],[4708,"esp32c2::extmem::core0_acs_cache_int_st"],[4729,"esp32c2::extmem::core0_dbus_reject_st"],[4742,"esp32c2::extmem::core0_dbus_reject_vaddr"],[4753,"esp32c2::extmem::core0_ibus_reject_st"],[4766,"esp32c2::extmem::core0_ibus_reject_vaddr"],[4777,"esp32c2::extmem::dbus_to_flash_end_vaddr"],[4792,"esp32c2::extmem::dbus_to_flash_start_vaddr"],[4807,"esp32c2::extmem::ibus_to_flash_end_vaddr"],[4822,"esp32c2::extmem::ibus_to_flash_start_vaddr"],[4837,"esp32c2::extmem::icache_atomic_operate_ena"],[4852,"esp32c2::extmem::icache_ctrl"],[4867,"esp32c2::extmem::icache_ctrl1"],[4886,"esp32c2::extmem::icache_freeze"],[4907,"esp32c2::extmem::icache_sync_addr"],[4922,"esp32c2::extmem::icache_sync_ctrl"],[4939,"esp32c2::extmem::icache_sync_size"],[4954,"esp32c2::extmem::icache_tag_power_ctrl"],[4977,"esp32c2::extmem::reg_date"],[4992,"esp32c2::generic"],[5094,"esp32c2::gpio"],[5324,"esp32c2::gpio::bt_select"],[5339,"esp32c2::gpio::clock_gate"],[5354,"esp32c2::gpio::cpusdio_int"],[5365,"esp32c2::gpio::enable"],[5380,"esp32c2::gpio::enable_w1tc"],[5392,"esp32c2::gpio::enable_w1ts"],[5404,"esp32c2::gpio::func_in_sel_cfg"],[5427,"esp32c2::gpio::func_out_sel_cfg"],[5454,"esp32c2::gpio::in_"],[5465,"esp32c2::gpio::out"],[5480,"esp32c2::gpio::out_w1tc"],[5492,"esp32c2::gpio::out_w1ts"],[5504,"esp32c2::gpio::pcpu_int"],[5515,"esp32c2::gpio::pcpu_nmi_int"],[5526,"esp32c2::gpio::pin"],[5565,"esp32c2::gpio::reg_date"],[5580,"esp32c2::gpio::sdio_select"],[5595,"esp32c2::gpio::status"],[5610,"esp32c2::gpio::status_next"],[5621,"esp32c2::gpio::status_w1tc"],[5633,"esp32c2::gpio::status_w1ts"],[5645,"esp32c2::gpio::strap"],[5656,"esp32c2::i2c0"],[5746,"esp32c2::i2c0::clk_conf"],[5777,"esp32c2::i2c0::comd"],[5796,"esp32c2::i2c0::ctr"],[5853,"esp32c2::i2c0::data"],[5868,"esp32c2::i2c0::date"],[5883,"esp32c2::i2c0::fifo_conf"],[5918,"esp32c2::i2c0::fifo_st"],[5935,"esp32c2::i2c0::filter_cfg"],[5962,"esp32c2::i2c0::int_clr"],[6004,"esp32c2::i2c0::int_ena"],[6079,"esp32c2::i2c0::int_raw"],[6120,"esp32c2::i2c0::int_status"],[6161,"esp32c2::i2c0::rxfifo_start_addr"],[6172,"esp32c2::i2c0::scl_high_period"],[6191,"esp32c2::i2c0::scl_low_period"],[6206,"esp32c2::i2c0::scl_main_st_time_out"],[6221,"esp32c2::i2c0::scl_rstart_setup"],[6236,"esp32c2::i2c0::scl_sp_conf"],[6263,"esp32c2::i2c0::scl_st_time_out"],[6278,"esp32c2::i2c0::scl_start_hold"],[6293,"esp32c2::i2c0::scl_stop_hold"],[6308,"esp32c2::i2c0::scl_stop_setup"],[6323,"esp32c2::i2c0::sda_hold"],[6338,"esp32c2::i2c0::sda_sample"],[6353,"esp32c2::i2c0::sr"],[6376,"esp32c2::i2c0::to"],[6395,"esp32c2::i2c0::txfifo_start_addr"],[6406,"esp32c2::interrupt_core0"],[6666,"esp32c2::interrupt_core0::apb_adc_int_map"],[6681,"esp32c2::interrupt_core0::apb_ctrl_intr_map"],[6696,"esp32c2::interrupt_core0::assist_debug_intr_map"],[6711,"esp32c2::interrupt_core0::ble_sec_int_map"],[6726,"esp32c2::interrupt_core0::ble_timer_int_map"],[6741,"esp32c2::interrupt_core0::bt_bb_int_map"],[6756,"esp32c2::interrupt_core0::bt_bb_nmi_map"],[6771,"esp32c2::interrupt_core0::bt_mac_int_map"],[6786,"esp32c2::interrupt_core0::cache_core0_acs_int_map"],[6801,"esp32c2::interrupt_core0::cache_ia_int_map"],[6816,"esp32c2::interrupt_core0::clock_gate"],[6831,"esp32c2::interrupt_core0::coex_int_map"],[6846,"esp32c2::interrupt_core0::core_0_pif_pms_monitor_violate_size_intr_map"],[6861,"esp32c2::interrupt_core0::cpu_int_clear"],[6876,"esp32c2::interrupt_core0::cpu_int_eip_status"],[6887,"esp32c2::interrupt_core0::cpu_int_enable"],[6902,"esp32c2::interrupt_core0::cpu_int_pri_0"],[6917,"esp32c2::interrupt_core0::cpu_int_pri_1"],[6932,"esp32c2::interrupt_core0::cpu_int_pri_10"],[6947,"esp32c2::interrupt_core0::cpu_int_pri_11"],[6962,"esp32c2::interrupt_core0::cpu_int_pri_12"],[6977,"esp32c2::interrupt_core0::cpu_int_pri_13"],[6992,"esp32c2::interrupt_core0::cpu_int_pri_14"],[7007,"esp32c2::interrupt_core0::cpu_int_pri_15"],[7022,"esp32c2::interrupt_core0::cpu_int_pri_16"],[7037,"esp32c2::interrupt_core0::cpu_int_pri_17"],[7052,"esp32c2::interrupt_core0::cpu_int_pri_18"],[7067,"esp32c2::interrupt_core0::cpu_int_pri_19"],[7082,"esp32c2::interrupt_core0::cpu_int_pri_2"],[7097,"esp32c2::interrupt_core0::cpu_int_pri_20"],[7112,"esp32c2::interrupt_core0::cpu_int_pri_21"],[7127,"esp32c2::interrupt_core0::cpu_int_pri_22"],[7142,"esp32c2::interrupt_core0::cpu_int_pri_23"],[7157,"esp32c2::interrupt_core0::cpu_int_pri_24"],[7172,"esp32c2::interrupt_core0::cpu_int_pri_25"],[7187,"esp32c2::interrupt_core0::cpu_int_pri_26"],[7202,"esp32c2::interrupt_core0::cpu_int_pri_27"],[7217,"esp32c2::interrupt_core0::cpu_int_pri_28"],[7232,"esp32c2::interrupt_core0::cpu_int_pri_29"],[7247,"esp32c2::interrupt_core0::cpu_int_pri_3"],[7262,"esp32c2::interrupt_core0::cpu_int_pri_30"],[7277,"esp32c2::interrupt_core0::cpu_int_pri_31"],[7292,"esp32c2::interrupt_core0::cpu_int_pri_4"],[7307,"esp32c2::interrupt_core0::cpu_int_pri_5"],[7322,"esp32c2::interrupt_core0::cpu_int_pri_6"],[7337,"esp32c2::interrupt_core0::cpu_int_pri_7"],[7352,"esp32c2::interrupt_core0::cpu_int_pri_8"],[7367,"esp32c2::interrupt_core0::cpu_int_pri_9"],[7382,"esp32c2::interrupt_core0::cpu_int_thresh"],[7397,"esp32c2::interrupt_core0::cpu_int_type"],[7412,"esp32c2::interrupt_core0::cpu_intr_from_cpu_0_map"],[7427,"esp32c2::interrupt_core0::cpu_intr_from_cpu_1_map"],[7442,"esp32c2::interrupt_core0::cpu_intr_from_cpu_2_map"],[7457,"esp32c2::interrupt_core0::cpu_intr_from_cpu_3_map"],[7472,"esp32c2::interrupt_core0::dma_ch0_int_map"],[7487,"esp32c2::interrupt_core0::ecc_int_map"],[7502,"esp32c2::interrupt_core0::efuse_int_map"],[7517,"esp32c2::interrupt_core0::gpio_interrupt_pro_map"],[7532,"esp32c2::interrupt_core0::gpio_interrupt_pro_nmi_map"],[7547,"esp32c2::interrupt_core0::i2c_ext0_intr_map"],[7562,"esp32c2::interrupt_core0::i2c_mst_int_map"],[7577,"esp32c2::interrupt_core0::icache_preload_int_map"],[7592,"esp32c2::interrupt_core0::icache_sync_int_map"],[7607,"esp32c2::interrupt_core0::interrupt_reg_date"],[7622,"esp32c2::interrupt_core0::intr_status_reg_0"],[7633,"esp32c2::interrupt_core0::intr_status_reg_1"],[7644,"esp32c2::interrupt_core0::ledc_int_map"],[7659,"esp32c2::interrupt_core0::lp_timer_int_map"],[7674,"esp32c2::interrupt_core0::mac_intr_map"],[7689,"esp32c2::interrupt_core0::rtc_core_intr_map"],[7704,"esp32c2::interrupt_core0::sha_int_map"],[7719,"esp32c2::interrupt_core0::spi_intr_1_map"],[7734,"esp32c2::interrupt_core0::spi_intr_2_map"],[7749,"esp32c2::interrupt_core0::spi_mem_reject_intr_map"],[7764,"esp32c2::interrupt_core0::systimer_target0_int_map"],[7779,"esp32c2::interrupt_core0::systimer_target1_int_map"],[7794,"esp32c2::interrupt_core0::systimer_target2_int_map"],[7809,"esp32c2::interrupt_core0::tg_t0_int_map"],[7824,"esp32c2::interrupt_core0::tg_wdt_int_map"],[7839,"esp32c2::interrupt_core0::uart1_intr_map"],[7854,"esp32c2::interrupt_core0::uart_intr_map"],[7869,"esp32c2::interrupt_core0::wifi_bb_int_map"],[7884,"esp32c2::interrupt_core0::wifi_mac_nmi_map"],[7899,"esp32c2::interrupt_core0::wifi_pwr_int_map"],[7914,"esp32c2::io_mux"],[7932,"esp32c2::io_mux::date"],[7947,"esp32c2::io_mux::gpio"],[8002,"esp32c2::io_mux::pin_ctrl"],[8025,"esp32c2::ledc"],[8117,"esp32c2::ledc::ch_conf0"],[8152,"esp32c2::ledc::ch_conf1"],[8183,"esp32c2::ledc::ch_duty"],[8198,"esp32c2::ledc::ch_duty_r"],[8209,"esp32c2::ledc::ch_hpoint"],[8224,"esp32c2::ledc::conf"],[8243,"esp32c2::ledc::date"],[8258,"esp32c2::ledc::int_clr"],[8300,"esp32c2::ledc::int_ena"],[8375,"esp32c2::ledc::int_raw"],[8450,"esp32c2::ledc::int_st"],[8491,"esp32c2::ledc::timer_conf"],[8524,"esp32c2::ledc::timer_value"],[8535,"esp32c2::modem_clkrst"],[8561,"esp32c2::modem_clkrst::ble_timer_clk_conf"],[8580,"esp32c2::modem_clkrst::clk_conf"],[8595,"esp32c2::modem_clkrst::coex_lp_clk_conf"],[8626,"esp32c2::modem_clkrst::date"],[8641,"esp32c2::modem_clkrst::etm_clk_conf"],[8660,"esp32c2::modem_clkrst::modem_lp_timer_conf"],[8691,"esp32c2::rng"],[8702,"esp32c2::rng::data"],[8711,"esp32c2::rtc_cntl"],[8926,"esp32c2::rtc_cntl::ana_conf"],[8977,"esp32c2::rtc_cntl::bias_conf"],[9040,"esp32c2::rtc_cntl::brown_out"],[9091,"esp32c2::rtc_cntl::clk_conf"],[9178,"esp32c2::rtc_cntl::cntl_date"],[9193,"esp32c2::rtc_cntl::cntl_dbg_map"],[9252,"esp32c2::rtc_cntl::cntl_dbg_sar_sel"],[9267,"esp32c2::rtc_cntl::cntl_dbg_sel"],[9306,"esp32c2::rtc_cntl::cntl_gpio_wakeup"],[9377,"esp32c2::rtc_cntl::cntl_retention_ctrl"],[9408,"esp32c2::rtc_cntl::cntl_sensor_ctrl"],[9427,"esp32c2::rtc_cntl::cpu_period_conf"],[9446,"esp32c2::rtc_cntl::diag0"],[9461,"esp32c2::rtc_cntl::dig_iso"],[9516,"esp32c2::rtc_cntl::dig_pad_hold"],[9531,"esp32c2::rtc_cntl::dig_pwc"],[9574,"esp32c2::rtc_cntl::ext_wakeup_conf"],[9589,"esp32c2::rtc_cntl::ext_xtl_conf"],[9608,"esp32c2::rtc_cntl::fib_sel"],[9623,"esp32c2::rtc_cntl::int_clr_rtc"],[9662,"esp32c2::rtc_cntl::int_ena_rtc"],[9701,"esp32c2::rtc_cntl::int_ena_rtc_w1tc"],[9740,"esp32c2::rtc_cntl::int_ena_rtc_w1ts"],[9779,"esp32c2::rtc_cntl::int_raw_rtc"],[9818,"esp32c2::rtc_cntl::int_st_rtc"],[9857,"esp32c2::rtc_cntl::low_power_st"],[9952,"esp32c2::rtc_cntl::option1"],[9967,"esp32c2::rtc_cntl::options0"],[10046,"esp32c2::rtc_cntl::pad_hold"],[10081,"esp32c2::rtc_cntl::pwc"],[10096,"esp32c2::rtc_cntl::reset_state"],[10123,"esp32c2::rtc_cntl::rtc_cntl"],[10150,"esp32c2::rtc_cntl::slow_clk_conf"],[10173,"esp32c2::rtc_cntl::slp_reject_cause"],[10188,"esp32c2::rtc_cntl::slp_reject_conf"],[10211,"esp32c2::rtc_cntl::slp_timer0"],[10226,"esp32c2::rtc_cntl::slp_timer1"],[10245,"esp32c2::rtc_cntl::slp_wakeup_cause"],[10260,"esp32c2::rtc_cntl::state0"],[10299,"esp32c2::rtc_cntl::store0"],[10314,"esp32c2::rtc_cntl::store1"],[10329,"esp32c2::rtc_cntl::store2"],[10344,"esp32c2::rtc_cntl::store3"],[10359,"esp32c2::rtc_cntl::store4"],[10374,"esp32c2::rtc_cntl::store5"],[10389,"esp32c2::rtc_cntl::store6"],[10404,"esp32c2::rtc_cntl::store7"],[10419,"esp32c2::rtc_cntl::sw_cpu_stall"],[10434,"esp32c2::rtc_cntl::swd_conf"],[10477,"esp32c2::rtc_cntl::swd_wprotect"],[10492,"esp32c2::rtc_cntl::time_high0"],[10507,"esp32c2::rtc_cntl::time_high1"],[10522,"esp32c2::rtc_cntl::time_low0"],[10537,"esp32c2::rtc_cntl::time_low1"],[10552,"esp32c2::rtc_cntl::time_update"],[10579,"esp32c2::rtc_cntl::timer1"],[10610,"esp32c2::rtc_cntl::timer2"],[10625,"esp32c2::rtc_cntl::timer4"],[10644,"esp32c2::rtc_cntl::timer5"],[10659,"esp32c2::rtc_cntl::ulp_cp_timer_1"],[10674,"esp32c2::rtc_cntl::usb_conf"],[10689,"esp32c2::rtc_cntl::wakeup_state"],[10704,"esp32c2::rtc_cntl::wdtconfig0"],[10763,"esp32c2::rtc_cntl::wdtconfig1"],[10778,"esp32c2::rtc_cntl::wdtconfig2"],[10793,"esp32c2::rtc_cntl::wdtconfig3"],[10808,"esp32c2::rtc_cntl::wdtconfig4"],[10823,"esp32c2::rtc_cntl::wdtfeed"],[10838,"esp32c2::rtc_cntl::wdtwprotect"],[10853,"esp32c2::sensitive"],[10915,"esp32c2::sensitive::apb_peripheral_access_0"],[10930,"esp32c2::sensitive::apb_peripheral_access_1"],[10945,"esp32c2::sensitive::cache_mmu_access_0"],[10960,"esp32c2::sensitive::cache_mmu_access_1"],[10979,"esp32c2::sensitive::cache_tag_access_0"],[10994,"esp32c2::sensitive::cache_tag_access_1"],[11021,"esp32c2::sensitive::clock_gate"],[11036,"esp32c2::sensitive::internal_sram_usage_0"],[11051,"esp32c2::sensitive::internal_sram_usage_1"],[11070,"esp32c2::sensitive::internal_sram_usage_3"],[11089,"esp32c2::sensitive::pif_access_monitor_0"],[11104,"esp32c2::sensitive::pif_access_monitor_1"],[11123,"esp32c2::sensitive::pif_access_monitor_2"],[11136,"esp32c2::sensitive::pif_access_monitor_3"],[11147,"esp32c2::sensitive::rom_table"],[11162,"esp32c2::sensitive::rom_table_lock"],[11177,"esp32c2::sensitive::sensitive_reg_date"],[11192,"esp32c2::sensitive::xts_aes_key_update"],[11207,"esp32c2::sha"],[11259,"esp32c2::sha::busy"],[11270,"esp32c2::sha::clear_irq"],[11282,"esp32c2::sha::continue_"],[11294,"esp32c2::sha::date"],[11309,"esp32c2::sha::dma_block_num"],[11324,"esp32c2::sha::dma_continue"],[11336,"esp32c2::sha::dma_start"],[11348,"esp32c2::sha::h_mem"],[11359,"esp32c2::sha::irq_ena"],[11374,"esp32c2::sha::m_mem"],[11385,"esp32c2::sha::mode"],[11400,"esp32c2::sha::start"],[11412,"esp32c2::sha::t_length"],[11427,"esp32c2::sha::t_string"],[11442,"esp32c2::spi0"],[11504,"esp32c2::spi0::cache_fctrl"],[11551,"esp32c2::spi0::clock"],[11578,"esp32c2::spi0::clock_gate"],[11593,"esp32c2::spi0::core_clk_sel"],[11608,"esp32c2::spi0::ctrl"],[11663,"esp32c2::spi0::ctrl1"],[11680,"esp32c2::spi0::ctrl2"],[11705,"esp32c2::spi0::date"],[11720,"esp32c2::spi0::din_mode"],[11737,"esp32c2::spi0::din_num"],[11754,"esp32c2::spi0::dout_mode"],[11771,"esp32c2::spi0::fsm"],[11790,"esp32c2::spi0::misc"],[11825,"esp32c2::spi0::rd_status"],[11840,"esp32c2::spi0::timing_cali"],[11855,"esp32c2::spi0::user"],[11886,"esp32c2::spi0::user1"],[11905,"esp32c2::spi0::user2"],[11924,"esp32c2::spi1"],[12058,"esp32c2::spi1::addr"],[12073,"esp32c2::spi1::cache_fctrl"],[12112,"esp32c2::spi1::clock"],[12139,"esp32c2::spi1::clock_gate"],[12154,"esp32c2::spi1::cmd"],[12229,"esp32c2::spi1::ctrl"],[12300,"esp32c2::spi1::ctrl1"],[12319,"esp32c2::spi1::ctrl2"],[12331,"esp32c2::spi1::date"],[12346,"esp32c2::spi1::flash_sus_cmd"],[12369,"esp32c2::spi1::flash_sus_ctrl"],[12424,"esp32c2::spi1::flash_waiti_ctrl"],[12447,"esp32c2::spi1::int_clr"],[12469,"esp32c2::spi1::int_ena"],[12504,"esp32c2::spi1::int_raw"],[12539,"esp32c2::spi1::int_st"],[12560,"esp32c2::spi1::misc"],[12587,"esp32c2::spi1::miso_dlen"],[12602,"esp32c2::spi1::mosi_dlen"],[12617,"esp32c2::spi1::rd_status"],[12636,"esp32c2::spi1::sus_status"],[12679,"esp32c2::spi1::timing_cali"],[12692,"esp32c2::spi1::tx_crc"],[12703,"esp32c2::spi1::user"],[12766,"esp32c2::spi1::user1"],[12785,"esp32c2::spi1::user2"],[12804,"esp32c2::spi1::w0"],[12819,"esp32c2::spi1::w1"],[12834,"esp32c2::spi1::w10"],[12849,"esp32c2::spi1::w11"],[12864,"esp32c2::spi1::w12"],[12879,"esp32c2::spi1::w13"],[12894,"esp32c2::spi1::w14"],[12909,"esp32c2::spi1::w15"],[12924,"esp32c2::spi1::w2"],[12939,"esp32c2::spi1::w3"],[12954,"esp32c2::spi1::w4"],[12969,"esp32c2::spi1::w5"],[12984,"esp32c2::spi1::w6"],[12999,"esp32c2::spi1::w7"],[13014,"esp32c2::spi1::w8"],[13029,"esp32c2::spi1::w9"],[13044,"esp32c2::spi2"],[13166,"esp32c2::spi2::addr"],[13181,"esp32c2::spi2::clk_gate"],[13204,"esp32c2::spi2::clock"],[13235,"esp32c2::spi2::cmd"],[13258,"esp32c2::spi2::ctrl"],[13327,"esp32c2::spi2::date"],[13342,"esp32c2::spi2::din_mode"],[13369,"esp32c2::spi2::din_num"],[13394,"esp32c2::spi2::dma_conf"],[13439,"esp32c2::spi2::dma_int_clr"],[13491,"esp32c2::spi2::dma_int_ena"],[13586,"esp32c2::spi2::dma_int_raw"],[13681,"esp32c2::spi2::dma_int_set"],[13733,"esp32c2::spi2::dma_int_st"],[13784,"esp32c2::spi2::dout_mode"],[13811,"esp32c2::spi2::misc"],[13880,"esp32c2::spi2::ms_dlen"],[13895,"esp32c2::spi2::slave"],[13948,"esp32c2::spi2::slave1"],[13971,"esp32c2::spi2::user"],[14062,"esp32c2::spi2::user1"],[14093,"esp32c2::spi2::user2"],[14116,"esp32c2::spi2::w0"],[14131,"esp32c2::spi2::w1"],[14146,"esp32c2::spi2::w10"],[14161,"esp32c2::spi2::w11"],[14176,"esp32c2::spi2::w12"],[14191,"esp32c2::spi2::w13"],[14206,"esp32c2::spi2::w14"],[14221,"esp32c2::spi2::w15"],[14236,"esp32c2::spi2::w2"],[14251,"esp32c2::spi2::w3"],[14266,"esp32c2::spi2::w4"],[14281,"esp32c2::spi2::w5"],[14296,"esp32c2::spi2::w6"],[14311,"esp32c2::spi2::w7"],[14326,"esp32c2::spi2::w8"],[14341,"esp32c2::spi2::w9"],[14356,"esp32c2::system"],[14484,"esp32c2::system::bt_lpck_div_frac"],[14523,"esp32c2::system::bt_lpck_div_int"],[14538,"esp32c2::system::cache_control"],[14565,"esp32c2::system::clock_gate"],[14580,"esp32c2::system::comb_pvt_err_hvt_site0"],[14591,"esp32c2::system::comb_pvt_err_hvt_site1"],[14602,"esp32c2::system::comb_pvt_err_hvt_site2"],[14613,"esp32c2::system::comb_pvt_err_hvt_site3"],[14624,"esp32c2::system::comb_pvt_err_lvt_site0"],[14635,"esp32c2::system::comb_pvt_err_lvt_site1"],[14646,"esp32c2::system::comb_pvt_err_lvt_site2"],[14657,"esp32c2::system::comb_pvt_err_lvt_site3"],[14668,"esp32c2::system::comb_pvt_err_nvt_site0"],[14679,"esp32c2::system::comb_pvt_err_nvt_site1"],[14690,"esp32c2::system::comb_pvt_err_nvt_site2"],[14701,"esp32c2::system::comb_pvt_err_nvt_site3"],[14712,"esp32c2::system::comb_pvt_hvt_conf"],[14733,"esp32c2::system::comb_pvt_lvt_conf"],[14754,"esp32c2::system::comb_pvt_nvt_conf"],[14775,"esp32c2::system::cpu_intr_from_cpu_0"],[14790,"esp32c2::system::cpu_intr_from_cpu_1"],[14805,"esp32c2::system::cpu_intr_from_cpu_2"],[14820,"esp32c2::system::cpu_intr_from_cpu_3"],[14835,"esp32c2::system::cpu_per_conf"],[14862,"esp32c2::system::cpu_peri_clk_en"],[14881,"esp32c2::system::cpu_peri_rst_en"],[14900,"esp32c2::system::edma_ctrl"],[14919,"esp32c2::system::external_device_encrypt_decrypt_control"],[14946,"esp32c2::system::mem_pd_mask"],[14961,"esp32c2::system::mem_pvt"],[14988,"esp32c2::system::perip_clk_en0"],[15043,"esp32c2::system::perip_clk_en1"],[15070,"esp32c2::system::perip_rst_en0"],[15125,"esp32c2::system::perip_rst_en1"],[15152,"esp32c2::system::redundant_eco_ctrl"],[15169,"esp32c2::system::reg_date"],[15184,"esp32c2::system::rsa_pd_ctrl"],[15207,"esp32c2::system::rtc_fastmem_config"],[15232,"esp32c2::system::rtc_fastmem_crc"],[15243,"esp32c2::system::sysclk_conf"],[15266,"esp32c2::systimer"],[15364,"esp32c2::systimer::comp0_load"],[15376,"esp32c2::systimer::comp1_load"],[15388,"esp32c2::systimer::comp2_load"],[15400,"esp32c2::systimer::conf"],[15455,"esp32c2::systimer::date"],[15470,"esp32c2::systimer::int_clr"],[15486,"esp32c2::systimer::int_ena"],[15509,"esp32c2::systimer::int_raw"],[15532,"esp32c2::systimer::int_st"],[15547,"esp32c2::systimer::target0_conf"],[15570,"esp32c2::systimer::target0_hi"],[15585,"esp32c2::systimer::target0_lo"],[15600,"esp32c2::systimer::target1_conf"],[15623,"esp32c2::systimer::target1_hi"],[15638,"esp32c2::systimer::target1_lo"],[15653,"esp32c2::systimer::target2_conf"],[15676,"esp32c2::systimer::target2_hi"],[15691,"esp32c2::systimer::target2_lo"],[15706,"esp32c2::systimer::unit0_load"],[15718,"esp32c2::systimer::unit0_load_hi"],[15733,"esp32c2::systimer::unit0_load_lo"],[15748,"esp32c2::systimer::unit0_op"],[15763,"esp32c2::systimer::unit0_value_hi"],[15774,"esp32c2::systimer::unit0_value_lo"],[15785,"esp32c2::systimer::unit1_load"],[15797,"esp32c2::systimer::unit1_load_hi"],[15812,"esp32c2::systimer::unit1_load_lo"],[15827,"esp32c2::systimer::unit1_op"],[15842,"esp32c2::systimer::unit1_value_hi"],[15853,"esp32c2::systimer::unit1_value_lo"],[15864,"esp32c2::timg0"],[15950,"esp32c2::timg0::int_clr_timers"],[15964,"esp32c2::timg0::int_ena_timers"],[15983,"esp32c2::timg0::int_raw_timers"],[15996,"esp32c2::timg0::int_st_timers"],[16009,"esp32c2::timg0::ntimers_date"],[16024,"esp32c2::timg0::regclk"],[16047,"esp32c2::timg0::rtccalicfg"],[16076,"esp32c2::timg0::rtccalicfg1"],[16089,"esp32c2::timg0::rtccalicfg2"],[16110,"esp32c2::timg0::t0alarmhi"],[16125,"esp32c2::timg0::t0alarmlo"],[16140,"esp32c2::timg0::t0config"],[16177,"esp32c2::timg0::t0hi"],[16188,"esp32c2::timg0::t0lo"],[16199,"esp32c2::timg0::t0load"],[16211,"esp32c2::timg0::t0loadhi"],[16226,"esp32c2::timg0::t0loadlo"],[16241,"esp32c2::timg0::t0update"],[16256,"esp32c2::timg0::wdtconfig0"],[16313,"esp32c2::timg0::wdtconfig1"],[16330,"esp32c2::timg0::wdtconfig2"],[16345,"esp32c2::timg0::wdtconfig3"],[16360,"esp32c2::timg0::wdtconfig4"],[16375,"esp32c2::timg0::wdtconfig5"],[16390,"esp32c2::timg0::wdtfeed"],[16402,"esp32c2::timg0::wdtwprotect"],[16417,"esp32c2::uart0"],[16524,"esp32c2::uart0::at_cmd_char"],[16543,"esp32c2::uart0::at_cmd_gaptout"],[16558,"esp32c2::uart0::at_cmd_postcnt"],[16573,"esp32c2::uart0::at_cmd_precnt"],[16588,"esp32c2::uart0::clk_conf"],[16639,"esp32c2::uart0::clkdiv"],[16658,"esp32c2::uart0::conf0"],[16777,"esp32c2::uart0::conf1"],[16812,"esp32c2::uart0::date"],[16827,"esp32c2::uart0::fifo"],[16842,"esp32c2::uart0::flow_conf"],[16877,"esp32c2::uart0::fsm_status"],[16890,"esp32c2::uart0::highpulse"],[16901,"esp32c2::uart0::id"],[16924,"esp32c2::uart0::idle_conf"],[16943,"esp32c2::uart0::int_clr"],[16993,"esp32c2::uart0::int_ena"],[17084,"esp32c2::uart0::int_raw"],[17175,"esp32c2::uart0::int_st"],[17224,"esp32c2::uart0::lowpulse"],[17235,"esp32c2::uart0::mem_conf"],[17270,"esp32c2::uart0::mem_rx_status"],[17283,"esp32c2::uart0::mem_tx_status"],[17296,"esp32c2::uart0::negpulse"],[17307,"esp32c2::uart0::pospulse"],[17318,"esp32c2::uart0::rs485_conf"],[17357,"esp32c2::uart0::rx_filt"],[17376,"esp32c2::uart0::rxd_cnt"],[17387,"esp32c2::uart0::sleep_conf"],[17402,"esp32c2::uart0::status"],[17427,"esp32c2::uart0::swfc_conf0"],[17446,"esp32c2::uart0::swfc_conf1"],[17465,"esp32c2::uart0::txbrk_conf"],[17480,"esp32c2::xts_aes"],[17516,"esp32c2::xts_aes::date"],[17531,"esp32c2::xts_aes::destination"],[17546,"esp32c2::xts_aes::destroy"],[17558,"esp32c2::xts_aes::linesize"],[17573,"esp32c2::xts_aes::physical_address"],[17588,"esp32c2::xts_aes::plain_mem"],[17599,"esp32c2::xts_aes::release"],[17611,"esp32c2::xts_aes::state"],[17622,"esp32c2::xts_aes::trigger"],[17634,"core::fmt"],[17635,"core::fmt"],[17636,"core::result"],[17637,"core::any"],[17638,"core::iter::traits::iterator"],[17639,"core::marker"],[17640,"core::ops::function"]],"d":["32 - APB_ADC","APB (Advanced Peripheral Bus) Controller","APB_CTRL","12 - APB_CTRL","SAR (Successive Approximation Register) Analog-to-Digital …","APB_SARADC","Debug Assist","ASSIST_DEBUG","40 - Assist debug interrupt","BB Peripheral","BB","10 - BLE_SEC","9 - BLE_TIMER","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","25 - CACHE_IA","8 - COEX","DMA (Direct Memory Access) Controller","DMA","33 - DMA_CH0","ECC (ECC Hardware Accelerator)","ECC","35 - ECC","eFuse Controller","EFUSE","20 - EFUSE","41 - ETS_CORE0_PIF_PMS_SIZE","External Memory","EXTMEM","36 - FROM_CPU_INTR0","37 - FROM_CPU_INTR1","38 - FROM_CPU_INTR2","39 - FROM_CPU_INTR3","General Purpose Input/Output","GPIO","13 - GPIO","14 - GPIO_NMI","I2C (Inter-Integrated Circuit) Controller 0","I2C0","22 - I2C_EXT0","11 - I2C_MST","30 - ICACHE_PRELOAD0","31 - ICACHE_SYNC0","Interrupt Controller (Core 0)","INTERRUPT_CORE0","Input/Output Multiplexer","IO_MUX","Enumeration of all the interrupts.","LED Control PWM (Pulse Width Modulation)","LEDC","19 - LEDC","7 - LP_TIMER","MODEM_CLKRST Peripheral","MODEM_CLKRST","Number available in the NVIC for configuring priority","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","All the peripherals.","Hardware Random Number Generator","RNG","Real-Time Clock Control","RTC_CNTL","21 - RTC_CORE","SENSITIVE Peripheral","SENSITIVE","SHA (Secure Hash Algorithm) Accelerator","SHA","34 - SHA","SPI (Serial Peripheral Interface) Controller 0","SPI0","SPI (Serial Peripheral Interface) Controller 1","SPI1","SPI (Serial Peripheral Interface) Controller 2","SPI2","15 - SPI_INTR_1","16 - SPI_INTR_2","29 - SPI_MEM_REJECT_CACHE","System Configuration Registers","SYSTEM","System Timer","SYSTIMER","26 - SYSTIMER_TARGET0","27 - SYSTIMER_TARGET1","28 - SYSTIMER_TARGET2","23 - TG0_T0_LEVEL","24 - TG0_WDT_LEVEL","Timer Group 0","TIMG0","UART (Universal Asynchronous Receiver-Transmitter) …","UART0","17 - UART0","UART (Universal Asynchronous Receiver-Transmitter) …","UART1","18 - UART1","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_MAC_NMI","2 - WIFI_PWR","XTS-AES-128 Flash Encryption","XTS_AES","APB (Advanced Peripheral Bus) Controller","SAR (Successive Approximation Register) Analog-to-Digital …","Debug Assist","BB Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DMA (Direct Memory Access) Controller","ECC (ECC Hardware Accelerator)","eFuse Controller","","External Memory","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Common register and bit access and modify traits","General Purpose Input/Output","I2C (Inter-Integrated Circuit) Controller 0","Assigns a handler to an interrupt","Interrupt Controller (Core 0)","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Input/Output Multiplexer","LED Control PWM (Pulse Width Modulation)","MODEM_CLKRST Peripheral","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Hardware Random Number Generator","Real-Time Clock Control","SENSITIVE Peripheral","SHA (Secure Hash Algorithm) Accelerator","SPI (Serial Peripheral Interface) Controller 0","SPI (Serial Peripheral Interface) Controller 1","SPI (Serial Peripheral Interface) Controller 2","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Unchecked version of <code>Peripherals::take</code>.","System Configuration Registers","System Timer","Returns all the peripherals <em>once</em>.","Timer Group 0","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","XTS-AES-128 Flash Encryption","CLKGATE_FORCE_ON (rw) register accessor: Memory power …","CLK_OUT_EN (rw) register accessor: APB_CTRL_CLK_OUT_EN_REG","DATE (rw) register accessor: APB_CTRL_DATE_REG","EXT_MEM_PMS_LOCK (rw) register accessor: …","FLASH_ACE0_ADDR (rw) register accessor: …","FLASH_ACE0_ATTR (rw) register accessor: …","FLASH_ACE0_SIZE (rw) register accessor: …","FLASH_ACE1_ADDR (rw) register accessor: …","FLASH_ACE1_ATTR (rw) register accessor: …","FLASH_ACE1_SIZE (rw) register accessor: …","FLASH_ACE2_ADDR (rw) register accessor: …","FLASH_ACE2_ATTR (rw) register accessor: …","FLASH_ACE2_SIZE (rw) register accessor: …","FLASH_ACE3_ADDR (rw) register accessor: …","FLASH_ACE3_ATTR (rw) register accessor: …","FLASH_ACE3_SIZE (rw) register accessor: …","FRONT_END_MEM_PD (rw) register accessor: …","HOST_INF_SEL (rw) register accessor: …","MEM_POWER_DOWN (rw) register accessor: Memory power …","MEM_POWER_UP (rw) register accessor: Memory power …","PERI_BACKUP_APB_ADDR (rw) register accessor: …","PERI_BACKUP_CONFIG (rw) register accessor: …","PERI_BACKUP_INT_CLR (w) register accessor: …","PERI_BACKUP_INT_ENA (rw) register accessor: …","PERI_BACKUP_INT_RAW (r) register accessor: …","PERI_BACKUP_INT_ST (r) register accessor: …","PERI_BACKUP_MEM_ADDR (rw) register accessor: …","REDCY_SIG0 (rw) register accessor: …","REDCY_SIG1 (rw) register accessor: …","RETENTION_CTRL (rw) register accessor: …","RND_DATA (r) register accessor: APB_CTRL_RND_DATA_REG","Register block","SDIO_CTRL (rw) register accessor: APB_CTRL_SDIO_CTRL_REG","SPI_MEM_PMS_CTRL (rw) register accessor: …","SPI_MEM_REJECT_ADDR (r) register accessor: …","SYSCLK_CONF (rw) register accessor: …","TICK_CONF (rw) register accessor: APB_CTRL_TICK_CONF_REG","WIFI_BB_CFG (rw) register accessor: …","WIFI_BB_CFG_2 (rw) register accessor: …","WIFI_CLK_EN (rw) register accessor: …","WIFI_RST_EN (rw) register accessor: …","","","APB_CTRL_CLK_OUT_EN_REG","0x08 - APB_CTRL_CLK_OUT_EN_REG","Memory power configuration registers","0xa4 - Memory power configuration registers","APB_CTRL_DATE_REG","0x3fc - APB_CTRL_DATE_REG","APB_CTRL_EXT_MEM_PMS_LOCK_REG","0x20 - APB_CTRL_EXT_MEM_PMS_LOCK_REG","APB_CTRL_FLASH_ACE0_ADDR_REG","0x38 - APB_CTRL_FLASH_ACE0_ADDR_REG","APB_CTRL_FLASH_ACE0_ATTR_REG","0x28 - APB_CTRL_FLASH_ACE0_ATTR_REG","APB_CTRL_FLASH_ACE0_SIZE_REG","0x48 - APB_CTRL_FLASH_ACE0_SIZE_REG","APB_CTRL_FLASH_ACE1_ADDR_REG","0x3c - APB_CTRL_FLASH_ACE1_ADDR_REG","APB_CTRL_FLASH_ACE1_ATTR_REG","0x2c - APB_CTRL_FLASH_ACE1_ATTR_REG","APB_CTRL_FLASH_ACE1_SIZE_REG","0x4c - APB_CTRL_FLASH_ACE1_SIZE_REG","APB_CTRL_FLASH_ACE2_ADDR_REG","0x40 - APB_CTRL_FLASH_ACE2_ADDR_REG","APB_CTRL_FLASH_ACE2_ATTR_REG","0x30 - APB_CTRL_FLASH_ACE2_ATTR_REG","APB_CTRL_FLASH_ACE2_SIZE_REG","0x50 - APB_CTRL_FLASH_ACE2_SIZE_REG","APB_CTRL_FLASH_ACE3_ADDR_REG","0x44 - APB_CTRL_FLASH_ACE3_ADDR_REG","APB_CTRL_FLASH_ACE3_ATTR_REG","0x34 - APB_CTRL_FLASH_ACE3_ATTR_REG","APB_CTRL_FLASH_ACE3_SIZE_REG","0x54 - APB_CTRL_FLASH_ACE3_SIZE_REG","Returns the argument unchanged.","APB_CTRL_FRONT_END_MEM_PD_REG","0x9c - APB_CTRL_FRONT_END_MEM_PD_REG","APB_CTRL_HOST_INF_SEL_REG","0x1c - APB_CTRL_HOST_INF_SEL_REG","Calls <code>U::from(self)</code>.","Memory power configuration registers","0xa8 - Memory power configuration registers","Memory power configuration registers","0xac - Memory power configuration registers","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","0xb8 - APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","0xb4 - APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","APB_CTRL_PERI_BACKUP_INT_CLR_REG","0xd0 - APB_CTRL_PERI_BACKUP_INT_CLR_REG","APB_CTRL_PERI_BACKUP_INT_ENA_REG","0xc8 - APB_CTRL_PERI_BACKUP_INT_ENA_REG","APB_CTRL_PERI_BACKUP_INT_RAW_REG","0xc0 - APB_CTRL_PERI_BACKUP_INT_RAW_REG","APB_CTRL_PERI_BACKUP_INT_ST_REG","0xc4 - APB_CTRL_PERI_BACKUP_INT_ST_REG","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","0xbc - APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","APB_CTRL_REDCY_SIG0_REG_REG","0x94 - APB_CTRL_REDCY_SIG0_REG_REG","APB_CTRL_REDCY_SIG1_REG_REG","0x98 - APB_CTRL_REDCY_SIG1_REG_REG","APB_CTRL_RETENTION_CTRL_REG","0xa0 - APB_CTRL_RETENTION_CTRL_REG","APB_CTRL_RND_DATA_REG","0xb0 - APB_CTRL_RND_DATA_REG","APB_CTRL_SDIO_CTRL_REG","0x90 - APB_CTRL_SDIO_CTRL_REG","APB_CTRL_SPI_MEM_PMS_CTRL_REG","0x88 - APB_CTRL_SPI_MEM_PMS_CTRL_REG","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","0x8c - APB_CTRL_SPI_MEM_REJECT_ADDR_REG","APB_CTRL_SYSCLK_CONF_REG","0x00 - APB_CTRL_SYSCLK_CONF_REG","APB_CTRL_TICK_CONF_REG","0x04 - APB_CTRL_TICK_CONF_REG","","","","APB_CTRL_WIFI_BB_CFG_REG","0x0c - APB_CTRL_WIFI_BB_CFG_REG","APB_CTRL_WIFI_BB_CFG_2_REG","0x10 - APB_CTRL_WIFI_BB_CFG_2_REG","APB_CTRL_WIFI_CLK_EN_REG","0x14 - APB_CTRL_WIFI_CLK_EN_REG","APB_CTRL_WIFI_RST_EN_REG","0x18 - APB_CTRL_WIFI_RST_EN_REG","Field <code>CLK160_OEN</code> reader - reg_clk160_oen","Field <code>CLK160_OEN</code> writer - reg_clk160_oen","Field <code>CLK20_OEN</code> reader - reg_clk20_oen","Field <code>CLK20_OEN</code> writer - reg_clk20_oen","Field <code>CLK22_OEN</code> reader - reg_clk22_oen","Field <code>CLK22_OEN</code> writer - reg_clk22_oen","Field <code>CLK40X_BB_OEN</code> reader - reg_clk40x_bb_oen","Field <code>CLK40X_BB_OEN</code> writer - reg_clk40x_bb_oen","Field <code>CLK44_OEN</code> reader - reg_clk44_oen","Field <code>CLK44_OEN</code> writer - reg_clk44_oen","Field <code>CLK80_OEN</code> reader - reg_clk80_oen","Field <code>CLK80_OEN</code> writer - reg_clk80_oen","Field <code>CLK_320M_OEN</code> reader - reg_clk_320m_oen","Field <code>CLK_320M_OEN</code> writer - reg_clk_320m_oen","Field <code>CLK_ADC_INF_OEN</code> reader - reg_clk_adc_inf_oen","Field <code>CLK_ADC_INF_OEN</code> writer - reg_clk_adc_inf_oen","Field <code>CLK_BB_OEN</code> reader - reg_clk_bb_oen","Field <code>CLK_BB_OEN</code> writer - reg_clk_bb_oen","Field <code>CLK_DAC_CPU_OEN</code> reader - reg_clk_dac_cpu_oen","Field <code>CLK_DAC_CPU_OEN</code> writer - reg_clk_dac_cpu_oen","APB_CTRL_CLK_OUT_EN_REG","Field <code>CLK_XTAL_OEN</code> reader - reg_clk_xtal_oen","Field <code>CLK_XTAL_OEN</code> writer - reg_clk_xtal_oen","Register <code>CLK_OUT_EN</code> reader","Register <code>CLK_OUT_EN</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_clk160_oen","Bit 5 - reg_clk160_oen","Bit 0 - reg_clk20_oen","Bit 0 - reg_clk20_oen","Bit 1 - reg_clk22_oen","Bit 1 - reg_clk22_oen","Bit 9 - reg_clk40x_bb_oen","Bit 9 - reg_clk40x_bb_oen","Bit 2 - reg_clk44_oen","Bit 2 - reg_clk44_oen","Bit 4 - reg_clk80_oen","Bit 4 - reg_clk80_oen","Bit 6 - reg_clk_320m_oen","Bit 6 - reg_clk_320m_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 3 - reg_clk_bb_oen","Bit 3 - reg_clk_bb_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 10 - reg_clk_xtal_oen","Bit 10 - reg_clk_xtal_oen","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Memory power configuration registers","Register <code>CLKGATE_FORCE_ON</code> reader","Field <code>ROM_CLKGATE_FORCE_ON</code> reader - Set the bit to 1 to …","Field <code>ROM_CLKGATE_FORCE_ON</code> writer - Set the bit to 1 to …","Field <code>SRAM_CLKGATE_FORCE_ON</code> reader - Set the bit to 1 to …","Field <code>SRAM_CLKGATE_FORCE_ON</code> writer - Set the bit to 1 to …","Register <code>CLKGATE_FORCE_ON</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set the bit to 1 to force rom always have …","Bits 0:2 - Set the bit to 1 to force rom always have …","Bits 3:6 - Set the bit to 1 to force sram always have …","Bits 3:6 - Set the bit to 1 to force sram always have …","","","","Field <code>DATE</code> reader - reg_dateVersion control","APB_CTRL_DATE_REG","Field <code>DATE</code> writer - reg_dateVersion control","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_dateVersion control","Bits 0:31 - reg_dateVersion control","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_MEM_PMS_LOCK</code> reader - reg_ext_mem_pms_lock","APB_CTRL_EXT_MEM_PMS_LOCK_REG","Field <code>EXT_MEM_PMS_LOCK</code> writer - reg_ext_mem_pms_lock","Register <code>EXT_MEM_PMS_LOCK</code> reader","Register <code>EXT_MEM_PMS_LOCK</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ext_mem_pms_lock","Bit 0 - reg_ext_mem_pms_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE0_ADDR_REG","Register <code>FLASH_ACE0_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace0_addr_s","Field <code>S</code> writer - reg_flash_ace0_addr_s","Register <code>FLASH_ACE0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace0_addr_s","Bits 0:31 - reg_flash_ace0_addr_s","","","","Field <code>FLASH_ACE0_ATTR</code> reader - reg_flash_ace0_attr","APB_CTRL_FLASH_ACE0_ATTR_REG","Field <code>FLASH_ACE0_ATTR</code> writer - reg_flash_ace0_attr","Register <code>FLASH_ACE0_ATTR</code> reader","Register <code>FLASH_ACE0_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace0_attr","Bits 0:1 - reg_flash_ace0_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE0_SIZE</code> reader - reg_flash_ace0_size","APB_CTRL_FLASH_ACE0_SIZE_REG","Field <code>FLASH_ACE0_SIZE</code> writer - reg_flash_ace0_size","Register <code>FLASH_ACE0_SIZE</code> reader","Register <code>FLASH_ACE0_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace0_size","Bits 0:12 - reg_flash_ace0_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE1_ADDR_REG","Register <code>FLASH_ACE1_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace1_addr_s","Field <code>S</code> writer - reg_flash_ace1_addr_s","Register <code>FLASH_ACE1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace1_addr_s","Bits 0:31 - reg_flash_ace1_addr_s","","","","Field <code>FLASH_ACE1_ATTR</code> reader - reg_flash_ace1_attr","APB_CTRL_FLASH_ACE1_ATTR_REG","Field <code>FLASH_ACE1_ATTR</code> writer - reg_flash_ace1_attr","Register <code>FLASH_ACE1_ATTR</code> reader","Register <code>FLASH_ACE1_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace1_attr","Bits 0:1 - reg_flash_ace1_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE1_SIZE</code> reader - reg_flash_ace1_size","APB_CTRL_FLASH_ACE1_SIZE_REG","Field <code>FLASH_ACE1_SIZE</code> writer - reg_flash_ace1_size","Register <code>FLASH_ACE1_SIZE</code> reader","Register <code>FLASH_ACE1_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace1_size","Bits 0:12 - reg_flash_ace1_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE2_ADDR_REG","Register <code>FLASH_ACE2_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace2_addr_s","Field <code>S</code> writer - reg_flash_ace2_addr_s","Register <code>FLASH_ACE2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace2_addr_s","Bits 0:31 - reg_flash_ace2_addr_s","","","","Field <code>FLASH_ACE2_ATTR</code> reader - reg_flash_ace2_attr","APB_CTRL_FLASH_ACE2_ATTR_REG","Field <code>FLASH_ACE2_ATTR</code> writer - reg_flash_ace2_attr","Register <code>FLASH_ACE2_ATTR</code> reader","Register <code>FLASH_ACE2_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace2_attr","Bits 0:1 - reg_flash_ace2_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE2_SIZE</code> reader - reg_flash_ace2_size","APB_CTRL_FLASH_ACE2_SIZE_REG","Field <code>FLASH_ACE2_SIZE</code> writer - reg_flash_ace2_size","Register <code>FLASH_ACE2_SIZE</code> reader","Register <code>FLASH_ACE2_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace2_size","Bits 0:12 - reg_flash_ace2_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE3_ADDR_REG","Register <code>FLASH_ACE3_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace3_addr_s","Field <code>S</code> writer - reg_flash_ace3_addr_s","Register <code>FLASH_ACE3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace3_addr_s","Bits 0:31 - reg_flash_ace3_addr_s","","","","Field <code>FLASH_ACE3_ATTR</code> reader - reg_flash_ace3_attr","APB_CTRL_FLASH_ACE3_ATTR_REG","Field <code>FLASH_ACE3_ATTR</code> writer - reg_flash_ace3_attr","Register <code>FLASH_ACE3_ATTR</code> reader","Register <code>FLASH_ACE3_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace3_attr","Bits 0:1 - reg_flash_ace3_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE3_SIZE</code> reader - reg_flash_ace3_size","APB_CTRL_FLASH_ACE3_SIZE_REG","Field <code>FLASH_ACE3_SIZE</code> writer - reg_flash_ace3_size","Register <code>FLASH_ACE3_SIZE</code> reader","Register <code>FLASH_ACE3_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace3_size","Bits 0:12 - reg_flash_ace3_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AGC_MEM_FORCE_PD</code> reader - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PD</code> writer - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PU</code> reader - reg_agc_mem_force_pu","Field <code>AGC_MEM_FORCE_PU</code> writer - reg_agc_mem_force_pu","Field <code>DC_MEM_FORCE_PD</code> reader - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PD</code> writer - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PU</code> reader - reg_dc_mem_force_pu","Field <code>DC_MEM_FORCE_PU</code> writer - reg_dc_mem_force_pu","Field <code>FREQ_MEM_FORCE_PD</code> reader - reg_freq_mem_force_pd","Field <code>FREQ_MEM_FORCE_PD</code> writer - reg_freq_mem_force_pd","Field <code>FREQ_MEM_FORCE_PU</code> reader - reg_freq_mem_force_pu","Field <code>FREQ_MEM_FORCE_PU</code> writer - reg_freq_mem_force_pu","APB_CTRL_FRONT_END_MEM_PD_REG","Field <code>PBUS_MEM_FORCE_PD</code> reader - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PD</code> writer - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PU</code> reader - reg_pbus_mem_force_pu","Field <code>PBUS_MEM_FORCE_PU</code> writer - reg_pbus_mem_force_pu","Register <code>FRONT_END_MEM_PD</code> reader","Register <code>FRONT_END_MEM_PD</code> writer","Bit 1 - reg_agc_mem_force_pd","Bit 1 - reg_agc_mem_force_pd","Bit 0 - reg_agc_mem_force_pu","Bit 0 - reg_agc_mem_force_pu","Writes raw bits to the register.","","","Bit 5 - reg_dc_mem_force_pd","Bit 5 - reg_dc_mem_force_pd","Bit 4 - reg_dc_mem_force_pu","Bit 4 - reg_dc_mem_force_pu","Bit 7 - reg_freq_mem_force_pd","Bit 7 - reg_freq_mem_force_pd","Bit 6 - reg_freq_mem_force_pu","Bit 6 - reg_freq_mem_force_pu","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - reg_pbus_mem_force_pd","Bit 3 - reg_pbus_mem_force_pd","Bit 2 - reg_pbus_mem_force_pu","Bit 2 - reg_pbus_mem_force_pu","","","","APB_CTRL_HOST_INF_SEL_REG","Field <code>PERI_IO_SWAP</code> reader - reg_peri_io_swap","Field <code>PERI_IO_SWAP</code> writer - reg_peri_io_swap","Register <code>HOST_INF_SEL</code> reader","Register <code>HOST_INF_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - reg_peri_io_swap","Bits 0:7 - reg_peri_io_swap","","","","Memory power configuration registers","Register <code>MEM_POWER_DOWN</code> reader","Field <code>ROM_POWER_DOWN</code> reader - Set 1 to let rom power down","Field <code>ROM_POWER_DOWN</code> writer - Set 1 to let rom power down","Field <code>SRAM_POWER_DOWN</code> reader - Set 1 to let sram power down","Field <code>SRAM_POWER_DOWN</code> writer - Set 1 to let sram power down","Register <code>MEM_POWER_DOWN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set 1 to let rom power down","Bits 0:2 - Set 1 to let rom power down","Bits 3:6 - Set 1 to let sram power down","Bits 3:6 - Set 1 to let sram power down","","","","Memory power configuration registers","Register <code>MEM_POWER_UP</code> reader","Field <code>ROM_POWER_UP</code> reader - Set 1 to let rom power up","Field <code>ROM_POWER_UP</code> writer - Set 1 to let rom power up","Field <code>SRAM_POWER_UP</code> reader - Set 1 to let sram power up","Field <code>SRAM_POWER_UP</code> writer - Set 1 to let sram power up","Register <code>MEM_POWER_UP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set 1 to let rom power up","Bits 0:2 - Set 1 to let rom power up","Bits 3:6 - Set 1 to let sram power up","Bits 3:6 - Set 1 to let sram power up","","","","Field <code>BACKUP_APB_START_ADDR</code> reader - …","Field <code>BACKUP_APB_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","Register <code>PERI_BACKUP_APB_ADDR</code> reader","Register <code>PERI_BACKUP_APB_ADDR</code> writer","Bits 0:31 - reg_backup_apb_start_addr","Bits 0:31 - reg_backup_apb_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>PERI_BACKUP_BURST_LIMIT</code> reader - …","Field <code>PERI_BACKUP_BURST_LIMIT</code> writer - …","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","Field <code>PERI_BACKUP_ENA</code> reader - reg_peri_backup_ena","Field <code>PERI_BACKUP_ENA</code> writer - reg_peri_backup_ena","Field <code>PERI_BACKUP_FLOW_ERR</code> reader - …","Field <code>PERI_BACKUP_SIZE</code> reader - reg_peri_backup_size","Field <code>PERI_BACKUP_SIZE</code> writer - reg_peri_backup_size","Field <code>PERI_BACKUP_START</code> writer - reg_peri_backup_start","Field <code>PERI_BACKUP_TOUT_THRES</code> reader - …","Field <code>PERI_BACKUP_TOUT_THRES</code> writer - …","Field <code>PERI_BACKUP_TO_MEM</code> reader - reg_peri_backup_to_mem","Field <code>PERI_BACKUP_TO_MEM</code> writer - reg_peri_backup_to_mem","Register <code>PERI_BACKUP_CONFIG</code> reader","Register <code>PERI_BACKUP_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:8 - reg_peri_backup_burst_limit","Bits 4:8 - reg_peri_backup_burst_limit","Bit 31 - reg_peri_backup_ena","Bit 31 - reg_peri_backup_ena","Bits 1:2 - reg_peri_backup_flow_err","Bits 19:28 - reg_peri_backup_size","Bits 19:28 - reg_peri_backup_size","Bit 29 - reg_peri_backup_start","Bit 30 - reg_peri_backup_to_mem","Bit 30 - reg_peri_backup_to_mem","Bits 9:18 - reg_peri_backup_tout_thres","Bits 9:18 - reg_peri_backup_tout_thres","","","","Field <code>PERI_BACKUP_DONE_INT_CLR</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_CLR</code> writer - …","APB_CTRL_PERI_BACKUP_INT_CLR_REG","Register <code>PERI_BACKUP_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_clr","Bit 1 - reg_peri_backup_err_int_clr","","","","Field <code>PERI_BACKUP_DONE_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_DONE_INT_ENA</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> writer - …","APB_CTRL_PERI_BACKUP_INT_ENA_REG","Register <code>PERI_BACKUP_INT_ENA</code> reader","Register <code>PERI_BACKUP_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_ena","Bit 0 - reg_peri_backup_done_int_ena","Bit 1 - reg_peri_backup_err_int_ena","Bit 1 - reg_peri_backup_err_int_ena","","","","Field <code>PERI_BACKUP_DONE_INT_RAW</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_RAW</code> reader - …","APB_CTRL_PERI_BACKUP_INT_RAW_REG","Register <code>PERI_BACKUP_INT_RAW</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_raw","Bit 1 - reg_peri_backup_err_int_raw","","","","Field <code>PERI_BACKUP_DONE_INT_ST</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ST</code> reader - …","APB_CTRL_PERI_BACKUP_INT_ST_REG","Register <code>PERI_BACKUP_INT_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_st","Bit 1 - reg_peri_backup_err_int_st","","","","Field <code>BACKUP_MEM_START_ADDR</code> reader - …","Field <code>BACKUP_MEM_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","Register <code>PERI_BACKUP_MEM_ADDR</code> reader","Register <code>PERI_BACKUP_MEM_ADDR</code> writer","Bits 0:31 - reg_backup_mem_start_addr","Bits 0:31 - reg_backup_mem_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>REDCY_SIG0</code> reader","Field <code>REDCY_ANDOR</code> reader - reg_redcy_andor","Field <code>REDCY_SIG0</code> reader - reg_redcy_sig0","APB_CTRL_REDCY_SIG0_REG_REG","Field <code>REDCY_SIG0</code> writer - reg_redcy_sig0","Register <code>REDCY_SIG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_andor","Bits 0:30 - reg_redcy_sig0","Bits 0:30 - reg_redcy_sig0","","","","Register <code>REDCY_SIG1</code> reader","Field <code>REDCY_NANDOR</code> reader - reg_redcy_nandor","Field <code>REDCY_SIG1</code> reader - reg_redcy_sig1","APB_CTRL_REDCY_SIG1_REG_REG","Field <code>REDCY_SIG1</code> writer - reg_redcy_sig1","Register <code>REDCY_SIG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_nandor","Bits 0:30 - reg_redcy_sig1","Bits 0:30 - reg_redcy_sig1","","","","Field <code>NOBYPASS_CPU_ISO_RST</code> reader - …","Field <code>NOBYPASS_CPU_ISO_RST</code> writer - …","Register <code>RETENTION_CTRL</code> reader","APB_CTRL_RETENTION_CTRL_REG","Field <code>RETENTION_LINK_ADDR</code> reader - reg_retention_link_addr","Field <code>RETENTION_LINK_ADDR</code> writer - reg_retention_link_addr","Register <code>RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - reg_nobypass_cpu_iso_rst","Bit 27 - reg_nobypass_cpu_iso_rst","Bits 0:26 - reg_retention_link_addr","Bits 0:26 - reg_retention_link_addr","","","","Register <code>RND_DATA</code> reader","Field <code>RND_DATA</code> reader - reg_rnd_data","APB_CTRL_RND_DATA_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_rnd_data","","","","Register <code>SDIO_CTRL</code> reader","APB_CTRL_SDIO_CTRL_REG","Field <code>SDIO_WIN_ACCESS_EN</code> reader - reg_sdio_win_access_en","Field <code>SDIO_WIN_ACCESS_EN</code> writer - reg_sdio_win_access_en","Register <code>SDIO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_sdio_win_access_en","Bit 0 - reg_sdio_win_access_en","","","","Register <code>SPI_MEM_PMS_CTRL</code> reader","APB_CTRL_SPI_MEM_PMS_CTRL_REG","Field <code>SPI_MEM_REJECT_CDE</code> reader - reg_spi_mem_reject_cde","Field <code>SPI_MEM_REJECT_CLR</code> writer - reg_spi_mem_reject_clr","Field <code>SPI_MEM_REJECT_INT</code> reader - reg_spi_mem_reject_int","Register <code>SPI_MEM_PMS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:6 - reg_spi_mem_reject_cde","Bit 1 - reg_spi_mem_reject_clr","Bit 0 - reg_spi_mem_reject_int","","","","Register <code>SPI_MEM_REJECT_ADDR</code> reader","Field <code>SPI_MEM_REJECT_ADDR</code> reader - reg_spi_mem_reject_addr","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_spi_mem_reject_addr","","","","Field <code>CLK_320M_EN</code> reader - reg_clk_320m_en","Field <code>CLK_320M_EN</code> writer - reg_clk_320m_en","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","Field <code>PRE_DIV_CNT</code> reader - reg_pre_div_cnt","Field <code>PRE_DIV_CNT</code> writer - reg_pre_div_cnt","Register <code>SYSCLK_CONF</code> reader","Field <code>RST_TICK_CNT</code> reader - reg_rst_tick_cnt","Field <code>RST_TICK_CNT</code> writer - reg_rst_tick_cnt","APB_CTRL_SYSCLK_CONF_REG","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 10 - reg_clk_320m_en","Bit 10 - reg_clk_320m_en","Bit 11 - reg_clk_en","Bit 11 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - reg_pre_div_cnt","Bits 0:9 - reg_pre_div_cnt","Bit 12 - reg_rst_tick_cnt","Bit 12 - reg_rst_tick_cnt","","","","Field <code>CK8M_TICK_NUM</code> reader - reg_ck8m_tick_num","Field <code>CK8M_TICK_NUM</code> writer - reg_ck8m_tick_num","Register <code>TICK_CONF</code> reader","APB_CTRL_TICK_CONF_REG","Field <code>TICK_ENABLE</code> reader - reg_tick_enable","Field <code>TICK_ENABLE</code> writer - reg_tick_enable","Register <code>TICK_CONF</code> writer","Field <code>XTAL_TICK_NUM</code> reader - reg_xtal_tick_num","Field <code>XTAL_TICK_NUM</code> writer - reg_xtal_tick_num","Writes raw bits to the register.","","","Bits 8:15 - reg_ck8m_tick_num","Bits 8:15 - reg_ck8m_tick_num","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - reg_tick_enable","Bit 16 - reg_tick_enable","","","","Bits 0:7 - reg_xtal_tick_num","Bits 0:7 - reg_xtal_tick_num","Register <code>WIFI_BB_CFG</code> reader","Register <code>WIFI_BB_CFG</code> writer","Field <code>WIFI_BB_CFG</code> reader - reg_wifi_bb_cfg","APB_CTRL_WIFI_BB_CFG_REG","Field <code>WIFI_BB_CFG</code> writer - reg_wifi_bb_cfg","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg","Bits 0:31 - reg_wifi_bb_cfg","Register <code>WIFI_BB_CFG_2</code> reader","Register <code>WIFI_BB_CFG_2</code> writer","Field <code>WIFI_BB_CFG_2</code> reader - reg_wifi_bb_cfg_2","APB_CTRL_WIFI_BB_CFG_2_REG","Field <code>WIFI_BB_CFG_2</code> writer - reg_wifi_bb_cfg_2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg_2","Bits 0:31 - reg_wifi_bb_cfg_2","Register <code>WIFI_CLK_EN</code> reader","Register <code>WIFI_CLK_EN</code> writer","Field <code>WIFI_CLK_EN</code> reader - reg_wifi_clk_en","APB_CTRL_WIFI_CLK_EN_REG","Field <code>WIFI_CLK_EN</code> writer - reg_wifi_clk_en","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_clk_en","Bits 0:31 - reg_wifi_clk_en","Register <code>WIFI_RST_EN</code> reader","Register <code>WIFI_RST_EN</code> writer","APB_CTRL_WIFI_RST_EN_REG","Field <code>WIFI_RST</code> reader - reg_wifi_rst","Field <code>WIFI_RST</code> writer - reg_wifi_rst","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_rst","Bits 0:31 - reg_wifi_rst","APB_ADC_ARB_CTRL (rw) register accessor: register …","APB_ADC_CLKM_CONF (rw) register accessor: register …","APB_CTRL_DATE (rw) register accessor: register description","APB_TSENS_CTRL (rw) register accessor: register description","APB_TSENS_CTRL2 (rw) register accessor: register …","CALI (rw) register accessor: register description","CTRL (rw) register accessor: register description","CTRL2 (rw) register accessor: register description","DMA_CONF (rw) register accessor: register description","FILTER_CTRL0 (rw) register accessor: register description","FILTER_CTRL1 (rw) register accessor: register description","FSM_WAIT (rw) register accessor: register description","INT_CLR (w) register accessor: register description","INT_ENA (rw) register accessor: register description","INT_RAW (r) register accessor: register description","INT_ST (r) register accessor: register description","ONETIME_SAMPLE (rw) register accessor: register description","Register block","SAR1DATA_STATUS (r) register accessor: register description","SAR1_STATUS (r) register accessor: register description","SAR2DATA_STATUS (r) register accessor: register description","SAR2_STATUS (r) register accessor: register description","SAR_PATT_TAB1 (rw) register accessor: register description","SAR_PATT_TAB2 (rw) register accessor: register description","THRES0_CTRL (rw) register accessor: register description","THRES1_CTRL (rw) register accessor: register description","THRES_CTRL (rw) register accessor: register description","register description","0x24 - register description","register description","0x54 - register description","register description","0x3fc - register description","register description","0x58 - register description","register description","0x5c - register description","","","register description","0x60 - register description","register description","0x00 - register description","register description","0x04 - register description","register description","0x50 - register description","register description","0x28 - register description","register description","0x08 - register description","Returns the argument unchanged.","register description","0x0c - register description","register description","0x4c - register description","register description","0x40 - register description","register description","0x44 - register description","register description","0x48 - register description","Calls <code>U::from(self)</code>.","register description","0x20 - register description","register description","0x10 - register description","register description","0x2c - register description","register description","0x14 - register description","register description","0x30 - register description","register description","0x18 - register description","register description","0x1c - register description","register description","0x34 - register description","register description","0x38 - register description","register description","0x3c - register description","","","","Field <code>ADC_ARB_APB_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_APB_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_APB_PRIORITY</code> reader - Set adc2 arbiterapb …","Field <code>ADC_ARB_APB_PRIORITY</code> writer - Set adc2 arbiterapb …","Field <code>ADC_ARB_FIX_PRIORITY</code> reader - adc2 arbiter uses …","Field <code>ADC_ARB_FIX_PRIORITY</code> writer - adc2 arbiter uses …","Field <code>ADC_ARB_GRANT_FORCE</code> reader - adc2 arbiter force grant","Field <code>ADC_ARB_GRANT_FORCE</code> writer - adc2 arbiter force grant","Field <code>ADC_ARB_RTC_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_PRIORITY</code> reader - Set adc2 arbiter rtc …","Field <code>ADC_ARB_RTC_PRIORITY</code> writer - Set adc2 arbiter rtc …","Field <code>ADC_ARB_WIFI_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_PRIORITY</code> reader - Set adc2 arbiter wifi …","Field <code>ADC_ARB_WIFI_PRIORITY</code> writer - Set adc2 arbiter wifi …","register description","Register <code>APB_ADC_ARB_CTRL</code> reader","Register <code>APB_ADC_ARB_CTRL</code> writer","Bit 2 - adc2 arbiter force to enableapb controller","Bit 2 - adc2 arbiter force to enableapb controller","Bits 6:7 - Set adc2 arbiterapb priority","Bits 6:7 - Set adc2 arbiterapb priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 5 - adc2 arbiter force grant","Bit 5 - adc2 arbiter force grant","Bit 3 - adc2 arbiter force to enable rtc controller","Bit 3 - adc2 arbiter force to enable rtc controller","Bits 8:9 - Set adc2 arbiter rtc priority","Bits 8:9 - Set adc2 arbiter rtc priority","Bit 4 - adc2 arbiter force to enable wifi controller","Bit 4 - adc2 arbiter force to enable wifi controller","Bits 10:11 - Set adc2 arbiter wifi priority","Bits 10:11 - Set adc2 arbiter wifi priority","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CLK_EN</code> reader - Need add description","Field <code>CLK_EN</code> writer - Need add description","Register <code>APB_ADC_CLKM_CONF</code> reader","Field <code>REG_CLKM_DIV_A</code> reader - Fractional clock divider …","Field <code>REG_CLKM_DIV_A</code> writer - Fractional clock divider …","Field <code>REG_CLKM_DIV_B</code> reader - Fractional clock divider …","Field <code>REG_CLKM_DIV_B</code> writer - Fractional clock divider …","Field <code>REG_CLKM_DIV_NUM</code> reader - Integral I2S clock divider …","Field <code>REG_CLKM_DIV_NUM</code> writer - Integral I2S clock divider …","Field <code>REG_CLK_SEL</code> reader - Set this bit to enable clk_apll","Field <code>REG_CLK_SEL</code> writer - Set this bit to enable clk_apll","Register <code>APB_ADC_CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 20 - Need add description","Bit 20 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 21:22 - Set this bit to enable clk_apll","Bits 21:22 - Set this bit to enable clk_apll","Bits 14:19 - Fractional clock divider denominator value","Bits 14:19 - Fractional clock divider denominator value","Bits 8:13 - Fractional clock divider numerator value","Bits 8:13 - Fractional clock divider numerator value","Bits 0:7 - Integral I2S clock divider value","Bits 0:7 - Integral I2S clock divider value","","","","register description","Field <code>DATE</code> reader - Need add description","Field <code>DATE</code> writer - Need add description","Register <code>APB_CTRL_DATE</code> reader","Register <code>APB_CTRL_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>APB_TSENS_CTRL</code> reader","Field <code>REG_TSENS_CLK_DIV</code> reader - Need add description","Field <code>REG_TSENS_CLK_DIV</code> writer - Need add description","Field <code>REG_TSENS_IN_INV</code> reader - Need add description","Field <code>REG_TSENS_IN_INV</code> writer - Need add description","Field <code>REG_TSENS_OUT</code> reader - Need add description","Field <code>REG_TSENS_PU</code> reader - Need add description","Field <code>REG_TSENS_PU</code> writer - Need add description","Register <code>APB_TSENS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:21 - Need add description","Bits 14:21 - Need add description","Bit 13 - Need add description","Bit 13 - Need add description","Bits 0:7 - Need add description","Bit 22 - Need add description","Bit 22 - Need add description","","","","register description","Register <code>APB_TSENS_CTRL2</code> reader","Field <code>REG_TSENS_CLK_INV</code> reader - Need add description","Field <code>REG_TSENS_CLK_INV</code> writer - Need add description","Field <code>REG_TSENS_XPD_FORCE</code> reader - Need add description","Field <code>REG_TSENS_XPD_FORCE</code> writer - Need add description","Field <code>REG_TSENS_XPD_WAIT</code> reader - Need add description","Field <code>REG_TSENS_XPD_WAIT</code> writer - Need add description","Field <code>TSENS_CLK_SEL</code> reader - Need add description","Field <code>TSENS_CLK_SEL</code> writer - Need add description","Register <code>APB_TSENS_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - Need add description","Bit 14 - Need add description","Bits 12:13 - Need add description","Bits 12:13 - Need add description","Bits 0:11 - Need add description","Bits 0:11 - Need add description","","","Bit 15 - Need add description","Bit 15 - Need add description","","register description","Field <code>CFG</code> reader - Need add description","Field <code>CFG</code> writer - Need add description","Register <code>CALI</code> reader","Register <code>CALI</code> writer","Writes raw bits to the register.","","","Bits 0:16 - Need add description","Bits 0:16 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CTRL</code> reader","Field <code>SARADC_SAR_CLK_DIV</code> reader - SAR clock divider","Field <code>SARADC_SAR_CLK_DIV</code> writer - SAR clock divider","Field <code>SARADC_SAR_CLK_GATED</code> reader - Need add description","Field <code>SARADC_SAR_CLK_GATED</code> writer - Need add description","Field <code>SARADC_SAR_PATT_LEN</code> reader - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_LEN</code> writer - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> reader - clear the pointer …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> writer - clear the pointer …","Field <code>SARADC_START_FORCE</code> reader - Need add description","Field <code>SARADC_START_FORCE</code> writer - Need add description","Field <code>SARADC_START</code> reader - Need add description","Field <code>SARADC_START</code> writer - Need add description","Field <code>SARADC_WAIT_ARB_CYCLE</code> reader - wait arbit signal …","Field <code>SARADC_WAIT_ARB_CYCLE</code> writer - wait arbit signal …","Field <code>SARADC_XPD_SAR_FORCE</code> reader - force option to xpd …","Field <code>SARADC_XPD_SAR_FORCE</code> writer - force option to xpd …","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:14 - SAR clock divider","Bits 7:14 - SAR clock divider","Bit 6 - Need add description","Bit 6 - Need add description","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 1 - Need add description","Bit 1 - Need add description","Bit 0 - Need add description","Bit 0 - Need add description","Bits 30:31 - wait arbit signal stable after sar_done","Bits 30:31 - wait arbit signal stable after sar_done","Bits 27:28 - force option to xpd sar blocks","Bits 27:28 - force option to xpd sar blocks","","","","register description","Register <code>CTRL2</code> reader","Field <code>SARADC_MAX_MEAS_NUM</code> reader - max conversion number","Field <code>SARADC_MAX_MEAS_NUM</code> writer - max conversion number","Field <code>SARADC_MEAS_NUM_LIMIT</code> reader - Need add description","Field <code>SARADC_MEAS_NUM_LIMIT</code> writer - Need add description","Field <code>SARADC_SAR1_INV</code> reader - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR1_INV</code> writer - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR2_INV</code> reader - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_SAR2_INV</code> writer - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_TIMER_EN</code> reader - to enable saradc timer …","Field <code>SARADC_TIMER_EN</code> writer - to enable saradc timer …","Field <code>SARADC_TIMER_TARGET</code> reader - to set saradc timer …","Field <code>SARADC_TIMER_TARGET</code> writer - to set saradc timer …","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8 - max conversion number","Bits 1:8 - max conversion number","Bit 0 - Need add description","Bit 0 - Need add description","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 24 - to enable saradc timer trigger","Bit 24 - to enable saradc timer trigger","Bits 12:23 - to set saradc timer target","Bits 12:23 - to set saradc timer target","","","","Field <code>APB_ADC_EOF_NUM</code> reader - the dma_in_suc_eof gen when …","Field <code>APB_ADC_EOF_NUM</code> writer - the dma_in_suc_eof gen when …","Field <code>APB_ADC_RESET_FSM</code> reader - reset_apb_adc_state","Field <code>APB_ADC_RESET_FSM</code> writer - reset_apb_adc_state","Field <code>APB_ADC_TRANS</code> reader - enable apb_adc use spi_dma","Field <code>APB_ADC_TRANS</code> writer - enable apb_adc use spi_dma","register description","Register <code>DMA_CONF</code> reader","Register <code>DMA_CONF</code> writer","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bit 30 - reset_apb_adc_state","Bit 30 - reset_apb_adc_state","Bit 31 - enable apb_adc use spi_dma","Bit 31 - enable apb_adc use spi_dma","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FILTER_CHANNEL0</code> reader - apb_adc1_filter_factor","Field <code>FILTER_CHANNEL0</code> writer - apb_adc1_filter_factor","Field <code>FILTER_CHANNEL1</code> reader - Need add description","Field <code>FILTER_CHANNEL1</code> writer - Need add description","register description","Field <code>FILTER_RESET</code> reader - enable apb_adc1_filter","Field <code>FILTER_RESET</code> writer - enable apb_adc1_filter","Register <code>FILTER_CTRL0</code> reader","Register <code>FILTER_CTRL0</code> writer","Writes raw bits to the register.","","","Bits 22:25 - apb_adc1_filter_factor","Bits 22:25 - apb_adc1_filter_factor","Bits 18:21 - Need add description","Bits 18:21 - Need add description","Bit 31 - enable apb_adc1_filter","Bit 31 - enable apb_adc1_filter","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>FILTER_FACTOR0</code> reader - Need add description","Field <code>FILTER_FACTOR0</code> writer - Need add description","Field <code>FILTER_FACTOR1</code> reader - Need add description","Field <code>FILTER_FACTOR1</code> writer - Need add description","Register <code>FILTER_CTRL1</code> reader","Register <code>FILTER_CTRL1</code> writer","Writes raw bits to the register.","","","Bits 29:31 - Need add description","Bits 29:31 - Need add description","Bits 26:28 - Need add description","Bits 26:28 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>FSM_WAIT</code> reader","Field <code>SARADC_RSTB_WAIT</code> reader - Need add description","Field <code>SARADC_RSTB_WAIT</code> writer - Need add description","Field <code>SARADC_STANDBY_WAIT</code> reader - Need add description","Field <code>SARADC_STANDBY_WAIT</code> writer - Need add description","Field <code>SARADC_XPD_WAIT</code> reader - Need add description","Field <code>SARADC_XPD_WAIT</code> writer - Need add description","Register <code>FSM_WAIT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - Need add description","Bits 8:15 - Need add description","Bits 16:23 - Need add description","Bits 16:23 - Need add description","Bits 0:7 - Need add description","Bits 0:7 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_CLR</code> writer - Need add …","Field <code>APB_SARADC2_DONE_INT_CLR</code> writer - Need add …","register description","Field <code>THRES0_HIGH_INT_CLR</code> writer - Need add description","Field <code>THRES0_LOW_INT_CLR</code> writer - Need add description","Field <code>THRES1_HIGH_INT_CLR</code> writer - Need add description","Field <code>THRES1_LOW_INT_CLR</code> writer - Need add description","Register <code>INT_CLR</code> writer","Bit 31 - Need add description","Bit 30 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_ENA</code> reader - Need add …","Field <code>APB_SARADC1_DONE_INT_ENA</code> writer - Need add …","Field <code>APB_SARADC2_DONE_INT_ENA</code> reader - Need add …","Field <code>APB_SARADC2_DONE_INT_ENA</code> writer - Need add …","register description","Register <code>INT_ENA</code> reader","Field <code>THRES0_HIGH_INT_ENA</code> reader - Need add description","Field <code>THRES0_HIGH_INT_ENA</code> writer - Need add description","Field <code>THRES0_LOW_INT_ENA</code> reader - Need add description","Field <code>THRES0_LOW_INT_ENA</code> writer - Need add description","Field <code>THRES1_HIGH_INT_ENA</code> reader - Need add description","Field <code>THRES1_HIGH_INT_ENA</code> writer - Need add description","Field <code>THRES1_LOW_INT_ENA</code> reader - Need add description","Field <code>THRES1_LOW_INT_ENA</code> writer - Need add description","Register <code>INT_ENA</code> writer","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 29 - Need add description","Bit 27 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_RAW</code> reader - Need add …","Field <code>APB_SARADC2_DONE_INT_RAW</code> reader - Need add …","register description","Register <code>INT_RAW</code> reader","Field <code>THRES0_HIGH_INT_RAW</code> reader - Need add description","Field <code>THRES0_LOW_INT_RAW</code> reader - Need add description","Field <code>THRES1_HIGH_INT_RAW</code> reader - Need add description","Field <code>THRES1_LOW_INT_RAW</code> reader - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_ST</code> reader - Need add description","Field <code>APB_SARADC2_DONE_INT_ST</code> reader - Need add description","register description","Register <code>INT_ST</code> reader","Field <code>THRES0_HIGH_INT_ST</code> reader - Need add description","Field <code>THRES0_LOW_INT_ST</code> reader - Need add description","Field <code>THRES1_HIGH_INT_ST</code> reader - Need add description","Field <code>THRES1_LOW_INT_ST</code> reader - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","register description","Register <code>ONETIME_SAMPLE</code> reader","Field <code>SARADC1_ONETIME_SAMPLE</code> reader - Need add description","Field <code>SARADC1_ONETIME_SAMPLE</code> writer - Need add description","Field <code>SARADC2_ONETIME_SAMPLE</code> reader - Need add description","Field <code>SARADC2_ONETIME_SAMPLE</code> writer - Need add description","Field <code>SARADC_ONETIME_ATTEN</code> reader - Need add description","Field <code>SARADC_ONETIME_ATTEN</code> writer - Need add description","Field <code>SARADC_ONETIME_CHANNEL</code> reader - Need add description","Field <code>SARADC_ONETIME_CHANNEL</code> writer - Need add description","Field <code>SARADC_ONETIME_START</code> reader - Need add description","Field <code>SARADC_ONETIME_START</code> writer - Need add description","Register <code>ONETIME_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Bits 23:24 - Need add description","Bits 23:24 - Need add description","Bits 25:28 - Need add description","Bits 25:28 - Need add description","Bit 29 - Need add description","Bit 29 - Need add description","","","","Register <code>SAR1_STATUS</code> reader","register description","Field <code>SARADC_SAR1_STATUS</code> reader - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>APB_SARADC1_DATA</code> reader - Need add description","Register <code>SAR1DATA_STATUS</code> reader","register description","Bits 0:16 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR2_STATUS</code> reader","register description","Field <code>SARADC_SAR2_STATUS</code> reader - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>APB_SARADC2_DATA</code> reader - Need add description","Register <code>SAR2DATA_STATUS</code> reader","register description","Bits 0:16 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_PATT_TAB1</code> reader","Field <code>SARADC_SAR_PATT_TAB1</code> reader - item 0 ~ 3 for pattern …","Field <code>SARADC_SAR_PATT_TAB1</code> writer - item 0 ~ 3 for pattern …","register description","Register <code>SAR_PATT_TAB1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","","","","Register <code>SAR_PATT_TAB2</code> reader","Field <code>SARADC_SAR_PATT_TAB2</code> reader - Item 4 ~ 7 for pattern …","Field <code>SARADC_SAR_PATT_TAB2</code> writer - Item 4 ~ 7 for pattern …","register description","Register <code>SAR_PATT_TAB2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","","","","Register <code>THRES0_CTRL</code> reader","Field <code>THRES0_CHANNEL</code> reader - Need add description","Field <code>THRES0_CHANNEL</code> writer - Need add description","register description","Field <code>THRES0_HIGH</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES0_HIGH</code> writer - saradc1’s thres0 monitor thres","Field <code>THRES0_LOW</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES0_LOW</code> writer - saradc1’s thres0 monitor thres","Register <code>THRES0_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","","","","Register <code>THRES1_CTRL</code> reader","Field <code>THRES1_CHANNEL</code> reader - Need add description","Field <code>THRES1_CHANNEL</code> writer - Need add description","register description","Field <code>THRES1_HIGH</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES1_HIGH</code> writer - saradc1’s thres0 monitor thres","Field <code>THRES1_LOW</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES1_LOW</code> writer - saradc1’s thres0 monitor thres","Register <code>THRES1_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","","","","Register <code>THRES_CTRL</code> reader","Field <code>THRES0_EN</code> reader - Need add description","Field <code>THRES0_EN</code> writer - Need add description","Field <code>THRES1_EN</code> reader - Need add description","Field <code>THRES1_EN</code> writer - Need add description","Field <code>THRES2_EN</code> reader - Need add description","Field <code>THRES2_EN</code> writer - Need add description","Field <code>THRES3_EN</code> reader - Need add description","Field <code>THRES3_EN</code> writer - Need add description","Field <code>THRES_ALL_EN</code> reader - Need add description","Field <code>THRES_ALL_EN</code> writer - Need add description","register description","Register <code>THRES_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Bit 29 - Need add description","Bit 29 - Need add description","Bit 28 - Need add description","Bit 28 - Need add description","Bit 27 - Need add description","Bit 27 - Need add description","","","","CLOCK_GATE (rw) register accessor: clock gate register","CORE_0_DEBUG_MODE (r) register accessor: cpu status …","CORE_0_INTR_CLR (w) register accessor: core0 monitor …","CORE_0_INTR_ENA (rw) register accessor: core0 monitor …","CORE_0_INTR_RAW (r) register accessor: core0 monitor …","CORE_0_LASTPC_BEFORE_EXCEPTION (r) register accessor: cpu …","CORE_0_MONTR_ENA (rw) register accessor: core0 monitor …","CORE_0_RCD_EN (rw) register accessor: record enable …","CORE_0_RCD_PDEBUGPC (r) register accessor: record status …","CORE_0_RCD_PDEBUGSP (r) register accessor: record status …","CORE_0_SP_MAX (rw) register accessor: stack max value","CORE_0_SP_MIN (rw) register accessor: stack min value","CORE_0_SP_PC (r) register accessor: stack monitor pc …","DATE (rw) register accessor: version register","Register block","","","clock gate register","0x30 - clock gate register","cpu status register","0x2c - cpu status register","core0 monitor interrupt clr register","0x0c - core0 monitor interrupt clr register","core0 monitor interrupt enable register","0x08 - core0 monitor interrupt enable register","core0 monitor interrupt status register","0x04 - core0 monitor interrupt status register","cpu status register","0x28 - cpu status register","core0 monitor enable configuration register","0x00 - core0 monitor enable configuration register","record enable configuration register","0x1c - record enable configuration register","record status regsiter","0x20 - record status regsiter","record status regsiter","0x24 - record status regsiter","stack max value","0x14 - stack max value","stack min value","0x10 - stack min value","stack monitor pc status register","0x18 - stack monitor pc status register","version register","0x1fc - version register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clock gate register","Field <code>CLK_EN</code> writer - clock gate register","clock gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clock gate register","Bit 0 - clock gate register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_DEBUG_MODE</code> reader - cpu debug mode status, 1 …","cpu status register","Field <code>CORE_0_DEBUG_MODULE_ACTIVE</code> reader - cpu debug_module …","Register <code>CORE_0_DEBUG_MODE</code> reader","","","Bit 0 - cpu debug mode status, 1 means cpu enter debug …","Bit 1 - cpu debug_module active status","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt clr register","Field <code>CORE_0_SP_SPILL_MAX_CLR</code> writer - clr sp overflow …","Field <code>CORE_0_SP_SPILL_MIN_CLR</code> writer - clr sp underlow …","Register <code>CORE_0_INTR_CLR</code> writer","Writes raw bits to the register.","","","Bit 1 - clr sp overflow monitor interrupt","Bit 0 - clr sp underlow monitor interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt enable register","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> reader - enbale sp …","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> writer - enbale sp …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> reader - enbale sp …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> writer - enbale sp …","Register <code>CORE_0_INTR_ENA</code> reader","Register <code>CORE_0_INTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 1 - enbale sp overflow monitor interrupt","Bit 1 - enbale sp overflow monitor interrupt","Bit 0 - enbale sp underlow monitor interrupt","Bit 0 - enbale sp underlow monitor interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt status register","Field <code>CORE_0_SP_SPILL_MAX_RAW</code> reader - sp overflow monitor …","Field <code>CORE_0_SP_SPILL_MIN_RAW</code> reader - sp underlow monitor …","Register <code>CORE_0_INTR_RAW</code> reader","","","Bit 1 - sp overflow monitor interupt status register","Bit 0 - sp underlow monitor interrupt status register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cpu status register","Field <code>CORE_0_LASTPC_BEFORE_EXC</code> reader - cpu’s lastpc …","Register <code>CORE_0_LASTPC_BEFORE_EXCEPTION</code> reader","","","Bits 0:31 - cpu’s lastpc before exception","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor enable configuration register","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> reader - enbale sp overflow …","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> writer - enbale sp overflow …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> reader - enbale sp underlow …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> writer - enbale sp underlow …","Register <code>CORE_0_MONTR_ENA</code> reader","Register <code>CORE_0_MONTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 1 - enbale sp overflow monitor","Bit 1 - enbale sp overflow monitor","Bit 0 - enbale sp underlow monitor","Bit 0 - enbale sp underlow monitor","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","record enable configuration register","Field <code>CORE_0_RCD_PDEBUGEN</code> reader - Set 1 to enable cpu …","Field <code>CORE_0_RCD_PDEBUGEN</code> writer - Set 1 to enable cpu …","Field <code>CORE_0_RCD_RECORDEN</code> reader - Set 1 to enable record …","Field <code>CORE_0_RCD_RECORDEN</code> writer - Set 1 to enable record …","Register <code>CORE_0_RCD_EN</code> reader","Register <code>CORE_0_RCD_EN</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable cpu pdebug function, must set this …","Bit 1 - Set 1 to enable cpu pdebug function, must set this …","Bit 0 - Set 1 to enable record PC","Bit 0 - Set 1 to enable record PC","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGPC</code> reader - recorded PC","record status regsiter","Register <code>CORE_0_RCD_PDEBUGPC</code> reader","","","Bits 0:31 - recorded PC","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGSP</code> reader - recorded sp","record status regsiter","Register <code>CORE_0_RCD_PDEBUGSP</code> reader","","","Bits 0:31 - recorded sp","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MAX</code> reader - core0 sp pc status register","stack max value","Field <code>CORE_0_SP_MAX</code> writer - core0 sp pc status register","Register <code>CORE_0_SP_MAX</code> reader","Register <code>CORE_0_SP_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - core0 sp pc status register","Bits 0:31 - core0 sp pc status register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MIN</code> reader - core0 sp region configuration …","stack min value","Field <code>CORE_0_SP_MIN</code> writer - core0 sp region configuration …","Register <code>CORE_0_SP_MIN</code> reader","Register <code>CORE_0_SP_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - core0 sp region configuration regsiter","Bits 0:31 - core0 sp region configuration regsiter","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_PC</code> reader - This regsiter stores the PC …","stack monitor pc status register","Register <code>CORE_0_SP_PC</code> reader","","","Bits 0:31 - This regsiter stores the PC when trigger stack …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - version register","version register","Field <code>DATE</code> writer - version register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - version register","Bits 0:27 - version register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BBPD_CTRL (rw) register accessor: Baseband control register","Register block","Baseband control register","0x54 - Baseband control register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Baseband control register","Field <code>DC_EST_FORCE_PD</code> reader - ","Field <code>DC_EST_FORCE_PD</code> writer - ","Field <code>DC_EST_FORCE_PU</code> reader - ","Field <code>DC_EST_FORCE_PU</code> writer - ","Field <code>FFT_FORCE_PD</code> reader - ","Field <code>FFT_FORCE_PD</code> writer - ","Field <code>FFT_FORCE_PU</code> reader - ","Field <code>FFT_FORCE_PU</code> writer - ","Register <code>BBPD_CTRL</code> reader","Register <code>BBPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","AHB_TEST (rw) register accessor: DMA_AHB_TEST_REG.","DATE (rw) register accessor: DMA_DATE_REG.","INFIFO_STATUS_CH0 (r) register accessor: …","INT_CLR_CH (w) register accessor: DMA_INT_CLR_CH%s_REG.","INT_ENA_CH (rw) register accessor: DMA_INT_ENA_CH%s_REG.","INT_RAW_CH (rw) register accessor: DMA_INT_RAW_CH%s_REG.","INT_ST_CH0 (r) register accessor: DMA_INT_ST_CH0_REG.","IN_CONF0_CH (rw) register accessor: DMA_IN_CONF%s_CH%s_REG.","IN_CONF1_CH0 (rw) register accessor: DMA_IN_CONF1_CH0_REG.","IN_DSCR_BF0_CH (r) register accessor: …","IN_DSCR_BF1_CH0 (r) register accessor: …","IN_DSCR_CH0 (r) register accessor: DMA_IN_DSCR_CH0_REG.","IN_ERR_EOF_DES_ADDR_CH0 (r) register accessor: …","IN_LINK_CH (rw) register accessor: DMA_IN_LINK_CH%s_REG.","IN_PERI_SEL_CH (rw) register accessor: …","IN_POP_CH0 (rw) register accessor: DMA_IN_POP_CH0_REG.","IN_PRI_CH (rw) register accessor: DMA_IN_PRI_CH%s_REG.","IN_STATE_CH0 (r) register accessor: DMA_IN_STATE_CH0_REG.","IN_SUC_EOF_DES_ADDR_CH0 (r) register accessor: …","MISC_CONF (rw) register accessor: DMA_MISC_CONF_REG.","OUTFIFO_STATUS_CH0 (r) register accessor: …","OUT_CONF0_CH (rw) register accessor: …","OUT_CONF1_CH (rw) register accessor: …","OUT_DSCR_BF0_CH0 (r) register accessor: …","OUT_DSCR_BF1_CH0 (r) register accessor: …","OUT_DSCR_CH0 (r) register accessor: DMA_OUT_DSCR_CH0_REG.","OUT_EOF_BFR_DES_ADDR_CH0 (r) register accessor: …","OUT_EOF_DES_ADDR_CH (r) register accessor: …","OUT_LINK_CH (rw) register accessor: DMA_OUT_LINK_CH%s_REG.","OUT_PERI_SEL_CH (rw) register accessor: …","OUT_PRI_CH (rw) register accessor: DMA_OUT_PRI_CH%s_REG.","OUT_PUSH_CH0 (rw) register accessor: DMA_OUT_PUSH_CH0_REG.","OUT_STATE_CH0 (r) register accessor: DMA_OUT_STATE_CH0_REG.","Register block","DMA_AHB_TEST_REG.","0x40 - DMA_AHB_TEST_REG.","","","DMA_DATE_REG.","0x48 - DMA_DATE_REG.","Returns the argument unchanged.","DMA_IN_CONF%s_CH%s_REG.","0x70 - DMA_IN_CONF%s_CH%s_REG.","Iterator for array of: 0x70 - DMA_IN_CONF%s_CH%s_REG.","DMA_IN_CONF1_CH0_REG.","0x74 - DMA_IN_CONF1_CH0_REG.","DMA_IN_DSCR_BF%s_CH%s_REG.","0x94 - DMA_IN_DSCR_BF%s_CH%s_REG.","Iterator for array of: 0x94 - DMA_IN_DSCR_BF%s_CH%s_REG.","DMA_IN_DSCR_BF1_CH0_REG.","0x98 - DMA_IN_DSCR_BF1_CH0_REG.","DMA_IN_DSCR_CH0_REG.","0x90 - DMA_IN_DSCR_CH0_REG.","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","0x8c - DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","DMA_IN_LINK_CH%s_REG.","0x80 - DMA_IN_LINK_CH%s_REG.","Iterator for array of: 0x80 - DMA_IN_LINK_CH%s_REG.","DMA_IN_PERI_SEL_CH%s_REG.","0xa0 - DMA_IN_PERI_SEL_CH%s_REG.","Iterator for array of: 0xa0 - DMA_IN_PERI_SEL_CH%s_REG.","DMA_IN_POP_CH0_REG.","0x7c - DMA_IN_POP_CH0_REG.","DMA_IN_PRI_CH%s_REG.","0x9c - DMA_IN_PRI_CH%s_REG.","Iterator for array of: 0x9c - DMA_IN_PRI_CH%s_REG.","DMA_IN_STATE_CH0_REG.","0x84 - DMA_IN_STATE_CH0_REG.","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","0x88 - DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","DMA_INFIFO_STATUS_CH0_REG.","0x78 - DMA_INFIFO_STATUS_CH0_REG.","DMA_INT_CLR_CH%s_REG.","0x0c - DMA_INT_CLR_CH%s_REG.","Iterator for array of: 0x0c - DMA_INT_CLR_CH%s_REG.","DMA_INT_ENA_CH%s_REG.","0x08 - DMA_INT_ENA_CH%s_REG.","Iterator for array of: 0x08 - DMA_INT_ENA_CH%s_REG.","DMA_INT_RAW_CH%s_REG.","0x00 - DMA_INT_RAW_CH%s_REG.","Iterator for array of: 0x00 - DMA_INT_RAW_CH%s_REG.","DMA_INT_ST_CH0_REG.","0x04 - DMA_INT_ST_CH0_REG.","Calls <code>U::from(self)</code>.","DMA_MISC_CONF_REG.","0x44 - DMA_MISC_CONF_REG.","DMA_OUT_CONF%s_CH%s_REG.","0xd0 - DMA_OUT_CONF%s_CH%s_REG.","Iterator for array of: 0xd0 - DMA_OUT_CONF%s_CH%s_REG.","DMA_OUT_CONF1_CH%s_REG.","0xd4 - DMA_OUT_CONF1_CH%s_REG.","Iterator for array of: 0xd4 - DMA_OUT_CONF1_CH%s_REG.","DMA_OUT_DSCR_BF0_CH0_REG.","0xf4 - DMA_OUT_DSCR_BF0_CH0_REG.","DMA_OUT_DSCR_BF1_CH0_REG.","0xf8 - DMA_OUT_DSCR_BF1_CH0_REG.","DMA_OUT_DSCR_CH0_REG.","0xf0 - DMA_OUT_DSCR_CH0_REG.","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","0xec - DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","0xe8 - DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Iterator for array of: 0xe8 - …","DMA_OUT_LINK_CH%s_REG.","0xe0 - DMA_OUT_LINK_CH%s_REG.","Iterator for array of: 0xe0 - DMA_OUT_LINK_CH%s_REG.","DMA_OUT_PERI_SEL_CH%s_REG.","0x100 - DMA_OUT_PERI_SEL_CH%s_REG.","Iterator for array of: 0x100 - DMA_OUT_PERI_SEL_CH%s_REG.","DMA_OUT_PRI_CH%s_REG.","0xfc - DMA_OUT_PRI_CH%s_REG.","Iterator for array of: 0xfc - DMA_OUT_PRI_CH%s_REG.","DMA_OUT_PUSH_CH0_REG.","0xdc - DMA_OUT_PUSH_CH0_REG.","DMA_OUT_STATE_CH0_REG.","0xe4 - DMA_OUT_STATE_CH0_REG.","DMA_OUTFIFO_STATUS_CH0_REG.","0xd8 - DMA_OUTFIFO_STATUS_CH0_REG.","","","","Field <code>AHB_TESTADDR</code> reader - reserved","Field <code>AHB_TESTADDR</code> writer - reserved","Field <code>AHB_TESTMODE</code> reader - reserved","Field <code>AHB_TESTMODE</code> writer - reserved","DMA_AHB_TEST_REG.","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5 - reserved","Bits 4:5 - reserved","Bits 0:2 - reserved","Bits 0:2 - reserved","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - register version.","DMA_DATE_REG.","Field <code>DATE</code> writer - register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - register version.","Bits 0:31 - register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INDSCR_BURST_EN</code> reader - Set this bit to 1 to enable …","Field <code>INDSCR_BURST_EN</code> writer - Set this bit to 1 to enable …","DMA_IN_CONF%s_CH%s_REG.","Field <code>IN_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>IN_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>IN_LOOP_TEST</code> reader - reserved","Field <code>IN_LOOP_TEST</code> writer - reserved","Field <code>IN_RST</code> reader - This bit is used to reset DMA …","Field <code>IN_RST</code> writer - This bit is used to reset DMA …","Field <code>MEM_TRANS_EN</code> reader - Set this bit 1 to enable …","Field <code>MEM_TRANS_EN</code> writer - Set this bit 1 to enable …","Register <code>IN_CONF0_CH%s</code> reader","Register <code>IN_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit 1 to enable automatic transmitting …","Bit 4 - Set this bit 1 to enable automatic transmitting …","","","","Field <code>IN_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>IN_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_IN_CONF1_CH0_REG.","Register <code>IN_CONF1_CH0</code> reader","Register <code>IN_CONF1_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF0</code> reader - The address of the last …","DMA_IN_DSCR_BF%s_CH%s_REG.","Register <code>IN_DSCR_BF0_CH%s</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the last inlink descriptor x-1.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of the …","DMA_IN_DSCR_BF1_CH0_REG.","Register <code>IN_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the second-to-last inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of the current …","DMA_IN_DSCR_CH0_REG.","Register <code>IN_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the current inlink descriptor x.","Calls <code>U::from(self)</code>.","","","","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_ERR_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_ADDR</code> reader - This register stores the 20 …","Field <code>INLINK_ADDR</code> writer - This register stores the 20 …","Field <code>INLINK_AUTO_RET</code> reader - Set this bit to return to …","Field <code>INLINK_AUTO_RET</code> writer - Set this bit to return to …","Field <code>INLINK_PARK</code> reader - 1: the inlink descriptor’s …","Field <code>INLINK_RESTART</code> reader - Set this bit to mount a new …","Field <code>INLINK_RESTART</code> writer - Set this bit to mount a new …","Field <code>INLINK_START</code> reader - Set this bit to start dealing …","Field <code>INLINK_START</code> writer - Set this bit to start dealing …","Field <code>INLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>INLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_IN_LINK_CH%s_REG.","Register <code>IN_LINK_CH%s</code> reader","Register <code>IN_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 20 - Set this bit to return to current inlink …","Bit 20 - Set this bit to return to current inlink …","Bit 24 - 1: the inlink descriptor’s FSM is in idle …","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 22 - Set this bit to start dealing with the inlink …","Bit 22 - Set this bit to start dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PERI_SEL_CH%s_REG.","Field <code>PERI_IN_SEL</code> reader - This register is used to select …","Field <code>PERI_IN_SEL</code> writer - This register is used to select …","Register <code>IN_PERI_SEL_CH%s</code> reader","Register <code>IN_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","DMA_IN_POP_CH0_REG.","Register <code>IN_POP_CH0</code> reader","Register <code>IN_POP_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bits 0:11 - This register stores the data popping from DMA …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PRI_CH%s_REG.","Register <code>IN_PRI_CH%s</code> reader","Field <code>RX_PRI</code> reader - The priority of Rx channel 0. The …","Field <code>RX_PRI</code> writer - The priority of Rx channel 0. The …","Register <code>IN_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - The priority of Rx channel 0. The larger of the …","Bits 0:3 - The priority of Rx channel 0. The larger of the …","","","","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - reserved","DMA_IN_STATE_CH0_REG.","Field <code>IN_STATE</code> reader - reserved","Register <code>IN_STATE_CH0</code> reader","","","Returns the argument unchanged.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_SUC_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_CNT</code> reader - The register stores the byte …","Field <code>INFIFO_EMPTY</code> reader - L1 Rx FIFO empty signal for Rx …","Field <code>INFIFO_FULL</code> reader - L1 Rx FIFO full signal for Rx …","DMA_INFIFO_STATUS_CH0_REG.","Field <code>IN_BUF_HUNGRY</code> reader - reserved","Field <code>IN_REMAIN_UNDER_1B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_2B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_3B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_4B</code> reader - reserved","Register <code>INFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Bit 27 - reserved","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Rx FIFO empty signal for Rx channel 0.","Bit 0 - L1 Rx FIFO full signal for Rx channel 0.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>INFIFO_UDF</code> writer - Set this bit to clear the …","DMA_INT_CLR_CH%s_REG.","Field <code>IN_DONE</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_EMPTY</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>IN_ERR_EOF</code> writer - Set this bit to clear the …","Field <code>IN_SUC_EOF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_UDF</code> writer - Set this bit to clear the …","Field <code>OUT_DONE</code> writer - Set this bit to clear the …","Field <code>OUT_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>OUT_EOF</code> writer - Set this bit to clear the …","Field <code>OUT_TOTAL_EOF</code> writer - Set this bit to clear the …","Register <code>INT_CLR_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to clear the IN_DONE_CH_INT interrupt.","Bit 7 - Set this bit to clear the IN_DSCR_EMPTY_CH_INT …","Bit 5 - Set this bit to clear the IN_DSCR_ERR_CH_INT …","Bit 2 - Set this bit to clear the IN_ERR_EOF_CH_INT …","Bit 1 - Set this bit to clear the IN_SUC_EOF_CH_INT …","Bit 9 - Set this bit to clear the INFIFO_OVF_L1_CH_INT …","Bit 10 - Set this bit to clear the INFIFO_UDF_L1_CH_INT …","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to clear the OUT_DONE_CH_INT …","Bit 6 - Set this bit to clear the OUT_DSCR_ERR_CH_INT …","Bit 4 - Set this bit to clear the OUT_EOF_CH_INT interrupt.","Bit 8 - Set this bit to clear the OUT_TOTAL_EOF_CH_INT …","Bit 11 - Set this bit to clear the OUTFIFO_OVF_L1_CH_INT …","Bit 12 - Set this bit to clear the OUTFIFO_UDF_L1_CH_INT …","","","","Field <code>INFIFO_OVF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_OVF</code> writer - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> writer - The interrupt enable bit for the …","DMA_INT_ENA_CH%s_REG.","Field <code>IN_DONE</code> reader - The interrupt enable bit for the …","Field <code>IN_DONE</code> writer - The interrupt enable bit for the …","Field <code>IN_DSCR_EMPTY</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_EMPTY</code> writer - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>IN_ERR_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_ERR_EOF</code> writer - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUTFIFO_OVF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_OVF</code> writer - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> writer - The interrupt enable bit for …","Field <code>OUT_DONE</code> reader - The interrupt enable bit for the …","Field <code>OUT_DONE</code> writer - The interrupt enable bit for the …","Field <code>OUT_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>OUT_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>OUT_EOF</code> reader - The interrupt enable bit for the …","Field <code>OUT_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUT_TOTAL_EOF</code> reader - The interrupt enable bit for …","Field <code>OUT_TOTAL_EOF</code> writer - The interrupt enable bit for …","Register <code>INT_ENA_CH%s</code> reader","Register <code>INT_ENA_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","","","","Field <code>INFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> writer - This raw interrupt bit turns to …","DMA_INT_RAW_CH%s_REG.","Field <code>IN_DONE</code> reader - The raw interrupt bit turns to high …","Field <code>IN_DONE</code> writer - The raw interrupt bit turns to high …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt bit turns …","Field <code>IN_DSCR_EMPTY</code> writer - The raw interrupt bit turns …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>IN_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> writer - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> writer - The raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> writer - This raw interrupt bit turns to …","Field <code>OUT_DONE</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DONE</code> writer - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>OUT_EOF</code> reader - The raw interrupt bit turns to high …","Field <code>OUT_EOF</code> writer - The raw interrupt bit turns to high …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt bit turns …","Field <code>OUT_TOTAL_EOF</code> writer - The raw interrupt bit turns …","Register <code>INT_RAW_CH%s</code> reader","Register <code>INT_RAW_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","","","","Field <code>INFIFO_OVF</code> reader - The raw interrupt status bit for …","Field <code>INFIFO_UDF</code> reader - The raw interrupt status bit for …","DMA_INT_ST_CH0_REG.","Field <code>IN_DONE</code> reader - The raw interrupt status bit for …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt status bit …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt status bit for …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUTFIFO_OVF</code> reader - The raw interrupt status bit …","Field <code>OUTFIFO_UDF</code> reader - The raw interrupt status bit …","Field <code>OUT_DONE</code> reader - The raw interrupt status bit for …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>OUT_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt status bit …","Register <code>INT_ST_CH0</code> reader","","","Returns the argument unchanged.","Bit 0 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 9 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the …","Bit 6 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 8 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 12 - The raw interrupt status bit for the …","","","","Field <code>AHBM_RST_INTER</code> reader - Set this bit, then clear …","Field <code>AHBM_RST_INTER</code> writer - Set this bit, then clear …","Field <code>ARB_PRI_DIS</code> reader - Set this bit to disable …","Field <code>ARB_PRI_DIS</code> writer - Set this bit to disable …","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","DMA_MISC_CONF_REG.","Register <code>MISC_CONF</code> reader","Register <code>MISC_CONF</code> writer","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 2 - Set this bit to disable priority arbitration …","Bit 2 - Set this bit to disable priority arbitration …","Writes raw bits to the register.","","","Bit 3 - reg_clk_en","Bit 3 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUTDSCR_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUTDSCR_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_AUTO_WRBACK</code> reader - Set this bit to enable …","Field <code>OUT_AUTO_WRBACK</code> writer - Set this bit to enable …","DMA_OUT_CONF%s_CH%s_REG.","Field <code>OUT_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUT_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_EOF_MODE</code> reader - EOF flag generation mode when …","Field <code>OUT_EOF_MODE</code> writer - EOF flag generation mode when …","Field <code>OUT_LOOP_TEST</code> reader - reserved","Field <code>OUT_LOOP_TEST</code> writer - reserved","Field <code>OUT_RST</code> reader - This bit is used to reset DMA …","Field <code>OUT_RST</code> writer - This bit is used to reset DMA …","Register <code>OUT_CONF0_CH%s</code> reader","Register <code>OUT_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","","","","Field <code>OUT_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>OUT_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_OUT_CONF1_CH%s_REG.","Register <code>OUT_CONF1_CH%s</code> reader","Register <code>OUT_CONF1_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of the last …","DMA_OUT_DSCR_BF0_CH0_REG.","Register <code>OUT_DSCR_BF0_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the last outlink descriptor y-1.","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of the …","DMA_OUT_DSCR_BF1_CH0_REG.","Register <code>OUT_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the second-to-last inlink …","","","","Field <code>OUTLINK_DSCR</code> reader - The address of the current …","DMA_OUT_DSCR_CH0_REG.","Register <code>OUT_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the current outlink descriptor …","","","","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>OUT_EOF_BFR_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Field <code>OUT_EOF_DES_ADDR</code> reader - This register stores the …","Register <code>OUT_EOF_DES_ADDR_CH%s</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","Field <code>OUTLINK_ADDR</code> reader - This register stores the 20 …","Field <code>OUTLINK_ADDR</code> writer - This register stores the 20 …","Field <code>OUTLINK_PARK</code> reader - 1: the outlink descriptor’s …","Field <code>OUTLINK_RESTART</code> reader - Set this bit to restart a …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to restart a …","Field <code>OUTLINK_START</code> reader - Set this bit to start dealing …","Field <code>OUTLINK_START</code> writer - Set this bit to start dealing …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_OUT_LINK_CH%s_REG.","Register <code>OUT_LINK_CH%s</code> reader","Register <code>OUT_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 23 - 1: the outlink descriptor’s FSM is in idle …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","","","","DMA_OUT_PERI_SEL_CH%s_REG.","Field <code>PERI_OUT_SEL</code> reader - This register is used to …","Field <code>PERI_OUT_SEL</code> writer - This register is used to …","Register <code>OUT_PERI_SEL_CH%s</code> reader","Register <code>OUT_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","DMA_OUT_PRI_CH%s_REG.","Register <code>OUT_PRI_CH%s</code> reader","Field <code>TX_PRI</code> reader - The priority of Tx channel 0. The …","Field <code>TX_PRI</code> writer - The priority of Tx channel 0. The …","Register <code>OUT_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:3 - The priority of Tx channel 0. The larger of the …","Bits 0:3 - The priority of Tx channel 0. The larger of the …","","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This register stores the data …","Field <code>OUTFIFO_WDATA</code> writer - This register stores the data …","DMA_OUT_PUSH_CH0_REG.","Register <code>OUT_PUSH_CH0</code> reader","Register <code>OUT_PUSH_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to push data into DMA FIFO.","Bit 9 - Set this bit to push data into DMA FIFO.","Bits 0:8 - This register stores the data that need to be …","Bits 0:8 - This register stores the data that need to be …","","","","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - reserved","DMA_OUT_STATE_CH0_REG.","Field <code>OUT_STATE</code> reader - reserved","Register <code>OUT_STATE_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current outlink …","","","","Field <code>OUTFIFO_CNT</code> reader - The register stores the byte …","Field <code>OUTFIFO_EMPTY</code> reader - L1 Tx FIFO empty signal for …","Field <code>OUTFIFO_FULL</code> reader - L1 Tx FIFO full signal for Tx …","DMA_OUTFIFO_STATUS_CH0_REG.","Field <code>OUT_REMAIN_UNDER_1B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_2B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_3B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_4B</code> reader - reserved","Register <code>OUTFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Tx FIFO empty signal for Tx channel 0.","Bit 0 - L1 Tx FIFO full signal for Tx channel 0.","","","","K_MEM (rw) register accessor: The memory that stores k.","MULT_CONF (rw) register accessor: I2S RX configure register","MULT_DATE (rw) register accessor: Version control register","MULT_INT_CLR (w) register accessor: I2S interrupt clear …","MULT_INT_ENA (rw) register accessor: I2S interrupt enable …","MULT_INT_RAW (r) register accessor: I2S interrupt raw …","MULT_INT_ST (r) register accessor: I2S interrupt status …","PX_MEM (rw) register accessor: The memory that stores Px.","PY_MEM (rw) register accessor: The memory that stores Py.","Register block","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","The memory that stores k.","0x100..0x120 - The memory that stores k.","Iterator for array of: 0x100..0x120 - The memory that …","I2S RX configure register","0x1c - I2S RX configure register","Version control register","0xfc - Version control register","I2S interrupt clear register.","0x18 - I2S interrupt clear register.","I2S interrupt enable register.","0x14 - I2S interrupt enable register.","I2S interrupt raw register, valid in level.","0x0c - I2S interrupt raw register, valid in level.","I2S interrupt status register.","0x10 - I2S interrupt status register.","The memory that stores Px.","0x120..0x140 - The memory that stores Px.","Iterator for array of: 0x120..0x140 - The memory that …","The memory that stores Py.","0x140..0x160 - The memory that stores Py.","Iterator for array of: 0x140..0x160 - The memory that …","","","","The memory that stores k.","Register <code>K_MEM[%s]</code> reader","Register <code>K_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clk gate","Field <code>CLK_EN</code> writer - clk gate","Field <code>KEY_LENGTH</code> reader - Set this bit to start receiving …","Field <code>KEY_LENGTH</code> writer - Set this bit to start receiving …","I2S RX configure register","Register <code>MULT_CONF</code> reader","Field <code>RESET</code> writer - Set this bit to reset Rx AFIFO","Field <code>SECURITY_MODE</code> reader - Set this bit to enable slave …","Field <code>SECURITY_MODE</code> writer - Set this bit to enable slave …","Field <code>START</code> reader - Set this bit to reset receiver","Field <code>START</code> writer - Set this bit to reset receiver","Field <code>VERIFICATION_RESULT</code> reader - Reserve","Register <code>MULT_CONF</code> writer","Field <code>WORK_MODE</code> reader - Reserved","Field <code>WORK_MODE</code> writer - Reserved","Writes raw bits to the register.","","","Bit 4 - clk gate","Bit 4 - clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to start receiving data","Bit 2 - Set this bit to start receiving data","Bit 1 - Set this bit to reset Rx AFIFO","Bit 3 - Set this bit to enable slave receiver mode","Bit 3 - Set this bit to enable slave receiver mode","Bit 0 - Set this bit to reset receiver","Bit 0 - Set this bit to reset receiver","","","","Bit 8 - Reserve","Bits 5:7 - Reserved","Bits 5:7 - Reserved","Field <code>DATE</code> reader - ECC mult version control register","Field <code>DATE</code> writer - ECC mult version control register","Version control register","Register <code>MULT_DATE</code> reader","Register <code>MULT_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - ECC mult version control register","Bits 0:27 - ECC mult version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_CLR</code> writer - Set this bit to clear the …","I2S interrupt clear register.","Register <code>MULT_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to clear the i2s_rx_done_int interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>CALC_DONE_INT_ENA</code> writer - The interrupt enable bit …","I2S interrupt enable register.","Register <code>MULT_INT_ENA</code> reader","Register <code>MULT_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_RAW</code> reader - The raw interrupt status …","I2S interrupt raw register, valid in level.","Register <code>MULT_INT_RAW</code> reader","","","Bit 0 - The raw interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_ST</code> reader - The masked interrupt …","I2S interrupt status register.","Register <code>MULT_INT_ST</code> reader","","","Bit 0 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores Px.","Register <code>PX_MEM[%s]</code> reader","Register <code>PX_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores Py.","Register <code>PY_MEM[%s]</code> reader","Register <code>PY_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK (rw) register accessor: eFuse clcok configuration …","CMD (rw) register accessor: eFuse command register.","CONF (rw) register accessor: eFuse operation mode …","DAC_CONF (rw) register accessor: Controls the eFuse …","DATE (rw) register accessor: eFuse version register.","INT_CLR (w) register accessor: eFuse interrupt clear …","INT_ENA (rw) register accessor: eFuse interrupt enable …","INT_RAW (rw) register accessor: eFuse raw interrupt …","INT_ST (r) register accessor: eFuse interrupt status …","PGM_CHECK_VALUE0 (rw) register accessor: Register 0 that …","PGM_CHECK_VALUE1 (rw) register accessor: Register 1 that …","PGM_CHECK_VALUE2 (rw) register accessor: Register 2 that …","PGM_DATA0 (rw) register accessor: Register 0 that stores …","PGM_DATA1 (rw) register accessor: Register 1 that stores …","PGM_DATA2 (rw) register accessor: Register 2 that stores …","PGM_DATA3 (rw) register accessor: Register 3 that stores …","PGM_DATA4 (rw) register accessor: Register 4 that stores …","PGM_DATA5 (rw) register accessor: Register 5 that stores …","PGM_DATA6 (rw) register accessor: Register 6 that stores …","PGM_DATA7 (rw) register accessor: Register 7 that stores …","RD_BLK1_DATA0 (r) register accessor: BLOCK1 data register …","RD_BLK1_DATA1 (r) register accessor: BLOCK1 data register …","RD_BLK1_DATA2 (r) register accessor: BLOCK1 data register …","RD_BLK2_DATA0 (r) register accessor: Register 0 of BLOCK2.","RD_BLK2_DATA1 (r) register accessor: Register 1 of BLOCK2.","RD_BLK2_DATA2 (r) register accessor: Register 2 of BLOCK2.","RD_BLK2_DATA3 (r) register accessor: Register 3 of BLOCK2.","RD_BLK2_DATA4 (r) register accessor: Register 4 of BLOCK2.","RD_BLK2_DATA5 (r) register accessor: Register 5 of BLOCK2.","RD_BLK2_DATA6 (r) register accessor: Register 6 of BLOCK2.","RD_BLK2_DATA7 (r) register accessor: Register 7 of BLOCK2.","RD_BLK3_DATA0 (r) register accessor: Register 0 of BLOCK3.","RD_BLK3_DATA1 (r) register accessor: Register 1 of BLOCK3.","RD_BLK3_DATA2 (r) register accessor: Register 2 of BLOCK3.","RD_BLK3_DATA3 (r) register accessor: Register 3 of BLOCK3.","RD_BLK3_DATA4 (r) register accessor: Register 4 of BLOCK3.","RD_BLK3_DATA5 (r) register accessor: Register 5 of BLOCK3.","RD_BLK3_DATA6 (r) register accessor: Register 6 of BLOCK3.","RD_BLK3_DATA7 (r) register accessor: Register 7 of BLOCK3.","RD_REPEAT_DATA0 (r) register accessor: BLOCK0 data …","RD_REPEAT_ERR (r) register accessor: Programming error …","RD_RS_ERR (r) register accessor: Programming error record …","RD_TIM_CONF (rw) register accessor: Configures read timing …","RD_WR_DIS (r) register accessor: BLOCK0 data register 0.","Register block","STATUS (r) register accessor: eFuse status register.","WR_TIM_CONF0 (rw) register accessor: Configurarion …","WR_TIM_CONF1 (rw) register accessor: Configurarion …","WR_TIM_CONF2 (rw) register accessor: Configurarion …","","","eFuse clcok configuration register.","0x88 - eFuse clcok configuration register.","eFuse command register.","0x94 - eFuse command register.","eFuse operation mode configuraiton register","0x8c - eFuse operation mode configuraiton register","Controls the eFuse programming voltage.","0x108 - Controls the eFuse programming voltage.","eFuse version register.","0x1fc - eFuse version register.","Returns the argument unchanged.","eFuse interrupt clear register.","0x104 - eFuse interrupt clear register.","eFuse interrupt enable register.","0x100 - eFuse interrupt enable register.","eFuse raw interrupt register.","0x98 - eFuse raw interrupt register.","eFuse interrupt status register.","0x9c - eFuse interrupt status register.","Calls <code>U::from(self)</code>.","Register 0 that stores the RS code to be programmed.","0x20 - Register 0 that stores the RS code to be programmed.","Register 1 that stores the RS code to be programmed.","0x24 - Register 1 that stores the RS code to be programmed.","Register 2 that stores the RS code to be programmed.","0x28 - Register 2 that stores the RS code to be programmed.","Register 0 that stores data to be programmed.","0x00 - Register 0 that stores data to be programmed.","Register 1 that stores data to be programmed.","0x04 - Register 1 that stores data to be programmed.","Register 2 that stores data to be programmed.","0x08 - Register 2 that stores data to be programmed.","Register 3 that stores data to be programmed.","0x0c - Register 3 that stores data to be programmed.","Register 4 that stores data to be programmed.","0x10 - Register 4 that stores data to be programmed.","Register 5 that stores data to be programmed.","0x14 - Register 5 that stores data to be programmed.","Register 6 that stores data to be programmed.","0x18 - Register 6 that stores data to be programmed.","Register 7 that stores data to be programmed.","0x1c - Register 7 that stores data to be programmed.","BLOCK1 data register 0.","0x34 - BLOCK1 data register 0.","BLOCK1 data register 1.","0x38 - BLOCK1 data register 1.","BLOCK1 data register 2.","0x3c - BLOCK1 data register 2.","Register 0 of BLOCK2.","0x40 - Register 0 of BLOCK2.","Register 1 of BLOCK2.","0x44 - Register 1 of BLOCK2.","Register 2 of BLOCK2.","0x48 - Register 2 of BLOCK2.","Register 3 of BLOCK2.","0x4c - Register 3 of BLOCK2.","Register 4 of BLOCK2.","0x50 - Register 4 of BLOCK2.","Register 5 of BLOCK2.","0x54 - Register 5 of BLOCK2.","Register 6 of BLOCK2.","0x58 - Register 6 of BLOCK2.","Register 7 of BLOCK2.","0x5c - Register 7 of BLOCK2.","Register 0 of BLOCK3.","0x60 - Register 0 of BLOCK3.","Register 1 of BLOCK3.","0x64 - Register 1 of BLOCK3.","Register 2 of BLOCK3.","0x68 - Register 2 of BLOCK3.","Register 3 of BLOCK3.","0x6c - Register 3 of BLOCK3.","Register 4 of BLOCK3.","0x70 - Register 4 of BLOCK3.","Register 5 of BLOCK3.","0x74 - Register 5 of BLOCK3.","Register 6 of BLOCK3.","0x78 - Register 6 of BLOCK3.","Register 7 of BLOCK3.","0x7c - Register 7 of BLOCK3.","BLOCK0 data register 1.","0x30 - BLOCK0 data register 1.","Programming error record register 0 of BLOCK0.","0x80 - Programming error record register 0 of BLOCK0.","Programming error record register 0 of BLOCK1-10.","0x84 - Programming error record register 0 of BLOCK1-10.","Configures read timing parameters.","0x10c - Configures read timing parameters.","BLOCK0 data register 0.","0x2c - BLOCK0 data register 0.","eFuse status register.","0x90 - eFuse status register.","","","","Configurarion register 0 of eFuse programming timing …","0x110 - Configurarion register 0 of eFuse programming …","Configurarion register 1 of eFuse programming timing …","0x114 - Configurarion register 1 of eFuse programming …","Configurarion register 2 of eFuse programming timing …","0x118 - Configurarion register 2 of eFuse programming …","eFuse clcok configuration register.","Field <code>EFUSE_MEM_FORCE_PD</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PD</code> writer - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> writer - Set this bit to force …","Field <code>EN</code> reader - Set this bit and force to enable clock …","Field <code>EN</code> writer - Set this bit and force to enable clock …","Field <code>MEM_CLK_FORCE_ON</code> reader - Set this bit and force to …","Field <code>MEM_CLK_FORCE_ON</code> writer - Set this bit and force to …","Register <code>CLK</code> reader","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 16 - Set this bit and force to enable clock signal of …","Bit 16 - Set this bit and force to enable clock signal of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit and force to activate clock signal of …","Bit 1 - Set this bit and force to activate clock signal of …","","","","Field <code>BLK_NUM</code> reader - The serial number of the block to …","Field <code>BLK_NUM</code> writer - The serial number of the block to …","eFuse command register.","Field <code>PGM_CMD</code> reader - Set this bit to send programming …","Field <code>PGM_CMD</code> writer - Set this bit to send programming …","Register <code>CMD</code> reader","Field <code>READ_CMD</code> reader - Set this bit to send read command.","Field <code>READ_CMD</code> writer - Set this bit to send read command.","Register <code>CMD</code> writer","Writes raw bits to the register.","Bits 2:3 - The serial number of the block to be …","Bits 2:3 - The serial number of the block to be …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to send programming command.","Bit 1 - Set this bit to send programming command.","Bit 0 - Set this bit to send read command.","Bit 0 - Set this bit to send read command.","","","","eFuse operation mode configuraiton register","Field <code>OP_CODE</code> reader - 0x5A5A: Operate programming command …","Field <code>OP_CODE</code> writer - 0x5A5A: Operate programming command …","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","","","","Field <code>DAC_CLK_DIV</code> reader - Controls the division factor of …","Field <code>DAC_CLK_DIV</code> writer - Controls the division factor of …","Field <code>DAC_CLK_PAD_SEL</code> reader - Don’t care.","Field <code>DAC_CLK_PAD_SEL</code> writer - Don’t care.","Controls the eFuse programming voltage.","Field <code>DAC_NUM</code> reader - Controls the rising period of the …","Field <code>DAC_NUM</code> writer - Controls the rising period of the …","Field <code>OE_CLR</code> reader - Reduces the power supply of the …","Field <code>OE_CLR</code> writer - Reduces the power supply of the …","Register <code>DAC_CONF</code> reader","Register <code>DAC_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Controls the division factor of the rising …","Bits 0:7 - Controls the division factor of the rising …","Bit 8 - Don’t care.","Bit 8 - Don’t care.","Bits 9:16 - Controls the rising period of the programming …","Bits 9:16 - Controls the rising period of the programming …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - Reduces the power supply of the programming …","Bit 17 - Reduces the power supply of the programming …","","","","Field <code>DATE</code> reader - Stores eFuse version.","eFuse version register.","Field <code>DATE</code> writer - Stores eFuse version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Stores eFuse version.","Bits 0:27 - Stores eFuse version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","eFuse interrupt clear register.","Field <code>PGM_DONE_INT_CLR</code> writer - The clear signal for …","Field <code>READ_DONE_INT_CLR</code> writer - The clear signal for …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The clear signal for pgm_done interrupt.","Bit 0 - The clear signal for read_done interrupt.","","","","eFuse interrupt enable register.","Field <code>PGM_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>PGM_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> reader","Field <code>READ_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>READ_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","","","","eFuse raw interrupt register.","Field <code>PGM_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>PGM_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> reader","Field <code>READ_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>READ_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","","","","eFuse interrupt status register.","Field <code>PGM_DONE_INT_ST</code> reader - The status signal for …","Register <code>INT_ST</code> reader","Field <code>READ_DONE_INT_ST</code> reader - The status signal for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The status signal for pgm_done interrupt.","Bit 0 - The status signal for read_done interrupt.","","","","Register 0 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_RS_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_CHECK_VALUE0</code> reader","Register <code>PGM_CHECK_VALUE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit RS code to be …","Bits 0:31 - The content of the 0th 32-bit RS code to be …","","","","Register 1 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_RS_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_CHECK_VALUE1</code> reader","Register <code>PGM_CHECK_VALUE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit RS code to be …","Bits 0:31 - The content of the 1st 32-bit RS code to be …","","","","Register 2 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_RS_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_CHECK_VALUE2</code> reader","Register <code>PGM_CHECK_VALUE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","","","","Register 0 that stores data to be programmed.","Field <code>PGM_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_DATA0</code> reader","Register <code>PGM_DATA0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit data to be …","Bits 0:31 - The content of the 0th 32-bit data to be …","","","","Register 1 that stores data to be programmed.","Field <code>PGM_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_DATA1</code> reader","Register <code>PGM_DATA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit data to be …","Bits 0:31 - The content of the 1st 32-bit data to be …","","","","Register 2 that stores data to be programmed.","Field <code>PGM_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_DATA2</code> reader","Register <code>PGM_DATA2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit data to be …","Bits 0:31 - The content of the 2nd 32-bit data to be …","","","","Register 3 that stores data to be programmed.","Field <code>PGM_DATA_3</code> reader - The content of the 3rd 32-bit …","Field <code>PGM_DATA_3</code> writer - The content of the 3rd 32-bit …","Register <code>PGM_DATA3</code> reader","Register <code>PGM_DATA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 3rd 32-bit data to be …","Bits 0:31 - The content of the 3rd 32-bit data to be …","","","","Register 4 that stores data to be programmed.","Field <code>PGM_DATA_4</code> reader - The content of the 4th 32-bit …","Field <code>PGM_DATA_4</code> writer - The content of the 4th 32-bit …","Register <code>PGM_DATA4</code> reader","Register <code>PGM_DATA4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 4th 32-bit data to be …","Bits 0:31 - The content of the 4th 32-bit data to be …","","","","Register 5 that stores data to be programmed.","Field <code>PGM_DATA_5</code> reader - The content of the 5th 32-bit …","Field <code>PGM_DATA_5</code> writer - The content of the 5th 32-bit …","Register <code>PGM_DATA5</code> reader","Register <code>PGM_DATA5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 5th 32-bit data to be …","Bits 0:31 - The content of the 5th 32-bit data to be …","","","","Register 6 that stores data to be programmed.","Field <code>PGM_DATA_6</code> reader - The content of the 6th 32-bit …","Field <code>PGM_DATA_6</code> writer - The content of the 6th 32-bit …","Register <code>PGM_DATA6</code> reader","Register <code>PGM_DATA6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 6th 32-bit data to be …","Bits 0:31 - The content of the 6th 32-bit data to be …","","","","Register 7 that stores data to be programmed.","Field <code>PGM_DATA_7</code> reader - The content of the 7th 32-bit …","Field <code>PGM_DATA_7</code> writer - The content of the 7th 32-bit …","Register <code>PGM_DATA7</code> reader","Register <code>PGM_DATA7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 7th 32-bit data to be …","Bits 0:31 - The content of the 7th 32-bit data to be …","","","","Register <code>RD_BLK1_DATA0</code> reader","BLOCK1 data register 0.","Field <code>SYSTEM_DATA0</code> reader - Stores the bits [0:31] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the bits [0:31] of system data.","","","","Register <code>RD_BLK1_DATA1</code> reader","BLOCK1 data register 1.","Field <code>SYSTEM_DATA1</code> reader - Stores the bits [32:63] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the bits [32:63] of system data.","","","","Register <code>RD_BLK1_DATA2</code> reader","BLOCK1 data register 2.","Field <code>SYSTEM_DATA2</code> reader - Stores the bits [64:87] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Stores the bits [64:87] of system data.","","","","Field <code>BLK2_DATA0</code> reader - Store the bit [0:31] of MAC.","Register <code>RD_BLK2_DATA0</code> reader","Register 0 of BLOCK2.","Bits 0:31 - Store the bit [0:31] of MAC.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_EFUSE_VERSION</code> reader - Store efuse version.","Field <code>LDO_VOL_BIAS_CONFIG_LOW</code> reader - Store the bit [0:2] …","Field <code>MAC_ID_HIGH</code> reader - Store the bit [31:47] of MAC.","Field <code>PKG_VERSION</code> reader - Store package version.","Register <code>RD_BLK2_DATA1</code> reader","Register 1 of BLOCK2.","Field <code>RF_REF_I_BIAS_CONFIG</code> reader - Store rf configuration …","Field <code>WAFER_VERSION</code> reader - Store wafer version.","Bits 22:24 - Store efuse version.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 29:31 - Store the bit [0:2] of ido configuration …","Bits 0:15 - Store the bit [31:47] of MAC.","Bits 19:21 - Store package version.","Bits 25:28 - Store rf configuration parameters.","","","","Bits 16:18 - Store wafer version.","Field <code>LDO_VOL_BIAS_CONFIG_HIGH</code> reader - Store the bit [3:29…","Field <code>PVT_LOW</code> reader - Store the bit [0:4] of pvt.","Register <code>RD_BLK2_DATA2</code> reader","Register 2 of BLOCK2.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:26 - Store the bit [3:29] of ido configuration …","Bits 27:31 - Store the bit [0:4] of pvt.","","","","Field <code>ADC_CALIBRATION_0</code> reader - Store the bit [0:21] of …","Field <code>PVT_HIGH</code> reader - Store the bit [5:14] of pvt.","Register <code>RD_BLK2_DATA3</code> reader","Register 3 of BLOCK2.","Bits 10:31 - Store the bit [0:21] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - Store the bit [5:14] of pvt.","","","","Field <code>ADC_CALIBRATION_1</code> reader - Store the bit [22:53] of …","Register <code>RD_BLK2_DATA4</code> reader","Register 4 of BLOCK2.","Bits 0:31 - Store the bit [22:53] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC_CALIBRATION_2</code> reader - Store the bit [54:85] of …","Register <code>RD_BLK2_DATA5</code> reader","Register 5 of BLOCK2.","Bits 0:31 - Store the bit [54:85] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC_CALIBRATION_3</code> reader - Store the bit [86:96] of …","Field <code>BLK2_RESERVED_DATA_0</code> reader - Store the bit [0:20] …","Register <code>RD_BLK2_DATA6</code> reader","Register 6 of BLOCK2.","Bits 0:10 - Store the bit [86:96] of ADC calibration data.","Bits 11:31 - Store the bit [0:20] of block2 reserved data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_RESERVED_DATA_1</code> reader - Store the bit [21:52] …","Register <code>RD_BLK2_DATA7</code> reader","Register 7 of BLOCK2.","Bits 0:31 - Store the bit [21:52] of block2 reserved data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA0</code> reader - Store the first 32-bit of Block3.","Register <code>RD_BLK3_DATA0</code> reader","Register 0 of BLOCK3.","Bits 0:31 - Store the first 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA1</code> reader - Store the second 32-bit of …","Register <code>RD_BLK3_DATA1</code> reader","Register 1 of BLOCK3.","Bits 0:31 - Store the second 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA2</code> reader - Store the third 32-bit of Block3.","Register <code>RD_BLK3_DATA2</code> reader","Register 2 of BLOCK3.","Bits 0:31 - Store the third 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA3</code> reader - Store the fourth 32-bit of …","Register <code>RD_BLK3_DATA3</code> reader","Register 3 of BLOCK3.","Bits 0:31 - Store the fourth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA4</code> reader - Store the fifth 32-bit of Block3.","Register <code>RD_BLK3_DATA4</code> reader","Register 4 of BLOCK3.","Bits 0:31 - Store the fifth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA5</code> reader - Store the sixth 32-bit of Block3.","Register <code>RD_BLK3_DATA5</code> reader","Register 5 of BLOCK3.","Bits 0:31 - Store the sixth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA6</code> reader - Store the seventh 32-bit of …","Register <code>RD_BLK3_DATA6</code> reader","Register 6 of BLOCK3.","Bits 0:31 - Store the seventh 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA7</code> reader - Store the eighth 32-bit of …","Register <code>RD_BLK3_DATA7</code> reader","Register 7 of BLOCK3.","Bits 0:31 - Store the eighth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIS_DIRECT_BOOT</code> reader - This bit set means disable …","Field <code>DIS_DOWNLOAD_ICACHE</code> reader - The bit be set to …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT</code> reader - The bit be set …","Field <code>DIS_DOWNLOAD_MODE</code> reader - Set this bit to disable …","Field <code>DIS_PAD_JTAG</code> reader - Set this bit to disable pad …","Field <code>ENABLE_SECURITY_DOWNLOAD</code> reader - Set this bit to …","Field <code>FLASH_TPUW</code> reader - Configures flash waiting time …","Field <code>FORCE_SEND_RESUME</code> reader - Set this bit to force ROM …","Register <code>RD_REPEAT_DATA0</code> reader","Field <code>RD_DIS</code> reader - The bit be set to disable software …","BLOCK0 data register 1.","Field <code>RPT4_RESERVED</code> reader - Reserved (used for four …","Field <code>SECURE_BOOT_EN</code> reader - The bit be set to enable …","Field <code>SPI_BOOT_ENCRYPT_DECRYPT_CNT</code> reader - These bits be …","Field <code>UART_PRINT_CONTROL</code> reader - Set this bit to disable …","Field <code>WDT_DELAY_SEL</code> reader - Selects RTC watchdog timeout …","Field <code>XTS_KEY_LENGTH_256</code> reader - The bit be set means …","","","Bit 15 - This bit set means disable direct_boot mode.","Bit 5 - The bit be set to disable icache in download mode.","Bit 6 - The bit be set to disable manual encryption.","Bit 14 - Set this bit to disable download mode (boot_mode…","Bit 4 - Set this bit to disable pad jtag.","Bit 16 - Set this bit to enable secure UART download mode.","Bits 17:20 - Configures flash waiting time after power-up, …","Bit 13 - Set this bit to force ROM code to send a resume …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - The bit be set to disable software read …","Bits 22:31 - Reserved (used for four backups method).","Bit 21 - The bit be set to enable secure boot.","Bits 7:9 - These bits be set to enable SPI boot …","","","","Bits 11:12 - Set this bit to disable usb printing.","Bits 2:3 - Selects RTC watchdog timeout threshold, in unit …","Bit 10 - The bit be set means XTS_AES use the whole …","Field <code>DIS_DIRECT_BOOT_ERR</code> reader - If any bit in this …","Field <code>DIS_DOWNLOAD_ICACHE_ERR</code> reader - If any bit in this …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR</code> reader - If any bit …","Field <code>DIS_DOWNLOAD_MODE_ERR</code> reader - If any bit in this …","Field <code>DIS_PAD_JTAG_ERR</code> reader - If any bit in DIS_PAD_JTAG …","Field <code>ENABLE_SECURITY_DOWNLOAD_ERR</code> reader - If any bit in …","Field <code>FLASH_TPUW_ERR</code> reader - If any bit in this filed is …","Field <code>FORCE_SEND_RESUME_ERR</code> reader - If any bit in …","Register <code>RD_REPEAT_ERR</code> reader","Field <code>RD_DIS_ERR</code> reader - If any bit in RD_DIS is 1, then …","Programming error record register 0 of BLOCK0.","Field <code>RPT4_RESERVED_ERR</code> reader - Reserved.","Field <code>SECURE_BOOT_EN_ERR</code> reader - If any bit in this filed …","Field <code>SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR</code> reader - If any bit …","Field <code>UART_PRINT_CONTROL_ERR</code> reader - If any bit in …","Field <code>WDT_DELAY_SEL_ERR</code> reader - If any bit in …","Field <code>XTS_KEY_LENGTH_256_ERR</code> reader - If any bit in …","","","Bit 15 - If any bit in this filed is 1, then it indicates …","Bit 5 - If any bit in this filed is 1, then it indicates a …","Bit 6 - If any bit in DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, …","Bit 14 - If any bit in this filed is 1, then it indicates …","Bit 4 - If any bit in DIS_PAD_JTAG is 1, then it indicates …","Bit 16 - If any bit in this filed is 1, then it indicates …","Bits 17:20 - If any bit in this filed is 1, then it …","Bit 13 - If any bit in FORCE_SEND_RESUME is 1, then it …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - If any bit in RD_DIS is 1, then it indicates a …","Bits 22:31 - Reserved.","Bit 21 - If any bit in this filed is 1, then it indicates …","Bits 7:9 - If any bit in SPI_BOOT_ENCRYPT_DECRYPT_CNT is …","","","","Bits 11:12 - If any bit in UART_PRINT_CONTROL is 1, then …","Bits 2:3 - If any bit in WDT_DELAY_SEL is 1, then it …","Bit 10 - If any bit in XTS_KEY_LENGTH_256 is 1, then it …","Field <code>BLK1_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK1_FAIL</code> reader - 0: Means no failure and that the …","Field <code>BLK2_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK2_FAIL</code> reader - 0: Means no failure and that the …","Field <code>BLK3_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK3_FAIL</code> reader - 0: Means no failure and that the …","Register <code>RD_RS_ERR</code> reader","Programming error record register 0 of BLOCK1-10.","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of block1 is …","Bits 4:6 - The value of this signal means the number of …","Bit 7 - 0: Means no failure and that the data of block2 is …","Bits 8:10 - The value of this signal means the number of …","Bit 11 - 0: Means no failure and that the block3 data is …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>RD_TIM_CONF</code> reader","Configures read timing parameters.","Field <code>READ_INIT_NUM</code> reader - Configures the initial read …","Field <code>READ_INIT_NUM</code> writer - Configures the initial read …","Field <code>THR_A</code> reader - Configures hold time for efuse read.","Field <code>THR_A</code> writer - Configures hold time for efuse read.","Field <code>TRD</code> reader - Configures pulse time for efuse read.","Field <code>TRD</code> writer - Configures pulse time for efuse read.","Field <code>TSUR_A</code> reader - Configures setup time for efuse read.","Field <code>TSUR_A</code> writer - Configures setup time for efuse read.","Register <code>RD_TIM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 0:7 - Configures hold time for efuse read.","Bits 0:7 - Configures hold time for efuse read.","Bits 8:15 - Configures pulse time for efuse read.","Bits 8:15 - Configures pulse time for efuse read.","","","Bits 16:23 - Configures setup time for efuse read.","Bits 16:23 - Configures setup time for efuse read.","","Register <code>RD_WR_DIS</code> reader","BLOCK0 data register 0.","Field <code>WR_DIS</code> reader - Disable programming of individual …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:7 - Disable programming of individual eFuses.","Field <code>BLK0_VALID_BIT_CNT</code> reader - Record the number of bit …","Field <code>OTP_CSB_SW</code> reader - The value of OTP_CSB_SW.","Field <code>OTP_LOAD_SW</code> reader - The value of OTP_LOAD_SW.","Field <code>OTP_PGENB_SW</code> reader - The value of OTP_PGENB_SW.","Field <code>OTP_STROBE_SW</code> reader - The value of OTP_STROBE_SW.","Field <code>OTP_VDDQ_C_SYNC2</code> reader - The value of …","Field <code>OTP_VDDQ_IS_SW</code> reader - The value of OTP_VDDQ_IS_SW.","Register <code>STATUS</code> reader","Field <code>STATE</code> reader - Indicates the state of the eFuse …","eFuse status register.","Bits 10:15 - Record the number of bit ‘1’ in BLOCK0.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The value of OTP_CSB_SW.","Bit 4 - The value of OTP_LOAD_SW.","Bit 8 - The value of OTP_PGENB_SW.","Bit 6 - The value of OTP_STROBE_SW.","Bit 5 - The value of OTP_VDDQ_C_SYNC2.","Bit 9 - The value of OTP_VDDQ_IS_SW.","Bits 0:3 - Indicates the state of the eFuse state machine.","","","","Register <code>WR_TIM_CONF0</code> reader","Field <code>THP_A</code> reader - Configures hold time for efuse …","Field <code>THP_A</code> writer - Configures hold time for efuse …","Field <code>TPGM_INACTIVE</code> reader - Configures pulse time for …","Field <code>TPGM_INACTIVE</code> writer - Configures pulse time for …","Field <code>TPGM</code> reader - Configures pulse time for burning ‘1…","Field <code>TPGM</code> writer - Configures pulse time for burning ‘1…","Register <code>WR_TIM_CONF0</code> writer","Configurarion register 0 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Configures hold time for efuse program.","Bits 0:7 - Configures hold time for efuse program.","Bits 16:31 - Configures pulse time for burning ‘1’ bit.","Bits 16:31 - Configures pulse time for burning ‘1’ bit.","Bits 8:15 - Configures pulse time for burning ‘0’ bit.","Bits 8:15 - Configures pulse time for burning ‘0’ bit.","","","","Field <code>PWR_ON_NUM</code> reader - Configures the power up time for …","Field <code>PWR_ON_NUM</code> writer - Configures the power up time for …","Register <code>WR_TIM_CONF1</code> reader","Field <code>TSUP_A</code> reader - Configures setup time for efuse …","Field <code>TSUP_A</code> writer - Configures setup time for efuse …","Register <code>WR_TIM_CONF1</code> writer","Configurarion register 1 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23 - Configures the power up time for VDDQ.","Bits 8:23 - Configures the power up time for VDDQ.","","","Bits 0:7 - Configures setup time for efuse program.","Bits 0:7 - Configures setup time for efuse program.","","Field <code>PWR_OFF_NUM</code> reader - Configures the power outage …","Field <code>PWR_OFF_NUM</code> writer - Configures the power outage …","Register <code>WR_TIM_CONF2</code> reader","Register <code>WR_TIM_CONF2</code> writer","Configurarion register 2 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Configures the power outage time for VDDQ.","Bits 0:15 - Configures the power outage time for VDDQ.","","","","CACHE_ACS_CNT_CLR (w) register accessor: This description …","CACHE_CONF_MISC (rw) register accessor: This description …","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON (rw) register accessor: …","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE (rw) register …","CACHE_ILG_INT_CLR (w) register accessor: This description …","CACHE_ILG_INT_ENA (rw) register accessor: This description …","CACHE_ILG_INT_ST (r) register accessor: This description …","CACHE_MMU_FAULT_CONTENT (r) register accessor: This …","CACHE_MMU_FAULT_VADDR (r) register accessor: This …","CACHE_MMU_OWNER (rw) register accessor: This description …","CACHE_MMU_POWER_CTRL (rw) register accessor: This …","CACHE_PRELOAD_INT_CTRL (rw) register accessor: This …","CACHE_REQUEST (rw) register accessor: This description …","CACHE_STATE (r) register accessor: This description will …","CACHE_SYNC_INT_CTRL (rw) register accessor: This …","CACHE_WRAP_AROUND_CTRL (rw) register accessor: This …","CLOCK_GATE (rw) register accessor: This description will …","CORE0_ACS_CACHE_INT_CLR (w) register accessor: This …","CORE0_ACS_CACHE_INT_ENA (rw) register accessor: This …","CORE0_ACS_CACHE_INT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_VADDR (r) register accessor: This …","CORE0_IBUS_REJECT_ST (r) register accessor: This …","CORE0_IBUS_REJECT_VADDR (r) register accessor: This …","DBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","DBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","IBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","IBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","ICACHE_ATOMIC_OPERATE_ENA (rw) register accessor: This …","ICACHE_CTRL (rw) register accessor: This description will …","ICACHE_CTRL1 (rw) register accessor: This description will …","ICACHE_FREEZE (rw) register accessor: This description …","ICACHE_SYNC_ADDR (rw) register accessor: This description …","ICACHE_SYNC_CTRL (rw) register accessor: This description …","ICACHE_SYNC_SIZE (rw) register accessor: This description …","ICACHE_TAG_POWER_CTRL (rw) register accessor: This …","REG_DATE (rw) register accessor: This description will be …","Register block","","","This description will be updated in the near future.","0x64 - This description will be updated in the near future.","This description will be updated in the near future.","0xc8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb4 - This description will be updated in the near future.","This description will be updated in the near future.","0x7c - This description will be updated in the near future.","This description will be updated in the near future.","0x78 - This description will be updated in the near future.","This description will be updated in the near future.","0x80 - This description will be updated in the near future.","This description will be updated in the near future.","0xa0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa4 - This description will be updated in the near future.","This description will be updated in the near future.","0xc4 - This description will be updated in the near future.","This description will be updated in the near future.","0xac - This description will be updated in the near future.","This description will be updated in the near future.","0xbc - This description will be updated in the near future.","This description will be updated in the near future.","0xd4 - This description will be updated in the near future.","This description will be updated in the near future.","0xb0 - This description will be updated in the near future.","This description will be updated in the near future.","0xc0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa8 - This description will be updated in the near future.","This description will be updated in the near future.","0x100 - This description will be updated in the near …","This description will be updated in the near future.","0x88 - This description will be updated in the near future.","This description will be updated in the near future.","0x84 - This description will be updated in the near future.","This description will be updated in the near future.","0x8c - This description will be updated in the near future.","This description will be updated in the near future.","0x90 - This description will be updated in the near future.","This description will be updated in the near future.","0x94 - This description will be updated in the near future.","This description will be updated in the near future.","0x98 - This description will be updated in the near future.","This description will be updated in the near future.","0x9c - This description will be updated in the near future.","This description will be updated in the near future.","0x60 - This description will be updated in the near future.","This description will be updated in the near future.","0x5c - This description will be updated in the near future.","Returns the argument unchanged.","This description will be updated in the near future.","0x58 - This description will be updated in the near future.","This description will be updated in the near future.","0x54 - This description will be updated in the near future.","This description will be updated in the near future.","0xd0 - This description will be updated in the near future.","This description will be updated in the near future.","0x00 - This description will be updated in the near future.","This description will be updated in the near future.","0x04 - This description will be updated in the near future.","This description will be updated in the near future.","0xcc - This description will be updated in the near future.","This description will be updated in the near future.","0x2c - This description will be updated in the near future.","This description will be updated in the near future.","0x28 - This description will be updated in the near future.","This description will be updated in the near future.","0x30 - This description will be updated in the near future.","This description will be updated in the near future.","0x08 - This description will be updated in the near future.","Calls <code>U::from(self)</code>.","This description will be updated in the near future.","0x3fc - This description will be updated in the near …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Field <code>IBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Register <code>CACHE_ACS_CNT_CLR</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to clear dbus counter.","Returns the argument unchanged.","Bit 0 - The bit is used to clear ibus counter.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> reader - The …","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> writer - The …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> reader - The bit …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> writer - The bit …","Field <code>CACHE_MMU_PAGE_SIZE</code> reader - This bit is used to …","Field <code>CACHE_MMU_PAGE_SIZE</code> writer - This bit is used to …","Field <code>CACHE_TRACE_ENA</code> reader - The bit is used to enable …","Field <code>CACHE_TRACE_ENA</code> writer - The bit is used to enable …","Register <code>CACHE_CONF_MISC</code> reader","Register <code>CACHE_CONF_MISC</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable checking mmu entry …","Bit 0 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bits 3:4 - This bit is used to choose mmu page size. …","Bits 3:4 - This bit is used to choose mmu page size. …","Bit 2 - The bit is used to enable cache trace function.","Bit 2 - The bit is used to enable cache trace function.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> reader - The bit is used to …","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> writer - The bit is used to …","Field <code>CLK_FORCE_ON_CRYPT</code> reader - The bit is used to close …","Field <code>CLK_FORCE_ON_CRYPT</code> writer - The bit is used to close …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> reader - The bit is used …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> writer - The bit is used …","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> reader","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to close clock gating of automatic …","Bit 1 - The bit is used to close clock gating of automatic …","Bit 2 - The bit is used to close clock gating of external …","Bit 2 - The bit is used to close clock gating of external …","Bit 0 - The bit is used to close clock gating of manual …","Bit 0 - The bit is used to close clock gating of manual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> reader","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> writer - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> writer - Reserved.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 1 - Reserved.","Bit 1 - Reserved.","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_CLR</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to clear interrupt by dbus counter …","Returns the argument unchanged.","Bit 7 - The bit is used to clear interrupt by ibus counter …","Bit 1 - The bit is used to clear interrupt by preload …","Bit 0 - The bit is used to clear interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to clear interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_ENA</code> reader","Register <code>CACHE_ILG_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to enable interrupt by dbus …","Bit 8 - The bit is used to enable interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 0 - The bit is used to enable interrupt by sync …","Bit 0 - The bit is used to enable interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to enable interrupt by mmu entry …","Bit 5 - The bit is used to enable interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS_ACS_FLASH_MISS_CNT_OVF_ST</code> reader - The bit is …","Field <code>IBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_ST</code> reader - The bit is used …","Field <code>ICACHE_SYNC_OP_FAULT_ST</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_ST</code> reader - The bit is used to …","Register <code>CACHE_ILG_INT_ST</code> reader","","","Bit 9 - The bit is used to indicate interrupt by dbus …","Bit 10 - The bit is used to indicate interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to indicate interrupt by ibus …","Bit 8 - The bit is used to indicate interrupt by ibus …","Bit 1 - The bit is used to indicate interrupt by preload …","Bit 0 - The bit is used to indicate interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to indicate interrupt by mmu entry …","","","","Field <code>CACHE_MMU_FAULT_CODE</code> reader - The right-most 3 bits …","Field <code>CACHE_MMU_FAULT_CONTENT</code> reader - The bits are used …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_CONTENT</code> reader","","","Bits 10:13 - The right-most 3 bits are used to indicate …","Bits 0:7 - The bits are used to indicate the content of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_FAULT_VADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_OWNER</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CACHE_MMU_OWNER</code> writer - The bits are used to …","Register <code>CACHE_MMU_OWNER</code> reader","Register <code>CACHE_MMU_OWNER</code> writer","Writes raw bits to the register.","","","Bits 0:3 - The bits are used to specify the owner of …","Bits 0:3 - The bits are used to specify the owner of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_POWER_CTRL</code> reader","Register <code>CACHE_MMU_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable clock gating to save …","Bit 0 - The bit is used to enable clock gating to save …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_PRELOAD_INT_CTRL</code> reader","Register <code>CACHE_PRELOAD_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>BYPASS</code> reader - The bit is used to disable request …","Field <code>BYPASS</code> writer - The bit is used to disable request …","This description will be updated in the near future.","Register <code>CACHE_REQUEST</code> reader","Register <code>CACHE_REQUEST</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable request recording which …","Bit 0 - The bit is used to disable request recording which …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_STATE</code> reader - The bit is used to indicate …","Register <code>CACHE_STATE</code> reader","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to indicate whether icache …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SYNC_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_SYNC_INT_CTRL</code> reader","Register <code>CACHE_SYNC_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_FLASH_WRAP_AROUND</code> reader - The bit is used to …","Field <code>CACHE_FLASH_WRAP_AROUND</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_WRAP_AROUND_CTRL</code> reader","Register <code>CACHE_WRAP_AROUND_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable wrap around mode when …","Bit 0 - The bit is used to enable wrap around mode when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clock gate enable.","Field <code>CLK_EN</code> writer - clock gate enable.","This description will be updated in the near future.","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clock gate enable.","Bit 0 - clock gate enable.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to clear interrupt by cpu access …","Bit 4 - The bit is used to clear interrupt by …","Bit 5 - The bit is used to clear interrupt by dbus trying …","Bit 0 - The bit is used to clear interrupt by cpu access …","Bit 2 - The bit is used to clear interrupt by …","Bit 1 - The bit is used to clear interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ENA</code> reader","Register <code>CORE0_ACS_CACHE_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 4 - The bit is used to enable interrupt by …","Bit 4 - The bit is used to enable interrupt by …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 2 - The bit is used to enable interrupt by …","Bit 2 - The bit is used to enable interrupt by …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_DBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_IBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ST</code> reader","","","Bit 3 - The bit is used to indicate interrupt by cpu …","Bit 4 - The bit is used to indicate interrupt by …","Bit 5 - The bit is used to indicate interrupt by dbus …","Bit 0 - The bit is used to indicate interrupt by cpu …","Bit 2 - The bit is used to indicate interrupt by …","Bit 1 - The bit is used to indicate interrupt by ibus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_DBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_DBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_DBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_DBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_IBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_IBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_IBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_IBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_IBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_END_VADDR</code> reader","Register <code>DBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_START_VADDR</code> reader","Register <code>DBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_END_VADDR</code> reader","Register <code>IBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_START_VADDR</code> reader","Register <code>IBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader - The bit is used …","This description will be updated in the near future.","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer - The bit is used …","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate icache atomic …","Bit 0 - The bit is used to activate icache atomic …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_ENABLE</code> reader - The bit is used to activate …","Field <code>ICACHE_ENABLE</code> writer - The bit is used to activate …","Register <code>ICACHE_CTRL</code> reader","Register <code>ICACHE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SHUT_DBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_DBUS</code> writer - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> writer - The bit is used to disable …","Register <code>ICACHE_CTRL1</code> reader","Register <code>ICACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Calls <code>U::from(self)</code>.","","","","Field <code>DONE</code> reader - The bit is used to indicate icache …","Field <code>ENA</code> reader - The bit is used to enable icache freeze …","Field <code>ENA</code> writer - The bit is used to enable icache freeze …","This description will be updated in the near future.","Field <code>MODE</code> reader - The bit is used to configure freeze …","Field <code>MODE</code> writer - The bit is used to configure freeze …","Register <code>ICACHE_FREEZE</code> reader","Register <code>ICACHE_FREEZE</code> writer","Writes raw bits to the register.","","","Bit 2 - The bit is used to indicate icache freeze success","Bit 0 - The bit is used to enable icache freeze mode","Bit 0 - The bit is used to enable icache freeze mode","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to configure freeze mode, 0: …","Bit 1 - The bit is used to configure freeze mode, 0: …","","","","Field <code>ICACHE_SYNC_ADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_ADDR</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_ADDR</code> reader","Register <code>ICACHE_SYNC_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_INVALIDATE_ENA</code> reader - The bit is used to …","Field <code>ICACHE_INVALIDATE_ENA</code> writer - The bit is used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_DONE</code> reader - The bit is used to …","Register <code>ICACHE_SYNC_CTRL</code> reader","Register <code>ICACHE_SYNC_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 1 - The bit is used to indicate invalidate operation …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_SIZE</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_SIZE</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_SIZE</code> reader","Register <code>ICACHE_SYNC_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:22 - The bits are used to configure the length for …","Bits 0:22 - The bits are used to configure the length for …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>ICACHE_TAG_POWER_CTRL</code> reader","Register <code>ICACHE_TAG_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to close clock gating of icache …","Bit 0 - The bit is used to close clock gating of icache …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - version information","Field <code>DATE</code> writer - version information","Register <code>REG_DATE</code> reader","This description will be updated in the near future.","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - version information","Bits 0:27 - version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit-wise field reader","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Field reader.","Raw field type","Write field Proxy with unsafe <code>bits</code>","Write field Proxy with safe <code>bits</code>","Specifies the register bits that are not changed if you …","Register reader.","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …)","Trait implemented by readable registers to enable the <code>read</code> …","This structure provides volatile access to registers.","Raw register type","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Raw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Register writer.","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Trait implemented by writeable registers.","Specifies the register bits that are not changed if you …","Returns the underlying memory address of register.","Value of the field as raw bits.","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Returns <code>true</code> if the bit is clear (0).","Returns <code>true</code> if the bit is set (1).","Reads raw bits from register.","Reads raw bits from field.","Writes raw bits to the field","Writes raw bits to the field","","","Clears the field bit","Clears the field bit","Clears the field bit by passing one","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Mask for bits of width <code>WI</code>","Modifies the contents of the register by reading and then …","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Mask for bits of width 1","Reads the contents of a <code>Readable</code> register.","Writes the reset value to <code>Writable</code> register.","Reset value of the register.","Sets the field bit","Sets the field bit","Sets the field bit by passing zero","Toggle the field bit by passing one","Toggle the field bit by passing zero","","","","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Writes bits to a <code>Writable</code> register.","Writes 0 to a <code>Writable</code> register.","BT_SELECT (rw) register accessor: GPIO bit select register","CLOCK_GATE (rw) register accessor: GPIO clock gate register","CPUSDIO_INT (r) register accessor: GPIO CPUSDIO interrupt …","ENABLE (rw) register accessor: GPIO output enable register","ENABLE_W1TC (w) register accessor: GPIO output enable …","ENABLE_W1TS (w) register accessor: GPIO output enable set …","FUNC_IN_SEL_CFG (rw) register accessor: GPIO input …","FUNC_OUT_SEL_CFG (rw) register accessor: GPIO output …","IN (r) register accessor: GPIO input register","OUT (rw) register accessor: GPIO output register","OUT_W1TC (w) register accessor: GPIO output clear register","OUT_W1TS (w) register accessor: GPIO output set register","PCPU_INT (r) register accessor: GPIO PRO_CPU interrupt …","PCPU_NMI_INT (r) register accessor: GPIO PRO_CPU(not …","PIN (rw) register accessor: GPIO pin configuration register","REG_DATE (rw) register accessor: GPIO version register","Register block","SDIO_SELECT (rw) register accessor: GPIO sdio select …","STATUS (rw) register accessor: GPIO interrupt status …","STATUS_NEXT (r) register accessor: GPIO interrupt source …","STATUS_W1TC (w) register accessor: GPIO interrupt status …","STATUS_W1TS (w) register accessor: GPIO interrupt status …","STRAP (r) register accessor: pad strapping register","","","GPIO bit select register","0x00 - GPIO bit select register","GPIO clock gate register","0x62c - GPIO clock gate register","GPIO CPUSDIO interrupt status register","0x64 - GPIO CPUSDIO interrupt status register","GPIO output enable register","0x20 - GPIO output enable register","GPIO output enable clear register","0x28 - GPIO output enable clear register","GPIO output enable set register","0x24 - GPIO output enable set register","Returns the argument unchanged.","0x154 - GPIO input function configuration register","0x554 - GPIO output function select register","0x2e4 - GPIO input function configuration register","0x2e8 - GPIO input function configuration register","0x2ec - GPIO input function configuration register","0x2f0 - GPIO input function configuration register","0x2f4 - GPIO input function configuration register","0x2f8 - GPIO input function configuration register","0x2fc - GPIO input function configuration register","0x300 - GPIO input function configuration register","0x304 - GPIO input function configuration register","0x308 - GPIO input function configuration register","0x17c - GPIO input function configuration register","0x57c - GPIO output function select register","0x30c - GPIO input function configuration register","0x310 - GPIO input function configuration register","0x314 - GPIO input function configuration register","0x318 - GPIO input function configuration register","0x31c - GPIO input function configuration register","0x320 - GPIO input function configuration register","0x324 - GPIO input function configuration register","0x328 - GPIO input function configuration register","0x32c - GPIO input function configuration register","0x330 - GPIO input function configuration register","0x180 - GPIO input function configuration register","0x580 - GPIO output function select register","0x334 - GPIO input function configuration register","0x338 - GPIO input function configuration register","0x33c - GPIO input function configuration register","0x340 - GPIO input function configuration register","0x344 - GPIO input function configuration register","0x348 - GPIO input function configuration register","0x34c - GPIO input function configuration register","0x350 - GPIO input function configuration register","0x184 - GPIO input function configuration register","0x584 - GPIO output function select register","0x188 - GPIO input function configuration register","0x588 - GPIO output function select register","0x18c - GPIO input function configuration register","0x58c - GPIO output function select register","0x190 - GPIO input function configuration register","0x590 - GPIO output function select register","0x194 - GPIO input function configuration register","0x594 - GPIO output function select register","0x198 - GPIO input function configuration register","0x598 - GPIO output function select register","0x19c - GPIO input function configuration register","0x59c - GPIO output function select register","0x1a0 - GPIO input function configuration register","0x5a0 - GPIO output function select register","0x158 - GPIO input function configuration register","0x558 - GPIO output function select register","0x1a4 - GPIO input function configuration register","0x5a4 - GPIO output function select register","0x1a8 - GPIO input function configuration register","0x5a8 - GPIO output function select register","0x1ac - GPIO input function configuration register","0x5ac - GPIO output function select register","0x1b0 - GPIO input function configuration register","0x5b0 - GPIO output function select register","0x1b4 - GPIO input function configuration register","0x5b4 - GPIO output function select register","0x1b8 - GPIO input function configuration register","0x1bc - GPIO input function configuration register","0x1c0 - GPIO input function configuration register","0x1c4 - GPIO input function configuration register","0x1c8 - GPIO input function configuration register","0x15c - GPIO input function configuration register","0x55c - GPIO output function select register","0x1cc - GPIO input function configuration register","0x1d0 - GPIO input function configuration register","0x1d4 - GPIO input function configuration register","0x1d8 - GPIO input function configuration register","0x1dc - GPIO input function configuration register","0x1e0 - GPIO input function configuration register","0x1e4 - GPIO input function configuration register","0x1e8 - GPIO input function configuration register","0x1ec - GPIO input function configuration register","0x1f0 - GPIO input function configuration register","0x160 - GPIO input function configuration register","0x560 - GPIO output function select register","0x1f4 - GPIO input function configuration register","0x1f8 - GPIO input function configuration register","0x1fc - GPIO input function configuration register","0x200 - GPIO input function configuration register","0x204 - GPIO input function configuration register","0x208 - GPIO input function configuration register","0x20c - GPIO input function configuration register","0x210 - GPIO input function configuration register","0x214 - GPIO input function configuration register","0x218 - GPIO input function configuration register","0x164 - GPIO input function configuration register","0x564 - GPIO output function select register","0x21c - GPIO input function configuration register","0x220 - GPIO input function configuration register","0x224 - GPIO input function configuration register","0x228 - GPIO input function configuration register","0x22c - GPIO input function configuration register","0x230 - GPIO input function configuration register","0x234 - GPIO input function configuration register","0x238 - GPIO input function configuration register","0x23c - GPIO input function configuration register","0x240 - GPIO input function configuration register","0x168 - GPIO input function configuration register","0x568 - GPIO output function select register","0x244 - GPIO input function configuration register","0x248 - GPIO input function configuration register","0x24c - GPIO input function configuration register","0x250 - GPIO input function configuration register","0x254 - GPIO input function configuration register","0x258 - GPIO input function configuration register","0x25c - GPIO input function configuration register","0x260 - GPIO input function configuration register","0x264 - GPIO input function configuration register","0x268 - GPIO input function configuration register","0x16c - GPIO input function configuration register","0x56c - GPIO output function select register","0x26c - GPIO input function configuration register","0x270 - GPIO input function configuration register","0x274 - GPIO input function configuration register","0x278 - GPIO input function configuration register","0x27c - GPIO input function configuration register","0x280 - GPIO input function configuration register","0x284 - GPIO input function configuration register","0x288 - GPIO input function configuration register","0x28c - GPIO input function configuration register","0x290 - GPIO input function configuration register","0x170 - GPIO input function configuration register","0x570 - GPIO output function select register","0x294 - GPIO input function configuration register","0x298 - GPIO input function configuration register","0x29c - GPIO input function configuration register","0x2a0 - GPIO input function configuration register","0x2a4 - GPIO input function configuration register","0x2a8 - GPIO input function configuration register","0x2ac - GPIO input function configuration register","0x2b0 - GPIO input function configuration register","0x2b4 - GPIO input function configuration register","0x2b8 - GPIO input function configuration register","0x174 - GPIO input function configuration register","0x574 - GPIO output function select register","0x2bc - GPIO input function configuration register","0x2c0 - GPIO input function configuration register","0x2c4 - GPIO input function configuration register","0x2c8 - GPIO input function configuration register","0x2cc - GPIO input function configuration register","0x2d0 - GPIO input function configuration register","0x2d4 - GPIO input function configuration register","0x2d8 - GPIO input function configuration register","0x2dc - GPIO input function configuration register","0x2e0 - GPIO input function configuration register","0x178 - GPIO input function configuration register","0x578 - GPIO output function select register","GPIO input function configuration register","0x154..0x354 - GPIO input function configuration register","Iterator for array of: 0x154..0x354 - GPIO input function …","GPIO output function select register","0x554..0x5b8 - GPIO output function select register","Iterator for array of: 0x554..0x5b8 - GPIO output function …","GPIO input register","0x3c - GPIO input register","Calls <code>U::from(self)</code>.","GPIO output register","0x04 - GPIO output register","GPIO output clear register","0x0c - GPIO output clear register","GPIO output set register","0x08 - GPIO output set register","GPIO PRO_CPU interrupt status register","0x5c - GPIO PRO_CPU interrupt status register","GPIO PRO_CPU(not shielded) interrupt status register","0x60 - GPIO PRO_CPU(not shielded) interrupt status register","GPIO pin configuration register","0x74..0xd8 - GPIO pin configuration register","Iterator for array of: 0x74..0xd8 - GPIO pin configuration …","GPIO version register","0x6fc - GPIO version register","GPIO sdio select register","0x1c - GPIO sdio select register","GPIO interrupt status register","0x44 - GPIO interrupt status register","GPIO interrupt source register","0x14c - GPIO interrupt source register","GPIO interrupt status clear register","0x4c - GPIO interrupt status clear register","GPIO interrupt status set register","0x48 - GPIO interrupt status set register","pad strapping register","0x38 - pad strapping register","","","","GPIO bit select register","Field <code>BT_SEL</code> reader - GPIO bit select register","Field <code>BT_SEL</code> writer - GPIO bit select register","Register <code>BT_SELECT</code> reader","Register <code>BT_SELECT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO bit select register","Bits 0:31 - GPIO bit select register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - set this bit to enable GPIO clock …","Field <code>CLK_EN</code> writer - set this bit to enable GPIO clock …","GPIO clock gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - set this bit to enable GPIO clock gate","Bit 0 - set this bit to enable GPIO clock gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO CPUSDIO interrupt status register","Register <code>CPUSDIO_INT</code> reader","Field <code>SDIO_INT</code> reader - GPIO CPUSDIO interrupt status …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO CPUSDIO interrupt status register for …","","","","Field <code>DATA</code> reader - GPIO output enable register for …","Field <code>DATA</code> writer - GPIO output enable register for …","GPIO output enable register","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable register for GPIO0-24","Bits 0:24 - GPIO output enable register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable clear register","Field <code>ENABLE_W1TC</code> writer - GPIO output enable clear …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable clear register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable set register","Field <code>ENABLE_W1TS</code> writer - GPIO output enable set register …","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable set register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO input function configuration register","Field <code>IN_INV_SEL</code> reader - set this bit to invert input …","Field <code>IN_INV_SEL</code> writer - set this bit to invert input …","Field <code>IN_SEL</code> reader - set this value: s=0-53: connect GPIO…","Field <code>IN_SEL</code> writer - set this value: s=0-53: connect GPIO…","Register <code>FUNC%s_IN_SEL_CFG</code> reader","Field <code>SEL</code> reader - set this bit to bypass GPIO. 1:do not …","Field <code>SEL</code> writer - set this bit to bypass GPIO. 1:do not …","Register <code>FUNC%s_IN_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5 - set this bit to invert input signal. 1:invert. …","Bit 5 - set this bit to invert input signal. 1:invert. …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Calls <code>U::from(self)</code>.","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","","","","GPIO output function select register","Field <code>INV_SEL</code> reader - set this bit to invert output …","Field <code>INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_INV_SEL</code> reader - set this bit to invert output …","Field <code>OEN_INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_SEL</code> reader - set this bit to select output …","Field <code>OEN_SEL</code> writer - set this bit to select output …","Field <code>OUT_SEL</code> reader - The value of the bits: 0&lt;=s&lt;=256. …","Field <code>OUT_SEL</code> writer - The value of the bits: 0&lt;=s&lt;=256. …","Register <code>FUNC%s_OUT_SEL_CFG</code> reader","Register <code>FUNC%s_OUT_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - set this bit to invert output …","Bit 8 - set this bit to invert output …","Bit 10 - set this bit to invert output enable …","Bit 10 - set this bit to invert output enable …","Bit 9 - set this bit to select output enable signal.1:use …","Bit 9 - set this bit to select output enable signal.1:use …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","","","","Field <code>DATA_NEXT</code> reader - GPIO input register for GPIO0-24","GPIO input register","Register <code>IN</code> reader","","","Bits 0:24 - GPIO input register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_ORIG</code> reader - GPIO output register for GPIO0-24","Field <code>DATA_ORIG</code> writer - GPIO output register for GPIO0-24","GPIO output register","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output register for GPIO0-24","Bits 0:24 - GPIO output register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output clear register","Field <code>OUT_W1TC</code> writer - GPIO output clear register for …","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO output clear register for GPIO0-24","","","","GPIO output set register","Field <code>OUT_W1TS</code> writer - GPIO output set register for …","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO output set register for GPIO0-24","","","","GPIO PRO_CPU interrupt status register","Field <code>PROCPU_INT</code> reader - GPIO PRO_CPU interrupt status …","Register <code>PCPU_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO PRO_CPU interrupt status register for …","","","","GPIO PRO_CPU(not shielded) interrupt status register","Field <code>PROCPU_NMI_INT</code> reader - GPIO PRO_CPU(not shielded) …","Register <code>PCPU_NMI_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO PRO_CPU(not shielded) interrupt status …","","","","Field <code>CONFIG</code> reader - reserved","Field <code>CONFIG</code> writer - reserved","Field <code>INT_ENA</code> reader - set bit 13 to enable CPU interrupt. …","Field <code>INT_ENA</code> writer - set bit 13 to enable CPU interrupt. …","Field <code>INT_TYPE</code> reader - set this value to choose interrupt …","Field <code>INT_TYPE</code> writer - set this value to choose interrupt …","Field <code>PAD_DRIVER</code> reader - set this bit to select pad …","Field <code>PAD_DRIVER</code> writer - set this bit to select pad …","GPIO pin configuration register","Register <code>PIN%s</code> reader","Field <code>SYNC1_BYPASS</code> reader - set GPIO input_sync1 signal …","Field <code>SYNC1_BYPASS</code> writer - set GPIO input_sync1 signal …","Field <code>SYNC2_BYPASS</code> reader - set GPIO input_sync2 signal …","Field <code>SYNC2_BYPASS</code> writer - set GPIO input_sync2 signal …","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - set this bit to enable GPIO …","Field <code>WAKEUP_ENABLE</code> writer - set this bit to enable GPIO …","Writes raw bits to the register.","","","Bits 11:12 - reserved","Bits 11:12 - reserved","Returns the argument unchanged.","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 7:9 - set this value to choose interrupt mode. …","Bits 7:9 - set this value to choose interrupt mode. …","Calls <code>U::from(self)</code>.","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","","","","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Register <code>REG_DATE</code> reader","Field <code>REG_DATE</code> reader - version register","GPIO version register","Field <code>REG_DATE</code> writer - version register","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - version register","Bits 0:27 - version register","","","","Register <code>SDIO_SELECT</code> reader","GPIO sdio select register","Field <code>SDIO_SEL</code> reader - GPIO sdio select register","Field <code>SDIO_SEL</code> writer - GPIO sdio select register","Register <code>SDIO_SELECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO sdio select register","Bits 0:7 - GPIO sdio select register","","","","Field <code>INTERRUPT</code> reader - GPIO interrupt status register …","Field <code>INTERRUPT</code> writer - GPIO interrupt status register …","Register <code>STATUS</code> reader","GPIO interrupt status register","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:24 - GPIO interrupt status register for GPIO0-24","Bits 0:24 - GPIO interrupt status register for GPIO0-24","Calls <code>U::from(self)</code>.","","","","Register <code>STATUS_NEXT</code> reader","Field <code>STATUS_INTERRUPT_NEXT</code> reader - GPIO interrupt source …","GPIO interrupt source register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO interrupt source register for GPIO0-24","","","","GPIO interrupt status clear register","Field <code>STATUS_W1TC</code> writer - GPIO interrupt status clear …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO interrupt status clear register for …","","","","GPIO interrupt status set register","Field <code>STATUS_W1TS</code> writer - GPIO interrupt status set …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO interrupt status set register for GPIO0-24","","","","Register <code>STRAP</code> reader","Field <code>STRAPPING</code> reader - pad strapping register","pad strapping register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - pad strapping register","","","","CLK_CONF (rw) register accessor: I2C CLK configuration …","COMD (rw) register accessor: I2C command register %s","CTR (rw) register accessor: Transmission setting","DATA (rw) register accessor: Rx FIFO read data.","DATE (rw) register accessor: Version register","FIFO_CONF (rw) register accessor: FIFO configuration …","FIFO_ST (r) register accessor: FIFO status register.","FILTER_CFG (rw) register accessor: SCL and SDA filter …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_STATUS (r) register accessor: Status of captured I2C …","RXFIFO_START_ADDR (r) register accessor: I2C RXFIFO base …","Register block","SCL_HIGH_PERIOD (rw) register accessor: Configures the …","SCL_LOW_PERIOD (rw) register accessor: Configures the low …","SCL_MAIN_ST_TIME_OUT (rw) register accessor: SCL main …","SCL_RSTART_SETUP (rw) register accessor: Configures the …","SCL_SP_CONF (rw) register accessor: Power configuration …","SCL_START_HOLD (rw) register accessor: Configures the …","SCL_STOP_HOLD (rw) register accessor: Configures the delay …","SCL_STOP_SETUP (rw) register accessor: Configures the …","SCL_ST_TIME_OUT (rw) register accessor: SCL status time …","SDA_HOLD (rw) register accessor: Configures the hold time …","SDA_SAMPLE (rw) register accessor: Configures the sample …","SR (r) register accessor: Describe I2C work status.","TO (rw) register accessor: Setting time out control for …","TXFIFO_START_ADDR (r) register accessor: I2C TXFIFO base …","","","I2C CLK configuration register","0x54 - I2C CLK configuration register","I2C command register %s","0x58..0x78 - I2C command register %s","Iterator for array of: 0x58..0x78 - I2C command register %s","Transmission setting","0x04 - Transmission setting","Rx FIFO read data.","0x1c - Rx FIFO read data.","Version register","0xf8 - Version register","FIFO configuration register.","0x18 - FIFO configuration register.","FIFO status register.","0x14 - FIFO status register.","SCL and SDA filter configuration register","0x50 - SCL and SDA filter configuration register","Returns the argument unchanged.","Interrupt clear bits","0x24 - Interrupt clear bits","Interrupt enable bits","0x28 - Interrupt enable bits","Raw interrupt status","0x20 - Raw interrupt status","Status of captured I2C communication events","0x2c - Status of captured I2C communication events","Calls <code>U::from(self)</code>.","I2C RXFIFO base address register","0x180 - I2C RXFIFO base address register","Configures the high level width of SCL","0x38 - Configures the high level width of SCL","Configures the low level width of the SCL Clock","0x00 - Configures the low level width of the SCL Clock","SCL main status time out register","0x7c - SCL main status time out register","Configures the delay between the positive edge of SCL and …","0x44 - Configures the delay between the positive edge of …","Power configuration register","0x80 - Power configuration register","SCL status time out register","0x78 - SCL status time out register","Configures the delay between the SDA and SCL negative edge …","0x40 - Configures the delay between the SDA and SCL …","Configures the delay after the SCL clock edge for a stop …","0x48 - Configures the delay after the SCL clock edge for a …","Configures the delay between the SDA and SCL positive edge …","0x4c - Configures the delay between the SDA and SCL …","Configures the hold time after a negative SCL edge.","0x30 - Configures the hold time after a negative SCL edge.","Configures the sample time after a positive SCL edge.","0x34 - Configures the sample time after a positive SCL …","Describe I2C work status.","0x08 - Describe I2C work status.","Setting time out control for receiving data.","0x0c - Setting time out control for receiving data.","","","I2C TXFIFO base address register","0x100 - I2C TXFIFO base address register","","I2C CLK configuration register","Register <code>CLK_CONF</code> reader","Field <code>SCLK_ACTIVE</code> reader - The clock switch for i2c module","Field <code>SCLK_ACTIVE</code> writer - The clock switch for i2c module","Field <code>SCLK_DIV_A</code> reader - the numerator of the fractional …","Field <code>SCLK_DIV_A</code> writer - the numerator of the fractional …","Field <code>SCLK_DIV_B</code> reader - the denominator of the …","Field <code>SCLK_DIV_B</code> writer - the denominator of the …","Field <code>SCLK_DIV_NUM</code> reader - the integral part of the …","Field <code>SCLK_DIV_NUM</code> writer - the integral part of the …","Field <code>SCLK_SEL</code> reader - The clock selection for i2c …","Field <code>SCLK_SEL</code> writer - The clock selection for i2c …","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - The clock switch for i2c module","Bit 21 - The clock switch for i2c module","Bits 8:13 - the numerator of the fractional part of the …","Bits 8:13 - the numerator of the fractional part of the …","Bits 14:19 - the denominator of the fractional part of the …","Bits 14:19 - the denominator of the fractional part of the …","Bits 0:7 - the integral part of the fractional divisor for …","Bits 0:7 - the integral part of the fractional divisor for …","Bit 20 - The clock selection for i2c …","Bit 20 - The clock selection for i2c …","","","","I2C command register %s","Field <code>COMMAND_DONE</code> reader - When command 0 is done in I2C …","Field <code>COMMAND_DONE</code> writer - When command 0 is done in I2C …","Field <code>COMMAND</code> reader - This is the content of command 0. …","Field <code>COMMAND</code> writer - This is the content of command 0. …","Register <code>COMD%s</code> reader","Register <code>COMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - This is the content of command 0. It consists …","Bits 0:13 - This is the content of command 0. It consists …","Bit 31 - When command 0 is done in I2C Master mode, this …","Bit 31 - When command 0 is done in I2C Master mode, this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARBITRATION_EN</code> reader - This is the enable bit for …","Field <code>ARBITRATION_EN</code> writer - This is the enable bit for …","Field <code>CLK_EN</code> reader - Reserved","Field <code>CLK_EN</code> writer - Reserved","Field <code>CONF_UPGATE</code> writer - synchronization bit","Transmission setting","Field <code>FSM_RST</code> writer - This register is used to reset the …","Field <code>MS_MODE</code> reader - Set this bit to configure the …","Field <code>MS_MODE</code> writer - Set this bit to configure the …","Register <code>CTR</code> reader","Field <code>RX_FULL_ACK_LEVEL</code> reader - This register is used to …","Field <code>RX_FULL_ACK_LEVEL</code> writer - This register is used to …","Field <code>RX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>RX_LSB_FIRST</code> writer - This bit is used to control …","Field <code>SAMPLE_SCL_LEVEL</code> reader - This register is used to …","Field <code>SAMPLE_SCL_LEVEL</code> writer - This register is used to …","Field <code>SCL_FORCE_OUT</code> reader - 0: direct output, 1: open …","Field <code>SCL_FORCE_OUT</code> writer - 0: direct output, 1: open …","Field <code>SDA_FORCE_OUT</code> reader - 0: direct output, 1: open …","Field <code>SDA_FORCE_OUT</code> writer - 0: direct output, 1: open …","Field <code>SLV_TX_AUTO_START_EN</code> reader - This is the enable bit …","Field <code>SLV_TX_AUTO_START_EN</code> writer - This is the enable bit …","Field <code>TRANS_START</code> writer - Set this bit to start sending …","Field <code>TX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>TX_LSB_FIRST</code> writer - This bit is used to control …","Register <code>CTR</code> writer","Bit 9 - This is the enable bit for arbitration_lost.","Bit 9 - This is the enable bit for arbitration_lost.","Writes raw bits to the register.","","","Bit 8 - Reserved","Bit 8 - Reserved","Bit 11 - synchronization bit","Returns the argument unchanged.","Bit 10 - This register is used to reset the scl FMS.","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit to configure the module as an I2C …","Bit 4 - Set this bit to configure the module as an I2C …","Bit 3 - This register is used to configure the ACK value …","Bit 3 - This register is used to configure the ACK value …","Bit 7 - This bit is used to control the storage mode for …","Bit 7 - This bit is used to control the storage mode for …","Bit 2 - This register is used to select the sample mode. …","Bit 2 - This register is used to select the sample mode. …","Bit 1 - 0: direct output, 1: open drain output.","Bit 1 - 0: direct output, 1: open drain output.","Bit 0 - 0: direct output, 1: open drain output.","Bit 0 - 0: direct output, 1: open drain output.","Bit 12 - This is the enable bit for slave to send data …","Bit 12 - This is the enable bit for slave to send data …","Bit 5 - Set this bit to start sending the data in txfifo.","","","Bit 6 - This bit is used to control the sending mode for …","Bit 6 - This bit is used to control the sending mode for …","","Rx FIFO read data.","Field <code>FIFO_RDATA</code> reader - The value of rx FIFO read data.","Field <code>FIFO_RDATA</code> writer - The value of rx FIFO read data.","Register <code>DATA</code> reader","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Bits 0:7 - The value of rx FIFO read data.","Bits 0:7 - The value of rx FIFO read data.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This is the the version register.","Version register","Field <code>DATE</code> writer - This is the the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the the version register.","Bits 0:31 - This is the the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO configuration register.","Field <code>FIFO_PRT_EN</code> reader - The control enable bit of FIFO …","Field <code>FIFO_PRT_EN</code> writer - The control enable bit of FIFO …","Field <code>NONFIFO_EN</code> reader - Set this bit to enable APB …","Field <code>NONFIFO_EN</code> writer - Set this bit to enable APB …","Register <code>FIFO_CONF</code> reader","Field <code>RXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>RXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>RX_FIFO_RST</code> reader - Set this bit to reset rx-fifo.","Field <code>RX_FIFO_RST</code> writer - Set this bit to reset rx-fifo.","Field <code>TXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>TXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>TX_FIFO_RST</code> reader - Set this bit to reset tx-fifo.","Field <code>TX_FIFO_RST</code> writer - Set this bit to reset tx-fifo.","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 14 - The control enable bit of FIFO pointer in …","Bit 14 - The control enable bit of FIFO pointer in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to enable APB nonfifo access.","Bit 10 - Set this bit to enable APB nonfifo access.","Bit 12 - Set this bit to reset rx-fifo.","Bit 12 - Set this bit to reset rx-fifo.","Bits 0:3 - The water mark threshold of rx FIFO in nonfifo …","Bits 0:3 - The water mark threshold of rx FIFO in nonfifo …","","","Bit 13 - Set this bit to reset tx-fifo.","Bit 13 - Set this bit to reset tx-fifo.","Bits 5:8 - The water mark threshold of tx FIFO in nonfifo …","Bits 5:8 - The water mark threshold of tx FIFO in nonfifo …","","FIFO status register.","Register <code>FIFO_ST</code> reader","Field <code>RXFIFO_RADDR</code> reader - This is the offset address of …","Field <code>RXFIFO_WADDR</code> reader - This is the offset address of …","Field <code>TXFIFO_RADDR</code> reader - This is the offset address of …","Field <code>TXFIFO_WADDR</code> reader - This is the offset address of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the offset address of the APB reading …","Bits 5:8 - This is the offset address of i2c module …","","","Bits 10:13 - This is the offset address of i2c module …","Bits 15:18 - This is the offset address of APB bus writing …","","SCL and SDA filter configuration register","Register <code>FILTER_CFG</code> reader","Field <code>SCL_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SCL_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SCL_FILTER_THRES</code> reader - When a pulse on the SCL …","Field <code>SCL_FILTER_THRES</code> writer - When a pulse on the SCL …","Field <code>SDA_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SDA_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SDA_FILTER_THRES</code> reader - When a pulse on the SDA …","Field <code>SDA_FILTER_THRES</code> writer - When a pulse on the SDA …","Register <code>FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - This is the filter enable bit for SCL.","Bit 8 - This is the filter enable bit for SCL.","Bits 0:3 - When a pulse on the SCL input has smaller width …","Bits 0:3 - When a pulse on the SCL input has smaller width …","Bit 9 - This is the filter enable bit for SDA.","Bit 9 - This is the filter enable bit for SDA.","Bits 4:7 - When a pulse on the SDA input has smaller width …","Bits 4:7 - When a pulse on the SDA input has smaller width …","","","","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - Set this bit to …","Field <code>BYTE_TRANS_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>DET_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>END_DETECT_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>MST_TXFIFO_UDF_INT_CLR</code> writer - Set this bit to …","Field <code>NACK_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_UDF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Field <code>SCL_MAIN_ST_TO_INT_CLR</code> writer - Set this bit to …","Field <code>SCL_ST_TO_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIME_OUT_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - Set this bit to …","Field <code>TRANS_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Bit 5 - Set this bit to clear the I2C_ARBITRATION_LOST_INT …","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the I2C_END_DETECT_INT …","Bit 15 - Set this bit to clear I2C_DET_START_INT interrupt.","Bit 3 - Set this bit to clear the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to clear I2C_TRANS_COMPLETE_INT …","Bit 10 - Set this bit to clear I2C_SLAVE_STRETCH_INT …","Bit 2 - Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.","Bit 12 - Set this bit to clear I2C_RXFIFO_UDF_INT …","Bit 0 - Set this bit to clear I2C_RXFIFO_WM_INT interrupt.","Bit 14 - Set this bit to clear I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - Set this bit to clear I2C_SCL_ST_TO_INT interrupt.","Bit 8 - Set this bit to clear the I2C_TIME_OUT_INT …","Bit 7 - Set this bit to clear the I2C_TRANS_COMPLETE_INT …","Bit 9 - Set this bit to clear the I2C_TRANS_START_INT …","","","Bit 11 - Set this bit to clear I2C_TXFIFO_OVF_INT …","Bit 1 - Set this bit to clear I2C_TXFIFO_WM_INT interrupt.","","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - The interrupt …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - The interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> reader - The interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> writer - The interrupt …","Field <code>DET_START_INT_ENA</code> reader - The interrupt enable bit …","Field <code>DET_START_INT_ENA</code> writer - The interrupt enable bit …","Field <code>END_DETECT_INT_ENA</code> reader - The interrupt enable bit …","Field <code>END_DETECT_INT_ENA</code> writer - The interrupt enable bit …","Interrupt enable bits","Field <code>MST_TXFIFO_UDF_INT_ENA</code> reader - The interrupt enable …","Field <code>MST_TXFIFO_UDF_INT_ENA</code> writer - The interrupt enable …","Field <code>NACK_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>NACK_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA</code> reader","Field <code>RXFIFO_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RXFIFO_UDF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_UDF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RXFIFO_WM_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_WM_INT_ENA</code> writer - The interrupt enable bit …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> reader - The interrupt enable …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> writer - The interrupt enable …","Field <code>SCL_ST_TO_INT_ENA</code> reader - The interrupt enable bit …","Field <code>SCL_ST_TO_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIME_OUT_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIME_OUT_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - The interrupt enable …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - The interrupt enable …","Field <code>TRANS_START_INT_ENA</code> reader - The interrupt enable …","Field <code>TRANS_START_INT_ENA</code> writer - The interrupt enable …","Field <code>TXFIFO_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TXFIFO_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TXFIFO_WM_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TXFIFO_WM_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Writes raw bits to the register.","","","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for I2C_DET_START_INT …","Bit 15 - The interrupt enable bit for I2C_DET_START_INT …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The interrupt enable bit for …","Bit 6 - The interrupt enable bit for …","Bit 10 - The interrupt enable bit for …","Bit 10 - The interrupt enable bit for …","Bit 2 - The interrupt enable bit for I2C_RXFIFO_OVF_INT …","Bit 2 - The interrupt enable bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The interrupt enable bit for I2C_RXFIFO_UDF_INT …","Bit 12 - The interrupt enable bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The interrupt enable bit for I2C_RXFIFO_WM_INT …","Bit 0 - The interrupt enable bit for I2C_RXFIFO_WM_INT …","Bit 14 - The interrupt enable bit for …","Bit 14 - The interrupt enable bit for …","Bit 13 - The interrupt enable bit for I2C_SCL_ST_TO_INT …","Bit 13 - The interrupt enable bit for I2C_SCL_ST_TO_INT …","Bit 8 - The interrupt enable bit for the I2C_TIME_OUT_INT …","Bit 8 - The interrupt enable bit for the I2C_TIME_OUT_INT …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","","","Bit 11 - The interrupt enable bit for I2C_TXFIFO_OVF_INT …","Bit 11 - The interrupt enable bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The interrupt enable bit for I2C_TXFIFO_WM_INT …","Bit 1 - The interrupt enable bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - The raw interrupt …","Field <code>BYTE_TRANS_DONE_INT_RAW</code> reader - The raw interrupt …","Field <code>DET_START_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>END_DETECT_INT_RAW</code> reader - The raw interrupt bit …","Raw interrupt status","Field <code>MST_TXFIFO_UDF_INT_RAW</code> reader - The raw interrupt …","Field <code>NACK_INT_RAW</code> reader - The raw interrupt bit for …","Register <code>INT_RAW</code> reader","Field <code>RXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_UDF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>SCL_MAIN_ST_TO_INT_RAW</code> reader - The raw interrupt …","Field <code>SCL_ST_TO_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>TIME_OUT_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - The raw interrupt …","Field <code>TRANS_START_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Bit 5 - The raw interrupt bit for the …","","","Bit 4 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 15 - The raw interrupt bit for I2C_DET_START_INT …","Bit 3 - The raw interrupt bit for the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The raw interrupt bit for I2C_TRANS_COMPLETE_INT …","Bit 10 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 2 - The raw interrupt bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The raw interrupt bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The raw interrupt bit for I2C_RXFIFO_WM_INT …","Bit 14 - The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - The raw interrupt bit for I2C_SCL_ST_TO_INT …","Bit 8 - The raw interrupt bit for the I2C_TIME_OUT_INT …","Bit 7 - The raw interrupt bit for the …","Bit 9 - The raw interrupt bit for the I2C_TRANS_START_INT …","","","Bit 11 - The raw interrupt bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The raw interrupt bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_ST</code> reader - The masked …","Field <code>BYTE_TRANS_DONE_INT_ST</code> reader - The masked interrupt …","Field <code>DET_START_INT_ST</code> reader - The masked interrupt …","Field <code>END_DETECT_INT_ST</code> reader - The masked interrupt …","Status of captured I2C communication events","Field <code>MST_TXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>NACK_INT_ST</code> reader - The masked interrupt status bit …","Register <code>INT_STATUS</code> reader","Field <code>RXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_MAIN_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>TIME_OUT_INT_ST</code> reader - The masked interrupt status …","Field <code>TRANS_COMPLETE_INT_ST</code> reader - The masked interrupt …","Field <code>TRANS_START_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Bit 5 - The masked interrupt status bit for the …","","","Bit 4 - The masked interrupt status bit for the …","Bit 15 - The masked interrupt status bit for …","Bit 3 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The masked interrupt status bit for …","Bit 10 - The masked interrupt status bit for …","Bit 2 - The masked interrupt status bit for …","Bit 12 - The masked interrupt status bit for …","Bit 0 - The masked interrupt status bit for …","Bit 14 - The masked interrupt status bit for …","Bit 13 - The masked interrupt status bit for …","Bit 8 - The masked interrupt status bit for the …","Bit 7 - The masked interrupt status bit for the …","Bit 9 - The masked interrupt status bit for the …","","","Bit 11 - The masked interrupt status bit for …","Bit 1 - The masked interrupt status bit for …","","Register <code>RXFIFO_START_ADDR</code> reader","Field <code>RXFIFO_START_ADDR</code> reader - This is the I2C rxfifo …","I2C RXFIFO base address register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This is the I2C rxfifo first address.","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - This register is used to …","Configures the high level width of SCL","Field <code>SCL_HIGH_PERIOD</code> writer - This register is used to …","Field <code>SCL_WAIT_HIGH_PERIOD</code> reader - This register is used …","Field <code>SCL_WAIT_HIGH_PERIOD</code> writer - This register is used …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","Bits 9:15 - This register is used to configure for the …","Bits 9:15 - This register is used to configure for the …","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - This register is used to …","Configures the low level width of the SCL Clock","Field <code>SCL_LOW_PERIOD</code> writer - This register is used to …","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","","","","Register <code>SCL_MAIN_ST_TIME_OUT</code> reader","SCL main status time out register","Field <code>SCL_MAIN_ST_TO_I2C</code> reader - The threshold value of …","Field <code>SCL_MAIN_ST_TO_I2C</code> writer - The threshold value of …","Register <code>SCL_MAIN_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - The threshold value of SCL_MAIN_FSM state …","Bits 0:4 - The threshold value of SCL_MAIN_FSM state …","","","","Register <code>SCL_RSTART_SETUP</code> reader","Configures the delay between the positive edge of SCL and …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_RSTART_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SCL_SP_CONF</code> reader","Field <code>SCL_PD_EN</code> reader - The power down enable bit for the …","Field <code>SCL_PD_EN</code> writer - The power down enable bit for the …","Field <code>SCL_RST_SLV_EN</code> reader - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_EN</code> writer - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_NUM</code> reader - Configure the pulses of SCL …","Field <code>SCL_RST_SLV_NUM</code> writer - Configure the pulses of SCL …","Power configuration register","Field <code>SDA_PD_EN</code> reader - The power down enable bit for the …","Field <code>SDA_PD_EN</code> writer - The power down enable bit for the …","Register <code>SCL_SP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bit 7 - The power down enable bit for the I2C output SDA …","Bit 7 - The power down enable bit for the I2C output SDA …","","","","Register <code>SCL_ST_TIME_OUT</code> reader","SCL status time out register","Field <code>SCL_ST_TO_I2C</code> reader - The threshold value of …","Field <code>SCL_ST_TO_I2C</code> writer - The threshold value of …","Register <code>SCL_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - The threshold value of SCL_FSM state unchanged …","Bits 0:4 - The threshold value of SCL_FSM state unchanged …","","","","Register <code>SCL_START_HOLD</code> reader","Configures the delay between the SDA and SCL negative edge …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_START_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SCL_STOP_HOLD</code> reader","Configures the delay after the SCL clock edge for a stop …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the delay …","Bits 0:8 - This register is used to configure the delay …","","","","Register <code>SCL_STOP_SETUP</code> reader","Configures the delay between the SDA and SCL positive edge …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SDA_HOLD</code> reader","Configures the hold time after a negative SCL edge.","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time to …","Bits 0:8 - This register is used to configure the time to …","","","","Register <code>SDA_SAMPLE</code> reader","Configures the sample time after a positive SCL edge.","Field <code>TIME</code> reader - This register is used to configure for …","Field <code>TIME</code> writer - This register is used to configure for …","Register <code>SDA_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","","","","Field <code>ARB_LOST</code> reader - When the I2C controller loses …","Field <code>BUS_BUSY</code> reader - 1: the I2C bus is busy …","Register <code>SR</code> reader","Field <code>RESP_REC</code> reader - The received ACK value in master …","Field <code>RXFIFO_CNT</code> reader - This field represents the amount …","Field <code>SCL_MAIN_STATE_LAST</code> reader - This field indicates …","Field <code>SCL_STATE_LAST</code> reader - This field indicates the …","Describe I2C work status.","Field <code>TXFIFO_CNT</code> reader - This field stores the amount of …","Bit 3 - When the I2C controller loses control of SCL line, …","","","Bit 4 - 1: the I2C bus is busy transferring data, 0: the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The received ACK value in master mode or slave …","Bits 8:12 - This field represents the amount of data …","Bits 24:26 - This field indicates the states of the I2C …","Bits 28:30 - This field indicates the states of the state …","","","Bits 18:22 - This field stores the amount of received data …","","Register <code>TO</code> reader","Field <code>TIME_OUT_EN</code> reader - This is the enable bit for time …","Field <code>TIME_OUT_EN</code> writer - This is the enable bit for time …","Field <code>TIME_OUT_VALUE</code> reader - This register is used to …","Field <code>TIME_OUT_VALUE</code> writer - This register is used to …","Setting time out control for receiving data.","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - This is the enable bit for time out control.","Bit 5 - This is the enable bit for time out control.","Bits 0:4 - This register is used to configure the timeout …","Bits 0:4 - This register is used to configure the timeout …","","","","Register <code>TXFIFO_START_ADDR</code> reader","Field <code>TXFIFO_START_ADDR</code> reader - This is the I2C txfifo …","I2C TXFIFO base address register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:31 - This is the I2C txfifo first address.","","APB_ADC_INT_MAP (rw) register accessor: register …","APB_CTRL_INTR_MAP (rw) register accessor: register …","ASSIST_DEBUG_INTR_MAP (rw) register accessor: register …","BLE_SEC_INT_MAP (rw) register accessor: register …","BLE_TIMER_INT_MAP (rw) register accessor: register …","BT_BB_INT_MAP (rw) register accessor: register description","BT_BB_NMI_MAP (rw) register accessor: register description","BT_MAC_INT_MAP (rw) register accessor: register description","CACHE_CORE0_ACS_INT_MAP (rw) register accessor: register …","CACHE_IA_INT_MAP (rw) register accessor: register …","CLOCK_GATE (rw) register accessor: register description","COEX_INT_MAP (rw) register accessor: register description","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP (rw) register …","CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: register …","CPU_INT_CLEAR (rw) register accessor: register description","CPU_INT_EIP_STATUS (r) register accessor: register …","CPU_INT_ENABLE (rw) register accessor: register description","CPU_INT_PRI_0 (rw) register accessor: register description","CPU_INT_PRI_1 (rw) register accessor: register description","CPU_INT_PRI_10 (rw) register accessor: register description","CPU_INT_PRI_11 (rw) register accessor: register description","CPU_INT_PRI_12 (rw) register accessor: register description","CPU_INT_PRI_13 (rw) register accessor: register description","CPU_INT_PRI_14 (rw) register accessor: register description","CPU_INT_PRI_15 (rw) register accessor: register description","CPU_INT_PRI_16 (rw) register accessor: register description","CPU_INT_PRI_17 (rw) register accessor: register description","CPU_INT_PRI_18 (rw) register accessor: register description","CPU_INT_PRI_19 (rw) register accessor: register description","CPU_INT_PRI_2 (rw) register accessor: register description","CPU_INT_PRI_20 (rw) register accessor: register description","CPU_INT_PRI_21 (rw) register accessor: register description","CPU_INT_PRI_22 (rw) register accessor: register description","CPU_INT_PRI_23 (rw) register accessor: register description","CPU_INT_PRI_24 (rw) register accessor: register description","CPU_INT_PRI_25 (rw) register accessor: register description","CPU_INT_PRI_26 (rw) register accessor: register description","CPU_INT_PRI_27 (rw) register accessor: register description","CPU_INT_PRI_28 (rw) register accessor: register description","CPU_INT_PRI_29 (rw) register accessor: register description","CPU_INT_PRI_3 (rw) register accessor: register description","CPU_INT_PRI_30 (rw) register accessor: register description","CPU_INT_PRI_31 (rw) register accessor: register description","CPU_INT_PRI_4 (rw) register accessor: register description","CPU_INT_PRI_5 (rw) register accessor: register description","CPU_INT_PRI_6 (rw) register accessor: register description","CPU_INT_PRI_7 (rw) register accessor: register description","CPU_INT_PRI_8 (rw) register accessor: register description","CPU_INT_PRI_9 (rw) register accessor: register description","CPU_INT_THRESH (rw) register accessor: register description","CPU_INT_TYPE (rw) register accessor: register description","DMA_CH0_INT_MAP (rw) register accessor: register …","ECC_INT_MAP (rw) register accessor: register description","EFUSE_INT_MAP (rw) register accessor: register description","GPIO_INTERRUPT_PRO_MAP (rw) register accessor: register …","GPIO_INTERRUPT_PRO_NMI_MAP (rw) register accessor: …","I2C_EXT0_INTR_MAP (rw) register accessor: register …","I2C_MST_INT_MAP (rw) register accessor: register …","ICACHE_PRELOAD_INT_MAP (rw) register accessor: register …","ICACHE_SYNC_INT_MAP (rw) register accessor: register …","INTERRUPT_REG_DATE (rw) register accessor: register …","INTR_STATUS_REG_0 (r) register accessor: register …","INTR_STATUS_REG_1 (r) register accessor: register …","LEDC_INT_MAP (rw) register accessor: register description","LP_TIMER_INT_MAP (rw) register accessor: register …","MAC_INTR_MAP (rw) register accessor: register description","RTC_CORE_INTR_MAP (rw) register accessor: register …","Register block","SHA_INT_MAP (rw) register accessor: register description","SPI_INTR_1_MAP (rw) register accessor: register description","SPI_INTR_2_MAP (rw) register accessor: register description","SPI_MEM_REJECT_INTR_MAP (rw) register accessor: register …","SYSTIMER_TARGET0_INT_MAP (rw) register accessor: register …","SYSTIMER_TARGET1_INT_MAP (rw) register accessor: register …","SYSTIMER_TARGET2_INT_MAP (rw) register accessor: register …","TG_T0_INT_MAP (rw) register accessor: register description","TG_WDT_INT_MAP (rw) register accessor: register description","UART1_INTR_MAP (rw) register accessor: register description","UART_INTR_MAP (rw) register accessor: register description","WIFI_BB_INT_MAP (rw) register accessor: register …","WIFI_MAC_NMI_MAP (rw) register accessor: register …","WIFI_PWR_INT_MAP (rw) register accessor: register …","register description","0x80 - register description","register description","0x30 - register description","register description","0xa0 - register description","register description","0x28 - register description","register description","0x24 - register description","","","register description","0x14 - register description","register description","0x18 - register description","register description","0x10 - register description","register description","0xa8 - register description","register description","0x64 - register description","register description","0xb4 - register description","register description","0x20 - register description","register description","0xa4 - register description","register description","0xc0 - register description","register description","0xc4 - register description","register description","0xb8 - register description","register description","0xc8 - register description","register description","0xcc - register description","register description","0xf0 - register description","register description","0xf4 - register description","register description","0xf8 - register description","register description","0xfc - register description","register description","0x100 - register description","register description","0x104 - register description","register description","0x108 - register description","register description","0x10c - register description","register description","0x110 - register description","register description","0x114 - register description","register description","0xd0 - register description","register description","0x118 - register description","register description","0x11c - register description","register description","0x120 - register description","register description","0x124 - register description","register description","0x128 - register description","register description","0x12c - register description","register description","0x130 - register description","register description","0x134 - register description","register description","0x138 - register description","register description","0x13c - register description","register description","0xd4 - register description","register description","0x140 - register description","register description","0x144 - register description","register description","0xd8 - register description","register description","0xdc - register description","register description","0xe0 - register description","register description","0xe4 - register description","register description","0xe8 - register description","register description","0xec - register description","register description","0x148 - register description","register description","0xbc - register description","register description","0x90 - register description","register description","0x94 - register description","register description","0x98 - register description","register description","0x9c - register description","register description","0x84 - register description","register description","0x8c - register description","register description","0x50 - register description","Returns the argument unchanged.","register description","0x34 - register description","register description","0x38 - register description","register description","0x58 - register description","register description","0x2c - register description","register description","0x78 - register description","register description","0x7c - register description","register description","0x7fc - register description","Calls <code>U::from(self)</code>.","register description","0xac - register description","register description","0xb0 - register description","register description","0x4c - register description","register description","0x1c - register description","register description","0x00 - register description","register description","0x54 - register description","register description","0x88 - register description","register description","0x3c - register description","register description","0x40 - register description","register description","0x74 - register description","register description","0x68 - register description","register description","0x6c - register description","register description","0x70 - register description","register description","0x5c - register description","register description","0x60 - register description","","","","register description","0x48 - register description","register description","0x44 - register description","register description","0x0c - register description","register description","0x04 - register description","register description","0x08 - register description","Field <code>APB_ADC_INT_MAP</code> reader - Need add description","register description","Field <code>APB_ADC_INT_MAP</code> writer - Need add description","Register <code>APB_ADC_INT_MAP</code> reader","Register <code>APB_ADC_INT_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CTRL_INTR_MAP</code> reader - Need add description","register description","Field <code>APB_CTRL_INTR_MAP</code> writer - Need add description","Register <code>APB_CTRL_INTR_MAP</code> reader","Register <code>APB_CTRL_INTR_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ASSIST_DEBUG_INTR_MAP</code> reader - Need add description","register description","Field <code>ASSIST_DEBUG_INTR_MAP</code> writer - Need add description","Register <code>ASSIST_DEBUG_INTR_MAP</code> reader","Register <code>ASSIST_DEBUG_INTR_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLE_SEC_INT_MAP</code> reader - Need add description","register description","Field <code>BLE_SEC_INT_MAP</code> writer - Need add description","Register <code>BLE_SEC_INT_MAP</code> reader","Register <code>BLE_SEC_INT_MAP</code> writer","Writes raw bits to the register.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLE_TIMER_INT_MAP</code> reader - Need add description","register description","Field <code>BLE_TIMER_INT_MAP</code> writer - Need add description","Register <code>BLE_TIMER_INT_MAP</code> reader","Register <code>BLE_TIMER_INT_MAP</code> writer","Writes raw bits to the register.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_INT_MAP</code> reader - Need add description","register description","Field <code>BT_BB_INT_MAP</code> writer - Need add description","Register <code>BT_BB_INT_MAP</code> reader","Register <code>BT_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_NMI_MAP</code> reader - Need add description","register description","Field <code>BT_BB_NMI_MAP</code> writer - Need add description","Register <code>BT_BB_NMI_MAP</code> reader","Register <code>BT_BB_NMI_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_MAC_INT_MAP</code> reader - Need add description","register description","Field <code>BT_MAC_INT_MAP</code> writer - Need add description","Register <code>BT_MAC_INT_MAP</code> reader","Register <code>BT_MAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_CORE0_ACS_INT_MAP</code> reader - Need add description","register description","Field <code>CACHE_CORE0_ACS_INT_MAP</code> writer - Need add description","Register <code>CACHE_CORE0_ACS_INT_MAP</code> reader","Register <code>CACHE_CORE0_ACS_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_IA_INT_MAP</code> reader - Need add description","register description","Field <code>CACHE_IA_INT_MAP</code> writer - Need add description","Register <code>CACHE_IA_INT_MAP</code> reader","Register <code>CACHE_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CLOCK_GATE</code> reader","Field <code>REG_CLK_EN</code> reader - Need add description","Field <code>REG_CLK_EN</code> writer - Need add description","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","Field <code>COEX_INT_MAP</code> reader - Need add description","register description","Field <code>COEX_INT_MAP</code> writer - Need add description","Register <code>COEX_INT_MAP</code> reader","Register <code>COEX_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> reader …","register description","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> writer …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_CLEAR</code> reader - Need add description","register description","Field <code>CPU_INT_CLEAR</code> writer - Need add description","Register <code>CPU_INT_CLEAR</code> reader","Register <code>CPU_INT_CLEAR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_EIP_STATUS</code> reader - Need add description","register description","Register <code>CPU_INT_EIP_STATUS</code> reader","","","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_ENABLE</code> reader - Need add description","register description","Field <code>CPU_INT_ENABLE</code> writer - Need add description","Register <code>CPU_INT_ENABLE</code> reader","Register <code>CPU_INT_ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_0_MAP</code> reader - Need add description","Field <code>CPU_PRI_0_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_0</code> reader","Register <code>CPU_INT_PRI_0</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_1_MAP</code> reader - Need add description","Field <code>CPU_PRI_1_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_1</code> reader","Register <code>CPU_INT_PRI_1</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_10_MAP</code> reader - Need add description","Field <code>CPU_PRI_10_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_10</code> reader","Register <code>CPU_INT_PRI_10</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_11_MAP</code> reader - Need add description","Field <code>CPU_PRI_11_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_11</code> reader","Register <code>CPU_INT_PRI_11</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_12_MAP</code> reader - Need add description","Field <code>CPU_PRI_12_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_12</code> reader","Register <code>CPU_INT_PRI_12</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_13_MAP</code> reader - Need add description","Field <code>CPU_PRI_13_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_13</code> reader","Register <code>CPU_INT_PRI_13</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_14_MAP</code> reader - Need add description","Field <code>CPU_PRI_14_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_14</code> reader","Register <code>CPU_INT_PRI_14</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_15_MAP</code> reader - Need add description","Field <code>CPU_PRI_15_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_15</code> reader","Register <code>CPU_INT_PRI_15</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_16_MAP</code> reader - Need add description","Field <code>CPU_PRI_16_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_16</code> reader","Register <code>CPU_INT_PRI_16</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_17_MAP</code> reader - Need add description","Field <code>CPU_PRI_17_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_17</code> reader","Register <code>CPU_INT_PRI_17</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_18_MAP</code> reader - Need add description","Field <code>CPU_PRI_18_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_18</code> reader","Register <code>CPU_INT_PRI_18</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_19_MAP</code> reader - Need add description","Field <code>CPU_PRI_19_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_19</code> reader","Register <code>CPU_INT_PRI_19</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_2_MAP</code> reader - Need add description","Field <code>CPU_PRI_2_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_2</code> reader","Register <code>CPU_INT_PRI_2</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_20_MAP</code> reader - Need add description","Field <code>CPU_PRI_20_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_20</code> reader","Register <code>CPU_INT_PRI_20</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_21_MAP</code> reader - Need add description","Field <code>CPU_PRI_21_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_21</code> reader","Register <code>CPU_INT_PRI_21</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_22_MAP</code> reader - Need add description","Field <code>CPU_PRI_22_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_22</code> reader","Register <code>CPU_INT_PRI_22</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_23_MAP</code> reader - Need add description","Field <code>CPU_PRI_23_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_23</code> reader","Register <code>CPU_INT_PRI_23</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_24_MAP</code> reader - Need add description","Field <code>CPU_PRI_24_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_24</code> reader","Register <code>CPU_INT_PRI_24</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_25_MAP</code> reader - Need add description","Field <code>CPU_PRI_25_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_25</code> reader","Register <code>CPU_INT_PRI_25</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_26_MAP</code> reader - Need add description","Field <code>CPU_PRI_26_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_26</code> reader","Register <code>CPU_INT_PRI_26</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_27_MAP</code> reader - Need add description","Field <code>CPU_PRI_27_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_27</code> reader","Register <code>CPU_INT_PRI_27</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_28_MAP</code> reader - Need add description","Field <code>CPU_PRI_28_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_28</code> reader","Register <code>CPU_INT_PRI_28</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_29_MAP</code> reader - Need add description","Field <code>CPU_PRI_29_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_29</code> reader","Register <code>CPU_INT_PRI_29</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_3_MAP</code> reader - Need add description","Field <code>CPU_PRI_3_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_3</code> reader","Register <code>CPU_INT_PRI_3</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_30_MAP</code> reader - Need add description","Field <code>CPU_PRI_30_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_30</code> reader","Register <code>CPU_INT_PRI_30</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_31_MAP</code> reader - Need add description","Field <code>CPU_PRI_31_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_31</code> reader","Register <code>CPU_INT_PRI_31</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_4_MAP</code> reader - Need add description","Field <code>CPU_PRI_4_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_4</code> reader","Register <code>CPU_INT_PRI_4</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_5_MAP</code> reader - Need add description","Field <code>CPU_PRI_5_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_5</code> reader","Register <code>CPU_INT_PRI_5</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_6_MAP</code> reader - Need add description","Field <code>CPU_PRI_6_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_6</code> reader","Register <code>CPU_INT_PRI_6</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_7_MAP</code> reader - Need add description","Field <code>CPU_PRI_7_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_7</code> reader","Register <code>CPU_INT_PRI_7</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_8_MAP</code> reader - Need add description","Field <code>CPU_PRI_8_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_8</code> reader","Register <code>CPU_INT_PRI_8</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_9_MAP</code> reader - Need add description","Field <code>CPU_PRI_9_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_9</code> reader","Register <code>CPU_INT_PRI_9</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_THRESH</code> reader - Need add description","register description","Field <code>CPU_INT_THRESH</code> writer - Need add description","Register <code>CPU_INT_THRESH</code> reader","Register <code>CPU_INT_THRESH</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_TYPE</code> reader - Need add description","register description","Field <code>CPU_INT_TYPE</code> writer - Need add description","Register <code>CPU_INT_TYPE</code> reader","Register <code>CPU_INT_TYPE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_CH0_INT_MAP</code> reader - Need add description","register description","Field <code>DMA_CH0_INT_MAP</code> writer - Need add description","Register <code>DMA_CH0_INT_MAP</code> reader","Register <code>DMA_CH0_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ECC_INT_MAP</code> reader - Need add description","register description","Field <code>ECC_INT_MAP</code> writer - Need add description","Register <code>ECC_INT_MAP</code> reader","Register <code>ECC_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EFUSE_INT_MAP</code> reader - Need add description","register description","Field <code>EFUSE_INT_MAP</code> writer - Need add description","Register <code>EFUSE_INT_MAP</code> reader","Register <code>EFUSE_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_MAP</code> reader - Need add description","register description","Field <code>GPIO_INTERRUPT_PRO_MAP</code> writer - Need add description","Register <code>GPIO_INTERRUPT_PRO_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader - Need add …","register description","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer - Need add …","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_EXT0_INTR_MAP</code> reader - Need add description","register description","Field <code>I2C_EXT0_INTR_MAP</code> writer - Need add description","Register <code>I2C_EXT0_INTR_MAP</code> reader","Register <code>I2C_EXT0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_MST_INT_MAP</code> reader - Need add description","register description","Field <code>I2C_MST_INT_MAP</code> writer - Need add description","Register <code>I2C_MST_INT_MAP</code> reader","Register <code>I2C_MST_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOAD_INT_MAP</code> reader - Need add description","register description","Field <code>ICACHE_PRELOAD_INT_MAP</code> writer - Need add description","Register <code>ICACHE_PRELOAD_INT_MAP</code> reader","Register <code>ICACHE_PRELOAD_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_INT_MAP</code> reader - Need add description","register description","Field <code>ICACHE_SYNC_INT_MAP</code> writer - Need add description","Register <code>ICACHE_SYNC_INT_MAP</code> reader","Register <code>ICACHE_SYNC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_REG_DATE</code> reader - Need add description","register description","Field <code>INTERRUPT_REG_DATE</code> writer - Need add description","Register <code>INTERRUPT_REG_DATE</code> reader","Register <code>INTERRUPT_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - Need add description","Bits 0:27 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTR_STATUS_0</code> reader - Need add description","register description","Register <code>INTR_STATUS_REG_0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>INTR_STATUS_1</code> reader - Need add description","register description","Register <code>INTR_STATUS_REG_1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>LEDC_INT_MAP</code> reader - Need add description","register description","Field <code>LEDC_INT_MAP</code> writer - Need add description","Register <code>LEDC_INT_MAP</code> reader","Register <code>LEDC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Field <code>LP_TIMER_INT_MAP</code> reader - Need add description","register description","Field <code>LP_TIMER_INT_MAP</code> writer - Need add description","Register <code>LP_TIMER_INT_MAP</code> reader","Register <code>LP_TIMER_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","register description","Register <code>MAC_INTR_MAP</code> reader","Register <code>MAC_INTR_MAP</code> writer","Field <code>WIFI_MAC_INT_MAP</code> reader - Need add description","Field <code>WIFI_MAC_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>RTC_CORE_INTR_MAP</code> reader","Field <code>RTC_CORE_INTR_MAP</code> reader - Need add description","register description","Field <code>RTC_CORE_INTR_MAP</code> writer - Need add description","Register <code>RTC_CORE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SHA_INT_MAP</code> reader","Field <code>SHA_INT_MAP</code> reader - Need add description","register description","Field <code>SHA_INT_MAP</code> writer - Need add description","Register <code>SHA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_INTR_1_MAP</code> reader","Field <code>SPI_INTR_1_MAP</code> reader - Need add description","register description","Field <code>SPI_INTR_1_MAP</code> writer - Need add description","Register <code>SPI_INTR_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_INTR_2_MAP</code> reader","Field <code>SPI_INTR_2_MAP</code> reader - Need add description","register description","Field <code>SPI_INTR_2_MAP</code> writer - Need add description","Register <code>SPI_INTR_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_MEM_REJECT_INTR_MAP</code> reader","Field <code>SPI_MEM_REJECT_INTR_MAP</code> reader - Need add description","register description","Field <code>SPI_MEM_REJECT_INTR_MAP</code> writer - Need add description","Register <code>SPI_MEM_REJECT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET0_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET0_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET0_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET1_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET1_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET1_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET2_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET2_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET2_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET2_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>TG_T0_INT_MAP</code> reader","Field <code>TG_T0_INT_MAP</code> reader - Need add description","register description","Field <code>TG_T0_INT_MAP</code> writer - Need add description","Register <code>TG_T0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>TG_WDT_INT_MAP</code> reader","Field <code>TG_WDT_INT_MAP</code> reader - Need add description","register description","Field <code>TG_WDT_INT_MAP</code> writer - Need add description","Register <code>TG_WDT_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>UART1_INTR_MAP</code> reader","Field <code>UART1_INTR_MAP</code> reader - Need add description","register description","Field <code>UART1_INTR_MAP</code> writer - Need add description","Register <code>UART1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>UART_INTR_MAP</code> reader","Field <code>UART_INTR_MAP</code> reader - Need add description","register description","Field <code>UART_INTR_MAP</code> writer - Need add description","Register <code>UART_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_BB_INT_MAP</code> reader","Register <code>WIFI_BB_INT_MAP</code> writer","Field <code>WIFI_BB_INT_MAP</code> reader - Need add description","register description","Field <code>WIFI_BB_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_MAC_NMI_MAP</code> reader","Register <code>WIFI_MAC_NMI_MAP</code> writer","Field <code>WIFI_MAC_NMI_MAP</code> reader - Need add description","register description","Field <code>WIFI_MAC_NMI_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_PWR_INT_MAP</code> reader","Register <code>WIFI_PWR_INT_MAP</code> writer","Field <code>WIFI_PWR_INT_MAP</code> reader - Need add description","register description","Field <code>WIFI_PWR_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","DATE (rw) register accessor: IO MUX Version Control …","GPIO (rw) register accessor: IO MUX Configure Register for …","PIN_CTRL (rw) register accessor: Clock Output …","Register block","","","IO MUX Version Control Register","0xfc - IO MUX Version Control Register","Returns the argument unchanged.","IO MUX Configure Register for pad XTAL_32K_P","0x04..0x58 - IO MUX Configure Register for pad XTAL_32K_P","Iterator for array of: 0x04..0x58 - IO MUX Configure …","Calls <code>U::from(self)</code>.","Clock Output Configuration Register","0x00 - Clock Output Configuration Register","","","","IO MUX Version Control Register","Register <code>DATE</code> reader","Field <code>REG_DATE</code> reader - Version control register","Field <code>REG_DATE</code> writer - Version control register","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version control register","Bits 0:27 - Version control register","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","IO MUX Configure Register for pad XTAL_32K_P","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad in …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad in …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO%s</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO%s</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>CLK_OUT1</code> reader - If you want to output clock for …","Field <code>CLK_OUT1</code> writer - If you want to output clock for …","Field <code>CLK_OUT2</code> reader - If you want to output clock for …","Field <code>CLK_OUT2</code> writer - If you want to output clock for …","Field <code>CLK_OUT3</code> reader - If you want to output clock for …","Field <code>CLK_OUT3</code> writer - If you want to output clock for …","Clock Output Configuration Register","Register <code>PIN_CTRL</code> reader","Register <code>PIN_CTRL</code> writer","Writes raw bits to the register.","","","Bits 0:3 - If you want to output clock for I2S to …","Bits 0:3 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CH_CONF0 (rw) register accessor: Configuration register 0 …","CH_CONF1 (rw) register accessor: Configuration register 1 …","CH_DUTY (rw) register accessor: Initial duty cycle for …","CH_DUTY_R (r) register accessor: Current duty cycle for …","CH_HPOINT (rw) register accessor: High point register for …","CONF (rw) register accessor: Global ledc configuration …","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (rw) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","Register block","TIMER_CONF (rw) register accessor: Timer %s configuration","TIMER_VALUE (r) register accessor: Timer %s current …","","","0x00 - Configuration register 0 for channel 0","0x0c - Configuration register 1 for channel 0","0x08 - Initial duty cycle for channel 0","0x10 - Current duty cycle for channel 0","0x04 - High point register for channel 0","0x14 - Configuration register 0 for channel 1","0x20 - Configuration register 1 for channel 1","0x1c - Initial duty cycle for channel 1","0x24 - Current duty cycle for channel 1","0x18 - High point register for channel 1","0x28 - Configuration register 0 for channel 2","0x34 - Configuration register 1 for channel 2","0x30 - Initial duty cycle for channel 2","0x38 - Current duty cycle for channel 2","0x2c - High point register for channel 2","0x3c - Configuration register 0 for channel 3","0x48 - Configuration register 1 for channel 3","0x44 - Initial duty cycle for channel 3","0x4c - Current duty cycle for channel 3","0x40 - High point register for channel 3","0x50 - Configuration register 0 for channel 4","0x5c - Configuration register 1 for channel 4","0x58 - Initial duty cycle for channel 4","0x60 - Current duty cycle for channel 4","0x54 - High point register for channel 4","0x64 - Configuration register 0 for channel 5","0x70 - Configuration register 1 for channel 5","0x6c - Initial duty cycle for channel 5","0x74 - Current duty cycle for channel 5","0x68 - High point register for channel 5","Configuration register 0 for channel %s","0x00..0x18 - Configuration register 0 for channel %s","Iterator for array of: 0x00..0x18 - Configuration register …","Configuration register 1 for channel %s","0x0c..0x24 - Configuration register 1 for channel %s","Iterator for array of: 0x0c..0x24 - Configuration register …","Initial duty cycle for channel %s","0x08..0x20 - Initial duty cycle for channel %s","Iterator for array of: 0x08..0x20 - Initial duty cycle for …","Current duty cycle for channel %s","0x10..0x28 - Current duty cycle for channel %s","Iterator for array of: 0x10..0x28 - Current duty cycle for …","High point register for channel %s","0x04..0x1c - High point register for channel %s","Iterator for array of: 0x04..0x1c - High point register …","Global ledc configuration register","0xd0 - Global ledc configuration register","Version control register","0xfc - Version control register","Returns the argument unchanged.","Interrupt clear bits","0xcc - Interrupt clear bits","Interrupt enable bits","0xc8 - Interrupt enable bits","Raw interrupt status","0xc0 - Raw interrupt status","Masked interrupt status","0xc4 - Masked interrupt status","Calls <code>U::from(self)</code>.","0xa0 - Timer 0 configuration","0xa4 - Timer 0 current counter value","0xa8 - Timer 1 configuration","0xac - Timer 1 current counter value","0xb0 - Timer 2 configuration","0xb4 - Timer 2 current counter value","0xb8 - Timer 3 configuration","0xbc - Timer 3 current counter value","Timer %s configuration","0xa0..0xb0 - Timer %s configuration","Iterator for array of: 0xa0..0xb0 - Timer %s configuration","Timer %s current counter value","0xa4..0xb4 - Timer %s current counter value","Iterator for array of: 0xa4..0xb4 - Timer %s current …","","","","Configuration register 0 for channel %s","Field <code>IDLE_LV</code> reader - This bit is used to control the …","Field <code>IDLE_LV</code> writer - This bit is used to control the …","Field <code>OVF_CNT_EN</code> reader - This bit is used to enable the …","Field <code>OVF_CNT_EN</code> writer - This bit is used to enable the …","Field <code>OVF_CNT_RESET</code> writer - Set this bit to reset the …","Field <code>OVF_NUM</code> reader - This register is used to configure …","Field <code>OVF_NUM</code> writer - This register is used to configure …","Field <code>PARA_UP</code> writer - This bit is used to update …","Register <code>CH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - Set this bit to enable signal …","Field <code>SIG_OUT_EN</code> writer - Set this bit to enable signal …","Field <code>TIMER_SEL</code> reader - This field is used to select one …","Field <code>TIMER_SEL</code> writer - This field is used to select one …","Register <code>CH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - This bit is used to control the output value when …","Bit 3 - This bit is used to control the output value when …","Calls <code>U::from(self)</code>.","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 16 - Set this bit to reset the ovf_cnt of channel %s.","Bits 5:14 - This register is used to configure the maximum …","Bits 5:14 - This register is used to configure the maximum …","Bit 4 - This bit is used to update LEDC_HPOINT_CH%s, …","Bit 2 - Set this bit to enable signal output on channel %s.","Bit 2 - Set this bit to enable signal output on channel %s.","Bits 0:1 - This field is used to select one of timers for …","Bits 0:1 - This field is used to select one of timers for …","","","","Configuration register 1 for channel %s","Field <code>DUTY_CYCLE</code> reader - The duty will change every …","Field <code>DUTY_CYCLE</code> writer - The duty will change every …","Field <code>DUTY_INC</code> reader - This register is used to increase …","Field <code>DUTY_INC</code> writer - This register is used to increase …","Field <code>DUTY_NUM</code> reader - This register is used to control …","Field <code>DUTY_NUM</code> writer - This register is used to control …","Field <code>DUTY_SCALE</code> reader - This register is used to …","Field <code>DUTY_SCALE</code> writer - This register is used to …","Field <code>DUTY_START</code> reader - Other configured fields in …","Field <code>DUTY_START</code> writer - Other configured fields in …","Register <code>CH%s_CONF1</code> reader","Register <code>CH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - The duty will change every …","Bits 10:19 - The duty will change every …","Bit 30 - This register is used to increase or decrease the …","Bit 30 - This register is used to increase or decrease the …","Bits 20:29 - This register is used to control the number …","Bits 20:29 - This register is used to control the number …","Bits 0:9 - This register is used to configure the changing …","Bits 0:9 - This register is used to configure the changing …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Initial duty cycle for channel %s","Field <code>DUTY</code> reader - This register is used to change the …","Field <code>DUTY</code> writer - This register is used to change the …","Register <code>CH%s_DUTY</code> reader","Register <code>CH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:18 - This register is used to change the output …","Bits 0:18 - This register is used to change the output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Current duty cycle for channel %s","Field <code>DUTY_CH0_R</code> reader - This register stores the current …","Register <code>CH%s_DUTY_R</code> reader","","","Bits 0:18 - This register stores the current duty of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","High point register for channel %s","Field <code>HPOINT</code> reader - The output value changes to high …","Field <code>HPOINT</code> writer - The output value changes to high …","Register <code>CH%s_HPOINT</code> reader","Register <code>CH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:13 - The output value changes to high when the …","Bits 0:13 - The output value changes to high when the …","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CLK_SEL</code> reader - This bit is used to select …","Field <code>APB_CLK_SEL</code> writer - This bit is used to select …","Field <code>CLK_EN</code> reader - This bit is used to control clock. 1…","Field <code>CLK_EN</code> writer - This bit is used to control clock. 1…","Global ledc configuration register","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Bits 0:1 - This bit is used to select clock source for the …","Bits 0:1 - This bit is used to select clock source for the …","Writes raw bits to the register.","","","Bit 31 - This bit is used to control clock. 1’b1: Force …","Bit 31 - This bit is used to control clock. 1’b1: Force …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Version control register","Field <code>LEDC_DATE</code> reader - This is the version control …","Field <code>LEDC_DATE</code> writer - This is the version control …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This is the version control register.","Bits 0:31 - This is the version control register.","","","","Field <code>DUTY_CHNG_END_CH0_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH1_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH2_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH3_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH4_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH5_INT_CLR</code> writer - Set this bit to …","Interrupt clear bits","Field <code>OVF_CNT_CH0_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH1_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH2_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH3_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH4_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH5_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TIMER1_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER2_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER3_OVF_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the …","Bit 5 - Set this bit to clear the …","Bit 6 - Set this bit to clear the …","Bit 7 - Set this bit to clear the …","Bit 8 - Set this bit to clear the …","Bit 9 - Set this bit to clear the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to clear the LEDC_OVF_CNT_CH0_INT …","Bit 11 - Set this bit to clear the LEDC_OVF_CNT_CH1_INT …","Bit 12 - Set this bit to clear the LEDC_OVF_CNT_CH2_INT …","Bit 13 - Set this bit to clear the LEDC_OVF_CNT_CH3_INT …","Bit 14 - Set this bit to clear the LEDC_OVF_CNT_CH4_INT …","Bit 15 - Set this bit to clear the LEDC_OVF_CNT_CH5_INT …","Bit 0 - Set this bit to clear the LEDC_TIMER0_OVF_INT …","Bit 1 - Set this bit to clear the LEDC_TIMER1_OVF_INT …","Bit 2 - Set this bit to clear the LEDC_TIMER2_OVF_INT …","Bit 3 - Set this bit to clear the LEDC_TIMER3_OVF_INT …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> writer - The interrupt …","Interrupt enable bits","Field <code>OVF_CNT_CH0_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH0_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>OVF_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA</code> reader","Field <code>TIMER1_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER1_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","","","","Field <code>DUTY_CHNG_END_CH0_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH0_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH1_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH1_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH2_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH2_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH3_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH3_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH4_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH4_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH5_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH5_INT_RAW</code> writer - Interrupt raw bit …","Raw interrupt status","Field <code>OVF_CNT_CH0_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH0_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH1_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH1_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH2_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH2_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH3_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH3_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH4_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH4_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH5_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH5_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_INT_RAW</code> reader - Triggered when the timer0 has …","Field <code>OVF_INT_RAW</code> writer - Triggered when the timer0 has …","Register <code>INT_RAW</code> reader","Field <code>TIMER1_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER1_OVF_INT_RAW</code> writer - Triggered when the …","Field <code>TIMER2_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER2_OVF_INT_RAW</code> writer - Triggered when the …","Field <code>TIMER3_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER3_OVF_INT_RAW</code> writer - Triggered when the …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Bit 4 - Interrupt raw bit for channel 0. Triggered when …","Bit 4 - Interrupt raw bit for channel 0. Triggered when …","Bit 5 - Interrupt raw bit for channel 1. Triggered when …","Bit 5 - Interrupt raw bit for channel 1. Triggered when …","Bit 6 - Interrupt raw bit for channel 2. Triggered when …","Bit 6 - Interrupt raw bit for channel 2. Triggered when …","Bit 7 - Interrupt raw bit for channel 3. Triggered when …","Bit 7 - Interrupt raw bit for channel 3. Triggered when …","Bit 8 - Interrupt raw bit for channel 4. Triggered when …","Bit 8 - Interrupt raw bit for channel 4. Triggered when …","Bit 9 - Interrupt raw bit for channel 5. Triggered when …","Bit 9 - Interrupt raw bit for channel 5. Triggered when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Interrupt raw bit for channel 0. Triggered when …","Bit 10 - Interrupt raw bit for channel 0. Triggered when …","Bit 11 - Interrupt raw bit for channel 1. Triggered when …","Bit 11 - Interrupt raw bit for channel 1. Triggered when …","Bit 12 - Interrupt raw bit for channel 2. Triggered when …","Bit 12 - Interrupt raw bit for channel 2. Triggered when …","Bit 13 - Interrupt raw bit for channel 3. Triggered when …","Bit 13 - Interrupt raw bit for channel 3. Triggered when …","Bit 14 - Interrupt raw bit for channel 4. Triggered when …","Bit 14 - Interrupt raw bit for channel 4. Triggered when …","Bit 15 - Interrupt raw bit for channel 5. Triggered when …","Bit 15 - Interrupt raw bit for channel 5. Triggered when …","Bit 0 - Triggered when the timer0 has reached its maximum …","Bit 0 - Triggered when the timer0 has reached its maximum …","Bit 1 - Triggered when the timer1 has reached its maximum …","Bit 1 - Triggered when the timer1 has reached its maximum …","Bit 2 - Triggered when the timer2 has reached its maximum …","Bit 2 - Triggered when the timer2 has reached its maximum …","Bit 3 - Triggered when the timer3 has reached its maximum …","Bit 3 - Triggered when the timer3 has reached its maximum …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH1_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH2_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH3_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH4_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH5_INT_ST</code> reader - This is the masked …","Masked interrupt status","Field <code>OVF_CNT_CH0_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH1_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH2_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH3_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH4_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH5_INT_ST</code> reader - This is the masked …","Field <code>OVF_INT_ST</code> reader - This is the masked interrupt …","Register <code>INT_ST</code> reader","Field <code>TIMER1_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER2_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER3_OVF_INT_ST</code> reader - This is the masked …","","","Bit 4 - This is the masked interrupt status bit for the …","Bit 5 - This is the masked interrupt status bit for the …","Bit 6 - This is the masked interrupt status bit for the …","Bit 7 - This is the masked interrupt status bit for the …","Bit 8 - This is the masked interrupt status bit for the …","Bit 9 - This is the masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - This is the masked interrupt status bit for the …","Bit 11 - This is the masked interrupt status bit for the …","Bit 12 - This is the masked interrupt status bit for the …","Bit 13 - This is the masked interrupt status bit for the …","Bit 14 - This is the masked interrupt status bit for the …","Bit 15 - This is the masked interrupt status bit for the …","Bit 0 - This is the masked interrupt status bit for the …","Bit 1 - This is the masked interrupt status bit for the …","Bit 2 - This is the masked interrupt status bit for the …","Bit 3 - This is the masked interrupt status bit for the …","","","","Field <code>CLK_DIV</code> reader - This register is used to configure …","Field <code>CLK_DIV</code> writer - This register is used to configure …","Field <code>DUTY_RES</code> reader - This register is used to control …","Field <code>DUTY_RES</code> writer - This register is used to control …","Field <code>PARA_UP</code> writer - Set this bit to update …","Field <code>PAUSE</code> reader - This bit is used to suspend the …","Field <code>PAUSE</code> writer - This bit is used to suspend the …","Register <code>TIMER%s_CONF</code> reader","Field <code>RST</code> reader - This bit is used to reset timer %s. The …","Field <code>RST</code> writer - This bit is used to reset timer %s. The …","Field <code>TICK_SEL</code> reader - This bit is used to select clock …","Field <code>TICK_SEL</code> writer - This bit is used to select clock …","Timer %s configuration","Register <code>TIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:21 - This register is used to configure the divisor …","Bits 4:21 - This register is used to configure the divisor …","Bits 0:3 - This register is used to control the range of …","Bits 0:3 - This register is used to control the range of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - Set this bit to update LEDC_CLK_DIV_TIMER%s and …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 24 - This bit is used to select clock for timer %s. …","Bit 24 - This bit is used to select clock for timer %s. …","","","","Field <code>CNT</code> reader - This register stores the current …","Register <code>TIMER%s_VALUE</code> reader","Timer %s current counter value","","","Bits 0:13 - This register stores the current counter value …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BLE_TIMER_CLK_CONF (rw) register accessor: ","CLK_CONF (rw) register accessor: ","COEX_LP_CLK_CONF (rw) register accessor: ","DATE (rw) register accessor: ","ETM_CLK_CONF (rw) register accessor: ","MODEM_LP_TIMER_CONF (rw) register accessor: ","Register block","","0x0c - ","","","","0x00 - ","","0x08 - ","","0x0c - ","","0x10 - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x04 - ","","","","Field <code>BLETIMER_CLK_IS_ACTIVE</code> reader - .","Field <code>BLETIMER_CLK_IS_ACTIVE</code> writer - .","Field <code>BLETIMER_USE_XTAL</code> reader - .","Field <code>BLETIMER_USE_XTAL</code> writer - .","You can <code>read</code> this register and get <code>ble_timer_clk_conf::R</code>.  …","Register <code>BLE_TIMER_CLK_CONF</code> reader","Register <code>BLE_TIMER_CLK_CONF</code> writer","Writes raw bits to the register.","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>clk_conf::R</code>.  You can …","Field <code>CLK_EN</code> reader - .","Field <code>CLK_EN</code> writer - .","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 0 - .","Bit 0 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COEX_LPCLK_DIV_NUM</code> reader - .","Field <code>COEX_LPCLK_DIV_NUM</code> writer - .","Field <code>COEX_LPCLK_SEL_8M</code> reader - .","Field <code>COEX_LPCLK_SEL_8M</code> writer - .","Field <code>COEX_LPCLK_SEL_RTC_SLOW</code> reader - .","Field <code>COEX_LPCLK_SEL_RTC_SLOW</code> writer - .","Field <code>COEX_LPCLK_SEL_XTAL32K</code> reader - .","Field <code>COEX_LPCLK_SEL_XTAL32K</code> writer - .","Field <code>COEX_LPCLK_SEL_XTAL</code> reader - .","Field <code>COEX_LPCLK_SEL_XTAL</code> writer - .","You can <code>read</code> this register and get <code>coex_lp_clk_conf::R</code>.  …","Register <code>COEX_LP_CLK_CONF</code> reader","Register <code>COEX_LP_CLK_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:11 - .","Bits 4:11 - .","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Bit 2 - .","Bit 2 - .","Bit 3 - .","Bit 3 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - .","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - .","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - .","Bits 0:27 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ETM_CLK_ACTIVE</code> reader - .","Field <code>ETM_CLK_ACTIVE</code> writer - .","You can <code>read</code> this register and get <code>etm_clk_conf::R</code>.  You …","Field <code>ETM_CLK_SEL</code> reader - .","Field <code>ETM_CLK_SEL</code> writer - .","Register <code>ETM_CLK_CONF</code> reader","Register <code>ETM_CLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LP_TIMER_CLK_DIV_NUM</code> reader - .","Field <code>LP_TIMER_CLK_DIV_NUM</code> writer - .","Field <code>LP_TIMER_SEL_8M</code> reader - .","Field <code>LP_TIMER_SEL_8M</code> writer - .","Field <code>LP_TIMER_SEL_RTC_SLOW</code> reader - .","Field <code>LP_TIMER_SEL_RTC_SLOW</code> writer - .","Field <code>LP_TIMER_SEL_XTAL32K</code> reader - .","Field <code>LP_TIMER_SEL_XTAL32K</code> writer - .","Field <code>LP_TIMER_SEL_XTAL</code> reader - .","Field <code>LP_TIMER_SEL_XTAL</code> writer - .","You can <code>read</code> this register and get <code>modem_lp_timer_conf::R</code>. …","Register <code>MODEM_LP_TIMER_CONF</code> reader","Register <code>MODEM_LP_TIMER_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:11 - .","Bits 4:11 - .","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Bit 2 - .","Bit 2 - .","Bit 3 - .","Bit 3 - .","","","","DATA (r) register accessor: Random number data","Register block","","","Random number data","0xb0 - Random number data","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Random number data","Register <code>DATA</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ANA_CONF (rw) register accessor: register description","BIAS_CONF (rw) register accessor: register description","BROWN_OUT (rw) register accessor: register description","CLK_CONF (rw) register accessor: register description","CNTL_DATE (rw) register accessor: register description","CNTL_DBG_MAP (rw) register accessor: register description","CNTL_DBG_SAR_SEL (rw) register accessor: register …","CNTL_DBG_SEL (rw) register accessor: register description","CNTL_GPIO_WAKEUP (rw) register accessor: register …","CNTL_RETENTION_CTRL (rw) register accessor: register …","CNTL_SENSOR_CTRL (rw) register accessor: register …","CPU_PERIOD_CONF (rw) register accessor: register …","DIAG0 (rw) register accessor: register description","DIG_ISO (rw) register accessor: register description","DIG_PAD_HOLD (rw) register accessor: register description","DIG_PWC (rw) register accessor: register description","EXT_WAKEUP_CONF (rw) register accessor: register …","EXT_XTL_CONF (rw) register accessor: register description","FIB_SEL (rw) register accessor: register description","INT_CLR_RTC (rw) register accessor: register description","INT_ENA_RTC (rw) register accessor: register description","INT_ENA_RTC_W1TC (rw) register accessor: register …","INT_ENA_RTC_W1TS (rw) register accessor: register …","INT_RAW_RTC (rw) register accessor: register description","INT_ST_RTC (rw) register accessor: register description","LOW_POWER_ST (rw) register accessor: register description","OPTION1 (rw) register accessor: register description","OPTIONS0 (rw) register accessor: register description","PAD_HOLD (rw) register accessor: register description","PWC (rw) register accessor: register description","RESET_STATE (rw) register accessor: register description","RTC_CNTL (rw) register accessor: register description","Register block","SLOW_CLK_CONF (rw) register accessor: register description","SLP_REJECT_CAUSE (rw) register accessor: register …","SLP_REJECT_CONF (rw) register accessor: register …","SLP_TIMER0 (rw) register accessor: register description","SLP_TIMER1 (rw) register accessor: register description","SLP_WAKEUP_CAUSE (rw) register accessor: register …","STATE0 (rw) register accessor: register description","STORE0 (rw) register accessor: register description","STORE1 (rw) register accessor: register description","STORE2 (rw) register accessor: register description","STORE3 (rw) register accessor: register description","STORE4 (rw) register accessor: register description","STORE5 (rw) register accessor: register description","STORE6 (rw) register accessor: register description","STORE7 (rw) register accessor: register description","SWD_CONF (rw) register accessor: register description","SWD_WPROTECT (rw) register accessor: register description","SW_CPU_STALL (rw) register accessor: register description","TIMER1 (rw) register accessor: register description","TIMER2 (rw) register accessor: register description","TIMER4 (rw) register accessor: register description","TIMER5 (rw) register accessor: register description","TIME_HIGH0 (rw) register accessor: register description","TIME_HIGH1 (rw) register accessor: register description","TIME_LOW0 (rw) register accessor: register description","TIME_LOW1 (rw) register accessor: register description","TIME_UPDATE (rw) register accessor: register description","ULP_CP_TIMER_1 (rw) register accessor: register description","USB_CONF (rw) register accessor: register description","WAKEUP_STATE (rw) register accessor: register description","WDTCONFIG0 (rw) register accessor: register description","WDTCONFIG1 (rw) register accessor: register description","WDTCONFIG2 (rw) register accessor: register description","WDTCONFIG3 (rw) register accessor: register description","WDTCONFIG4 (rw) register accessor: register description","WDTFEED (rw) register accessor: register description","WDTWPROTECT (rw) register accessor: register description","register description","0x2c - register description","register description","0x70 - register description","","","register description","0xcc - register description","register description","0x68 - register description","register description","0x1fc - register description","register description","0x104 - register description","register description","0x10c - register description","register description","0x100 - register description","register description","0xfc - register description","register description","0xf4 - register description","register description","0x108 - register description","register description","0x64 - register description","register description","0xc0 - register description","register description","0x80 - register description","register description","0xc8 - register description","register description","0x7c - register description","register description","0x5c - register description","register description","0x58 - register description","register description","0xf8 - register description","Returns the argument unchanged.","register description","0x44 - register description","register description","0x38 - register description","register description","0xf0 - register description","register description","0xec - register description","register description","0x3c - register description","register description","0x40 - register description","Calls <code>U::from(self)</code>.","register description","0xbc - register description","register description","0xe0 - register description","register description","0x00 - register description","register description","0xc4 - register description","register description","0x78 - register description","register description","0x30 - register description","register description","0x74 - register description","register description","0x6c - register description","register description","0xdc - register description","register description","0x60 - register description","register description","0x04 - register description","register description","0x08 - register description","register description","0xe4 - register description","register description","0x18 - register description","register description","0x48 - register description","register description","0x4c - register description","register description","0x50 - register description","register description","0x54 - register description","register description","0xac - register description","register description","0xb0 - register description","register description","0xb4 - register description","register description","0xb8 - register description","register description","0xa8 - register description","register description","0xa0 - register description","register description","0xa4 - register description","register description","0x14 - register description","register description","0xd4 - register description","register description","0x10 - register description","register description","0xd0 - register description","register description","0x0c - register description","register description","0x1c - register description","register description","0x20 - register description","register description","0x24 - register description","register description","0x28 - register description","","","","register description","0xe8 - register description","register description","0xd8 - register description","register description","0x34 - register description","register description","0x84 - register description","register description","0x88 - register description","register description","0x8c - register description","register description","0x90 - register description","register description","0x94 - register description","register description","0x98 - register description","register description","0x9c - register description","register description","Field <code>BBPLL_CAL_SLP_START</code> reader - start BBPLL calibration …","Field <code>BBPLL_CAL_SLP_START</code> writer - start BBPLL calibration …","Field <code>CKGEN_I2C_PU</code> reader - 1: CKGEN_I2C power up","Field <code>CKGEN_I2C_PU</code> writer - 1: CKGEN_I2C power up","Field <code>I2C_RESET_POR_FORCE_PD</code> reader - Need add desc","Field <code>I2C_RESET_POR_FORCE_PD</code> writer - Need add desc","Field <code>I2C_RESET_POR_FORCE_PU</code> reader - Need add desc","Field <code>I2C_RESET_POR_FORCE_PU</code> writer - Need add desc","Field <code>PLLA_FORCE_PD</code> reader - PLLA force power down","Field <code>PLLA_FORCE_PD</code> writer - PLLA force power down","Field <code>PLLA_FORCE_PU</code> reader - PLLA force power up","Field <code>PLLA_FORCE_PU</code> writer - PLLA force power up","Field <code>PLL_I2C_PU</code> reader - Need add desc","Field <code>PLL_I2C_PU</code> writer - Need add desc","Register <code>ANA_CONF</code> reader","Field <code>RFRX_PBUS_PU</code> reader - 1: RFRX_PBUS power up","Field <code>RFRX_PBUS_PU</code> writer - 1: RFRX_PBUS power up","Field <code>SAR_I2C_PU</code> reader - PLLA force power up","Field <code>SAR_I2C_PU</code> writer - PLLA force power up","Field <code>TXRF_I2C_PU</code> reader - 1: TXRF_I2C power up","Field <code>TXRF_I2C_PU</code> writer - 1: TXRF_I2C power up","Register <code>ANA_CONF</code> writer","Bit 25 - start BBPLL calibration during sleep","Bit 25 - start BBPLL calibration during sleep","Writes raw bits to the register.","","","Bit 30 - 1: CKGEN_I2C power up","Bit 30 - 1: CKGEN_I2C power up","Returns the argument unchanged.","Bit 18 - Need add desc","Bit 18 - Need add desc","Bit 19 - Need add desc","Bit 19 - Need add desc","Calls <code>U::from(self)</code>.","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 23 - PLLA force power down","Bit 23 - PLLA force power down","Bit 24 - PLLA force power up","Bit 24 - PLLA force power up","Bit 28 - 1: RFRX_PBUS power up","Bit 28 - 1: RFRX_PBUS power up","Bit 22 - PLLA force power up","Bit 22 - PLLA force power up","","","Bit 27 - 1: TXRF_I2C power up","Bit 27 - 1: TXRF_I2C power up","","Field <code>BIAS_BUF_DEEP_SLP</code> reader - Need add desc","Field <code>BIAS_BUF_DEEP_SLP</code> writer - Need add desc","Field <code>BIAS_BUF_IDLE</code> reader - Need add desc","Field <code>BIAS_BUF_IDLE</code> writer - Need add desc","Field <code>BIAS_BUF_MONITOR</code> reader - Need add desc","Field <code>BIAS_BUF_MONITOR</code> writer - Need add desc","Field <code>BIAS_BUF_WAKE</code> reader - Need add desc","Field <code>BIAS_BUF_WAKE</code> writer - Need add desc","register description","Field <code>BIAS_SLEEP_DEEP_SLP</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_DEEP_SLP</code> writer - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> writer - bias_sleep when rtc in …","Field <code>DBG_ATTEN_ACTIVE</code> reader - Need add desc","Field <code>DBG_ATTEN_ACTIVE</code> writer - Need add desc","Field <code>DBG_ATTEN_DEEP_SLP</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> writer - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> writer - DBG_ATTEN when rtc in …","Field <code>DG_VDD_DRV_B_SLP_EN</code> reader - Need add desc","Field <code>DG_VDD_DRV_B_SLP_EN</code> writer - Need add desc","Field <code>DG_VDD_DRV_B_SLP</code> reader - Need add desc","Field <code>DG_VDD_DRV_B_SLP</code> writer - Need add desc","Field <code>PD_CUR_DEEP_SLP</code> reader - xpd cur when rtc in …","Field <code>PD_CUR_DEEP_SLP</code> writer - xpd cur when rtc in …","Field <code>PD_CUR_MONITOR</code> reader - xpd cur when rtc in monitor …","Field <code>PD_CUR_MONITOR</code> writer - xpd cur when rtc in monitor …","Register <code>BIAS_CONF</code> reader","Register <code>BIAS_CONF</code> writer","Bit 12 - Need add desc","Bit 12 - Need add desc","Bit 10 - Need add desc","Bit 10 - Need add desc","Bit 13 - Need add desc","Bit 13 - Need add desc","Bit 11 - Need add desc","Bit 11 - Need add desc","Bit 16 - bias_sleep when rtc in sleep_state","Bit 16 - bias_sleep when rtc in sleep_state","Bit 17 - bias_sleep when rtc in monitor state","Bit 17 - bias_sleep when rtc in monitor state","Writes raw bits to the register.","","","Bits 26:29 - Need add desc","Bits 26:29 - Need add desc","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 22:25 - DBG_ATTEN when rtc in active state","Bits 22:25 - DBG_ATTEN when rtc in active state","Bits 0:7 - Need add desc","Bits 0:7 - Need add desc","Bit 8 - Need add desc","Bit 8 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - xpd cur when rtc in sleep_state","Bit 14 - xpd cur when rtc in sleep_state","Bit 15 - xpd cur when rtc in monitor state","Bit 15 - xpd cur when rtc in monitor state","","","","Field <code>BROWN_OUT_ANA_RST_EN</code> reader - Need add desc","Field <code>BROWN_OUT_ANA_RST_EN</code> writer - Need add desc","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> reader - enable close …","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> writer - enable close …","Field <code>BROWN_OUT_CNT_CLR</code> reader - clear brown out counter","Field <code>BROWN_OUT_CNT_CLR</code> writer - clear brown out counter","Field <code>BROWN_OUT_ENA</code> reader - enable brown out","Field <code>BROWN_OUT_ENA</code> writer - enable brown out","Field <code>BROWN_OUT_INT_WAIT</code> reader - brown out interrupt wait …","Field <code>BROWN_OUT_INT_WAIT</code> writer - brown out interrupt wait …","Field <code>BROWN_OUT_PD_RF_ENA</code> reader - enable power down RF …","Field <code>BROWN_OUT_PD_RF_ENA</code> writer - enable power down RF …","Field <code>BROWN_OUT_RST_ENA</code> reader - enable brown out reset","Field <code>BROWN_OUT_RST_ENA</code> writer - enable brown out reset","Field <code>BROWN_OUT_RST_SEL</code> reader - 1: 4-pos reset","Field <code>BROWN_OUT_RST_SEL</code> writer - 1: 4-pos reset","Field <code>BROWN_OUT_RST_WAIT</code> reader - brown out reset wait …","Field <code>BROWN_OUT_RST_WAIT</code> writer - brown out reset wait …","register description","Field <code>DET</code> reader - Need add desc","Field <code>DET</code> writer - Need add desc","Register <code>BROWN_OUT</code> reader","Register <code>BROWN_OUT</code> writer","Writes raw bits to the register.","","","Bit 28 - Need add desc","Bit 28 - Need add desc","Bit 14 - enable close flash when brown out happens","Bit 14 - enable close flash when brown out happens","Bit 29 - clear brown out counter","Bit 29 - clear brown out counter","Bit 30 - enable brown out","Bit 30 - enable brown out","Bits 4:13 - brown out interrupt wait cycles","Bits 4:13 - brown out interrupt wait cycles","Bit 15 - enable power down RF when brown out happens","Bit 15 - enable power down RF when brown out happens","Bit 26 - enable brown out reset","Bit 26 - enable brown out reset","Bit 27 - 1: 4-pos reset","Bit 27 - 1: 4-pos reset","Bits 16:25 - brown out reset wait cycles","Bits 16:25 - brown out reset wait cycles","Bit 31 - Need add desc","Bit 31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANA_CLK_RTC_SEL</code> reader - Need add desc","Field <code>ANA_CLK_RTC_SEL</code> writer - Need add desc","Field <code>CK8M_DFREQ</code> reader - CK8M_DFREQ","Field <code>CK8M_DFREQ</code> writer - CK8M_DFREQ","Field <code>CK8M_DIV</code> reader - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_DIV_SEL</code> reader - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV_SEL_VLD</code> reader - used to sync …","Field <code>CK8M_DIV_SEL_VLD</code> writer - used to sync …","Field <code>CK8M_DIV_SEL</code> writer - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV</code> writer - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_FORCE_NOGATING</code> reader - CK8M force no gating …","Field <code>CK8M_FORCE_NOGATING</code> writer - CK8M force no gating …","Field <code>CK8M_FORCE_PD</code> reader - CK8M force power down","Field <code>CK8M_FORCE_PD</code> writer - CK8M force power down","Field <code>CK8M_FORCE_PU</code> reader - CK8M force power up","Field <code>CK8M_FORCE_PU</code> writer - CK8M force power up","register description","Field <code>DIG_CLK8M_D256_EN</code> reader - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_D256_EN</code> writer - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_EN</code> reader - enable CK8M for digital core …","Field <code>DIG_CLK8M_EN</code> writer - enable CK8M for digital core …","Field <code>DIG_XTAL32K_EN</code> reader - enable CK_XTAL_32K for …","Field <code>DIG_XTAL32K_EN</code> writer - enable CK_XTAL_32K for …","Field <code>EFUSE_CLK_FORCE_GATING</code> reader - Need add desc","Field <code>EFUSE_CLK_FORCE_GATING</code> writer - Need add desc","Field <code>EFUSE_CLK_FORCE_NOGATING</code> reader - Need add desc","Field <code>EFUSE_CLK_FORCE_NOGATING</code> writer - Need add desc","Field <code>ENB_CK8M_DIV</code> reader - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M_DIV</code> writer - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M</code> reader - disable CK8M and CK8M_D256_OUT","Field <code>ENB_CK8M</code> writer - disable CK8M and CK8M_D256_OUT","Field <code>FAST_CLK_RTC_SEL</code> reader - fast_clk_rtc sel. 0: XTAL …","Field <code>FAST_CLK_RTC_SEL</code> writer - fast_clk_rtc sel. 0: XTAL …","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Field <code>XTAL_FORCE_NOGATING</code> reader - XTAL force no gating …","Field <code>XTAL_FORCE_NOGATING</code> writer - XTAL force no gating …","Field <code>XTAL_GLOBAL_FORCE_GATING</code> reader - Need add desc","Field <code>XTAL_GLOBAL_FORCE_GATING</code> writer - Need add desc","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> reader - Need add desc","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> writer - Need add desc","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Writes raw bits to the register.","","","Bits 17:24 - CK8M_DFREQ","Bits 17:24 - CK8M_DFREQ","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 16 - CK8M force no gating during sleep","Bit 16 - CK8M force no gating during sleep","Bit 25 - CK8M force power down","Bit 25 - CK8M force power down","Bit 26 - CK8M force power up","Bit 26 - CK8M force power up","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 1 - Need add desc","Bit 1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 15 - XTAL force no gating during sleep","Bit 15 - XTAL force no gating during sleep","Bit 27 - Need add desc","Bit 27 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Field <code>CNTL_DATE</code> reader - Need add desc","register description","Field <code>CNTL_DATE</code> writer - Need add desc","Register <code>CNTL_DATE</code> reader","Register <code>CNTL_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Need add desc","Bits 0:27 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>GPIO_PIN0_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN0_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN0_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN0_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN1_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN1_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN1_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN1_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN2_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN2_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN2_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN2_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN3_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN3_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN3_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN3_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN4_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN4_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN4_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN4_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN5_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN5_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN5_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN5_MUX_SEL</code> writer - Need add desc","Register <code>CNTL_DBG_MAP</code> reader","Register <code>CNTL_DBG_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 28:31 - Need add desc","Bits 28:31 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bits 24:27 - Need add desc","Bits 24:27 - Need add desc","Bit 6 - Need add desc","Bit 6 - Need add desc","Bits 20:23 - Need add desc","Bits 20:23 - Need add desc","Bit 5 - Need add desc","Bit 5 - Need add desc","Bits 16:19 - Need add desc","Bits 16:19 - Need add desc","Bit 4 - Need add desc","Bit 4 - Need add desc","Bits 12:15 - Need add desc","Bits 12:15 - Need add desc","Bit 3 - Need add desc","Bit 3 - Need add desc","Bits 8:11 - Need add desc","Bits 8:11 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CNTL_DBG_SAR_SEL</code> reader","Field <code>SAR_DEBUG_SEL</code> reader - Need add desc","Field <code>SAR_DEBUG_SEL</code> writer - Need add desc","Register <code>CNTL_DBG_SAR_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - Need add desc","Bits 27:31 - Need add desc","","","","register description","Field <code>DEBUG_12M_NO_GATING</code> reader - Need add desc","Field <code>DEBUG_12M_NO_GATING</code> writer - Need add desc","Field <code>DEBUG_BIT_SEL</code> reader - Need add desc","Field <code>DEBUG_BIT_SEL</code> writer - Need add desc","Field <code>DEBUG_SEL0</code> reader - Need add desc","Field <code>DEBUG_SEL0</code> writer - Need add desc","Field <code>DEBUG_SEL1</code> reader - Need add desc","Field <code>DEBUG_SEL1</code> writer - Need add desc","Field <code>DEBUG_SEL2</code> reader - Need add desc","Field <code>DEBUG_SEL2</code> writer - Need add desc","Field <code>DEBUG_SEL3</code> reader - Need add desc","Field <code>DEBUG_SEL3</code> writer - Need add desc","Field <code>DEBUG_SEL4</code> reader - Need add desc","Field <code>DEBUG_SEL4</code> writer - Need add desc","Register <code>CNTL_DBG_SEL</code> reader","Register <code>CNTL_DBG_SEL</code> writer","Writes raw bits to the register.","","","Bit 1 - Need add desc","Bit 1 - Need add desc","Bits 2:6 - Need add desc","Bits 2:6 - Need add desc","Bits 7:11 - Need add desc","Bits 7:11 - Need add desc","Bits 12:16 - Need add desc","Bits 12:16 - Need add desc","Bits 17:21 - Need add desc","Bits 17:21 - Need add desc","Bits 22:26 - Need add desc","Bits 22:26 - Need add desc","Bits 27:31 - Need add desc","Bits 27:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>GPIO_PIN0_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN0_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN1_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN1_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN2_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN2_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN3_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN3_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN4_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN4_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN5_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN5_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN_CLK_GATE</code> reader - Need add desc","Field <code>GPIO_PIN_CLK_GATE</code> writer - Need add desc","Field <code>GPIO_WAKEUP_STATUS_CLR</code> reader - Need add desc","Field <code>GPIO_WAKEUP_STATUS_CLR</code> writer - Need add desc","Field <code>GPIO_WAKEUP_STATUS</code> reader - Need add desc","Field <code>GPIO_WAKEUP_STATUS</code> writer - Need add desc","Register <code>CNTL_GPIO_WAKEUP</code> reader","Register <code>CNTL_GPIO_WAKEUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 23:25 - Need add desc","Bits 23:25 - Need add desc","Bit 31 - Need add desc","Bit 31 - Need add desc","Bits 20:22 - Need add desc","Bits 20:22 - Need add desc","Bit 30 - Need add desc","Bit 30 - Need add desc","Bits 17:19 - Need add desc","Bits 17:19 - Need add desc","Bit 29 - Need add desc","Bit 29 - Need add desc","Bits 14:16 - Need add desc","Bits 14:16 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Bits 11:13 - Need add desc","Bits 11:13 - Need add desc","Bit 27 - Need add desc","Bit 27 - Need add desc","Bits 8:10 - Need add desc","Bits 8:10 - Need add desc","Bit 26 - Need add desc","Bit 26 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bits 0:5 - Need add desc","Bits 0:5 - Need add desc","Bit 6 - Need add desc","Bit 6 - Need add desc","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CNTL_RETENTION_CTRL</code> reader","Field <code>RETENTION_CLKOFF_WAIT</code> reader - Need add desc","Field <code>RETENTION_CLKOFF_WAIT</code> writer - Need add desc","Field <code>RETENTION_CLK_SEL</code> reader - Need add desc","Field <code>RETENTION_CLK_SEL</code> writer - Need add desc","Field <code>RETENTION_DONE_WAIT</code> reader - Need add desc","Field <code>RETENTION_DONE_WAIT</code> writer - Need add desc","Field <code>RETENTION_EN</code> reader - Need add desc","Field <code>RETENTION_EN</code> writer - Need add desc","Field <code>RETENTION_WAIT</code> reader - wait cycles for rention …","Field <code>RETENTION_WAIT</code> writer - wait cycles for rention …","Register <code>CNTL_RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - Need add desc","Bit 18 - Need add desc","Bits 22:25 - Need add desc","Bits 22:25 - Need add desc","Bits 19:21 - Need add desc","Bits 19:21 - Need add desc","Bit 26 - Need add desc","Bit 26 - Need add desc","Bits 27:31 - wait cycles for rention operation","Bits 27:31 - wait cycles for rention operation","","","","register description","Field <code>FORCE_XPD_SAR</code> reader - Need add desc","Field <code>FORCE_XPD_SAR</code> writer - Need add desc","Register <code>CNTL_SENSOR_CTRL</code> reader","Field <code>SAR2_PWDET_CCT</code> reader - Need add desc","Field <code>SAR2_PWDET_CCT</code> writer - Need add desc","Register <code>CNTL_SENSOR_CTRL</code> writer","Writes raw bits to the register.","","","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:29 - Need add desc","Bits 27:29 - Need add desc","","","","Field <code>CPUPERIOD_SEL</code> reader - Need add desc","Field <code>CPUPERIOD_SEL</code> writer - Need add desc","Field <code>CPUSEL_CONF</code> reader - CPU sel option","Field <code>CPUSEL_CONF</code> writer - CPU sel option","register description","Register <code>CPU_PERIOD_CONF</code> reader","Register <code>CPU_PERIOD_CONF</code> writer","Writes raw bits to the register.","","","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Bit 29 - CPU sel option","Bit 29 - CPU sel option","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>LOW_POWER_DIAG1</code> reader - Need add desc","Field <code>LOW_POWER_DIAG1</code> writer - Need add desc","Register <code>DIAG0</code> reader","Register <code>DIAG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Field <code>CLR_DG_PAD_AUTOHOLD</code> reader - wtite only register to …","Field <code>CLR_DG_PAD_AUTOHOLD</code> writer - wtite only register to …","Field <code>DG_PAD_AUTOHOLD_EN</code> reader - digital pad enable …","Field <code>DG_PAD_AUTOHOLD_EN</code> writer - digital pad enable …","Field <code>DG_PAD_AUTOHOLD</code> reader - read only register to …","Field <code>DG_PAD_AUTOHOLD</code> writer - read only register to …","Field <code>DG_PAD_FORCE_HOLD</code> reader - digital pad force hold","Field <code>DG_PAD_FORCE_HOLD</code> writer - digital pad force hold","Field <code>DG_PAD_FORCE_ISO</code> reader - digital pad force ISO","Field <code>DG_PAD_FORCE_ISO</code> writer - digital pad force ISO","Field <code>DG_PAD_FORCE_NOISO</code> reader - digital pad force no ISO","Field <code>DG_PAD_FORCE_NOISO</code> writer - digital pad force no ISO","Field <code>DG_PAD_FORCE_UNHOLD</code> reader - digital pad force …","Field <code>DG_PAD_FORCE_UNHOLD</code> writer - digital pad force …","Field <code>DG_WRAP_FORCE_ISO</code> reader - digital core force ISO","Field <code>DG_WRAP_FORCE_ISO</code> writer - digital core force ISO","Field <code>DG_WRAP_FORCE_NOISO</code> reader - Need add desc","Field <code>DG_WRAP_FORCE_NOISO</code> writer - Need add desc","register description","Field <code>FORCE_OFF</code> reader - Need add desc","Field <code>FORCE_OFF</code> writer - Need add desc","Field <code>FORCE_ON</code> reader - Need add desc","Field <code>FORCE_ON</code> writer - Need add desc","Register <code>DIG_ISO</code> reader","Register <code>DIG_ISO</code> writer","Writes raw bits to the register.","","","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 9 - read only register to indicate digital pad …","Bit 9 - read only register to indicate digital pad …","Bit 11 - digital pad enable auto-hold","Bit 11 - digital pad enable auto-hold","Bit 15 - digital pad force hold","Bit 15 - digital pad force hold","Bit 13 - digital pad force ISO","Bit 13 - digital pad force ISO","Bit 12 - digital pad force no ISO","Bit 12 - digital pad force no ISO","Bit 14 - digital pad force un-hold","Bit 14 - digital pad force un-hold","Bit 30 - digital core force ISO","Bit 30 - digital core force ISO","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bit 8 - Need add desc","Bit 8 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIG_PAD_HOLD</code> reader - Need add desc","register description","Field <code>DIG_PAD_HOLD</code> writer - Need add desc","Register <code>DIG_PAD_HOLD</code> reader","Register <code>DIG_PAD_HOLD</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DG_WRAP_FORCE_PD</code> reader - digital core force power …","Field <code>DG_WRAP_FORCE_PD</code> writer - digital core force power …","Field <code>DG_WRAP_FORCE_PU</code> reader - digital core force power up","Field <code>DG_WRAP_FORCE_PU</code> writer - digital core force power up","Field <code>DG_WRAP_PD_EN</code> reader - Need add desc","Field <code>DG_WRAP_PD_EN</code> writer - Need add desc","register description","Field <code>LSLP_MEM_FORCE_PD</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PD</code> writer - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> writer - memories in digital core …","Register <code>DIG_PWC</code> reader","Field <code>VDD_SPI_PD_EN</code> reader - Need add desc","Field <code>VDD_SPI_PD_EN</code> writer - Need add desc","Field <code>VDD_SPI_PWR_DRV</code> reader - Need add desc","Field <code>VDD_SPI_PWR_DRV</code> writer - Need add desc","Field <code>VDD_SPI_PWR_FORCE</code> reader - Need add desc","Field <code>VDD_SPI_PWR_FORCE</code> writer - Need add desc","Register <code>DIG_PWC</code> writer","Writes raw bits to the register.","","","Bit 19 - digital core force power down","Bit 19 - digital core force power down","Bit 20 - digital core force power up","Bit 20 - digital core force power up","Bit 31 - Need add desc","Bit 31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - memories in digital core force PD in sleep","Bit 4 - memories in digital core force PD in sleep","Bit 5 - memories in digital core force no PD in sleep","Bit 5 - memories in digital core force no PD in sleep","","","","Bit 3 - Need add desc","Bit 3 - Need add desc","Bits 0:1 - Need add desc","Bits 0:1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","register description","Field <code>GPIO_WAKEUP_FILTER</code> reader - enable filter for gpio …","Field <code>GPIO_WAKEUP_FILTER</code> writer - enable filter for gpio …","Register <code>EXT_WAKEUP_CONF</code> reader","Register <code>EXT_WAKEUP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31 - enable filter for gpio wakeup event","Bit 31 - enable filter for gpio wakeup event","Calls <code>U::from(self)</code>.","","","","register description","Register <code>EXT_XTL_CONF</code> reader","Register <code>EXT_XTL_CONF</code> writer","Field <code>XTL_EXT_CTR_EN</code> reader - Need add desc","Field <code>XTL_EXT_CTR_EN</code> writer - Need add desc","Field <code>XTL_EXT_CTR_LV</code> reader - 0: power down XTAL at high …","Field <code>XTL_EXT_CTR_LV</code> writer - 0: power down XTAL at high …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 30 - 0: power down XTAL at high level","Bit 30 - 0: power down XTAL at high level","Field <code>FIB_SEL</code> reader - select use analog fib signal","register description","Field <code>FIB_SEL</code> writer - select use analog fib signal","Register <code>FIB_SEL</code> reader","Register <code>FIB_SEL</code> writer","Writes raw bits to the register.","","","Bits 0:2 - select use analog fib signal","Bits 0:2 - select use analog fib signal","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BBPLL_CAL_INT_CLR</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_CLR</code> writer - Need add desc","Field <code>BROWN_OUT_INT_CLR</code> reader - Clear brown out interrupt …","Field <code>BROWN_OUT_INT_CLR</code> writer - Clear brown out interrupt …","register description","Field <code>MAIN_TIMER_INT_CLR</code> reader - Clear RTC main timer …","Field <code>MAIN_TIMER_INT_CLR</code> writer - Clear RTC main timer …","Register <code>INT_CLR_RTC</code> reader","Field <code>SLP_REJECT_INT_CLR</code> reader - Clear sleep reject …","Field <code>SLP_REJECT_INT_CLR</code> writer - Clear sleep reject …","Field <code>SLP_WAKEUP_INT_CLR</code> reader - Clear sleep wakeup …","Field <code>SLP_WAKEUP_INT_CLR</code> writer - Clear sleep wakeup …","Field <code>SWD_INT_CLR</code> reader - Clear super watch dog interrupt …","Field <code>SWD_INT_CLR</code> writer - Clear super watch dog interrupt …","Register <code>INT_CLR_RTC</code> writer","Field <code>WDT_INT_CLR</code> reader - Clear RTC WDT interrupt state","Field <code>WDT_INT_CLR</code> writer - Clear RTC WDT interrupt state","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - Clear brown out interrupt state","Bit 9 - Clear brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Clear RTC main timer interrupt state","Bit 10 - Clear RTC main timer interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 15 - Clear super watch dog interrupt state","Bit 15 - Clear super watch dog interrupt state","","","","Bit 3 - Clear RTC WDT interrupt state","Bit 3 - Clear RTC WDT interrupt state","Field <code>BBPLL_CAL_INT_ENA</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA</code> reader - enable brown out interrupt","Field <code>BROWN_OUT_INT_ENA</code> writer - enable brown out interrupt","register description","Field <code>MAIN_TIMER_INT_ENA</code> reader - enable RTC main timer …","Field <code>MAIN_TIMER_INT_ENA</code> writer - enable RTC main timer …","Register <code>INT_ENA_RTC</code> reader","Field <code>SLP_REJECT_INT_ENA</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA</code> reader - enable super watch dog interrupt","Field <code>SWD_INT_ENA</code> writer - enable super watch dog interrupt","Register <code>INT_ENA_RTC</code> writer","Field <code>WDT_INT_ENA</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_ENA_W1TC</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA_W1TC</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA_W1TC</code> reader - enable brown out …","Field <code>BROWN_OUT_INT_ENA_W1TC</code> writer - enable brown out …","register description","Field <code>MAIN_TIMER_INT_ENA_W1TC</code> reader - enable RTC main …","Field <code>MAIN_TIMER_INT_ENA_W1TC</code> writer - enable RTC main …","Register <code>INT_ENA_RTC_W1TC</code> reader","Field <code>SLP_REJECT_INT_ENA_W1TC</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA_W1TC</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TC</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA_W1TC</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA_W1TC</code> reader - enable super watch dog …","Field <code>SWD_INT_ENA_W1TC</code> writer - enable super watch dog …","Register <code>INT_ENA_RTC_W1TC</code> writer","Field <code>WDT_INT_ENA_W1TC</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA_W1TC</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_ENA_W1TS</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA_W1TS</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA_W1TS</code> reader - enable brown out …","Field <code>BROWN_OUT_INT_ENA_W1TS</code> writer - enable brown out …","register description","Field <code>MAIN_TIMER_INT_ENA_W1TS</code> reader - enable RTC main …","Field <code>MAIN_TIMER_INT_ENA_W1TS</code> writer - enable RTC main …","Register <code>INT_ENA_RTC_W1TS</code> reader","Field <code>SLP_REJECT_INT_ENA_W1TS</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA_W1TS</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TS</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA_W1TS</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA_W1TS</code> reader - enable super watch dog …","Field <code>SWD_INT_ENA_W1TS</code> writer - enable super watch dog …","Register <code>INT_ENA_RTC_W1TS</code> writer","Field <code>WDT_INT_ENA_W1TS</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA_W1TS</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_RAW</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_RAW</code> writer - Need add desc","Field <code>BROWN_OUT_INT_RAW</code> reader - brown out interrupt raw","Field <code>BROWN_OUT_INT_RAW</code> writer - brown out interrupt raw","register description","Field <code>MAIN_TIMER_INT_RAW</code> reader - RTC main timer interrupt …","Field <code>MAIN_TIMER_INT_RAW</code> writer - RTC main timer interrupt …","Register <code>INT_RAW_RTC</code> reader","Field <code>SLP_REJECT_INT_RAW</code> reader - sleep reject interrupt …","Field <code>SLP_REJECT_INT_RAW</code> writer - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> reader - sleep wakeup interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> writer - sleep wakeup interrupt …","Field <code>SWD_INT_RAW</code> reader - super watch dog interrupt raw","Field <code>SWD_INT_RAW</code> writer - super watch dog interrupt raw","Register <code>INT_RAW_RTC</code> writer","Field <code>WDT_INT_RAW</code> reader - RTC WDT interrupt raw","Field <code>WDT_INT_RAW</code> writer - RTC WDT interrupt raw","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - brown out interrupt raw","Bit 9 - brown out interrupt raw","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt raw","Bit 10 - RTC main timer interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 15 - super watch dog interrupt raw","Bit 15 - super watch dog interrupt raw","","","","Bit 3 - RTC WDT interrupt raw","Bit 3 - RTC WDT interrupt raw","Field <code>BBPLL_CAL_INT_ST</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ST</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ST</code> reader - brown out interrupt state","Field <code>BROWN_OUT_INT_ST</code> writer - brown out interrupt state","register description","Field <code>MAIN_TIMER_INT_ST</code> reader - RTC main timer interrupt …","Field <code>MAIN_TIMER_INT_ST</code> writer - RTC main timer interrupt …","Register <code>INT_ST_RTC</code> reader","Field <code>SLP_REJECT_INT_ST</code> reader - sleep reject interrupt …","Field <code>SLP_REJECT_INT_ST</code> writer - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> reader - sleep wakeup interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> writer - sleep wakeup interrupt …","Field <code>SWD_INT_ST</code> reader - super watch dog interrupt state","Field <code>SWD_INT_ST</code> writer - super watch dog interrupt state","Register <code>INT_ST_RTC</code> writer","Field <code>WDT_INT_ST</code> reader - RTC WDT interrupt state","Field <code>WDT_INT_ST</code> writer - RTC WDT interrupt state","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - brown out interrupt state","Bit 9 - brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt state","Bit 10 - RTC main timer interrupt state","Bit 1 - sleep reject interrupt state","Bit 1 - sleep reject interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 15 - super watch dog interrupt state","Bit 15 - super watch dog interrupt state","","","","Bit 3 - RTC WDT interrupt state","Bit 3 - RTC WDT interrupt state","Field <code>COCPU_STATE_DONE</code> reader - ulp/cocpu is done","Field <code>COCPU_STATE_DONE</code> writer - ulp/cocpu is done","Field <code>COCPU_STATE_SLP</code> reader - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_SLP</code> writer - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_START</code> reader - ulp/cocpu should start to …","Field <code>COCPU_STATE_START</code> writer - ulp/cocpu should start to …","Field <code>COCPU_STATE_SWITCH</code> reader - ulp/cocpu is about to …","Field <code>COCPU_STATE_SWITCH</code> writer - ulp/cocpu is about to …","Field <code>IN_LOW_POWER_STATE</code> reader - rtc main state machine …","Field <code>IN_LOW_POWER_STATE</code> writer - rtc main state machine …","Field <code>IN_WAKEUP_STATE</code> reader - rtc main state machine is …","Field <code>IN_WAKEUP_STATE</code> writer - rtc main state machine is …","register description","Field <code>MAIN_STATE_IN_IDLE</code> reader - rtc main state machine …","Field <code>MAIN_STATE_IN_IDLE</code> writer - rtc main state machine …","Field <code>MAIN_STATE_IN_SLP</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_IN_SLP</code> writer - rtc main state machine is …","Field <code>MAIN_STATE_IN_WAIT_8M</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_8M</code> writer - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> writer - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> writer - rtc main state …","Field <code>MAIN_STATE_PLL_ON</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_PLL_ON</code> writer - rtc main state machine is …","Field <code>MAIN_STATE</code> reader - rtc main state machine status","Field <code>MAIN_STATE</code> writer - rtc main state machine status","Field <code>MAIN_STATE_WAIT_END</code> reader - rtc main state machine …","Field <code>MAIN_STATE_WAIT_END</code> writer - rtc main state machine …","Field <code>MAIN_STATE_XTAL_ISO</code> reader - no use any more","Field <code>MAIN_STATE_XTAL_ISO</code> writer - no use any more","Register <code>LOW_POWER_ST</code> reader","Field <code>RDY_FOR_WAKEUP</code> reader - rtc is ready to receive wake …","Field <code>RDY_FOR_WAKEUP</code> writer - rtc is ready to receive wake …","Field <code>TOUCH_STATE_DONE</code> reader - touch is done","Field <code>TOUCH_STATE_DONE</code> writer - touch is done","Field <code>TOUCH_STATE_SLP</code> reader - touch is in sleep state","Field <code>TOUCH_STATE_SLP</code> writer - touch is in sleep state","Field <code>TOUCH_STATE_START</code> reader - touch should start to work","Field <code>TOUCH_STATE_START</code> writer - touch should start to work","Field <code>TOUCH_STATE_SWITCH</code> reader - touch is about to …","Field <code>TOUCH_STATE_SWITCH</code> writer - touch is about to …","Register <code>LOW_POWER_ST</code> writer","Field <code>XPD_DIG</code> reader - digital wrap power down","Field <code>XPD_DIG</code> writer - digital wrap power down","Writes raw bits to the register.","","","Bit 16 - ulp/cocpu is done","Bit 16 - ulp/cocpu is done","Bit 15 - ulp/cocpu is in sleep state","Bit 15 - ulp/cocpu is in sleep state","Bit 13 - ulp/cocpu should start to work","Bit 13 - ulp/cocpu should start to work","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Returns the argument unchanged.","Bit 22 - rtc main state machine is in the states of low …","Bit 22 - rtc main state machine is in the states of low …","Bit 21 - rtc main state machine is in the states of wakeup …","Bit 21 - rtc main state machine is in the states of wakeup …","Calls <code>U::from(self)</code>.","Bits 28:31 - rtc main state machine status","Bits 28:31 - rtc main state machine status","Bit 27 - rtc main state machine is in idle state","Bit 27 - rtc main state machine is in idle state","Bit 26 - rtc main state machine is in sleep state","Bit 26 - rtc main state machine is in sleep state","Bit 23 - rtc main state machine is in wait 8m state","Bit 23 - rtc main state machine is in wait 8m state","Bit 24 - rtc main state machine is in wait pll state","Bit 24 - rtc main state machine is in wait pll state","Bit 25 - rtc main state machine is in wait xtal state","Bit 25 - rtc main state machine is in wait xtal state","Bit 18 - rtc main state machine is in states that pll …","Bit 18 - rtc main state machine is in states that pll …","Bit 20 - rtc main state machine has been waited for some …","Bit 20 - rtc main state machine has been waited for some …","Bit 17 - no use any more","Bit 17 - no use any more","Bit 19 - rtc is ready to receive wake up trigger from wake …","Bit 19 - rtc is ready to receive wake up trigger from wake …","Bit 12 - touch is done","Bit 12 - touch is done","Bit 11 - touch is in sleep state","Bit 11 - touch is in sleep state","Bit 9 - touch should start to work","Bit 9 - touch should start to work","Bit 10 - touch is about to working. Switch rtc main state","Bit 10 - touch is about to working. Switch rtc main state","","","","Bit 8 - digital wrap power down","Bit 8 - digital wrap power down","Field <code>FORCE_DOWNLOAD_BOOT</code> reader - Need add desc","Field <code>FORCE_DOWNLOAD_BOOT</code> writer - Need add desc","register description","Register <code>OPTION1</code> reader","Register <code>OPTION1</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add desc","Bit 0 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANALOG_FORCE_ISO</code> reader - Need add desc","Field <code>ANALOG_FORCE_ISO</code> writer - Need add desc","Field <code>ANALOG_FORCE_NOISO</code> reader - Need add desc","Field <code>ANALOG_FORCE_NOISO</code> writer - Need add desc","Field <code>BBPLL_FORCE_PD</code> reader - BB_PLL force power down","Field <code>BBPLL_FORCE_PD</code> writer - BB_PLL force power down","Field <code>BBPLL_FORCE_PU</code> reader - BB_PLL force power up","Field <code>BBPLL_FORCE_PU</code> writer - BB_PLL force power up","Field <code>BBPLL_I2C_FORCE_PD</code> reader - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PD</code> writer - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PU</code> reader - BB_PLL_I2C force power up","Field <code>BBPLL_I2C_FORCE_PU</code> writer - BB_PLL_I2C force power up","Field <code>BB_I2C_FORCE_PD</code> reader - BB_I2C force power down","Field <code>BB_I2C_FORCE_PD</code> writer - BB_I2C force power down","Field <code>BB_I2C_FORCE_PU</code> reader - BB_I2C force power up","Field <code>BB_I2C_FORCE_PU</code> writer - BB_I2C force power up","Field <code>DG_WRAP_FORCE_NORST</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NORST</code> writer - digital core force no …","Field <code>DG_WRAP_FORCE_RST</code> reader - digital wrap force reset …","Field <code>DG_WRAP_FORCE_RST</code> writer - digital wrap force reset …","register description","Register <code>OPTIONS0</code> reader","Field <code>SW_PROCPU_RST</code> reader - PRO CPU SW reset","Field <code>SW_PROCPU_RST</code> writer - PRO CPU SW reset","Field <code>SW_STALL_PROCPU_C0</code> reader - {reg_sw_stall_procpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> writer - {reg_sw_stall_procpu_c1…","Field <code>SW_SYS_RST</code> reader - SW system reset","Field <code>SW_SYS_RST</code> writer - SW system reset","Register <code>OPTIONS0</code> writer","Field <code>XTL_EN_WAIT</code> reader - wait bias_sleep and current …","Field <code>XTL_EN_WAIT</code> writer - wait bias_sleep and current …","Field <code>XTL_EXT_CTR_SEL</code> reader - Need add desc","Field <code>XTL_EXT_CTR_SEL</code> writer - Need add desc","Field <code>XTL_FORCE_PD</code> reader - crystall force power down","Field <code>XTL_FORCE_PD</code> writer - crystall force power down","Field <code>XTL_FORCE_PU</code> reader - crystall force power up","Field <code>XTL_FORCE_PU</code> writer - crystall force power up","Bit 25 - Need add desc","Bit 25 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Bit 6 - BB_I2C force power down","Bit 6 - BB_I2C force power down","Bit 7 - BB_I2C force power up","Bit 7 - BB_I2C force power up","Bit 10 - BB_PLL force power down","Bit 10 - BB_PLL force power down","Bit 11 - BB_PLL force power up","Bit 11 - BB_PLL force power up","Bit 8 - BB_PLL _I2C force power down","Bit 8 - BB_PLL _I2C force power down","Bit 9 - BB_PLL_I2C force power up","Bit 9 - BB_PLL_I2C force power up","Writes raw bits to the register.","","","Bit 30 - digital core force no reset in deep sleep","Bit 30 - digital core force no reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - PRO CPU SW reset","Bit 5 - PRO CPU SW reset","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bit 31 - SW system reset","Bit 31 - SW system reset","","","","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 20:22 - Need add desc","Bits 20:22 - Need add desc","Bit 12 - crystall force power down","Bit 12 - crystall force power down","Bit 13 - crystall force power up","Bit 13 - crystall force power up","Field <code>GPIO_PIN0_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN0_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN1_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN1_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN2_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN2_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN3_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN3_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN4_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN4_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN5_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN5_HOLD</code> writer - Need add desc","register description","Register <code>PAD_HOLD</code> reader","Register <code>PAD_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add desc","Bit 0 - Need add desc","Bit 1 - Need add desc","Bit 1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Bit 3 - Need add desc","Bit 3 - Need add desc","Bit 4 - Need add desc","Bit 4 - Need add desc","Bit 5 - Need add desc","Bit 5 - Need add desc","Calls <code>U::from(self)</code>.","","","","Field <code>PAD_FORCE_HOLD</code> reader - rtc pad force hold","Field <code>PAD_FORCE_HOLD</code> writer - rtc pad force hold","register description","Register <code>PWC</code> reader","Register <code>PWC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - rtc pad force hold","Bit 21 - rtc pad force hold","","","","Field <code>DRESET_MASK_PROCPU</code> reader - Need add desc","Field <code>DRESET_MASK_PROCPU</code> writer - Need add desc","Field <code>OCD_HALT_ON_RESET_PROCPU</code> reader - PROCPU …","Field <code>OCD_HALT_ON_RESET_PROCPU</code> writer - PROCPU …","Register <code>RESET_STATE</code> reader","Field <code>RESET_CAUSE_PROCPU</code> reader - reset cause of PRO CPU","Field <code>RESET_CAUSE_PROCPU</code> writer - reset cause of PRO CPU","register description","Field <code>STAT_VECTOR_SEL_PROCPU</code> reader - PRO CPU state vector …","Field <code>STAT_VECTOR_SEL_PROCPU</code> writer - PRO CPU state vector …","Register <code>RESET_STATE</code> writer","Writes raw bits to the register.","","","Bit 20 - Need add desc","Bit 20 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - PROCPU OcdHaltOnReset","Bit 19 - PROCPU OcdHaltOnReset","Bits 0:5 - reset cause of PRO CPU","Bits 0:5 - reset cause of PRO CPU","Bit 13 - PRO CPU state vector sel","Bit 13 - PRO CPU state vector sel","","","","Field <code>DIG_REG_CAL_EN</code> reader - Need add desc","Field <code>DIG_REG_CAL_EN</code> writer - Need add desc","Register <code>RTC_CNTL</code> reader","Field <code>REGULATOR_FORCE_PD</code> reader - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PD</code> writer - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PU</code> reader - Need add desc","Field <code>REGULATOR_FORCE_PU</code> writer - Need add desc","register description","Field <code>SCK_DCAP</code> reader - SCK_DCAP","Field <code>SCK_DCAP</code> writer - SCK_DCAP","Register <code>RTC_CNTL</code> writer","Writes raw bits to the register.","","","Bit 7 - Need add desc","Bit 7 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 31 - Need add desc","Bit 31 - Need add desc","Bits 14:21 - SCK_DCAP","Bits 14:21 - SCK_DCAP","","","","Field <code>ANA_CLK_DIV</code> reader - Need add desc","Field <code>ANA_CLK_DIV_VLD</code> reader - used to sync div bus. clear …","Field <code>ANA_CLK_DIV_VLD</code> writer - used to sync div bus. clear …","Field <code>ANA_CLK_DIV</code> writer - Need add desc","Register <code>SLOW_CLK_CONF</code> reader","register description","Field <code>SLOW_CLK_NEXT_EDGE</code> reader - Need add desc","Field <code>SLOW_CLK_NEXT_EDGE</code> writer - Need add desc","Register <code>SLOW_CLK_CONF</code> writer","Bits 23:30 - Need add desc","Bits 23:30 - Need add desc","Bit 22 - used to sync div bus. clear vld before set …","Bit 22 - used to sync div bus. clear vld before set …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add desc","Bit 31 - Need add desc","","","","Register <code>SLP_REJECT_CAUSE</code> reader","Field <code>REJECT_CAUSE</code> reader - sleep reject cause","Field <code>REJECT_CAUSE</code> writer - sleep reject cause","register description","Register <code>SLP_REJECT_CAUSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - sleep reject cause","Bits 0:17 - sleep reject cause","","","","Field <code>DEEP_SLP_REJECT_EN</code> reader - enable reject for deep …","Field <code>DEEP_SLP_REJECT_EN</code> writer - enable reject for deep …","Field <code>LIGHT_SLP_REJECT_EN</code> reader - enable reject for light …","Field <code>LIGHT_SLP_REJECT_EN</code> writer - enable reject for light …","Register <code>SLP_REJECT_CONF</code> reader","Field <code>SLEEP_REJECT_ENA</code> reader - sleep reject enable","Field <code>SLEEP_REJECT_ENA</code> writer - sleep reject enable","register description","Register <code>SLP_REJECT_CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - enable reject for deep sleep","Bit 31 - enable reject for deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - enable reject for light sleep","Bit 30 - enable reject for light sleep","Bits 12:29 - sleep reject enable","Bits 12:29 - sleep reject enable","","","","Register <code>SLP_TIMER0</code> reader","register description","Field <code>SLP_VAL_LO</code> reader - Need add desc","Field <code>SLP_VAL_LO</code> writer - Need add desc","Register <code>SLP_TIMER0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Field <code>MAIN_TIMER_ALARM_EN</code> reader - timer alarm enable bit","Field <code>MAIN_TIMER_ALARM_EN</code> writer - timer alarm enable bit","Register <code>SLP_TIMER1</code> reader","register description","Field <code>SLP_VAL_HI</code> reader - RTC sleep timer high 16 bits","Field <code>SLP_VAL_HI</code> writer - RTC sleep timer high 16 bits","Register <code>SLP_TIMER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - timer alarm enable bit","Bit 16 - timer alarm enable bit","Bits 0:15 - RTC sleep timer high 16 bits","Bits 0:15 - RTC sleep timer high 16 bits","","","","Register <code>SLP_WAKEUP_CAUSE</code> reader","register description","Register <code>SLP_WAKEUP_CAUSE</code> writer","Field <code>WAKEUP_CAUSE</code> reader - sleep wakeup cause","Field <code>WAKEUP_CAUSE</code> writer - sleep wakeup cause","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:16 - sleep wakeup cause","Bits 0:16 - sleep wakeup cause","Field <code>APB2RTC_BRIDGE_SEL</code> reader - 1: APB to RTC using …","Field <code>APB2RTC_BRIDGE_SEL</code> writer - 1: APB to RTC using …","Register <code>STATE0</code> reader","Field <code>SDIO_ACTIVE_IND</code> reader - SDIO active indication","Field <code>SDIO_ACTIVE_IND</code> writer - SDIO active indication","Field <code>SLEEP_EN</code> reader - sleep enable bit","Field <code>SLEEP_EN</code> writer - sleep enable bit","Field <code>SLP_REJECT_CAUSE_CLR</code> reader - clear rtc sleep reject …","Field <code>SLP_REJECT_CAUSE_CLR</code> writer - clear rtc sleep reject …","Field <code>SLP_REJECT</code> reader - leep reject bit","Field <code>SLP_REJECT</code> writer - leep reject bit","Field <code>SLP_WAKEUP</code> reader - leep wakeup bit","Field <code>SLP_WAKEUP</code> writer - leep wakeup bit","register description","Field <code>SW_CPU_INT</code> reader - rtc software interrupt to main …","Field <code>SW_CPU_INT</code> writer - rtc software interrupt to main …","Register <code>STATE0</code> writer","Bit 22 - 1: APB to RTC using bridge","Bit 22 - 1: APB to RTC using bridge","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - SDIO active indication","Bit 28 - SDIO active indication","Bit 31 - sleep enable bit","Bit 31 - sleep enable bit","Bit 30 - leep reject bit","Bit 30 - leep reject bit","Bit 1 - clear rtc sleep reject cause","Bit 1 - clear rtc sleep reject cause","Bit 29 - leep wakeup bit","Bit 29 - leep wakeup bit","Bit 0 - rtc software interrupt to main cpu","Bit 0 - rtc software interrupt to main cpu","","","","Register <code>STORE0</code> reader","Field <code>SCRATCH0</code> reader - Need add desc","Field <code>SCRATCH0</code> writer - Need add desc","register description","Register <code>STORE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE1</code> reader","Field <code>SCRATCH1</code> reader - Need add desc","Field <code>SCRATCH1</code> writer - Need add desc","register description","Register <code>STORE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE2</code> reader","Field <code>SCRATCH2</code> reader - Need add desc","Field <code>SCRATCH2</code> writer - Need add desc","register description","Register <code>STORE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE3</code> reader","Field <code>SCRATCH3</code> reader - Need add desc","Field <code>SCRATCH3</code> writer - Need add desc","register description","Register <code>STORE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE4</code> reader","Field <code>SCRATCH4</code> reader - Need add desc","Field <code>SCRATCH4</code> writer - Need add desc","register description","Register <code>STORE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE5</code> reader","Field <code>SCRATCH5</code> reader - Need add desc","Field <code>SCRATCH5</code> writer - Need add desc","register description","Register <code>STORE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE6</code> reader","Field <code>SCRATCH6</code> reader - Need add desc","Field <code>SCRATCH6</code> writer - Need add desc","register description","Register <code>STORE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE7</code> reader","Field <code>SCRATCH7</code> reader - Need add desc","Field <code>SCRATCH7</code> writer - Need add desc","register description","Register <code>STORE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>SW_CPU_STALL</code> reader","register description","Field <code>SW_STALL_PROCPU_C1</code> reader - Need add desc","Field <code>SW_STALL_PROCPU_C1</code> writer - Need add desc","Register <code>SW_CPU_STALL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 26:31 - Need add desc","Bits 26:31 - Need add desc","","","","Register <code>SWD_CONF</code> reader","Field <code>SWD_AUTO_FEED_EN</code> reader - automatically feed swd …","Field <code>SWD_AUTO_FEED_EN</code> writer - automatically feed swd …","Field <code>SWD_BYPASS_RST</code> reader - Need add desc","Field <code>SWD_BYPASS_RST</code> writer - Need add desc","register description","Field <code>SWD_DISABLE</code> reader - disabel SWD","Field <code>SWD_DISABLE</code> writer - disabel SWD","Field <code>SWD_FEED_INT</code> reader - swd interrupt for feeding","Field <code>SWD_FEED_INT</code> writer - swd interrupt for feeding","Field <code>SWD_FEED</code> reader - Sw feed swd","Field <code>SWD_FEED</code> writer - Sw feed swd","Field <code>SWD_RESET_FLAG</code> reader - swd reset flag","Field <code>SWD_RESET_FLAG</code> writer - swd reset flag","Field <code>SWD_RST_FLAG_CLR</code> reader - reset swd reset flag","Field <code>SWD_RST_FLAG_CLR</code> writer - reset swd reset flag","Field <code>SWD_SIGNAL_WIDTH</code> reader - adjust signal width send …","Field <code>SWD_SIGNAL_WIDTH</code> writer - adjust signal width send …","Register <code>SWD_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - automatically feed swd when int comes","Bit 31 - automatically feed swd when int comes","Bit 17 - Need add desc","Bit 17 - Need add desc","Bit 30 - disabel SWD","Bit 30 - disabel SWD","Bit 29 - Sw feed swd","Bit 29 - Sw feed swd","Bit 1 - swd interrupt for feeding","Bit 1 - swd interrupt for feeding","Bit 0 - swd reset flag","Bit 0 - swd reset flag","Bit 28 - reset swd reset flag","Bit 28 - reset swd reset flag","Bits 18:27 - adjust signal width send to swd","Bits 18:27 - adjust signal width send to swd","","","","Register <code>SWD_WPROTECT</code> reader","Field <code>SWD_WKEY</code> reader - Need add desc","Field <code>SWD_WKEY</code> writer - Need add desc","register description","Register <code>SWD_WPROTECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>TIME_HIGH0</code> reader","Field <code>TIMER_VALUE0_HIGH</code> reader - RTC timer high 16 bits","Field <code>TIMER_VALUE0_HIGH</code> writer - RTC timer high 16 bits","register description","Register <code>TIME_HIGH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_HIGH1</code> reader","Field <code>TIMER_VALUE1_HIGH</code> reader - RTC timer high 16 bits","Field <code>TIMER_VALUE1_HIGH</code> writer - RTC timer high 16 bits","register description","Register <code>TIME_HIGH1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_LOW0</code> reader","Field <code>TIMER_VALUE0_LOW</code> reader - RTC timer low 32 bits","Field <code>TIMER_VALUE0_LOW</code> writer - RTC timer low 32 bits","register description","Register <code>TIME_LOW0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_LOW1</code> reader","Field <code>TIMER_VALUE1_LOW</code> reader - RTC timer low 32 bits","Field <code>TIMER_VALUE1_LOW</code> writer - RTC timer low 32 bits","register description","Register <code>TIME_LOW1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_UPDATE</code> reader","Field <code>TIMER_SYS_RST</code> reader - enable to record system reset …","Field <code>TIMER_SYS_RST</code> writer - enable to record system reset …","Field <code>TIMER_SYS_STALL</code> reader - Enable to record system …","Field <code>TIMER_SYS_STALL</code> writer - Enable to record system …","Field <code>TIMER_XTL_OFF</code> reader - Enable to record 40M XTAL OFF …","Field <code>TIMER_XTL_OFF</code> writer - Enable to record 40M XTAL OFF …","Field <code>TIME_UPDATE</code> reader - Set 1: to update register with …","register description","Field <code>TIME_UPDATE</code> writer - Set 1: to update register with …","Register <code>TIME_UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set 1: to update register with RTC timer","Bit 31 - Set 1: to update register with RTC timer","Bit 29 - enable to record system reset time","Bit 29 - enable to record system reset time","Bit 27 - Enable to record system stall time","Bit 27 - Enable to record system stall time","Bit 28 - Enable to record 40M XTAL OFF time","Bit 28 - Enable to record 40M XTAL OFF time","","","","Field <code>CK8M_WAIT</code> reader - CK8M wait cycles in slow_clk_rtc","Field <code>CK8M_WAIT</code> writer - CK8M wait cycles in slow_clk_rtc","Field <code>CPU_STALL_EN</code> reader - CPU stall enable bit","Field <code>CPU_STALL_EN</code> writer - CPU stall enable bit","Field <code>CPU_STALL_WAIT</code> reader - CPU stall wait cycles in …","Field <code>CPU_STALL_WAIT</code> writer - CPU stall wait cycles in …","Field <code>PLL_BUF_WAIT</code> reader - PLL wait cycles in slow_clk_rtc","Field <code>PLL_BUF_WAIT</code> writer - PLL wait cycles in slow_clk_rtc","Register <code>TIMER1</code> reader","register description","Register <code>TIMER1</code> writer","Field <code>XTL_BUF_WAIT</code> reader - XTAL wait cycles in …","Field <code>XTL_BUF_WAIT</code> writer - XTAL wait cycles in …","Writes raw bits to the register.","","","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bit 0 - CPU stall enable bit","Bit 0 - CPU stall enable bit","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - PLL wait cycles in slow_clk_rtc","Bits 24:31 - PLL wait cycles in slow_clk_rtc","","","","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Field <code>MIN_TIME_CK8M_OFF</code> reader - minimal cycles in …","Field <code>MIN_TIME_CK8M_OFF</code> writer - minimal cycles in …","Register <code>TIMER2</code> reader","register description","Register <code>TIMER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","","","","Field <code>DG_WRAP_POWERUP_TIMER</code> reader - Need add desc","Field <code>DG_WRAP_POWERUP_TIMER</code> writer - Need add desc","Field <code>DG_WRAP_WAIT_TIMER</code> reader - Need add desc","Field <code>DG_WRAP_WAIT_TIMER</code> writer - Need add desc","Register <code>TIMER4</code> reader","register description","Register <code>TIMER4</code> writer","Writes raw bits to the register.","","","Bits 25:31 - Need add desc","Bits 25:31 - Need add desc","Bits 16:24 - Need add desc","Bits 16:24 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MIN_SLP_VAL</code> reader - minimal sleep cycles in …","Field <code>MIN_SLP_VAL</code> writer - minimal sleep cycles in …","Register <code>TIMER5</code> reader","register description","Register <code>TIMER5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","","","","Register <code>ULP_CP_TIMER_1</code> reader","register description","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> reader - sleep cycles for …","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> writer - sleep cycles for …","Register <code>ULP_CP_TIMER_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Field <code>IO_MUX_RESET_DISABLE</code> reader - Need add desc","Field <code>IO_MUX_RESET_DISABLE</code> writer - Need add desc","Register <code>USB_CONF</code> reader","register description","Register <code>USB_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - Need add desc","Bit 18 - Need add desc","","","","Register <code>WAKEUP_STATE</code> reader","Register <code>WAKEUP_STATE</code> writer","Field <code>WAKEUP_ENA</code> reader - wakeup enable bitmap","Field <code>WAKEUP_ENA</code> writer - wakeup enable bitmap","register description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 15:31 - wakeup enable bitmap","Bits 15:31 - wakeup enable bitmap","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","register description","Field <code>WDT_CHIP_RESET_EN</code> reader - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_EN</code> writer - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_WIDTH</code> reader - chip reset siginal …","Field <code>WDT_CHIP_RESET_WIDTH</code> writer - chip reset siginal …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset counter …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset counter …","Field <code>WDT_EN</code> reader - Need add desc","Field <code>WDT_EN</code> writer - Need add desc","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - enable WDT in flash …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - enable WDT in flash …","Field <code>WDT_PAUSE_IN_SLP</code> reader - pause WDT in sleep","Field <code>WDT_PAUSE_IN_SLP</code> writer - pause WDT in sleep","Field <code>WDT_PROCPU_RESET_EN</code> reader - enable WDT reset PRO CPU","Field <code>WDT_PROCPU_RESET_EN</code> writer - enable WDT reset PRO CPU","Field <code>WDT_STG0</code> reader - 1: interrupt stage en","Field <code>WDT_STG0</code> writer - 1: interrupt stage en","Field <code>WDT_STG1</code> reader - 1: interrupt stage en","Field <code>WDT_STG1</code> writer - 1: interrupt stage en","Field <code>WDT_STG2</code> reader - 1: interrupt stage en","Field <code>WDT_STG2</code> writer - 1: interrupt stage en","Field <code>WDT_STG3</code> reader - 1: interrupt stage en","Field <code>WDT_STG3</code> writer - 1: interrupt stage en","Field <code>WDT_SYS_RESET_LENGTH</code> reader - system reset counter …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - system reset counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 8 - wdt reset whole chip enable","Bit 8 - wdt reset whole chip enable","Bits 0:7 - chip reset siginal pulse width","Bits 0:7 - chip reset siginal pulse width","Bits 16:18 - CPU reset counter length","Bits 16:18 - CPU reset counter length","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 12 - enable WDT in flash boot","Bit 12 - enable WDT in flash boot","Bit 9 - pause WDT in sleep","Bit 9 - pause WDT in sleep","Bit 11 - enable WDT reset PRO CPU","Bit 11 - enable WDT reset PRO CPU","Bits 28:30 - 1: interrupt stage en","Bits 28:30 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 13:15 - system reset counter length","Bits 13:15 - system reset counter length","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","register description","Field <code>WDT_STG0_HOLD</code> reader - Need add desc","Field <code>WDT_STG0_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","register description","Field <code>WDT_STG1_HOLD</code> reader - Need add desc","Field <code>WDT_STG1_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","register description","Field <code>WDT_STG2_HOLD</code> reader - Need add desc","Field <code>WDT_STG2_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","register description","Field <code>WDT_STG3_HOLD</code> reader - Need add desc","Field <code>WDT_STG3_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTFEED</code> reader","Register <code>WDTFEED</code> writer","register description","Field <code>WDT_FEED</code> reader - Need add desc","Field <code>WDT_FEED</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Need add desc","Bit 31 - Need add desc","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","register description","Field <code>WDT_WKEY</code> reader - Need add desc","Field <code>WDT_WKEY</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","APB_PERIPHERAL_ACCESS_0 (rw) register accessor: register …","APB_PERIPHERAL_ACCESS_1 (rw) register accessor: register …","CACHE_MMU_ACCESS_0 (rw) register accessor: register …","CACHE_MMU_ACCESS_1 (rw) register accessor: register …","CACHE_TAG_ACCESS_0 (rw) register accessor: register …","CACHE_TAG_ACCESS_1 (rw) register accessor: register …","CLOCK_GATE (rw) register accessor: register description","INTERNAL_SRAM_USAGE_0 (rw) register accessor: register …","INTERNAL_SRAM_USAGE_1 (rw) register accessor: register …","INTERNAL_SRAM_USAGE_3 (rw) register accessor: register …","PIF_ACCESS_MONITOR_0 (rw) register accessor: register …","PIF_ACCESS_MONITOR_1 (rw) register accessor: register …","PIF_ACCESS_MONITOR_2 (r) register accessor: register …","PIF_ACCESS_MONITOR_3 (r) register accessor: register …","ROM_TABLE (rw) register accessor: register description","ROM_TABLE_LOCK (rw) register accessor: register description","Register block","SENSITIVE_REG_DATE (rw) register accessor: register …","XTS_AES_KEY_UPDATE (rw) register accessor: register …","register description","0x08 - register description","register description","0x0c - register description","","","register description","0x24 - register description","register description","0x28 - register description","register description","0x1c - register description","register description","0x20 - register description","register description","0x40 - register description","Returns the argument unchanged.","register description","0x10 - register description","register description","0x14 - register description","register description","0x18 - register description","Calls <code>U::from(self)</code>.","register description","0x2c - register description","register description","0x30 - register description","register description","0x34 - register description","register description","0x38 - register description","register description","0x04 - register description","register description","0x00 - register description","register description","0xffc - register description","","","","register description","0x3c - register description","register description","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> reader - Need add …","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> writer - Need add …","Register <code>APB_PERIPHERAL_ACCESS_0</code> reader","Register <code>APB_PERIPHERAL_ACCESS_0</code> writer","Bit 0 - Need add description","Bit 0 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> reader - Need add …","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> writer - Need add …","Register <code>APB_PERIPHERAL_ACCESS_1</code> reader","Register <code>APB_PERIPHERAL_ACCESS_1</code> writer","Bit 0 - Need add description","Bit 0 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CACHE_MMU_ACCESS_LOCK</code> reader - Need add description","Field <code>CACHE_MMU_ACCESS_LOCK</code> writer - Need add description","Register <code>CACHE_MMU_ACCESS_0</code> reader","Register <code>CACHE_MMU_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_MMU_RD_ACS</code> reader - Need add description","Field <code>PRO_MMU_RD_ACS</code> writer - Need add description","Field <code>PRO_MMU_WR_ACS</code> reader - Need add description","Field <code>PRO_MMU_WR_ACS</code> writer - Need add description","Register <code>CACHE_MMU_ACCESS_1</code> reader","Register <code>CACHE_MMU_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","register description","Field <code>CACHE_TAG_ACCESS_LOCK</code> reader - Need add description","Field <code>CACHE_TAG_ACCESS_LOCK</code> writer - Need add description","Register <code>CACHE_TAG_ACCESS_0</code> reader","Register <code>CACHE_TAG_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_D_TAG_RD_ACS</code> reader - Need add description","Field <code>PRO_D_TAG_RD_ACS</code> writer - Need add description","Field <code>PRO_D_TAG_WR_ACS</code> reader - Need add description","Field <code>PRO_D_TAG_WR_ACS</code> writer - Need add description","Field <code>PRO_I_TAG_RD_ACS</code> reader - Need add description","Field <code>PRO_I_TAG_RD_ACS</code> writer - Need add description","Field <code>PRO_I_TAG_WR_ACS</code> reader - Need add description","Field <code>PRO_I_TAG_WR_ACS</code> writer - Need add description","Register <code>CACHE_TAG_ACCESS_1</code> reader","Register <code>CACHE_TAG_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Need add description","Bit 2 - Need add description","Bit 3 - Need add description","Bit 3 - Need add description","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","Field <code>CLK_EN</code> reader - Need add description","Field <code>CLK_EN</code> writer - Need add description","register description","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_0</code> reader","Register <code>INTERNAL_SRAM_USAGE_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add description","Bit 0 - Need add description","Calls <code>U::from(self)</code>.","","","","register description","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> writer - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_1</code> reader","Register <code>INTERNAL_SRAM_USAGE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add description","Bit 0 - Need add description","Bits 1:3 - Need add description","Bits 1:3 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> reader - Need add …","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> writer - Need add …","register description","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_3</code> reader","Register <code>INTERNAL_SRAM_USAGE_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - Need add description","Bit 3 - Need add description","Bits 0:2 - Need add description","Bits 0:2 - Need add description","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PIF_ACCESS_MONITOR_LOCK</code> reader - Need add description","Field <code>PIF_ACCESS_MONITOR_LOCK</code> writer - Need add description","Register <code>PIF_ACCESS_MONITOR_0</code> reader","Register <code>PIF_ACCESS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR</code> reader - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR</code> writer - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN</code> reader - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN</code> writer - Need …","Register <code>PIF_ACCESS_MONITOR_1</code> reader","Register <code>PIF_ACCESS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR</code> reader - …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE</code> …","Register <code>PIF_ACCESS_MONITOR_2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bits 1:2 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR</code> …","Register <code>PIF_ACCESS_MONITOR_3</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Register <code>ROM_TABLE</code> reader","Field <code>ROM_TABLE</code> reader - Need add description","register description","Field <code>ROM_TABLE</code> writer - Need add description","Register <code>ROM_TABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","Bits 0:31 - Need add description","","","","Register <code>ROM_TABLE_LOCK</code> reader","Field <code>ROM_TABLE_LOCK</code> reader - Need add description","register description","Field <code>ROM_TABLE_LOCK</code> writer - Need add description","Register <code>ROM_TABLE_LOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","Register <code>SENSITIVE_REG_DATE</code> reader","Field <code>SENSITIVE_REG_DATE</code> reader - Need add description","register description","Field <code>SENSITIVE_REG_DATE</code> writer - Need add description","Register <code>SENSITIVE_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Need add description","Bits 0:27 - Need add description","","","","Register <code>XTS_AES_KEY_UPDATE</code> reader","Register <code>XTS_AES_KEY_UPDATE</code> writer","Field <code>XTS_AES_KEY_UPDATE</code> reader - Set this bit to update …","register description","Field <code>XTS_AES_KEY_UPDATE</code> writer - Set this bit to update …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 0 - Set this bit to update xts_aes key","Bit 0 - Set this bit to update xts_aes key","BUSY (r) register accessor: Busy register.","CLEAR_IRQ (w) register accessor: Interrupt clear register.","CONTINUE (w) register accessor: Typical SHA configuration …","DATE (rw) register accessor: Date register.","DMA_BLOCK_NUM (rw) register accessor: DMA configuration …","DMA_CONTINUE (w) register accessor: DMA configuration …","DMA_START (w) register accessor: DMA configuration …","H_MEM (rw) register accessor: Sha H memory which contains …","IRQ_ENA (rw) register accessor: Interrupt enable register.","MODE (rw) register accessor: Initial configuration …","M_MEM (rw) register accessor: Sha M memory which contains …","Register block","START (w) register accessor: Typical SHA configuration …","T_LENGTH (rw) register accessor: SHA 512/t configuration …","T_STRING (rw) register accessor: SHA 512/t configuration …","","","Busy register.","0x18 - Busy register.","Interrupt clear register.","0x24 - Interrupt clear register.","Typical SHA configuration register 1.","0x14 - Typical SHA configuration register 1.","Date register.","0x2c - Date register.","DMA configuration register 0.","0x0c - DMA configuration register 0.","DMA configuration register 2.","0x20 - DMA configuration register 2.","DMA configuration register 1.","0x1c - DMA configuration register 1.","Returns the argument unchanged.","Sha H memory which contains intermediate hash or finial …","0x40..0x60 - Sha H memory which contains intermediate hash …","Iterator for array of: 0x40..0x60 - Sha H memory which …","Calls <code>U::from(self)</code>.","Interrupt enable register.","0x28 - Interrupt enable register.","Sha M memory which contains message.","0x80..0xc0 - Sha M memory which contains message.","Iterator for array of: 0x80..0xc0 - Sha M memory which …","Initial configuration register.","0x00 - Initial configuration register.","Typical SHA configuration register 0.","0x10 - Typical SHA configuration register 0.","SHA 512/t configuration register 1.","0x08 - SHA 512/t configuration register 1.","SHA 512/t configuration register 0.","0x04 - SHA 512/t configuration register 0.","","","","Busy register.","Register <code>BUSY</code> reader","Field <code>STATE</code> reader - Sha busy state. 1’b0: idle. 1’b1: …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Sha busy state. 1’b0: idle. 1’b1: busy.","","","","Field <code>CLEAR_INTERRUPT</code> writer - Clear sha interrupt.","Interrupt clear register.","Register <code>CLEAR_IRQ</code> writer","Writes raw bits to the register.","","","Bit 0 - Clear sha interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Typical SHA configuration register 1.","Field <code>CONTINUE</code> writer - Reserved.","Register <code>CONTINUE</code> writer","Writes raw bits to the register.","","","Bits 1:31 - Reserved.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Sha date information/ sha version …","Date register.","Field <code>DATE</code> writer - Sha date information/ sha version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Sha date information/ sha version information.","Bits 0:29 - Sha date information/ sha version information.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_BLOCK_NUM</code> reader - Dma-sha block number.","DMA configuration register 0.","Field <code>DMA_BLOCK_NUM</code> writer - Dma-sha block number.","Register <code>DMA_BLOCK_NUM</code> reader","Register <code>DMA_BLOCK_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:5 - Dma-sha block number.","Bits 0:5 - Dma-sha block number.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 2.","Field <code>DMA_CONTINUE</code> writer - Continue dma-sha.","Register <code>DMA_CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Continue dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 1.","Field <code>DMA_START</code> writer - Start dma-sha.","Register <code>DMA_START</code> writer","Writes raw bits to the register.","","","Bit 0 - Start dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Sha H memory which contains intermediate hash or finial …","Register <code>H_MEM[%s]</code> reader","Register <code>H_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_ENA</code> reader - Sha interrupt enable …","Field <code>INTERRUPT_ENA</code> writer - Sha interrupt enable …","Interrupt enable register.","Register <code>IRQ_ENA</code> reader","Register <code>IRQ_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Sha interrupt enable register. 1’b0: …","Bit 0 - Sha interrupt enable register. 1’b0: …","Calls <code>U::from(self)</code>.","","","","Sha M memory which contains message.","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MODE</code> reader - Sha mode.","Initial configuration register.","Field <code>MODE</code> writer - Sha mode.","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Sha mode.","Bits 0:2 - Sha mode.","","","","Typical SHA configuration register 0.","Field <code>START</code> writer - Reserved.","Register <code>START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:31 - Reserved.","","","","Register <code>T_LENGTH</code> reader","Field <code>T_LENGTH</code> reader - Sha t_length (used if and only if …","SHA 512/t configuration register 1.","Field <code>T_LENGTH</code> writer - Sha t_length (used if and only if …","Register <code>T_LENGTH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - Sha t_length (used if and only if mode == …","Bits 0:5 - Sha t_length (used if and only if mode == …","","","","Register <code>T_STRING</code> reader","Field <code>T_STRING</code> reader - Sha t_string (used if and only if …","SHA 512/t configuration register 0.","Field <code>T_STRING</code> writer - Sha t_string (used if and only if …","Register <code>T_STRING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Sha t_string (used if and only if mode == …","Bits 0:31 - Sha t_string (used if and only if mode == …","","","","CACHE_FCTRL (rw) register accessor: SPI0 bit mode control …","CLOCK (rw) register accessor: SPI clock division control …","CLOCK_GATE (rw) register accessor: SPI0 clk_gate register","CORE_CLK_SEL (rw) register accessor: SPI0 module clock …","CTRL (rw) register accessor: SPI0 control register.","CTRL1 (rw) register accessor: SPI0 control1 register.","CTRL2 (rw) register accessor: SPI0 control2 register.","DATE (rw) register accessor: Version control register","DIN_MODE (r) register accessor: SPI0 input delay mode …","DIN_NUM (r) register accessor: SPI0 input delay number …","DOUT_MODE (r) register accessor: SPI0 output delay mode …","FSM (rw) register accessor: SPI0 FSM status register","MISC (rw) register accessor: SPI0 misc register","RD_STATUS (rw) register accessor: SPI0 read control …","Register block","TIMING_CALI (r) register accessor: SPI0 timing calibration …","USER (rw) register accessor: SPI0 user register.","USER1 (rw) register accessor: SPI0 user1 register.","USER2 (rw) register accessor: SPI0 user2 register.","","","SPI0 bit mode control register.","0x3c - SPI0 bit mode control register.","SPI clock division control register.","0x14 - SPI clock division control register.","SPI0 clk_gate register","0xdc - SPI0 clk_gate register","SPI0 module clock select register","0xe0 - SPI0 module clock select register","SPI0 control register.","0x08 - SPI0 control register.","SPI0 control1 register.","0x0c - SPI0 control1 register.","SPI0 control2 register.","0x10 - SPI0 control2 register.","Version control register","0x3fc - Version control register","SPI0 input delay mode control register","0xac - SPI0 input delay mode control register","SPI0 input delay number control register","0xb0 - SPI0 input delay number control register","SPI0 output delay mode control register","0xb4 - SPI0 output delay mode control register","Returns the argument unchanged.","SPI0 FSM status register","0x54 - SPI0 FSM status register","Calls <code>U::from(self)</code>.","SPI0 misc register","0x34 - SPI0 misc register","SPI0 read control register.","0x2c - SPI0 read control register.","SPI0 timing calibration register","0xa8 - SPI0 timing calibration register","","","","SPI0 user register.","0x18 - SPI0 user register.","SPI0 user1 register.","0x1c - SPI0 user1 register.","SPI0 user2 register.","0x20 - SPI0 user2 register.","SPI0 bit mode control register.","Field <code>CACHE_FLASH_USR_CMD</code> reader - For SPI0, cache read …","Field <code>CACHE_FLASH_USR_CMD</code> writer - For SPI0, cache read …","Field <code>CACHE_REQ_EN</code> reader - For SPI0, Cache access enable, …","Field <code>CACHE_REQ_EN</code> writer - For SPI0, Cache access enable, …","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI0, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI0, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_DUAL</code> writer - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> writer - For SPI0 flash, address phase …","Field <code>FDIN_DUAL</code> reader - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI0 flash, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI0 flash, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_DUAL</code> writer - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> writer - For SPI0 flash, dout phase apply …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 2 - For SPI0, cache read flash for user define …","Bit 2 - For SPI0, cache read flash for user define …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - Set this bit in 1-division …","Field <code>CLK_EQU_SYSCLK</code> writer - Set this bit in 1-division …","SPI clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - Set this bit in 1-division mode.","Bit 31 - Set this bit in 1-division mode.","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI0 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI0 module clock select register","Register <code>CORE_CLK_SEL</code> reader","Field <code>SPI01_CLK_SEL</code> reader - When the digital system clock …","Field <code>SPI01_CLK_SEL</code> writer - When the digital system clock …","Register <code>CORE_CLK_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - When the digital system clock selects PLL clock …","Bits 0:1 - When the digital system clock selects PLL clock …","","","","SPI0 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: SPI_MEM_FREAD_QIO, …","Bit 13 - This bit enable the bits: SPI_MEM_FREAD_QIO, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","SPI0 control1 register.","Register <code>CTRL1</code> reader","Field <code>RXFIFO_RST</code> writer - SPI0 RX FIFO reset signal.","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - SPI0 RX FIFO reset signal.","","","","Field <code>CS_HOLD_DELAY</code> reader - These bits are used to set …","Field <code>CS_HOLD_DELAY</code> writer - These bits are used to set …","Field <code>CS_HOLD_TIME</code> reader - Spi cs signal is delayed to …","Field <code>CS_HOLD_TIME</code> writer - Spi cs signal is delayed to …","Field <code>CS_SETUP_TIME</code> reader - (cycles-1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles-1) of prepare phase …","SPI0 control2 register.","Register <code>CTRL2</code> reader","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Bits 25:30 - These bits are used to set the minimum CS …","Bits 25:30 - These bits are used to set the minimum CS …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - SPI register version.","Version control register","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","SPI0 input delay mode control register","Register <code>DIN_MODE</code> reader","","","Bits 0:1 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","SPI0 input delay number control register","Register <code>DIN_NUM</code> reader","","","Bit 0 - the input signals are delayed by system clock …","Bit 1 - the input signals are delayed by system clock …","Bit 2 - the input signals are delayed by system clock …","Bit 3 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DOUT0_MODE</code> reader - the output signals are delayed …","Field <code>DOUT1_MODE</code> reader - the output signals are delayed …","Field <code>DOUT2_MODE</code> reader - the output signals are delayed …","Field <code>DOUT3_MODE</code> reader - the output signals are delayed …","SPI0 output delay mode control register","Register <code>DOUT_MODE</code> reader","","","Bit 0 - the output signals are delayed by system clock …","Bit 1 - the output signals are delayed by system clock …","Bit 2 - the output signals are delayed by system clock …","Bit 3 - the output signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CSPI_LOCK_DELAY_TIME</code> reader - The lock delay time of …","Field <code>CSPI_LOCK_DELAY_TIME</code> writer - The lock delay time of …","Field <code>CSPI_ST</code> reader - The current status of SPI0 slave …","Field <code>EM_ST</code> reader - The current status of SPI0 master …","SPI0 FSM status register","Register <code>FSM</code> reader","Register <code>FSM</code> writer","Writes raw bits to the register.","","","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 0:3 - The current status of SPI0 slave FSM: …","Bits 4:6 - The current status of SPI0 master FSM: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> reader - The bit is used …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> writer - The bit is used …","Field <code>CSPI_ST_TRANS_END</code> reader - The bit is used to …","Field <code>CSPI_ST_TRANS_END</code> writer - The bit is used to …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI0 misc register","Register <code>MISC</code> reader","Field <code>TRANS_END_INT_ENA</code> reader - The bit is used to enable …","Field <code>TRANS_END_INT_ENA</code> writer - The bit is used to enable …","Field <code>TRANS_END</code> reader - The bit is used to indicate the …","Field <code>TRANS_END</code> writer - The bit is used to indicate the …","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 6 - The bit is used to enable the interrupt of …","Bit 6 - The bit is used to enable the interrupt of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 4 - The bit is used to enable the interrupt of …","Bit 4 - The bit is used to enable the interrupt of …","","","","Register <code>RD_STATUS</code> reader","SPI0 read control register.","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI0 timing calibration register","Field <code>TIMING_CLK_ENA</code> reader - The bit is used to enable …","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","Bit 0 - The bit is used to enable timing adjust clock for …","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Register <code>USER</code> reader","SPI0 user register.","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Register <code>USER1</code> reader","SPI0 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI0 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","ADDR (rw) register accessor: SPI1 address register","CACHE_FCTRL (rw) register accessor: SPI1 bit mode control …","CLOCK (rw) register accessor: SPI1 clock division control …","CLOCK_GATE (rw) register accessor: SPI1 clk_gate register","CMD (rw) register accessor: SPI1 memory command register","CTRL (rw) register accessor: SPI1 control register.","CTRL1 (rw) register accessor: SPI1 control1 register.","CTRL2 (w) register accessor: SPI1 control2 register.","DATE (rw) register accessor: Version control register","FLASH_SUS_CMD (rw) register accessor: SPI1 flash suspend …","FLASH_SUS_CTRL (rw) register accessor: SPI1 flash suspend …","FLASH_WAITI_CTRL (rw) register accessor: SPI1 wait idle …","INT_CLR (w) register accessor: SPI1 interrupt clear …","INT_ENA (rw) register accessor: SPI1 interrupt enable …","INT_RAW (rw) register accessor: SPI1 interrupt raw register","INT_ST (r) register accessor: SPI1 interrupt status …","MISC (rw) register accessor: SPI1 misc register","MISO_DLEN (rw) register accessor: SPI1 receive data bit …","MOSI_DLEN (rw) register accessor: SPI1 send data bit …","RD_STATUS (rw) register accessor: SPI1 status register.","Register block","SUS_STATUS (rw) register accessor: SPI1 flash suspend …","TIMING_CALI (r) register accessor: SPI1 timing control …","TX_CRC (r) register accessor: SPI1 TX CRC data register.","USER (rw) register accessor: SPI1 user register.","USER1 (rw) register accessor: SPI1 user1 register.","USER2 (rw) register accessor: SPI1 user2 register.","W0 (rw) register accessor: SPI1 memory data buffer0","W1 (rw) register accessor: SPI1 memory data buffer1","W10 (rw) register accessor: SPI1 memory data buffer10","W11 (rw) register accessor: SPI1 memory data buffer11","W12 (rw) register accessor: SPI1 memory data buffer12","W13 (rw) register accessor: SPI1 memory data buffer13","W14 (rw) register accessor: SPI1 memory data buffer14","W15 (rw) register accessor: SPI1 memory data buffer15","W2 (rw) register accessor: SPI1 memory data buffer2","W3 (rw) register accessor: SPI1 memory data buffer3","W4 (rw) register accessor: SPI1 memory data buffer4","W5 (rw) register accessor: SPI1 memory data buffer5","W6 (rw) register accessor: SPI1 memory data buffer6","W7 (rw) register accessor: SPI1 memory data buffer7","W8 (rw) register accessor: SPI1 memory data buffer8","W9 (rw) register accessor: SPI1 memory data buffer9","SPI1 address register","0x04 - SPI1 address register","","","SPI1 bit mode control register.","0x3c - SPI1 bit mode control register.","SPI1 clock division control register.","0x14 - SPI1 clock division control register.","SPI1 clk_gate register","0xdc - SPI1 clk_gate register","SPI1 memory command register","0x00 - SPI1 memory command register","SPI1 control register.","0x08 - SPI1 control register.","SPI1 control1 register.","0x0c - SPI1 control1 register.","SPI1 control2 register.","0x10 - SPI1 control2 register.","Version control register","0x3fc - Version control register","SPI1 flash suspend command register","0xa0 - SPI1 flash suspend command register","SPI1 flash suspend control register","0x9c - SPI1 flash suspend control register","SPI1 wait idle control register","0x98 - SPI1 wait idle control register","Returns the argument unchanged.","SPI1 interrupt clear register","0xc4 - SPI1 interrupt clear register","SPI1 interrupt enable register","0xc0 - SPI1 interrupt enable register","SPI1 interrupt raw register","0xc8 - SPI1 interrupt raw register","SPI1 interrupt status register","0xcc - SPI1 interrupt status register","Calls <code>U::from(self)</code>.","SPI1 misc register","0x34 - SPI1 misc register","SPI1 receive data bit length control register.","0x28 - SPI1 receive data bit length control register.","SPI1 send data bit length control register.","0x24 - SPI1 send data bit length control register.","SPI1 status register.","0x2c - SPI1 status register.","SPI1 flash suspend status register","0xa4 - SPI1 flash suspend status register","SPI1 timing control register","0xa8 - SPI1 timing control register","","","SPI1 TX CRC data register.","0x38 - SPI1 TX CRC data register.","","SPI1 user register.","0x18 - SPI1 user register.","SPI1 user1 register.","0x1c - SPI1 user1 register.","SPI1 user2 register.","0x20 - SPI1 user2 register.","SPI1 memory data buffer0","0x58 - SPI1 memory data buffer0","SPI1 memory data buffer1","0x5c - SPI1 memory data buffer1","SPI1 memory data buffer10","0x80 - SPI1 memory data buffer10","SPI1 memory data buffer11","0x84 - SPI1 memory data buffer11","SPI1 memory data buffer12","0x88 - SPI1 memory data buffer12","SPI1 memory data buffer13","0x8c - SPI1 memory data buffer13","SPI1 memory data buffer14","0x90 - SPI1 memory data buffer14","SPI1 memory data buffer15","0x94 - SPI1 memory data buffer15","SPI1 memory data buffer2","0x60 - SPI1 memory data buffer2","SPI1 memory data buffer3","0x64 - SPI1 memory data buffer3","SPI1 memory data buffer4","0x68 - SPI1 memory data buffer4","SPI1 memory data buffer5","0x6c - SPI1 memory data buffer5","SPI1 memory data buffer6","0x70 - SPI1 memory data buffer6","SPI1 memory data buffer7","0x74 - SPI1 memory data buffer7","SPI1 memory data buffer8","0x78 - SPI1 memory data buffer8","SPI1 memory data buffer9","0x7c - SPI1 memory data buffer9","SPI1 address register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - In user mode, it is the …","Field <code>USR_ADDR_VALUE</code> writer - In user mode, it is the …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - In user mode, it is the memory address. other …","Bits 0:31 - In user mode, it is the memory address. other …","SPI1 bit mode control register.","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI1, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI1, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI1, address phase apply 2 …","Field <code>FADDR_DUAL</code> writer - For SPI1, address phase apply 2 …","Field <code>FADDR_QUAD</code> reader - For SPI1, address phase apply 4 …","Field <code>FADDR_QUAD</code> writer - For SPI1, address phase apply 4 …","Field <code>FDIN_DUAL</code> reader - For SPI1, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI1, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI1, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI1, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI1, dout phase apply 2 …","Field <code>FDOUT_DUAL</code> writer - For SPI1, dout phase apply 2 …","Field <code>FDOUT_QUAD</code> reader - For SPI1, dout phase apply 4 …","Field <code>FDOUT_QUAD</code> writer - For SPI1, dout phase apply 4 …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - reserved","Field <code>CLK_EQU_SYSCLK</code> writer - reserved","SPI1 clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - reserved","Bit 31 - reserved","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI1 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 memory command register","Field <code>FLASH_BE</code> reader - Block erase enable(32KB) . Block …","Field <code>FLASH_BE</code> writer - Block erase enable(32KB) . Block …","Field <code>FLASH_CE</code> reader - Chip erase enable. Chip erase …","Field <code>FLASH_CE</code> writer - Chip erase enable. Chip erase …","Field <code>FLASH_DP</code> reader - Drive Flash into power down. An …","Field <code>FLASH_DP</code> writer - Drive Flash into power down. An …","Field <code>FLASH_HPM</code> reader - Drive Flash into high performance …","Field <code>FLASH_HPM</code> writer - Drive Flash into high performance …","Field <code>FLASH_PE</code> reader - In user mode, it is set to …","Field <code>FLASH_PE</code> writer - In user mode, it is set to …","Field <code>FLASH_PP</code> reader - Page program enable(1 byte ~256 …","Field <code>FLASH_PP</code> writer - Page program enable(1 byte ~256 …","Field <code>FLASH_RDID</code> reader - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDID</code> writer - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDSR</code> reader - Read status register-1. Read …","Field <code>FLASH_RDSR</code> writer - Read status register-1. Read …","Field <code>FLASH_READ</code> reader - Read flash enable. Read flash …","Field <code>FLASH_READ</code> writer - Read flash enable. Read flash …","Field <code>FLASH_RES</code> reader - This bit combined with …","Field <code>FLASH_RES</code> writer - This bit combined with …","Field <code>FLASH_SE</code> reader - Sector erase enable(4KB). Sector …","Field <code>FLASH_SE</code> writer - Sector erase enable(4KB). Sector …","Field <code>FLASH_WRDI</code> reader - Write flash disable. Write …","Field <code>FLASH_WRDI</code> writer - Write flash disable. Write …","Field <code>FLASH_WREN</code> reader - Write flash enable. Write enable …","Field <code>FLASH_WREN</code> writer - Write flash enable. Write enable …","Field <code>FLASH_WRSR</code> reader - Write status register enable. …","Field <code>FLASH_WRSR</code> writer - Write status register enable. …","Field <code>MSPI_ST</code> reader - The current status of SPI1 slave …","Register <code>CMD</code> reader","Field <code>SPI1_MST_ST</code> reader - The current status of SPI1 …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 17 - In user mode, it is set to indicate that …","Bit 17 - In user mode, it is set to indicate that …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 27 - Read status register-1. Read status operation …","Bit 27 - Read status register-1. Read status operation …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 29 - Write flash disable. Write disable command will …","Bit 29 - Write flash disable. Write disable command will …","Bit 30 - Write flash enable. Write enable command will be …","Bit 30 - Write flash enable. Write enable command will be …","Bit 26 - Write status register enable. Write status …","Bit 26 - Write status register enable. Write status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:7 - The current status of SPI1 slave FSM: mspi_st. …","Bits 0:3 - The current status of SPI1 master FSM.","","","","Bit 18 - User define command enable. An operation will be …","Bit 18 - User define command enable. An operation will be …","SPI1 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FCS_CRC_EN</code> reader - For SPI1, initialize crc32 …","Field <code>FCS_CRC_EN</code> writer - For SPI1, initialize crc32 …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RESANDRES</code> reader - The Device ID is read out to …","Field <code>RESANDRES</code> writer - The Device ID is read out to …","Field <code>TX_CRC_EN</code> reader - For SPI1, enable crc32 when …","Field <code>TX_CRC_EN</code> writer - For SPI1, enable crc32 when …","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Field <code>WRSR_2B</code> reader - two bytes data will be written to …","Field <code>WRSR_2B</code> writer - two bytes data will be written to …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","","","Bit 11 - For SPI1, enable crc32 when writing encrypted …","Bit 11 - For SPI1, enable crc32 when writing encrypted …","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 22 - two bytes data will be written to status register …","Bit 22 - two bytes data will be written to status register …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>CS_HOLD_DLY_RES</code> reader - After RES/DP/HPM command is …","Field <code>CS_HOLD_DLY_RES</code> writer - After RES/DP/HPM command is …","SPI1 control1 register.","Register <code>CTRL1</code> reader","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 control2 register.","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_PER_COMMAND</code> reader - Program/Erase resume …","Field <code>FLASH_PER_COMMAND</code> writer - Program/Erase resume …","Field <code>FLASH_PES_COMMAND</code> reader - Program/Erase suspend …","Field <code>FLASH_PES_COMMAND</code> writer - Program/Erase suspend …","SPI1 flash suspend command register","Register <code>FLASH_SUS_CMD</code> reader","Register <code>FLASH_SUS_CMD</code> writer","Field <code>WAIT_PESR_COMMAND</code> reader - Flash SUS/SUS1/SUS2 …","Field <code>WAIT_PESR_COMMAND</code> writer - Flash SUS/SUS1/SUS2 …","Writes raw bits to the register.","","","Bits 0:7 - Program/Erase resume command.","Bits 0:7 - Program/Erase resume command.","Bits 8:15 - Program/Erase suspend command.","Bits 8:15 - Program/Erase suspend command.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Field <code>FLASH_PER</code> reader - program erase resume bit, program …","Field <code>FLASH_PER</code> writer - program erase resume bit, program …","Field <code>FLASH_PER_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PER_WAIT_EN</code> writer - 1: SPI1 waits …","Field <code>FLASH_PES_EN</code> reader - Set this bit to enable …","Field <code>FLASH_PES_EN</code> writer - Set this bit to enable …","Field <code>FLASH_PES</code> reader - program erase suspend bit, …","Field <code>FLASH_PES</code> writer - program erase suspend bit, …","Field <code>FLASH_PES_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PES_WAIT_EN</code> writer - 1: SPI1 waits …","SPI1 flash suspend control register","Field <code>PER_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PER_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PESR_END_MSK</code> reader - The mask value when check …","Field <code>PESR_END_MSK</code> writer - The mask value when check …","Field <code>PES_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_PER_EN</code> reader - Set this bit to enable PES end …","Field <code>PES_PER_EN</code> writer - Set this bit to enable PES end …","Register <code>FLASH_SUS_CTRL</code> reader","Field <code>SPI_FMEM_RD_SUS_2B</code> reader - 1: Read two bytes when …","Field <code>SPI_FMEM_RD_SUS_2B</code> writer - 1: Read two bytes when …","Field <code>SUS_TIMEOUT_CNT</code> reader - When SPI1 checks …","Field <code>SUS_TIMEOUT_CNT</code> writer - When SPI1 checks …","Register <code>FLASH_SUS_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - program erase resume bit, program erase suspend …","Bit 0 - program erase resume bit, program erase suspend …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 4 - Set this bit to enable PES end triggers PER …","Bit 4 - Set this bit to enable PES end triggers PER …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","","","","SPI1 wait idle control register","Register <code>FLASH_WAITI_CTRL</code> reader","Register <code>FLASH_WAITI_CTRL</code> writer","Field <code>WAITI_CMD</code> reader - The command to wait flash …","Field <code>WAITI_CMD</code> writer - The command to wait flash …","Field <code>WAITI_DUMMY_CYCLELEN</code> reader - The dummy cycle length …","Field <code>WAITI_DUMMY_CYCLELEN</code> writer - The dummy cycle length …","Field <code>WAITI_DUMMY</code> reader - The dummy phase enable when …","Field <code>WAITI_DUMMY</code> writer - The dummy phase enable when …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 2:9 - The command to wait flash idle(RDSR).","Bits 2:9 - The command to wait flash idle(RDSR).","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bits 10:15 - The dummy cycle length when wait flash …","Bits 10:15 - The dummy cycle length when wait flash …","Field <code>BROWN_OUT_INT_CLR</code> writer - The status bit for …","SPI1 interrupt clear register","Field <code>MST_ST_END_INT_CLR</code> writer - The clear bit for …","Field <code>PER_END_INT_CLR</code> writer - The clear bit for …","Field <code>PES_END_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_ST_END_INT_CLR</code> writer - The clear bit for …","Register <code>INT_CLR</code> writer","Field <code>WPE_END_INT_CLR</code> writer - The clear bit for …","Writes raw bits to the register.","","","Bit 5 - The status bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The clear bit for SPI_MEM_MST_ST_END_INT interrupt.","Bit 0 - The clear bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The clear bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.","","","","Bit 2 - The clear bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>BROWN_OUT_INT_ENA</code> reader - The enable bit for …","Field <code>BROWN_OUT_INT_ENA</code> writer - The enable bit for …","SPI1 interrupt enable register","Field <code>MST_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>MST_ST_END_INT_ENA</code> writer - The enable bit for …","Field <code>PER_END_INT_ENA</code> reader - The enable bit for …","Field <code>PER_END_INT_ENA</code> writer - The enable bit for …","Field <code>PES_END_INT_ENA</code> reader - The enable bit for …","Field <code>PES_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> reader","Field <code>SLV_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_ST_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WPE_END_INT_ENA</code> reader - The enable bit for …","Field <code>WPE_END_INT_ENA</code> writer - The enable bit for …","Writes raw bits to the register.","","","Bit 5 - The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.","Bit 5 - The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>BROWN_OUT_INT_RAW</code> reader - The raw bit for …","Field <code>BROWN_OUT_INT_RAW</code> writer - The raw bit for …","SPI1 interrupt raw register","Field <code>MST_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>MST_ST_END_INT_RAW</code> writer - The raw bit for …","Field <code>PER_END_INT_RAW</code> reader - The raw bit for …","Field <code>PER_END_INT_RAW</code> writer - The raw bit for …","Field <code>PES_END_INT_RAW</code> reader - The raw bit for …","Field <code>PES_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> reader","Field <code>SLV_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_ST_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> writer","Field <code>WPE_END_INT_RAW</code> reader - The raw bit for …","Field <code>WPE_END_INT_RAW</code> writer - The raw bit for …","Writes raw bits to the register.","","","Bit 5 - The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. …","Bit 5 - The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","","","","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","Field <code>BROWN_OUT_INT_ST</code> reader - The status bit for …","SPI1 interrupt status register","Field <code>MST_ST_END_INT_ST</code> reader - The status bit for …","Field <code>PER_END_INT_ST</code> reader - The status bit for …","Field <code>PES_END_INT_ST</code> reader - The status bit for …","Register <code>INT_ST</code> reader","Field <code>SLV_ST_END_INT_ST</code> reader - The status bit for …","Field <code>WPE_END_INT_ST</code> reader - The status bit for …","","","Bit 5 - The status bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The status bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The status bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The status bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The status bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The status bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CS0_DIS</code> reader - SPI_CS0 pin enable, 1: disable …","Field <code>CS0_DIS</code> writer - SPI_CS0 pin enable, 1: disable …","Field <code>CS1_DIS</code> reader - SPI_CS1 pin enable, 1: disable …","Field <code>CS1_DIS</code> writer - SPI_CS1 pin enable, 1: disable …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI1 misc register","Register <code>MISC</code> reader","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 receive data bit length control register.","Register <code>MISO_DLEN</code> reader","Field <code>USR_MISO_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MISO_DBITLEN</code> writer - The length in bits of …","Register <code>MISO_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of read-data. The register …","Bits 0:9 - The length in bits of read-data. The register …","SPI1 send data bit length control register.","Register <code>MOSI_DLEN</code> reader","Field <code>USR_MOSI_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MOSI_DBITLEN</code> writer - The length in bits of …","Register <code>MOSI_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of write-data. The register …","Bits 0:9 - The length in bits of write-data. The register …","Register <code>RD_STATUS</code> reader","SPI1 status register.","Field <code>STATUS</code> reader - The value is stored when set …","Field <code>STATUS</code> writer - The value is stored when set …","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The value is stored when set …","Bits 0:15 - The value is stored when set …","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>FLASH_DP_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_DP_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_PER_DLY_128</code> reader - Valid when …","Field <code>FLASH_PER_DLY_128</code> writer - Valid when …","Field <code>FLASH_PES_DLY_128</code> reader - Valid when …","Field <code>FLASH_PES_DLY_128</code> writer - Valid when …","Field <code>FLASH_RES_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_RES_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_SUS</code> reader - The status of flash suspend, only …","Field <code>FLASH_SUS</code> writer - The status of flash suspend, only …","Register <code>SUS_STATUS</code> reader","Field <code>SPI0_LOCK_EN</code> reader - 1: Enable SPI0 lock SPI0/1 …","Field <code>SPI0_LOCK_EN</code> writer - 1: Enable SPI0 lock SPI0/1 …","SPI1 flash suspend status register","Register <code>SUS_STATUS</code> writer","Field <code>WAIT_PESR_CMD_2B</code> reader - 1: SPI1 sends out …","Field <code>WAIT_PESR_CMD_2B</code> writer - 1: SPI1 sends out …","Writes raw bits to the register.","","","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 0 - The status of flash suspend, only used in SPI1.","Bit 0 - The status of flash suspend, only used in SPI1.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","","","","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI1 timing control register","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","","","","Field <code>DATA</code> reader - For SPI1, the value of crc32.","Register <code>TX_CRC</code> reader","SPI1 TX CRC data register.","","","Bits 0:31 - For SPI1, the value of crc32.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>FWRITE_DIO</code> reader - In the write operations address …","Field <code>FWRITE_DIO</code> writer - In the write operations address …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_QIO</code> reader - In the write operations address …","Field <code>FWRITE_QIO</code> writer - In the write operations address …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Register <code>USER</code> reader","SPI1 user register.","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_DUMMY_IDLE</code> reader - SPI clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - SPI clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Returns the argument unchanged.","Bit 14 - In the write operations address phase and …","Bit 14 - In the write operations address phase and …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 15 - In the write operations address phase and …","Bit 15 - In the write operations address phase and …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","","","","Bit 30 - This bit enable the address phase of an operation.","Bit 30 - This bit enable the address phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Register <code>USER1</code> reader","SPI1 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI1 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI1 memory data buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI1 memory data buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI1 memory data buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI1 memory data buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI1 memory data buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI1 memory data buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI1 memory data buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI1 memory data buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI1 memory data buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI1 memory data buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI1 memory data buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI1 memory data buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI1 memory data buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI1 memory data buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI1 memory data buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI1 memory data buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ADDR (rw) register accessor: Address value register","CLK_GATE (rw) register accessor: SPI module clock and …","CLOCK (rw) register accessor: SPI clock control register","CMD (rw) register accessor: Command control register","CTRL (rw) register accessor: SPI control register","DATE (rw) register accessor: Version control","DIN_MODE (r) register accessor: SPI input delay mode …","DIN_NUM (r) register accessor: SPI input delay number …","DMA_CONF (rw) register accessor: SPI DMA control register","DMA_INT_CLR (w) register accessor: SPI interrupt clear …","DMA_INT_ENA (rw) register accessor: SPI interrupt enable …","DMA_INT_RAW (rw) register accessor: SPI interrupt raw …","DMA_INT_SET (w) register accessor: SPI interrupt software …","DMA_INT_ST (r) register accessor: SPI interrupt status …","DOUT_MODE (r) register accessor: SPI output delay mode …","MISC (rw) register accessor: SPI misc register","MS_DLEN (rw) register accessor: SPI data bit length …","Register block","SLAVE (rw) register accessor: SPI slave control register","SLAVE1 (rw) register accessor: SPI slave control register 1","USER (rw) register accessor: SPI USER control register","USER1 (rw) register accessor: SPI USER control register 1","USER2 (rw) register accessor: SPI USER control register 2","W0 (rw) register accessor: SPI CPU-controlled buffer0","W1 (rw) register accessor: SPI CPU-controlled buffer1","W10 (rw) register accessor: SPI CPU-controlled buffer10","W11 (rw) register accessor: SPI CPU-controlled buffer11","W12 (rw) register accessor: SPI CPU-controlled buffer12","W13 (rw) register accessor: SPI CPU-controlled buffer13","W14 (rw) register accessor: SPI CPU-controlled buffer14","W15 (rw) register accessor: SPI CPU-controlled buffer15","W2 (rw) register accessor: SPI CPU-controlled buffer2","W3 (rw) register accessor: SPI CPU-controlled buffer3","W4 (rw) register accessor: SPI CPU-controlled buffer4","W5 (rw) register accessor: SPI CPU-controlled buffer5","W6 (rw) register accessor: SPI CPU-controlled buffer6","W7 (rw) register accessor: SPI CPU-controlled buffer7","W8 (rw) register accessor: SPI CPU-controlled buffer8","W9 (rw) register accessor: SPI CPU-controlled buffer9","Address value register","0x04 - Address value register","","","SPI module clock and register clock control","0xe8 - SPI module clock and register clock control","SPI clock control register","0x0c - SPI clock control register","Command control register","0x00 - Command control register","SPI control register","0x08 - SPI control register","Version control","0xf0 - Version control","SPI input delay mode configuration","0x24 - SPI input delay mode configuration","SPI input delay number configuration","0x28 - SPI input delay number configuration","SPI DMA control register","0x30 - SPI DMA control register","SPI interrupt clear register","0x38 - SPI interrupt clear register","SPI interrupt enable register","0x34 - SPI interrupt enable register","SPI interrupt raw register","0x3c - SPI interrupt raw register","SPI interrupt software set register","0x44 - SPI interrupt software set register","SPI interrupt status register","0x40 - SPI interrupt status register","SPI output delay mode configuration","0x2c - SPI output delay mode configuration","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","SPI misc register","0x20 - SPI misc register","SPI data bit length control register","0x1c - SPI data bit length control register","SPI slave control register","0xe0 - SPI slave control register","SPI slave control register 1","0xe4 - SPI slave control register 1","","","","SPI USER control register","0x10 - SPI USER control register","SPI USER control register 1","0x14 - SPI USER control register 1","SPI USER control register 2","0x18 - SPI USER control register 2","SPI CPU-controlled buffer0","0x98 - SPI CPU-controlled buffer0","SPI CPU-controlled buffer1","0x9c - SPI CPU-controlled buffer1","SPI CPU-controlled buffer10","0xc0 - SPI CPU-controlled buffer10","SPI CPU-controlled buffer11","0xc4 - SPI CPU-controlled buffer11","SPI CPU-controlled buffer12","0xc8 - SPI CPU-controlled buffer12","SPI CPU-controlled buffer13","0xcc - SPI CPU-controlled buffer13","SPI CPU-controlled buffer14","0xd0 - SPI CPU-controlled buffer14","SPI CPU-controlled buffer15","0xd4 - SPI CPU-controlled buffer15","SPI CPU-controlled buffer2","0xa0 - SPI CPU-controlled buffer2","SPI CPU-controlled buffer3","0xa4 - SPI CPU-controlled buffer3","SPI CPU-controlled buffer4","0xa8 - SPI CPU-controlled buffer4","SPI CPU-controlled buffer5","0xac - SPI CPU-controlled buffer5","SPI CPU-controlled buffer6","0xb0 - SPI CPU-controlled buffer6","SPI CPU-controlled buffer7","0xb4 - SPI CPU-controlled buffer7","SPI CPU-controlled buffer8","0xb8 - SPI CPU-controlled buffer8","SPI CPU-controlled buffer9","0xbc - SPI CPU-controlled buffer9","Address value register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - Address to slave. Can be …","Field <code>USR_ADDR_VALUE</code> writer - Address to slave. Can be …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Address to slave. Can be configured in CONF …","Bits 0:31 - Address to slave. Can be configured in CONF …","Field <code>CLK_EN</code> reader - Set this bit to enable clk gate","Field <code>CLK_EN</code> writer - Set this bit to enable clk gate","SPI module clock and register clock control","Field <code>MST_CLK_ACTIVE</code> reader - Set this bit to power on the …","Field <code>MST_CLK_ACTIVE</code> writer - Set this bit to power on the …","Field <code>MST_CLK_SEL</code> reader - This bit is used to select SPI …","Field <code>MST_CLK_SEL</code> writer - This bit is used to select SPI …","Register <code>CLK_GATE</code> reader","Register <code>CLK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable clk gate","Bit 0 - Set this bit to enable clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 2 - This bit is used to select SPI module clock source …","Bit 2 - This bit is used to select SPI module clock source …","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLKDIV_PRE</code> reader - In the master mode it is …","Field <code>CLKDIV_PRE</code> writer - In the master mode it is …","Field <code>CLK_EQU_SYSCLK</code> reader - In the master mode 1: …","Field <code>CLK_EQU_SYSCLK</code> writer - In the master mode 1: …","SPI clock control register","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bits 6:11 - In the master mode it must be …","Bits 6:11 - In the master mode it must be …","Bits 0:5 - In the master mode it must be equal to …","Bits 0:5 - In the master mode it must be equal to …","Bits 12:17 - In the master mode it is the divider of …","Bits 12:17 - In the master mode it is the divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Command control register","Field <code>CONF_BITLEN</code> reader - Define the APB cycles of …","Field <code>CONF_BITLEN</code> writer - Define the APB cycles of …","Register <code>CMD</code> reader","Field <code>UPDATE</code> reader - Set this bit to synchronize SPI …","Field <code>UPDATE</code> writer - Set this bit to synchronize SPI …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 24 - User define command enable. An operation will be …","Bit 24 - User define command enable. An operation will be …","SPI control register","Field <code>DUMMY_OUT</code> reader - 0: In the dummy phase, the FSPI …","Field <code>DUMMY_OUT</code> writer - 0: In the dummy phase, the FSPI …","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FADDR_DUAL</code> reader - Apply 2 signals during addr …","Field <code>FADDR_DUAL</code> writer - Apply 2 signals during addr …","Field <code>FADDR_OCT</code> reader - Apply 8 signals during addr phase …","Field <code>FADDR_QUAD</code> reader - Apply 4 signals during addr …","Field <code>FADDR_QUAD</code> writer - Apply 4 signals during addr …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_OCT</code> reader - Apply 8 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_OCT</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>HOLD_POL</code> reader - SPI_HOLD output value when SPI is …","Field <code>HOLD_POL</code> writer - SPI_HOLD output value when SPI is …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: …","Register <code>CTRL</code> writer","Field <code>WP_POL</code> reader - Write protect signal output when SPI …","Field <code>WP_POL</code> writer - Write protect signal output when SPI …","Field <code>WR_BIT_ORDER</code> reader - In command address write-data …","Field <code>WR_BIT_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 3 - 0: In the dummy phase, the FSPI bus signals are …","Bit 3 - 0: In the dummy phase, the FSPI bus signals are …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 7 - Apply 8 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 10 - Apply 8 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 16 - In the read operations read-data phase apply 8 …","Bit 15 - In the read operations read-data phase apply 4 …","Bit 15 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bits 23:24 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bits 23:24 - In read-data (MISO) phase 1: LSB first 0: MSB …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bits 25:26 - In command address write-data (MOSI) phases …","Bits 25:26 - In command address write-data (MOSI) phases …","Field <code>DATE</code> reader - SPI register version.","Version control","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","Field <code>DIN4_MODE</code> reader - the input signals are delayed by …","Field <code>DIN5_MODE</code> reader - the input signals are delayed by …","Field <code>DIN6_MODE</code> reader - the input signals are delayed by …","Field <code>DIN7_MODE</code> reader - the input signals are delayed by …","SPI input delay mode configuration","Register <code>DIN_MODE</code> reader","Field <code>TIMING_HCLK_ACTIVE</code> reader - 1:enable hclk in SPI …","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 8:9 - the input signals are delayed by SPI module …","Bits 10:11 - the input signals are delayed by SPI module …","Bits 12:13 - the input signals are delayed by SPI module …","Bits 14:15 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1:enable hclk in SPI input timing module. 0: …","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","Field <code>DIN4_NUM</code> reader - the input signals are delayed by …","Field <code>DIN5_NUM</code> reader - the input signals are delayed by …","Field <code>DIN6_NUM</code> reader - the input signals are delayed by …","Field <code>DIN7_NUM</code> reader - the input signals are delayed by …","SPI input delay number configuration","Register <code>DIN_NUM</code> reader","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 8:9 - the input signals are delayed by SPI module …","Bits 10:11 - the input signals are delayed by SPI module …","Bits 12:13 - the input signals are delayed by SPI module …","Bits 14:15 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF_AFIFO_RST</code> writer - Set this bit to reset BUF TX …","Field <code>DMA_AFIFO_RST</code> writer - Set this bit to reset DMA TX …","SPI DMA control register","Field <code>DMA_INFIFO_FULL</code> reader - Records the status of DMA …","Field <code>DMA_OUTFIFO_EMPTY</code> reader - Records the status of DMA …","Field <code>DMA_RX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_RX_ENA</code> writer - Set this bit to enable SPI DMA …","Field <code>DMA_SLV_SEG_TRANS_EN</code> reader - Enable dma segment …","Field <code>DMA_SLV_SEG_TRANS_EN</code> writer - Enable dma segment …","Field <code>DMA_TX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_TX_ENA</code> writer - Set this bit to enable SPI DMA …","Register <code>DMA_CONF</code> reader","Field <code>RX_AFIFO_RST</code> writer - Set this bit to reset RX …","Field <code>RX_EOF_EN</code> reader - 1: spi_dma_inlink_eof is set when …","Field <code>RX_EOF_EN</code> writer - 1: spi_dma_inlink_eof is set when …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> writer - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> writer - 1: …","Register <code>DMA_CONF</code> writer","Writes raw bits to the register.","","","Bit 30 - Set this bit to reset BUF TX AFIFO, which is used …","Bit 31 - Set this bit to reset DMA TX AFIFO, which is used …","Bit 1 - Records the status of DMA RX FIFO. 1: DMA RX FIFO …","Bit 0 - Records the status of DMA TX FIFO. 1: DMA TX FIFO …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Set this bit to reset RX AFIFO, which is used to …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","","","","Field <code>APP1_INT_CLR</code> writer - The clear bit for SPI_APP1_INT …","Field <code>APP2_INT_CLR</code> writer - The clear bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_CLR</code> writer - The clear bit …","SPI interrupt clear register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_CLR</code> writer - The clear bit …","Field <code>DMA_SEG_TRANS_DONE_INT_CLR</code> writer - The clear bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_CLR</code> writer - The clear …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_CLR</code> writer - The clear …","Field <code>SEG_MAGIC_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_CMD7_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD8_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD9_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMDA_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_EN_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_EX_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_RD_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>TRANS_DONE_INT_CLR</code> writer - The clear bit for …","Register <code>DMA_INT_CLR</code> writer","Bit 20 - The clear bit for SPI_APP1_INT interrupt.","Bit 19 - The clear bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The clear bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.","Bit 15 - The clear bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The clear bit for SPI slave CMD7 interrupt.","Bit 5 - The clear bit for SPI slave CMD8 interrupt.","Bit 6 - The clear bit for SPI slave CMD9 interrupt.","Bit 16 - The clear bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The clear bit for SPI slave CMDA interrupt.","Bit 3 - The clear bit for SPI slave En_QPI interrupt.","Bit 2 - The clear bit for SPI slave Ex_QPI interrupt.","Bit 10 - The clear bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The clear bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The clear bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The clear bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The clear bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_ENA</code> reader - The enable bit for …","Field <code>APP1_INT_ENA</code> writer - The enable bit for …","Field <code>APP2_INT_ENA</code> reader - The enable bit for …","Field <code>APP2_INT_ENA</code> writer - The enable bit for …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> reader - The enable bit …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> writer - The enable bit …","SPI interrupt enable register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> writer - The enable …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> reader - The enable bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> writer - The enable bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> writer - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> writer - The enable …","Register <code>DMA_INT_ENA</code> reader","Field <code>SEG_MAGIC_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SEG_MAGIC_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_CMD7_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD7_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_CMD_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_EN_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EN_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> writer - The enable bit for …","Register <code>DMA_INT_ENA</code> writer","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The enable bit for …","Bit 18 - The enable bit for …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_RAW</code> reader - The raw bit for SPI_APP1_INT …","Field <code>APP1_INT_RAW</code> writer - The raw bit for SPI_APP1_INT …","Field <code>APP2_INT_RAW</code> reader - The raw bit for SPI_APP2_INT …","Field <code>APP2_INT_RAW</code> writer - The raw bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> reader - 1: The current …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> writer - 1: The current …","SPI interrupt raw register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> reader - 1: The …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> writer - 1: The …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> writer - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> writer - The raw bit …","Register <code>DMA_INT_RAW</code> reader","Field <code>SEG_MAGIC_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SEG_MAGIC_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_CMD7_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD7_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_CMD_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_EN_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EN_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Register <code>DMA_INT_RAW</code> writer","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Writes raw bits to the register.","","","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","","","","Field <code>APP1_INT_SET</code> writer - The software set bit for …","Field <code>APP2_INT_SET</code> writer - The software set bit for …","Field <code>DMA_INFIFO_FULL_ERR_INT_SET</code> writer - The software …","SPI interrupt software set register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_SET</code> writer - The software …","Field <code>DMA_SEG_TRANS_DONE_INT_SET</code> writer - The software set …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_SET</code> writer - The software …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_SET</code> writer - The …","Field <code>SEG_MAGIC_ERR_INT_SET</code> writer - The software set bit …","Field <code>SLV_BUF_ADDR_ERR_INT_SET</code> writer - The software set …","Field <code>SLV_CMD7_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD8_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD9_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMDA_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD_ERR_INT_SET</code> writer - The software set bit …","Field <code>SLV_EN_QPI_INT_SET</code> writer - The software set bit for …","Field <code>SLV_EX_QPI_INT_SET</code> writer - The software set bit for …","Field <code>SLV_RD_BUF_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_RD_DMA_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_WR_BUF_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_WR_DMA_DONE_INT_SET</code> writer - The software set …","Field <code>TRANS_DONE_INT_SET</code> writer - The software set bit for …","Register <code>DMA_INT_SET</code> writer","Bit 20 - The software set bit for SPI_APP1_INT interrupt.","Bit 19 - The software set bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The software set bit for …","Bit 1 - The software set bit for …","Bit 13 - The software set bit for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The software set bit for …","Bit 18 - The software set bit for …","Bit 14 - The software set bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The software set bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The software set bit for SPI slave CMD7 interrupt.","Bit 5 - The software set bit for SPI slave CMD8 interrupt.","Bit 6 - The software set bit for SPI slave CMD9 interrupt.","Bit 16 - The software set bit for SPI_SLV_CMD_ERR_INT …","Bit 7 - The software set bit for SPI slave CMDA interrupt.","Bit 3 - The software set bit for SPI slave En_QPI …","Bit 2 - The software set bit for SPI slave Ex_QPI …","Bit 10 - The software set bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The software set bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The software set bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The software set bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The software set bit for SPI_TRANS_DONE_INT …","","","","Field <code>APP1_INT_ST</code> reader - The status bit for SPI_APP1_INT …","Field <code>APP2_INT_ST</code> reader - The status bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_ST</code> reader - The status bit …","SPI interrupt status register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ST</code> reader - The status bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ST</code> reader - The status bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ST</code> reader - The status …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ST</code> reader - The status …","Register <code>DMA_INT_ST</code> reader","Field <code>SEG_MAGIC_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_CMD7_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD8_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD9_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMDA_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_EN_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_EX_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_RD_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>TRANS_DONE_INT_ST</code> reader - The status bit for …","Bit 20 - The status bit for SPI_APP1_INT interrupt.","Bit 19 - The status bit for SPI_APP2_INT interrupt.","","","Bit 0 - The status bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The status bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The status bit for …","Bit 14 - The status bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The status bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The status bit for SPI slave CMD7 interrupt.","Bit 5 - The status bit for SPI slave CMD8 interrupt.","Bit 6 - The status bit for SPI slave CMD9 interrupt.","Bit 16 - The status bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The status bit for SPI slave CMDA interrupt.","Bit 3 - The status bit for SPI slave En_QPI interrupt.","Bit 2 - The status bit for SPI slave Ex_QPI interrupt.","Bit 10 - The status bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The status bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The status bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The status bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The status bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>DOUT0_MODE</code> reader - The output signal 0 is delayed …","Field <code>DOUT1_MODE</code> reader - The output signal 1 is delayed …","Field <code>DOUT2_MODE</code> reader - The output signal 2 is delayed …","Field <code>DOUT3_MODE</code> reader - The output signal 3 is delayed …","Field <code>DOUT4_MODE</code> reader - The output signal 4 is delayed …","Field <code>DOUT5_MODE</code> reader - The output signal 5 is delayed …","Field <code>DOUT6_MODE</code> reader - The output signal 6 is delayed …","Field <code>DOUT7_MODE</code> reader - The output signal 7 is delayed …","SPI output delay mode configuration","Field <code>D_DQS_MODE</code> reader - The output signal SPI_DQS is …","Register <code>DOUT_MODE</code> reader","","","Bit 8 - The output signal SPI_DQS is delayed by the SPI …","Bit 0 - The output signal 0 is delayed by the SPI module …","Bit 1 - The output signal 1 is delayed by the SPI module …","Bit 2 - The output signal 2 is delayed by the SPI module …","Bit 3 - The output signal 3 is delayed by the SPI module …","Bit 4 - The output signal 4 is delayed by the SPI module …","Bit 5 - The output signal 5 is delayed by the SPI module …","Bit 6 - The output signal 6 is delayed by the SPI module …","Bit 7 - The output signal 7 is delayed by the SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDR_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>CK_DIS</code> reader - 1: spi clk out disable, 0: spi clk …","Field <code>CK_DIS</code> writer - 1: spi clk out disable, 0: spi clk …","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CLK_DATA_DTR_EN</code> reader - 1: SPI master DTR mode is …","Field <code>CMD_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>CS0_DIS</code> reader - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS0_DIS</code> writer - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS1_DIS</code> reader - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS1_DIS</code> writer - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS2_DIS</code> reader - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS2_DIS</code> writer - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS3_DIS</code> reader - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS3_DIS</code> writer - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS4_DIS</code> reader - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS4_DIS</code> writer - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS5_DIS</code> reader - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS5_DIS</code> writer - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","Field <code>DATA_DTR_EN</code> reader - 1: SPI clk and data of SPI_DOUT …","Field <code>DQS_IDLE_EDGE</code> reader - The default value of spi_dqs. …","Field <code>MASTER_CS_POL</code> reader - In the master mode the bits …","Field <code>MASTER_CS_POL</code> writer - In the master mode the bits …","SPI misc register","Field <code>QUAD_DIN_PIN_SWAP</code> reader - 1: SPI quad input swap …","Field <code>QUAD_DIN_PIN_SWAP</code> writer - 1: SPI quad input swap …","Register <code>MISC</code> reader","Field <code>SLAVE_CS_POL</code> reader - spi slave input cs polarity …","Field <code>SLAVE_CS_POL</code> writer - spi slave input cs polarity …","Register <code>MISC</code> writer","Bit 18 - 1: SPI clk and data of SPI_SEND_ADDR state are in …","Writes raw bits to the register.","","","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 16 - 1: SPI master DTR mode is applied to SPI clk, …","Bit 19 - 1: SPI clk and data of SPI_SEND_CMD state are in …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 17 - 1: SPI clk and data of SPI_DOUT and SPI_DIN state …","Bit 24 - The default value of spi_dqs. Can be configured …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:12 - In the master mode the bits are the polarity …","Bits 7:12 - In the master mode the bits are the polarity …","Bit 31 - 1: SPI quad input swap enable, swap FSPID with …","Bit 31 - 1: SPI quad input swap enable, swap FSPID with …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","","","","Field <code>MS_DATA_BITLEN</code> reader - The value of these bits is …","Field <code>MS_DATA_BITLEN</code> writer - The value of these bits is …","SPI data bit length control register","Register <code>MS_DLEN</code> reader","Register <code>MS_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The value of these bits is the configured SPI …","Bits 0:17 - The value of these bits is the configured SPI …","","","","Field <code>CLK_MODE_13</code> reader - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE_13</code> writer - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>DMA_SEG_MAGIC_VALUE</code> reader - The magic value of BM …","Field <code>DMA_SEG_MAGIC_VALUE</code> writer - The magic value of BM …","Field <code>MODE</code> reader - Set SPI work mode. 1: slave mode 0: …","Field <code>MODE</code> writer - Set SPI work mode. 1: slave mode 0: …","Register <code>SLAVE</code> reader","Field <code>RSCK_DATA_OUT</code> reader - It saves half a cycle when …","Field <code>RSCK_DATA_OUT</code> writer - It saves half a cycle when …","SPI slave control register","Field <code>SLV_RDBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SOFT_RESET</code> writer - Software reset enable, reset the …","Field <code>USR_CONF</code> reader - 1: Enable the DMA CONF phase of …","Field <code>USR_CONF</code> writer - 1: Enable the DMA CONF phase of …","Register <code>SLAVE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bits 22:25 - The magic value of BM table in master DMA …","Bits 22:25 - The magic value of BM table in master DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 27 - Software reset enable, reset the spi clock line …","","","","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Register <code>SLAVE1</code> reader","SPI slave control register 1","Field <code>SLV_DATA_BITLEN</code> reader - The transferred data bit …","Field <code>SLV_DATA_BITLEN</code> writer - The transferred data bit …","Field <code>SLV_LAST_ADDR</code> reader - In the slave mode it is the …","Field <code>SLV_LAST_ADDR</code> writer - In the slave mode it is the …","Field <code>SLV_LAST_COMMAND</code> reader - In the slave mode it is …","Field <code>SLV_LAST_COMMAND</code> writer - In the slave mode it is …","Register <code>SLAVE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 26:31 - In the slave mode it is the value of address.","Bits 26:31 - In the slave mode it is the value of address.","Bits 18:25 - In the slave mode it is the value of command.","Bits 18:25 - In the slave mode it is the value of command.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Field <code>DOUTDIN</code> reader - Set the bit to enable full duplex …","Field <code>DOUTDIN</code> writer - Set the bit to enable full duplex …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_OCT</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Field <code>OPI_MODE</code> reader - Just for master mode. 1: spi …","Field <code>QPI_MODE</code> reader - Both for master mode and slave …","Field <code>QPI_MODE</code> writer - Both for master mode and slave …","Register <code>USER</code> reader","Field <code>RSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>RSCK_I_EDGE</code> writer - In the slave mode, this bit can …","Field <code>SIO</code> reader - Set the bit to enable 3-line half …","Field <code>SIO</code> writer - Set the bit to enable 3-line half …","Field <code>TSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>TSCK_I_EDGE</code> writer - In the slave mode, this bit can …","SPI USER control register","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_CONF_NXT</code> reader - 1: Enable the DMA CONF phase …","Field <code>USR_CONF_NXT</code> writer - 1: Enable the DMA CONF phase …","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 0 - Set the bit to enable full duplex communication. …","Bit 0 - Set the bit to enable full duplex communication. …","Returns the argument unchanged.","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 14 - In the write operations read-data phase apply 8 …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","Bit 4 - Just for master mode. 1: spi controller is in OPI …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 17 - Set the bit to enable 3-line half duplex …","Bit 17 - Set the bit to enable 3-line half duplex …","","","Bit 5 - In the slave mode, this bit can be used to change …","Bit 5 - In the slave mode, this bit can be used to change …","","Bit 30 - This bit enable the address phase of an …","Bit 30 - This bit enable the address phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Field <code>CS_HOLD_TIME</code> reader - delay cycles of cs pin by spi …","Field <code>CS_HOLD_TIME</code> writer - delay cycles of cs pin by spi …","Field <code>CS_SETUP_TIME</code> reader - (cycles+1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles+1) of prepare phase …","Field <code>MST_WFULL_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_WFULL_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER1</code> reader","SPI USER control register 1","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in spi_clk …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in spi_clk …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","","","","Bits 27:31 - The length in bits of address phase. The …","Bits 27:31 - The length in bits of address phase. The …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Field <code>MST_REMPTY_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_REMPTY_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER2</code> reader","SPI USER control register 2","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command. Can …","Field <code>USR_COMMAND_VALUE</code> writer - The value of command. Can …","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command. Can be configured in …","Bits 0:15 - The value of command. Can be configured in …","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI CPU-controlled buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI CPU-controlled buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI CPU-controlled buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI CPU-controlled buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI CPU-controlled buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI CPU-controlled buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI CPU-controlled buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI CPU-controlled buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI CPU-controlled buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI CPU-controlled buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI CPU-controlled buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI CPU-controlled buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI CPU-controlled buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI CPU-controlled buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI CPU-controlled buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI CPU-controlled buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BT_LPCK_DIV_FRAC (rw) register accessor: low power clock …","BT_LPCK_DIV_INT (rw) register accessor: clock config …","CACHE_CONTROL (rw) register accessor: cache control …","CLOCK_GATE (rw) register accessor: clock gating register","COMB_PVT_ERR_HVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_HVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_LVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_NVT_CONF (rw) register accessor: mem pvt register","CPU_INTR_FROM_CPU_0 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_1 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_2 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_3 (rw) register accessor: interrupt …","CPU_PERI_CLK_EN (rw) register accessor: cpu_peripheral …","CPU_PERI_RST_EN (rw) register accessor: cpu_peripheral …","CPU_PER_CONF (rw) register accessor: cpu clock config …","EDMA_CTRL (rw) register accessor: edma clcok and reset …","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL (rw) register …","MEM_PD_MASK (rw) register accessor: memory power down mask …","MEM_PVT (rw) register accessor: mem pvt register","PERIP_CLK_EN0 (rw) register accessor: peripheral clock …","PERIP_CLK_EN1 (rw) register accessor: peripheral clock …","PERIP_RST_EN0 (rw) register accessor: reserved","PERIP_RST_EN1 (rw) register accessor: peripheral reset …","REDUNDANT_ECO_CTRL (rw) register accessor: eco register","REG_DATE (rw) register accessor: Version register","RSA_PD_CTRL (rw) register accessor: rsa memory power …","RTC_FASTMEM_CONFIG (rw) register accessor: fast memory …","RTC_FASTMEM_CRC (r) register accessor: reserved","Register block","SYSCLK_CONF (rw) register accessor: system clock config …","","","low power clock configuration register","0x24 - low power clock configuration register","clock config register","0x20 - clock config register","cache control register","0x40 - cache control register","clock gating register","0x54 - clock gating register","mem pvt register","0x74 - mem pvt register","mem pvt register","0x80 - mem pvt register","mem pvt register","0x8c - mem pvt register","mem pvt register","0x98 - mem pvt register","mem pvt register","0x6c - mem pvt register","mem pvt register","0x78 - mem pvt register","mem pvt register","0x84 - mem pvt register","mem pvt register","0x90 - mem pvt register","mem pvt register","0x70 - mem pvt register","mem pvt register","0x7c - mem pvt register","mem pvt register","0x88 - mem pvt register","mem pvt register","0x94 - mem pvt register","mem pvt register","0x68 - mem pvt register","mem pvt register","0x60 - mem pvt register","mem pvt register","0x64 - mem pvt register","interrupt generate register","0x28 - interrupt generate register","interrupt generate register","0x2c - interrupt generate register","interrupt generate register","0x30 - interrupt generate register","interrupt generate register","0x34 - interrupt generate register","cpu clock config register","0x08 - cpu clock config register","cpu_peripheral clock gating register","0x00 - cpu_peripheral clock gating register","cpu_peripheral reset register","0x04 - cpu_peripheral reset register","edma clcok and reset register","0x3c - edma clcok and reset register","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","0x44 - SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","memory power down mask register","0x0c - memory power down mask register","mem pvt register","0x5c - mem pvt register","peripheral clock gating register","0x10 - peripheral clock gating register","peripheral clock gating register","0x14 - peripheral clock gating register","reserved","0x18 - reserved","peripheral reset register","0x1c - peripheral reset register","eco register","0x50 - eco register","Version register","0xffc - Version register","rsa memory power control register","0x38 - rsa memory power control register","fast memory config register","0x48 - fast memory config register","reserved","0x4c - reserved","system clock config register","0x58 - system clock config register","","","","Field <code>BT_LPCK_DIV_A</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_A</code> writer - This field is lower power …","Field <code>BT_LPCK_DIV_B</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_B</code> writer - This field is lower power …","low power clock configuration register","Field <code>LPCLK_RTC_EN</code> reader - Set 1 to enable RTC low power …","Field <code>LPCLK_RTC_EN</code> writer - Set 1 to enable RTC low power …","Field <code>LPCLK_SEL_8M</code> reader - Set 1 to select 8m clock as …","Field <code>LPCLK_SEL_8M</code> writer - Set 1 to select 8m clock as …","Field <code>LPCLK_SEL_RTC_SLOW</code> reader - Set 1 to select rtc-slow …","Field <code>LPCLK_SEL_RTC_SLOW</code> writer - Set 1 to select rtc-slow …","Field <code>LPCLK_SEL_XTAL32K</code> reader - Set 1 to select xtal32k …","Field <code>LPCLK_SEL_XTAL32K</code> writer - Set 1 to select xtal32k …","Field <code>LPCLK_SEL_XTAL</code> reader - Set 1 to select xtal clock …","Field <code>LPCLK_SEL_XTAL</code> writer - Set 1 to select xtal clock …","Register <code>BT_LPCK_DIV_FRAC</code> reader","Register <code>BT_LPCK_DIV_FRAC</code> writer","Writes raw bits to the register.","","","Bits 12:23 - This field is lower power clock frequent …","Bits 12:23 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - Set 1 to enable RTC low power clock","Bit 28 - Set 1 to enable RTC low power clock","Bit 25 - Set 1 to select 8m clock as rtc low power clock","Bit 25 - Set 1 to select 8m clock as rtc low power clock","Bit 24 - Set 1 to select rtc-slow clock as rtc low power …","Bit 24 - Set 1 to select rtc-slow clock as rtc low power …","Bit 26 - Set 1 to select xtal clock as rtc low power clock","Bit 26 - Set 1 to select xtal clock as rtc low power clock","Bit 27 - Set 1 to select xtal32k clock as low power clock","Bit 27 - Set 1 to select xtal32k clock as low power clock","","","","clock config register","Field <code>BT_LPCK_DIV_NUM</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_NUM</code> writer - This field is lower power …","Register <code>BT_LPCK_DIV_INT</code> reader","Register <code>BT_LPCK_DIV_INT</code> writer","Writes raw bits to the register.","","","Bits 0:11 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cache control register","Field <code>DCACHE_CLK_ON</code> reader - Set 1 to enable dcache clock","Field <code>DCACHE_CLK_ON</code> writer - Set 1 to enable dcache clock","Field <code>DCACHE_RESET</code> reader - Set 1 to let dcache reset","Field <code>DCACHE_RESET</code> writer - Set 1 to let dcache reset","Field <code>ICACHE_CLK_ON</code> reader - Set 1 to enable icache clock","Field <code>ICACHE_CLK_ON</code> writer - Set 1 to enable icache clock","Field <code>ICACHE_RESET</code> reader - Set 1 to let icache reset","Field <code>ICACHE_RESET</code> writer - Set 1 to let icache reset","Register <code>CACHE_CONTROL</code> reader","Register <code>CACHE_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 2 - Set 1 to enable dcache clock","Bit 2 - Set 1 to enable dcache clock","Bit 3 - Set 1 to let dcache reset","Bit 3 - Set 1 to let dcache reset","Returns the argument unchanged.","Bit 0 - Set 1 to enable icache clock","Bit 0 - Set 1 to enable icache clock","Bit 1 - Set 1 to let icache reset","Bit 1 - Set 1 to let icache reset","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","clock gating register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_clk_en","Bit 0 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_HVT</code> writer - …","Field <code>COMB_PATH_LEN_HVT</code> reader - reg_comb_path_len_hvt","Field <code>COMB_PATH_LEN_HVT</code> writer - reg_comb_path_len_hvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_HVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_HVT</code> writer - …","Register <code>COMB_PVT_HVT_CONF</code> reader","Register <code>COMB_PVT_HVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_hvt","Bits 0:5 - reg_comb_path_len_hvt","Bits 0:5 - reg_comb_path_len_hvt","Bit 7 - reg_comb_pvt_monitor_en_hvt","Bit 7 - reg_comb_pvt_monitor_en_hvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_LVT</code> writer - …","Field <code>COMB_PATH_LEN_LVT</code> reader - reg_comb_path_len_lvt","Field <code>COMB_PATH_LEN_LVT</code> writer - reg_comb_path_len_lvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_LVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_LVT</code> writer - …","Register <code>COMB_PVT_LVT_CONF</code> reader","Register <code>COMB_PVT_LVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_lvt","Bits 0:5 - reg_comb_path_len_lvt","Bits 0:5 - reg_comb_path_len_lvt","Bit 7 - reg_comb_pvt_monitor_en_lvt","Bit 7 - reg_comb_pvt_monitor_en_lvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_NVT</code> writer - …","Field <code>COMB_PATH_LEN_NVT</code> reader - reg_comb_path_len_nvt","Field <code>COMB_PATH_LEN_NVT</code> writer - reg_comb_path_len_nvt","Field <code>COMB_PVT_MONITOR_EN_NVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_NVT</code> writer - …","mem pvt register","Register <code>COMB_PVT_NVT_CONF</code> reader","Register <code>COMB_PVT_NVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_nvt","Bits 0:5 - reg_comb_path_len_nvt","Bits 0:5 - reg_comb_path_len_nvt","Bit 7 - reg_comb_pvt_monitor_en_nvt","Bit 7 - reg_comb_pvt_monitor_en_nvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_0</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_0</code> reader","Register <code>CPU_INTR_FROM_CPU_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 0","Bit 0 - Set 1 to generate cpu interrupt 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_1</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_1</code> reader","Register <code>CPU_INTR_FROM_CPU_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 1","Bit 0 - Set 1 to generate cpu interrupt 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_2</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_2</code> reader","Register <code>CPU_INTR_FROM_CPU_2</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 2","Bit 0 - Set 1 to generate cpu interrupt 2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_3</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_3</code> reader","Register <code>CPU_INTR_FROM_CPU_3</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 3","Bit 0 - Set 1 to generate cpu interrupt 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - This field used to sel cpu …","Field <code>CPUPERIOD_SEL</code> writer - This field used to sel cpu …","cpu clock config register","Field <code>CPU_WAITI_DELAY_NUM</code> reader - This field used to set …","Field <code>CPU_WAITI_DELAY_NUM</code> writer - This field used to set …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> reader - Set 1 to force …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> writer - Set 1 to force …","Field <code>PLL_FREQ_SEL</code> reader - This field used to sel pll …","Field <code>PLL_FREQ_SEL</code> writer - This field used to sel pll …","Register <code>CPU_PER_CONF</code> reader","Register <code>CPU_PER_CONF</code> writer","Writes raw bits to the register.","","","Bit 3 - Set 1 to force cpu_waiti_clk enable.","Bit 3 - Set 1 to force cpu_waiti_clk enable.","Bits 4:7 - This field used to set delay cycle when cpu …","Bits 4:7 - This field used to set delay cycle when cpu …","Bits 0:1 - This field used to sel cpu clock frequent.","Bits 0:1 - This field used to sel cpu clock frequent.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - This field used to sel pll frequent.","Bit 2 - This field used to sel pll frequent.","","","","Field <code>CLK_EN_ASSIST_DEBUG</code> reader - Set 1 to open …","Field <code>CLK_EN_ASSIST_DEBUG</code> writer - Set 1 to open …","Field <code>CLK_EN_DEDICATED_GPIO</code> reader - Set 1 to open …","Field <code>CLK_EN_DEDICATED_GPIO</code> writer - Set 1 to open …","cpu_peripheral clock gating register","Register <code>CPU_PERI_CLK_EN</code> reader","Register <code>CPU_PERI_CLK_EN</code> writer","Writes raw bits to the register.","","","Bit 6 - Set 1 to open assist_debug module clock","Bit 6 - Set 1 to open assist_debug module clock","Bit 7 - Set 1 to open dedicated_gpio module clk","Bit 7 - Set 1 to open dedicated_gpio module clk","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cpu_peripheral reset register","Register <code>CPU_PERI_RST_EN</code> reader","Field <code>RST_EN_ASSIST_DEBUG</code> reader - Set 1 to let …","Field <code>RST_EN_ASSIST_DEBUG</code> writer - Set 1 to let …","Field <code>RST_EN_DEDICATED_GPIO</code> reader - Set 1 to let …","Field <code>RST_EN_DEDICATED_GPIO</code> writer - Set 1 to let …","Register <code>CPU_PERI_RST_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set 1 to let assist_debug module reset","Bit 6 - Set 1 to let assist_debug module reset","Bit 7 - Set 1 to let dedicated_gpio module reset","Bit 7 - Set 1 to let dedicated_gpio module reset","","","","Field <code>EDMA_CLK_ON</code> reader - Set 1 to enable EDMA clock.","Field <code>EDMA_CLK_ON</code> writer - Set 1 to enable EDMA clock.","edma clcok and reset register","Field <code>EDMA_RESET</code> reader - Set 1 to let EDMA reset","Field <code>EDMA_RESET</code> writer - Set 1 to let EDMA reset","Register <code>EDMA_CTRL</code> reader","Register <code>EDMA_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to enable EDMA clock.","Bit 0 - Set 1 to enable EDMA clock.","Bit 1 - Set 1 to let EDMA reset","Bit 1 - Set 1 to let EDMA reset","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> reader - Set 1 to enable …","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> writer - Set 1 to enable …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> reader - Set 1 to …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> writer - Set 1 to …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> reader - Set 1 to …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> writer - Set 1 to …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> reader - Set 1 to enable …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> writer - Set 1 to enable …","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> reader","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable download DB encrypt.","Bit 1 - Set 1 to enable download DB encrypt.","Bit 2 - Set 1 to enable download G0CB decrypt","Bit 2 - Set 1 to enable download G0CB decrypt","Bit 3 - Set 1 to enable download manual encrypt","Bit 3 - Set 1 to enable download manual encrypt","Bit 0 - Set 1 to enable the SPI manual encrypt.","Bit 0 - Set 1 to enable the SPI manual encrypt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LSLP_MEM_PD_MASK</code> reader - Set 1 to mask memory power …","Field <code>LSLP_MEM_PD_MASK</code> writer - Set 1 to mask memory power …","memory power down mask register","Register <code>MEM_PD_MASK</code> reader","Register <code>MEM_PD_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set 1 to mask memory power down.","Bit 0 - Set 1 to mask memory power down.","","","","Field <code>MEM_ERR_CNT_CLR</code> writer - reg_mem_err_cnt_clr","Field <code>MEM_PATH_LEN</code> reader - reg_mem_path_len","Field <code>MEM_PATH_LEN</code> writer - reg_mem_path_len","mem pvt register","Field <code>MEM_TIMING_ERR_CNT</code> reader - reg_mem_timing_err_cnt","Field <code>MEM_VT_SEL</code> reader - reg_mem_vt_sel","Field <code>MEM_VT_SEL</code> writer - reg_mem_vt_sel","Field <code>MONITOR_EN</code> reader - reg_mem_pvt_monitor_en","Field <code>MONITOR_EN</code> writer - reg_mem_pvt_monitor_en","Register <code>MEM_PVT</code> reader","Register <code>MEM_PVT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - reg_mem_err_cnt_clr","Bits 0:3 - reg_mem_path_len","Bits 0:3 - reg_mem_path_len","Bits 6:21 - reg_mem_timing_err_cnt","Bits 22:23 - reg_mem_vt_sel","Bits 22:23 - reg_mem_vt_sel","Bit 5 - reg_mem_pvt_monitor_en","Bit 5 - reg_mem_pvt_monitor_en","","","","Field <code>ADC2_ARB_CLK_EN</code> reader - Set 1 to enable ADC2_ARB …","Field <code>ADC2_ARB_CLK_EN</code> writer - Set 1 to enable ADC2_ARB …","Field <code>APB_SARADC_CLK_EN</code> reader - Set 1 to enable …","Field <code>APB_SARADC_CLK_EN</code> writer - Set 1 to enable …","Field <code>I2C_EXT0_CLK_EN</code> reader - Set 1 to enable I2C_EXT0 …","Field <code>I2C_EXT0_CLK_EN</code> writer - Set 1 to enable I2C_EXT0 …","Field <code>LEDC_CLK_EN</code> reader - Set 1 to enable LEDC clock","Field <code>LEDC_CLK_EN</code> writer - Set 1 to enable LEDC clock","peripheral clock gating register","Register <code>PERIP_CLK_EN0</code> reader","Field <code>SPI01_CLK_EN</code> reader - Set 1 to enable SPI01 clock","Field <code>SPI01_CLK_EN</code> writer - Set 1 to enable SPI01 clock","Field <code>SPI2_CLK_EN</code> reader - Set 1 to enable SPI2 clock","Field <code>SPI2_CLK_EN</code> writer - Set 1 to enable SPI2 clock","Field <code>SYSTIMER_CLK_EN</code> reader - Set 1 to enable SYSTEMTIMER …","Field <code>SYSTIMER_CLK_EN</code> writer - Set 1 to enable SYSTEMTIMER …","Field <code>TIMERGROUP_CLK_EN</code> reader - Set 1 to enable …","Field <code>TIMERGROUP_CLK_EN</code> writer - Set 1 to enable …","Field <code>UART1_CLK_EN</code> reader - Set 1 to enable UART1 clock","Field <code>UART1_CLK_EN</code> writer - Set 1 to enable UART1 clock","Field <code>UART_CLK_EN</code> reader - Set 1 to enable UART clock","Field <code>UART_CLK_EN</code> writer - Set 1 to enable UART clock","Field <code>UART_MEM_CLK_EN</code> reader - Set 1 to enable UART_MEM …","Field <code>UART_MEM_CLK_EN</code> writer - Set 1 to enable UART_MEM …","Register <code>PERIP_CLK_EN0</code> writer","Bit 30 - Set 1 to enable ADC2_ARB clock","Bit 30 - Set 1 to enable ADC2_ARB clock","Bit 28 - Set 1 to enable APB_SARADC clock","Bit 28 - Set 1 to enable APB_SARADC clock","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 7 - Set 1 to enable I2C_EXT0 clock","Bit 7 - Set 1 to enable I2C_EXT0 clock","Calls <code>U::from(self)</code>.","Bit 11 - Set 1 to enable LEDC clock","Bit 11 - Set 1 to enable LEDC clock","Bit 1 - Set 1 to enable SPI01 clock","Bit 1 - Set 1 to enable SPI01 clock","Bit 6 - Set 1 to enable SPI2 clock","Bit 6 - Set 1 to enable SPI2 clock","Bit 29 - Set 1 to enable SYSTEMTIMER clock","Bit 29 - Set 1 to enable SYSTEMTIMER clock","Bit 13 - Set 1 to enable TIMERGROUP clock","Bit 13 - Set 1 to enable TIMERGROUP clock","","","","Bit 5 - Set 1 to enable UART1 clock","Bit 5 - Set 1 to enable UART1 clock","Bit 2 - Set 1 to enable UART clock","Bit 2 - Set 1 to enable UART clock","Bit 24 - Set 1 to enable UART_MEM clock","Bit 24 - Set 1 to enable UART_MEM clock","Field <code>CRYPTO_ECC_CLK_EN</code> reader - Set 1 to enable ECC clock","Field <code>CRYPTO_ECC_CLK_EN</code> writer - Set 1 to enable ECC clock","Field <code>CRYPTO_SHA_CLK_EN</code> reader - Set 1 to enable SHA clock","Field <code>CRYPTO_SHA_CLK_EN</code> writer - Set 1 to enable SHA clock","Field <code>DMA_CLK_EN</code> reader - Set 1 to enable DMA clock","Field <code>DMA_CLK_EN</code> writer - Set 1 to enable DMA clock","peripheral clock gating register","Register <code>PERIP_CLK_EN1</code> reader","Field <code>TSENS_CLK_EN</code> reader - Set 1 to enable TSENS clock","Field <code>TSENS_CLK_EN</code> writer - Set 1 to enable TSENS clock","Register <code>PERIP_CLK_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable ECC clock","Bit 1 - Set 1 to enable ECC clock","Bit 2 - Set 1 to enable SHA clock","Bit 2 - Set 1 to enable SHA clock","Bit 6 - Set 1 to enable DMA clock","Bit 6 - Set 1 to enable DMA clock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 10 - Set 1 to enable TSENS clock","Bit 10 - Set 1 to enable TSENS clock","","Field <code>ADC2_ARB_RST</code> reader - Set 1 to let ADC2_ARB reset","Field <code>ADC2_ARB_RST</code> writer - Set 1 to let ADC2_ARB reset","Field <code>APB_SARADC_RST</code> reader - Set 1 to let APB_SARADC reset","Field <code>APB_SARADC_RST</code> writer - Set 1 to let APB_SARADC reset","Field <code>I2C_EXT0_RST</code> reader - Set 1 to let I2C_EXT0 reset","Field <code>I2C_EXT0_RST</code> writer - Set 1 to let I2C_EXT0 reset","Field <code>LEDC_RST</code> reader - Set 1 to let LEDC reset","Field <code>LEDC_RST</code> writer - Set 1 to let LEDC reset","reserved","Register <code>PERIP_RST_EN0</code> reader","Field <code>SPI01_RST</code> reader - Set 1 to let SPI01 reset","Field <code>SPI01_RST</code> writer - Set 1 to let SPI01 reset","Field <code>SPI2_RST</code> reader - Set 1 to let SPI2 reset","Field <code>SPI2_RST</code> writer - Set 1 to let SPI2 reset","Field <code>SYSTIMER_RST</code> reader - Set 1 to let SYSTIMER reset","Field <code>SYSTIMER_RST</code> writer - Set 1 to let SYSTIMER reset","Field <code>TIMERGROUP_RST</code> reader - Set 1 to let TIMERGROUP reset","Field <code>TIMERGROUP_RST</code> writer - Set 1 to let TIMERGROUP reset","Field <code>UART1_RST</code> reader - Set 1 to let UART1 reset","Field <code>UART1_RST</code> writer - Set 1 to let UART1 reset","Field <code>UART_MEM_RST</code> reader - Set 1 to let UART_MEM reset","Field <code>UART_MEM_RST</code> writer - Set 1 to let UART_MEM reset","Field <code>UART_RST</code> reader - Set 1 to let UART reset","Field <code>UART_RST</code> writer - Set 1 to let UART reset","Register <code>PERIP_RST_EN0</code> writer","Bit 30 - Set 1 to let ADC2_ARB reset","Bit 30 - Set 1 to let ADC2_ARB reset","Bit 28 - Set 1 to let APB_SARADC reset","Bit 28 - Set 1 to let APB_SARADC reset","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 7 - Set 1 to let I2C_EXT0 reset","Bit 7 - Set 1 to let I2C_EXT0 reset","Calls <code>U::from(self)</code>.","Bit 11 - Set 1 to let LEDC reset","Bit 11 - Set 1 to let LEDC reset","Bit 1 - Set 1 to let SPI01 reset","Bit 1 - Set 1 to let SPI01 reset","Bit 6 - Set 1 to let SPI2 reset","Bit 6 - Set 1 to let SPI2 reset","Bit 29 - Set 1 to let SYSTIMER reset","Bit 29 - Set 1 to let SYSTIMER reset","Bit 13 - Set 1 to let TIMERGROUP reset","Bit 13 - Set 1 to let TIMERGROUP reset","","","","Bit 5 - Set 1 to let UART1 reset","Bit 5 - Set 1 to let UART1 reset","Bit 24 - Set 1 to let UART_MEM reset","Bit 24 - Set 1 to let UART_MEM reset","Bit 2 - Set 1 to let UART reset","Bit 2 - Set 1 to let UART reset","Field <code>CRYPTO_ECC_RST</code> reader - Set 1 to let CRYPTO_ECC reset","Field <code>CRYPTO_ECC_RST</code> writer - Set 1 to let CRYPTO_ECC reset","Field <code>CRYPTO_SHA_RST</code> reader - Set 1 to let CRYPTO_SHA reset","Field <code>CRYPTO_SHA_RST</code> writer - Set 1 to let CRYPTO_SHA reset","Field <code>DMA_RST</code> reader - Set 1 to let DMA reset","Field <code>DMA_RST</code> writer - Set 1 to let DMA reset","peripheral reset register","Register <code>PERIP_RST_EN1</code> reader","Field <code>TSENS_RST</code> reader - Set 1 to let TSENS reset","Field <code>TSENS_RST</code> writer - Set 1 to let TSENS reset","Register <code>PERIP_RST_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to let CRYPTO_ECC reset","Bit 1 - Set 1 to let CRYPTO_ECC reset","Bit 2 - Set 1 to let CRYPTO_SHA reset","Bit 2 - Set 1 to let CRYPTO_SHA reset","Bit 6 - Set 1 to let DMA reset","Bit 6 - Set 1 to let DMA reset","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 10 - Set 1 to let TSENS reset","Bit 10 - Set 1 to let TSENS reset","","Register <code>REDUNDANT_ECO_CTRL</code> reader","eco register","Field <code>REDUNDANT_ECO_DRIVE</code> reader - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_DRIVE</code> writer - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_RESULT</code> reader - …","Register <code>REDUNDANT_ECO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_redundant_eco_drive","Bit 0 - reg_redundant_eco_drive","Bit 1 - reg_redundant_eco_result","","","","Register <code>REG_DATE</code> reader","Version register","Field <code>SYSTEM_REG_DATE</code> reader - reg_system_reg_date","Field <code>SYSTEM_REG_DATE</code> writer - reg_system_reg_date","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - reg_system_reg_date","Bits 0:27 - reg_system_reg_date","","","","Register <code>RSA_PD_CTRL</code> reader","Field <code>RSA_MEM_FORCE_PD</code> reader - Set 1 to force power down …","Field <code>RSA_MEM_FORCE_PD</code> writer - Set 1 to force power down …","Field <code>RSA_MEM_FORCE_PU</code> reader - Set 1 to force power up …","Field <code>RSA_MEM_FORCE_PU</code> writer - Set 1 to force power up …","Field <code>RSA_MEM_PD</code> reader - Set 1 to power down RSA memory. …","Field <code>RSA_MEM_PD</code> writer - Set 1 to power down RSA memory. …","rsa memory power control register","Register <code>RSA_PD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set 1 to force power down RSA memory. This bit has …","Bit 2 - Set 1 to force power down RSA memory. This bit has …","Bit 1 - Set 1 to force power up RSA memory. This bit has …","Bit 1 - Set 1 to force power up RSA memory. This bit has …","Bit 0 - Set 1 to power down RSA memory. This bit has the …","Bit 0 - Set 1 to power down RSA memory. This bit has the …","","","","Register <code>RTC_FASTMEM_CONFIG</code> reader","fast memory config register","Field <code>RTC_MEM_CRC_ADDR</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_ADDR</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_FINISH</code> reader - This bit stores the …","Field <code>RTC_MEM_CRC_LEN</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_LEN</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_START</code> reader - Set 1 to start the CRC of …","Field <code>RTC_MEM_CRC_START</code> writer - Set 1 to start the CRC of …","Register <code>RTC_FASTMEM_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:19 - This field is used to set address of RTC …","Bits 9:19 - This field is used to set address of RTC …","Bit 31 - This bit stores the status of RTC memory CRC.1 …","Bits 20:30 - This field is used to set length of RTC …","Bits 20:30 - This field is used to set length of RTC …","Bit 8 - Set 1 to start the CRC of RTC memory","Bit 8 - Set 1 to start the CRC of RTC memory","","","","Register <code>RTC_FASTMEM_CRC</code> reader","reserved","Field <code>RTC_MEM_CRC_RES</code> reader - This field stores the CRC …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This field stores the CRC result of RTC memory.","","","","Field <code>CLK_DIV_EN</code> reader - reg_clk_div_en","Field <code>CLK_XTAL_FREQ</code> reader - This field is used to read …","Field <code>PRE_DIV_CNT</code> reader - This field is used to set the …","Field <code>PRE_DIV_CNT</code> writer - This field is used to set the …","Register <code>SYSCLK_CONF</code> reader","Field <code>SOC_CLK_SEL</code> reader - This field is used to select …","Field <code>SOC_CLK_SEL</code> writer - This field is used to select …","system clock config register","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 19 - reg_clk_div_en","Bits 12:18 - This field is used to read xtal frequency in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This field is used to set the count of …","Bits 0:9 - This field is used to set the count of …","Bits 10:11 - This field is used to select soc clock.","Bits 10:11 - This field is used to select soc clock.","","","","COMP0_LOAD (w) register accessor: system timer comp0 conf …","COMP1_LOAD (w) register accessor: system timer comp1 conf …","COMP2_LOAD (w) register accessor: system timer comp2 conf …","CONF (rw) register accessor: Configure system timer clock","DATE (rw) register accessor: system timer version control …","INT_CLR (w) register accessor: systimer interrupt clear …","INT_ENA (rw) register accessor: systimer interrupt enable …","INT_RAW (rw) register accessor: systimer interrupt raw …","INT_ST (r) register accessor: systimer interrupt status …","Register block","TARGET0_CONF (rw) register accessor: system timer comp0 …","TARGET0_HI (rw) register accessor: system timer comp0 …","TARGET0_LO (rw) register accessor: system timer comp0 …","TARGET1_CONF (rw) register accessor: system timer comp1 …","TARGET1_HI (rw) register accessor: system timer comp1 …","TARGET1_LO (rw) register accessor: system timer comp1 …","TARGET2_CONF (rw) register accessor: system timer comp2 …","TARGET2_HI (rw) register accessor: system timer comp2 …","TARGET2_LO (rw) register accessor: system timer comp2 …","UNIT0_LOAD (w) register accessor: system timer unit0 conf …","UNIT0_LOAD_HI (rw) register accessor: system timer unit0 …","UNIT0_LOAD_LO (rw) register accessor: system timer unit0 …","UNIT0_OP (rw) register accessor: system timer unit0 value …","UNIT0_VALUE_HI (r) register accessor: system timer unit0 …","UNIT0_VALUE_LO (r) register accessor: system timer unit0 …","UNIT1_LOAD (w) register accessor: system timer unit1 conf …","UNIT1_LOAD_HI (rw) register accessor: system timer unit1 …","UNIT1_LOAD_LO (rw) register accessor: system timer unit1 …","UNIT1_OP (rw) register accessor: system timer unit1 value …","UNIT1_VALUE_HI (r) register accessor: system timer unit1 …","UNIT1_VALUE_LO (r) register accessor: system timer unit1 …","","","system timer comp0 conf sync register","0x50 - system timer comp0 conf sync register","system timer comp1 conf sync register","0x54 - system timer comp1 conf sync register","system timer comp2 conf sync register","0x58 - system timer comp2 conf sync register","Configure system timer clock","0x00 - Configure system timer clock","system timer version control register","0xfc - system timer version control register","Returns the argument unchanged.","systimer interrupt clear register","0x6c - systimer interrupt clear register","systimer interrupt enable register","0x64 - systimer interrupt enable register","systimer interrupt raw register","0x68 - systimer interrupt raw register","systimer interrupt status register","0x70 - systimer interrupt status register","Calls <code>U::from(self)</code>.","system timer comp0 target mode register","0x34 - system timer comp0 target mode register","system timer comp0 value high register","0x1c - system timer comp0 value high register","system timer comp0 value low register","0x20 - system timer comp0 value low register","system timer comp1 target mode register","0x38 - system timer comp1 target mode register","system timer comp1 value high register","0x24 - system timer comp1 value high register","system timer comp1 value low register","0x28 - system timer comp1 value low register","system timer comp2 target mode register","0x3c - system timer comp2 target mode register","system timer comp2 value high register","0x2c - system timer comp2 value high register","system timer comp2 value low register","0x30 - system timer comp2 value low register","","","","system timer unit0 conf sync register","0x5c - system timer unit0 conf sync register","system timer unit0 value high load register","0x0c - system timer unit0 value high load register","system timer unit0 value low load register","0x10 - system timer unit0 value low load register","system timer unit0 value update register","0x04 - system timer unit0 value update register","system timer unit0 value high register","0x40 - system timer unit0 value high register","system timer unit0 value low register","0x44 - system timer unit0 value low register","system timer unit1 conf sync register","0x60 - system timer unit1 conf sync register","system timer unit1 value high load register","0x14 - system timer unit1 value high load register","system timer unit1 value low load register","0x18 - system timer unit1 value low load register","system timer unit1 value update register","0x08 - system timer unit1 value update register","system timer unit1 value high register","0x48 - system timer unit1 value high register","system timer unit1 value low register","0x4c - system timer unit1 value low register","system timer comp0 conf sync register","Field <code>TIMER_COMP0_LOAD</code> writer - timer comp0 sync enable …","Register <code>COMP0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp0 sync enable signal","","","","system timer comp1 conf sync register","Field <code>TIMER_COMP1_LOAD</code> writer - timer comp1 sync enable …","Register <code>COMP1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp1 sync enable signal","","","","system timer comp2 conf sync register","Field <code>TIMER_COMP2_LOAD</code> writer - timer comp2 sync enable …","Register <code>COMP2_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp2 sync enable signal","","","","Field <code>CLK_EN</code> reader - register file clk gating","Field <code>CLK_EN</code> writer - register file clk gating","Configure system timer clock","Register <code>CONF</code> reader","Field <code>SYSTIMER_CLK_FO</code> reader - systimer clock force on","Field <code>SYSTIMER_CLK_FO</code> writer - systimer clock force on","Field <code>TARGET0_WORK_EN</code> reader - target0 work enable","Field <code>TARGET0_WORK_EN</code> writer - target0 work enable","Field <code>TARGET1_WORK_EN</code> reader - target1 work enable","Field <code>TARGET1_WORK_EN</code> writer - target1 work enable","Field <code>TARGET2_WORK_EN</code> reader - target2 work enable","Field <code>TARGET2_WORK_EN</code> writer - target2 work enable","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_WORK_EN</code> reader - timer unit0 work enable","Field <code>TIMER_UNIT0_WORK_EN</code> writer - timer unit0 work enable","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_WORK_EN</code> reader - timer unit1 work enable","Field <code>TIMER_UNIT1_WORK_EN</code> writer - timer unit1 work enable","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - register file clk gating","Bit 31 - register file clk gating","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - systimer clock force on","Bit 0 - systimer clock force on","Bit 24 - target0 work enable","Bit 24 - target0 work enable","Bit 23 - target1 work enable","Bit 23 - target1 work enable","Bit 22 - target2 work enable","Bit 22 - target2 work enable","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 30 - timer unit0 work enable","Bit 30 - timer unit0 work enable","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 29 - timer unit1 work enable","Bit 29 - timer unit1 work enable","","","","Field <code>DATE</code> reader - systimer register version","system timer version control register","Field <code>DATE</code> writer - systimer register version","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - systimer register version","Bits 0:31 - systimer register version","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","systimer interrupt clear register","Field <code>TARGET0_INT_CLR</code> writer - interupt0 clear","Field <code>TARGET1_INT_CLR</code> writer - interupt1 clear","Field <code>TARGET2_INT_CLR</code> writer - interupt2 clear","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 clear","Bit 1 - interupt1 clear","Bit 2 - interupt2 clear","","","","systimer interrupt enable register","Register <code>INT_ENA</code> reader","Field <code>TARGET0_INT_ENA</code> reader - interupt0 enable","Field <code>TARGET0_INT_ENA</code> writer - interupt0 enable","Field <code>TARGET1_INT_ENA</code> reader - interupt1 enable","Field <code>TARGET1_INT_ENA</code> writer - interupt1 enable","Field <code>TARGET2_INT_ENA</code> reader - interupt2 enable","Field <code>TARGET2_INT_ENA</code> writer - interupt2 enable","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 enable","Bit 0 - interupt0 enable","Bit 1 - interupt1 enable","Bit 1 - interupt1 enable","Bit 2 - interupt2 enable","Bit 2 - interupt2 enable","","","","systimer interrupt raw register","Register <code>INT_RAW</code> reader","Field <code>TARGET0_INT_RAW</code> reader - interupt0 raw","Field <code>TARGET0_INT_RAW</code> writer - interupt0 raw","Field <code>TARGET1_INT_RAW</code> reader - interupt1 raw","Field <code>TARGET1_INT_RAW</code> writer - interupt1 raw","Field <code>TARGET2_INT_RAW</code> reader - interupt2 raw","Field <code>TARGET2_INT_RAW</code> writer - interupt2 raw","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 raw","Bit 0 - interupt0 raw","Bit 1 - interupt1 raw","Bit 1 - interupt1 raw","Bit 2 - interupt2 raw","Bit 2 - interupt2 raw","","","","systimer interrupt status register","Register <code>INT_ST</code> reader","Field <code>TARGET0_INT_ST</code> reader - interupt0 status","Field <code>TARGET1_INT_ST</code> reader - interupt1 status","Field <code>TARGET2_INT_ST</code> reader - interupt2 status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 status","Bit 1 - interupt1 status","Bit 2 - interupt2 status","","","","Register <code>TARGET0_CONF</code> reader","system timer comp0 target mode register","Field <code>TARGET0_PERIOD_MODE</code> reader - Set target0 to period …","Field <code>TARGET0_PERIOD_MODE</code> writer - Set target0 to period …","Field <code>TARGET0_PERIOD</code> reader - target0 period","Field <code>TARGET0_PERIOD</code> writer - target0 period","Field <code>TARGET0_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET0_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET0_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target0 period","Bits 0:25 - target0 period","Bit 30 - Set target0 to period mode","Bit 30 - Set target0 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET0_HI</code> reader","system timer comp0 value high register","Field <code>TIMER_TARGET0_HI</code> reader - timer taget0 high 20 bits","Field <code>TIMER_TARGET0_HI</code> writer - timer taget0 high 20 bits","Register <code>TARGET0_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget0 high 20 bits","Bits 0:19 - timer taget0 high 20 bits","","","","Register <code>TARGET0_LO</code> reader","system timer comp0 value low register","Field <code>TIMER_TARGET0_LO</code> reader - timer taget0 low 32 bits","Field <code>TIMER_TARGET0_LO</code> writer - timer taget0 low 32 bits","Register <code>TARGET0_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget0 low 32 bits","Bits 0:31 - timer taget0 low 32 bits","","","","Register <code>TARGET1_CONF</code> reader","system timer comp1 target mode register","Field <code>TARGET1_PERIOD_MODE</code> reader - Set target1 to period …","Field <code>TARGET1_PERIOD_MODE</code> writer - Set target1 to period …","Field <code>TARGET1_PERIOD</code> reader - target1 period","Field <code>TARGET1_PERIOD</code> writer - target1 period","Field <code>TARGET1_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET1_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET1_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target1 period","Bits 0:25 - target1 period","Bit 30 - Set target1 to period mode","Bit 30 - Set target1 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET1_HI</code> reader","system timer comp1 value high register","Field <code>TIMER_TARGET1_HI</code> reader - timer taget1 high 20 bits","Field <code>TIMER_TARGET1_HI</code> writer - timer taget1 high 20 bits","Register <code>TARGET1_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget1 high 20 bits","Bits 0:19 - timer taget1 high 20 bits","","","","Register <code>TARGET1_LO</code> reader","system timer comp1 value low register","Field <code>TIMER_TARGET1_LO</code> reader - timer taget1 low 32 bits","Field <code>TIMER_TARGET1_LO</code> writer - timer taget1 low 32 bits","Register <code>TARGET1_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget1 low 32 bits","Bits 0:31 - timer taget1 low 32 bits","","","","Register <code>TARGET2_CONF</code> reader","system timer comp2 target mode register","Field <code>TARGET2_PERIOD_MODE</code> reader - Set target2 to period …","Field <code>TARGET2_PERIOD_MODE</code> writer - Set target2 to period …","Field <code>TARGET2_PERIOD</code> reader - target2 period","Field <code>TARGET2_PERIOD</code> writer - target2 period","Field <code>TARGET2_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET2_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET2_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target2 period","Bits 0:25 - target2 period","Bit 30 - Set target2 to period mode","Bit 30 - Set target2 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET2_HI</code> reader","system timer comp2 value high register","Field <code>TIMER_TARGET2_HI</code> reader - timer taget2 high 20 bits","Field <code>TIMER_TARGET2_HI</code> writer - timer taget2 high 20 bits","Register <code>TARGET2_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget2 high 20 bits","Bits 0:19 - timer taget2 high 20 bits","","","","Register <code>TARGET2_LO</code> reader","system timer comp2 value low register","Field <code>TIMER_TARGET2_LO</code> reader - timer taget2 low 32 bits","Field <code>TIMER_TARGET2_LO</code> writer - timer taget2 low 32 bits","Register <code>TARGET2_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget2 low 32 bits","Bits 0:31 - timer taget2 low 32 bits","","","","Field <code>TIMER_UNIT0_LOAD</code> writer - timer unit0 sync enable …","system timer unit0 conf sync register","Register <code>UNIT0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit0 sync enable signal","","","","Register <code>UNIT0_LOAD_HI</code> reader","Field <code>TIMER_UNIT0_LOAD_HI</code> reader - timer unit0 load high …","Field <code>TIMER_UNIT0_LOAD_HI</code> writer - timer unit0 load high …","system timer unit0 value high load register","Register <code>UNIT0_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit0 load high 20 bits","Bits 0:19 - timer unit0 load high 20 bits","","","","Register <code>UNIT0_LOAD_LO</code> reader","Field <code>TIMER_UNIT0_LOAD_LO</code> reader - timer unit0 load low 32 …","Field <code>TIMER_UNIT0_LOAD_LO</code> writer - timer unit0 load low 32 …","system timer unit0 value low load register","Register <code>UNIT0_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit0 load low 32 bits","Bits 0:31 - timer unit0 load low 32 bits","","","","Register <code>UNIT0_OP</code> reader","Field <code>TIMER_UNIT0_UPDATE</code> writer - update timer_unit0","Field <code>TIMER_UNIT0_VALUE_VALID</code> reader - timer value is sync …","system timer unit0 value update register","Register <code>UNIT0_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer_unit0","Bit 29 - timer value is sync and valid","","","","Register <code>UNIT0_VALUE_HI</code> reader","Field <code>TIMER_UNIT0_VALUE_HI</code> reader - timer read value high …","system timer unit0 value high register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 20bits","","","","Register <code>UNIT0_VALUE_LO</code> reader","Field <code>TIMER_UNIT0_VALUE_LO</code> reader - timer read value low …","system timer unit0 value low register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bits","","","","Field <code>TIMER_UNIT1_LOAD</code> writer - timer unit1 sync enable …","system timer unit1 conf sync register","Register <code>UNIT1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit1 sync enable signal","","","","Register <code>UNIT1_LOAD_HI</code> reader","Field <code>TIMER_UNIT1_LOAD_HI</code> reader - timer unit1 load high …","Field <code>TIMER_UNIT1_LOAD_HI</code> writer - timer unit1 load high …","system timer unit1 value high load register","Register <code>UNIT1_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit1 load high 20 bits","Bits 0:19 - timer unit1 load high 20 bits","","","","Register <code>UNIT1_LOAD_LO</code> reader","Field <code>TIMER_UNIT1_LOAD_LO</code> reader - timer unit1 load low 32 …","Field <code>TIMER_UNIT1_LOAD_LO</code> writer - timer unit1 load low 32 …","system timer unit1 value low load register","Register <code>UNIT1_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit1 load low 32 bits","Bits 0:31 - timer unit1 load low 32 bits","","","","Register <code>UNIT1_OP</code> reader","Field <code>TIMER_UNIT1_UPDATE</code> writer - update timer unit1","Field <code>TIMER_UNIT1_VALUE_VALID</code> reader - timer value is sync …","system timer unit1 value update register","Register <code>UNIT1_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer unit1","Bit 29 - timer value is sync and valid","","","","Register <code>UNIT1_VALUE_HI</code> reader","Field <code>TIMER_UNIT1_VALUE_HI</code> reader - timer read value high …","system timer unit1 value high register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 20bits","","","","Register <code>UNIT1_VALUE_LO</code> reader","Field <code>TIMER_UNIT1_VALUE_LO</code> reader - timer read value low …","system timer unit1 value low register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bits","","","","INT_CLR_TIMERS (w) register accessor: Interrupt clear bits","INT_ENA_TIMERS (rw) register accessor: Interrupt enable …","INT_RAW_TIMERS (r) register accessor: Raw interrupt status","INT_ST_TIMERS (r) register accessor: Masked interrupt …","NTIMERS_DATE (rw) register accessor: Timer version control …","REGCLK (rw) register accessor: Timer group clock gate …","RTCCALICFG (rw) register accessor: RTC calibration …","RTCCALICFG1 (r) register accessor: RTC calibration …","RTCCALICFG2 (rw) register accessor: Timer group …","Register block","T0ALARMHI (rw) register accessor: Timer %s alarm value, …","T0ALARMLO (rw) register accessor: Timer %s alarm value, …","T0CONFIG (rw) register accessor: Timer %s configuration …","T0HI (r) register accessor: Timer %s current value, high …","T0LO (r) register accessor: Timer %s current value, low 32 …","T0LOAD (w) register accessor: Write to reload timer from …","T0LOADHI (rw) register accessor: Timer %s reload value, …","T0LOADLO (rw) register accessor: Timer %s reload value, …","T0UPDATE (rw) register accessor: Write to copy current …","WDTCONFIG0 (rw) register accessor: Watchdog timer …","WDTCONFIG1 (rw) register accessor: Watchdog timer …","WDTCONFIG2 (rw) register accessor: Watchdog timer stage 0 …","WDTCONFIG3 (rw) register accessor: Watchdog timer stage 1 …","WDTCONFIG4 (rw) register accessor: Watchdog timer stage 2 …","WDTCONFIG5 (rw) register accessor: Watchdog timer stage 3 …","WDTFEED (w) register accessor: Write to feed the watchdog …","WDTWPROTECT (rw) register accessor: Watchdog write protect …","","","Returns the argument unchanged.","Interrupt clear bits","0x7c - Interrupt clear bits","Interrupt enable bits","0x70 - Interrupt enable bits","Raw interrupt status","0x74 - Raw interrupt status","Masked interrupt status","0x78 - Masked interrupt status","Calls <code>U::from(self)</code>.","Timer version control register","0xf8 - Timer version control register","Timer group clock gate register","0xfc - Timer group clock gate register","RTC calibration configure register","0x68 - RTC calibration configure register","RTC calibration configure1 register","0x6c - RTC calibration configure1 register","Timer group calibration register","0x80 - Timer group calibration register","Timer %s alarm value, high bits","0x14 - Timer %s alarm value, high bits","Timer %s alarm value, low 32 bits","0x10 - Timer %s alarm value, low 32 bits","Timer %s configuration register","0x00 - Timer %s configuration register","Timer %s current value, high 22 bits","0x08 - Timer %s current value, high 22 bits","Timer %s current value, low 32 bits","0x04 - Timer %s current value, low 32 bits","Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG","0x20 - Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_…","Timer %s reload value, high 22 bits","0x1c - Timer %s reload value, high 22 bits","Timer %s reload value, low 32 bits","0x18 - Timer %s reload value, low 32 bits","Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG","0x0c - Write to copy current timer value to TIMGn_T%s_…","","","","Watchdog timer configuration register","0x48 - Watchdog timer configuration register","Watchdog timer prescaler register","0x4c - Watchdog timer prescaler register","Watchdog timer stage 0 timeout value","0x50 - Watchdog timer stage 0 timeout value","Watchdog timer stage 1 timeout value","0x54 - Watchdog timer stage 1 timeout value","Watchdog timer stage 2 timeout value","0x58 - Watchdog timer stage 2 timeout value","Watchdog timer stage 3 timeout value","0x5c - Watchdog timer stage 3 timeout value","Write to feed the watchdog timer","0x60 - Write to feed the watchdog timer","Watchdog write protect register","0x64 - Watchdog write protect register","Interrupt clear bits","Field <code>T0_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR_TIMERS</code> writer","Field <code>WDT_INT_CLR</code> writer - Set this bit to clear the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear the TIMG_T0_INT interrupt.","","","","Bit 1 - Set this bit to clear the TIMG_WDT_INT interrupt.","Interrupt enable bits","Register <code>INT_ENA_TIMERS</code> reader","Field <code>T0_INT_ENA</code> reader - The interrupt enable bit for the …","Field <code>T0_INT_ENA</code> writer - The interrupt enable bit for the …","Register <code>INT_ENA_TIMERS</code> writer","Field <code>WDT_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>WDT_INT_ENA</code> writer - The interrupt enable bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","","","","Bit 1 - The interrupt enable bit for the TIMG_WDT_INT …","Bit 1 - The interrupt enable bit for the TIMG_WDT_INT …","Raw interrupt status","Register <code>INT_RAW_TIMERS</code> reader","Field <code>T0_INT_RAW</code> reader - The raw interrupt status bit for …","Field <code>WDT_INT_RAW</code> reader - The raw interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The raw interrupt status bit for the TIMG_T0_INT …","","","","Bit 1 - The raw interrupt status bit for the TIMG_WDT_INT …","Masked interrupt status","Register <code>INT_ST_TIMERS</code> reader","Field <code>T0_INT_ST</code> reader - The masked interrupt status bit …","Field <code>WDT_INT_ST</code> reader - The masked interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The masked interrupt status bit for the …","","","","Bit 1 - The masked interrupt status bit for the …","Timer version control register","Field <code>NTIMGS_DATE</code> reader - Timer version control register","Field <code>NTIMGS_DATE</code> writer - Timer version control register","Register <code>NTIMERS_DATE</code> reader","Register <code>NTIMERS_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Timer version control register","Bits 0:27 - Timer version control register","","","","Field <code>CLK_EN</code> reader - Register clock gate signal. 1: …","Field <code>CLK_EN</code> writer - Register clock gate signal. 1: …","Register <code>REGCLK</code> reader","Timer group clock gate register","Field <code>TIMER_CLK_IS_ACTIVE</code> reader - enable Timer 30’s …","Field <code>TIMER_CLK_IS_ACTIVE</code> writer - enable Timer 30’s …","Register <code>REGCLK</code> writer","Field <code>WDT_CLK_IS_ACTIVE</code> reader - enable WDT’s clock","Field <code>WDT_CLK_IS_ACTIVE</code> writer - enable WDT’s clock","Writes raw bits to the register.","","","Bit 31 - Register clock gate signal. 1: Registers can be …","Bit 31 - Register clock gate signal. 1: Registers can be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - enable Timer 30’s clock","Bit 30 - enable Timer 30’s clock","","","","Bit 29 - enable WDT’s clock","Bit 29 - enable WDT’s clock","Register <code>RTCCALICFG</code> reader","RTC calibration configure register","Field <code>RTC_CALI_CLK_SEL</code> reader - 0:rtc slow clock. …","Field <code>RTC_CALI_CLK_SEL</code> writer - 0:rtc slow clock. …","Field <code>RTC_CALI_MAX</code> reader - Reserved","Field <code>RTC_CALI_MAX</code> writer - Reserved","Field <code>RTC_CALI_RDY</code> reader - Reserved","Field <code>RTC_CALI_START_CYCLING</code> reader - Reserved","Field <code>RTC_CALI_START_CYCLING</code> writer - Reserved","Field <code>RTC_CALI_START</code> reader - Reserved","Field <code>RTC_CALI_START</code> writer - Reserved","Register <code>RTCCALICFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 13:14 - 0:rtc slow clock. 1:clk_8m, 2:xtal_32k.","Bits 13:14 - 0:rtc slow clock. 1:clk_8m, 2:xtal_32k.","Bits 16:30 - Reserved","Bits 16:30 - Reserved","Bit 15 - Reserved","Bit 31 - Reserved","Bit 31 - Reserved","Bit 12 - Reserved","Bit 12 - Reserved","","","","Register <code>RTCCALICFG1</code> reader","RTC calibration configure1 register","Field <code>RTC_CALI_CYCLING_DATA_VLD</code> reader - Reserved","Field <code>RTC_CALI_VALUE</code> reader - Reserved","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved","Bits 7:31 - Reserved","","","","Register <code>RTCCALICFG2</code> reader","Timer group calibration register","Field <code>RTC_CALI_TIMEOUT</code> reader - RTC calibration timeout …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> reader - Cycles that …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> writer - Cycles that …","Field <code>RTC_CALI_TIMEOUT_THRES</code> reader - Threshold value for …","Field <code>RTC_CALI_TIMEOUT_THRES</code> writer - Threshold value for …","Register <code>RTCCALICFG2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - RTC calibration timeout indicator","Bits 3:6 - Cycles that release calibration timeout reset","Bits 3:6 - Cycles that release calibration timeout reset","Bits 7:31 - Threshold value for the RTC calibration timer. …","Bits 7:31 - Threshold value for the RTC calibration timer. …","","","","Field <code>ALARM_HI</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_HI</code> writer - Timer %s alarm trigger time-base …","Register <code>T0ALARMHI</code> reader","Timer %s alarm value, high bits","Register <code>T0ALARMHI</code> writer","Bits 0:21 - Timer %s alarm trigger time-base counter …","Bits 0:21 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_LO</code> writer - Timer %s alarm trigger time-base …","Register <code>T0ALARMLO</code> reader","Timer %s alarm value, low 32 bits","Register <code>T0ALARMLO</code> writer","Bits 0:31 - Timer %s alarm trigger time-base counter …","Bits 0:31 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - When set, the alarm is enabled. …","Field <code>ALARM_EN</code> writer - When set, the alarm is enabled. …","Field <code>AUTORELOAD</code> reader - When set, timer %s auto-reload …","Field <code>AUTORELOAD</code> writer - When set, timer %s auto-reload …","Field <code>DIVCNT_RST</code> writer - When set, Timer %s ’s clock …","Field <code>DIVIDER</code> reader - Timer %s clock (T%s_clk) prescaler …","Field <code>DIVIDER</code> writer - Timer %s clock (T%s_clk) prescaler …","Field <code>EN</code> reader - When set, the timer %s time-base counter …","Field <code>EN</code> writer - When set, the timer %s time-base counter …","Field <code>INCREASE</code> reader - When set, the timer %s time-base …","Field <code>INCREASE</code> writer - When set, the timer %s time-base …","Register <code>T0CONFIG</code> reader","Timer %s configuration register","Field <code>USE_XTAL</code> reader - 1: Use XTAL_CLK as the source …","Field <code>USE_XTAL</code> writer - 1: Use XTAL_CLK as the source …","Register <code>T0CONFIG</code> writer","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Writes raw bits to the register.","","","Bit 12 - When set, Timer %s ’s clock divider counter …","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bit 31 - When set, the timer %s time-base counter is …","Bit 31 - When set, the timer %s time-base counter is …","Returns the argument unchanged.","Bit 30 - When set, the timer %s time-base counter will …","Bit 30 - When set, the timer %s time-base counter will …","Calls <code>U::from(self)</code>.","","","","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Register <code>T0HI</code> reader","Timer %s current value, high 22 bits","Field <code>T0_HI</code> reader - After writing to TIMG_T%sUPDATE_REG, …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - After writing to TIMG_T%sUPDATE_REG, the high …","","","","Field <code>LO</code> reader - After writing to TIMG_T%sUPDATE_REG, the …","Register <code>T0LO</code> reader","Timer %s current value, low 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - After writing to TIMG_T%sUPDATE_REG, the low …","","","","Field <code>LOAD</code> writer - Write any value to trigger a timer %s …","Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG","Register <code>T0LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Write any value to trigger a timer %s …","","","","Field <code>LOAD_HI</code> reader - High 22 bits of the value that a …","Field <code>LOAD_HI</code> writer - High 22 bits of the value that a …","Register <code>T0LOADHI</code> reader","Timer %s reload value, high 22 bits","Register <code>T0LOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - High 22 bits of the value that a reload will …","Bits 0:21 - High 22 bits of the value that a reload will …","","","","Field <code>LOAD_LO</code> reader - Low 32 bits of the value that a …","Field <code>LOAD_LO</code> writer - Low 32 bits of the value that a …","Register <code>T0LOADLO</code> reader","Timer %s reload value, low 32 bits","Register <code>T0LOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Low 32 bits of the value that a reload will …","Bits 0:31 - Low 32 bits of the value that a reload will …","","","","Register <code>T0UPDATE</code> reader","Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG","Field <code>UPDATE</code> reader - After writing 0 or 1 to …","Field <code>UPDATE</code> writer - After writing 0 or 1 to …","Register <code>T0UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","Watchdog timer configuration register","Field <code>WDT_APPCPU_RESET_EN</code> reader - WDT reset CPU enable.","Field <code>WDT_APPCPU_RESET_EN</code> writer - WDT reset CPU enable.","Field <code>WDT_CONF_UPDATE_EN</code> writer - update the WDT …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset signal …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset signal …","Field <code>WDT_EN</code> reader - When set, MWDT is enabled.","Field <code>WDT_EN</code> writer - When set, MWDT is enabled.","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - When set, Flash boot …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - When set, Flash boot …","Field <code>WDT_PROCPU_RESET_EN</code> reader - WDT reset CPU enable.","Field <code>WDT_PROCPU_RESET_EN</code> writer - WDT reset CPU enable.","Field <code>WDT_STG0</code> reader - Stage 0 configuration. 0: off, 1: …","Field <code>WDT_STG0</code> writer - Stage 0 configuration. 0: off, 1: …","Field <code>WDT_STG1</code> reader - Stage 1 configuration. 0: off, 1: …","Field <code>WDT_STG1</code> writer - Stage 1 configuration. 0: off, 1: …","Field <code>WDT_STG2</code> reader - Stage 2 configuration. 0: off, 1: …","Field <code>WDT_STG2</code> writer - Stage 2 configuration. 0: off, 1: …","Field <code>WDT_STG3</code> reader - Stage 3 configuration. 0: off, 1: …","Field <code>WDT_STG3</code> writer - Stage 3 configuration. 0: off, 1: …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - System reset signal …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - System reset signal …","Field <code>WDT_USE_XTAL</code> reader - choose WDT clock:0-apb_clk; …","Field <code>WDT_USE_XTAL</code> writer - choose WDT clock:0-apb_clk; …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 12 - WDT reset CPU enable.","Bit 12 - WDT reset CPU enable.","Bit 22 - update the WDT configuration registers","Bits 18:20 - CPU reset signal length selection. 0: 100 ns, …","Bits 18:20 - CPU reset signal length selection. 0: 100 ns, …","Bit 31 - When set, MWDT is enabled.","Bit 31 - When set, MWDT is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 13 - WDT reset CPU enable.","Bit 13 - WDT reset CPU enable.","Bits 29:30 - Stage 0 configuration. 0: off, 1: interrupt, …","Bits 29:30 - Stage 0 configuration. 0: off, 1: interrupt, …","Bits 27:28 - Stage 1 configuration. 0: off, 1: interrupt, …","Bits 27:28 - Stage 1 configuration. 0: off, 1: interrupt, …","Bits 25:26 - Stage 2 configuration. 0: off, 1: interrupt, …","Bits 25:26 - Stage 2 configuration. 0: off, 1: interrupt, …","Bits 23:24 - Stage 3 configuration. 0: off, 1: interrupt, …","Bits 23:24 - Stage 3 configuration. 0: off, 1: interrupt, …","Bits 15:17 - System reset signal length selection. 0: 100 …","Bits 15:17 - System reset signal length selection. 0: 100 …","Bit 21 - choose WDT clock:0-apb_clk; 1-xtal_clk.","Bit 21 - choose WDT clock:0-apb_clk; 1-xtal_clk.","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","Watchdog timer prescaler register","Field <code>WDT_CLK_PRESCALE</code> reader - MWDT clock prescaler …","Field <code>WDT_CLK_PRESCALE</code> writer - MWDT clock prescaler …","Field <code>WDT_DIVCNT_RST</code> writer - When set, WDT ’s clock …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Bit 0 - When set, WDT ’s clock divider counter will be …","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","Watchdog timer stage 0 timeout value","Field <code>WDT_STG0_HOLD</code> reader - Stage 0 timeout value, in …","Field <code>WDT_STG0_HOLD</code> writer - Stage 0 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","Watchdog timer stage 1 timeout value","Field <code>WDT_STG1_HOLD</code> reader - Stage 1 timeout value, in …","Field <code>WDT_STG1_HOLD</code> writer - Stage 1 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","Watchdog timer stage 2 timeout value","Field <code>WDT_STG2_HOLD</code> reader - Stage 2 timeout value, in …","Field <code>WDT_STG2_HOLD</code> writer - Stage 2 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG5</code> reader","Register <code>WDTCONFIG5</code> writer","Watchdog timer stage 3 timeout value","Field <code>WDT_STG3_HOLD</code> reader - Stage 3 timeout value, in …","Field <code>WDT_STG3_HOLD</code> writer - Stage 3 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Register <code>WDTFEED</code> writer","Write to feed the watchdog timer","Field <code>WDT_FEED</code> writer - Write any value to feed the MWDT. …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Write any value to feed the MWDT. (WO)","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","Watchdog write protect register","Field <code>WDT_WKEY</code> reader - If the register contains a …","Field <code>WDT_WKEY</code> writer - If the register contains a …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - If the register contains a different value …","Bits 0:31 - If the register contains a different value …","AT_CMD_CHAR (rw) register accessor: AT escape sequence …","AT_CMD_GAPTOUT (rw) register accessor: Timeout …","AT_CMD_POSTCNT (rw) register accessor: Post-sequence …","AT_CMD_PRECNT (rw) register accessor: Pre-sequence timing …","CLKDIV (rw) register accessor: Clock divider configuration","CLK_CONF (rw) register accessor: UART core clock …","CONF0 (rw) register accessor: a","CONF1 (rw) register accessor: Configuration register 1","DATE (rw) register accessor: UART Version register","FIFO (rw) register accessor: FIFO data register","FLOW_CONF (rw) register accessor: Software flow-control …","FSM_STATUS (r) register accessor: UART transmit and …","HIGHPULSE (r) register accessor: Autobaud minimum high …","ID (rw) register accessor: UART ID register","IDLE_CONF (rw) register accessor: Frame-end idle …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (rw) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","LOWPULSE (r) register accessor: Autobaud minimum low pulse …","MEM_CONF (rw) register accessor: UART threshold and …","MEM_RX_STATUS (r) register accessor: Rx-FIFO write and …","MEM_TX_STATUS (r) register accessor: Tx-FIFO write and …","NEGPULSE (r) register accessor: Autobaud low pulse register","POSPULSE (r) register accessor: Autobaud high pulse …","RS485_CONF (rw) register accessor: RS485 mode configuration","RXD_CNT (r) register accessor: Autobaud edge change count …","RX_FILT (rw) register accessor: Rx Filter configuration","Register block","SLEEP_CONF (rw) register accessor: Sleep-mode configuration","STATUS (r) register accessor: UART status register","SWFC_CONF0 (rw) register accessor: Software flow-control …","SWFC_CONF1 (rw) register accessor: Software flow-control …","TXBRK_CONF (rw) register accessor: Tx Break character …","AT escape sequence detection configuration","0x5c - AT escape sequence detection configuration","Timeout configuration","0x58 - Timeout configuration","Post-sequence timing configuration","0x54 - Post-sequence timing configuration","Pre-sequence timing configuration","0x50 - Pre-sequence timing configuration","","","UART core clock configuration","0x78 - UART core clock configuration","Clock divider configuration","0x14 - Clock divider configuration","a","0x20 - a","Configuration register 1","0x24 - Configuration register 1","UART Version register","0x7c - UART Version register","FIFO data register","0x00 - FIFO data register","Software flow-control configuration","0x34 - Software flow-control configuration","Returns the argument unchanged.","UART transmit and receive status.","0x6c - UART transmit and receive status.","Autobaud minimum high pulse duration register","0x2c - Autobaud minimum high pulse duration register","UART ID register","0x80 - UART ID register","Frame-end idle configuration","0x48 - Frame-end idle configuration","Interrupt clear bits","0x10 - Interrupt clear bits","Interrupt enable bits","0x0c - Interrupt enable bits","Raw interrupt status","0x04 - Raw interrupt status","Masked interrupt status","0x08 - Masked interrupt status","Calls <code>U::from(self)</code>.","Autobaud minimum low pulse duration register","0x28 - Autobaud minimum low pulse duration register","UART threshold and allocation configuration","0x60 - UART threshold and allocation configuration","Rx-FIFO write and read offset address.","0x68 - Rx-FIFO write and read offset address.","Tx-FIFO write and read offset address.","0x64 - Tx-FIFO write and read offset address.","Autobaud low pulse register","0x74 - Autobaud low pulse register","Autobaud high pulse register","0x70 - Autobaud high pulse register","RS485 mode configuration","0x4c - RS485 mode configuration","Rx Filter configuration","0x18 - Rx Filter configuration","Autobaud edge change count register","0x30 - Autobaud edge change count register","Sleep-mode configuration","0x38 - Sleep-mode configuration","UART status register","0x1c - UART status register","Software flow-control character configuration","0x3c - Software flow-control character configuration","Software flow-control character configuration","0x40 - Software flow-control character configuration","","","Tx Break character configuration","0x44 - Tx Break character configuration","","Field <code>AT_CMD_CHAR</code> reader - This register is used to …","AT escape sequence detection configuration","Field <code>AT_CMD_CHAR</code> writer - This register is used to …","Field <code>CHAR_NUM</code> reader - This register is used to configure …","Field <code>CHAR_NUM</code> writer - This register is used to configure …","Register <code>AT_CMD_CHAR</code> reader","Register <code>AT_CMD_CHAR</code> writer","Bits 0:7 - This register is used to configure the content …","Bits 0:7 - This register is used to configure the content …","Writes raw bits to the register.","","","Bits 8:15 - This register is used to configure the num of …","Bits 8:15 - This register is used to configure the num of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Timeout configuration","Register <code>AT_CMD_GAPTOUT</code> reader","Field <code>RX_GAP_TOUT</code> reader - This register is used to …","Field <code>RX_GAP_TOUT</code> writer - This register is used to …","Register <code>AT_CMD_GAPTOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Post-sequence timing configuration","Field <code>POST_IDLE_NUM</code> reader - This register is used to …","Field <code>POST_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_POSTCNT</code> reader","Register <code>AT_CMD_POSTCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Pre-sequence timing configuration","Field <code>PRE_IDLE_NUM</code> reader - This register is used to …","Field <code>PRE_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_PRECNT</code> reader","Register <code>AT_CMD_PRECNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the idle …","Bits 0:15 - This register is used to configure the idle …","","","","UART core clock configuration","Register <code>CLK_CONF</code> reader","Field <code>RST_CORE</code> reader - Write 1 then write 0 to this bit, …","Field <code>RST_CORE</code> writer - Write 1 then write 0 to this bit, …","Field <code>RX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>RX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>RX_SCLK_EN</code> reader - Set this bit to enable UART Rx …","Field <code>RX_SCLK_EN</code> writer - Set this bit to enable UART Rx …","Field <code>SCLK_DIV_A</code> reader - The numerator of the frequency …","Field <code>SCLK_DIV_A</code> writer - The numerator of the frequency …","Field <code>SCLK_DIV_B</code> reader - The denominator of the frequency …","Field <code>SCLK_DIV_B</code> writer - The denominator of the frequency …","Field <code>SCLK_DIV_NUM</code> reader - The integral part of the …","Field <code>SCLK_DIV_NUM</code> writer - The integral part of the …","Field <code>SCLK_EN</code> reader - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_EN</code> writer - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_SEL</code> reader - UART clock source select. 1: …","Field <code>SCLK_SEL</code> writer - UART clock source select. 1: …","Field <code>TX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>TX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>TX_SCLK_EN</code> reader - Set this bit to enable UART Tx …","Field <code>TX_SCLK_EN</code> writer - Set this bit to enable UART Tx …","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 25 - Set this bit to enable UART Rx clock.","Bit 25 - Set this bit to enable UART Rx clock.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 12:19 - The integral part of the frequency divider …","Bits 12:19 - The integral part of the frequency divider …","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","","","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 24 - Set this bit to enable UART Tx clock.","Bit 24 - Set this bit to enable UART Tx clock.","","Field <code>CLKDIV</code> reader - The integral part of the frequency …","Clock divider configuration","Field <code>CLKDIV</code> writer - The integral part of the frequency …","Field <code>FRAG</code> reader - The decimal part of the frequency …","Field <code>FRAG</code> writer - The decimal part of the frequency …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The integral part of the frequency divider …","Bits 0:11 - The integral part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AUTOBAUD_EN</code> reader - This is the enable bit for …","Field <code>AUTOBAUD_EN</code> writer - This is the enable bit for …","Field <code>BIT_NUM</code> reader - This register is used to set the …","Field <code>BIT_NUM</code> writer - This register is used to set the …","Field <code>CLK_EN</code> reader - 1’h1: Force clock on for register. …","Field <code>CLK_EN</code> writer - 1’h1: Force clock on for register. …","a","Field <code>CTS_INV</code> reader - Set this bit to inverse the level …","Field <code>CTS_INV</code> writer - Set this bit to inverse the level …","Field <code>DSR_INV</code> reader - Set this bit to inverse the level …","Field <code>DSR_INV</code> writer - Set this bit to inverse the level …","Field <code>DTR_INV</code> reader - Set this bit to inverse the level …","Field <code>DTR_INV</code> writer - Set this bit to inverse the level …","Field <code>ERR_WR_MASK</code> reader - 1’h1: Receiver stops storing …","Field <code>ERR_WR_MASK</code> writer - 1’h1: Receiver stops storing …","Field <code>IRDA_DPLX</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_DPLX</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_RX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_RX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_TX_EN</code> reader - This is the start enable bit for …","Field <code>IRDA_TX_EN</code> writer - This is the start enable bit for …","Field <code>IRDA_TX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_TX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_WCTL</code> reader - 1’h1: The IrDA transmitter’s …","Field <code>IRDA_WCTL</code> writer - 1’h1: The IrDA transmitter’s …","Field <code>LOOPBACK</code> reader - Set this bit to enable uart …","Field <code>LOOPBACK</code> writer - Set this bit to enable uart …","Field <code>MEM_CLK_EN</code> reader - UART memory clock gate enable …","Field <code>MEM_CLK_EN</code> writer - UART memory clock gate enable …","Field <code>PARITY_EN</code> reader - Set this bit to enable uart …","Field <code>PARITY_EN</code> writer - Set this bit to enable uart …","Field <code>PARITY</code> reader - This register is used to configure …","Field <code>PARITY</code> writer - This register is used to configure …","Register <code>CONF0</code> reader","Field <code>RTS_INV</code> reader - Set this bit to inverse the level …","Field <code>RTS_INV</code> writer - Set this bit to inverse the level …","Field <code>RXD_INV</code> reader - Set this bit to inverse the level …","Field <code>RXD_INV</code> writer - Set this bit to inverse the level …","Field <code>RXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>RXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>STOP_BIT_NUM</code> reader - This register is used to set …","Field <code>STOP_BIT_NUM</code> writer - This register is used to set …","Field <code>SW_DTR</code> reader - This register is used to configure …","Field <code>SW_DTR</code> writer - This register is used to configure …","Field <code>SW_RTS</code> reader - This register is used to configure …","Field <code>SW_RTS</code> writer - This register is used to configure …","Field <code>TXD_BRK</code> reader - Set this bit to enbale transmitter …","Field <code>TXD_BRK</code> writer - Set this bit to enbale transmitter …","Field <code>TXD_INV</code> reader - Set this bit to inverse the level …","Field <code>TXD_INV</code> writer - Set this bit to inverse the level …","Field <code>TXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>TXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>TX_FLOW_EN</code> reader - Set this bit to enable flow …","Field <code>TX_FLOW_EN</code> writer - Set this bit to enable flow …","Register <code>CONF0</code> writer","Bit 27 - This is the enable bit for detecting baudrate.","Bit 27 - This is the enable bit for detecting baudrate.","Bits 2:3 - This register is used to set the length of data.","Bits 2:3 - This register is used to set the length of data.","Writes raw bits to the register.","","","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 12 - Set this bit to invert the level of IrDA …","Bit 12 - Set this bit to invert the level of IrDA …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 28 - UART memory clock gate enable signal.","Bit 28 - UART memory clock gate enable signal.","Bit 0 - This register is used to configure the parity …","Bit 0 - This register is used to configure the parity …","Bit 1 - Set this bit to enable uart parity check.","Bit 1 - Set this bit to enable uart parity check.","Bit 23 - Set this bit to inverse the level value of uart …","Bit 23 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bits 4:5 - This register is used to set the length of stop …","Bits 4:5 - This register is used to set the length of stop …","Bit 7 - This register is used to configure the software …","Bit 7 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","","","Bit 15 - Set this bit to enable flow control function for …","Bit 15 - Set this bit to enable flow control function for …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 18 - Set this bit to reset the uart transmit-FIFO.","Bit 18 - Set this bit to reset the uart transmit-FIFO.","","Configuration register 1","Field <code>DIS_RX_DAT_OVF</code> reader - Disable UART Rx data …","Field <code>DIS_RX_DAT_OVF</code> writer - Disable UART Rx data …","Register <code>CONF1</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - It will produce …","Field <code>RXFIFO_FULL_THRHD</code> writer - It will produce …","Field <code>RX_FLOW_EN</code> reader - This is the flow enable bit for …","Field <code>RX_FLOW_EN</code> writer - This is the flow enable bit for …","Field <code>RX_TOUT_EN</code> reader - This is the enble bit for uart …","Field <code>RX_TOUT_EN</code> writer - This is the enble bit for uart …","Field <code>RX_TOUT_FLOW_DIS</code> reader - Set this bit to stop …","Field <code>RX_TOUT_FLOW_DIS</code> writer - Set this bit to stop …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - It will produce …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - It will produce …","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Bit 18 - Disable UART Rx data overflow detect.","Bit 18 - Disable UART Rx data overflow detect.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 21 - This is the enble bit for uart receiver’s …","Bit 21 - This is the enble bit for uart receiver’s …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","","","Bits 9:17 - It will produce txfifo_empty_int interrupt …","Bits 9:17 - It will produce txfifo_empty_int interrupt …","","Field <code>DATE</code> reader - This is the version register.","UART Version register","Field <code>DATE</code> writer - This is the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version register.","Bits 0:31 - This is the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO data register","Register <code>FIFO</code> reader","Field <code>RXFIFO_RD_BYTE</code> reader - UART 0 accesses FIFO via …","Field <code>RXFIFO_RD_BYTE</code> writer - UART 0 accesses FIFO via …","Register <code>FIFO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - UART 0 accesses FIFO via this register.","Bits 0:7 - UART 0 accesses FIFO via this register.","","","","Software flow-control configuration","Field <code>FORCE_XOFF</code> reader - Set this bit to stop the …","Field <code>FORCE_XOFF</code> writer - Set this bit to stop the …","Field <code>FORCE_XON</code> reader - Set this bit to enable the …","Field <code>FORCE_XON</code> writer - Set this bit to enable the …","Register <code>FLOW_CONF</code> reader","Field <code>SEND_XOFF</code> reader - Set this bit to send Xoff char. …","Field <code>SEND_XOFF</code> writer - Set this bit to send Xoff char. …","Field <code>SEND_XON</code> reader - Set this bit to send Xon char. It …","Field <code>SEND_XON</code> writer - Set this bit to send Xon char. It …","Field <code>SW_FLOW_CON_EN</code> reader - Set this bit to enable …","Field <code>SW_FLOW_CON_EN</code> writer - Set this bit to enable …","Register <code>FLOW_CONF</code> writer","Field <code>XONOFF_DEL</code> reader - Set this bit to remove flow …","Field <code>XONOFF_DEL</code> writer - Set this bit to remove flow …","Writes raw bits to the register.","","","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 2 - Set this bit to enable the transmitter to go on …","Bit 2 - Set this bit to enable the transmitter to go on …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 0 - Set this bit to enable software flow control. It …","Bit 0 - Set this bit to enable software flow control. It …","","","","Bit 1 - Set this bit to remove flow control char from the …","Bit 1 - Set this bit to remove flow control char from the …","UART transmit and receive status.","Register <code>FSM_STATUS</code> reader","Field <code>ST_URX_OUT</code> reader - This is the status register of …","Field <code>ST_UTX_OUT</code> reader - This is the status register of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the status register of receiver.","Bits 4:7 - This is the status register of transmitter.","","","","Autobaud minimum high pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>HIGHPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the maxinum …","","","","Field <code>HIGH_SPEED</code> reader - This bit used to select …","Field <code>HIGH_SPEED</code> writer - This bit used to select …","Field <code>ID</code> reader - This register is used to configure the …","UART ID register","Field <code>ID</code> writer - This register is used to configure the …","Register <code>ID</code> reader","Field <code>REG_UPDATE</code> reader - Software write 1 would …","Field <code>REG_UPDATE</code> writer - Software write 1 would …","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - This bit used to select synchronize mode. 1: …","Bit 30 - This bit used to select synchronize mode. 1: …","Bits 0:29 - This register is used to configure the uart_id.","Bits 0:29 - This register is used to configure the uart_id.","Calls <code>U::from(self)</code>.","Bit 31 - Software write 1 would synchronize registers into …","Bit 31 - Software write 1 would synchronize registers into …","","","","Frame-end idle configuration","Register <code>IDLE_CONF</code> reader","Field <code>RX_IDLE_THRHD</code> reader - It will produce frame end …","Field <code>RX_IDLE_THRHD</code> writer - It will produce frame end …","Field <code>TX_IDLE_NUM</code> reader - This register is used to …","Field <code>TX_IDLE_NUM</code> writer - This register is used to …","Register <code>IDLE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - It will produce frame end signal when receiver …","Bits 0:9 - It will produce frame end signal when receiver …","","","Bits 10:19 - This register is used to configure the …","Bits 10:19 - This register is used to configure the …","","Field <code>AT_CMD_CHAR_DET_INT_CLR</code> writer - Set this bit to …","Field <code>BRK_DET_INT_CLR</code> writer - Set this bit to clear the …","Field <code>CTS_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>DSR_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>GLITCH_DET_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>PARITY_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_CLASH_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_PARITY_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_TOUT_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XOFF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>SW_XON_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_IDLE_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR</code> writer","Field <code>WAKEUP_INT_CLR</code> writer - Set this bit to clear the …","Bit 18 - Set this bit to clear the at_cmd_char_det_int_raw …","Writes raw bits to the register.","","","Bit 7 - Set this bit to clear the brk_det_int_raw …","Bit 6 - Set this bit to clear the cts_chg_int_raw …","Bit 5 - Set this bit to clear the dsr_chg_int_raw …","Bit 3 - Set this bit to clear frm_err_int_raw interrupt.","Returns the argument unchanged.","Bit 11 - Set this bit to clear the glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to clear parity_err_int_raw interrupt.","Bit 17 - Set this bit to clear the rs485_clash_int_raw …","Bit 16 - Set this bit to clear the rs485_frm_err_int_raw …","Bit 15 - Set this bit to clear the …","Bit 0 - Set this bit to clear the rxfifo_full_int_raw …","Bit 4 - Set this bit to clear rxfifo_ovf_int_raw interrupt.","Bit 8 - Set this bit to clear the rxfifo_tout_int_raw …","Bit 10 - Set this bit to clear the sw_xoff_int_raw …","Bit 9 - Set this bit to clear the sw_xon_int_raw interrupt.","","","Bit 12 - Set this bit to clear the tx_brk_done_int_raw …","Bit 13 - Set this bit to clear the …","Bit 14 - Set this bit to clear the tx_done_int_raw …","Bit 1 - Set this bit to clear txfifo_empty_int_raw …","","Bit 19 - Set this bit to clear the uart_wakeup_int_raw …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> reader - This is the enable …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> writer - This is the enable …","Field <code>BRK_DET_INT_ENA</code> reader - This is the enable bit for …","Field <code>BRK_DET_INT_ENA</code> writer - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> reader - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> writer - This is the enable bit for …","Field <code>GLITCH_DET_INT_ENA</code> reader - This is the enable bit …","Field <code>GLITCH_DET_INT_ENA</code> writer - This is the enable bit …","Interrupt enable bits","Field <code>PARITY_ERR_INT_ENA</code> reader - This is the enable bit …","Field <code>PARITY_ERR_INT_ENA</code> writer - This is the enable bit …","Register <code>INT_ENA</code> reader","Field <code>RS485_CLASH_INT_ENA</code> reader - This is the enable bit …","Field <code>RS485_CLASH_INT_ENA</code> writer - This is the enable bit …","Field <code>RS485_FRM_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_FRM_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RXFIFO_FULL_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> writer - This is the enable bit …","Field <code>SW_XOFF_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XOFF_INT_ENA</code> writer - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> writer - This is the enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> reader - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> reader - This is the enable …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> writer - This is the enable …","Field <code>TX_DONE_INT_ENA</code> reader - This is the enable bit for …","Field <code>TX_DONE_INT_ENA</code> writer - This is the enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WAKEUP_INT_ENA</code> reader - This is the enable bit for …","Field <code>WAKEUP_INT_ENA</code> writer - This is the enable bit for …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Writes raw bits to the register.","","","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Returns the argument unchanged.","Bit 11 - This is the enable bit for glitch_det_int_st …","Bit 11 - This is the enable bit for glitch_det_int_st …","Calls <code>U::from(self)</code>.","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 16 - This is the enable bit for …","Bit 16 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 9 - This is the enable bit for sw_xon_int_st register.","Bit 9 - This is the enable bit for sw_xon_int_st register.","","","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 13 - This is the enable bit for …","Bit 13 - This is the enable bit for …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> reader - This interrupt raw …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> writer - This interrupt raw …","Field <code>BRK_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>BRK_DET_INT_RAW</code> writer - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> writer - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> writer - This interrupt raw bit …","Raw interrupt status","Field <code>PARITY_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>PARITY_ERR_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> reader","Field <code>RS485_CLASH_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RS485_CLASH_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RS485_FRM_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_FRM_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RXFIFO_FULL_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_FULL_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XON_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>SW_XON_INT_RAW</code> writer - This interrupt raw bit turns …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TXFIFO_EMPTY_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> reader - This interrupt raw …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> writer - This interrupt raw …","Field <code>TX_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_DONE_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> writer","Field <code>WAKEUP_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>WAKEUP_INT_RAW</code> writer - This interrupt raw bit turns …","Bit 18 - This interrupt raw bit turns to high level when …","Bit 18 - This interrupt raw bit turns to high level when …","Writes raw bits to the register.","","","Bit 7 - This interrupt raw bit turns to high level when …","Bit 7 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Returns the argument unchanged.","Bit 11 - This interrupt raw bit turns to high level when …","Bit 11 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 2 - This interrupt raw bit turns to high level when …","Bit 2 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","","","Bit 12 - This interrupt raw bit turns to high level when …","Bit 12 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","","Bit 19 - This interrupt raw bit turns to high level when …","Bit 19 - This interrupt raw bit turns to high level when …","Field <code>AT_CMD_CHAR_DET_INT_ST</code> reader - This is the status …","Field <code>BRK_DET_INT_ST</code> reader - This is the status bit for …","Field <code>CTS_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>DSR_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>FRM_ERR_INT_ST</code> reader - This is the status bit for …","Field <code>GLITCH_DET_INT_ST</code> reader - This is the status bit …","Masked interrupt status","Field <code>PARITY_ERR_INT_ST</code> reader - This is the status bit …","Register <code>INT_ST</code> reader","Field <code>RS485_CLASH_INT_ST</code> reader - This is the status bit …","Field <code>RS485_FRM_ERR_INT_ST</code> reader - This is the status bit …","Field <code>RS485_PARITY_ERR_INT_ST</code> reader - This is the status …","Field <code>RXFIFO_FULL_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_OVF_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_TOUT_INT_ST</code> reader - This is the status bit …","Field <code>SW_XOFF_INT_ST</code> reader - This is the status bit for …","Field <code>SW_XON_INT_ST</code> reader - This is the status bit for …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_DONE_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_IDLE_DONE_INT_ST</code> reader - This is the stauts …","Field <code>TX_DONE_INT_ST</code> reader - This is the status bit for …","Field <code>WAKEUP_INT_ST</code> reader - This is the status bit for …","Bit 18 - This is the status bit for at_cmd_det_int_raw …","","","Bit 7 - This is the status bit for brk_det_int_raw when …","Bit 6 - This is the status bit for cts_chg_int_raw when …","Bit 5 - This is the status bit for dsr_chg_int_raw when …","Bit 3 - This is the status bit for frm_err_int_raw when …","Returns the argument unchanged.","Bit 11 - This is the status bit for glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - This is the status bit for parity_err_int_raw when …","Bit 17 - This is the status bit for rs485_clash_int_raw …","Bit 16 - This is the status bit for rs485_frm_err_int_raw …","Bit 15 - This is the status bit for …","Bit 0 - This is the status bit for rxfifo_full_int_raw …","Bit 4 - This is the status bit for rxfifo_ovf_int_raw when …","Bit 8 - This is the status bit for rxfifo_tout_int_raw …","Bit 10 - This is the status bit for sw_xoff_int_raw when …","Bit 9 - This is the status bit for sw_xon_int_raw when …","","","Bit 12 - This is the status bit for tx_brk_done_int_raw …","Bit 13 - This is the stauts bit for …","Bit 14 - This is the status bit for tx_done_int_raw when …","Bit 1 - This is the status bit for txfifo_empty_int_raw …","","Bit 19 - This is the status bit for uart_wakeup_int_raw …","Autobaud minimum low pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>LOWPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the minimum …","","","","UART threshold and allocation configuration","Field <code>MEM_FORCE_PD</code> reader - Set this bit to force power …","Field <code>MEM_FORCE_PD</code> writer - Set this bit to force power …","Field <code>MEM_FORCE_PU</code> reader - Set this bit to force power up …","Field <code>MEM_FORCE_PU</code> writer - Set this bit to force power up …","Register <code>MEM_CONF</code> reader","Field <code>RX_FLOW_THRHD</code> reader - This register is used to …","Field <code>RX_FLOW_THRHD</code> writer - This register is used to …","Field <code>RX_SIZE</code> reader - This register is used to configure …","Field <code>RX_SIZE</code> writer - This register is used to configure …","Field <code>RX_TOUT_THRHD</code> reader - This register is used to …","Field <code>RX_TOUT_THRHD</code> writer - This register is used to …","Field <code>TX_SIZE</code> reader - This register is used to configure …","Field <code>TX_SIZE</code> writer - This register is used to configure …","Register <code>MEM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to force power down UART memory.","Bit 26 - Set this bit to force power down UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bits 7:15 - This register is used to configure the maximum …","Bits 7:15 - This register is used to configure the maximum …","Bits 1:3 - This register is used to configure the amount …","Bits 1:3 - This register is used to configure the amount …","Bits 16:25 - This register is used to configure the …","Bits 16:25 - This register is used to configure the …","","","Bits 4:6 - This register is used to configure the amount …","Bits 4:6 - This register is used to configure the amount …","","Field <code>APB_RX_RADDR</code> reader - This register stores the …","Rx-FIFO write and read offset address.","Register <code>MEM_RX_STATUS</code> reader","Field <code>RX_WADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:20 - This register stores the offset address in …","","","","Field <code>APB_TX_WADDR</code> reader - This register stores the …","Tx-FIFO write and read offset address.","Register <code>MEM_TX_STATUS</code> reader","Field <code>TX_RADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 11:20 - This register stores the offset address in …","","Field <code>NEGEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud low pulse register","Register <code>NEGPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>POSEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud high pulse register","Register <code>POSPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>DL0_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL0_EN</code> writer - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> writer - Set this bit to delay the stop bit …","Register <code>RS485_CONF</code> reader","Field <code>RS485RXBY_TX_EN</code> reader - 1’h1: enable rs485 …","Field <code>RS485RXBY_TX_EN</code> writer - 1’h1: enable rs485 …","Field <code>RS485TX_RX_EN</code> reader - Set this bit to enable …","Field <code>RS485TX_RX_EN</code> writer - Set this bit to enable …","RS485 mode configuration","Field <code>RS485_EN</code> reader - Set this bit to choose the rs485 …","Field <code>RS485_EN</code> writer - Set this bit to choose the rs485 …","Field <code>RS485_RX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_RX_DLY_NUM</code> writer - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> writer - This register is used to …","Register <code>RS485_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 5 - This register is used to delay the receiver’s …","Bit 5 - This register is used to delay the receiver’s …","Bits 6:9 - This register is used to delay the transmitter…","Bits 6:9 - This register is used to delay the transmitter…","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 3 - Set this bit to enable receiver could receive data …","Bit 3 - Set this bit to enable receiver could receive data …","","","","Field <code>GLITCH_FILT_EN</code> reader - Set this bit to enable Rx …","Field <code>GLITCH_FILT_EN</code> writer - Set this bit to enable Rx …","Field <code>GLITCH_FILT</code> reader - when input pulse width is lower …","Field <code>GLITCH_FILT</code> writer - when input pulse width is lower …","Register <code>RX_FILT</code> reader","Rx Filter configuration","Register <code>RX_FILT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7 - when input pulse width is lower than this …","Bits 0:7 - when input pulse width is lower than this …","Bit 8 - Set this bit to enable Rx signal filter.","Bit 8 - Set this bit to enable Rx signal filter.","Calls <code>U::from(self)</code>.","","","","Register <code>RXD_CNT</code> reader","Autobaud edge change count register","Field <code>RXD_EDGE_CNT</code> reader - This register stores the count …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register stores the count of rxd edge …","","","","Field <code>ACTIVE_THRESHOLD</code> reader - The uart is activated from …","Field <code>ACTIVE_THRESHOLD</code> writer - The uart is activated from …","Register <code>SLEEP_CONF</code> reader","Sleep-mode configuration","Register <code>SLEEP_CONF</code> writer","Bits 0:9 - The uart is activated from light sleeping mode …","Bits 0:9 - The uart is activated from light sleeping mode …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CTSN</code> reader - This register represent the level …","Field <code>DSRN</code> reader - The register represent the level value …","Field <code>DTRN</code> reader - This bit represents the level of the …","Register <code>STATUS</code> reader","Field <code>RTSN</code> reader - This bit represents the level of the …","Field <code>RXD</code> reader - This register represent the level value …","Field <code>RXFIFO_CNT</code> reader - Stores the byte number of valid …","UART status register","Field <code>TXD</code> reader - This bit represents the level of the …","Field <code>TXFIFO_CNT</code> reader - Stores the byte number of data …","","","Bit 14 - This register represent the level value of the …","Bit 13 - The register represent the level value of the …","Bit 29 - This bit represents the level of the internal …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This bit represents the level of the internal …","Bit 15 - This register represent the level value of the …","Bits 0:9 - Stores the byte number of valid data in Rx-FIFO.","","","Bit 31 - This bit represents the level of the internal …","Bits 16:25 - Stores the byte number of data in Tx-FIFO.","","Register <code>SWFC_CONF0</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF0</code> writer","Field <code>XOFF_CHAR</code> reader - This register stores the Xoff …","Field <code>XOFF_CHAR</code> writer - This register stores the Xoff …","Field <code>XOFF_THRESHOLD</code> reader - When the data amount in …","Field <code>XOFF_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xoff flow control …","Bits 9:16 - This register stores the Xoff flow control …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Register <code>SWFC_CONF1</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF1</code> writer","Field <code>XON_CHAR</code> reader - This register stores the Xon flow …","Field <code>XON_CHAR</code> writer - This register stores the Xon flow …","Field <code>XON_THRESHOLD</code> reader - When the data amount in …","Field <code>XON_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xon flow control char.","Bits 9:16 - This register stores the Xon flow control char.","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Register <code>TXBRK_CONF</code> reader","Tx Break character configuration","Field <code>TX_BRK_NUM</code> reader - This register is used to …","Field <code>TX_BRK_NUM</code> writer - This register is used to …","Register <code>TXBRK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - This register is used to configure the number …","Bits 0:7 - This register is used to configure the number …","","DATE (rw) register accessor: XTS-AES version control …","DESTINATION (rw) register accessor: XTS-AES destination …","DESTROY (w) register accessor: XTS-AES destroy register","LINESIZE (rw) register accessor: XTS-AES line-size register","PHYSICAL_ADDRESS (rw) register accessor: XTS-AES physical …","PLAIN_MEM (rw) register accessor: The memory that stores …","RELEASE (w) register accessor: XTS-AES release register","Register block","STATE (r) register accessor: XTS-AES status register","TRIGGER (w) register accessor: XTS-AES trigger register","","","XTS-AES version control register","0x5c - XTS-AES version control register","XTS-AES destination register","0x44 - XTS-AES destination register","XTS-AES destroy register","0x54 - XTS-AES destroy register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","XTS-AES line-size register","0x40 - XTS-AES line-size register","XTS-AES physical address register","0x48 - XTS-AES physical address register","The memory that stores plaintext","0x00..0x10 - The memory that stores plaintext","Iterator for array of: 0x00..0x10 - The memory that stores …","XTS-AES release register","0x50 - XTS-AES release register","XTS-AES status register","0x58 - XTS-AES status register","XTS-AES trigger register","0x4c - XTS-AES trigger register","","","","Field <code>DATE</code> reader - Those bits stores the version …","XTS-AES version control register","Field <code>DATE</code> writer - Those bits stores the version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Those bits stores the version information of …","Bits 0:29 - Those bits stores the version information of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DESTINATION</code> reader - This bit stores the …","XTS-AES destination register","Field <code>DESTINATION</code> writer - This bit stores the …","Register <code>DESTINATION</code> reader","Register <code>DESTINATION</code> writer","Writes raw bits to the register.","","","Bit 0 - This bit stores the destination. 0: …","Bit 0 - This bit stores the destination. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES destroy register","Field <code>DESTROY</code> writer - Set this bit to destroy XTS-AES …","Register <code>DESTROY</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to destroy XTS-AES result.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LINESIZE</code> reader - This bit stores the line size …","XTS-AES line-size register","Field <code>LINESIZE</code> writer - This bit stores the line size …","Register <code>LINESIZE</code> reader","Register <code>LINESIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - This bit stores the line size parameter. 0: …","Bit 0 - This bit stores the line size parameter. 0: …","","","","Field <code>PHYSICAL_ADDRESS</code> reader - Those bits stores the …","XTS-AES physical address register","Field <code>PHYSICAL_ADDRESS</code> writer - Those bits stores the …","Register <code>PHYSICAL_ADDRESS</code> reader","Register <code>PHYSICAL_ADDRESS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Those bits stores the physical address. If …","Bits 0:29 - Those bits stores the physical address. If …","","","","The memory that stores plaintext","Register <code>PLAIN_MEM[%s]</code> reader","Register <code>PLAIN_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES release register","Field <code>RELEASE</code> writer - Set this bit to release the manual …","Register <code>RELEASE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to release the manual encrypted …","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Those bits shows XTS-AES status. …","XTS-AES status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Those bits shows XTS-AES status. 0=IDLE, …","","","","XTS-AES trigger register","Field <code>TRIGGER</code> writer - Set this bit to start manual …","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to start manual encryption calculation","","",""],"i":[1,0,58,1,0,58,0,58,1,0,58,1,1,1,1,1,1,1,0,58,1,0,58,1,0,58,1,1,0,58,1,1,1,1,0,58,1,1,0,58,1,1,1,1,0,58,0,58,0,0,58,1,1,0,58,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,58,0,58,1,0,58,0,58,1,0,58,0,58,0,58,1,1,1,0,58,0,58,1,1,1,1,1,0,58,0,58,1,0,58,1,1,1,1,1,0,58,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,0,1,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,0,0,58,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,32,0,32,0,32,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,32,32,32,0,32,0,32,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,103,107,107,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,107,107,107,107,107,0,0,0,0,0,0,0,129,132,132,132,132,130,129,130,129,132,132,132,0,0,0,0,0,136,139,139,137,136,139,139,139,139,139,0,0,0,0,0,141,144,144,142,141,144,144,144,144,144,0,0,0,0,0,146,149,149,149,149,147,146,149,149,149,0,0,0,0,0,151,154,154,152,151,154,154,154,154,154,0,0,0,0,0,156,159,159,157,156,159,159,159,159,159,0,0,0,0,0,161,164,164,164,164,162,161,164,164,164,0,0,0,0,0,166,169,169,167,166,169,169,169,169,169,0,0,0,0,0,171,174,174,172,171,174,174,174,174,174,0,0,0,0,0,176,179,179,179,179,177,176,179,179,179,0,0,0,0,0,181,184,184,182,181,184,184,184,184,184,0,0,0,0,0,186,189,189,187,186,189,189,189,189,189,0,0,0,0,0,191,194,194,194,194,192,191,194,194,194,0,0,0,0,0,196,199,199,197,196,199,199,199,199,199,0,0,0,0,0,201,204,204,202,201,204,204,204,204,204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,206,208,206,208,208,209,209,206,208,206,208,206,208,206,208,209,209,206,208,206,208,209,209,209,0,0,0,0,0,225,228,228,228,228,226,225,228,228,228,0,0,0,0,0,0,0,230,233,233,233,233,231,230,231,230,233,233,233,0,0,0,0,0,0,0,237,240,240,240,240,238,237,238,237,240,240,240,0,0,0,0,0,244,246,246,247,247,247,247,247,247,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,249,252,252,252,252,250,249,250,249,250,250,249,249,250,249,250,249,252,252,252,0,0,0,0,264,265,265,265,265,264,264,265,265,265,0,0,0,0,0,0,0,268,271,271,271,271,269,268,269,268,271,271,271,0,0,0,0,6136,6136,6136,6136,275,275,6136,6136,6136,0,0,0,0,6137,6137,6137,6137,278,278,6137,6137,6137,0,0,0,0,0,281,283,283,284,284,284,284,284,284,284,0,0,0,0,0,0,286,290,290,290,290,287,287,286,290,290,290,0,0,0,0,0,0,292,296,296,296,296,293,293,292,296,296,296,0,0,0,0,0,0,0,298,301,301,301,301,299,298,299,298,301,301,301,0,0,0,6138,6138,6138,6138,305,6138,6138,6138,0,0,0,0,0,307,310,310,310,310,308,307,310,310,310,0,0,0,0,0,0,312,315,315,315,315,313,312,313,315,315,315,0,0,0,6139,6139,6139,6139,318,6139,6139,6139,0,0,0,0,0,0,0,0,0,0,0,320,323,323,321,320,321,320,323,323,321,320,321,320,323,323,323,0,0,0,0,0,0,0,0,0,331,334,334,332,331,334,334,332,331,334,334,334,332,331,0,0,0,0,0,340,343,343,343,343,343,343,343,341,340,0,0,0,0,0,345,348,348,348,348,348,348,348,346,345,0,0,0,0,0,350,353,353,353,353,353,353,353,351,350,0,0,0,0,0,355,358,358,358,358,358,358,358,356,355,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,33,0,33,0,33,0,33,33,33,0,33,0,33,0,33,0,33,0,33,0,33,33,0,33,0,33,0,33,0,33,0,33,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,33,33,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,386,388,386,388,386,388,386,388,386,388,386,388,386,388,386,388,388,389,389,389,389,389,389,389,0,0,0,0,0,0,0,0,0,0,0,0,0,405,408,408,406,405,408,408,406,405,406,405,406,405,406,405,408,408,408,0,0,0,0,0,418,421,421,419,418,421,421,421,421,421,0,0,0,0,0,0,0,0,0,0,423,426,426,426,426,424,423,424,423,424,424,423,426,426,426,0,0,0,0,0,0,0,0,0,0,0,433,436,436,436,436,434,433,434,433,434,433,436,436,434,433,436,0,0,0,0,0,444,447,447,445,444,447,447,447,447,447,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,449,452,452,452,452,450,449,450,449,450,449,450,449,450,449,450,449,450,449,450,449,452,452,452,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,468,471,471,471,471,469,468,469,468,469,468,469,468,469,468,469,468,471,471,471,0,0,0,0,0,0,0,0,0,483,485,483,485,483,485,485,486,486,486,486,486,486,486,0,0,0,0,0,0,0,0,0,492,495,495,493,492,493,492,493,492,495,495,495,495,495,0,0,0,0,0,0,0,501,504,504,502,501,502,501,504,504,504,504,504,0,0,0,0,0,0,0,0,0,508,511,511,511,511,509,508,509,508,509,508,511,511,511,0,0,0,0,0,0,0,0,517,517,517,518,518,518,518,517,517,517,517,518,518,518,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,525,527,525,527,527,528,528,528,528,525,527,525,527,525,527,525,527,528,528,528,0,0,0,0,0,0,0,0,540,540,6140,6140,6140,6140,540,540,540,540,6140,6140,6140,0,0,0,0,0,0,0,0,547,547,6141,6141,6141,6141,547,547,547,547,6141,6141,6141,0,0,0,0,0,0,0,0,0,0,0,0,0,554,557,557,557,557,555,554,555,554,555,554,555,554,555,554,557,557,557,0,0,0,6142,6142,6142,6142,567,6142,6142,6142,0,0,0,569,6143,6143,6143,6143,6143,6143,6143,0,0,0,6144,6144,6144,6144,571,6144,6144,6144,0,0,0,573,6145,6145,6145,6145,6145,6145,6145,0,0,0,0,0,575,578,578,578,578,576,575,578,578,578,0,0,0,0,0,580,583,583,583,583,581,580,583,583,583,0,0,0,0,0,0,0,0,0,585,588,588,588,588,586,585,586,585,586,585,588,588,588,0,0,0,0,0,0,0,0,0,594,597,597,597,597,595,594,595,594,595,594,597,597,597,0,0,0,0,0,0,0,0,0,0,0,0,0,603,606,606,606,606,604,603,604,603,604,603,604,603,604,603,606,606,606,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,34,34,34,34,34,0,0,0,0,0,630,633,633,631,630,633,633,633,633,633,0,0,0,0,6146,6146,635,635,6146,6146,6146,6146,6146,0,0,0,0,638,639,639,638,638,639,639,639,639,639,0,0,0,0,0,0,0,642,645,645,643,642,643,642,645,645,645,645,645,0,0,0,0,6147,6147,649,649,6147,6147,6147,6147,6147,0,0,0,6148,6148,652,6148,6148,6148,6148,6148,0,0,0,0,0,0,0,654,657,657,655,654,655,654,657,657,657,657,657,0,0,0,0,0,0,0,661,664,664,662,661,662,661,664,664,664,664,664,0,0,0,6149,6149,668,6149,6149,6149,6149,6149,0,0,0,6150,6150,670,6150,6150,6150,6150,6150,0,0,0,0,0,672,675,675,673,672,675,675,675,675,675,0,0,0,0,0,677,680,680,678,677,680,680,680,680,680,0,0,0,6151,6151,682,6151,6151,6151,6151,6151,0,0,0,0,0,684,687,687,685,684,687,687,687,687,687,0,0,0,35,35,35,35,35,35,35,35,0,0,0,0,0,0,0,0,0,0,0,690,693,693,691,690,691,690,691,690,691,690,693,693,693,693,693,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,36,36,0,36,36,0,36,36,0,36,0,36,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,0,36,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,36,0,36,36,0,36,0,36,36,0,36,36,0,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,36,0,36,36,0,36,0,36,0,36,36,36,36,0,0,0,0,0,0,0,737,739,737,739,739,740,740,740,740,740,740,740,0,0,0,0,0,744,747,747,745,744,747,747,747,747,747,0,0,0,0,0,0,0,0,0,0,0,0,0,749,752,752,752,750,749,750,749,750,749,750,749,752,750,749,752,752,752,0,0,0,0,0,762,765,765,765,763,762,765,765,765,765,0,0,0,6152,6152,6152,767,6152,6152,6152,6152,0,0,0,6153,6153,6153,769,6153,6153,6153,6153,0,0,0,6154,6154,6154,771,6154,6154,6154,6154,0,0,0,6155,6155,6155,773,6155,6155,6155,6155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,775,778,778,778,776,775,776,775,776,776,775,776,775,776,775,778,778,778,778,0,0,0,0,0,789,792,792,792,792,790,789,792,792,792,0,0,0,0,0,0,794,797,797,797,795,794,795,797,797,797,797,0,0,0,0,0,800,803,803,803,803,801,800,803,803,803,0,0,0,0,0,6156,6156,6156,805,805,805,6156,6156,6156,6156,0,0,0,6157,6157,6157,809,6157,6157,6157,6157,0,0,0,0,0,0,0,0,0,0,6158,6158,6158,811,811,811,811,811,811,811,811,6158,6158,6158,6158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,820,821,821,821,820,820,820,820,820,820,820,821,820,820,820,820,820,820,821,821,821,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,835,838,838,838,836,835,836,835,836,835,836,835,836,835,836,835,836,835,838,836,835,836,835,836,835,836,835,836,835,836,835,838,838,838,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,867,867,867,865,864,865,864,865,864,865,864,865,864,865,864,865,864,867,865,864,865,864,865,864,865,864,865,864,865,864,867,867,867,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6159,6159,6159,893,893,893,893,893,893,893,6159,893,893,893,893,893,893,6159,6159,6159,0,0,0,0,0,0,0,0,0,907,909,907,909,909,910,910,907,909,910,910,910,910,910,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,916,919,919,919,919,917,916,917,916,917,916,917,916,917,916,917,916,919,919,919,0,0,0,0,0,931,934,934,934,934,932,931,934,934,934,0,0,0,6160,6160,6160,6160,936,6160,6160,6160,0,0,0,6161,6161,6161,6161,938,6161,6161,6161,0,0,0,6162,6162,6162,6162,940,6162,6162,6162,0,0,0,6163,6163,6163,6163,942,6163,6163,6163,0,0,0,6164,6164,6164,6164,944,6164,6164,6164,0,0,0,0,0,0,0,0,0,0,0,0,946,949,949,949,949,947,946,947,947,946,947,946,947,946,949,949,949,0,0,0,0,0,958,961,961,961,961,959,958,961,961,961,0,0,0,0,0,963,966,966,966,966,966,966,964,963,966,0,0,0,0,0,0,0,968,971,971,971,971,969,968,969,968,971,971,971,0,0,0,0,0,6165,6165,6165,6165,975,975,975,6165,6165,6165,0,0,0,0,0,0,0,0,0,6166,6166,6166,6166,979,979,979,979,979,979,979,6166,6166,6166,0,0,0,0,0,0,0,0,0,0,37,37,37,37,0,37,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,37,0,37,37,37,37,37,0,0,0,996,6167,6167,6167,6167,6167,6167,6167,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,997,1000,1000,998,997,1000,1000,998,997,997,998,997,998,997,1000,1000,1000,998,998,997,0,0,0,0,0,1012,1015,1015,1013,1012,1015,1015,1015,1015,1015,0,0,0,1017,1018,1018,1017,1018,1018,1018,1018,1018,0,0,0,0,0,1020,1023,1023,1021,1020,1023,1023,1023,1023,1023,0,0,0,6168,6168,1025,6168,6168,6168,6168,6168,0,0,0,6169,6169,1027,6169,6169,6169,6169,6169,0,0,0,1029,6170,6170,6170,6170,6170,6170,6170,0,0,0,1030,6171,6171,6171,6171,6171,6171,6171,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,38,0,38,0,38,0,38,0,38,0,38,38,0,38,0,38,0,38,0,38,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,38,38,38,0,38,0,38,0,38,0,0,0,0,0,0,0,0,0,0,0,1079,1082,1082,1080,1079,1080,1079,1080,1079,1082,1082,1080,1079,1082,1082,1082,0,0,0,0,0,0,0,0,0,1090,1091,1090,1093,1093,1093,1093,1091,1090,1091,1090,1093,1093,1093,0,0,0,0,0,1099,1102,1102,1102,1102,1100,1099,1102,1102,1102,0,0,0,0,0,0,0,0,0,0,0,1104,1107,1107,1105,1104,1105,1104,1105,1104,1107,1107,1105,1104,1107,1107,1107,0,0,0,0,0,1115,1118,1118,1116,1115,1118,1118,1118,1118,1118,0,0,0,0,1120,1121,1121,1121,1121,1120,1120,1121,1121,1121,0,0,0,0,0,0,0,1124,1127,1127,1127,1127,1125,1124,1125,1124,1127,1127,1127,0,0,0,0,0,0,0,1131,1134,1134,1134,1134,1132,1131,1132,1131,1134,1134,1134,0,0,0,0,6172,6172,6172,6172,1138,1138,6172,6172,6172,0,0,0,0,0,1141,1144,1144,1144,1144,1142,1141,1144,1144,1144,0,0,0,0,0,1146,1149,1149,1149,1149,1147,1146,1149,1149,1149,0,0,0,0,0,1151,1154,1154,1154,1154,1152,1151,1154,1154,1154,0,0,0,0,0,1156,1159,1159,1159,1159,1157,1156,1159,1159,1159,0,0,0,0,0,1161,1164,1164,1164,1164,1162,1161,1164,1164,1164,0,0,0,0,0,1166,1169,1169,1169,1169,1167,1166,1169,1169,1169,0,0,0,0,0,1171,1174,1174,1174,1174,1172,1171,1174,1174,1174,0,0,0,0,0,1176,1179,1179,1179,1179,1177,1176,1179,1179,1179,0,0,0,0,0,1181,1184,1184,1184,1184,1182,1181,1184,1184,1184,0,0,0,0,0,1186,1189,1189,1189,1189,1187,1186,1189,1189,1189,0,0,0,0,0,1191,1194,1194,1194,1194,1192,1191,1194,1194,1194,0,0,0,6173,6173,6173,6173,1196,6173,6173,6173,0,0,0,6174,6174,6174,6174,1198,6174,6174,6174,0,0,0,6175,6175,6175,6175,1200,6175,6175,6175,0,0,0,1202,6176,6176,6176,6176,6176,6176,6176,0,0,0,0,0,0,0,0,1204,6177,6177,6177,6177,1204,1204,1204,1204,6177,6177,6177,1204,0,0,0,0,6178,6178,6178,6178,1211,1211,6178,6178,6178,0,0,0,0,1214,6179,6179,6179,6179,1214,6179,6179,6179,0,0,0,1217,6180,6180,6180,6180,6180,6180,6180,0,0,0,1219,6181,6181,6181,6181,6181,6181,6181,0,0,0,0,1221,1221,6182,6182,6182,6182,6182,6182,6182,0,0,0,1224,6183,6183,6183,6183,6183,6183,6183,0,0,0,1226,6184,6184,6184,6184,6184,6184,6184,0,0,0,1228,6185,6185,6185,6185,6185,6185,6185,0,0,0,1230,6186,6186,6186,6186,6186,6186,6186,0,0,0,1232,6187,6187,6187,6187,6187,6187,6187,0,0,0,1234,6188,6188,6188,6188,6188,6188,6188,0,0,0,1236,6189,6189,6189,6189,6189,6189,6189,0,0,0,1238,6190,6190,6190,6190,6190,6190,6190,0,0,0,1240,6191,6191,6191,6191,6191,6191,6191,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6192,6192,1242,1242,1242,1242,1242,1242,1242,1242,6192,6192,1242,1242,1242,1242,6192,6192,6192,1242,1242,1242,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6193,6193,1258,1258,1258,1258,1258,1258,1258,1258,6193,6193,1258,1258,1258,1258,6193,6193,6193,1258,1258,1258,0,0,0,0,0,0,0,0,1274,1274,1274,1274,1274,1274,6194,6194,6194,6194,6194,6194,6194,0,0,0,0,0,0,0,0,0,0,0,1281,1284,1284,1284,1284,1282,1281,1282,1281,1282,1281,1284,1284,1282,1281,1284,0,0,0,6195,6195,6195,6195,6195,6195,6195,1292,0,0,0,0,0,0,0,0,0,0,1294,6196,6196,6196,6196,1294,1294,1294,1294,1294,1294,1294,6196,6196,6196,0,0,0,0,0,0,0,0,0,1303,1306,1306,1306,1306,1304,1303,1304,1303,1304,1303,1306,1306,1306,0,0,0,0,0,0,0,1312,1315,1315,1315,1315,1313,1312,1315,1315,1313,1312,1315,0,0,0,0,0,1319,1322,1322,1322,1322,1320,1319,1322,1322,1322,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,39,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,39,0,39,39,39,39,0,0,0,0,1361,1362,1362,1361,1362,1361,1362,1362,1362,1362,0,0,0,0,0,0,0,0,0,0,0,1365,1368,1368,1366,1365,1366,1365,1366,1365,1366,1365,1368,1368,1368,1368,1368,0,0,0,0,0,0,0,0,0,1376,1379,1379,1377,1376,1377,1376,1377,1376,1379,1379,1379,1379,1379,0,0,0,0,0,0,0,1385,1388,1388,1388,1388,1386,1385,1386,1385,1388,1388,1388,0,0,0,0,0,0,0,1392,1393,1393,1392,1393,1392,1392,1392,1393,1392,1393,1393,1393,0,0,0,0,0,0,0,0,0,0,0,0,0,1399,1402,1402,1400,1399,1402,1400,1399,1400,1399,1400,1399,1402,1400,1399,1402,1402,1402,0,0,0,0,0,0,0,0,0,6197,6197,1412,1412,6197,1412,1412,1412,1412,6197,1412,6197,6197,6197,0,0,0,0,6198,6198,1420,1420,6198,6198,6198,6198,6198,0,0,0,6199,6199,1423,6199,6199,6199,6199,6199,0,0,0,0,0,1425,1428,1428,1426,1425,1428,1428,1428,1428,1428,0,0,0,0,0,0,0,0,0,1430,1433,1433,1431,1430,1431,1430,1431,1430,1433,1433,1433,1433,1433,0,0,0,0,0,0,0,1439,1440,1440,1440,1439,1442,1439,1442,1440,1440,1440,1440,0,0,0,0,0,1446,1449,1449,1447,1446,1449,1449,1449,1449,1449,0,0,0,6200,6200,6200,1451,6200,6200,6200,6200,0,0,0,0,0,0,0,1453,1454,1454,1454,1453,1456,1453,1456,1454,1454,1454,1454,0,0,0,0,0,1460,1463,1463,1461,1460,1463,1463,1463,1463,1463,0,0,0,0,0,1465,1468,1468,1466,1465,1468,1468,1468,1468,1468,0,0,0,0,0,0,0,0,1470,1471,1471,1470,1470,1470,1470,1470,1470,1471,1471,1471,1471,1471,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1478,1481,1481,1479,1478,1479,1478,1479,1478,1479,1478,1479,1478,1479,1478,1481,1481,1481,1481,1481,0,0,0,0,0,0,0,0,6201,6201,1493,1493,1493,1493,1493,1493,6201,6201,6201,6201,6201,0,0,0,0,6202,6202,1500,1500,6202,6202,6202,6202,6202,0,0,0,6203,6203,1503,6203,6203,6203,6203,6203,0,0,0,0,6204,6204,1505,1505,6204,6204,6204,6204,6204,0,0,0,6205,6205,1508,6205,6205,6205,6205,6205,0,0,0,0,0,1510,1513,1513,1511,1510,1513,1513,1513,1513,1513,0,0,0,0,0,1515,1518,1518,1516,1515,1518,1518,1518,1518,1518,0,0,0,0,0,1520,1523,1523,1523,1521,1520,1523,1523,1523,1523,0,0,0,0,0,1525,1528,1528,1528,1526,1525,1528,1528,1528,1528,0,0,0,0,0,1530,1533,1533,1533,1531,1530,1533,1533,1533,1533,0,0,0,0,0,1535,1538,1538,1538,1536,1535,1538,1538,1538,1538,0,0,0,0,0,0,0,1540,1543,1543,1543,1541,1540,1541,1540,1543,1543,1543,1543,0,0,0,0,0,0,0,0,1547,1551,1551,1548,1548,1547,1551,1551,1548,1547,1551,1551,1551,0,0,0,0,0,1555,1558,1558,1558,1556,1555,1558,1558,1558,1558,0,0,0,0,0,0,1560,1563,1563,1563,1561,1560,1561,1563,1563,1563,1563,0,0,0,0,0,1566,1569,1569,1569,1567,1566,1569,1569,1569,1569,0,0,0,0,0,0,0,0,0,1571,1574,1574,1574,1572,1571,1572,1571,1572,1571,1574,1574,1574,1574,0,0,0,0,0,1580,1583,1583,1581,1580,1583,1583,1583,1583,1583,0,0,0,0,0,0,0,0,0,0,0,0,1590,0,1608,0,0,0,0,0,1586,1599,0,1600,1601,1588,1591,1592,1593,1594,1595,1596,0,1590,1585,1587,1588,1591,1592,1593,1594,1595,1596,1587,1587,1597,1598,1600,1601,1585,1585,1588,1592,1593,1597,1598,1587,1585,1585,1603,1585,1600,1601,1588,1591,1592,1593,1594,1595,1596,1603,1585,1585,1608,1588,1591,1594,1595,1596,1585,1585,1585,1600,1601,1588,1591,1592,1593,1594,1595,1596,1600,1601,1588,1591,1592,1593,1594,1595,1596,1585,1585,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,0,40,40,0,40,40,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,40,40,40,0,0,0,0,0,1631,1634,1634,1632,1631,1634,1634,1634,1634,1634,0,0,0,0,0,1636,1639,1639,1637,1636,1639,1639,1639,1639,1639,0,0,0,6206,6206,6206,6206,1641,6206,6206,6206,0,0,0,0,0,1643,1646,1646,1644,1643,1646,1646,1646,1646,1646,0,0,0,1648,1649,1649,1648,1649,1649,1649,1649,1649,0,0,0,1651,1652,1652,1651,1652,1652,1652,1652,1652,0,0,0,0,0,0,0,0,0,1654,1657,1657,1657,1655,1654,1655,1654,1657,1655,1654,1657,1657,1657,0,0,0,0,0,0,0,0,0,0,0,1663,1666,1666,1666,1666,1664,1663,1664,1663,1664,1663,1664,1663,1666,1666,1666,0,0,0,6207,6207,1674,6207,6207,6207,6207,6207,0,0,0,0,0,1676,1679,1679,1677,1676,1679,1679,1679,1679,1679,0,0,0,1681,1682,1682,1682,1682,1681,1682,1682,1682,0,0,0,1684,1685,1685,1685,1685,1684,1685,1685,1685,0,0,0,6208,6208,6208,6208,1687,6208,6208,6208,0,0,0,6209,6209,6209,6209,1689,6209,6209,6209,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1691,1694,1694,1692,1691,1694,1692,1691,1692,1691,1694,1692,1691,1692,1691,1692,1691,1694,1694,1694,1692,1691,0,0,0,0,0,1708,1711,1711,1711,1711,1709,1708,1711,1711,1711,0,0,0,0,0,1713,1716,1716,1716,1716,1714,1713,1716,1716,1716,0,0,0,0,0,1718,1721,1721,1721,1719,1718,1721,1721,1721,1721,0,0,0,6210,6210,6210,6210,1723,6210,6210,6210,0,0,0,1725,1726,1726,1726,1726,1725,1726,1726,1726,0,0,0,1728,1729,1729,1729,1729,1728,1729,1729,1729,0,0,0,6211,6211,6211,6211,1731,6211,6211,6211,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,41,0,41,0,41,41,0,41,0,41,0,41,0,41,0,41,0,41,41,0,41,0,41,0,41,0,41,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,41,41,0,41,41,0,0,0,0,0,0,0,0,0,0,0,0,0,1760,1763,1763,1763,1763,1761,1760,1761,1760,1761,1760,1761,1760,1761,1760,1763,1763,1763,0,0,0,0,0,0,0,1773,1776,1776,1774,1773,1774,1773,1776,1776,1776,1776,1776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1780,1782,1782,1783,1783,1780,1782,1782,1783,1782,1783,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1782,1783,1783,1780,1782,1783,0,0,0,0,0,1806,1809,1809,1807,1806,1809,1809,1809,1809,1809,0,0,0,0,0,1811,1814,1814,1812,1811,1814,1814,1814,1814,1814,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1816,1819,1819,1817,1816,1819,1819,1817,1816,1817,1816,1817,1816,1819,1819,1817,1816,1817,1816,1819,0,0,0,0,0,0,6212,6212,6212,6212,1831,1831,6212,6212,1831,1831,6212,0,0,0,0,0,0,0,0,0,0,0,1836,1839,1839,1839,1839,1837,1836,1837,1836,1837,1836,1837,1836,1839,1839,1839,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1847,1847,1848,1848,1847,1847,1847,1848,1848,1847,1847,1847,1847,1847,1847,1847,1847,1847,1847,1848,1848,1847,1847,1848,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1865,1867,1867,1868,1868,1865,1867,1865,1867,1865,1867,1868,1868,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1868,1868,1865,1867,1865,1867,1868,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1900,6213,6213,1900,1900,1900,6213,6213,1900,1900,1900,1900,1900,1900,1900,1900,1900,1900,6213,6213,1900,1900,6213,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1917,6214,6214,1917,1917,1917,6214,6214,1917,1917,1917,1917,1917,1917,1917,1917,1917,1917,6214,6214,1917,1917,6214,0,0,0,6215,6215,6215,6215,1934,6215,6215,6215,0,0,0,0,0,0,0,1936,1939,1939,1939,1939,1937,1936,1937,1936,1939,1939,1939,0,0,0,0,0,1943,1946,1946,1946,1946,1944,1943,1946,1946,1946,0,0,0,0,0,1948,1951,1951,1951,1951,1949,1948,1951,1951,1951,0,0,0,0,0,1953,1956,1956,1956,1956,1954,1953,1956,1956,1956,0,0,0,0,0,0,0,0,0,0,0,1958,1961,1961,1961,1961,1959,1958,1959,1958,1959,1958,1959,1958,1961,1961,1961,0,0,0,0,0,1969,1972,1972,1972,1972,1970,1969,1972,1972,1972,0,0,0,0,0,1974,1977,1977,1977,1977,1975,1974,1977,1977,1977,0,0,0,0,0,1979,1982,1982,1982,1982,1980,1979,1982,1982,1982,0,0,0,0,0,1984,1987,1987,1987,1987,1985,1984,1987,1987,1987,0,0,0,0,0,1989,1992,1992,1992,1992,1990,1989,1992,1992,1992,0,0,0,0,0,1994,1997,1997,1997,1997,1995,1994,1997,1997,1997,0,0,0,0,0,0,0,0,0,1999,6216,6216,1999,6216,6216,1999,1999,1999,1999,6216,6216,1999,6216,0,0,0,0,0,0,0,2007,2010,2010,2010,2010,2008,2007,2008,2007,2010,2010,2010,0,0,0,6217,6217,6217,6217,6217,6217,2014,6217,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,42,0,42,0,42,0,42,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,42,42,0,42,0,42,0,42,0,42,0,42,0,0,0,0,0,2100,2102,2102,2103,2103,2103,2103,2103,2103,2103,0,0,0,0,0,2105,2107,2107,2108,2108,2108,2108,2108,2108,2108,0,0,0,0,0,2110,2112,2112,2113,2113,2113,2113,2113,2113,2113,0,0,0,0,0,2115,2116,2115,2118,2118,2118,2118,2118,2118,2118,0,0,0,0,0,2120,2121,2120,2123,2123,2123,2123,2123,2123,2123,0,0,0,0,0,2125,2128,2128,2126,2125,2128,2128,2128,2128,2128,0,0,0,0,0,2130,2133,2133,2131,2130,2133,2133,2133,2133,2133,0,0,0,0,0,2135,2138,2138,2136,2135,2138,2138,2138,2138,2138,0,0,0,0,0,2140,2143,2143,2141,2140,2143,2143,2143,2143,2143,0,0,0,0,0,2145,2148,2148,2146,2145,2148,2148,2148,2148,2148,0,0,0,0,0,2150,2153,2153,2153,2153,2151,2150,2153,2153,2153,0,0,0,0,0,2155,2158,2158,2156,2155,2158,2158,2158,2158,2158,0,0,0,0,0,2160,2163,2163,2161,2160,2163,2163,2163,2163,2163,0,0,0,0,0,2165,2168,2168,2166,2165,2168,2168,2168,2168,2168,0,0,0,6218,6218,2170,6218,6218,6218,6218,6218,0,0,0,0,0,2172,2175,2175,2173,2172,2175,2175,2175,2175,2175,0,0,0,0,0,2177,2180,2180,2178,2177,2180,2180,2180,2180,2180,0,0,0,0,0,2182,2185,2185,2183,2182,2185,2185,2185,2185,2185,0,0,0,0,0,2187,2190,2190,2188,2187,2190,2190,2190,2190,2190,0,0,0,0,0,2192,2195,2195,2193,2192,2195,2195,2195,2195,2195,0,0,0,0,0,2197,2200,2200,2198,2197,2200,2200,2200,2200,2200,0,0,0,0,0,2202,2205,2205,2203,2202,2205,2205,2205,2205,2205,0,0,0,0,0,2207,2210,2210,2208,2207,2210,2210,2210,2210,2210,0,0,0,0,0,2212,2215,2215,2213,2212,2215,2215,2215,2215,2215,0,0,0,0,0,2217,2220,2220,2218,2217,2220,2220,2220,2220,2220,0,0,0,0,0,2222,2225,2225,2223,2222,2225,2225,2225,2225,2225,0,0,0,0,0,2227,2230,2230,2228,2227,2230,2230,2230,2230,2230,0,0,0,0,0,2232,2235,2235,2233,2232,2235,2235,2235,2235,2235,0,0,0,0,0,2237,2240,2240,2238,2237,2240,2240,2240,2240,2240,0,0,0,0,0,2242,2245,2245,2243,2242,2245,2245,2245,2245,2245,0,0,0,0,0,2247,2250,2250,2248,2247,2250,2250,2250,2250,2250,0,0,0,0,0,2252,2255,2255,2253,2252,2255,2255,2255,2255,2255,0,0,0,0,0,2257,2260,2260,2258,2257,2260,2260,2260,2260,2260,0,0,0,0,0,2262,2265,2265,2263,2262,2265,2265,2265,2265,2265,0,0,0,0,0,2267,2270,2270,2268,2267,2270,2270,2270,2270,2270,0,0,0,0,0,2272,2275,2275,2273,2272,2275,2275,2275,2275,2275,0,0,0,0,0,2277,2280,2280,2278,2277,2280,2280,2280,2280,2280,0,0,0,0,0,2282,2285,2285,2283,2282,2285,2285,2285,2285,2285,0,0,0,0,0,2287,2290,2290,2288,2287,2290,2290,2290,2290,2290,0,0,0,0,0,2292,2295,2295,2293,2292,2295,2295,2295,2295,2295,0,0,0,0,0,2297,2300,2300,2298,2297,2300,2300,2300,2300,2300,0,0,0,0,0,2302,2305,2305,2303,2302,2305,2305,2305,2305,2305,0,0,0,0,0,2307,2310,2310,2308,2307,2310,2310,2310,2310,2310,0,0,0,0,0,2312,2315,2315,2313,2312,2315,2315,2315,2315,2315,0,0,0,0,0,2317,2320,2320,2318,2317,2320,2320,2320,2320,2320,0,0,0,0,0,2322,2325,2325,2323,2322,2325,2325,2325,2325,2325,0,0,0,0,0,2327,2330,2330,2328,2327,2330,2330,2330,2330,2330,0,0,0,0,0,2332,2335,2335,2333,2332,2335,2335,2335,2335,2335,0,0,0,0,0,2337,2340,2340,2338,2337,2340,2340,2340,2340,2340,0,0,0,0,0,2342,2345,2345,2343,2342,2345,2345,2345,2345,2345,0,0,0,0,0,2347,2350,2350,2348,2347,2350,2350,2350,2350,2350,0,0,0,0,0,2352,2355,2355,2353,2352,2355,2355,2355,2355,2355,0,0,0,0,0,2357,2360,2360,2358,2357,2360,2360,2360,2360,2360,0,0,0,0,0,2362,2365,2365,2363,2362,2365,2365,2365,2365,2365,0,0,0,0,0,2367,2370,2370,2368,2367,2370,2370,2370,2370,2370,0,0,0,0,0,2372,2375,2375,2373,2372,2375,2375,2375,2375,2375,0,0,0,0,0,2377,2380,2380,2378,2377,2380,2380,2380,2380,2380,0,0,0,0,0,2382,2385,2385,2385,2383,2382,2385,2385,2385,2385,0,0,0,0,0,2387,2390,2390,2390,2388,2387,2390,2390,2390,2390,0,0,0,0,0,2392,2395,2395,2395,2393,2392,2395,2395,2395,2395,0,0,0,0,0,2397,2400,2400,2400,2398,2397,2400,2400,2400,2400,0,0,0,0,0,2402,2405,2405,2405,2403,2402,2405,2405,2405,2405,0,0,0,0,0,2407,2410,2410,2410,2408,2407,2410,2410,2410,2410,0,0,0,0,0,2412,2415,2415,2415,2413,2412,2415,2415,2415,2415,0,0,0,6219,6219,6219,6219,2417,6219,6219,6219,0,0,0,6220,6220,6220,6220,2419,6220,6220,6220,0,0,0,0,0,2421,2424,2424,2424,2424,2422,2421,2424,2424,2424,0,0,0,0,0,2426,2429,2429,2429,2429,2427,2426,2429,2429,2429,0,0,0,0,0,2431,2434,2434,2434,2434,2434,2434,2434,2432,2431,0,0,0,0,0,2436,2439,2439,2439,2439,2437,2436,2439,2439,2439,0,0,0,0,0,2441,2444,2444,2444,2444,2442,2441,2444,2444,2444,0,0,0,0,0,2446,2449,2449,2449,2449,2447,2446,2449,2449,2449,0,0,0,0,0,2451,2454,2454,2454,2454,2452,2451,2454,2454,2454,0,0,0,0,0,2456,2459,2459,2459,2459,2457,2456,2459,2459,2459,0,0,0,0,0,2461,2464,2464,2464,2464,2462,2461,2464,2464,2464,0,0,0,0,0,2466,2469,2469,2469,2469,2467,2466,2469,2469,2469,0,0,0,0,0,2471,2474,2474,2474,2474,2472,2471,2474,2474,2474,0,0,0,0,0,2476,2479,2479,2479,2479,2477,2476,2479,2479,2479,0,0,0,0,0,2481,2484,2484,2484,2484,2482,2481,2484,2484,2484,0,0,0,0,0,2486,2489,2489,2489,2489,2489,2489,2489,2487,2486,0,0,0,0,0,2491,2494,2494,2494,2494,2494,2494,2494,2492,2491,0,0,0,0,0,2496,2499,2499,2499,2499,2499,2499,2499,2497,2496,0,0,0,0,0,2501,2504,2504,2504,2504,2504,2504,2504,2502,2501,0,0,0,0,0,2506,2509,2509,2509,2509,2509,2509,2509,2507,2506,0,0,0,0,43,43,0,43,43,0,43,43,43,0,43,43,43,43,0,0,0,0,0,2514,2517,2517,2517,2517,2515,2514,2517,2517,2517,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2519,2522,2522,2520,2519,2522,2520,2519,2520,2519,2520,2519,2520,2519,2522,2520,2519,2520,2519,2520,2519,2520,2519,2520,2519,2520,2519,2522,2522,2522,0,0,0,0,0,0,0,0,0,2544,2547,2547,2545,2544,2545,2544,2545,2544,2547,2547,2547,2547,2547,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,0,44,44,0,44,44,0,44,44,0,44,44,0,44,44,0,44,0,44,44,0,44,0,44,0,44,0,44,44,44,44,44,44,44,44,44,44,0,44,44,0,44,44,44,44,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2566,2569,2569,2569,2567,2566,2569,2567,2566,2566,2567,2566,2566,2567,2566,2567,2566,2569,2569,2569,0,0,0,0,0,0,0,0,0,0,0,0,0,2581,2584,2584,2582,2581,2582,2581,2582,2581,2582,2581,2582,2581,2584,2584,2584,2584,2584,0,0,0,0,0,2594,2597,2597,2595,2594,2597,2597,2597,2597,2597,0,0,0,6221,6221,2599,6221,6221,6221,6221,6221,0,0,0,0,0,2601,2604,2604,2604,2602,2601,2604,2604,2604,2604,0,0,0,0,0,0,0,2606,2608,2608,2609,2609,2606,2608,2609,2609,2609,2609,2609,0,0,0,0,0,2613,2616,2616,2616,2616,2614,2613,2616,2616,2616,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2618,2619,2619,2618,2618,2618,2618,2618,2618,2619,2619,2618,2618,2618,2618,2618,2618,2618,2618,2618,2618,2619,2619,2619,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2636,2639,2639,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2639,2639,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2639,2639,2639,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2671,2674,2674,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2674,2674,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2674,2674,2674,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6222,6222,2706,2706,2706,2706,2706,2706,6222,6222,2706,2706,2706,2706,2706,2706,2706,2706,2706,2706,6222,6222,6222,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2723,2726,2726,2724,2723,2724,2723,2726,2726,2723,2724,2723,2724,2723,2724,2723,2726,2726,2726,0,0,0,6223,6223,2737,6223,6223,6223,6223,6223,0,0,0,0,0,0,0,0,45,45,45,0,45,0,45,0,45,0,45,45,45,0,45,45,45,45,0,0,0,0,0,0,0,2745,2746,2745,2746,2745,2748,2748,2748,2748,2748,2748,2748,0,0,0,0,0,2752,2755,2755,2753,2752,2755,2755,2755,2755,2755,0,0,0,0,0,0,0,0,0,0,0,0,0,2757,2760,2760,2758,2757,2758,2757,2758,2757,2758,2757,2758,2757,2760,2760,2760,2760,2760,0,0,0,0,0,2770,2773,2773,2771,2770,2773,2773,2773,2773,2773,0,0,0,0,0,0,0,2775,2778,2778,2776,2775,2776,2775,2778,2778,2778,2778,2778,0,0,0,0,0,0,0,0,0,0,0,0,0,2782,2785,2785,2785,2785,2783,2782,2783,2782,2783,2782,2783,2782,2783,2782,2785,2785,2785,0,0,46,46,0,46,46,46,46,46,46,0,0,6224,6224,6224,6224,6224,6224,6224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,47,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2865,2867,2867,2868,2868,2865,2867,2868,2865,2867,2865,2867,2868,2865,2867,2865,2867,2865,2867,2865,2867,2865,2867,2868,2868,2865,2867,2868,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2890,2891,2891,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2891,2891,2888,2890,2888,2890,2891,2891,2891,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2917,2920,2920,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2920,2920,2920,2920,2920,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2940,2942,2942,2943,2943,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2943,2943,2943,2943,2943,2940,2942,2940,2942,2940,2942,0,0,0,0,0,2981,2984,2984,2982,2981,2984,2984,2984,2984,2984,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2986,2989,2989,2989,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2989,2989,2989,2989,0,0,0,0,0,3013,3016,3016,3016,3016,3014,3013,3016,3016,3016,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3018,3021,3021,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3021,3021,3021,3021,3021,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3035,3038,3038,3038,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3038,3038,3038,3038,0,0,0,0,0,0,0,0,0,0,0,0,0,3068,3071,3071,3071,3071,3069,3068,3069,3068,3069,3068,3069,3068,3069,3068,3071,3071,3071,0,0,0,0,0,0,0,3081,3084,3084,3082,3081,3084,3084,3082,3081,3084,3084,3084,0,0,0,0,0,0,0,3088,3091,3091,3089,3088,3089,3088,3091,3091,3091,3091,3091,0,0,0,0,0,3095,3098,3098,3098,3098,3096,3095,3098,3098,3098,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3100,3103,3103,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3103,3103,3103,3103,3103,0,0,0,0,0,3125,3128,3128,3126,3125,3128,3128,3128,3128,3128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3130,3133,3133,3131,3130,3131,3130,3131,3130,3133,3133,3131,3130,3131,3130,3133,3133,3133,3131,3130,3131,3130,3131,3130,0,0,0,0,0,3149,3152,3152,3152,3150,3149,3152,3152,3152,3152,0,0,0,0,0,0,0,3154,3157,3157,3157,3157,3157,3157,3157,3155,3154,3155,3154,0,0,0,0,0,3161,3164,3164,3162,3161,3164,3164,3164,3164,3164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3166,3168,3168,3169,3169,3166,3168,3169,3169,3166,3168,3166,3168,3166,3168,3166,3168,3169,3169,3169,3166,3168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3183,3185,3185,3186,3186,3183,3185,3186,3186,3183,3185,3183,3185,3183,3185,3183,3185,3186,3186,3186,3183,3185,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3200,3202,3202,3203,3203,3200,3202,3203,3203,3200,3202,3200,3202,3200,3202,3200,3202,3203,3203,3203,3200,3202,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3217,3219,3219,3220,3220,3217,3219,3220,3220,3217,3219,3217,3219,3217,3219,3217,3219,3220,3220,3220,3217,3219,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3234,3236,3236,3237,3237,3234,3236,3237,3237,3234,3236,3234,3236,3234,3236,3234,3236,3237,3237,3237,3234,3236,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3251,3253,3253,3254,3254,3251,3253,3254,3254,3251,3253,3251,3253,3251,3253,3251,3253,3254,3254,3254,3251,3253,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3268,3271,3271,3269,3268,3269,3268,3269,3268,3269,3268,3271,3269,3268,3269,3268,3271,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3271,3271,3271,3269,3268,0,0,0,0,0,3313,3316,3316,3314,3313,3316,3316,3316,3316,3316,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3320,3321,3321,3318,3320,3318,3320,3321,3321,3318,3320,3318,3320,3318,3320,3321,3321,3321,3318,3320,3318,3320,3318,3320,3318,3320,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3355,3358,3358,3358,3356,3355,3356,3355,3356,3355,3356,3355,3356,3355,3356,3355,3358,3358,3358,3358,0,0,0,0,0,3370,3373,3373,3373,3373,3371,3370,3373,3373,3373,0,0,0,0,0,0,0,0,0,0,0,3375,3378,3378,3376,3375,3378,3378,3376,3375,3376,3375,3376,3375,3378,3378,3378,0,0,0,0,0,0,0,0,0,0,0,3386,3389,3389,3387,3386,3389,3389,3387,3386,3387,3386,3387,3386,3389,3389,3389,0,0,0,0,0,0,0,0,0,3397,3399,3397,3399,3399,3400,3400,3400,3400,3397,3399,3400,3400,3400,0,0,0,0,0,3406,3409,3409,3409,3409,3407,3406,3409,3409,3409,0,0,0,0,0,0,0,0,0,3411,3414,3414,3412,3411,3414,3414,3412,3411,3412,3411,3414,3414,3414,0,0,0,0,0,3420,3423,3423,3423,3423,3421,3420,3423,3423,3423,0,0,0,0,0,0,0,3425,3428,3428,3428,3428,3426,3425,3426,3425,3428,3428,3428,0,0,0,0,0,3432,3435,3435,3435,3435,3435,3435,3435,3433,3432,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3437,3439,3439,3440,3440,3440,3440,3437,3439,3437,3439,3437,3439,3437,3439,3437,3439,3437,3439,3440,3440,3440,0,0,0,0,0,3454,3457,3457,3457,3457,3455,3454,3457,3457,3457,0,0,0,0,0,3459,3462,3462,3462,3462,3460,3459,3462,3462,3462,0,0,0,0,0,3464,3467,3467,3467,3467,3465,3464,3467,3467,3467,0,0,0,0,0,3469,3472,3472,3472,3472,3470,3469,3472,3472,3472,0,0,0,0,0,3474,3477,3477,3477,3477,3475,3474,3477,3477,3477,0,0,0,0,0,3479,3482,3482,3482,3482,3480,3479,3482,3482,3482,0,0,0,0,0,3484,3487,3487,3487,3487,3485,3484,3487,3487,3487,0,0,0,0,0,3489,3492,3492,3492,3492,3490,3489,3492,3492,3492,0,0,0,0,0,3494,3497,3497,3497,3497,3495,3494,3497,3497,3497,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3499,3502,3502,3502,3502,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3502,3502,3502,0,0,0,0,0,3518,3521,3521,3521,3521,3519,3518,3521,3521,3521,0,0,0,0,0,3523,3526,3526,3526,3526,3524,3523,3526,3526,3526,0,0,0,0,0,3528,3531,3531,3531,3531,3529,3528,3531,3531,3531,0,0,0,0,0,3533,3536,3536,3536,3536,3534,3533,3536,3536,3536,0,0,0,0,0,3538,3541,3541,3541,3541,3539,3538,3541,3541,3541,0,0,0,0,0,0,0,0,0,0,0,3543,3546,3546,3546,3546,3544,3543,3544,3543,3544,3543,3544,3543,3546,3546,3546,0,0,0,0,0,0,0,0,0,0,0,0,0,3554,3557,3557,3555,3554,3555,3554,3555,3554,3557,3557,3555,3554,3557,3557,3557,3555,3554,0,0,0,0,0,3567,3570,3570,3570,3570,3568,3567,3570,3570,3570,0,0,0,0,0,0,0,3572,3575,3575,3573,3572,3573,3572,3575,3575,3575,3575,3575,0,0,0,0,0,3579,3582,3582,3582,3582,3580,3579,3582,3582,3582,0,0,0,0,0,3584,3587,3587,3587,3587,3587,3587,3587,3585,3584,0,0,0,0,0,3589,3592,3592,3592,3592,3590,3589,3592,3592,3592,0,0,0,0,0,3594,3597,3597,3597,3597,3597,3597,3597,3595,3594,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3599,3602,3602,3602,3602,3602,3602,3602,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,0,0,0,0,0,3626,3629,3629,3629,3629,3629,3629,3629,3627,3626,0,0,0,0,0,3631,3634,3634,3634,3634,3634,3634,3634,3632,3631,0,0,0,0,0,3636,3639,3639,3639,3639,3639,3639,3639,3637,3636,0,0,0,0,0,3641,3644,3644,3644,3644,3644,3644,3644,3642,3641,0,0,0,0,0,3646,3649,3649,3649,3649,3649,3649,3649,3647,3646,0,0,0,0,0,3651,3654,3654,3654,3654,3654,3654,3654,3652,3651,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,48,48,48,0,48,0,48,0,48,0,48,0,48,48,0,48,0,48,0,48,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,48,48,48,0,48,0,0,0,0,0,3674,3676,3676,3677,3677,3677,3677,3677,3677,3677,0,0,0,0,0,3679,3681,3681,3682,3682,3682,3682,3682,3682,3682,0,0,0,0,0,3684,3687,3687,3685,3684,3687,3687,3687,3687,3687,0,0,0,0,0,0,0,3689,3692,3692,3692,3692,3690,3689,3690,3689,3692,3692,3692,0,0,0,0,0,3696,3699,3699,3697,3696,3699,3699,3699,3699,3699,0,0,0,0,0,0,0,0,0,0,0,3701,3704,3704,3704,3704,3702,3701,3702,3701,3702,3701,3702,3701,3704,3704,3704,0,0,0,0,0,3712,3715,3715,3713,3712,3715,3715,3715,3715,3715,0,0,0,0,0,3717,3720,3720,3720,3718,3717,3720,3720,3720,3720,0,0,0,0,0,0,0,3722,3725,3725,3725,3723,3722,3723,3722,3725,3725,3725,3725,0,0,0,0,0,0,0,3729,3732,3732,3732,3730,3729,3730,3729,3732,3732,3732,3732,0,0,0,0,0,3736,3739,3739,3739,3739,3737,3736,3739,3739,3739,0,0,0,0,0,0,0,3741,3744,3744,3744,3744,3742,3741,3742,3741,3744,3744,3744,0,0,0,0,6225,6225,6225,6225,3748,3748,6225,6225,6225,0,0,0,6226,6226,6226,6226,3751,6226,6226,6226,0,0,0,0,0,3753,3756,3756,3756,3756,3754,3753,3756,3756,3756,0,0,0,0,0,3758,3761,3761,3761,3761,3759,3758,3761,3761,3761,0,0,0,0,0,3763,3766,3766,3766,3766,3764,3763,3766,3766,3766,0,0,0,0,0,3768,3771,3771,3771,3771,3771,3771,3771,3769,3768,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,49,0,49,49,49,0,49,0,49,49,0,49,0,49,0,49,0,49,49,49,49,0,0,0,6227,6227,6227,6227,3787,6227,6227,6227,0,0,0,3789,3790,3790,3789,3790,3790,3790,3790,3790,0,0,0,3792,3793,3793,3792,3793,3793,3793,3793,3793,0,0,0,0,0,3795,3798,3798,3796,3795,3798,3798,3798,3798,3798,0,0,0,0,0,3800,3803,3803,3801,3800,3803,3803,3803,3803,3803,0,0,0,3805,3806,3806,3805,3806,3806,3806,3806,3806,0,0,0,3808,3809,3809,3808,3809,3809,3809,3809,3809,0,0,0,3811,6228,6228,6228,6228,6228,6228,6228,0,0,0,0,0,3812,3815,3815,3815,3813,3812,3815,3815,3815,3815,0,0,0,3817,6229,6229,6229,6229,6229,6229,6229,0,0,0,0,0,3818,3821,3821,3821,3821,3819,3818,3821,3821,3821,0,0,0,3823,3824,3824,3824,3824,3823,3824,3824,3824,0,0,0,0,0,3826,3829,3829,3829,3829,3827,3826,3829,3829,3829,0,0,0,0,0,3831,3834,3834,3834,3834,3832,3831,3834,3834,3834,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,50,0,50,50,0,50,0,50,0,50,50,50,50,0,50,0,50,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3854,3857,3857,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3857,3857,3857,3857,3857,0,0,0,0,0,0,0,0,0,0,0,3875,3878,3878,3876,3875,3876,3875,3876,3875,3876,3875,3878,3878,3878,3878,3878,0,0,0,0,0,3886,3889,3889,3887,3886,3889,3889,3889,3889,3889,0,0,0,0,0,3891,3894,3894,3894,3894,3892,3891,3894,3894,3894,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3896,3899,3899,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3899,3899,3897,3896,3899,3899,3899,3897,3896,0,0,0,0,0,0,3921,3924,3924,3922,3921,3924,3924,3921,3924,3924,3924,0,0,0,0,0,0,0,0,0,0,3927,3930,3930,3928,3927,3928,3927,3928,3927,3930,3930,3927,3930,3930,3930,0,0,0,0,0,3937,3940,3940,3938,3937,3940,3940,3940,3940,3940,0,0,0,0,0,0,6230,6230,3942,3942,3942,3942,6230,6230,6230,6230,6230,0,0,0,0,0,0,6231,6231,3947,3947,3947,3947,6231,6231,6231,6231,6231,0,0,0,0,0,0,6232,6232,3952,3952,3952,3952,6232,6232,6232,6232,6232,0,0,0,0,0,0,0,3957,3960,3960,3958,3957,3958,3958,3960,3960,3960,3960,3960,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3964,3967,3967,3965,3964,3965,3964,3965,3964,3965,3964,3967,3967,3965,3964,3965,3964,3967,3967,3967,0,0,0,0,0,3979,3982,3982,3982,3982,3982,3982,3982,3980,3979,0,0,0,0,0,6233,6233,3984,6233,6233,3984,3984,6233,6233,6233,0,0,0,0,0,0,0,0,0,0,0,0,0,3988,3991,3991,3989,3988,3989,3988,3989,3988,3991,3991,3991,3991,3991,3989,3988,3989,3988,0,0,0,0,0,0,0,4001,4004,4004,4004,4004,4004,4004,4004,4002,4001,4002,4001,0,0,0,0,0,0,0,4008,4011,4011,4011,4011,4011,4011,4011,4009,4008,4009,4008,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,0,0,0,0,4057,4060,4060,4060,4060,4060,4060,4060,4058,4057,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4062,4065,4065,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4065,4065,4065,4065,4065,0,0,0,0,0,0,0,0,0,0,0,4079,4082,4082,4080,4079,4080,4079,4080,4079,4080,4079,4082,4082,4082,4082,4082,0,0,0,0,0,4090,4093,4093,4091,4090,4093,4093,4093,4093,4093,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4095,4098,4098,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4098,4098,4096,4096,4098,4098,4098,4096,4095,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4130,4133,4133,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4133,4133,4131,4130,4131,4130,4133,4133,4131,4130,4133,4131,4130,4131,4130,0,0,0,0,0,0,0,4163,4166,4166,4164,4163,4164,4163,4166,4166,4166,4166,4166,0,0,0,4170,4171,4171,4171,4171,4170,4171,4171,4171,0,0,0,0,0,4173,4176,4176,4174,4173,4176,4176,4176,4176,4176,0,0,0,0,0,0,0,0,0,4178,4181,4181,4179,4178,4179,4178,4181,4181,4181,4181,4181,4179,4178,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4187,4190,4190,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4190,4190,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4190,4190,4190,0,0,0,0,0,0,0,0,0,4212,4215,4215,4215,4215,4215,4215,4215,4213,4212,4213,4212,4213,4212,0,0,0,0,0,0,0,0,4221,4222,4222,4221,4222,4222,4221,4221,4221,4221,4222,4222,4222,4221,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4229,4232,4232,4230,4229,4232,4232,4230,4229,4230,4229,4230,4229,4230,4229,4232,4232,4232,4230,4229,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4244,4247,4247,4245,4244,4247,4247,4245,4244,4245,4244,4245,4244,4245,4244,4247,4247,4247,4245,4244,0,0,0,0,0,0,0,0,6234,6234,4259,6234,6234,4259,4259,4259,4259,6234,6234,6234,4259,0,0,0,0,0,0,0,0,0,0,0,4266,4269,4269,4267,4266,4267,4266,4267,4266,4267,4266,4269,4269,4269,4269,4269,0,0,0,0,0,4277,4280,4280,4280,4280,4280,4280,4280,4278,4277,0,0,0,0,0,4282,4285,4285,4285,4285,4285,4285,4285,4283,4282,0,0,0,0,0,0,0,4287,4290,4290,4290,4290,4288,4287,4290,4290,4290,4288,4287,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4294,4297,4297,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4297,4297,4295,4294,4297,4297,4297,4295,4294,0,0,0,0,6235,6235,4313,6235,6235,4313,6235,6235,6235,0,0,0,6236,6236,4316,6236,6236,6236,6236,6236,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4318,4321,4321,4319,4318,4321,4319,4318,4319,4318,4319,4318,4319,4318,4321,4321,4321,4321,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,0,0,0,0,0,0,0,4347,4350,4350,4350,4350,4350,4350,4350,4348,4347,4348,4347,0,0,0,0,0,0,0,4354,4357,4357,4357,4357,4357,4357,4357,4355,4354,4355,4354,0,0,0,0,0,4361,4364,4364,4362,4361,4364,4364,4364,4364,4364,0,0,0,0,0,4366,4369,4369,4367,4366,4369,4369,4369,4369,4369,0,0,0,0,0,4371,4374,4374,4372,4371,4374,4374,4374,4374,4374,0,0,0,0,0,4376,4379,4379,4377,4376,4379,4379,4379,4379,4379,0,0,0,0,0,4381,4384,4384,4382,4381,4384,4384,4384,4384,4384,0,0,0,0,0,4386,4389,4389,4387,4386,4389,4389,4389,4389,4389,0,0,0,0,0,4391,4394,4394,4392,4391,4394,4394,4394,4394,4394,0,0,0,0,0,4396,4399,4399,4397,4396,4399,4399,4399,4399,4399,0,0,0,0,0,4401,4404,4404,4402,4401,4404,4404,4404,4404,4404,0,0,0,0,0,4406,4409,4409,4407,4406,4409,4409,4409,4409,4409,0,0,0,0,0,4411,4414,4414,4412,4411,4414,4414,4414,4414,4414,0,0,0,0,0,4416,4419,4419,4417,4416,4419,4419,4419,4419,4419,0,0,0,0,0,4421,4424,4424,4422,4421,4424,4424,4424,4424,4424,0,0,0,0,0,4426,4429,4429,4427,4426,4429,4429,4429,4429,4429,0,0,0,0,0,4431,4434,4434,4432,4431,4434,4434,4434,4434,4434,0,0,0,0,0,4436,4439,4439,4437,4436,4439,4439,4439,4439,4439,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,52,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,52,52,0,52,0,52,0,52,0,52,52,52,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,0,0,0,0,4479,4482,4482,4482,4482,4482,4482,4482,4480,4479,0,0,0,0,0,0,0,0,0,4484,4487,4487,4485,4484,4487,4487,4485,4484,4485,4484,4487,4487,4487,0,0,0,0,0,0,0,0,0,0,0,0,0,4493,4496,4496,4494,4493,4494,4493,4494,4493,4494,4493,4494,4493,4496,4496,4496,4496,4496,0,0,0,0,0,0,0,0,0,4506,4509,4509,4507,4506,4509,4509,4509,4509,4509,4507,4506,4507,4506,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4515,4518,4518,4516,4515,4516,4515,4516,4515,4516,4516,4515,4516,4515,4516,4516,4515,4516,4515,4516,4516,4515,4518,4516,4515,4518,4516,4515,4516,4515,4518,4518,4518,4516,4515,4516,4515,0,0,0,0,0,4547,4550,4550,4548,4547,4550,4550,4550,4550,4550,0,0,0,0,0,0,0,0,0,0,0,6237,6237,4552,4552,4552,4552,4552,4552,4552,4552,6237,6237,4552,6237,6237,6237,0,0,0,0,0,0,0,0,0,0,6238,6238,4562,4562,4562,4562,4562,4562,4562,4562,6238,6238,6238,6238,6238,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4571,4572,4572,4571,4571,4575,4575,4575,4571,4575,4571,4575,4571,4572,4572,4571,4575,4571,4575,4571,4575,4571,4572,4572,4572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4591,4591,4591,4592,4592,4591,4591,4591,4592,4592,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4592,4592,4592,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4614,4616,4614,4616,4616,4617,4617,4614,4616,4614,4616,4614,4616,4617,4617,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4617,4617,4617,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4659,4661,4659,4661,4661,4662,4662,4659,4661,4659,4661,4659,4661,4662,4662,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4662,4662,4662,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4704,4704,4704,4705,4705,4704,4704,4704,4705,4705,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4705,4705,4705,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4727,4727,6239,6239,4727,4727,4727,6239,6239,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,6239,6239,6239,0,0,0,0,0,0,0,0,0,0,0,6240,6240,4749,4749,4749,4749,4749,4749,4749,4749,4749,6240,6240,6240,6240,6240,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4759,4761,4763,4763,4759,4761,4759,4761,4759,4759,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4759,4763,4763,4759,4761,4759,4761,4759,4761,4763,4763,4763,0,0,0,0,0,4791,4794,4794,4794,4794,4792,4791,4794,4794,4794,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4796,4799,4799,4797,4796,4797,4796,4797,4796,4799,4799,4797,4796,4797,4796,4797,4796,4797,4796,4797,4796,4797,4796,4796,4799,4799,4799,4797,4796,0,0,0,0,0,0,0,0,0,4820,4823,4823,4823,4823,4821,4820,4821,4820,4821,4820,4823,4823,4823,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4829,4832,4832,4830,4829,4830,4829,4830,4829,4830,4829,4832,4830,4829,4830,4830,4829,4832,4830,4830,4829,4830,4829,4830,4829,4832,4832,4830,4829,4832,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,0,0,0,0,0,0,0,0,0,0,0,0,0,4872,4875,4875,4873,4872,4873,4872,4875,4875,4873,4872,4875,4875,4875,4873,4872,4873,4872,0,0,0,0,0,0,0,0,0,4885,4888,4888,4888,4888,4886,4885,4888,4888,4888,4886,4885,4886,4885,0,0,0,0,0,4894,4897,4897,4895,4894,4897,4897,4897,4897,4897,0,0,0,0,0,4899,4902,4902,4900,4899,4902,4902,4902,4902,4902,0,0,0,0,0,4904,4907,4907,4905,4904,4907,4907,4907,4907,4907,0,0,0,0,0,4909,4912,4912,4910,4909,4912,4912,4912,4912,4912,0,0,0,0,0,4914,4917,4917,4915,4914,4917,4917,4917,4917,4917,0,0,0,0,0,4919,4922,4922,4920,4919,4922,4922,4922,4922,4922,0,0,0,0,0,4924,4927,4927,4925,4924,4927,4927,4927,4927,4927,0,0,0,0,0,4929,4932,4932,4930,4929,4932,4932,4932,4932,4932,0,0,0,0,0,4934,4937,4937,4935,4934,4937,4937,4937,4937,4937,0,0,0,0,0,4939,4942,4942,4940,4939,4942,4942,4942,4942,4942,0,0,0,0,0,4944,4947,4947,4945,4944,4947,4947,4947,4947,4947,0,0,0,0,0,4949,4952,4952,4950,4949,4952,4952,4952,4952,4952,0,0,0,0,0,4954,4957,4957,4955,4954,4957,4957,4957,4957,4957,0,0,0,0,0,4959,4962,4962,4960,4959,4962,4962,4962,4962,4962,0,0,0,0,0,4964,4967,4967,4965,4964,4967,4967,4967,4967,4967,0,0,0,0,0,4969,4972,4972,4970,4969,4972,4972,4972,4972,4972,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5014,5017,5017,5015,5014,5015,5014,5017,5017,5015,5014,5015,5014,5015,5014,5015,5014,5015,5014,5017,5017,5017,0,0,0,0,0,5031,5034,5034,5032,5031,5034,5034,5034,5034,5034,0,0,0,0,0,0,0,0,0,0,0,5036,5039,5039,5037,5036,5037,5036,5039,5037,5036,5037,5036,5039,5039,5039,5039,0,0,0,0,0,5047,5050,5050,5048,5047,5050,5050,5050,5050,5050,0,0,0,6241,6241,5052,6241,6241,6241,6241,6241,0,0,0,6242,6242,5054,6242,6242,6242,6242,6242,0,0,0,6243,6243,5056,6243,6243,6243,6243,6243,0,0,0,6244,6244,5058,6244,6244,6244,6244,6244,0,0,0,6245,6245,5060,6245,6245,6245,6245,6245,0,0,0,6246,6246,5062,6246,6246,6246,6246,6246,0,0,0,6247,6247,5064,6247,6247,6247,6247,6247,0,0,0,6248,6248,5066,6248,6248,6248,6248,6248,0,0,0,6249,6249,5068,6249,6249,6249,6249,6249,0,0,0,6250,6250,5070,6250,6250,6250,6250,6250,0,0,0,6251,6251,5072,6251,6251,6251,6251,6251,0,0,0,6252,6252,5074,6252,6252,6252,6252,6252,0,0,0,0,0,0,0,0,5076,5077,5077,5076,5079,5076,5079,5076,5077,5077,5077,5077,5077,0,0,0,0,0,0,0,0,5084,5085,5085,5084,5087,5084,5087,5084,5085,5085,5085,5085,5085,0,0,0,0,0,0,0,0,5092,5093,5093,5092,5095,5092,5095,5092,5093,5093,5093,5093,5093,0,0,0,0,0,5100,5103,5103,5101,5100,5103,5103,5103,5103,5103,0,0,0,0,0,5105,5108,5108,5106,5105,5108,5108,5108,5108,5108,0,0,0,0,0,5110,5113,5113,5111,5110,5113,5113,5113,5113,5113,0,0,0,0,0,5115,5118,5118,5116,5115,5118,5118,5118,5118,5118,0,0,0,0,0,0,0,0,0,0,0,5120,5123,5123,5121,5120,5121,5120,5121,5120,5123,5123,5121,5120,5123,5123,5123,0,0,0,0,0,0,0,5131,5134,5134,5132,5131,5132,5131,5134,5134,5134,5134,5134,0,0,0,0,0,0,0,5138,5141,5141,5141,5141,5139,5138,5139,5138,5141,5141,5141,0,0,0,0,0,0,0,5145,5148,5148,5146,5145,5146,5145,5148,5148,5148,5148,5148,0,0,0,0,0,0,0,0,0,0,0,5152,5155,5155,5153,5152,5153,5152,5153,5152,5153,5152,5155,5155,5155,5155,5155,0,0,0,0,0,5163,5166,5166,5166,5166,5164,5163,5166,5166,5166,0,0,0,0,0,0,0,0,0,0,0,5168,5169,5169,5169,5169,5168,5171,5168,5171,5171,5168,5171,5168,5169,5169,5169,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5179,5181,5179,5181,5181,5182,5182,5182,5179,5181,5182,5179,5181,5179,5181,5179,5181,5179,5181,5179,5181,5182,5182,5182,5179,5181,5179,5181,5179,5181,0,0,0,0,0,0,0,0,0,0,0,5204,5207,5207,5205,5204,5205,5204,5205,5204,5207,5207,5207,5207,5205,5204,5207,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5215,5217,5215,5217,5217,5218,5218,5218,5215,5217,5218,5215,5217,5215,5217,5215,5217,5215,5217,5215,5217,5218,5218,5218,5215,5217,5215,5217,5215,5217,0,0,0,0,0,0,0,0,0,0,0,5240,5243,5243,5241,5240,5241,5240,5241,5240,5243,5243,5243,5243,5241,5240,5243,0,0,0,0,0,0,5251,5254,5254,5254,5254,5252,5251,5252,5254,5254,5254,0,0,0,0,0,5257,5260,5260,5260,5260,5258,5257,5260,5260,5260,0,0,0,0,0,0,0,0,0,5262,5265,5265,5265,5265,5263,5262,5263,5262,5263,5262,5265,5265,5265,0,0,0,0,0,0,0,0,0,0,5271,5274,5274,5274,5274,5272,5271,5272,5272,5271,5272,5271,5274,5274,5274,0,0,0,6253,6253,6253,6253,5281,6253,6253,6253,0,0,0,0,0,0,0,0,0,5283,5288,5288,5284,5284,5288,5288,5284,5283,5284,5283,5288,5288,5288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,54,0,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,54,54,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,0,0,5322,5323,5323,5323,5323,5322,5323,5323,5323,0,0,0,5325,5326,5326,5326,5326,5325,5326,5326,5326,0,0,0,5328,5329,5329,5329,5329,5328,5329,5329,5329,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5331,5334,5334,5332,5331,5334,5334,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5334,5334,5334,0,0,0,0,0,5356,5359,5359,5357,5356,5359,5359,5359,5359,5359,0,0,0,0,0,5361,5362,5362,5362,5362,5361,5361,5361,5362,5362,5362,0,0,0,0,0,0,0,0,0,5366,5369,5369,5369,5369,5367,5366,5367,5366,5367,5366,5369,5369,5369,0,0,0,0,0,0,0,0,0,5375,5378,5378,5378,5378,5376,5375,5376,5375,5376,5375,5378,5378,5378,0,0,0,0,0,6254,6254,6254,6254,5384,5384,5384,6254,6254,6254,0,0,0,0,0,0,0,0,0,5388,5391,5391,5391,5391,5389,5388,5389,5388,5389,5388,5391,5391,5391,0,0,0,0,0,5397,5400,5400,5400,5400,5398,5397,5400,5400,5400,0,0,0,0,0,5402,5405,5405,5405,5405,5403,5402,5405,5405,5405,0,0,0,0,0,0,0,0,0,5407,5410,5410,5410,5410,5408,5407,5408,5407,5408,5407,5410,5410,5410,0,0,0,0,0,5416,5419,5419,5419,5419,5417,5416,5419,5419,5419,0,0,0,0,0,5421,5424,5424,5424,5424,5422,5421,5424,5424,5424,0,0,0,0,0,0,0,0,0,5426,5429,5429,5429,5429,5427,5426,5427,5426,5427,5426,5429,5429,5429,0,0,0,0,0,5435,5438,5438,5438,5438,5436,5435,5438,5438,5438,0,0,0,0,0,5440,5443,5443,5443,5443,5441,5440,5443,5443,5443,0,0,0,5445,5446,5446,5446,5446,5445,5446,5446,5446,0,0,0,0,0,5448,5451,5451,5451,5451,5449,5448,5451,5451,5451,0,0,0,0,0,5453,5456,5456,5456,5456,5454,5453,5456,5456,5456,0,0,0,0,0,5458,5459,5459,5459,5459,5458,5461,5459,5459,5459,0,0,0,6255,6255,6255,6255,5463,6255,6255,6255,0,0,0,6256,6256,6256,6256,5465,6256,6256,6256,0,0,0,5467,5468,5468,5468,5468,5467,5468,5468,5468,0,0,0,0,0,5470,5473,5473,5473,5473,5471,5470,5473,5473,5473,0,0,0,0,0,5475,5478,5478,5478,5478,5476,5475,5478,5478,5478,0,0,0,0,0,5480,5481,5481,5481,5481,5480,5483,5481,5481,5481,0,0,0,6257,6257,6257,6257,5485,6257,6257,6257,0,0,0,6258,6258,6258,6258,5487,6258,6258,6258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,55,55,55,0,55,0,55,0,55,0,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,55,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,0,0,0,5515,5516,5516,5516,5516,5515,5516,5516,5516,5515,0,0,0,0,0,0,0,5519,5522,5522,5522,5522,5520,5519,5522,5522,5522,5520,5519,0,0,0,0,6259,6259,6259,6259,5526,6259,6259,6259,5526,0,0,0,0,6260,6260,6260,6260,5529,6260,6260,6260,5529,0,0,0,0,0,5532,5535,5535,5535,5535,5533,5532,5535,5535,5535,0,0,0,0,0,0,0,0,0,5537,5540,5540,5538,5537,5540,5540,5538,5537,5540,5540,5540,5538,5537,0,0,0,0,0,0,0,0,0,0,0,0,5546,5549,5549,5549,5549,5547,5546,5547,5546,5547,5547,5546,5547,5546,5549,5549,5549,0,0,0,0,6261,6261,6261,6261,5558,5558,6261,6261,6261,0,0,0,0,0,0,0,0,5561,5565,5565,5565,5565,5562,5562,5561,5562,5561,5565,5565,5565,0,0,0,0,0,5569,5571,5571,5572,5572,5572,5572,5572,5572,5572,0,0,0,0,0,5574,5576,5576,5577,5577,5577,5577,5577,5577,5577,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5579,5581,5579,5581,5581,5582,5582,5581,5579,5581,5579,5581,5582,5579,5581,5582,5582,5582,5582,5579,5581,0,0,0,6262,6262,6262,6262,5595,6262,6262,6262,0,0,0,6263,6263,6263,6263,5597,6263,6263,6263,0,0,0,5599,5600,5600,5600,5600,5599,5600,5600,5600,0,0,0,0,0,5602,5605,5605,5605,5605,5603,5602,5605,5605,5605,0,0,0,0,0,5607,5610,5610,5610,5610,5608,5607,5610,5610,5610,0,0,0,0,0,5612,5615,5615,5615,5615,5615,5615,5615,5613,5612,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5617,5620,5620,5620,5620,5620,5620,5620,5618,5617,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,0,0,0,0,0,0,5643,5646,5646,5646,5646,5646,5646,5646,5644,5643,5643,0,0,0,0,0,5649,5652,5652,5652,5652,5652,5652,5652,5650,5649,0,0,0,0,0,5654,5657,5657,5657,5657,5657,5657,5657,5655,5654,0,0,0,0,0,5659,5662,5662,5662,5662,5662,5662,5662,5660,5659,0,0,0,0,0,5664,5667,5667,5667,5667,5667,5667,5667,5665,5664,0,0,0,5669,5670,5670,5670,5670,5670,5670,5670,5669,0,0,0,0,0,5672,5675,5675,5675,5675,5675,5675,5675,5673,5672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,56,0,56,0,56,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,0,56,56,0,0,0,0,0,0,0,5710,5712,5712,5713,5713,5710,5712,5713,5713,5713,5713,5713,0,0,0,0,0,5717,5720,5720,5720,5720,5718,5717,5720,5720,5720,0,0,0,0,0,5722,5725,5725,5725,5725,5723,5722,5725,5725,5725,0,0,0,0,0,5727,5730,5730,5730,5730,5728,5727,5730,5730,5730,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5732,5735,5735,5735,5735,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5735,5735,5733,5732,5733,5732,5735,0,0,0,0,0,0,0,5755,5758,5758,5756,5755,5756,5755,5758,5758,5758,5758,5758,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5762,5764,5762,5764,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5765,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5819,5822,5822,5820,5819,5822,5822,5820,5819,5820,5819,5820,5819,5820,5819,5822,5822,5820,5819,5822,0,0,0,0,0,5834,5837,5837,5835,5834,5837,5837,5837,5837,5837,0,0,0,0,0,5839,5842,5842,5842,5842,5840,5839,5842,5842,5842,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5844,5847,5847,5845,5844,5845,5844,5847,5847,5845,5844,5845,5844,5845,5844,5847,5847,5847,5845,5844,0,0,0,0,6264,6264,6264,6264,5859,5859,6264,6264,6264,0,0,0,6265,6265,6265,6265,5862,6265,6265,6265,0,0,0,0,0,0,0,0,0,5864,5867,5867,5867,5865,5864,5865,5864,5867,5865,5864,5867,5867,5867,0,0,0,0,0,0,0,5873,5876,5876,5876,5876,5874,5873,5876,5876,5874,5873,5876,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5880,5880,5881,5881,5880,5880,5880,5880,5881,5880,5881,5880,5880,5880,5880,5880,5880,5880,5880,5880,5881,5881,5880,5880,5880,5880,5881,5880,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5902,5904,5904,5905,5905,5902,5904,5902,5904,5902,5904,5902,5904,5905,5902,5904,5905,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5905,5905,5902,5904,5902,5904,5902,5904,5902,5904,5905,5902,5904,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5945,5947,5947,5948,5948,5945,5947,5945,5947,5945,5947,5945,5947,5948,5945,5947,5948,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5948,5948,5945,5947,5945,5947,5945,5947,5945,5947,5948,5945,5947,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5988,6266,6266,5988,5988,5988,5988,6266,5988,6266,5988,5988,5988,5988,5988,5988,5988,5988,5988,6266,6266,5988,5988,5988,5988,6266,5988,0,0,0,6267,6267,6267,6267,6009,6267,6267,6267,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6011,6014,6014,6014,6014,6012,6011,6012,6011,6012,6011,6012,6011,6012,6011,6014,6014,6012,6011,6014,0,0,0,0,6026,6268,6268,6268,6268,6026,6268,6268,6268,0,0,0,0,6029,6269,6269,6269,6269,6269,6269,6029,6269,0,0,0,6270,6270,6270,6270,6032,6270,6270,6270,0,0,0,6271,6271,6271,6271,6034,6271,6271,6271,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6036,6039,6039,6037,6036,6037,6036,6039,6039,6037,6036,6037,6036,6037,6036,6037,6036,6037,6036,6039,6039,6039,0,0,0,0,0,0,0,6053,6056,6056,6056,6054,6053,6054,6053,6056,6056,6056,6056,0,0,0,6272,6272,6272,6272,6060,6272,6272,6272,0,0,0,0,0,6062,6064,6064,6065,6065,6065,6065,6065,6065,6065,0,0,0,0,0,0,0,0,0,0,6273,6273,6067,6067,6067,6273,6273,6067,6067,6067,6273,6273,6067,6067,6273,0,0,0,0,0,0,0,6076,6079,6079,6079,6079,6079,6079,6079,6077,6076,6077,6076,0,0,0,0,0,0,0,6083,6086,6086,6086,6086,6086,6086,6086,6084,6083,6084,6083,0,0,0,0,0,6090,6093,6093,6093,6093,6093,6093,6091,6090,6093,0,0,0,0,0,0,0,0,0,0,57,57,0,57,0,57,0,57,57,57,0,57,0,57,0,57,57,0,57,0,57,0,57,57,57,57,0,0,0,0,0,6104,6107,6107,6105,6104,6107,6107,6107,6107,6107,0,0,0,0,0,6109,6112,6112,6110,6109,6112,6112,6112,6112,6112,0,0,0,6114,6115,6115,6114,6115,6115,6115,6115,6115,0,0,0,0,0,6117,6120,6120,6120,6120,6118,6117,6120,6120,6120,0,0,0,0,0,6122,6125,6125,6125,6125,6123,6122,6125,6125,6125,0,0,0,6127,6274,6274,6274,6274,6274,6274,6274,0,0,0,6128,6129,6129,6129,6129,6128,6129,6129,6129,0,0,0,6275,6275,6275,6275,6131,6275,6275,6275,0,0,0,6133,6134,6134,6134,6134,6133,6134,6134,6134],"f":"``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}000000000000000000000000000000000000000000000000000000000{bb}{dc{}}{fc{}}{hc{}}{jc{}}{lc{}}{nc{}}{A`c{}}{Abc{}}{Adc{}}{Afc{}}{Ahc{}}{Ajc{}}{Alc{}}{Anc{}}{B`c{}}{Bbc{}}{Bdc{}}{Bfc{}}{Bhc{}}{Bjc{}}{Blc{}}{Bnc{}}{C`c{}}{Cbc{}}{Cdc{}}{Cfc{}}{Chc{}}```{{bb}Cj}`{{dCl}Cn}{{fCl}Cn}{{hCl}Cn}{{jCl}Cn}{{lCl}Cn}{{nCl}Cn}{{A`Cl}Cn}{{AbCl}Cn}{{AdCl}Cn}{{AfCl}Cn}{{AhCl}Cn}{{AjCl}Cn}{{AlCl}Cn}{{AnCl}Cn}{{B`Cl}Cn}{{BbCl}Cn}{{BdCl}Cn}{{BfCl}Cn}{{BhCl}Cn}{{BjCl}Cn}{{BlCl}Cn}{{BnCl}Cn}{{C`Cl}Cn}{{CbCl}Cn}{{CdCl}Cn}{{CfCl}Cn}{{ChCl}Cn}{{bCl}Cn}{cc{}}0000000000000000000000000000`````{ce{}{}}0000000000000000000000000000```{{}D`}{{}Db}{{}Dd}{{}Df}{{}Dh}{{}Dj}{{}Dl}{{}Dn}{{}E`}{{}Eb}{{}Ed}{{}Ef}{{}Eh}{{}Ej}{{}El}{{}En}{{}F`}{{}Fb}{{}Fd}{{}Ff}{{}Fh}{{}Fj}{{}Fl}{{}Fn}{{}G`}0{{}Gb}```````{{}d}{{}f}{{}h}{{}j}{{}l}{{}n}{{}A`}{{}Ab}{{}Ad}{{}Af}{{}Ah}{{}Aj}{{}Al}{{}An}{{}B`}{{}Bb}{{}Bd}{{}Bf}{{}Bh}{{}Bj}{{}Bl}{{}Bn}{{}C`}{{}Cb}{{}Cd}{{}Cf}{{}Ch}{{}Gd}``{{}{{Gf{Gd}}}}`{c{{Gh{e}}}{}{}}000000000000000000000000000{Gj{{Gh{b`}}}}111111111111111111111111111111{cGl{}}0000000000000000000000000000````````````````````````````````````````````{ce{}{}}0`{D`Gn}`{D`H`}`{D`Hb}`{D`Hd}`{D`Hf}`{D`Hh}`{D`Hj}`{D`Hl}`{D`Hn}`{D`I`}`{D`Ib}`{D`Id}`{D`If}`{D`Ih}`{D`Ij}`{D`Il}{cc{}}`{D`In}`{D`J`}{ce{}{}}`{D`Jb}`{D`Jd}`{D`Jf}`{D`Jh}`{D`Jj}`{D`Jl}`{D`Jn}`{D`K`}`{D`Kb}`{D`Kd}`{D`Kf}`{D`Kh}`{D`Kj}`{D`Kl}`{D`Kn}`{D`L`}`{D`Lb}`{D`Ld}{c{{Gh{e}}}{}{}}0{cGl{}}`{D`Lf}`{D`Lh}`{D`Lj}`{D`Ll}`````````````````````````{{LnM`}Ln}{ce{}{}}0{MbMd}{Ln{{Mh{Mf}}}}{MbMj}{Ln{{Ml{Mf}}}}{MbMn}{Ln{{N`{Mf}}}}{MbNb}{Ln{{Nd{Mf}}}}{MbNf}{Ln{{Nh{Mf}}}}{MbNj}{Ln{{Nl{Mf}}}}{MbNn}{Ln{{O`{Mf}}}}{MbOb}{Ln{{Od{Mf}}}}{MbOf}{Ln{{Oh{Mf}}}}{MbOj}{Ln{{Ol{Mf}}}}{MbOn}{Ln{{A`{Mf}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AbM`}Ab}3343{AdAf}{Ab{{Aj{Ah}}}}{AdAl}{Ab{{An{Ah}}}}665`````{{AA`M`}AA`}88{AAbAAd}{AA`{{AAh{AAf}}}};:998`````{{AAjM`}AAj};;{AAlAAn}{AAj{{ABb{AB`}}}}>=<<;`````{{ABdM`}ABd}>>?>{ABfABh}{ABd{{ABl{ABj}}}}??>`````{{ABnM`}ABn}{ce{}{}}0{AC`ACb}{ABn{{ACf{ACd}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AChM`}ACh}66{ACjACl}{ACh{{AD`{ACn}}}}58443`````{{ADbM`}ADb}9969{ADdADf}{ADb{{ADj{ADh}}}}776`````{{ADlM`}ADl}<<{ADnAE`}{ADl{{AEd{AEb}}}};>::9`````{{AEfM`}AEf}??{AEhAEj}{AEf{{AEn{AEl}}}}>{ce{}{}}>>=`````{{AF`M`}AF`}11{cc{}}2{AFbAFd}{AF`{{AFh{AFf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AFjM`}AFj}77{AFlAFn}{AFj{{AGb{AG`}}}}79443`````{{AGdM`}AGd}::{AGfAGh}{AGd{{AGl{AGj}}}}:<776`````{{AGnM`}AGn}==;={AH`AHb}{AGn{{AHf{AHd}}}}::9`````{{AHhM`}AHh}{ce{}{}}0{AHjAHl}{AHh{{AI`{AHn}}}}{cc{}}3??>`````{{AIbM`}AIb}44{AIdAIf}{AIb{{AIj{AIh}}}}36{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````{AIlAIn}{AJ`{{AJd{AJb}}}}{AIlAJf}{AJ`{{AJh{AJb}}}}{{AJ`M`}AJ`}=={AIlAJj}{AJ`{{AJl{AJb}}}}{AIlAJn}{AJ`{{AK`{AJb}}}}{AIlAKb}{AJ`{{AKd{AJb}}}}{AIlAKf}{AJ`{{AKh{AJb}}}}{cc{}}{ce{}{}}{AIlAKj}{AJ`{{AKl{AJb}}}}{AIlAKn}{AJ`{{AL`{AJb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ALbM`}ALb}7787{ALdALf}{ALb{{ALj{ALh}}}}443```````{{ALlM`}ALl}::;:{ALnAM`}{ALl{{AMd{AMb}}}}{ALnAMf}{ALl{{AMh{AMb}}}}998```````{{AMjM`}AMj}??{cc{}}{ce{}{}}{AMlAMn}{AMj{{ANb{AN`}}}}{AMlANd}{AMj{{ANf{AN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{ANhANj}{ANl{{AO`{ANn}}}}{{ANlM`}ANl}99:9443```````````````{{AObM`}AOb}::;:{AOdAOf}{AOb{{AOj{AOh}}}}{AOdAOl}{AOb{{AOn{AOh}}}}{AOdB`}{AOdBb}{AOb{{Bd{AOh}}}}{AOb{{Bf{AOh}}}}{AOdBh}{AOb{{Bj{AOh}}}}{AOdBl}{AOb{{Bn{AOh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````{{BA`M`}BA`}{ce{}{}}0{cc{}}1{BA`{{BAd{BAb}}}}{BA`{{BAf{BAb}}}}665```````{{BAhM`}BAh}4434{BAjBAl}{BAh{{BB`{BAn}}}}{BAjBBb}{BAh{{BBd{BAn}}}};;:````8878{BBfBBh}{BBfBBj}==<````::9:{BBlBBn}{BBlBC`}??>`````{BCbBCd}{BCf{{BCj{BCh}}}}{{BCfM`}BCf}??>?{c{{Gh{e}}}{}{}}0{cGl{}}``````{{BClM`}BCl}{ce{}{}}0{cc{}}1{BCnBD`}{BCnBDb}{BCl{{BDf{BDd}}}}776``````{{BDhM`}BDh}5545{BDjBDl}{BDjBDn}{BDh{{BEb{BE`}}}};;:```````{{BEdM`}BEd}9989{BEfBEh}{BEd{{BEl{BEj}}}}{BEfBEn}{BEd{{BF`{BEj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```??>?{BFbBFd}221`````{{BFfM`}BFf}{ce{}{}}0{cc{}}1{BFhBFj}{BFf{{BFn{BFl}}}}776``````{{BG`M`}BG`}4434{BGbBGd}{BG`{{BGh{BGf}}}}{BGbBGj};;:```7767{BGlBGn}<<;```````````{{BH`M`}BH`}99{BHbBHd}{BH`{{BHh{BHf}}}}{BHbBHj}{BH`{{BHl{BHf}}}}<={BHbBHn}{BH`{{BI`{BHf}}}}{BHbBIb}{BH`{{BId{BHf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BIfM`}BIf}{ce{}{}}0{BIhBIj}{BIf{{BIn{BIl}}}}{cc{}}3{BIhBJ`}{BIf{{BJb{BIl}}}}887{BIhBJd}{BIf{{BJf{BIl}}}}`````{{BJhM`}BJh}8858;;:{BJjBJl}{BJh{{BK`{BJn}}}}`````{{BKbM`}BKb};;8;>>={BKdBKf}{BKb{{BKj{BKh}}}}`````{{BKlM`}BKl}>>;>{c{{Gh{e}}}{}{}}0{cGl{}}{BKnBL`}{BKl{{BLd{BLb}}}}`````{{BLfM`}BLf}{ce{}{}}0{cc{}}1665{BLhBLj}{BLf{{BLn{BLl}}}}````````````````````````````{DbBM`}`{DbBMb}`{DbBMd}`{DbBMf}`{DbBMh}88`{DbBMj}`{DbBMl}`{DbBMn}`{DbBN`}`{DbBNb}`{DbBNd}=`{DbBNf}`{DbBNh}`{DbBNj}`{DbBNl}`{DbBNn}{ce{}{}}`{DbBO`}`{DbBOb}`{DbBOd}`{DbBOf}`{DbBOh}`{DbBOj}`{DbBOl}`{DbBOn}`{DbC`}`{DbCb}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````{CdCf}{Ch{{Cl{Cj}}}}{CdCn}{Ch{{CA`{Cj}}}}{CdCAb}{Ch{{CAd{Cj}}}}{CdCAf}{Ch{{CAh{Cj}}}}{CdCAj}{Ch{{CAl{Cj}}}}{CdCAn}{Ch{{CB`{Cj}}}}{CdCBb}{Ch{{CBd{Cj}}}}{CdCBf}{Ch{{CBh{Cj}}}}{{ChM`}Ch}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{CBjM`}CBj}44{CBlCBn}{CBj{{CCb{CC`}}}}56{CBlCCd}{CBj{{CCf{CC`}}}}{CBlCCh}{CBj{{CCj{CC`}}}}{CBlCCl}{CBj{{CCn{CC`}}}}{CBlCD`}{CBj{{CDb{CC`}}}}<<;`````{{CDdM`}CDd}??{CDfCDh}{CDd{{CDl{CDj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````{{CDnM`}CDn}3343{CE`CEb}{CDn{{CEf{CEd}}}}{CE`CEh}{CDn{{CEj{CEd}}}}{CE`CEl}{CE`CEn}{CDn{{CF`{CEd}}}}998```````````{{CFbM`}CFb};;<;{CFdCFf}{CFb{{CFj{CFh}}}}{CFdCFl}{CFb{{CFn{CFh}}}}{CFdCG`}{CFb{{CGb{CFh}}}}{c{{Gh{e}}}{}{}}0{CFdCGd}{CFb{{CGf{CFh}}}}{cGl{}}`````{{CGhM`}CGh}{ce{}{}}0{CGjCGl}{CGh{{CH`{CGn}}}}{cc{}}3885```````````````````{{CHbM`}CHb}4414{CHdCHf}{CHb{{CHj{CHh}}}}{CHdCHl}{CHb{{CHn{CHh}}}}{CHdCI`}{CHb{{CIb{CHh}}}}{CHdCId}{CHb{{CIf{CHh}}}}{CHdCIh}{CHb{{CIj{CHh}}}}{CHdCIl}{CHb{{CIn{CHh}}}}{CHdCJ`}{CHb{{CJb{CHh}}}}{CHdCJd}{CHb{{CJf{CHh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{CJhM`}CJh}{ce{}{}}0{cc{}}1{CJjCJl}{CJh{{CK`{CJn}}}}{CJjCKb}{CJh{{CKd{CJn}}}}{CJjCKf}{CJh{{CKh{CJn}}}}{CJjCKj}{CJh{{CKl{CJn}}}}{CJjCKn}{CJh{{CL`{CJn}}}}{CJjCLb}{CJh{{CLd{CJn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{CLfCLh}{CLj{{CLn{CLl}}}}{CLfCM`}{CLj{{CMb{CLl}}}}{CLfCMd}{CLj{{CMf{CLl}}}}{{CLjM`}CLj}{ce{}{}}0{cc{}}1::9`````````{{CMhM`}CMh}22{CMjCMl}{CMh{{CN`{CMn}}}}{CMjCNb}{CMh{{CNd{CMn}}}}{CMjCNf}{CMh{{CNh{CMn}}}}78{c{{Gh{e}}}{}{}}0{cGl{}}```````{{CNjM`}CNj};;{CNlCNn}{CNj{{COb{CO`}}}}{CNlCOd}{CNj{{COf{CO`}}}}>?665`````````{{COhM`}COh}{ce{}{}}0{cc{}}1{COjCOl}{COh{{D`{COn}}}}{COjDb}{COh{{Dd{COn}}}}{COjDf}{COh{{Dh{COn}}}}??>````````{Dj{{Dn{Dl}}}}{Dj{{DA`{Dl}}}}{{DjM`}Dj}::9:{Dj{{DAb{Dl}}}}{Dj{{DAd{Dl}}}}{Dj{{DAf{Dl}}}}{Dj{{DAh{Dl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{DAjDAl}{DAn{{DBb{DB`}}}}{DAjDBd}{DAn{{DBf{DB`}}}}{{DAnM`}DAn}{ce{}{}}0{cc{}}1{DAjDBh}{DAn{{DBj{DB`}}}}{DAjDBl}{DAn{{DBn{DB`}}}}{DAjDC`}{DAn{{DCb{DB`}}}}{DAjDCd}{DAn{{DCf{DB`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````````{DChDCj}{DChDCl}==<={DChDCn}{DChDD`}{DChDDb}{DChDDd}776````````{DDfDDh}{DDfDDj}{ce{}{}}0{cc{}}1{DDfDDl}{DDfDDn}{DDfDE`}{DDfDEb}??>`````````````{{DEdM`}DEd}6656{DEfDEh}{DEd{{DEl{DEj}}}}{DEfDEn}{DEd{{DF`{DEj}}}}{DEfDFb}{DEd{{DFd{DEj}}}}{DEfDFf}{DEd{{DFh{DEj}}}}{DEfDFj}{DEd{{DFl{DEj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0{cc{}}1{DFnDG`}443```{DGbDGd}3323554```3323{DGfDGh}665```{DGjDGl}5545776`````{{DGnM`}DGn}6656{DH`DHb}{DGn{{DHf{DHd}}}}::9`````{{DHhM`}DHh}9989{DHjDHl}{DHh{{DI`{DHn}}}}==<`````````{{DIbM`}DIb}<<;<{DIdDIf}{DIb{{DIj{DIh}}}}{DIdDIl}{DIb{{DIn{DIh}}}}{DIdDJ`}{DIb{{DJb{DIh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{DJdM`}DJd}{ce{}{}}0{cc{}}1{DJfDJh}{DJd{{DJl{DJj}}}}{DJfDJn}{DJd{{DK`{DJj}}}}{DJfDKb}{DJd{{DKd{DJj}}}}::9`````````````{{DKfM`}DKf}8878{DKhDKj}{DKf{{DKn{DKl}}}}{DKhDL`}{DKf{{DLb{DKl}}}}{DKhDLd}{DKf{{DLf{DKl}}}}{DKhDLh}{DKf{{DLj{DKl}}}}{DKhDLl}{DKf{{DLn{DKl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{ce{}{}}0`{DdDM`}`{DdDMb}`{DdDMd}`{DdDMf}`{DdDMh}`{DdDMj}`{DdDMl}`{DdDMn}`{DdDN`}`{DdDNb}`{DdDNd}`{DdDNf}`{DdDNh}`{DdDNj}{cc{}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{DNlM`}DNl}{ce{}{}}0{DNnDO`}{DNl{{DOd{DOb}}}}62554````22{DOfDOh}{DOfDOj}84776````{{DOlM`}DOl}55{DOl{{E`{DOn}}}}{DOl{{Eb{DOn}}}};7::9```````{{EdM`}Ed}88{EfEh}{Ed{{El{Ej}}}}{EfEn}{Ed{{EA`{Ej}}}}{cc{}}={c{{Gh{e}}}{}{}}0{cGl{}}````??{EAbEAd}{EAbEAf}4{ce{}{}}443```00{EAhEAj}61554```````{{EAlM`}EAl}22{EAnEB`}{EAl{{EBd{EBb}}}}{EAnEBf}{EAl{{EBh{EBb}}}};6::9```````{{EBjM`}EBj}77{EBlEBn}{EBj{{ECb{EC`}}}}{EBlECd}{EBj{{ECf{EC`}}}}{cc{}}<{c{{Gh{e}}}{}{}}0{cGl{}}```>>{EChECj}3?221```??{EClECn}4{ce{}{}}443`````{{ED`M`}ED`}11{EDbEDd}{ED`{{EDh{EDf}}}}83776`````{{EDjM`}EDj}44{EDlEDn}{EDj{{EEb{EE`}}}};6::9```66{EEdEEf}<7;;:`````{{EEhM`}EEh}88{EEjEEl}{EEh{{EF`{EEn}}}}?:>>=```{DfEFb};;{cc{}}<{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{EFdM`}EFd}??{EFfEFh}{EFd{{EFl{EFj}}}}{EFfEFn}{EFd{{EG`{EFj}}}}{EFfEGb}{EFd{{EGd{EFj}}}}{EFfEGf}{EFd{{EGh{EFj}}}};{ce{}{}};;:```````````````````````````````````{DhEGj}11`{DhEGl}>`{{DhEGn}EH`}{Dh{{`{{EHd{}{{EHb{EH`}}}}}}}}`{DhEHf}`{{DhEGn}EHh}{Dh{{`{{EHd{}{{EHb{EHh}}}}}}}}`{DhEHj}`{DhEHl}`{DhEHn}`{{DhEGn}EI`}{Dh{{`{{EHd{}{{EHb{EI`}}}}}}}}`{{DhEGn}EIb}{Dh{{`{{EHd{}{{EHb{EIb}}}}}}}}`{DhEId}`{{DhEGn}EIf}{Dh{{`{{EHd{}{{EHb{EIf}}}}}}}}`{DhEIh}`{DhEIj}`{DhEIl}`{{DhEGn}EIn}{Dh{{`{{EHd{}{{EHb{EIn}}}}}}}}`{{DhEGn}EJ`}{Dh{{`{{EHd{}{{EHb{EJ`}}}}}}}}`{{DhEGn}EJb}{Dh{{`{{EHd{}{{EHb{EJb}}}}}}}}`{DhEJd}{ce{}{}}`{DhEJf}`{{DhEGn}EJh}{Dh{{`{{EHd{}{{EHb{EJh}}}}}}}}`{{DhEGn}EJj}{Dh{{`{{EHd{}{{EHb{EJj}}}}}}}}`{DhEJl}`{DhEJn}`{DhEK`}`{DhEKb}`{{DhEGn}EKd}{Dh{{`{{EHd{}{{EHb{EKd}}}}}}}}`{{DhEGn}EKf}{Dh{{`{{EHd{}{{EHb{EKf}}}}}}}}`{{DhEGn}EKh}{Dh{{`{{EHd{}{{EHb{EKh}}}}}}}}`{{DhEGn}EKj}{Dh{{`{{EHd{}{{EHb{EKj}}}}}}}}`{DhEKl}`{DhEKn}`{DhEL`}{c{{Gh{e}}}{}{}}0{cGl{}}```````{ELbELd}{ELf{{ELj{ELh}}}}{ELbELl}{ELf{{ELn{ELh}}}}{{ELfM`}ELf}{ce{}{}}0{cc{}}1887`````{{EM`M`}EM`}22{EMbEMd}{EM`{{EMh{EMf}}}}34;;:`````````````{{EMjM`}EMj}554{EMlEMn}{EMj{{ENb{EN`}}}}{EMlENd}{EMj{{ENf{EN`}}}}{EMlENh}{EMj{{ENj{EN`}}}}{EMlENl}{EMj{{ENn{EN`}}}}={EMlEO`}{EMj{{EOb{EN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{EOdM`}EOd}{ce{}{}}0{cc{}}{EOfEOh}{EOd{{EOl{EOj}}}}3665```332{EOnF`}4776```443{FbFd}5887```554{FfFh}6998```665{FjFl}7::9``````````````{{FnM`}Fn}887{FA`FAb}{Fn{{FAf{FAd}}}}{FA`FAh}{Fn{{FAj{FAd}}}}{FA`FAl}{FA`FAn}{Fn{{FB`{FAd}}}}{FA`FBb}{Fn{{FBd{FAd}}}}{FA`FBf}{Fn{{FBh{FAd}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{FBjM`}FBj}33{cc{}}4{FBlFBn}{FBj{{FCb{FC`}}}}554``````{{FCdM`}FCd}773{FCfFCh}{FCd{{FCl{FCj}}}}{FCfFCn}:998`````{{FD`M`}FD`};;7;{FDbFDd}{FD`{{FDh{FDf}}}}<<;`````==9{FDjFDl}{FDjFDn}{FDjFE`}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```22?{FEbFEd}3221``````````33{cc{}}{FEfFEh}{FEfFEj}{FEfFEl}{FEfFEn}{FEfFF`}{FEfFFb}{FEfFFd}{FEfFFf}<;;:```````````````{{FFhM`}FFh}==9{FFh{{FFl{FFj}}}}{FFh{{FFn{FFj}}}}{FFh{{FG`{FFj}}}}{FFh{{FGb{FFj}}}}{FFh{{FGd{FFj}}}}{FFh{{FGf{FFj}}}}{FFh{{FGh{FFj}}}}{ce{}{}}{FFh{{FGj{FFj}}}}{FFh{{FGl{FFj}}}}{FFh{{FGn{FFj}}}}{FFh{{FH`{FFj}}}}{FFh{{FHb{FFj}}}}{FFh{{FHd{FFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````{{FHfM`}FHf}99{cc{}}{FHhFHj}{FHf{{FHn{FHl}}}}{FHhFI`}{FHf{{FIb{FHl}}}}{FHhFId}{FHf{{FIf{FHl}}}}{FHhFIh}{FHf{{FIj{FHl}}}}{FHhFIl}{FHf{{FIn{FHl}}}}{FHhFJ`}{FHf{{FJb{FHl}}}}{FHhFJd}{FHf{{FJf{FHl}}}}{ce{}{}}{FHhFJh}{FHf{{FJj{FHl}}}}{FHhFJl}{FHf{{FJn{FHl}}}}{FHhFK`}{FHf{{FKb{FHl}}}}{FHhFKd}{FHf{{FKf{FHl}}}}{FHhFKh}{FHf{{FKj{FHl}}}}{FHhFKl}{FHf{{FKn{FHl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````{{FL`M`}FL`}??{cc{}}{FLbFLd}{FL`{{FLh{FLf}}}}{FLbFLj}{FL`{{FLl{FLf}}}}{FLbFLn}{FL`{{FM`{FLf}}}}{FLbFMb}{FL`{{FMd{FLf}}}}{FLbFMf}{FL`{{FMh{FLf}}}}{FLbFMj}{FL`{{FMl{FLf}}}}{FLbFMn}{FL`{{FN`{FLf}}}}{ce{}{}}{FLbFNb}{FL`{{FNd{FLf}}}}{FLbFNf}{FL`{{FNh{FLf}}}}{FLbFNj}{FL`{{FNl{FLf}}}}{FLbFNn}{FL`{{FO`{FLf}}}}{FLbFOb}{FL`{{FOd{FLf}}}}{FLbFOf}{FL`{{FOh{FLf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````>>{cc{}}{FOjFOl}{FOjFOn}{FOjG`}{FOjGb}{FOjGd}{FOjGf}{FOjGh}{ce{}{}}{FOjGj}{FOjGl}{FOjGn}{FOjGA`}{FOjGAb}{FOjGAd}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{GAfGAh}{GAj{{GAn{GAl}}}}{GAfGB`}{GAj{{GBb{GAl}}}}{{GAjM`}GAj}=={GAfGBd}{GAj{{GBf{GAl}}}}{cc{}}{ce{}{}}::9```````````````{{GBhM`}GBh}1121{GBjGBl}{GBh{{GC`{GBn}}}}{GBjGCb}{GBh{{GCd{GBn}}}}{GBjGCf}{GBh{{GCh{GBn}}}}{GBjGCj}{GBh{{GCl{GBn}}}}{GBjGCn}{GBh{{GD`{GBn}}}}{GBjGDb}{GBh{{GDd{GBn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{GDfM`}GDf}{ce{}{}}0{cc{}}1{GDhGDj}{GDf{{GDn{GDl}}}}665```3323{GE`GEb}776```4434{GEdGEf}887```5545{GEhGEj}998```6656{GElGEn}::9```7767{GF`GFb};;:````````````{{GFdM`}GFd}9989{GFfGFh}{GFd{{GFl{GFj}}}}{GFfGFn}{GFfGG`}{GFd{{GGb{GFj}}}}{GFfGGd}{GFd{{GGf{GFj}}}}{GFfGGh}{GFd{{GGj{GFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{GGlM`}GGl}{ce{}{}}0{cc{}}1{GGnGH`}{GGl{{GHd{GHb}}}}665`````{{GHfM`}GHf}443477{GHhGHj}{GHf{{GHn{GHl}}}}8```````{{GI`M`}GI`}7767{GIbGId}{GI`{{GIh{GIf}}}}{GIbGIj}{GI`{{GIl{GIf}}}}>>=`````;;:;{GInGJ`}{GInGJb}{GInGJd}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{ce{}{}}0{cc{}}1{GJfGJh}{GJfGJj}{GJfGJl}{GJfGJn}{GJfGK`}{GJfGKb}{GJfGKd}::9``````````8878`{{DjEGn}GKf}{Dj{{`{{EHd{}{{EHb{GKf}}}}}}}}`{DjGKh}`{DjGKj}`{DjGKl}`{DjGKn}`{DjGL`}`{DjGLb}`{{DjEGn}GLd}{Dj{{`{{EHd{}{{EHb{GLd}}}}}}}}`{{DjEGn}GLf}{Dj{{`{{EHd{}{{EHb{GLf}}}}}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{GLhM`}GLh}{ce{}{}}0{cc{}}1443```````````````{{GLjM`}GLj}22{GLlGLn}{GLj{{GMb{GM`}}}}34{GLlGMd}{GLj{{GMf{GM`}}}}{GLj{{GMh{GM`}}}}{GLlGMj}{GLj{{GMl{GM`}}}}{GLlGMn}{GLj{{GN`{GM`}}}}>>={GLlGNb}{GLlGNd}{GLj{{GNf{GM`}}}}`````{{GNhM`}GNh}??{GNjGNl}{GNh{{GO`{GNn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{GObM`}GOb}33{GOb{{GOf{GOd}}}}54332`````{{GOhM`}GOh}55{GOjGOl}{GOh{{H`{GOn}}}}87665```77{HbHd}98776```88{HfHh}:9887```{{HjM`}Hj}::;:998```{{HlM`}Hl};;<;::9`````````````````````````````````````````````````;;`{DlHn}`{DlHA`}`{DlHAb}`{DlHAd}`{DlHAf}{cc{}}`{DlHAh}`{DlHAj}`{DlHAl}`{DlHAn}{ce{}{}}`{DlHB`}`{DlHBb}`{DlHBd}`{DlHBf}`{DlHBh}`{DlHBj}`{DlHBl}`{DlHBn}`{DlHC`}`{DlHCb}`{DlHCd}`{DlHCf}`{DlHCh}`{DlHCj}`{DlHCl}`{DlHCn}`{DlHD`}`{DlHDb}`{DlHDd}`{DlHDf}`{DlHDh}`{DlHDj}`{DlHDl}`{DlHDn}`{DlHE`}`{DlHEb}`{DlHEd}`{DlHEf}`{DlHEh}`{DlHEj}`{DlHEl}`{DlHEn}`{DlHF`}`{DlHFb}`{DlHFd}`{DlHFf}{c{{Gh{e}}}{}{}}0{cGl{}}`{DlHFh}`{DlHFj}`{DlHFl}```````````{{HFnM`}HFn}{ce{}{}}0{HG`HGb}{HFn{{HGf{HGd}}}}{HG`HGh}{HFn{{HGj{HGd}}}}{HG`HGl}{HFn{{HGn{HGd}}}}{cc{}}7{HG`HH`}{HFn{{HHb{HGd}}}}??>`````````{{HHdM`}HHd}{HHfHHh}{HHd{{HHl{HHj}}}}<<5<{HHfHHn}{HHd{{HI`{HHj}}}}{HHfHIb}{HHd{{HId{HHj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{HIfM`}HIf}{ce{}{}}0=0{HIhHIj}{HIf{{HIn{HIl}}}}554```````````{{HJ`M`}HJ`}33{HJbHJd}{HJ`{{HJh{HJf}}}}{HJbHJj}{HJ`{{HJl{HJf}}}}{HJbHJn}{HJ`{{HK`{HJf}}}}{cc{}}:{HJbHKb}{HJ`{{HKd{HJf}}}}??>`````{{HKfM`}HKf}=={HKhHKj}{HKf{{HKn{HKl}}}}5?{c{{Gh{e}}}{}{}}0{cGl{}}````{{HL`M`}HL`}{ce{}{}}090{HL`{{HLd{HLb}}}}{HL`{{HLf{HLb}}}}554```````{{HLhM`}HLh}33<3{HLjHLl}{HLh{{HM`{HLn}}}}{HLjHMb}{HLh{{HMd{HLn}}}}::9```````{{HMfM`}HMf}88{cc{}}9{HMhHMj}{HMf{{HMn{HMl}}}}{HMhHN`}{HMf{{HNb{HMl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````??6?{HNdHNf}{HNdHNh}332`````{{HNjM`}HNj}{ce{}{}}0:0{HNlHNn}{HNj{{HOb{HO`}}}}776`````{{HOdM`}HOd}33=3{HOfHOh}{HOd{{HOl{HOj}}}}::9`````{{HOnM`}HOn}66{cc{}}7{I`Ib}{HOn{{If{Id}}}}>>=`````{{IhM`}Ih}::3:{IjIl}{Ih{{IA`{In}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{IAbM`}IAb}??8?{IAdIAf}{IAb{{IAj{IAh}}}}443`````{{IAlM`}IAl}{ce{}{}}0<0{IAnIB`}{IAl{{IBd{IBb}}}}887`````{{IBfM`}IBf}33?3{IBhIBj}{IBf{{IBn{IBl}}}};;:`````{{IC`M`}IC`}66{cc{}}7{ICbICd}{IC`{{ICh{ICf}}}}??>`````{{ICjM`}ICj}::3:{IClICn}{ICj{{IDb{ID`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{IDdM`}IDd}??8?{IDfIDh}{IDd{{IDl{IDj}}}}443`````{{IDnM`}IDn}{ce{}{}}0<0{IE`IEb}{IDn{{IEf{IEd}}}}887```22>2{IEhIEj}998```33?3{IElIEn}::9```44{cc{}}5{IF`IFb}<<;```{IFdIFf}7727==<````````{IFhIFj}8838{IFhIFl}{IFhIFn}{IFhIG`}{IFhIGb}{c{{Gh{e}}}{}{}}0{cGl{}}{IFhIGd}````??:?{IGfIGh}{IGfIGj}443````{IGlIGn}{ce{}{}}0>0{IGlIH`}776```{IHbIHd}22{cc{}}3998```{IHfIHh}4414::9````{IHjIHl}{IHjIHn}6636<<;```{II`IIb}7747==<```{IIdIIf}8858>>=```{IIhIIj}9969??>```{IIlIIn}::7:{c{{Gh{e}}}{}{}}0{cGl{}}```{IJ`IJb}==:=221```{IJdIJf}>>;>332```{IJhIJj}??<?443```{IJlIJn}{ce{}{}}0>0665```{IK`IKb}11?1776`````````````````11{IKdIKf}{IKdIKh}{IKdIKj}{IKdIKl}{IKdIKn}{IKdIL`}{IKdILb}{IKdILd}{cc{}}:{IKdILf}{IKdILh}{IKdILj}{IKdILl}{c{{Gh{e}}}{}{}}0{cGl{}}{IKdILn}{IKdIM`}{IKdIMb}`````````````````{ce{}{}}0{IMdIMf}{IMdIMh}{IMdIMj}{IMdIMl}{IMdIMn}{IMdIN`}{IMdINb}{IMdINd}{cc{}}9{IMdINf}{IMdINh}{IMdINj}{IMdINl}{c{{Gh{e}}}{}{}}0{cGl{}}{IMdINn}{IMdIO`}{IMdIOb}````````{IOdIOf}{IOdIOh}{IOdIOj}{IOdIOl}{IOdIOn}{IOdJ`}{ce{}{}}0{cc{}}1<<;```````````{{JbM`}Jb}2212{JdJf}{Jb{{Jj{Jh}}}}{JdJl}{Jb{{Jn{Jh}}}}{JdJA`}{Jb{{JAb{Jh}}}}{c{{Gh{e}}}{}{}}0{JdJAd}{Jb{{JAf{Jh}}}}{cGl{}}```<<;<330{JAhJAj}``````````{JAlJAn}>>=>{JAlJB`}{JAlJBb}{JAlJBd}{JAlJBf}{JAlJBh}{JAlJBj}{JAlJBl}<<9`````````{{JBnM`}JBn}{ce{}{}}0{cc{}}1{JC`JCb}{JBn{{JCf{JCd}}}}{JC`JCh}{JBn{{JCj{JCd}}}}{JC`JCl}{JBn{{JCn{JCd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{JD`M`}JD`}::9:{JDbJDd}{JD`{{JDh{JDf}}}}44{JDbJDj}{JD`{{JDl{JDf}}}}5`````{{JDnM`}JDn}??>?{JE`JEb}{JDn{{JEf{JEd}}}}998``````````````````````````````````````{ce{}{}}0`{DnJEh}`{DnJEj}`{DnJEl}`{DnJEn}`{DnJF`}`{DnJFb}`{DnJFd}`{DnJFf}`{DnJFh}`{DnJFj}`{DnJFl}`{DnJFn}`{DnJG`}`{DnJGb}`{DnJGd}`{DnJGf}`{DnJGh}`{DnJGj}`{DnJGl}`{DnJGn}`{DnJH`}`{DnJHb}`{DnJHd}`{DnJHf}`{DnJHh}`{DnJHj}{cc{}}`{DnJHl}`{DnJHn}`{DnJI`}`{DnJIb}`{DnJId}`{DnJIf}`{DnJIh}`{DnJIj}`{DnJIl}`{DnJIn}{ce{}{}}`{DnJJ`}{c{{Gh{e}}}{}{}}0{cGl{}}````{{JJbM`}JJb}44{JJb{{JJf{JJd}}}}{cc{}}{JJb{{JJh{JJd}}}}7554```````````{{JJjM`}JJj}88{JJlJJn}{JJj{{JKb{JK`}}}}{JJlJKd}{JJj{{JKf{JK`}}}}{JJlJKh}{JJj{{JKj{JK`}}}}{JJlJKl}{JJj{{JKn{JK`}}}}:{ce{}{}}??>`````````{{JL`M`}JL`}11{JLbJLd}{JL`{{JLh{JLf}}}}{JLbJLj}{JL`{{JLl{JLf}}}}{JLbJLn}{JL`{{JM`{JLf}}}}{cc{}}8{c{{Gh{e}}}{}{}}0{cGl{}}```````{{JMbM`}JMb};;3;{JMdJMf}{JMb{{JMj{JMh}}}}{JMdJMl}{JMb{{JMn{JMh}}}}665```````{{JN`M`}JN`}{ce{}{}}0{JN`{{JNd{JNb}}}}:{JN`{{JNf{JNb}}}}{JN`{{JNh{JNb}}}}{JN`{{JNj{JNb}}}}4{JN`{{JNl{JNb}}}}==<`````````````{{JNnM`}JNn}66{JO`JOb}{JNn{{JOf{JOd}}}}{cc{}}{JO`JOh}{JNn{{JOj{JOd}}}}{JO`JOl}{JNn{{JOn{JOd}}}}{JO`K`}{JNn{{Kb{JOd}}}}?{JO`Kd}{JNn{{Kf{JOd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{ce{}{}}0{KhKj}{KhKl}={KhKn}{KhKA`}{KhKAb}{KhKAd}6{KhKAf}998````77{KAhKAj}{KAhKAl}{cc{}}:<<;```::{KAnKB`}1;==<`````{{KBbM`}KBb}<<{KBdKBf}{KBb{{KBj{KBh}}}}4>{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{KBlM`}KBl}{ce{}{}}0{KBnKC`}{KBl{{KCd{KCb}}}}{KBnKCf}{KBl{{KCh{KCb}}}}{KBnKCj}{KBl{{KCl{KCb}}}}>6998```````{{KCnM`}KCn}77?{KCn{{KDb{KD`}}}}{KDdKDf}{KCn{{KDh{KD`}}}}{KDdKDj};>>=`````{{KDlM`}KDl}<<{KDnKE`}{KDl{{KEd{KEb}}}}{cc{}}?{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}03{KEfKEh}1332```````{{KEjM`}KEj}225{KEj{{KEn{KEl}}}}{KF`KFb}{KEj{{KFd{KEl}}}}{KF`KFf}6887`````{{KFhM`}KFh}77{KFjKFl}{KFh{{KG`{KFn}}}}<9;;:`````{{KGbM`}KGb}::{KGdKGf}{KGb{{KGj{KGh}}}}?<>>=````````{{KGlM`}KGl}=={KGl{{KH`{KGn}}}}{KGl{{KHb{KGn}}}}{KGl{{KHd{KGn}}}}{KGl{{KHf{KGn}}}}{KGl{{KHh{KGn}}}}{KGl{{KHj{KGn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{KHlM`}KHl}33{KHnKI`}{KHl{{KId{KIb}}}}{KHnKIf}{KHl{{KIh{KIb}}}}{KHnKIj}{KHl{{KIl{KIb}}}}{KHnKIn}{KHl{{KJ`{KIb}}}}{KHnKJb}{KHl{{KJd{KIb}}}}{KHnKJf}{KHl{{KJh{KIb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}````````22{KJjKJl}{KJjKJn}{KJjKK`}{KJjKKb}{KJjKKd}{KJjKKf}98776````88{KKhKKj}{KKhKKl};:998```::{KKnKL`}<;::9````;;{KLbKLd}{KLbKLf}>=<<;```=={KLhKLj}?>==<`````{{KLlM`}KLl}??{KLnKM`}{KLl{{KMd{KMb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{KMfM`}KMf}33{KMhKMj}{KMf{{KMn{KMl}}}}65443`````{{KN`M`}KN`}667{KNbKNd}{KN`{{KNh{KNf}}}}8776`````{{KNjM`}KNj}99:{KNlKNn}{KNj{{KOb{KO`}}}};::9`````{{KOdM`}KOd}<<={KOfKOh}{KOd{{KOl{KOj}}}}>==<`````{{KOnM`}KOn}??{cc{}}{L`Lb}{KOn{{Lf{Ld}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{LhM`}Lh}336{LjLl}{Lh{{LA`{Ln}}}}{LjLAb}{Lh{{LAd{Ln}}}}7665````````{{LAfM`}LAf}88{LAhLAj}{LAhLAl}{LAf{{LB`{LAn}}}}>;{LAhLBb}{LAf{{LBd{LAn}}}}<<;`````{{LBfM`}LBf}>>{cc{}}{LBhLBj}{LBf{{LBn{LBl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````{{LC`M`}LC`}336{LCbLCd}{LC`{{LCh{LCf}}}}{LCbLCj}6554`````{{LClM`}LCl}77:{LCnLD`}{LCl{{LDd{LDb}}}}9887`````````{{LDfM`}LDf}::={LDhLDj}{LDf{{LDn{LDl}}}}{LDhLE`}{LDf{{LEb{LDl}}}}{LDhLEd}{LDf{{LEf{LDl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{LEhM`}LEh}33{LEjLEl}{LEh{{LF`{LEn}}}}{cc{}}6554``````````````````````````````````{{{LFb{c}}}{}LFd}{{{LFf{c}}}Cj{}}{{{LFh{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}77{{{LGj{c}}}{}LFd}{{{LGl{c}}}{}LGn}{{{LH`{ce}}}{{LFj{c}}}{LFlLFd}LGn}{{{LHb{ce}}}{{LFj{c}}}{LFlLFd}LGn}{ce{}{}}0{{{LFh{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGj{c}}e}CjLFdLHd}{{{LGl{c}}c}Cj{LGnLHd}}{{{LFf{c}}c}CjLHd}{cc{}}7{{}LHf}{{{LFb{c}}e}LHh{LHjLFl}{{LHn{{LGj{c}}{LFj{c}}}{{LHl{{LFj{c}}}}}}}}{{{LH`{ce}}}Gj{LFlLFd}LGn}{{{LHb{ce}}}Gj{LFlLFd}LGn}{{{LFh{ce}}}Gj{LFlLFd}{}}{{{LFn{ce}}}Gj{LFlLFd}{}}{{{LG`{ce}}}Gj{LFlLFd}{}}{{{LGb{ce}}}Gj{LFlLFd}{}}{{{LGd{ce}}}Gj{LFlLFd}{}}{{{LGf{ce}}}Gj{LFlLFd}{}}{{{LGh{ce}}}Gj{LFlLFd}{}}:{{{LFb{c}}}{{LGj{c}}}LHj}{{{LFb{c}}}LHh{LI`LFl}}{{}c{}}{{{LFh{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}}{{LFj{c}}}{LFlLFd}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{{{LH`{ce}}e}{{LFj{c}}}{LFlLFd}LGn}{{{LHb{ce}}e}{{LFj{c}}}{LFlLFd}LGn}{{{LFh{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LH`{ce}}}Gj{LFlLFd}LGn}{{{LHb{ce}}}Gj{LFlLFd}LGn}{{{LFh{ce}}}Gj{LFlLFd}{}}{{{LFn{ce}}}Gj{LFlLFd}{}}{{{LG`{ce}}}Gj{LFlLFd}{}}{{{LGb{ce}}}Gj{LFlLFd}{}}{{{LGd{ce}}}Gj{LFlLFd}{}}{{{LGf{ce}}}Gj{LFlLFd}{}}{{{LGh{ce}}}Gj{LFlLFd}{}}{{{LFb{c}}e}LHh{LI`LFl}{{LHn{{LFj{c}}}{{LHl{{LFj{c}}}}}}}}{{{LFb{c}}e}LHhLFl{{LHn{{LFj{c}}}{{LHl{{LFj{c}}}}}}}}```````````````````````{ce{}{}}0`{E`LIb}`{E`LId}`{E`LIf}`{E`LIh}`{E`LIj}`{E`LIl}{cc{}}{E`LIn}{E`LJ`}1111111111101111111111101111111110101010101010101010101010101111110111111111110111111111110111111111110111111111110111111111110111111111110111111111110`{{E`EGn}LIn}{E`{{`{{EHd{}{{EHb{LIn}}}}}}}}`{{E`EGn}LJ`}{E`{{`{{EHd{}{{EHb{LJ`}}}}}}}}`{E`LJb}>`{E`LJd}`{E`LJf}`{E`LJh}`{E`LJj}`{E`LJl}`{{E`EGn}LJn}{E`{{`{{EHd{}{{EHb{LJn}}}}}}}}`{E`LK`}`{E`LKb}`{E`LKd}`{E`LKf}`{E`LKh}`{E`LKj}`{E`LKl}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{LKnM`}LKn}{ce{}{}}0{LL`LLb}{LKn{{LLf{LLd}}}}{cc{}}3665`````{{LLhM`}LLh}44{LLjLLl}{LLh{{LM`{LLn}}}}36998```6636{LMbLMd}::9`````{{LMfM`}LMf}88{LMhLMj}{LMf{{LMn{LMl}}}}7:==<```{{LN`M`}LN`};;{LN`{{LNd{LNb}}}}9<??>```{{LNfM`}LNf}=={LNf{{LNj{LNh}}}};>{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{LNlM`}LNl}{ce{}{}}0?{LNnLO`}{LNl{{LOd{LOb}}}}{LNnLOf}{LNl{{LOh{LOb}}}}4{LNnLOj}{LNl{{LOl{LOb}}}}998```````````{{LOnM`}LOn}77{cc{}}8{M`Mb}{LOn{{Mf{Md}}}}{M`Mh}{LOn{{Mj{Md}}}}{M`Ml}{LOn{{Mn{Md}}}}{M`MA`}{LOn{{MAb{Md}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0{MAdMAf}<1332`````{{MAhM`}MAh}22{MAjMAl}{MAh{{MB`{MAn}}}}?4665```{{MBbM`}MBb}55{cc{}}6{MBb{{MBf{MBd}}}}998```{{MBhM`}MBh}8828{MBh{{MBl{MBj}}}};;:```9939{MBnMC`}<<;```::4:{MCbMCd}==<`````````````````{{MCfM`}MCf}<<{MChMCj}{MCf{{MCn{MCl}}}}8{MChMD`}{MCf{{MDb{MCl}}}}{MChMDd}{MCf{{MDf{MCl}}}}{ce{}{}}{MChMDh}{MCf{{MDj{MCl}}}}{MChMDl}{MCf{{MDn{MCl}}}}{MChME`}{MCf{{MEb{MCl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{MChMEd}{MCf{{MEf{MCl}}}}`````{{MEhM`}MEh};;{cc{}}<{MEjMEl}{MEh{{MF`{MEn}}}}776`````{{MFbM`}MFb}??3?{MFdMFf}{MFb{{MFj{MFh}}}}::9`````{{MFlM`}MFl}{ce{}{}}07{MFnMG`}{MFl{{MGd{MGb}}}}2>>=```2292{MGfMGh}??>```{{MGjM`}MGj}44;4{MGj{{MGn{MGl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{MH`M`}MH`}88?8{MH`{{MHd{MHb}}}}332```99{cc{}}:{MHfMHh}554````````````````````````````;;`{EbMHj}`{{EbEGn}MHl}{Eb{{`{{EHd{}{{EHb{MHl}}}}}}}}`{EbMHn}`{EbMI`}`{EbMIb}`{EbMId}`{EbMIf}`{EbMIh}:`{EbMIj}`{EbMIl}`{EbMIn}`{EbMJ`}{ce{}{}}`{EbMJb}`{EbMJd}`{EbMJf}`{EbMJh}`{EbMJj}`{EbMJl}`{EbMJn}`{EbMK`}`{EbMKb}`{EbMKd}`{EbMKf}`{EbMKh}`{EbMKj}`{EbMKl}{c{{Gh{e}}}{}{}}0`{EbMKn}{cGl{}}`````````````{{ML`M`}ML`}{ce{}{}}0{cc{}}1{MLbMLd}{ML`{{MLh{MLf}}}}{MLbMLj}{ML`{{MLl{MLf}}}}{MLbMLn}{ML`{{MM`{MLf}}}}{MLbMMb}{ML`{{MMd{MLf}}}}{MLbMMf}{ML`{{MMh{MLf}}}}??=```````{{MMjM`}MMj}<<{MMlMMn}{MMj{{MNb{MN`}}}}{MMlMNd}{MMj{{MNf{MN`}}}}?{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````````````{MNhMNj}{MNl{{MO`{MNn}}}}{{MNlM`}MNl}55{MNhMOb}{MNl{{MOd{MNn}}}}{MNl{{MOf{MNn}}}}{cc{}}{MNl{{MOh{MNn}}}}:{MNhMOj}{MNl{{MOl{MNn}}}}{MNhMOn}{MNl{{N`{MNn}}}}{MNhNb}{MNl{{Nd{MNn}}}}{MNhNf}{MNl{{Nh{MNn}}}}{MNhNj}{MNl{{Nl{MNn}}}}{MNhNn}{MNl{{NA`{MNn}}}}{MNhNAb}{MNl{{NAd{MNn}}}}{MNl{{NAf{MNn}}}}{c{{Gh{e}}}{}{}}0{MNhNAh}{MNl{{NAj{MNn}}}}{cGl{}}`````{{NAlM`}NAl}{ce{}{}}0{NAnNB`}{NAl{{NBd{NBb}}}}{cc{}}3885`````{{NBfM`}NBf}44{NBhNBj}{NBf{{NBn{NBl}}}}36;;8```````````````{{NC`M`}NC`}77{NCbNCd}{NC`{{NCh{NCf}}}}69{NCbNCj}{NC`{{NCl{NCf}}}}{NCbNCn}{NC`{{ND`{NCf}}}}{NCbNDb}{NC`{{NDd{NCf}}}}{c{{Gh{e}}}{}{}}0{NCbNDf}{NC`{{NDh{NCf}}}}{NCbNDj}{NC`{{NDl{NCf}}}}{cGl{}}``````{ce{}{}}0{cc{}}1{NDnNE`}{NDnNEb}99{NDnNEd}{NDnNEf}6```````````{{NEhM`}NEh}6656{NEjNEl}{NEh{{NF`{NEn}}}}{NEjNFb}{NEh{{NFd{NEn}}}}{NEjNFf}{NEh{{NFh{NEn}}}}{NEjNFj}{NEh{{NFl{NEn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{NFn{{NGb{NG`}}}}{{NFnM`}NFn}{ce{}{}}0{NFn{{NGd{NG`}}}}{NFn{{NGf{NG`}}}}{NFn{{NGh{NG`}}}}{cc{}}4{NFn{{NGj{NG`}}}}{NFn{{NGl{NG`}}}}{NFn{{NGn{NG`}}}}{NFn{{NH`{NG`}}}}{NFn{{NHb{NG`}}}}{NFn{{NHd{NG`}}}}{NFn{{NHf{NG`}}}}{NFn{{NHh{NG`}}}}{NFn{{NHj{NG`}}}}{NFn{{NHl{NG`}}}}{c{{Gh{e}}}{}{}}0{NFn{{NHn{NG`}}}}{NFn{{NI`{NG`}}}}{cGl{}}```````````````````````````````````{NIbNId}{NIf{{NIj{NIh}}}}{{NIfM`}NIf}{ce{}{}}0{NIbNIl}{NIf{{NIn{NIh}}}}{NIbNJ`}{NIf{{NJb{NIh}}}}{NIbNJd}{NIf{{NJf{NIh}}}}{cc{}}7{NIbNJh}{NIf{{NJj{NIh}}}}{NIbNJl}{NIf{{NJn{NIh}}}}{NIbNK`}{NIf{{NKb{NIh}}}}{NIbNKd}{NIf{{NKf{NIh}}}}{NIbNKh}{NIf{{NKj{NIh}}}}{NIbNKl}{NIf{{NKn{NIh}}}}{NIbNL`}{NIf{{NLb{NIh}}}}{NIbNLd}{NIf{{NLf{NIh}}}}{NIbNLh}{NIf{{NLj{NIh}}}}{NIbNLl}{NIf{{NLn{NIh}}}}{c{{Gh{e}}}{}{}}0{NIbNM`}{NIf{{NMb{NIh}}}}{NIbNMd}{NIf{{NMf{NIh}}}}{cGl{}}``````````````````{NMhNMj}{ce{}{}}0{NMhNMl}{NMhNMn}{NMhNN`}{cc{}}4{NMhNNb}{NMhNNd}{NMhNNf}{NMhNNh}{NMhNNj}{NMhNNl}{NMhNNn}{NMhNO`}{NMhNOb}{NMhNOd}{c{{Gh{e}}}{}{}}0{NMhNOf}{NMhNOh}{cGl{}}``````````````````{NOjNOl}{ce{}{}}0{NOjNOn}{NOjO`}{NOjOb}{cc{}}4{NOjOd}{NOjOf}{NOjOh}{NOjOj}{NOjOl}{NOjOn}{NOjOA`}{NOjOAb}{NOjOAd}{NOjOAf}{c{{Gh{e}}}{}{}}0{NOjOAh}{NOjOAj}{cGl{}}```{ce{}{}}0?0{OAlOAn}552```````{{OB`M`}OB`}22{cc{}}3{OBbOBd}{OB`{{OBh{OBf}}}}{OBbOBj}{OB`{{OBl{OBf}}}};;8`````{{OBnM`}OBn}8858{OC`OCb}{OBn{{OCf{OCd}}}}>>;`````{{OChM`}OCh};;8;{OCjOCl}{OCh{{OD`{OCn}}}}{c{{Gh{e}}}{}{}}0?`````{{ODbM`}ODb}??<?{ODdODf}{ODb{{ODj{ODh}}}}33{cGl{}}```````````{{ODlM`}ODl}{ce{}{}}0{cc{}}1{ODnOE`}{ODl{{OEd{OEb}}}}{ODnOEf}{ODl{{OEh{OEb}}}}{ODnOEj}{ODl{{OEl{OEb}}}}{ODnOEn}{ODl{{OF`{OEb}}}}??;`````{{OFbM`}OFb}::9:{OFdOFf}{OFb{{OFj{OFh}}}}{c{{Gh{e}}}{}{}}0?`````{{OFlM`}OFl}>>=>{OFnOG`}{OFl{{OGd{OGb}}}}33{cGl{}}`````{{OGfM`}OGf}{ce{}{}}0{cc{}}1{OGhOGj}{OGf{{OGn{OGl}}}}995`````{{OH`M`}OH`}4434{OHbOHd}{OH`{{OHh{OHf}}}}<<8`````{{OHjM`}OHj}7767{OHlOHn}{OHj{{OIb{OI`}}}}??;`````{{OIdM`}OId}::9:{OIfOIh}{OId{{OIl{OIj}}}}{c{{Gh{e}}}{}{}}0?`````````{OInOJ`}>>{OInOJb}>?{OInOJd}{OInOJf}{OInOJh}{OInOJj}66{OInOJl}{cGl{}}```````{{OJnM`}OJn}{ce{}{}}0{cc{}}1{OK`OKb}{OJn{{OKf{OKd}}}}{OK`OKh}{OJn{{OKj{OKd}}}}??7```5545??{OKlOKn}8``````````````````````````````````````````````````````````````````````````````````````{EdOL`}`{EdOLb}`{EdOLd}`{EdOLf}`{EdOLh};;`{EdOLj}`{EdOLl}`{EdOLn}`{EdOM`}`{EdOMb}`{EdOMd}`{EdOMf}`{EdOMh}`{EdOMj}`{EdOMl}`{EdOMn}`{EdON`}`{EdONb}`{EdONd}`{EdONf}`{EdONh}`{EdONj}`{EdONl}`{EdONn}`{EdOO`}`{EdOOb}`{EdOOd}`{EdOOf}`{EdOOh}`{EdOOj}`{EdOOl}`{EdOOn}`{EdA`}`{EdAb}`{EdAd}`{EdAf}`{EdAh}`{EdAj}`{EdAl}`{EdAn}`{EdAA`}`{EdAAb}`{EdAAd}`{EdAAf}`{EdAAh}`{EdAAj}`{EdAAl}`{EdAAn}`{EdAB`}`{EdABb}`{EdABd}`{EdABf}`{EdABh}`{EdABj}`{EdABl}`{EdABn}`{EdAC`}{cc{}}`{EdACb}`{EdACd}`{EdACf}`{EdACh}`{EdACj}`{EdACl}`{EdACn}{ce{}{}}`{EdAD`}`{EdADb}`{EdADd}`{EdADf}`{EdADh}`{EdADj}`{EdADl}`{EdADn}`{EdAE`}`{EdAEb}`{EdAEd}`{EdAEf}`{EdAEh}`{EdAEj}`{EdAEl}{c{{Gh{e}}}{}{}}0{cGl{}}`{EdAEn}`{EdAF`}`{EdAFb}`{EdAFd}`{EdAFf}`````{AFhAFj}{AFl{{AG`{AFn}}}}{{AFlM`}AFl}{ce{}{}}0{cc{}}1;;:`````{AGbAGd}{AGf{{AGj{AGh}}}}{{AGfM`}AGf}4434>>=`````{AGlAGn}{AH`{{AHd{AHb}}}}{{AH`M`}AH`}7767{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AHfM`}AHf}{AHhAHj}{AHf{{AHn{AHl}}}}<<;<443`````{{AI`M`}AI`}{AIbAId}{AI`{{AIh{AIf}}}}??>?776`````{{AIjM`}AIj}{ce{}{}}0{AIlAIn}{AIj{{AJb{AJ`}}}}{cc{}}3<<;`````{{AJdM`}AJd}44{AJfAJh}{AJd{{AJl{AJj}}}}36??>`````{{AJnM`}AJn}77{AK`AKb}{AJn{{AKf{AKd}}}}69{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKhM`}AKh}<<{AKjAKl}{AKh{{AL`{AKn}}}};>443`````{{ALbM`}ALb}??{ALdALf}{ALb{{ALj{ALh}}}}>{ce{}{}}887`````{{ALlM`}ALl}11{cc{}}2{ALnAM`}{ALl{{AMd{AMb}}}}<<;`````{{AMfM`}AMf}55{AMhAMj}{AMf{{AMn{AMl}}}}57??>`````{{AN`M`}AN`}88{ANbANd}{AN`{{ANh{ANf}}}}8:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ANjM`}ANj}=={ANlANn}{ANj{{AOb{AO`}}}}=?443```??{AOdAOf}>{ce{}{}}665`````{{AOhM`}AOh}11{AOjAOl}{AOh{{AA`{AOn}}}}{cc{}}4::9`````{{AAbM`}AAb}55{AAdAAf}{AAb{{AAj{AAh}}}}37==<`````{{AAlM`}AAl}88{AAnAAA`}{AAl{{AAAd{AAAb}}}}6:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAAfM`}AAAf}=={AAAhAAAj}{AAAf{{AAAn{AAAl}}}};?443`````{{AAB`M`}AAB`}{ce{}{}}0{AABbAABd}{AAB`{{AABh{AABf}}}}?2887`````{{AABjM`}AABj}33{AABlAABn}{AABj{{AACb{AAC`}}}}{cc{}}6<<;`````{{AACdM`}AACd}77{AACfAACh}{AACd{{AACl{AACj}}}}39??>`````{{AACnM`}AACn}::{AAD`AADb}{AACn{{AADf{AADd}}}}6<{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AADhM`}AADh}??{AADjAADl}{AADh{{AAE`{AADn}}}};{ce{}{}}554`````{{AAEbM`}AAEb}11{AAEdAAEf}{AAEb{{AAEj{AAEh}}}}?3887`````{{AAElM`}AAEl}44{AAEnAAF`}{AAEl{{AAFd{AAFb}}}}{cc{}}7<<;`````{{AAFfM`}AAFf}88{AAFhAAFj}{AAFf{{AAFn{AAFl}}}}3:??>`````{{AAG`M`}AAG`};;{AAGbAAGd}{AAG`{{AAGh{AAGf}}}}6={c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAGjM`}AAGj}{ce{}{}}0{AAGlAAGn}{AAGj{{AAHb{AAH`}}}}<2554`````{{AAHdM`}AAHd}33{AAHfAAHh}{AAHd{{AAHl{AAHj}}}}?5887`````{{AAHnM`}AAHn}66{AAI`AAIb}{AAHn{{AAIf{AAId}}}}{cc{}}9<<;`````{{AAIhM`}AAIh}::{AAIjAAIl}{AAIh{{AAJ`{AAIn}}}}3<??>`````{{AAJbM`}AAJb}=={AAJdAAJf}{AAJb{{AAJj{AAJh}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAJlM`}AAJl}{ce{}{}}0{AAJnAAK`}{AAJl{{AAKd{AAKb}}}}<2554`````{{AAKfM`}AAKf}33{AAKhAAKj}{AAKf{{AAKn{AAKl}}}}?5887`````{{AAL`M`}AAL`}66{AALbAALd}{AAL`{{AALh{AALf}}}}{cc{}}9<<;`````{{AALjM`}AALj}::{AALlAALn}{AALj{{AAMb{AAM`}}}}3<??>`````{{AAMdM`}AAMd}=={AAMfAAMh}{AAMd{{AAMl{AAMj}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAMnM`}AAMn}{ce{}{}}0{AAN`AANb}{AAMn{{AANf{AANd}}}}<2554`````{{AANhM`}AANh}33{AANjAANl}{AANh{{AAO`{AANn}}}}?5887`````{{AAObM`}AAOb}66{AAOdAAOf}{AAOb{{AAOj{AAOh}}}}{cc{}}9<<;`````{{AAOlM`}AAOl}::{AAOnAB`}{AAOl{{ABd{ABb}}}}3<??>`````{{ABfM`}ABf}=={ABhABj}{ABf{{ABn{ABl}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABA`M`}ABA`}{ce{}{}}0{ABAbABAd}{ABA`{{ABAh{ABAf}}}}<2554`````{{ABAjM`}ABAj}33{ABAlABAn}{ABAj{{ABBb{ABB`}}}}?5887`````{{ABBdM`}ABBd}66{ABBfABBh}{ABBd{{ABBl{ABBj}}}}{cc{}}9<<;`````{{ABBnM`}ABBn}::{ABC`ABCb}{ABBn{{ABCf{ABCd}}}}3<??>`````{{ABChM`}ABCh}=={ABCjABCl}{ABCh{{ABD`{ABCn}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABDbM`}ABDb}{ce{}{}}0{ABDdABDf}{ABDb{{ABDj{ABDh}}}}<2554`````{{ABDlM`}ABDl}33{ABDnABE`}{ABDl{{ABEd{ABEb}}}}?5887`````{{ABEfM`}ABEf}66{ABEhABEj}{ABEf{{ABEn{ABEl}}}}{cc{}}9<<;`````{{ABF`M`}ABF`}::{ABFbABFd}{ABF`{{ABFh{ABFf}}}}3<??>`````{{ABFjM`}ABFj}=={ABFlABFn}{ABFj{{ABGb{ABG`}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABGdM`}ABGd}{ce{}{}}0{ABGfABGh}{ABGd{{ABGl{ABGj}}}}<2554`````{{ABGnM`}ABGn}33{ABH`ABHb}{ABGn{{ABHf{ABHd}}}}?5887`````{{ABHhM`}ABHh}66{ABHjABHl}{ABHh{{ABI`{ABHn}}}}{cc{}}9<<;`````{{ABIbM`}ABIb}::{ABIdABIf}{ABIb{{ABIj{ABIh}}}}3<??>`````{{ABIlM`}ABIl}==4{ABInABJ`}{ABIl{{ABJd{ABJb}}}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABJfM`}ABJf}{ce{}{}}0:{ABJhABJj}{ABJf{{ABJn{ABJl}}}}2554`````{{ABK`M`}ABK`}33={ABKbABKd}{ABK`{{ABKh{ABKf}}}}5887`````{{ABKjM`}ABKj}66{cc{}}{ABKlABKn}{ABKj{{ABLb{ABL`}}}}9<<;`````{{ABLdM`}ABLd}::3{ABLfABLh}{ABLd{{ABLl{ABLj}}}}<??>`````{{ABLnM`}ABLn}==6{ABM`ABMb}{ABLn{{ABMf{ABMd}}}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABMhM`}ABMh}{ce{}{}}0<{ABMjABMl}{ABMh{{ABN`{ABMn}}}}2554```22>2{ABNbABNd}665```33?3{ABNfABNh}776`````{{ABNjM`}ABNj}55{cc{}}6{ABNlABNn}{ABNj{{ABOb{ABO`}}}};;:`````{{ABOdM`}ABOd}9939{ABOfABOh}{ABOd{{ABOl{ABOj}}}}>>=`````{{ABOnM`}ABOn}<<6<??>{AC`ACb}{ABOn{{ACf{ACd}}}}`````{{AChM`}ACh}??9?{ACjACl}{ACh{{ACA`{ACn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACAbM`}ACAb}{ce{}{}}0?0{ACAdACAf}{ACAb{{ACAj{ACAh}}}}554`````{{ACAlM`}ACAl}33{cc{}}4{ACAnACB`}{ACAl{{ACBd{ACBb}}}}998`````{{ACBfM`}ACBf}7737{ACBhACBj}{ACBf{{ACBn{ACBl}}}}<<;`````{{ACC`M`}ACC`}::6:{ACCbACCd}{ACC`{{ACCh{ACCf}}}}??>`````{{ACCjM`}ACCj}==9={ACClACCn}{ACCj{{ACDb{ACD`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACDdM`}ACDd}{ce{}{}}0?0{ACDfACDh}{ACDd{{ACDl{ACDj}}}}554`````{{ACDnM`}ACDn}33{cc{}}4{ACE`ACEb}{ACDn{{ACEf{ACEd}}}}998`````{{ACEhM`}ACEh}7737{ACEjACEl}{ACEh{{ACF`{ACEn}}}}<<;`````{{ACFbM`}ACFb}::6:{ACFdACFf}{ACFb{{ACFj{ACFh}}}}??>`````{{ACFlM`}ACFl}==9={c{{Gh{e}}}{}{}}0{cGl{}}{ACFnACG`}{ACFl{{ACGd{ACGb}}}}`````{{ACGfM`}ACGf}{ce{}{}}0?0554{ACGhACGj}{ACGf{{ACGn{ACGl}}}}`````{{ACH`M`}ACH`}33{cc{}}4998{ACHbACHd}{ACH`{{ACHh{ACHf}}}}`````{{ACHjM`}ACHj}7737<<;{ACHlACHn}{ACHj{{ACIb{ACI`}}}}`````{{ACIdM`}ACId}::6:??>{ACIfACIh}{ACId{{ACIl{ACIj}}}}````<<`{EfACIn}9`{{EfEGn}ACJ`}{Ef{{`{{EHd{}{{EHb{ACJ`}}}}}}}}?`{EfACJb}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACJdM`}ACJd}{ce{}{}}0{cc{}}1{ACJfACJh}{ACJd{{ACJl{ACJj}}}}665`````````````````````````{{ACJnM`}ACJn}44{ACK`ACKb}{ACJn{{ACKf{ACKd}}}}5{ACK`ACKh}{ACJn{{ACKj{ACKd}}}}{ACK`ACKl}{ACJn{{ACKn{ACKd}}}}{ACK`ACL`}{ACJn{{ACLb{ACKd}}}}{ACK`ACLd}{ACJn{{ACLf{ACKd}}}}>{ACK`ACLh}{ACJn{{ACLj{ACKd}}}}{ACK`ACLl}{ACJn{{ACLn{ACKd}}}}{ACK`ACM`}{ACJn{{ACMb{ACKd}}}}{ACK`ACMd}{ACJn{{ACMf{ACKd}}}}{ACK`ACMh}{ACJn{{ACMj{ACKd}}}}{ACK`ACMl}{ACJn{{ACMn{ACKd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{ACN`M`}ACN`}{ce{}{}}0{ACNbACNd}{ACN`{{ACNh{ACNf}}}}{ACNbACNj}{ACN`{{ACNl{ACNf}}}}{ACNbACNn}{ACN`{{ACO`{ACNf}}}}{cc{}}7::9``````````````77{EhACOb}{EhACOd}{EhACOf}{EhACOh}{EhACOj}4321043210432104321043210`{{EhEGn}ACOb}{Eh{{`{{EHd{}{{EHb{ACOb}}}}}}}}`{{EhEGn}ACOd}{Eh{{`{{EHd{}{{EHb{ACOd}}}}}}}}`{{EhEGn}ACOf}{Eh{{`{{EHd{}{{EHb{ACOf}}}}}}}}`{{EhEGn}ACOh}{Eh{{`{{EHd{}{{EHb{ACOh}}}}}}}}`{{EhEGn}ACOj}{Eh{{`{{EHd{}{{EHb{ACOj}}}}}}}}`{EhACOl}`{EhACOn}{cc{}}`{EhAD`}`{EhADb}`{EhADd}`{EhADf}{ce{}{}}{EhADh}{EhADj}101010`{{EhEGn}ADh}{Eh{{`{{EHd{}{{EHb{ADh}}}}}}}}`{{EhEGn}ADj}{Eh{{`{{EHd{}{{EHb{ADj}}}}}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{ADlM`}ADl}99>{ADnADA`}{ADl{{ADAd{ADAb}}}};{ADnADAf}{ADl{{ADAh{ADAb}}}}{ADl{{ADAj{ADAb}}}}{ADnADAl}{ADl{{ADAn{ADAb}}}}{ADl{{ADB`{ADAb}}}}{ADnADBb}{ADl{{ADBd{ADAb}}}}{ADnADBf}{ADl{{ADBh{ADAb}}}}>>=`````````````{{ADBjM`}ADBj}{ce{}{}}0{ADBlADBn}{ADBj{{ADCb{ADC`}}}}{ADBlADCd}{ADBj{{ADCf{ADC`}}}}{ADBlADCh}{ADBj{{ADCj{ADC`}}}}{ADBlADCl}{ADBj{{ADCn{ADC`}}}}{ADBlADD`}{ADBj{{ADDb{ADC`}}}}{cc{}};{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ADDdM`}ADDd}>>{ADDfADDh}{ADDd{{ADDl{ADDj}}}}5{ce{}{}}554```00{ADDnADE`}71665`````{{ADEbM`}ADEb}228{ADEdADEf}{ADEb{{ADEj{ADEh}}}}4998```````{ADElADEn}{ADF`{{ADFd{ADFb}}}}{{ADF`M`}ADF`}77{ADElADFf}{ADF`{{ADFh{ADFb}}}}?9>>=`````{{ADFjM`}ADFj}::{cc{}};{ADFlADFn}{ADFj{{ADGb{ADG`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{{ADGdM`}ADGd}{ce{}{}}0{ADGd{{ADGh{ADGf}}}}{ADGd{{ADGj{ADGf}}}}{ADGd{{ADGl{ADGf}}}}{ADGd{{ADGn{ADGf}}}}{ADGd{{ADH`{ADGf}}}}{ADGd{{ADHb{ADGf}}}}<6{ADGd{{ADHd{ADGf}}}}{ADGd{{ADHf{ADGf}}}}{ADGd{{ADHh{ADGf}}}}{ADGd{{ADHj{ADGf}}}}{ADGd{{ADHl{ADGf}}}}{ADGd{{ADHn{ADGf}}}}{ADGd{{ADI`{ADGf}}}}{ADGd{{ADIb{ADGf}}}}{ADGd{{ADId{ADGf}}}}{ADGd{{ADIf{ADGf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````````{{ADIhM`}ADIh}{ce{}{}}0{ADIjADIl}{ADIh{{ADJ`{ADIn}}}}{ADIjADJb}{ADIh{{ADJd{ADIn}}}}{ADIjADJf}{ADIh{{ADJh{ADIn}}}}{ADIjADJj}{ADIh{{ADJl{ADIn}}}}{ADIjADJn}{ADIh{{ADK`{ADIn}}}}{ADIjADKb}{ADIh{{ADKd{ADIn}}}}{cc{}}={ADIjADKf}{ADIh{{ADKh{ADIn}}}}{ADIjADKj}{ADIh{{ADKl{ADIn}}}}{ADIjADKn}{ADIh{{ADL`{ADIn}}}}{ADIjADLb}{ADIh{{ADLd{ADIn}}}}{ADIjADLf}{ADIh{{ADLh{ADIn}}}}{ADIjADLj}{ADIh{{ADLl{ADIn}}}}{ADIjADLn}{ADIh{{ADM`{ADIn}}}}{ADIjADMb}{ADIh{{ADMd{ADIn}}}}{ADIjADMf}{ADIh{{ADMh{ADIn}}}}{ADIjADMj}{ADIh{{ADMl{ADIn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````````{{ADMnM`}ADMn}{ce{}{}}0{ADN`ADNb}{ADMn{{ADNf{ADNd}}}}{ADN`ADNh}{ADMn{{ADNj{ADNd}}}}{ADN`ADNl}{ADMn{{ADNn{ADNd}}}}{ADN`ADO`}{ADMn{{ADOb{ADNd}}}}{ADN`ADOd}{ADMn{{ADOf{ADNd}}}}{ADN`ADOh}{ADMn{{ADOj{ADNd}}}}{cc{}}={ADN`ADOl}{ADMn{{ADOn{ADNd}}}}{ADN`AE`}{ADMn{{AEb{ADNd}}}}{ADN`AEd}{ADMn{{AEf{ADNd}}}}{ADN`AEh}{ADMn{{AEj{ADNd}}}}{ADN`AEl}{ADMn{{AEn{ADNd}}}}{ADN`AEA`}{ADMn{{AEAb{ADNd}}}}{ADN`AEAd}{ADMn{{AEAf{ADNd}}}}{ADN`AEAh}{ADMn{{AEAj{ADNd}}}}{ADN`AEAl}{ADMn{{AEAn{ADNd}}}}{ADN`AEB`}{ADMn{{AEBb{ADNd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{ce{}{}}0{AEBdAEBf}{AEBdAEBh}{AEBdAEBj}{AEBdAEBl}{AEBdAEBn}{AEBdAEC`}{cc{}}7{AEBdAECb}{AEBdAECd}{AEBdAECf}{AEBdAECh}{AEBdAECj}{AEBdAECl}{AEBdAECn}{AEBdAED`}{AEBdAEDb}{AEBdAEDd}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````{{AEDfM`}AEDf}{ce{}{}}0{AEDhAEDj}{AEDf{{AEDn{AEDl}}}}{AEDhAEE`}{AEDf{{AEEb{AEDl}}}}{cc{}}5{AEDf{{AEEd{AEDl}}}}{AEDhAEEf}{AEDf{{AEEh{AEDl}}}}{AEDhAEEj}{AEDf{{AEEl{AEDl}}}}{AEDhAEEn}{AEDf{{AEF`{AEDl}}}}??>```<<{AEFbAEFd}8={c{{Gh{e}}}{}{}}0{cGl{}}````````{EjAEFf}{ce{}{}}0`{EjAEFh}`{EjAEFj}`{EjAEFl}`{EjAEFn}{cc{}}5`{EjAEG`}998```````{{AEGbM`}AEGb}{AEGdAEGf}{AEGb{{AEGj{AEGh}}}}{AEGdAEGl}{AEGb{{AEGn{AEGh}}}};;6;>>=`````{{AEH`M`}AEH`}<<{AEHbAEHd}{AEH`{{AEHh{AEHf}}}}9>{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{AEHjM`}AEHj}{ce{}{}}0{AEHlAEHn}{AEHj{{AEIb{AEI`}}}}{AEHlAEId}{AEHj{{AEIf{AEI`}}}}{AEHlAEIh}{AEHj{{AEIj{AEI`}}}}{AEHlAEIl}{AEHj{{AEIn{AEI`}}}}{AEHlAEJ`}{AEHj{{AEJb{AEI`}}}}{cc{}};>>=`````{{AEJdM`}AEJd}<<{AEJfAEJh}{AEJd{{AEJl{AEJj}}}}3>{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AEJnM`}AEJn}{ce{}{}}0{AEK`AEKb}{AEJn{{AEKf{AEKd}}}}{AEK`AEKh}{AEJn{{AEKj{AEKd}}}};4776`````````````{{AEKlM`}AEKl}55<5{AEKnAEL`}{AEKl{{AELd{AELb}}}}{AEKnAELf}{AEKl{{AELh{AELb}}}}{AEKnAELj}{AEKl{{AELl{AELb}}}}{AEKnAELn}{AEKl{{AEM`{AELb}}}}{AEKnAEMb}{AEKl{{AEMd{AELb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``{ce{}{}}0`{ElAEMf}{cc{}}2443``2202443```````````````````````````````````````````````````````````````````````{EnAEMh}`{EnAEMj}44`{EnAEMl}`{EnAEMn}`{EnAEN`}`{EnAENb}`{EnAENd}`{EnAENf}`{EnAENh}`{EnAENj}`{EnAENl}`{EnAENn}`{EnAEO`}`{EnAEOb}`{EnAEOd}`{EnAEOf}`{EnAEOh}`{EnAEOj}`{EnAEOl}{cc{}}`{EnAEOn}`{EnAF`}`{EnAFb}`{EnAFd}`{EnAFf}`{EnAFh}{ce{}{}}`{EnAFj}`{EnAFl}`{EnAFn}`{EnAFA`}`{EnAFAb}`{EnAFAd}`{EnAFAf}`{EnAFAh}`{EnAFAj}`{EnAFAl}`{EnAFAn}`{EnAFB`}`{EnAFBb}`{EnAFBd}`{EnAFBf}`{EnAFBh}`{EnAFBj}`{EnAFBl}`{EnAFBn}`{EnAFC`}`{EnAFCb}`{EnAFCd}`{EnAFCf}`{EnAFCh}`{EnAFCj}`{EnAFCl}`{EnAFCn}`{EnAFD`}`{EnAFDb}`{EnAFDd}`{EnAFDf}`{EnAFDh}`{EnAFDj}`{EnAFDl}{c{{Gh{e}}}{}{}}0{cGl{}}`{EnAFDn}`{EnAFE`}`{EnAFEb}`{EnAFEd}`{EnAFEf}`{EnAFEh}`{EnAFEj}`{EnAFEl}`{EnAFEn}`{EnAFF`}```````````````````````{AFFbAFFd}{AFFf{{AFFj{AFFh}}}}{{AFFfM`}AFFf}{ce{}{}}0{AFFbAFFl}{AFFf{{AFFn{AFFh}}}}{cc{}}{AFFbAFG`}{AFFf{{AFGb{AFFh}}}}{AFFbAFGd}{AFFf{{AFGf{AFFh}}}}7{AFFbAFGh}{AFFf{{AFGj{AFFh}}}}{AFFbAFGl}{AFFf{{AFGn{AFFh}}}}{AFFbAFH`}{AFFf{{AFHb{AFFh}}}}{AFFbAFHd}{AFFf{{AFHf{AFFh}}}}{AFFbAFHh}{AFFf{{AFHj{AFFh}}}}{c{{Gh{e}}}{}{}}0{AFFbAFHl}{AFFf{{AFHn{AFFh}}}}{cGl{}}`````````````````````````````{AFI`AFIb}{AFId{{AFIh{AFIf}}}}{AFI`AFIj}{AFId{{AFIl{AFIf}}}}{AFI`AFIn}{AFId{{AFJ`{AFIf}}}}{AFI`AFJb}{AFId{{AFJd{AFIf}}}}{AFI`AFJf}{AFId{{AFJh{AFIf}}}}{AFI`AFJj}{AFId{{AFJl{AFIf}}}}{{AFIdM`}AFId}{ce{}{}}0{AFI`AFJn}{AFId{{AFK`{AFIf}}}}{AFI`AFKb}{AFId{{AFKd{AFIf}}}}{AFI`AFKf}{AFId{{AFKh{AFIf}}}}{AFI`AFKj}{AFId{{AFKl{AFIf}}}}{AFI`AFKn}{AFId{{AFL`{AFIf}}}}{cc{}};{AFI`AFLb}{AFId{{AFLd{AFIf}}}}{AFI`AFLf}{AFId{{AFLh{AFIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{{AFLjM`}AFLj}{ce{}{}}0{AFLlAFLn}{AFLj{{AFMb{AFM`}}}}{AFLlAFMd}{AFLj{{AFMf{AFM`}}}}{AFLlAFMh}{AFLj{{AFMj{AFM`}}}}{AFLlAFMl}{AFLj{{AFMn{AFM`}}}}{AFLlAFN`}{AFLj{{AFNb{AFM`}}}}{AFLlAFNd}{AFLj{{AFNf{AFM`}}}}{AFLlAFNh}{AFLj{{AFNj{AFM`}}}}{AFLlAFNl}{AFLj{{AFNn{AFM`}}}}{AFLlAFO`}{AFLj{{AFOb{AFM`}}}}{AFLlAFOd}{AFLj{{AFOf{AFM`}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````{AFOhAFOj}{AFOl{{AG`{AFOn}}}}{{AFOlM`}AFOl}55{AFOhAGb}{AFOl{{AGd{AFOn}}}}{AFOhAGf}{AFOl{{AGh{AFOn}}}}{AFOhAGj}{AFOl{{AGl{AFOn}}}}{AFOhAGn}{AFOl{{AGA`{AFOn}}}}{AFOhAGAb}{AFOl{{AGAd{AFOn}}}}{AFOhAGAf}{AFOl{{AGAh{AFOn}}}}{AFOhAGAj}{AFOl{{AGAl{AFOn}}}}{AFOhAGAn}{AFOl{{AGB`{AFOn}}}}{AFOhAGBb}{AFOl{{AGBd{AFOn}}}}{AFOhAGBf}{AFOl{{AGBh{AFOn}}}}{AFOhAGBj}{AFOl{{AGBl{AFOn}}}}{AFOhAGBn}{AFOl{{AGC`{AFOn}}}}{AFOhAGCb}{AFOl{{AGCd{AFOn}}}}{AFOhAGCf}{AFOl{{AGCh{AFOn}}}}{AFOhAGCj}{AFOl{{AGCl{AFOn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{AFOhAGCn}{AFOl{{AGD`{AFOn}}}}{AFOhAGDb}{AFOl{{AGDd{AFOn}}}}{AFOhAGDf}{AFOl{{AGDh{AFOn}}}}`````{{AGDjM`}AGDj}99{AGDlAGDn}{AGDj{{AGEb{AGE`}}}}<;::9```````````````````````````{{AGEdM`}AGEd}<<={AGEfAGEh}{AGEd{{AGEl{AGEj}}}}{AGEfAGEn}{AGEd{{AGF`{AGEj}}}}{AGEfAGFb}{AGEd{{AGFd{AGEj}}}}{AGEfAGFf}{AGEd{{AGFh{AGEj}}}}{AGEfAGFj}{AGEd{{AGFl{AGEj}}}}{AGEfAGFn}{AGEd{{AGG`{AGEj}}}}{AGEfAGGb}{AGEd{{AGGd{AGEj}}}}{AGEfAGGf}{AGEd{{AGGh{AGEj}}}}{AGEfAGGj}{AGEd{{AGGl{AGEj}}}}{AGEfAGGn}{AGEd{{AGH`{AGEj}}}}{AGEfAGHb}{AGEd{{AGHd{AGEj}}}}{AGEfAGHf}{AGEd{{AGHh{AGEj}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AGHjM`}AGHj}33{cc{}}4{AGHlAGHn}{AGHj{{AGIb{AGI`}}}}554`````````````````{{AGIdM`}AGId}77{AGIfAGIh}{AGId{{AGIl{AGIj}}}}{AGIfAGIn}{AGId{{AGJ`{AGIj}}}}{AGIfAGJb}{AGId{{AGJd{AGIj}}}}{AGIfAGJf}{AGId{{AGJh{AGIj}}}}{AGIfAGJj}{AGId{{AGJl{AGIj}}}}{AGIfAGJn}{AGId{{AGK`{AGIj}}}}{AGIfAGKb}{AGId{{AGKd{AGIj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````{{AGKfM`}AGKf}334{AGKhAGKj}{AGKf{{AGKn{AGKl}}}}{AGKhAGL`}{AGKf{{AGLb{AGKl}}}}{AGKhAGLd}{AGKf{{AGLf{AGKl}}}}{AGKhAGLh}{AGKf{{AGLj{AGKl}}}}{AGKhAGLl}{AGKf{{AGLn{AGKl}}}}{AGKhAGM`}{AGKf{{AGMb{AGKl}}}}{AGKhAGMd}{AGKf{{AGMf{AGKl}}}}{AGKhAGMh}{AGKf{{AGMj{AGKl}}}}{AGKhAGMl}{AGKf{{AGMn{AGKl}}}}{AGKhAGN`}{AGKf{{AGNb{AGKl}}}}{AGKhAGNd}{AGKf{{AGNf{AGKl}}}}{AGKhAGNh}{AGKf{{AGNj{AGKl}}}}{AGKhAGNl}{AGKf{{AGNn{AGKl}}}}{AGKhAGO`}{AGKf{{AGOb{AGKl}}}}{AGKhAGOd}{AGKf{{AGOf{AGKl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{AGOhM`}AGOh}33{cc{}}4{AGOjAGOl}{AGOh{{AH`{AGOn}}}}{AGOjAHb}{AGOh{{AHd{AGOn}}}}{AGOjAHf}{AGOh{{AHh{AGOn}}}}{AGOjAHj}{AGOh{{AHl{AGOn}}}}{AGOjAHn}{AGOh{{AHA`{AGOn}}}}==<```````{{AHAbM`}AHAb}??{AHAdAHAf}{AHAb{{AHAj{AHAh}}}}={ce{}{}}{AHAdAHAl}{AHAb{{AHAn{AHAh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AHB`M`}AHB`}55{AHBbAHBd}{AHB`{{AHBh{AHBf}}}}{AHBbAHBj}{AHB`{{AHBl{AHBf}}}}{cc{}}:776`````{{AHBnM`}AHBn};;1;{AHC`AHCb}{AHBn{{AHCf{AHCd}}}}::9`````````````````````````{{AHChM`}AHCh}>>{AHCjAHCl}{AHCh{{AHD`{AHCn}}}}{AHCjAHDb}{AHCh{{AHDd{AHCn}}}}{AHCjAHDf}{AHCh{{AHDh{AHCn}}}}{AHCjAHDj}{AHCh{{AHDl{AHCn}}}}{AHCjAHDn}{AHCh{{AHE`{AHCn}}}}{AHCjAHEb}{AHCh{{AHEd{AHCn}}}}{AHCjAHEf}{AHCh{{AHEh{AHCn}}}}{AHCjAHEj}{AHCh{{AHEl{AHCn}}}}{AHCjAHEn}{AHCh{{AHF`{AHCn}}}}{AHCjAHFb}{AHCh{{AHFd{AHCn}}}}{AHCjAHFf}{AHCh{{AHFh{AHCn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AHFjM`}AHFj}33{AHFlAHFn}{AHFj{{AHGb{AHG`}}}}65443```````````````````{{AHGdM`}AHGd}66{AHGfAHGh}{AHGd{{AHGl{AHGj}}}}{AHGfAHGn}{AHGd{{AHH`{AHGj}}}}{AHGfAHHb}{AHGd{{AHHd{AHGj}}}}=<{AHGfAHHf}{AHGd{{AHHh{AHGj}}}}{AHGfAHHj}{AHGd{{AHHl{AHGj}}}}??>{AHGfAHHn}{AHGd{{AHI`{AHGj}}}}{AHGfAHIb}{AHGd{{AHId{AHGj}}}}{AHGfAHIf}{AHGd{{AHIh{AHGj}}}}`````{{AHIjM`}AHIj}{ce{}{}}0{cc{}}{AHIlAHIn}{AHIj{{AHJb{AHJ`}}}}3{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AHJdM`}AHJd}6656221{AHJfAHJh}{AHJd{{AHJl{AHJj}}}}{AHJfAHJn}{AHJd{{AHK`{AHJj}}}}`````{{AHKbM`}AHKb};;{AHKdAHKf}{AHKb{{AHKj{AHKh}}}}<=998`````````````````{AHKlAHKn}{AHL`{{AHLd{AHLb}}}}{{AHL`M`}AHL`}{ce{}{}}0{AHKlAHLf}{AHL`{{AHLh{AHLb}}}}{cc{}}3{AHKlAHLj}{AHL`{{AHLl{AHLb}}}}{AHKlAHLn}{AHL`{{AHM`{AHLb}}}}{AHKlAHMb}{AHL`{{AHMd{AHLb}}}}{AHKlAHMf}{AHL`{{AHMh{AHLb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AHKlAHMj}{AHL`{{AHMl{AHLb}}}}`````````````````{AHMnAHN`}{AHNb{{AHNf{AHNd}}}}{{AHNbM`}AHNb}{ce{}{}}0{AHMnAHNh}{AHNb{{AHNj{AHNd}}}}{cc{}}3{AHMnAHNl}{AHNb{{AHNn{AHNd}}}}{AHMnAHO`}{AHNb{{AHOb{AHNd}}}}{AHMnAHOd}{AHNb{{AHOf{AHNd}}}}{AHMnAHOh}{AHNb{{AHOj{AHNd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AHMnAHOl}{AHNb{{AHOn{AHNd}}}}`````````````````{AI`AIb}{AId{{AIh{AIf}}}}{{AIdM`}AId}{ce{}{}}0{AI`AIj}{AId{{AIl{AIf}}}}{cc{}}3{AI`AIn}{AId{{AIA`{AIf}}}}{AI`AIAb}{AId{{AIAd{AIf}}}}{AI`AIAf}{AId{{AIAh{AIf}}}}{AI`AIAj}{AId{{AIAl{AIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AI`AIAn}{AId{{AIB`{AIf}}}}`````````````````{AIBbAIBd}{AIBf{{AIBj{AIBh}}}}{{AIBfM`}AIBf}{ce{}{}}0{AIBbAIBl}{AIBf{{AIBn{AIBh}}}}{cc{}}3{AIBbAIC`}{AIBf{{AICb{AIBh}}}}{AIBbAICd}{AIBf{{AICf{AIBh}}}}{AIBbAICh}{AIBf{{AICj{AIBh}}}}{AIBbAICl}{AIBf{{AICn{AIBh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIBbAID`}{AIBf{{AIDb{AIBh}}}}`````````````````{AIDdAIDf}{AIDh{{AIDl{AIDj}}}}{{AIDhM`}AIDh}{ce{}{}}0{AIDdAIDn}{AIDh{{AIE`{AIDj}}}}{cc{}}3{AIDdAIEb}{AIDh{{AIEd{AIDj}}}}{AIDdAIEf}{AIDh{{AIEh{AIDj}}}}{AIDdAIEj}{AIDh{{AIEl{AIDj}}}}{AIDdAIEn}{AIDh{{AIF`{AIDj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIDdAIFb}{AIDh{{AIFd{AIDj}}}}`````````````````{AIFfAIFh}{AIFj{{AIFn{AIFl}}}}{{AIFjM`}AIFj}{ce{}{}}0{AIFfAIG`}{AIFj{{AIGb{AIFl}}}}{cc{}}3{AIFfAIGd}{AIFj{{AIGf{AIFl}}}}{AIFfAIGh}{AIFj{{AIGj{AIFl}}}}{AIFfAIGl}{AIFj{{AIGn{AIFl}}}}{AIFfAIH`}{AIFj{{AIHb{AIFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIFfAIHd}{AIFj{{AIHf{AIFl}}}}`````````````````````````````````````````````{{AIHhM`}AIHh}{ce{}{}}0{AIHjAIHl}{AIHh{{AII`{AIHn}}}}{AIHjAIIb}{AIHh{{AIId{AIHn}}}}{AIHjAIIf}{AIHh{{AIIh{AIHn}}}}{AIHjAIIj}{AIHh{{AIIl{AIHn}}}}{cc{}}{AIHjAIIn}{AIHh{{AIJ`{AIHn}}}}{AIHjAIJb}{AIHh{{AIJd{AIHn}}}}={AIHjAIJf}{AIHh{{AIJh{AIHn}}}}{AIHjAIJj}{AIHh{{AIJl{AIHn}}}}{AIHjAIJn}{AIHh{{AIK`{AIHn}}}}{AIHjAIKb}{AIHh{{AIKd{AIHn}}}}{AIHjAIKf}{AIHh{{AIKh{AIHn}}}}{AIHjAIKj}{AIHh{{AIKl{AIHn}}}}{AIHjAIKn}{AIHh{{AIL`{AIHn}}}}{AIHjAILb}{AIHh{{AILd{AIHn}}}}{AIHjAILf}{AIHh{{AILh{AIHn}}}}{AIHjAILj}{AIHh{{AILl{AIHn}}}}{AIHjAILn}{AIHh{{AIM`{AIHn}}}}{AIHjAIMb}{AIHh{{AIMd{AIHn}}}}{AIHjAIMf}{AIHh{{AIMh{AIHn}}}}{AIHjAIMj}{AIHh{{AIMl{AIHn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIHjAIMn}{AIHh{{AIN`{AIHn}}}}`````{{AINbM`}AINb}{ce{}{}}0{AINdAINf}{AINb{{AINj{AINh}}}}{cc{}}3887`````````````````````````````````````{AINlAINn}{AIO`{{AIOd{AIOb}}}}{AINlAIOf}{AIO`{{AIOh{AIOb}}}}{AINlAIOj}{AIO`{{AIOl{AIOb}}}}{AINlAIOn}{AIO`{{AJ`{AIOb}}}}{AINlAJb}{AIO`{{AJd{AIOb}}}}{AINlAJf}{AIO`{{AJh{AIOb}}}}{AINlAJj}{AIO`{{AJl{AIOb}}}}{AINlAJn}{AIO`{{AJA`{AIOb}}}}{{AIO`M`}AIO`}{ce{}{}}0{AINlAJAb}{AIO`{{AJAd{AIOb}}}}{AINlAJAf}{AIO`{{AJAh{AIOb}}}}{cc{}}5{AINlAJAj}{AIO`{{AJAl{AIOb}}}}{AINlAJAn}{AIO`{{AJB`{AIOb}}}}{AINlAJBb}{AIO`{{AJBd{AIOb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AINlAJBf}{AIO`{{AJBh{AIOb}}}}{AINlAJBj}{AIO`{{AJBl{AIOb}}}}{AINlAJBn}{AIO`{{AJC`{AIOb}}}}{AINlAJCb}{AIO`{{AJCd{AIOb}}}}```````````````{{AJCfM`}AJCf}{ce{}{}}0{cc{}}{AJChAJCj}{AJCf{{AJCn{AJCl}}}}{AJChAJD`}{AJCf{{AJDb{AJCl}}}}{AJChAJDd}{AJCf{{AJDf{AJCl}}}}{AJChAJDh}{AJCf{{AJDj{AJCl}}}}{AJChAJDl}{AJCf{{AJDn{AJCl}}}}{AJChAJE`}{AJCf{{AJEb{AJCl}}}}={c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJEdM`}AJEd}{ce{}{}}0{cc{}}1{AJEfAJEh}{AJEd{{AJEl{AJEj}}}}665```````````{{AJEnM`}AJEn}44{AJF`AJFb}{AJEn{{AJFf{AJFd}}}}56{AJF`AJFh}{AJEn{{AJFj{AJFd}}}}{AJF`AJFl}{AJEn{{AJFn{AJFd}}}}{AJF`AJG`}{AJEn{{AJGb{AJFd}}}}??>```````````{{AJGdM`}AJGd}=={AJGfAJGh}{AJGd{{AJGl{AJGj}}}}>?{AJGfAJGn}{AJGd{{AJH`{AJGj}}}}{AJGfAJHb}{AJGd{{AJHd{AJGj}}}}{AJGfAJHf}{AJGd{{AJHh{AJGj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{AJHjAJHl}{AJHn{{AJIb{AJI`}}}}{AJHjAJId}{AJHn{{AJIf{AJI`}}}}{{AJHnM`}AJHn}{ce{}{}}0{cc{}}1{AJHjAJIh}{AJHn{{AJIj{AJI`}}}}::9`````{{AJIlM`}AJIl}4434{AJInAJJ`}{AJIl{{AJJd{AJJb}}}}==<`````````{{AJJfM`}AJJf}77{AJJhAJJj}{AJJf{{AJJn{AJJl}}}}89{AJJhAJK`}{AJJf{{AJKb{AJJl}}}}{AJJhAJKd}{AJJf{{AJKf{AJJl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJKhM`}AJKh}{ce{}{}}0{cc{}}1{AJKjAJKl}{AJKh{{AJL`{AJKn}}}}665```````{{AJLbM`}AJLb}4434{AJLdAJLf}{AJLb{{AJLj{AJLh}}}}{AJLdAJLl}{AJLb{{AJLn{AJLh}}}};;:`````{{AJM`M`}AJM`}9989<<;{AJMbAJMd}{AJM`{{AJMh{AJMf}}}}`````````````````{AJMjAJMl}{AJMn{{AJNb{AJN`}}}}{{AJMnM`}AJMn}>>=>{AJMjAJNd}{AJMn{{AJNf{AJN`}}}}{AJMjAJNh}{AJMn{{AJNj{AJN`}}}}{AJMjAJNl}{AJMn{{AJNn{AJN`}}}}{AJMjAJO`}{AJMn{{AJOb{AJN`}}}}{AJMjAJOd}{AJMn{{AJOf{AJN`}}}}{AJMjAJOh}{AJMn{{AJOj{AJN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJOlM`}AJOl}{ce{}{}}0{cc{}}1{AJOnAK`}{AJOl{{AKd{AKb}}}}665`````{{AKfM`}AKf}4434{AKhAKj}{AKf{{AKn{AKl}}}}998`````{{AKA`M`}AKA`}7767{AKAbAKAd}{AKA`{{AKAh{AKAf}}}}<<;`````{{AKAjM`}AKAj}::9:{AKAlAKAn}{AKAj{{AKBb{AKB`}}}}??>`````{{AKBdM`}AKBd}==<={AKBfAKBh}{AKBd{{AKBl{AKBj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKBnM`}AKBn}{ce{}{}}0{cc{}}1{AKC`AKCb}{AKBn{{AKCf{AKCd}}}}665`````{{AKChM`}AKCh}4434{AKCjAKCl}{AKCh{{AKD`{AKCn}}}}998`````{{AKDbM`}AKDb}7767{AKDdAKDf}{AKDb{{AKDj{AKDh}}}}<<;`````{{AKDlM`}AKDl}::9:{AKDnAKE`}{AKDl{{AKEd{AKEb}}}}??>```````````````````{{AKEfM`}AKEf}==<={AKEhAKEj}{AKEf{{AKEn{AKEl}}}}{AKEhAKF`}{AKEf{{AKFb{AKEl}}}}{AKEhAKFd}{AKEf{{AKFf{AKEl}}}}{AKEhAKFh}{AKEf{{AKFj{AKEl}}}}{AKEhAKFl}{AKEf{{AKFn{AKEl}}}}{AKEhAKG`}{AKEf{{AKGb{AKEl}}}}{AKEhAKGd}{AKEf{{AKGf{AKEl}}}}{AKEhAKGh}{AKEf{{AKGj{AKEl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKGlM`}AKGl}{ce{}{}}0{cc{}}1{AKGnAKH`}{AKGl{{AKHd{AKHb}}}}665`````{{AKHfM`}AKHf}4434{AKHhAKHj}{AKHf{{AKHn{AKHl}}}}998`````{{AKI`M`}AKI`}7767{AKIbAKId}{AKI`{{AKIh{AKIf}}}}<<;`````{{AKIjM`}AKIj}::9:{AKIlAKIn}{AKIj{{AKJb{AKJ`}}}}??>`````{{AKJdM`}AKJd}==<={AKJfAKJh}{AKJd{{AKJl{AKJj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{AKJnM`}AKJn}{ce{}{}}0{cc{}}1{AKK`AKKb}{AKJn{{AKKf{AKKd}}}}{AKK`AKKh}{AKJn{{AKKj{AKKd}}}}{AKK`AKKl}{AKJn{{AKKn{AKKd}}}}{AKK`AKL`}{AKJn{{AKLb{AKKd}}}}<<;`````````````{{AKLdM`}AKLd}::{AKLfAKLh}{AKLd{{AKLl{AKLj}}}}{AKLfAKLn}{AKLd{{AKM`{AKLj}}}}{AKLfAKMb}{AKLd{{AKMd{AKLj}}}}?{ce{}{}}{AKLfAKMf}{AKLd{{AKMh{AKLj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AKLfAKMj}{AKLd{{AKMl{AKLj}}}}`````{{AKMnM`}AKMn}77{cc{}}8{AKN`AKNb}{AKMn{{AKNf{AKNd}}}}776```````{{AKNhM`}AKNh};;{AKNjAKNl}{AKNh{{AKO`{AKNn}}}}{AKNjAKOb}{AKNh{{AKOd{AKNn}}}}7?<<;`````{{AKOfM`}AKOf}{ce{}{}}090{AKOhAKOj}{AKOf{{AKOn{AKOl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AL`M`}AL`}55>5221{ALbALd}{AL`{{ALh{ALf}}}}`````{{ALjM`}ALj}88{cc{}}9{ALlALn}{ALj{{ALAb{ALA`}}}}887`````{{ALAdM`}ALAd}<<3<998{ALAfALAh}{ALAd{{ALAl{ALAj}}}}```````````````````````````{{ALAnM`}ALAn}??6?<<;{ALB`ALBb}{ALAn{{ALBf{ALBd}}}}{ALB`ALBh}{ALAn{{ALBj{ALBd}}}}{ALB`ALBl}{ALAn{{ALBn{ALBd}}}}{ALB`ALC`}{ALAn{{ALCb{ALBd}}}}{ALB`ALCd}{ALAn{{ALCf{ALBd}}}}{ALB`ALCh}{ALAn{{ALCj{ALBd}}}}{ALB`ALCl}{ALAn{{ALCn{ALBd}}}}{ALB`ALD`}{ALAn{{ALDb{ALBd}}}}{ALB`ALDd}{ALAn{{ALDf{ALBd}}}}{ALB`ALDh}{ALAn{{ALDj{ALBd}}}}{ALB`ALDl}{ALAn{{ALDn{ALBd}}}}{ALB`ALE`}{ALAn{{ALEb{ALBd}}}}`````{{ALEdM`}ALEd}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{ALEfALEh}{ALEd{{ALEl{ALEj}}}}`````{{ALEnM`}ALEn}6656443{ALF`ALFb}{ALEn{{ALFf{ALFd}}}}`````{{ALFhM`}ALFh}9989776{ALFjALFl}{ALFh{{ALG`{ALFn}}}}`````{{ALGbM`}ALGb}<<;<::9{ALGdALGf}{ALGb{{ALGj{ALGh}}}}`````{{ALGlM`}ALGl}??>?==<{ALGnALH`}{ALGl{{ALHd{ALHb}}}}`````{{ALHfM`}ALHf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{ALHhALHj}{ALHf{{ALHn{ALHl}}}}````````````````````{F`ALI`}`{F`ALIb}77`{F`ALId}`{F`ALIf}`{F`ALIh}`{F`ALIj}`{F`ALIl};`{F`ALIn}`{F`ALJ`}`{F`ALJb}?`{F`ALJd}`{F`ALJf}`{F`ALJh}`{F`ALJj}`{F`ALJl}`{F`ALJn}`{F`ALK`}{c{{Gh{e}}}{}{}}0{cGl{}}`{F`ALKb}`````{ALKdALKf}{ALKh{{ALKl{ALKj}}}}{{ALKhM`}ALKh}{ce{}{}}0{cc{}}1776`````{ALKnALL`}{ALLb{{ALLf{ALLd}}}}{{ALLbM`}ALLb}4434::9`````{{ALLhM`}ALLh}55{ALLjALLl}{ALLh{{ALM`{ALLn}}}}67==<```````{{ALMbM`}ALMb}8878{ALMdALMf}{ALMb{{ALMj{ALMh}}}}{ALMdALMl}{ALMb{{ALMn{ALMh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ALN`M`}ALN`}??{ALNbALNd}{ALN`{{ALNh{ALNf}}}}{cc{}}{ce{}{}}665```````````{{ALNjM`}ALNj}1121{ALNlALNn}{ALNj{{ALOb{ALO`}}}}{ALNlALOd}{ALNj{{ALOf{ALO`}}}}{ALNlALOh}{ALNj{{ALOj{ALO`}}}}{ALNlALOl}{ALNj{{ALOn{ALO`}}}}??>`````{{AM`M`}AM`}::{AMbAMd}{AM`{{AMh{AMf}}}}=<{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMjM`}AMj}??{cc{}}{AMlAMn}{AMj{{AMAb{AMA`}}}}{ce{}{}}665```````{{AMAdM`}AMAd}114{AMAfAMAh}{AMAd{{AMAl{AMAj}}}}{AMAfAMAn}{AMAd{{AMB`{AMAj}}}}5;;:```````{{AMBbM`}AMBb}669{AMBdAMBf}{AMBb{{AMBj{AMBh}}}}{AMBdAMBl}{AMBb{{AMBn{AMBh}}}}:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMC`M`}AMC`}=={cc{}}>{AMCbAMCd}{AMC`{{AMCh{AMCf}}}}554```````{{AMCjM`}AMCj}{ce{}{}}040{AMClAMCn}{AMCj{{AMDb{AMD`}}}}{AMClAMDd}{AMCj{{AMDf{AMD`}}}};;:````4484{AMDhAMDj}{AMDhAMDl}==<```66:6{AMDnAME`}>>=`````{{AMEbM`}AMEb}88<8{AMEdAMEf}{AMEb{{AMEj{AMEh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMElM`}AMEl}=={cc{}}>{AMEnAMF`}{AMEl{{AMFd{AMFb}}}}554`````{{AMFfM`}AMFf}{ce{}{}}040{AMFhAMFj}{AMFf{{AMFn{AMFl}}}}998`````{{AMG`M`}AMG`}3373::9{AMGbAMGd}{AMG`{{AMGh{AMGf}}}}```````````````55`{FbAMGj}`{FbAMGl}`{FbAMGn}`{FbAMH`}`{FbAMHb}`{FbAMHd}`{FbAMHf}{cc{}}`{{FbEGn}AMHh}{Fb{{`{{EHd{}{{EHb{AMHh}}}}}}}}?`{FbAMHj}`{{FbEGn}AMHl}{Fb{{`{{EHd{}{{EHb{AMHl}}}}}}}}`{FbAMHn}`{FbAMI`}`{FbAMIb}`{FbAMId}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0<0{AMIfAMIh}332```{{AMIjM`}AMIj}22{AMIj{{AMIn{AMIl}}}}?3554```{{AMJ`M`}AMJ`}44{AMJ`{{AMJd{AMJb}}}}{cc{}}6887`````{{AMJfM`}AMJf}77{AMJhAMJj}{AMJf{{AMJn{AMJl}}}}39;;:`````{{AMK`M`}AMK`}::{AMKbAMKd}{AMK`{{AMKh{AMKf}}}}6<>>=```{{AMKjM`}AMKj}=={AMKj{{AMKn{AMKl}}}}8>{c{{Gh{e}}}{}{}}0{cGl{}}```{{AML`M`}AML`}{ce{}{}}0{AML`{{AMLd{AMLb}}}}=1443```{{AMLfM`}AMLf}22>2554`````{{AMLhM`}AMLh}33?{AMLjAMLl}{AMLh{{AMM`{AMLn}}}}5887```{{AMMbM`}AMMb}66{cc{}}7::9`````{{AMMdM`}AMMd}8818{AMMfAMMh}{AMMd{{AMMl{AMMj}}}}==<```{{AMMnM`}AMMn};;4;{AMMn{{AMNb{AMN`}}}}??>`````{{AMNdM`}AMNd}==6={AMNfAMNh}{AMNd{{AMNl{AMNj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMNnM`}AMNn}{ce{}{}}0<0{AMO`AMOb}{AMNn{{AMOf{AMOd}}}}554```````````````````22`{FdAMOh}`{FdAMOj}`{FdAMOl}`{FdAMOn}`{FdAN`}`{FdANb}`{FdANd}`{FdANf}`{FdANh}`{FdANj}`{FdANl}{cc{}}`{FdANn}?`{FdANA`}`{FdANAb}`{FdANAd}{c{{Gh{e}}}{}{}}0{cGl{}}`{FdANAf}`{FdANAh}`{FdANAj}`````````````````````{{ANAlM`}ANAl}{ce{}{}}0{ANAnANB`}{ANAl{{ANBd{ANBb}}}}{ANAnANBf}{ANAl{{ANBh{ANBb}}}}{ANAnANBj}{ANAl{{ANBl{ANBb}}}}{ANAnANBn}{ANAl{{ANC`{ANBb}}}}{ANAnANCb}{ANAl{{ANCd{ANBb}}}}{ANAnANCf}{ANAl{{ANCh{ANBb}}}}{ANAnANCj}{ANAl{{ANCl{ANBb}}}}{ANAnANCn}{ANAl{{AND`{ANBb}}}}{ANAnANDb}{ANAl{{ANDd{ANBb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{ANDfM`}ANDf}33{ANDhANDj}{ANDf{{ANDn{ANDl}}}}{ANDhANE`}{ANDf{{ANEb{ANDl}}}}{ANDhANEd}{ANDf{{ANEf{ANDl}}}}{ANDhANEh}{ANDf{{ANEj{ANDl}}}}<;::9`````{{ANElM`}ANEl}<<{ANEnANF`}{ANEl{{ANFd{ANFb}}}}?>==<`````{{ANFfM`}ANFf}??{cc{}}{ce{}{}}{ANFhANFj}{ANFf{{ANFn{ANFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````{{ANG`M`}ANG`}55{ANGbANGd}{ANG`{{ANGh{ANGf}}}}{ANGbANGj}{ANG`{{ANGl{ANGf}}}}{ANGbANGn}{ANG`{{ANH`{ANGf}}}}{ANGbANHb}{ANG`{{ANHd{ANGf}}}}{ANGbANHf}{ANG`{{ANHh{ANGf}}}}{ANGbANHj}{ANG`{{ANHl{ANGf}}}}{ANGbANHn}{ANG`{{ANI`{ANGf}}}}{ANGbANIb}{ANG`{{ANId{ANGf}}}}{ANGbANIf}{ANG`{{ANIh{ANGf}}}}{cc{}}{ce{}{}}{ANGbANIj}{ANG`{{ANIl{ANGf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{ANGbANIn}{ANG`{{ANJ`{ANGf}}}}``````{{ANJbM`}ANJb}77{ANJdANJf}{ANJb{{ANJj{ANJh}}}}:9{ANJb{{ANJl{ANJh}}}}776``````````{{ANJnM`}ANJn};;{ANK`ANKb}{ANJn{{ANKf{ANKd}}}}{ANK`ANKh}{ANJn{{ANKj{ANKd}}}}{ANK`ANKl}{ANJn{{ANKn{ANKd}}}}{cc{}}{ce{}{}}{ANJn{{ANL`{ANKd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ANLbM`}ANLb}44{ANLdANLf}{ANLb{{ANLj{ANLh}}}}76443``````66{ANLlANLn}{ANLlANM`}{ANLlANMb}{ANLlANMd};:887``````::{ANMfANMh}{ANMfANMj}{ANMfANMl}{ANMfANMn}?><<;``````>>{ANN`ANNb}{ANN`ANNd}{ANN`ANNf}{ANN`ANNh}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{ANNjM`}ANNj}33{ANNlANNn}{ANNj{{ANOb{ANO`}}}}{ANNlANOd}{ANNlANOf}87665```````````````{{ANOhM`}ANOh}88{ANOjANOl}{ANOh{{AO`{ANOn}}}}{ANOjAOb}{ANOh{{AOd{ANOn}}}}{ANOjAOf}{ANOh{{AOh{ANOn}}}}{ANOjAOj}{ANOh{{AOl{ANOn}}}}{cc{}}{ce{}{}}{ANOjAOn}{ANOh{{AOA`{ANOn}}}}{ANOjAOAb}{ANOh{{AOAd{ANOn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AOAfM`}AOAf}7787221{AOAhAOAj}{AOAf{{AOAn{AOAl}}}}`````99{AOB`AOBb};:{AOB`AOBd}{AOB`AOBf}776`````````````{{AOBhM`}AOBh}=={AOBjAOBl}{AOBh{{AOC`{AOBn}}}}{AOBjAOCb}{AOBh{{AOCd{AOBn}}}}{AOBjAOCf}{AOBh{{AOCh{AOBn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{AOBjAOCj}{AOBh{{AOCl{AOBn}}}}{AOBjAOCn}{AOBh{{AOD`{AOBn}}}}```````{{AODbM`}AODb}7787665{AODdAODf}{AODb{{AODj{AODh}}}}{AODdAODl}{AODb{{AODn{AODh}}}}```````{{AOE`M`}AOE`}<<=<;;:{AOEbAOEd}{AOE`{{AOEh{AOEf}}}}{AOEbAOEj}{AOE`{{AOEl{AOEf}}}}````````````````````````````````````````````{FfAOEn}{ce{}{}}0`{FfAOF`}`{FfAOFb}`{FfAOFd}`{FfAOFf}`{FfAOFh}`{FfAOFj}`{FfAOFl}`{FfAOFn}`{FfAOG`}`{FfAOGb}`{FfAOGd}{cc{}}`{FfAOGf}`{FfAOGh}`{FfAOGj}`{FfAOGl}{ce{}{}}`{FfAOGn}`{FfAOH`}`{FfAOHb}`{FfAOHd}`{FfAOHf}`{FfAOHh}{c{{Gh{e}}}{}{}}0`{FfAOHj}{cGl{}}`{FfAOHl}`{FfAOHn}`{FfAOI`}`{FfAOIb}`{FfAOId}`{FfAOIf}`{FfAOIh}`{FfAOIj}`{FfAOIl}`{FfAOIn}`{FfAOJ`}`{FfAOJb}`{FfAOJd}`{FfAOJf}`{FfAOJh}`{FfAOJj}`{FfAOJl}`{FfAOJn}`{FfAOK`}`````{{AOKbM`}AOKb}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{AOKdAOKf}{AOKb{{AOKj{AOKh}}}}`````````````````{{AOKlM`}AOKl}66{AOKnAOL`}{AOKl{{AOLd{AOLb}}}}{AOKnAOLf}{AOKl{{AOLh{AOLb}}}}{AOKnAOLj}{AOKl{{AOLl{AOLb}}}}{AOKnAOLn}{AOKl{{AOM`{AOLb}}}}{AOKnAOMb}{AOKl{{AOMd{AOLb}}}}{AOKnAOMf}{AOKl{{AOMh{AOLb}}}}{AOKnAOMj}{AOKl{{AOMl{AOLb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{AOMnM`}AOMn}33{AON`AONb}{AOMn{{AONf{AONd}}}}{AON`AONh}{AOMn{{AONj{AONd}}}}{AON`AONl}{AOMn{{AONn{AONd}}}}{AON`AOO`}{AOMn{{AOOb{AONd}}}}<;::9`````{{AOOdM`}AOOd}<<{AOOfAOOh}{AOOd{{AOOl{AOOj}}}}?>==<```````````````````````````````````{{AOOnM`}AOOn}??{B`Bb}{AOOn{{Bf{Bd}}}}{B`Bh}{AOOn{{Bj{Bd}}}}{B`Bl}{AOOn{{Bn{Bd}}}}{B`BA`}{AOOn{{BAb{Bd}}}}{B`BAd}{AOOn{{BAf{Bd}}}}{B`BAh}{AOOn{{BAj{Bd}}}}{B`BAl}{AOOn{{BAn{Bd}}}}{B`BB`}{AOOn{{BBb{Bd}}}}{B`BBd}{AOOn{{BBf{Bd}}}}{B`BBh}{AOOn{{BBj{Bd}}}}{B`BBl}{AOOn{{BBn{Bd}}}}{B`BC`}{AOOn{{BCb{Bd}}}}{B`BCd}{AOOn{{BCf{Bd}}}}{B`BCh}{AOOn{{BCj{Bd}}}}{cc{}}{ce{}{}}{B`BCl}{B`BCn}{c{{Gh{e}}}{}{}}0{cGl{}}{B`BD`}{AOOn{{BDb{Bd}}}}`````````````````````````````````{{BDdM`}BDd}77{BDfBDh}{BDd{{BDl{BDj}}}}{BDfBDn}{BDd{{BE`{BDj}}}}{BDfBEb}{BDd{{BEd{BDj}}}}{BDfBEf}{BDd{{BEh{BDj}}}}{BDfBEj}{BDd{{BEl{BDj}}}}{BDfBEn}{BDd{{BF`{BDj}}}}{BDfBFb}{BDd{{BFd{BDj}}}}{BDfBFf}{BDd{{BFh{BDj}}}}{BDfBFj}{BDd{{BFl{BDj}}}}{BDfBFn}{BDd{{BG`{BDj}}}}{cc{}}{ce{}{}}{BDfBGb}{BDd{{BGd{BDj}}}}{BDfBGf}{BDd{{BGh{BDj}}}}{c{{Gh{e}}}{}{}}0{BDfBGj}{BDd{{BGl{BDj}}}}{cGl{}}{BDfBGn}{BDd{{BH`{BDj}}}}{BDfBHb}{BDd{{BHd{BDj}}}}```````{{BHfM`}BHf}=={BHhBHj}{BHf{{BHn{BHl}}}}{BHhBI`}{BHf{{BIb{BHl}}}}{cc{}}{ce{}{}}>>;```{{BIdM`}BId}1121{BId{{BIh{BIf}}}}{c{{Gh{e}}}{}{}}0>`````{{BIjM`}BIj}44{BIlBIn}{BIj{{BJb{BJ`}}}}7633{cGl{}}`````````{{BJdM`}BJd}88{BJfBJh}{BJd{{BJl{BJj}}}}{BJfBJn}{BJd{{BK`{BJj}}}}=<995{BJfBKb}{BJd{{BKd{BJj}}}}`````````````````````````{{BKfM`}BKf}??{BKhBKj}{BKf{{BKn{BKl}}}}{BKhBL`}{BKf{{BLb{BKl}}}}{BKhBLd}{BKf{{BLf{BKl}}}}{BKhBLh}{BKf{{BLj{BKl}}}}{BKhBLl}{BKf{{BLn{BKl}}}}{cc{}}{ce{}{}}{BKhBM`}{BKf{{BMb{BKl}}}}{BKhBMd}{BKf{{BMf{BKl}}}}{BKhBMh}{BKf{{BMj{BKl}}}}{BKhBMl}{BKf{{BMn{BKl}}}}{BKhBN`}{BKf{{BNb{BKl}}}}{BKhBNd}{BKf{{BNf{BKl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BNhM`}BNh}??{cc{}}{ce{}{}}443{BNjBNl}{BNh{{BO`{BNn}}}}{BNjBOb}{BNh{{BOd{BNn}}}}{BNjBOf}{BNh{{BOh{BNn}}}}````````{{BOjM`}BOj}77{BOj{{BOn{BOl}}}}98{BOj{{BA`{BOl}}}}{BOj{{BAb{BOl}}}}{BOj{{BAd{BOl}}}}{BOj{{BAf{BOl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BOj{{BAh{BOl}}}}```````````````{{BAjM`}BAj}{ce{}{}}0{BAlBAn}{BAj{{BAAb{BAA`}}}}{cc{}}3{BAlBAAd}{BAj{{BAAf{BAA`}}}}{BAlBAAh}{BAj{{BAAj{BAA`}}}}{BAlBAAl}{BAj{{BAAn{BAA`}}}}{BAlBAB`}{BAj{{BABb{BAA`}}}}??>{BAlBABd}{BAj{{BABf{BAA`}}}}```````````````{{BABhM`}BABh}>>{BABjBABl}{BABh{{BAC`{BABn}}}}={ce{}{}}{BABjBACb}{BABh{{BACd{BABn}}}}{BABjBACf}{BABh{{BACh{BABn}}}}{BABjBACj}{BABh{{BACl{BABn}}}}{BABjBACn}{BABh{{BAD`{BABn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BABjBADb}{BABh{{BADd{BABn}}}}````````<<{BADfBADh}{cc{}}>{BADfBADj}{BADfBADl}{BADfBADn}{BADfBAE`}998{BADfBAEb}```````````{{BAEdM`}BAEd}{ce{}{}}0{BAEfBAEh}{BAEd{{BAEl{BAEj}}}}{BAEfBAEn}{BAEd{{BAF`{BAEj}}}}{BAEfBAFb}{BAEd{{BAFd{BAEj}}}}{BAEfBAFf}{BAEd{{BAFh{BAEj}}}}?8{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BAFjM`}BAFj};;{cc{}}<332{BAFlBAFn}{BAFj{{BAGb{BAG`}}}}`````{{BAGdM`}BAGd}??3?665{BAGfBAGh}{BAGd{{BAGl{BAGj}}}}```````{{BAGnM`}BAGn}{ce{}{}}070{BAH`BAHb}{BAGn{{BAHf{BAHd}}}}<<;{BAH`BAHh}{BAGn{{BAHj{BAHd}}}}```````````````````{{BAHlM`}BAHl}55{BAHnBAI`}{BAHl{{BAId{BAIb}}}}{BAHnBAIf}{BAHl{{BAIh{BAIb}}}}{BAHnBAIj}{BAHl{{BAIl{BAIb}}}}{BAHnBAIn}{BAHl{{BAJ`{BAIb}}}}{BAHnBAJb}{BAHl{{BAJd{BAIb}}}}{BAHnBAJf}{BAHl{{BAJh{BAIb}}}}{cc{}}{ce{}{}}{BAHnBAJj}{BAHl{{BAJl{BAIb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BAHnBAJn}{BAHl{{BAK`{BAIb}}}}````66{BAKbBAKd}87{BAKbBAKf}554```88{BAKhBAKj}:9665`````````````````````````````{{BAKlM`}BAKl}::{BAKnBAL`}{BAKl{{BALd{BALb}}}}={BAKnBALf}{BAKl{{BALh{BALb}}}}{BAKnBALj}{BAKl{{BALl{BALb}}}}{BAKnBALn}{BAKl{{BAM`{BALb}}}}{BAKnBAMb}{BAKl{{BAMd{BALb}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{BAKnBAMf}{BAKl{{BAMh{BALb}}}}{BAKnBAMj}{BAKl{{BAMl{BALb}}}}{BAKnBAMn}{BAKl{{BAN`{BALb}}}}{BAKnBANb}{BAKl{{BANd{BALb}}}}{BAKnBANf}{BAKl{{BANh{BALb}}}}{BAKnBANj}{BAKl{{BANl{BALb}}}}{BAKnBANn}{BAKl{{BAO`{BALb}}}}{BAKnBAOb}{BAKl{{BAOd{BALb}}}}```````{{BAOfM`}BAOf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BAOhBAOj}{BAOf{{BAOn{BAOl}}}}{BAOhBB`}{BAOf{{BBb{BAOl}}}}```````{{BBdM`}BBd}8878665{BBfBBh}{BBd{{BBl{BBj}}}}{BBfBBn}{BBd{{BBA`{BBj}}}}`````{{BBAbM`}BBAb}=={BBAdBBAf}{BBAb{{BBAj{BBAh}}}}>?==<`````{{BBAlM`}BBAl}{ce{}{}}0{BBAnBBB`}{BBAl{{BBBd{BBBb}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBBfM`}BBBf}66{BBBhBBBj}{BBBf{{BBBn{BBBl}}}}58443`````{{BBC`M`}BBC`}99{BBCbBBCd}{BBC`{{BBCh{BBCf}}}}8;776`````{{BBCjM`}BBCj}<<{BBClBBCn}{BBCj{{BBDb{BBD`}}}};>::9`````{{BBDdM`}BBDd}??{BBDfBBDh}{BBDd{{BBDl{BBDj}}}}>{ce{}{}}>>=`````{{BBDnM`}BBDn}11{BBE`BBEb}{BBDn{{BBEf{BBEd}}}}{cc{}}4{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBEhM`}BBEh}77{BBEjBBEl}{BBEh{{BBF`{BBEn}}}}59443`````{{BBFbM`}BBFb}::{BBFdBBFf}{BBFb{{BBFj{BBFh}}}}8<776`````{{BBFlM`}BBFl}=={BBFnBBG`}{BBFl{{BBGd{BBGb}}}};?::9`````{{BBGfM`}BBGf}{ce{}{}}0{BBGhBBGj}{BBGf{{BBGn{BBGl}}}}?2>>=`````{{BBH`M`}BBH`}33{BBHbBBHd}{BBH`{{BBHh{BBHf}}}}{cc{}}6{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBHjM`}BBHj}99{BBHlBBHn}{BBHj{{BBIb{BBI`}}}}5;443`````{{BBIdM`}BBId}<<{BBIfBBIh}{BBId{{BBIl{BBIj}}}}8>776`````{{BBInM`}BBIn}??{BBJ`BBJb}{BBIn{{BBJf{BBJd}}}};{ce{}{}};;:`````{{BBJhM`}BBJh}11{BBJjBBJl}{BBJh{{BBK`{BBJn}}}}?3>>=````````````````````````````````````````{FhBBKb}44`{FhBBKd}`{FhBBKf}`{FhBBKh}`{FhBBKj}`{FhBBKl}`{FhBBKn}`{FhBBL`}`{FhBBLb}`{FhBBLd}`{FhBBLf}`{FhBBLh}`{FhBBLj}`{FhBBLl}`{FhBBLn}{cc{}}{ce{}{}}`{FhBBM`}`{FhBBMb}`{FhBBMd}`{FhBBMf}{c{{Gh{e}}}{}{}}0{cGl{}}`{FhBBMh}`{FhBBMj}`{FhBBMl}`{FhBBMn}`{FhBBN`}`{FhBBNb}`{FhBBNd}`{FhBBNf}`{FhBBNh}`{FhBBNj}`{FhBBNl}`{FhBBNn}`{FhBBO`}`{FhBBOb}`{FhBBOd}`{FhBBOf}`{FhBBOh}`{FhBBOj}`{FhBBOl}`````{{BBOnM`}BBOn}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BC`BCb}{BBOn{{BCf{BCd}}}}`````````{{BChM`}BCh}66{BCjBCl}{BCh{{BCA`{BCn}}}}78{BCjBCAb}{BCh{{BCAd{BCn}}}}{BCjBCAf}{BCh{{BCAh{BCn}}}}::9`````````````{{BCAjM`}BCAj}=={BCAlBCAn}{BCAj{{BCBb{BCB`}}}}{BCAlBCBd}{BCAj{{BCBf{BCB`}}}}{BCAlBCBh}{BCAj{{BCBj{BCB`}}}}{BCAlBCBl}{BCAj{{BCBn{BCB`}}}}{BCAlBCC`}{BCAj{{BCCb{BCB`}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BCCdM`}BCCd}33{BCCfBCCh}{BCCd{{BCCl{BCCj}}}}65443{BCCfBCCn}{BCCd{{BCD`{BCCj}}}}{BCCfBCDb}{BCCd{{BCDd{BCCj}}}}````````````````````````````````{{BCDfM`}BCDf}::{BCDhBCDj}{BCDf{{BCDn{BCDl}}}}{BCDhBCE`}{BCDf{{BCEb{BCDl}}}}{BCDhBCEd}{BCDf{{BCEf{BCDl}}}}{BCDhBCEh}{BCDhBCEj}{BCDf{{BCEl{BCDl}}}}{BCDhBCEn}{BCDf{{BCF`{BCDl}}}}{BCDhBCFb}{BCDhBCFd}{BCDf{{BCFf{BCDl}}}}{BCDhBCFh}{BCDf{{BCFj{BCDl}}}}{BCDhBCFl}{BCDhBCFn}{BCDf{{BCG`{BCDl}}}}{cc{}}{BCDhBCGb}{BCDf{{BCGd{BCDl}}}}{ce{}{}}{BCDhBCGf}{BCDf{{BCGh{BCDl}}}}{BCDhBCGj}{BCDf{{BCGl{BCDl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BCDhBCGn}{BCDf{{BCH`{BCDl}}}}{BCDhBCHb}{BCDf{{BCHd{BCDl}}}}`````{{BCHfM`}BCHf};;{BCHhBCHj}{BCHf{{BCHn{BCHl}}}}{cc{}}>998```````````>>{BCI`BCIb}{BCI`BCId}{BCI`BCIf}{BCI`BCIh}{BCI`BCIj}{BCI`BCIl}{BCI`BCIn}{BCI`BCJ`}8{ce{}{}}{BCI`BCJb}{c{{Gh{e}}}{}{}}0{cGl{}}``````````33{BCJdBCJf}{BCJdBCJh}{BCJdBCJj}{BCJdBCJl}{BCJdBCJn}{BCJdBCK`}{BCJdBCKb}{BCJdBCKd}{cc{}}<::9````````````````````{{BCKfM`}BCKf}=={BCKf{{BCKj{BCKh}}}}{BCKf{{BCKl{BCKh}}}}{BCKnBCL`}{BCKnBCLb}{BCKnBCLd}{BCKf{{BCLf{BCKh}}}}{BCKnBCLh}{BCKf{{BCLj{BCKh}}}}{BCKnBCLl}{BCKf{{BCLn{BCKh}}}};{ce{}{}}{BCKf{{BCM`{BCKh}}}}{BCKnBCMb}{BCKf{{BCMd{BCKh}}}}{BCKnBCMf}{BCKf{{BCMh{BCKh}}}}{BCKnBCMj}{BCKf{{BCMl{BCKh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BCMn{{BCNb{BCN`}}}}{BCMn{{BCNd{BCN`}}}}{{BCMnM`}BCMn}<<{BCMn{{BCNf{BCN`}}}}{BCMn{{BCNh{BCN`}}}}{BCMn{{BCNj{BCN`}}}}{cc{}}{ce{}{}}{BCMn{{BCNl{BCN`}}}}{BCMn{{BCNn{BCN`}}}}{BCMn{{BCO`{BCN`}}}}{BCMn{{BCOb{BCN`}}}}{BCMn{{BCOd{BCN`}}}}{BCMn{{BCOf{BCN`}}}}{BCMn{{BCOh{BCN`}}}}{BCMn{{BCOj{BCN`}}}}{BCMn{{BCOl{BCN`}}}}{BCMn{{BCOn{BCN`}}}}{BCMn{{BD`{BCN`}}}}{BCMn{{BDb{BCN`}}}}{BCMn{{BDd{BCN`}}}}{BCMn{{BDf{BCN`}}}}{BCMn{{BDh{BCN`}}}}{BCMn{{BDj{BCN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````````{BDlBDn}{BDA`{{BDAd{BDAb}}}}{BDlBDAf}{BDA`{{BDAh{BDAb}}}}{{BDA`M`}BDA`}{ce{}{}}0{BDlBDAj}{BDA`{{BDAl{BDAb}}}}{BDlBDAn}{BDA`{{BDB`{BDAb}}}}{BDlBDBb}{BDA`{{BDBd{BDAb}}}}{cc{}}7{BDlBDBf}{BDA`{{BDBh{BDAb}}}}{BDlBDBj}{BDA`{{BDBl{BDAb}}}}{BDlBDBn}{BDA`{{BDC`{BDAb}}}}{BDlBDCb}{BDA`{{BDCd{BDAb}}}}{BDlBDCf}{BDA`{{BDCh{BDAb}}}}{BDlBDCj}{BDA`{{BDCl{BDAb}}}}{BDlBDCn}{BDA`{{BDD`{BDAb}}}}{BDlBDDb}{BDA`{{BDDd{BDAb}}}}{BDlBDDf}{BDA`{{BDDh{BDAb}}}}{BDlBDDj}{BDA`{{BDDl{BDAb}}}}{BDlBDDn}{BDA`{{BDE`{BDAb}}}}{BDlBDEb}{BDA`{{BDEd{BDAb}}}}{BDlBDEf}{BDA`{{BDEh{BDAb}}}}{BDlBDEj}{BDA`{{BDEl{BDAb}}}}{BDlBDEn}{BDA`{{BDF`{BDAb}}}}{BDlBDFb}{BDA`{{BDFd{BDAb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````````{BDFfBDFh}{BDFj{{BDFn{BDFl}}}}{BDFfBDG`}{BDFj{{BDGb{BDFl}}}}{{BDFjM`}BDFj}{ce{}{}}0{BDFfBDGd}{BDFj{{BDGf{BDFl}}}}{BDFfBDGh}{BDFj{{BDGj{BDFl}}}}{BDFfBDGl}{BDFj{{BDGn{BDFl}}}}{cc{}}7{BDFfBDH`}{BDFj{{BDHb{BDFl}}}}{BDFfBDHd}{BDFj{{BDHf{BDFl}}}}{BDFfBDHh}{BDFj{{BDHj{BDFl}}}}{BDFfBDHl}{BDFj{{BDHn{BDFl}}}}{BDFfBDI`}{BDFj{{BDIb{BDFl}}}}{BDFfBDId}{BDFj{{BDIf{BDFl}}}}{BDFfBDIh}{BDFj{{BDIj{BDFl}}}}{BDFfBDIl}{BDFj{{BDIn{BDFl}}}}{BDFfBDJ`}{BDFj{{BDJb{BDFl}}}}{BDFfBDJd}{BDFj{{BDJf{BDFl}}}}{BDFfBDJh}{BDFj{{BDJj{BDFl}}}}{BDFfBDJl}{BDFj{{BDJn{BDFl}}}}{BDFfBDK`}{BDFj{{BDKb{BDFl}}}}{BDFfBDKd}{BDFj{{BDKf{BDFl}}}}{BDFfBDKh}{BDFj{{BDKj{BDFl}}}}{BDFfBDKl}{BDFj{{BDKn{BDFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BDL`{{BDLd{BDLb}}}}{BDL`{{BDLf{BDLb}}}}{{BDL`M`}BDL`}{ce{}{}}0{BDL`{{BDLh{BDLb}}}}{BDL`{{BDLj{BDLb}}}}{BDL`{{BDLl{BDLb}}}}{cc{}}4{BDL`{{BDLn{BDLb}}}}{BDL`{{BDM`{BDLb}}}}{BDL`{{BDMb{BDLb}}}}{BDL`{{BDMd{BDLb}}}}{BDL`{{BDMf{BDLb}}}}{BDL`{{BDMh{BDLb}}}}{BDL`{{BDMj{BDLb}}}}{BDL`{{BDMl{BDLb}}}}{BDL`{{BDMn{BDLb}}}}{BDL`{{BDN`{BDLb}}}}{BDL`{{BDNb{BDLb}}}}{BDL`{{BDNd{BDLb}}}}{BDL`{{BDNf{BDLb}}}}{BDL`{{BDNh{BDLb}}}}{BDL`{{BDNj{BDLb}}}}{BDL`{{BDNl{BDLb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BDNnBDO`}{BDNnBDOb}{ce{}{}}0{BDNnBDOd}{BDNnBDOf}{BDNnBDOh}{cc{}}4{BDNnBDOj}{BDNnBDOl}{BDNnBDOn}{BDNnBE`}{BDNnBEb}{BDNnBEd}{BDNnBEf}{BDNnBEh}{BDNnBEj}{BDNnBEl}{BDNnBEn}{BDNnBEA`}{BDNnBEAb}{BDNnBEAd}{BDNnBEAf}{BDNnBEAh}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{ce{}{}}0{BEAjBEAl}{BEAjBEAn}{BEAjBEB`}{BEAjBEBb}{BEAjBEBd}{BEAjBEBf}{BEAjBEBh}{BEAjBEBj}{BEAjBEBl}{cc{}}:<<;````````````````````````````````{BEBnBEC`}{{BECbM`}BECb}<<{BEBnBECd}{BECb{{BECh{BECf}}}}{BEBnBECj}{BECb{{BECl{BECf}}}}{BEBnBECn}{BEBnBED`}{BEBnBEDb}{BECb{{BEDd{BECf}}}}{BEBnBEDf}{BECb{{BEDh{BECf}}}}{BEBnBEDj}{BECb{{BEDl{BECf}}}}{BEBnBEDn}{BECb{{BEE`{BECf}}}}{BEBnBEEb}{BECb{{BEEd{BECf}}}}{BEBnBEEf}{BECb{{BEEh{BECf}}}}{BEBnBEEj}{BECb{{BEEl{BECf}}}}{BEBnBEEn}{BEBnBEF`}{cc{}}{ce{}{}}{BEBnBEFb}{BECb{{BEFd{BECf}}}}{BEBnBEFf}{BECb{{BEFh{BECf}}}}{BEBnBEFj}{BECb{{BEFl{BECf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BEFnM`}BEFn}99:9{BEG`BEGb}{BEFn{{BEGf{BEGd}}}}443````````````````````````{{BEGhM`}BEGh}<<{BEGjBEGl}{BEGh{{BEH`{BEGn}}}}{BEGjBEHb}{BEGh{{BEHd{BEGn}}}}{BEGjBEHf}{BEGh{{BEHh{BEGn}}}}{cc{}}{ce{}{}}{BEGjBEHj}{BEGh{{BEHl{BEGn}}}}{BEGjBEHn}{BEGh{{BEI`{BEGn}}}}{BEGjBEIb}{BEGh{{BEId{BEGn}}}}{BEGjBEIf}{BEGh{{BEIh{BEGn}}}}{BEGjBEIj}{BEGh{{BEIl{BEGn}}}}{BEGjBEIn}{BEGh{{BEJ`{BEGn}}}}{BEGh{{BEJb{BEGn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BEGjBEJd}{BEGh{{BEJf{BEGn}}}}`````````{{BEJhM`}BEJh}{ce{}{}}0{cc{}}1{BEJjBEJl}{BEJh{{BEK`{BEJn}}}}{BEJjBEKb}{BEJh{{BEKd{BEJn}}}}{BEJjBEKf}{BEJh{{BEKh{BEJn}}}}<<;```````````````````````````````````````````{{BEKjM`}BEKj}88{BEKlBEKn}{BEKj{{BELb{BEL`}}}}{BEKlBELd}{BEKj{{BELf{BEL`}}}}{BEKlBELh}{BEKj{{BELj{BEL`}}}}{BEKlBELl}{BEKj{{BELn{BEL`}}}}?{BEKlBEM`}{BEKj{{BEMb{BEL`}}}}{BEKlBEMd}{BEKlBEMf}{BEKj{{BEMh{BEL`}}}}{ce{}{}}{BEKlBEMj}{BEKlBEMl}{BEKj{{BEMn{BEL`}}}}{BEKlBEN`}{BEKj{{BENb{BEL`}}}}{BEKlBENd}{BEKj{{BENf{BEL`}}}}{c{{Gh{e}}}{}{}}0{BEKlBENh}{BEKj{{BENj{BEL`}}}}{cGl{}}{BEKlBENl}{BEKj{{BENn{BEL`}}}}{BEKlBEO`}{BEKj{{BEOb{BEL`}}}}{BEKlBEOd}{BEKj{{BEOf{BEL`}}}}{BEKlBEOh}{BEKj{{BEOj{BEL`}}}}{BEKlBEOl}{BEKj{{BEOn{BEL`}}}}{BEKlBF`}{BEKj{{BFb{BEL`}}}}{BEKlBFd}{BEKj{{BFf{BEL`}}}}{BEKlBFh}{BEKj{{BFj{BEL`}}}}{BEKlBFl}{BEKj{{BFn{BEL`}}}}`````````````{{BFA`M`}BFA`}{ce{}{}}0{BFAbBFAd}{BFA`{{BFAh{BFAf}}}}{BFAbBFAj}{BFA`{{BFAl{BFAf}}}}{cc{}}5{BFAbBFAn}{BFA`{{BFB`{BFAf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BFAbBFBb}{BFA`{{BFBd{BFAf}}}}{BFAbBFBf}{BFA`{{BFBh{BFAf}}}}`````````{{BFBjM`}BFBj}>>9>{BFBlBFBn}{BFBj{{BFCb{BFC`}}}}887{BFBlBFCd}{BFBj{{BFCf{BFC`}}}}{BFBlBFCh}{BFBj{{BFCj{BFC`}}}}`````{{BFClM`}BFCl}{ce{}{}}0{BFCnBFD`}{BFCl{{BFDd{BFDb}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFDfM`}BFDf}66{BFDhBFDj}{BFDf{{BFDn{BFDl}}}}58443`````{{BFE`M`}BFE`}99{BFEbBFEd}{BFE`{{BFEh{BFEf}}}}8;776`````{{BFEjM`}BFEj}<<{BFElBFEn}{BFEj{{BFFb{BFF`}}}};>::9`````{{BFFdM`}BFFd}??{BFFfBFFh}{BFFd{{BFFl{BFFj}}}}>{ce{}{}}>>=`````{{BFFnM`}BFFn}11{BFG`BFGb}{BFFn{{BFGf{BFGd}}}}{cc{}}4{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFGhM`}BFGh}77{BFGjBFGl}{BFGh{{BFH`{BFGn}}}}59443`````{{BFHbM`}BFHb}::{BFHdBFHf}{BFHb{{BFHj{BFHh}}}}8<776`````{{BFHlM`}BFHl}=={BFHnBFI`}{BFHl{{BFId{BFIb}}}};?::9`````{{BFIfM`}BFIf}{ce{}{}}0{BFIhBFIj}{BFIf{{BFIn{BFIl}}}}?2>>=`````{{BFJ`M`}BFJ`}33{BFJbBFJd}{BFJ`{{BFJh{BFJf}}}}{cc{}}6{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFJjM`}BFJj}99{BFJlBFJn}{BFJj{{BFKb{BFK`}}}}5;443`````{{BFKdM`}BFKd}<<{BFKfBFKh}{BFKd{{BFKl{BFKj}}}}8>776`````{{BFKnM`}BFKn}??{BFL`BFLb}{BFKn{{BFLf{BFLd}}}};{ce{}{}};;:`````{{BFLhM`}BFLh}11{BFLjBFLl}{BFLh{{BFM`{BFLn}}}}?3>>=`````{{BFMbM`}BFMb}44{BFMdBFMf}{BFMb{{BFMj{BFMh}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````99`{FjBFMl}`{FjBFMn}`{FjBFN`}`{FjBFNb}`{FjBFNd}`{FjBFNf}`{FjBFNh}`{FjBFNj}`{FjBFNl}`{FjBFNn}`{FjBFO`}`{FjBFOb}`{FjBFOd}`{FjBFOf}`{FjBFOh}`{FjBFOj}`{FjBFOl}`{FjBFOn}`{FjBG`}`{FjBGb}`{FjBGd}`{FjBGf}`{FjBGh}`{FjBGj}`{FjBGl}`{FjBGn}`{FjBGA`}`{FjBGAb}{cc{}}{ce{}{}}`{FjBGAd}`{FjBGAf}`{FjBGAh}`{FjBGAj}`{FjBGAl}`{FjBGAn}`{FjBGB`}`{FjBGBb}`{FjBGBd}`{FjBGBf}`{FjBGBh}`{FjBGBj}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````{{BGBlM`}BGBl}??{BGBnBGC`}{BGBl{{BGCd{BGCb}}}}{BGBnBGCf}{BGBl{{BGCh{BGCb}}}}{cc{}}{ce{}{}}{BGBnBGCj}{BGBl{{BGCl{BGCb}}}}{BGBnBGCn}{BGBl{{BGD`{BGCb}}}}{BGBnBGDb}{BGBl{{BGDd{BGCb}}}}{BGBnBGDf}{BGBl{{BGDh{BGCb}}}}{BGBnBGDj}{BGBl{{BGDl{BGCb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BGDnM`}BGDn}=={BGE`BGEb}{BGDn{{BGEf{BGEd}}}}{cc{}}{ce{}{}}665```````````{{BGEhM`}BGEh}11{BGEjBGEl}{BGEh{{BGF`{BGEn}}}}{BGEjBGFb}{BGEh{{BGFd{BGEn}}}}6{BGEjBGFf}{BGEh{{BGFh{BGEn}}}}{BGEjBGFj}{BGEh{{BGFl{BGEn}}}}9??>`````{{BGFnM`}BGFn}::{BGG`BGGb}{BGFn{{BGGf{BGGd}}}}=<{c{{Gh{e}}}{}{}}0{cGl{}}```>>{BGGhBGGj}{cc{}}{ce{}{}}443```00{BGGlBGGn}21554```11{BGH`BGHb}32665```22{BGHdBGHf}43776```33{BGHhBGHj}54887```44{BGHlBGHn}65998```55{BGI`BGIb}76::9```66{BGIdBGIf}87;;:```77{BGIhBGIj}98<<;```88{BGIlBGIn}:9==<```99{BGJ`BGJb};:>>=```::{BGJdBGJf}<;??>````````{{BGJhM`}BGJh}<<{BGJh{{BGJl{BGJj}}}}{BGJnBGK`}{BGJh{{BGKb{BGJj}}}}{BGJnBGKd}{BGJh{{BGKf{BGJj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}````````{{BGKhM`}BGKh}33{BGKh{{BGKl{BGKj}}}}{BGKnBGL`}{BGKh{{BGLb{BGKj}}}}{BGKnBGLd}{BGKh{{BGLf{BGKj}}}}98776````````{{BGLhM`}BGLh}99{BGLh{{BGLl{BGLj}}}}{BGLnBGM`}{BGLh{{BGMb{BGLj}}}}{BGLnBGMd}{BGLh{{BGMf{BGLj}}}}?>==<`````{{BGMhM`}BGMh}??{BGMjBGMl}{BGMh{{BGN`{BGMn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BGNbM`}BGNb}33{BGNdBGNf}{BGNb{{BGNj{BGNh}}}}65443`````{{BGNlM`}BGNl}66{BGNnBGO`}{BGNl{{BGOd{BGOb}}}}98776`````{{BGOfM`}BGOf}99{BGOhBGOj}{BGOf{{BGOn{BGOl}}}}<;::9```````````{{BH`M`}BH`}<<{BHbBHd}{BH`{{BHh{BHf}}}}{BHbBHj}{BH`{{BHl{BHf}}}}{BHbBHn}{BH`{{BHA`{BHf}}}}{cc{}}{ce{}{}}{BHbBHAb}{BH`{{BHAd{BHf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{BHAfM`}BHAf}55{BHAhBHAj}{BHAf{{BHAn{BHAl}}}}{BHAhBHB`}{BHAf{{BHBb{BHAl}}}}:9665```````{{BHBdM`}BHBd}::;:{BHBfBHBh}{BHBd{{BHBl{BHBj}}}}{BHBfBHBn}{BHBd{{BHC`{BHBj}}}};;:```````{{BHCbM`}BHCb}??{BHCdBHCf}{BHCb{{BHCj{BHCh}}}}{BHCdBHCl}{BHCb{{BHCn{BHCh}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{BHD`M`}BHD`}33{BHDbBHDd}{BHD`{{BHDh{BHDf}}}}{BHDbBHDj}{BHD`{{BHDl{BHDf}}}}{BHDbBHDn}{BHD`{{BHE`{BHDf}}}}{BHDbBHEb}{BHD`{{BHEd{BHDf}}}}<;::9`````{{BHEfM`}BHEf}<<=<{BHEhBHEj}{BHEf{{BHEn{BHEl}}}}==<```````````{{BHF`M`}BHF`}??{cc{}}{ce{}{}}{BHF`{{BHFd{BHFb}}}}{BHFfBHFh}{BHF`{{BHFj{BHFb}}}}{BHFfBHFl}{BHFfBHFn}{BHF`{{BHG`{BHFb}}}}{BHFfBHGb}{BHF`{{BHGd{BHFb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````{BHGfBHGh}{BHGj{{BHGn{BHGl}}}}{BHGfBHH`}{BHGj{{BHHb{BHGl}}}}{{BHGjM`}BHGj}??{cc{}}{BHGfBHHd}{BHGj{{BHHf{BHGl}}}}{ce{}{}}{BHGfBHHh}{BHGj{{BHHj{BHGl}}}}{BHGfBHHl}{BHGj{{BHHn{BHGl}}}}{BHGfBHI`}{BHGj{{BHIb{BHGl}}}}{BHGfBHId}{BHGj{{BHIf{BHGl}}}}{BHGfBHIh}{BHGj{{BHIj{BHGl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BHGfBHIl}{BHGj{{BHIn{BHGl}}}}{BHGfBHJ`}{BHGj{{BHJb{BHGl}}}}{BHGfBHJd}{BHGj{{BHJf{BHGl}}}}```````````{{BHJhM`}BHJh}{ce{}{}}0{BHJjBHJl}{BHJh{{BHK`{BHJn}}}}{BHJjBHKb}{BHJh{{BHKd{BHJn}}}}{BHJjBHKf}{BHJh{{BHKh{BHJn}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{BHJjBHKj}{BHJh{{BHKl{BHJn}}}}{cGl{}}`````````````````````````{BHKnBHL`}{BHLb{{BHLf{BHLd}}}}{BHKnBHLh}{BHLb{{BHLj{BHLd}}}}{{BHLbM`}BHLb}{ce{}{}}0:{BHKnBHLl}{BHLb{{BHLn{BHLd}}}}2{BHKnBHM`}{BHLb{{BHMb{BHLd}}}}{BHKnBHMd}{BHLb{{BHMf{BHLd}}}}{BHKnBHMh}{BHLb{{BHMj{BHLd}}}}{BHKnBHMl}{BHLb{{BHMn{BHLd}}}}{BHKnBHN`}{BHLb{{BHNb{BHLd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BHKnBHNd}{BHLb{{BHNf{BHLd}}}}{BHKnBHNh}{BHLb{{BHNj{BHLd}}}}{BHKnBHNl}{BHLb{{BHNn{BHLd}}}}```````````{{BHO`M`}BHO`}{ce{}{}}0{BHObBHOd}{BHO`{{BHOh{BHOf}}}}{BHObBHOj}{BHO`{{BHOl{BHOf}}}}{BHObBHOn}{BHO`{{BI`{BHOf}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{BHObBIb}{BHO`{{BId{BHOf}}}}{cGl{}}``````{{BIfM`}BIf}<<5<{BIhBIj}{BIf{{BIn{BIl}}}}{BIhBIA`}774`````{{BIAbM`}BIAb}{ce{}{}}0:0{BIAdBIAf}{BIAb{{BIAj{BIAh}}}};;8`````````{{BIAlM`}BIAl}33=3{BIAnBIB`}{BIAl{{BIBd{BIBb}}}}{BIAnBIBf}{BIAl{{BIBh{BIBb}}}}{BIAnBIBj}{BIAl{{BIBl{BIBb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````{{BIBnM`}BIBn}<<{cc{}}={BIC`BICb}{BIBn{{BICf{BICd}}}}{BIC`BICh}{BIC`BICj}{BIBn{{BICl{BICd}}}}{BIC`BICn}{BIBn{{BID`{BICd}}}}::9```{ce{}{}}080{BIDbBIDd}<<;`````````{{BIDfM`}BIDf}22{BIDhBIDj}{BIDhBIDl}<4{BIDhBIDn}{BIDf{{BIEb{BIE`}}}}{BIDhBIEd}{BIDf{{BIEf{BIE`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````::`{FlBIEh}`{FlBIEj}`{FlBIEl}`{FlBIEn}`{FlBIF`}{cc{}}`{FlBIFb}`{FlBIFd}`{FlBIFf}`{FlBIFh}{ce{}{}}`{FlBIFj}`{FlBIFl}`{FlBIFn}`{FlBIG`}`{FlBIGb}`{FlBIGd}`{FlBIGf}`{FlBIGh}`{FlBIGj}{c{{Gh{e}}}{}{}}0{cGl{}}`{FlBIGl}`{FlBIGn}`{FlBIH`}`{FlBIHb}`{FlBIHd}`{FlBIHf}`{FlBIHh}`{FlBIHj}`{FlBIHl}`{FlBIHn}`{FlBII`}`{FlBIIb}```{{BIIdM`}BIId}{ce{}{}}0{cc{}}1{BIId{{BIIh{BIIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{BIIjM`}BIIj}5545{BIIj{{BIIn{BIIl}}}}332```{{BIJ`M`}BIJ`}7767{BIJ`{{BIJd{BIJb}}}}554`````````````````````````{{BIJfM`}BIJf}99{BIJhBIJj}{BIJf{{BIJn{BIJl}}}}:;{BIJhBIK`}{BIJf{{BIKb{BIJl}}}}{BIJhBIKd}{BIJf{{BIKf{BIJl}}}}{BIJhBIKh}{BIJf{{BIKj{BIJl}}}}{BIJhBIKl}{BIJf{{BIKn{BIJl}}}}{BIJhBIL`}{BIJf{{BILb{BIJl}}}}{BIJhBILd}{BIJf{{BILf{BIJl}}}}{BIJhBILh}{BIJf{{BILj{BIJl}}}}{BIJhBILl}{BIJf{{BILn{BIJl}}}}{BIJhBIM`}{BIJf{{BIMb{BIJl}}}}{BIJhBIMd}{BIJf{{BIMf{BIJl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BIMhM`}BIMh}{ce{}{}}0{BIMjBIMl}{BIMh{{BIN`{BIMn}}}}{cc{}}3665`````{{BINbM`}BINb}4414{BINb{{BINf{BINd}}}}{BINb{{BINh{BINd}}}}{BINb{{BINj{BINd}}}}::9`````````{{BINlM`}BINl}8858{BINnBIO`}{BINl{{BIOd{BIOb}}}}{BINnBIOf}{BINl{{BIOh{BIOb}}}}{BINnBIOj}{BINl{{BIOl{BIOb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BIOnM`}BIOn}{ce{}{}}0?0{BJ`BJb}{BIOn{{BJf{BJd}}}}{BJ`BJh}{BIOn{{BJj{BJd}}}}{BJ`BJl}{BIOn{{BJn{BJd}}}}998`````66{cc{}}7{BJA`BJAb}{BJA`BJAd}{BJA`BJAf}==<`````````{{BJAhM`}BJAh};;4;{BJAjBJAl}{BJAh{{BJB`{BJAn}}}}{BJAjBJBb}{BJAh{{BJBd{BJAn}}}}{BJAjBJBf}{BJAh{{BJBh{BJAn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJBjM`}BJBj}{ce{}{}}0>0{BJBlBJBn}{BJBj{{BJCb{BJC`}}}}554`````{{BJCdM`}BJCd}33{cc{}}4{BJCfBJCh}{BJCd{{BJCl{BJCj}}}}998`````````{{BJCnM`}BJCn}7737{BJD`BJDb}{BJCn{{BJDf{BJDd}}}}{BJD`BJDh}{BJCn{{BJDj{BJDd}}}}{BJD`BJDl}{BJCn{{BJDn{BJDd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJE`M`}BJE`}{ce{}{}}0=0{BJEbBJEd}{BJE`{{BJEh{BJEf}}}}554`````{{BJEjM`}BJEj}33{cc{}}4{BJElBJEn}{BJEj{{BJFb{BJF`}}}}998`````````{{BJFdM`}BJFd}7737{BJFfBJFh}{BJFd{{BJFl{BJFj}}}}{BJFfBJFn}{BJFd{{BJG`{BJFj}}}}{BJFfBJGb}{BJFd{{BJGd{BJFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJGfM`}BJGf}{ce{}{}}0=0{BJGhBJGj}{BJGf{{BJGn{BJGl}}}}554`````{{BJH`M`}BJH`}33{cc{}}4{BJHbBJHd}{BJH`{{BJHh{BJHf}}}}998```{{BJHjM`}BJHj}7737{BJHj{{BJHn{BJHl}}}};;:`````{{BJI`M`}BJI`}9959{BJIbBJId}{BJI`{{BJIh{BJIf}}}}>>=`````{{BJIjM`}BJIj}<<8<{BJIlBJIn}{BJIj{{BJJb{BJJ`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJJdM`}BJJd}{ce{}{}}0>0{BJJd{{BJJh{BJJf}}}}{BJJjBJJl}554```22{cc{}}3{BJJnBJK`}776```4414{BJKbBJKd}887```{{BJKfM`}BJKf}6636{BJKf{{BJKj{BJKh}}}}::9`````{{BJKlM`}BJKl}8858{BJKnBJL`}{BJKl{{BJLd{BJLb}}}}==<`````{{BJLfM`}BJLf};;8;{BJLhBJLj}{BJLf{{BJLn{BJLl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJM`M`}BJM`}{ce{}{}}0>0{BJM`{{BJMd{BJMb}}}}{BJMfBJMh}554```22{cc{}}3{BJMjBJMl}776```4414{BJMnBJN`}887```````````````````````````552`{FnBJNb}`{FnBJNd}`{FnBJNf}`{FnBJNh}9`{FnBJNj}`{FnBJNl}`{FnBJNn}`{FnBJO`}`{FnBJOb}`{FnBJOd}`{FnBJOf}`{FnBJOh}`{FnBJOj}`{FnBJOl}`{FnBJOn}`{FnBK`}`{FnBKb}`{FnBKd}{c{{Gh{e}}}{}{}}0{cGl{}}`{FnBKf}`{FnBKh}`{FnBKj}`{FnBKl}`{FnBKn}`{FnBKA`}`{FnBKAb}`{FnBKAd}````{{BKAfM`}BKAf}{ce{}{}}0{cc{}}1{BKAf{{BKAj{BKAh}}}}==<{BKAf{{BKAl{BKAh}}}}```````{{BKAnM`}BKAn}4434{BKB`BKBb}{BKAn{{BKBf{BKBd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BKB`BKBh}{BKAn{{BKBj{BKBd}}}}````::9:{BKBlBKBn}443{BKBlBKC`}````<<;<{BKCbBKCd}665{BKCbBKCf}`````{{BKChM`}BKCh}??>?{BKCjBKCl}{BKCh{{BKD`{BKCn}}}}::9`````````{{BKDbM`}BKDb}{ce{}{}}0{BKDdBKDf}{BKDb{{BKDj{BKDh}}}}{cc{}}3{BKDdBKDl}{BKDb{{BKDn{BKDh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BKDdBKE`}{BKDb{{BKEb{BKDh}}}}````````````{{BKEdM`}BKEd}::7:{BKEfBKEh}{BKEd{{BKEl{BKEj}}}}{BKEfBKEn}{BKEd{{BKF`{BKEj}}}}{BKEfBKFb}{BKEfBKFd}{BKEd{{BKFf{BKEj}}}}{BKEfBKFh}{BKEd{{BKFj{BKEj}}}}==<````{ce{}{}}0{cc{}}1{BKFlBKFn}{BKFlBKG`}{c{{Gh{e}}}{}{}}0{cGl{}}````````{{BKGbM`}BKGb}6656{BKGdBKGf}{BKGdBKGh}{BKGb{{BKGl{BKGj}}}}{BKGdBKGn}{BKGb{{BKH`{BKGj}}}}776`````{BKHbBKHd}{BKHf{{BKHj{BKHh}}}}{{BKHfM`}BKHf}>>=>::9`````{BKHlBKHn}{BKI`{{BKId{BKIb}}}}{{BKI`M`}BKI`}{ce{}{}}0{cc{}}1??>````````````````{BKIfBKIh}{BKIj{{BKIn{BKIl}}}}{BKIfBKJ`}{BKIj{{BKJb{BKIl}}}}{{BKIjM`}BKIj}66{BKIj{{BKJd{BKIl}}}}{BKIfBKJf}{BKIj{{BKJh{BKIl}}}}{BKIfBKJj}{BKIj{{BKJl{BKIl}}}}:{BKIfBKJn}{BKIj{{BKK`{BKIl}}}}={c{{Gh{e}}}{}{}}0{cGl{}}{BKIfBKKb}{BKIj{{BKKd{BKIl}}}}```{ce{}{}}0{cc{}}1{BKKfBKKh}665```2212{BKKjBKKl}776```{{BKKnM`}BKKn}4434{BKKn{{BKLb{BKL`}}}}998`````{{BKLdM`}BKLd}6656{BKLfBKLh}{BKLd{{BKLl{BKLj}}}}<<;`````{{BKLnM`}BKLn}9989{BKM`BKMb}{BKLn{{BKMf{BKMd}}}}??>`````{{BKMhM`}BKMh}<<;<{c{{Gh{e}}}{}{}}0{cGl{}}{BKMjBKMl}{BKMh{{BKN`{BKMn}}}}``````````````````````````{{BKNbM`}BKNb}{ce{}{}}0{cc{}}1665{BKNdBKNf}{BKNb{{BKNj{BKNh}}}}{BKNb{{BKNl{BKNh}}}}{BKNdBKNn}{BKNb{{BKO`{BKNh}}}}{BKNdBKOb}{BKNb{{BKOd{BKNh}}}}{BKNdBKOf}{BKNb{{BKOh{BKNh}}}}{BKNdBKOj}{BKNb{{BKOl{BKNh}}}}{BKNdBKOn}{BKNb{{BL`{BKNh}}}}{BKNdBLb}{BKNb{{BLd{BKNh}}}}{BKNdBLf}{BKNb{{BLh{BKNh}}}}{BKNdBLj}{BKNb{{BLl{BKNh}}}}{BKNdBLn}{BKNb{{BLA`{BKNh}}}}{BKNdBLAb}{BKNb{{BLAd{BKNh}}}}``````{{BLAfM`}BLAf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BLAhBLAj}{BLAf{{BLAn{BLAl}}}}{BLAf{{BLB`{BLAl}}}}`````{{BLBbM`}BLBb}7767554{BLBdBLBf}{BLBb{{BLBj{BLBh}}}}`````{{BLBlM`}BLBl}::9:887{BLBnBLC`}{BLBl{{BLCd{BLCb}}}}`````{{BLCfM`}BLCf}==<=;;:{BLChBLCj}{BLCf{{BLCn{BLCl}}}}`````{{BLD`M`}BLD`}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BLDbBLDd}{BLD`{{BLDh{BLDf}}}}```{{BLDjM`}BLDj}6656443{BLDj{{BLDn{BLDl}}}}`````{{BLE`M`}BLE`}8878665{BLEbBLEd}{BLE`{{BLEh{BLEf}}}}```````````````````````````````````{G`BLEj}`{G`BLEl}`{G`BLEn}`{G`BLF`}>>`{G`BLFb}`{G`BLFd}`{G`BLFf}`{G`BLFh}`{G`BLFj}`{G`BLFl}`{G`BLFn}{cc{}}`{G`BLG`}`{G`BLGb}`{G`BLGd}`{G`BLGf}`{G`BLGh}`{G`BLGj}`{G`BLGl}`{G`BLGn}{ce{}{}}`{G`BLH`}`{G`BLHb}`{G`BLHd}`{G`BLHf}`{G`BLHh}`{G`BLHj}`{G`BLHl}`{G`BLHn}`{G`BLI`}`{G`BLIb}`{G`BLId}`{G`BLIf}`{G`BLIh}{c{{Gh{e}}}{}{}}0`{G`BLIj}{cGl{}}```````{BLIlBLIn}{BLJ`{{BLJd{BLJb}}}}{{BLJ`M`}BLJ`}{ce{}{}}0{BLIlBLJf}{BLJ`{{BLJh{BLJb}}}}{cc{}}3997`````{{BLJjM`}BLJj}4414{BLJlBLJn}{BLJj{{BLKb{BLK`}}}}<<:`````{{BLKdM`}BLKd}7747{BLKfBLKh}{BLKd{{BLKl{BLKj}}}}??=`````{{BLKnM`}BLKn}::7:{BLL`BLLb}{BLKn{{BLLf{BLLd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{{BLLhM`}BLLh}??<?{BLLjBLLl}{BLLh{{BLM`{BLLn}}}}{BLLjBLMb}{BLLh{{BLMd{BLLn}}}}{BLLjBLMf}{BLLh{{BLMh{BLLn}}}}{BLLjBLMj}{BLLh{{BLMl{BLLn}}}}{BLLjBLMn}{BLLh{{BLN`{BLLn}}}}{BLLjBLNb}{BLLh{{BLNd{BLLn}}}}{BLLjBLNf}{BLLh{{BLNh{BLLn}}}}{BLLjBLNj}{BLLh{{BLNl{BLLn}}}}{c{{Gh{e}}}{}{}}0{BLLjBLNn}{BLLh{{BLO`{BLLn}}}}{BLLjBLOb}{BLLh{{BLOd{BLLn}}}}{cGl{}}```````{{BLOfM`}BLOf}{ce{}{}}0{BLOhBLOj}{BLOf{{BLOn{BLOl}}}}{BLOhBM`}{BLOf{{BMb{BLOl}}}}{cc{}}5<<7`````````````````````````````````````````````````````````{BMdBMf}{BMh{{BMl{BMj}}}}{BMdBMn}{BMh{{BMA`{BMj}}}}{{BMhM`}BMh}::{BMdBMAb}{BMh{{BMAd{BMj}}}}{BMdBMAf}{BMh{{BMAh{BMj}}}}{BMdBMAj}{BMh{{BMAl{BMj}}}}{BMdBMAn}{BMh{{BMB`{BMj}}}}{BMdBMBb}{BMh{{BMBd{BMj}}}}?{ce{}{}}{BMdBMBf}{BMh{{BMBh{BMj}}}}{BMdBMBj}{BMh{{BMBl{BMj}}}}{BMdBMBn}{BMh{{BMC`{BMj}}}}{BMdBMCb}{BMh{{BMCd{BMj}}}}{BMdBMCf}{BMh{{BMCh{BMj}}}}{BMdBMCj}{BMh{{BMCl{BMj}}}}{BMdBMCn}{BMh{{BMD`{BMj}}}}{BMdBMDb}{BMh{{BMDd{BMj}}}}{BMdBMDf}{BMh{{BMDh{BMj}}}}{BMdBMDj}{BMh{{BMDl{BMj}}}}{BMdBMDn}{BMh{{BME`{BMj}}}}{BMdBMEb}{BMh{{BMEd{BMj}}}}{BMdBMEf}{BMh{{BMEh{BMj}}}}{BMdBMEj}{BMh{{BMEl{BMj}}}}{BMdBMEn}{BMh{{BMF`{BMj}}}}{BMdBMFb}{BMh{{BMFd{BMj}}}}{c{{Gh{e}}}{}{}}0{BMdBMFf}{BMh{{BMFh{BMj}}}}{BMdBMFj}{BMh{{BMFl{BMj}}}}{BMdBMFn}{BMh{{BMG`{BMj}}}}{BMdBMGb}{BMh{{BMGd{BMj}}}}{cGl{}}```````````````{{BMGfM`}BMGf}{ce{}{}}0{BMGhBMGj}{BMGf{{BMGn{BMGl}}}}{cc{}}3{BMGhBMH`}{BMGf{{BMHb{BMGl}}}}{BMGhBMHd}{BMGf{{BMHf{BMGl}}}}{BMGhBMHh}{BMGf{{BMHj{BMGl}}}}{BMGhBMHl}{BMGf{{BMHn{BMGl}}}}{c{{Gh{e}}}{}{}}0{BMGhBMI`}{BMGf{{BMIb{BMGl}}}}{cGl{}}`````{{BMIdM`}BMId}{ce{}{}}0{BMIfBMIh}{BMId{{BMIl{BMIj}}}}{cc{}}3885`````{{BMInM`}BMIn}4414{BMJ`BMJb}{BMIn{{BMJf{BMJd}}}};;8```````````````{{BMJhM`}BMJh}77{BMJjBMJl}{BMJh{{BMK`{BMJn}}}}{BMJjBMKb}{BMJh{{BMKd{BMJn}}}}8;{BMJjBMKf}{BMJh{{BMKh{BMJn}}}}{BMJjBMKj}{BMJh{{BMKl{BMJn}}}}{BMJjBMKn}{BMJh{{BML`{BMJn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BMJjBMLb}{BMJh{{BMLd{BMJn}}}}````{ce{}{}}0{cc{}}1{BMLfBMLh}{BMLfBMLj}776```3323{BMLlBMLn}887`````````{{BMM`M`}BMM`}554{BMMbBMMd}{BMM`{{BMMh{BMMf}}}}{BMMbBMMj}{BMM`{{BMMl{BMMf}}}}9{BMMbBMMn}{BMM`{{BMN`{BMMf}}}}??>```````{{BMNbM`}BMNb}<<;<{BMNdBMNf}{BMNb{{BMNj{BMNh}}}}{c{{Gh{e}}}{}{}}0{BMNdBMNl}{BMNb{{BMNn{BMNh}}}}{cGl{}}``````````````````````{BMO`{{BMOd{BMOb}}}}{{BMO`M`}BMO`}{ce{}{}}0{BMO`{{BMOf{BMOb}}}}{BMO`{{BMOh{BMOb}}}}{BMO`{{BMOj{BMOb}}}}{BMO`{{BMOl{BMOb}}}}{cc{}}{BMO`{{BMOn{BMOb}}}}6{BMO`{{BN`{BMOb}}}}{BMO`{{BNb{BMOb}}}}{BMO`{{BNd{BMOb}}}}{BMO`{{BNf{BMOb}}}}{BMO`{{BNh{BMOb}}}}{BMO`{{BNj{BMOb}}}}{BMO`{{BNl{BMOb}}}}{BMO`{{BNn{BMOb}}}}{BMO`{{BNA`{BMOb}}}}{c{{Gh{e}}}{}{}}0{BMO`{{BNAb{BMOb}}}}{BMO`{{BNAd{BMOb}}}}{BMO`{{BNAf{BMOb}}}}{BMO`{{BNAh{BMOb}}}}{cGl{}}{BMO`{{BNAj{BMOb}}}}```````````````````````````````````````````{BNAlBNAn}{BNB`{{BNBd{BNBb}}}}{{BNB`M`}BNB`}{ce{}{}}0{BNAlBNBf}{BNB`{{BNBh{BNBb}}}}{BNAlBNBj}{BNB`{{BNBl{BNBb}}}}{BNAlBNBn}{BNB`{{BNC`{BNBb}}}}{BNAlBNCb}{BNB`{{BNCd{BNBb}}}}{cc{}}{BNAlBNCf}{BNB`{{BNCh{BNBb}}}};{BNAlBNCj}{BNB`{{BNCl{BNBb}}}}{BNAlBNCn}{BNB`{{BND`{BNBb}}}}{BNAlBNDb}{BNB`{{BNDd{BNBb}}}}{BNAlBNDf}{BNB`{{BNDh{BNBb}}}}{BNAlBNDj}{BNB`{{BNDl{BNBb}}}}{BNAlBNDn}{BNB`{{BNE`{BNBb}}}}{BNAlBNEb}{BNB`{{BNEd{BNBb}}}}{BNAlBNEf}{BNB`{{BNEh{BNBb}}}}{BNAlBNEj}{BNB`{{BNEl{BNBb}}}}{c{{Gh{e}}}{}{}}0{BNAlBNEn}{BNB`{{BNF`{BNBb}}}}{BNAlBNFb}{BNB`{{BNFd{BNBb}}}}{BNAlBNFf}{BNB`{{BNFh{BNBb}}}}{BNAlBNFj}{BNB`{{BNFl{BNBb}}}}{cGl{}}{BNAlBNFn}{BNB`{{BNG`{BNBb}}}}```````````````````````````````````````````{BNGbBNGd}{BNGf{{BNGj{BNGh}}}}{{BNGfM`}BNGf}{ce{}{}}0{BNGbBNGl}{BNGf{{BNGn{BNGh}}}}{BNGbBNH`}{BNGf{{BNHb{BNGh}}}}{BNGbBNHd}{BNGf{{BNHf{BNGh}}}}{BNGbBNHh}{BNGf{{BNHj{BNGh}}}}{cc{}}{BNGbBNHl}{BNGf{{BNHn{BNGh}}}};{BNGbBNI`}{BNGf{{BNIb{BNGh}}}}{BNGbBNId}{BNGf{{BNIf{BNGh}}}}{BNGbBNIh}{BNGf{{BNIj{BNGh}}}}{BNGbBNIl}{BNGf{{BNIn{BNGh}}}}{BNGbBNJ`}{BNGf{{BNJb{BNGh}}}}{BNGbBNJd}{BNGf{{BNJf{BNGh}}}}{BNGbBNJh}{BNGf{{BNJj{BNGh}}}}{BNGbBNJl}{BNGf{{BNJn{BNGh}}}}{BNGbBNK`}{BNGf{{BNKb{BNGh}}}}{c{{Gh{e}}}{}{}}0{BNGbBNKd}{BNGf{{BNKf{BNGh}}}}{BNGbBNKh}{BNGf{{BNKj{BNGh}}}}{BNGbBNKl}{BNGf{{BNKn{BNGh}}}}{BNGbBNL`}{BNGf{{BNLb{BNGh}}}}{cGl{}}{BNGbBNLd}{BNGf{{BNLf{BNGh}}}}``````````````````````{BNLhBNLj}{ce{}{}}0{BNLhBNLl}{BNLhBNLn}{BNLhBNM`}{BNLhBNMb}{cc{}}{BNLhBNMd}6{BNLhBNMf}{BNLhBNMh}{BNLhBNMj}{BNLhBNMl}{BNLhBNMn}{BNLhBNN`}{BNLhBNNb}{BNLhBNNd}{BNLhBNNf}{c{{Gh{e}}}{}{}}0{BNLhBNNh}{BNLhBNNj}{BNLhBNNl}{BNLhBNNn}{cGl{}}{BNLhBNO`}```{ce{}{}}0{cc{}}1{BNObBNOd}994```````````````{{BNOfM`}BNOf}3323{BNOhBNOj}{BNOf{{BNOn{BNOl}}}}{BNOhBO`}{BNOf{{BOb{BNOl}}}}{BNOhBOd}{BNOf{{BOf{BNOl}}}}{BNOhBOh}{BNOf{{BOj{BNOl}}}}{BNOhBOl}{BNOf{{BOn{BNOl}}}}{c{{Gh{e}}}{}{}}0{BNOhBOA`}{BNOf{{BOAb{BNOl}}}}{cGl{}}````{BOAdBOAf}{ce{}{}}0{cc{}}1{BOAdBOAh}774````{BOAjBOAl}332388{BOAjBOAn}6```4434{BOB`BOBb}::7```5545{BOBdBOBf};;8`````````````````{{BOBhM`}BOBh}77{BOBjBOBl}{BOBh{{BOC`{BOBn}}}}{BOBjBOCb}{BOBh{{BOCd{BOBn}}}}:;{BOBjBOCf}{BOBh{{BOCh{BOBn}}}}{BOBjBOCj}{BOBh{{BOCl{BOBn}}}}{BOBjBOCn}{BOBh{{BOD`{BOBn}}}}{BOBjBODb}{BOBh{{BODd{BOBn}}}}{BOBjBODf}{BOBh{{BODh{BOBn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{BODjM`}BODj}{ce{}{}}0{cc{}}{BODlBODn}{BODj{{BOEb{BOE`}}}}{BODlBOEd}{BODj{{BOEf{BOE`}}}}5887```5545{BOEhBOEj}998`````{BOElBOEn}{BOF`{{BOFd{BOFb}}}}{{BOF`M`}BOF`}9989<<;``````````99{BOFfBOFh}{BOFfBOFj}{BOFfBOFl};<{BOFfBOFn}{BOFfBOG`}{BOFfBOGb}{c{{Gh{e}}}{}{}}0{BOFfBOGd}{BOFfBOGf}{cGl{}}```````{{BOGhM`}BOGh}{ce{}{}}0{cc{}}1663{BOGjBOGl}{BOGh{{BOH`{BOGn}}}}{BOGjBOHb}{BOGh{{BOHd{BOGn}}}}```````{{BOHfM`}BOHf}6656;;8{BOHhBOHj}{BOHf{{BOHn{BOHl}}}}{BOHhBOI`}{BOHf{{BOIb{BOHl}}}}`````{{BOIdM`}BOId};;:;{c{{Gh{e}}}{}{}}0{BOIfBOIh}{BOId{{BOIl{BOIj}}}}{cGl{}}``````````??`{GbBOIn}`{GbBOJ`}`{GbBOJb}{cc{}}{ce{}{}}`{GbBOJd}`{GbBOJf}`{{GbEGn}BOJh}{Gb{{`{{EHd{}{{EHb{BOJh}}}}}}}}`{GbBOJj}`{GbBOJl}`{GbBOJn}??<`````{{BOK`M`}BOK`}88{BOKbBOKd}{BOK`{{BOKh{BOKf}}}};:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BOKjM`}BOKj}=={BOKlBOKn}{BOKj{{BOLb{BOL`}}}}{cc{}}{ce{}{}}665```{{BOLdM`}BOLd}11{BOLd{{BOLh{BOLf}}}}32887`````{{BOLjM`}BOLj}3343{BOLlBOLn}{BOLj{{BOMb{BOM`}}}};;:`````{{BOMdM`}BOMd}6676{BOMfBOMh}{BOMd{{BOMl{BOMj}}}}>>=```{{BOMnM`}BOMn}99:9??>```{{BON`M`}BON`}::;:{BON`{{BONd{BONb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```==>={BONfBONh}221```{{BONjM`}BONj}??{cc{}}{ce{}{}}{BONj{{BONn{BONl}}}}665","c":[],"p":[[6,"Interrupt",0],[5,"APB_CTRL",0],[5,"APB_SARADC",0],[5,"ASSIST_DEBUG",0],[5,"BB",0],[5,"DMA",0],[5,"ECC",0],[5,"EFUSE",0],[5,"EXTMEM",0],[5,"GPIO",0],[5,"I2C0",0],[5,"INTERRUPT_CORE0",0],[5,"IO_MUX",0],[5,"LEDC",0],[5,"MODEM_CLKRST",0],[5,"RNG",0],[5,"RTC_CNTL",0],[5,"SENSITIVE",0],[5,"SHA",0],[5,"SPI0",0],[5,"SPI1",0],[5,"SPI2",0],[5,"SYSTEM",0],[5,"SYSTIMER",0],[5,"TIMG0",0],[5,"UART0",0],[5,"UART1",0],[5,"XTS_AES",0],[1,"bool"],[5,"Formatter",17634],[8,"Result",17634],[5,"RegisterBlock",472],[5,"RegisterBlock",1321],[5,"RegisterBlock",2010],[5,"RegisterBlock",2261],[5,"RegisterBlock",2299],[5,"RegisterBlock",3116],[5,"RegisterBlock",3286],[5,"RegisterBlock",4219],[5,"RegisterBlock",5094],[5,"RegisterBlock",5656],[5,"RegisterBlock",6406],[5,"RegisterBlock",7914],[5,"RegisterBlock",8025],[5,"RegisterBlock",8535],[5,"RegisterBlock",8691],[5,"RegisterBlock",8711],[5,"RegisterBlock",10853],[5,"RegisterBlock",11207],[5,"RegisterBlock",11442],[5,"RegisterBlock",11924],[5,"RegisterBlock",13044],[5,"RegisterBlock",14356],[5,"RegisterBlock",15266],[5,"RegisterBlock",15864],[5,"RegisterBlock",16417],[5,"RegisterBlock",17480],[5,"Peripherals",0],[6,"Option",17635],[6,"Result",17636],[1,"u8"],[5,"TypeId",17637],[8,"CLK_OUT_EN",472],[8,"CLKGATE_FORCE_ON",472],[8,"DATE",472],[8,"EXT_MEM_PMS_LOCK",472],[8,"FLASH_ACE0_ADDR",472],[8,"FLASH_ACE0_ATTR",472],[8,"FLASH_ACE0_SIZE",472],[8,"FLASH_ACE1_ADDR",472],[8,"FLASH_ACE1_ATTR",472],[8,"FLASH_ACE1_SIZE",472],[8,"FLASH_ACE2_ADDR",472],[8,"FLASH_ACE2_ATTR",472],[8,"FLASH_ACE2_SIZE",472],[8,"FLASH_ACE3_ADDR",472],[8,"FLASH_ACE3_ATTR",472],[8,"FLASH_ACE3_SIZE",472],[8,"FRONT_END_MEM_PD",472],[8,"HOST_INF_SEL",472],[8,"MEM_POWER_DOWN",472],[8,"MEM_POWER_UP",472],[8,"PERI_BACKUP_APB_ADDR",472],[8,"PERI_BACKUP_CONFIG",472],[8,"PERI_BACKUP_INT_CLR",472],[8,"PERI_BACKUP_INT_ENA",472],[8,"PERI_BACKUP_INT_RAW",472],[8,"PERI_BACKUP_INT_ST",472],[8,"PERI_BACKUP_MEM_ADDR",472],[8,"REDCY_SIG0",472],[8,"REDCY_SIG1",472],[8,"RETENTION_CTRL",472],[8,"RND_DATA",472],[8,"SDIO_CTRL",472],[8,"SPI_MEM_PMS_CTRL",472],[8,"SPI_MEM_REJECT_ADDR",472],[8,"SYSCLK_CONF",472],[8,"TICK_CONF",472],[8,"WIFI_BB_CFG",472],[8,"WIFI_BB_CFG_2",472],[8,"WIFI_CLK_EN",472],[8,"WIFI_RST_EN",472],[8,"W",600],[1,"u32"],[8,"R",600],[8,"CLK160_OEN_R",600],[5,"CLK_OUT_EN_SPEC",600],[8,"CLK160_OEN_W",600],[8,"CLK20_OEN_R",600],[8,"CLK20_OEN_W",600],[8,"CLK22_OEN_R",600],[8,"CLK22_OEN_W",600],[8,"CLK40X_BB_OEN_R",600],[8,"CLK40X_BB_OEN_W",600],[8,"CLK44_OEN_R",600],[8,"CLK44_OEN_W",600],[8,"CLK80_OEN_R",600],[8,"CLK80_OEN_W",600],[8,"CLK_320M_OEN_R",600],[8,"CLK_320M_OEN_W",600],[8,"CLK_ADC_INF_OEN_R",600],[8,"CLK_ADC_INF_OEN_W",600],[8,"CLK_BB_OEN_R",600],[8,"CLK_BB_OEN_W",600],[8,"CLK_DAC_CPU_OEN_R",600],[8,"CLK_DAC_CPU_OEN_W",600],[8,"CLK_XTAL_OEN_R",600],[8,"CLK_XTAL_OEN_W",600],[8,"W",655],[8,"R",655],[8,"ROM_CLKGATE_FORCE_ON_R",655],[5,"CLKGATE_FORCE_ON_SPEC",655],[8,"ROM_CLKGATE_FORCE_ON_W",655],[8,"SRAM_CLKGATE_FORCE_ON_R",655],[8,"SRAM_CLKGATE_FORCE_ON_W",655],[8,"W",674],[8,"R",674],[8,"DATE_R",674],[5,"DATE_SPEC",674],[8,"DATE_W",674],[8,"W",689],[8,"R",689],[8,"EXT_MEM_PMS_LOCK_R",689],[5,"EXT_MEM_PMS_LOCK_SPEC",689],[8,"EXT_MEM_PMS_LOCK_W",689],[8,"W",704],[8,"R",704],[8,"S_R",704],[5,"FLASH_ACE0_ADDR_SPEC",704],[8,"S_W",704],[8,"W",719],[8,"R",719],[8,"FLASH_ACE0_ATTR_R",719],[5,"FLASH_ACE0_ATTR_SPEC",719],[8,"FLASH_ACE0_ATTR_W",719],[8,"W",734],[8,"R",734],[8,"FLASH_ACE0_SIZE_R",734],[5,"FLASH_ACE0_SIZE_SPEC",734],[8,"FLASH_ACE0_SIZE_W",734],[8,"W",749],[8,"R",749],[8,"S_R",749],[5,"FLASH_ACE1_ADDR_SPEC",749],[8,"S_W",749],[8,"W",764],[8,"R",764],[8,"FLASH_ACE1_ATTR_R",764],[5,"FLASH_ACE1_ATTR_SPEC",764],[8,"FLASH_ACE1_ATTR_W",764],[8,"W",779],[8,"R",779],[8,"FLASH_ACE1_SIZE_R",779],[5,"FLASH_ACE1_SIZE_SPEC",779],[8,"FLASH_ACE1_SIZE_W",779],[8,"W",794],[8,"R",794],[8,"S_R",794],[5,"FLASH_ACE2_ADDR_SPEC",794],[8,"S_W",794],[8,"W",809],[8,"R",809],[8,"FLASH_ACE2_ATTR_R",809],[5,"FLASH_ACE2_ATTR_SPEC",809],[8,"FLASH_ACE2_ATTR_W",809],[8,"W",824],[8,"R",824],[8,"FLASH_ACE2_SIZE_R",824],[5,"FLASH_ACE2_SIZE_SPEC",824],[8,"FLASH_ACE2_SIZE_W",824],[8,"W",839],[8,"R",839],[8,"S_R",839],[5,"FLASH_ACE3_ADDR_SPEC",839],[8,"S_W",839],[8,"W",854],[8,"R",854],[8,"FLASH_ACE3_ATTR_R",854],[5,"FLASH_ACE3_ATTR_SPEC",854],[8,"FLASH_ACE3_ATTR_W",854],[8,"W",869],[8,"R",869],[8,"FLASH_ACE3_SIZE_R",869],[5,"FLASH_ACE3_SIZE_SPEC",869],[8,"FLASH_ACE3_SIZE_W",869],[8,"R",884],[8,"AGC_MEM_FORCE_PD_R",884],[8,"W",884],[5,"FRONT_END_MEM_PD_SPEC",884],[8,"AGC_MEM_FORCE_PD_W",884],[8,"AGC_MEM_FORCE_PU_R",884],[8,"AGC_MEM_FORCE_PU_W",884],[8,"DC_MEM_FORCE_PD_R",884],[8,"DC_MEM_FORCE_PD_W",884],[8,"DC_MEM_FORCE_PU_R",884],[8,"DC_MEM_FORCE_PU_W",884],[8,"FREQ_MEM_FORCE_PD_R",884],[8,"FREQ_MEM_FORCE_PD_W",884],[8,"FREQ_MEM_FORCE_PU_R",884],[8,"FREQ_MEM_FORCE_PU_W",884],[8,"PBUS_MEM_FORCE_PD_R",884],[8,"PBUS_MEM_FORCE_PD_W",884],[8,"PBUS_MEM_FORCE_PU_R",884],[8,"PBUS_MEM_FORCE_PU_W",884],[8,"W",927],[8,"R",927],[8,"PERI_IO_SWAP_R",927],[5,"HOST_INF_SEL_SPEC",927],[8,"PERI_IO_SWAP_W",927],[8,"W",942],[8,"R",942],[8,"ROM_POWER_DOWN_R",942],[5,"MEM_POWER_DOWN_SPEC",942],[8,"ROM_POWER_DOWN_W",942],[8,"SRAM_POWER_DOWN_R",942],[8,"SRAM_POWER_DOWN_W",942],[8,"W",961],[8,"R",961],[8,"ROM_POWER_UP_R",961],[5,"MEM_POWER_UP_SPEC",961],[8,"ROM_POWER_UP_W",961],[8,"SRAM_POWER_UP_R",961],[8,"SRAM_POWER_UP_W",961],[8,"R",980],[8,"BACKUP_APB_START_ADDR_R",980],[8,"W",980],[5,"PERI_BACKUP_APB_ADDR_SPEC",980],[8,"BACKUP_APB_START_ADDR_W",980],[8,"W",995],[8,"R",995],[8,"PERI_BACKUP_BURST_LIMIT_R",995],[5,"PERI_BACKUP_CONFIG_SPEC",995],[8,"PERI_BACKUP_BURST_LIMIT_W",995],[8,"PERI_BACKUP_ENA_R",995],[8,"PERI_BACKUP_ENA_W",995],[8,"PERI_BACKUP_FLOW_ERR_R",995],[8,"PERI_BACKUP_SIZE_R",995],[8,"PERI_BACKUP_SIZE_W",995],[8,"PERI_BACKUP_START_W",995],[8,"PERI_BACKUP_TO_MEM_R",995],[8,"PERI_BACKUP_TO_MEM_W",995],[8,"PERI_BACKUP_TOUT_THRES_R",995],[8,"PERI_BACKUP_TOUT_THRES_W",995],[8,"W",1030],[5,"PERI_BACKUP_INT_CLR_SPEC",1030],[8,"PERI_BACKUP_DONE_INT_CLR_W",1030],[8,"PERI_BACKUP_ERR_INT_CLR_W",1030],[8,"W",1044],[8,"R",1044],[8,"PERI_BACKUP_DONE_INT_ENA_R",1044],[5,"PERI_BACKUP_INT_ENA_SPEC",1044],[8,"PERI_BACKUP_DONE_INT_ENA_W",1044],[8,"PERI_BACKUP_ERR_INT_ENA_R",1044],[8,"PERI_BACKUP_ERR_INT_ENA_W",1044],[8,"R",1063],[8,"PERI_BACKUP_DONE_INT_RAW_R",1063],[8,"PERI_BACKUP_ERR_INT_RAW_R",1063],[8,"R",1076],[8,"PERI_BACKUP_DONE_INT_ST_R",1076],[8,"PERI_BACKUP_ERR_INT_ST_R",1076],[8,"R",1089],[8,"BACKUP_MEM_START_ADDR_R",1089],[8,"W",1089],[5,"PERI_BACKUP_MEM_ADDR_SPEC",1089],[8,"BACKUP_MEM_START_ADDR_W",1089],[8,"W",1104],[8,"R",1104],[8,"REDCY_ANDOR_R",1104],[8,"REDCY_SIG0_R",1104],[5,"REDCY_SIG0_SPEC",1104],[8,"REDCY_SIG0_W",1104],[8,"W",1121],[8,"R",1121],[8,"REDCY_NANDOR_R",1121],[8,"REDCY_SIG1_R",1121],[5,"REDCY_SIG1_SPEC",1121],[8,"REDCY_SIG1_W",1121],[8,"W",1138],[8,"R",1138],[8,"NOBYPASS_CPU_ISO_RST_R",1138],[5,"RETENTION_CTRL_SPEC",1138],[8,"NOBYPASS_CPU_ISO_RST_W",1138],[8,"RETENTION_LINK_ADDR_R",1138],[8,"RETENTION_LINK_ADDR_W",1138],[8,"R",1157],[8,"RND_DATA_R",1157],[8,"W",1168],[8,"R",1168],[8,"SDIO_WIN_ACCESS_EN_R",1168],[5,"SDIO_CTRL_SPEC",1168],[8,"SDIO_WIN_ACCESS_EN_W",1168],[8,"W",1183],[8,"R",1183],[8,"SPI_MEM_REJECT_CDE_R",1183],[5,"SPI_MEM_PMS_CTRL_SPEC",1183],[8,"SPI_MEM_REJECT_CLR_W",1183],[8,"SPI_MEM_REJECT_INT_R",1183],[8,"R",1200],[8,"SPI_MEM_REJECT_ADDR_R",1200],[8,"W",1211],[8,"R",1211],[8,"CLK_320M_EN_R",1211],[5,"SYSCLK_CONF_SPEC",1211],[8,"CLK_320M_EN_W",1211],[8,"CLK_EN_R",1211],[8,"CLK_EN_W",1211],[8,"PRE_DIV_CNT_R",1211],[8,"PRE_DIV_CNT_W",1211],[8,"RST_TICK_CNT_R",1211],[8,"RST_TICK_CNT_W",1211],[8,"W",1238],[8,"R",1238],[8,"CK8M_TICK_NUM_R",1238],[5,"TICK_CONF_SPEC",1238],[8,"CK8M_TICK_NUM_W",1238],[8,"TICK_ENABLE_R",1238],[8,"TICK_ENABLE_W",1238],[8,"XTAL_TICK_NUM_R",1238],[8,"XTAL_TICK_NUM_W",1238],[8,"W",1261],[8,"R",1261],[8,"WIFI_BB_CFG_R",1261],[5,"WIFI_BB_CFG_SPEC",1261],[8,"WIFI_BB_CFG_W",1261],[8,"W",1276],[8,"R",1276],[8,"WIFI_BB_CFG_2_R",1276],[5,"WIFI_BB_CFG_2_SPEC",1276],[8,"WIFI_BB_CFG_2_W",1276],[8,"W",1291],[8,"R",1291],[8,"WIFI_CLK_EN_R",1291],[5,"WIFI_CLK_EN_SPEC",1291],[8,"WIFI_CLK_EN_W",1291],[8,"W",1306],[8,"R",1306],[8,"WIFI_RST_R",1306],[5,"WIFI_RST_EN_SPEC",1306],[8,"WIFI_RST_W",1306],[8,"APB_ADC_ARB_CTRL",1321],[8,"APB_ADC_CLKM_CONF",1321],[8,"APB_CTRL_DATE",1321],[8,"APB_TSENS_CTRL",1321],[8,"APB_TSENS_CTRL2",1321],[8,"CALI",1321],[8,"CTRL",1321],[8,"CTRL2",1321],[8,"DMA_CONF",1321],[8,"FILTER_CTRL0",1321],[8,"FILTER_CTRL1",1321],[8,"FSM_WAIT",1321],[8,"INT_CLR",1321],[8,"INT_ENA",1321],[8,"INT_RAW",1321],[8,"INT_ST",1321],[8,"ONETIME_SAMPLE",1321],[8,"SAR1_STATUS",1321],[8,"SAR1DATA_STATUS",1321],[8,"SAR2_STATUS",1321],[8,"SAR2DATA_STATUS",1321],[8,"SAR_PATT_TAB1",1321],[8,"SAR_PATT_TAB2",1321],[8,"THRES0_CTRL",1321],[8,"THRES1_CTRL",1321],[8,"THRES_CTRL",1321],[8,"R",1407],[8,"ADC_ARB_APB_FORCE_R",1407],[8,"W",1407],[5,"APB_ADC_ARB_CTRL_SPEC",1407],[8,"ADC_ARB_APB_FORCE_W",1407],[8,"ADC_ARB_APB_PRIORITY_R",1407],[8,"ADC_ARB_APB_PRIORITY_W",1407],[8,"ADC_ARB_FIX_PRIORITY_R",1407],[8,"ADC_ARB_FIX_PRIORITY_W",1407],[8,"ADC_ARB_GRANT_FORCE_R",1407],[8,"ADC_ARB_GRANT_FORCE_W",1407],[8,"ADC_ARB_RTC_FORCE_R",1407],[8,"ADC_ARB_RTC_FORCE_W",1407],[8,"ADC_ARB_RTC_PRIORITY_R",1407],[8,"ADC_ARB_RTC_PRIORITY_W",1407],[8,"ADC_ARB_WIFI_FORCE_R",1407],[8,"ADC_ARB_WIFI_FORCE_W",1407],[8,"ADC_ARB_WIFI_PRIORITY_R",1407],[8,"ADC_ARB_WIFI_PRIORITY_W",1407],[8,"W",1450],[8,"R",1450],[8,"CLK_EN_R",1450],[5,"APB_ADC_CLKM_CONF_SPEC",1450],[8,"CLK_EN_W",1450],[8,"REG_CLK_SEL_R",1450],[8,"REG_CLK_SEL_W",1450],[8,"REG_CLKM_DIV_A_R",1450],[8,"REG_CLKM_DIV_A_W",1450],[8,"REG_CLKM_DIV_B_R",1450],[8,"REG_CLKM_DIV_B_W",1450],[8,"REG_CLKM_DIV_NUM_R",1450],[8,"REG_CLKM_DIV_NUM_W",1450],[8,"W",1481],[8,"R",1481],[8,"DATE_R",1481],[5,"APB_CTRL_DATE_SPEC",1481],[8,"DATE_W",1481],[8,"W",1496],[8,"R",1496],[8,"REG_TSENS_CLK_DIV_R",1496],[5,"APB_TSENS_CTRL_SPEC",1496],[8,"REG_TSENS_CLK_DIV_W",1496],[8,"REG_TSENS_IN_INV_R",1496],[8,"REG_TSENS_IN_INV_W",1496],[8,"REG_TSENS_OUT_R",1496],[8,"REG_TSENS_PU_R",1496],[8,"REG_TSENS_PU_W",1496],[8,"W",1521],[8,"R",1521],[8,"REG_TSENS_CLK_INV_R",1521],[5,"APB_TSENS_CTRL2_SPEC",1521],[8,"REG_TSENS_CLK_INV_W",1521],[8,"REG_TSENS_XPD_FORCE_R",1521],[8,"REG_TSENS_XPD_FORCE_W",1521],[8,"REG_TSENS_XPD_WAIT_R",1521],[8,"REG_TSENS_XPD_WAIT_W",1521],[8,"TSENS_CLK_SEL_R",1521],[8,"TSENS_CLK_SEL_W",1521],[8,"W",1548],[8,"R",1548],[8,"CFG_R",1548],[5,"CALI_SPEC",1548],[8,"CFG_W",1548],[8,"W",1563],[8,"R",1563],[8,"SARADC_SAR_CLK_DIV_R",1563],[5,"CTRL_SPEC",1563],[8,"SARADC_SAR_CLK_DIV_W",1563],[8,"SARADC_SAR_CLK_GATED_R",1563],[8,"SARADC_SAR_CLK_GATED_W",1563],[8,"SARADC_SAR_PATT_LEN_R",1563],[8,"SARADC_SAR_PATT_LEN_W",1563],[8,"SARADC_SAR_PATT_P_CLEAR_R",1563],[8,"SARADC_SAR_PATT_P_CLEAR_W",1563],[8,"SARADC_START_R",1563],[8,"SARADC_START_W",1563],[8,"SARADC_START_FORCE_R",1563],[8,"SARADC_START_FORCE_W",1563],[8,"SARADC_WAIT_ARB_CYCLE_R",1563],[8,"SARADC_WAIT_ARB_CYCLE_W",1563],[8,"SARADC_XPD_SAR_FORCE_R",1563],[8,"SARADC_XPD_SAR_FORCE_W",1563],[8,"W",1606],[8,"R",1606],[8,"SARADC_MAX_MEAS_NUM_R",1606],[5,"CTRL2_SPEC",1606],[8,"SARADC_MAX_MEAS_NUM_W",1606],[8,"SARADC_MEAS_NUM_LIMIT_R",1606],[8,"SARADC_MEAS_NUM_LIMIT_W",1606],[8,"SARADC_SAR1_INV_R",1606],[8,"SARADC_SAR1_INV_W",1606],[8,"SARADC_SAR2_INV_R",1606],[8,"SARADC_SAR2_INV_W",1606],[8,"SARADC_TIMER_EN_R",1606],[8,"SARADC_TIMER_EN_W",1606],[8,"SARADC_TIMER_TARGET_R",1606],[8,"SARADC_TIMER_TARGET_W",1606],[8,"R",1641],[8,"APB_ADC_EOF_NUM_R",1641],[8,"W",1641],[5,"DMA_CONF_SPEC",1641],[8,"APB_ADC_EOF_NUM_W",1641],[8,"APB_ADC_RESET_FSM_R",1641],[8,"APB_ADC_RESET_FSM_W",1641],[8,"APB_ADC_TRANS_R",1641],[8,"APB_ADC_TRANS_W",1641],[8,"W",1664],[8,"R",1664],[8,"FILTER_CHANNEL0_R",1664],[5,"FILTER_CTRL0_SPEC",1664],[8,"FILTER_CHANNEL0_W",1664],[8,"FILTER_CHANNEL1_R",1664],[8,"FILTER_CHANNEL1_W",1664],[8,"FILTER_RESET_R",1664],[8,"FILTER_RESET_W",1664],[8,"W",1687],[8,"R",1687],[8,"FILTER_FACTOR0_R",1687],[5,"FILTER_CTRL1_SPEC",1687],[8,"FILTER_FACTOR0_W",1687],[8,"FILTER_FACTOR1_R",1687],[8,"FILTER_FACTOR1_W",1687],[8,"W",1706],[8,"R",1706],[8,"SARADC_RSTB_WAIT_R",1706],[5,"FSM_WAIT_SPEC",1706],[8,"SARADC_RSTB_WAIT_W",1706],[8,"SARADC_STANDBY_WAIT_R",1706],[8,"SARADC_STANDBY_WAIT_W",1706],[8,"SARADC_XPD_WAIT_R",1706],[8,"SARADC_XPD_WAIT_W",1706],[8,"W",1729],[5,"INT_CLR_SPEC",1729],[8,"APB_SARADC1_DONE_INT_CLR_W",1729],[8,"APB_SARADC2_DONE_INT_CLR_W",1729],[8,"THRES0_HIGH_INT_CLR_W",1729],[8,"THRES0_LOW_INT_CLR_W",1729],[8,"THRES1_HIGH_INT_CLR_W",1729],[8,"THRES1_LOW_INT_CLR_W",1729],[8,"R",1751],[8,"APB_SARADC1_DONE_INT_ENA_R",1751],[8,"W",1751],[5,"INT_ENA_SPEC",1751],[8,"APB_SARADC1_DONE_INT_ENA_W",1751],[8,"APB_SARADC2_DONE_INT_ENA_R",1751],[8,"APB_SARADC2_DONE_INT_ENA_W",1751],[8,"THRES0_HIGH_INT_ENA_R",1751],[8,"THRES0_HIGH_INT_ENA_W",1751],[8,"THRES0_LOW_INT_ENA_R",1751],[8,"THRES0_LOW_INT_ENA_W",1751],[8,"THRES1_HIGH_INT_ENA_R",1751],[8,"THRES1_HIGH_INT_ENA_W",1751],[8,"THRES1_LOW_INT_ENA_R",1751],[8,"THRES1_LOW_INT_ENA_W",1751],[8,"R",1786],[8,"APB_SARADC1_DONE_INT_RAW_R",1786],[8,"APB_SARADC2_DONE_INT_RAW_R",1786],[8,"THRES0_HIGH_INT_RAW_R",1786],[8,"THRES0_LOW_INT_RAW_R",1786],[8,"THRES1_HIGH_INT_RAW_R",1786],[8,"THRES1_LOW_INT_RAW_R",1786],[8,"R",1807],[8,"APB_SARADC1_DONE_INT_ST_R",1807],[8,"APB_SARADC2_DONE_INT_ST_R",1807],[8,"THRES0_HIGH_INT_ST_R",1807],[8,"THRES0_LOW_INT_ST_R",1807],[8,"THRES1_HIGH_INT_ST_R",1807],[8,"THRES1_LOW_INT_ST_R",1807],[8,"W",1828],[8,"R",1828],[8,"SARADC1_ONETIME_SAMPLE_R",1828],[5,"ONETIME_SAMPLE_SPEC",1828],[8,"SARADC1_ONETIME_SAMPLE_W",1828],[8,"SARADC2_ONETIME_SAMPLE_R",1828],[8,"SARADC2_ONETIME_SAMPLE_W",1828],[8,"SARADC_ONETIME_ATTEN_R",1828],[8,"SARADC_ONETIME_ATTEN_W",1828],[8,"SARADC_ONETIME_CHANNEL_R",1828],[8,"SARADC_ONETIME_CHANNEL_W",1828],[8,"SARADC_ONETIME_START_R",1828],[8,"SARADC_ONETIME_START_W",1828],[8,"R",1859],[8,"SARADC_SAR1_STATUS_R",1859],[8,"R",1870],[8,"APB_SARADC1_DATA_R",1870],[8,"R",1881],[8,"SARADC_SAR2_STATUS_R",1881],[8,"R",1892],[8,"APB_SARADC2_DATA_R",1892],[8,"W",1903],[8,"R",1903],[8,"SARADC_SAR_PATT_TAB1_R",1903],[5,"SAR_PATT_TAB1_SPEC",1903],[8,"SARADC_SAR_PATT_TAB1_W",1903],[8,"W",1918],[8,"R",1918],[8,"SARADC_SAR_PATT_TAB2_R",1918],[5,"SAR_PATT_TAB2_SPEC",1918],[8,"SARADC_SAR_PATT_TAB2_W",1918],[8,"W",1933],[8,"R",1933],[8,"THRES0_CHANNEL_R",1933],[5,"THRES0_CTRL_SPEC",1933],[8,"THRES0_CHANNEL_W",1933],[8,"THRES0_HIGH_R",1933],[8,"THRES0_HIGH_W",1933],[8,"THRES0_LOW_R",1933],[8,"THRES0_LOW_W",1933],[8,"W",1956],[8,"R",1956],[8,"THRES1_CHANNEL_R",1956],[5,"THRES1_CTRL_SPEC",1956],[8,"THRES1_CHANNEL_W",1956],[8,"THRES1_HIGH_R",1956],[8,"THRES1_HIGH_W",1956],[8,"THRES1_LOW_R",1956],[8,"THRES1_LOW_W",1956],[8,"W",1979],[8,"R",1979],[8,"THRES0_EN_R",1979],[5,"THRES_CTRL_SPEC",1979],[8,"THRES0_EN_W",1979],[8,"THRES1_EN_R",1979],[8,"THRES1_EN_W",1979],[8,"THRES2_EN_R",1979],[8,"THRES2_EN_W",1979],[8,"THRES3_EN_R",1979],[8,"THRES3_EN_W",1979],[8,"THRES_ALL_EN_R",1979],[8,"THRES_ALL_EN_W",1979],[8,"CLOCK_GATE",2010],[8,"CORE_0_DEBUG_MODE",2010],[8,"CORE_0_INTR_CLR",2010],[8,"CORE_0_INTR_ENA",2010],[8,"CORE_0_INTR_RAW",2010],[8,"CORE_0_LASTPC_BEFORE_EXCEPTION",2010],[8,"CORE_0_MONTR_ENA",2010],[8,"CORE_0_RCD_EN",2010],[8,"CORE_0_RCD_PDEBUGPC",2010],[8,"CORE_0_RCD_PDEBUGSP",2010],[8,"CORE_0_SP_MAX",2010],[8,"CORE_0_SP_MIN",2010],[8,"CORE_0_SP_PC",2010],[8,"DATE",2010],[8,"W",2060],[8,"R",2060],[8,"CLK_EN_R",2060],[5,"CLOCK_GATE_SPEC",2060],[8,"CLK_EN_W",2060],[8,"R",2075],[8,"CORE_0_DEBUG_MODE_R",2075],[8,"CORE_0_DEBUG_MODULE_ACTIVE_R",2075],[8,"W",2088],[5,"CORE_0_INTR_CLR_SPEC",2088],[8,"CORE_0_SP_SPILL_MAX_CLR_W",2088],[8,"CORE_0_SP_SPILL_MIN_CLR_W",2088],[8,"W",2102],[8,"R",2102],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_R",2102],[5,"CORE_0_INTR_ENA_SPEC",2102],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_W",2102],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_R",2102],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_W",2102],[8,"R",2121],[8,"CORE_0_SP_SPILL_MAX_RAW_R",2121],[8,"CORE_0_SP_SPILL_MIN_RAW_R",2121],[8,"R",2134],[8,"CORE_0_LASTPC_BEFORE_EXC_R",2134],[8,"W",2145],[8,"R",2145],[8,"CORE_0_SP_SPILL_MAX_ENA_R",2145],[5,"CORE_0_MONTR_ENA_SPEC",2145],[8,"CORE_0_SP_SPILL_MAX_ENA_W",2145],[8,"CORE_0_SP_SPILL_MIN_ENA_R",2145],[8,"CORE_0_SP_SPILL_MIN_ENA_W",2145],[8,"W",2164],[8,"R",2164],[8,"CORE_0_RCD_PDEBUGEN_R",2164],[5,"CORE_0_RCD_EN_SPEC",2164],[8,"CORE_0_RCD_PDEBUGEN_W",2164],[8,"CORE_0_RCD_RECORDEN_R",2164],[8,"CORE_0_RCD_RECORDEN_W",2164],[8,"R",2183],[8,"CORE_0_RCD_PDEBUGPC_R",2183],[8,"R",2194],[8,"CORE_0_RCD_PDEBUGSP_R",2194],[8,"W",2205],[8,"R",2205],[8,"CORE_0_SP_MAX_R",2205],[5,"CORE_0_SP_MAX_SPEC",2205],[8,"CORE_0_SP_MAX_W",2205],[8,"W",2220],[8,"R",2220],[8,"CORE_0_SP_MIN_R",2220],[5,"CORE_0_SP_MIN_SPEC",2220],[8,"CORE_0_SP_MIN_W",2220],[8,"R",2235],[8,"CORE_0_SP_PC_R",2235],[8,"W",2246],[8,"R",2246],[8,"DATE_R",2246],[5,"DATE_SPEC",2246],[8,"DATE_W",2246],[8,"BBPD_CTRL",2261],[8,"W",2272],[8,"R",2272],[8,"DC_EST_FORCE_PD_R",2272],[5,"BBPD_CTRL_SPEC",2272],[8,"DC_EST_FORCE_PD_W",2272],[8,"DC_EST_FORCE_PU_R",2272],[8,"DC_EST_FORCE_PU_W",2272],[8,"FFT_FORCE_PD_R",2272],[8,"FFT_FORCE_PD_W",2272],[8,"FFT_FORCE_PU_R",2272],[8,"FFT_FORCE_PU_W",2272],[8,"AHB_TEST",2299],[8,"DATE",2299],[1,"usize"],[8,"IN_CONF0_CH",2299],[17,"Item"],[10,"Iterator",17638],[8,"IN_CONF1_CH0",2299],[8,"IN_DSCR_BF0_CH",2299],[8,"IN_DSCR_BF1_CH0",2299],[8,"IN_DSCR_CH0",2299],[8,"IN_ERR_EOF_DES_ADDR_CH0",2299],[8,"IN_LINK_CH",2299],[8,"IN_PERI_SEL_CH",2299],[8,"IN_POP_CH0",2299],[8,"IN_PRI_CH",2299],[8,"IN_STATE_CH0",2299],[8,"IN_SUC_EOF_DES_ADDR_CH0",2299],[8,"INFIFO_STATUS_CH0",2299],[8,"INT_CLR_CH",2299],[8,"INT_ENA_CH",2299],[8,"INT_RAW_CH",2299],[8,"INT_ST_CH0",2299],[8,"MISC_CONF",2299],[8,"OUT_CONF0_CH",2299],[8,"OUT_CONF1_CH",2299],[8,"OUT_DSCR_BF0_CH0",2299],[8,"OUT_DSCR_BF1_CH0",2299],[8,"OUT_DSCR_CH0",2299],[8,"OUT_EOF_BFR_DES_ADDR_CH0",2299],[8,"OUT_EOF_DES_ADDR_CH",2299],[8,"OUT_LINK_CH",2299],[8,"OUT_PERI_SEL_CH",2299],[8,"OUT_PRI_CH",2299],[8,"OUT_PUSH_CH0",2299],[8,"OUT_STATE_CH0",2299],[8,"OUTFIFO_STATUS_CH0",2299],[8,"R",2420],[8,"AHB_TESTADDR_R",2420],[8,"W",2420],[5,"AHB_TEST_SPEC",2420],[8,"AHB_TESTADDR_W",2420],[8,"AHB_TESTMODE_R",2420],[8,"AHB_TESTMODE_W",2420],[8,"W",2439],[8,"R",2439],[8,"DATE_R",2439],[5,"DATE_SPEC",2439],[8,"DATE_W",2439],[8,"W",2454],[8,"R",2454],[8,"IN_DATA_BURST_EN_R",2454],[5,"IN_CONF0_CH_SPEC",2454],[8,"IN_DATA_BURST_EN_W",2454],[8,"IN_LOOP_TEST_R",2454],[8,"IN_LOOP_TEST_W",2454],[8,"IN_RST_R",2454],[8,"IN_RST_W",2454],[8,"INDSCR_BURST_EN_R",2454],[8,"INDSCR_BURST_EN_W",2454],[8,"MEM_TRANS_EN_R",2454],[8,"MEM_TRANS_EN_W",2454],[8,"W",2485],[8,"R",2485],[8,"IN_CHECK_OWNER_R",2485],[5,"IN_CONF1_CH0_SPEC",2485],[8,"IN_CHECK_OWNER_W",2485],[8,"R",2500],[8,"INLINK_DSCR_BF0_R",2500],[8,"R",2511],[8,"INLINK_DSCR_BF1_R",2511],[8,"R",2522],[8,"INLINK_DSCR_R",2522],[8,"R",2533],[8,"IN_ERR_EOF_DES_ADDR_R",2533],[8,"W",2544],[8,"R",2544],[8,"INLINK_ADDR_R",2544],[5,"IN_LINK_CH_SPEC",2544],[8,"INLINK_ADDR_W",2544],[8,"INLINK_AUTO_RET_R",2544],[8,"INLINK_AUTO_RET_W",2544],[8,"INLINK_PARK_R",2544],[8,"INLINK_RESTART_R",2544],[8,"INLINK_RESTART_W",2544],[8,"INLINK_START_R",2544],[8,"INLINK_START_W",2544],[8,"INLINK_STOP_R",2544],[8,"INLINK_STOP_W",2544],[8,"W",2577],[8,"R",2577],[8,"PERI_IN_SEL_R",2577],[5,"IN_PERI_SEL_CH_SPEC",2577],[8,"PERI_IN_SEL_W",2577],[8,"W",2592],[8,"R",2592],[8,"INFIFO_POP_R",2592],[5,"IN_POP_CH0_SPEC",2592],[8,"INFIFO_POP_W",2592],[8,"INFIFO_RDATA_R",2592],[8,"W",2609],[8,"R",2609],[8,"RX_PRI_R",2609],[5,"IN_PRI_CH_SPEC",2609],[8,"RX_PRI_W",2609],[8,"R",2624],[8,"IN_DSCR_STATE_R",2624],[8,"IN_STATE_R",2624],[8,"INLINK_DSCR_ADDR_R",2624],[8,"R",2639],[8,"IN_SUC_EOF_DES_ADDR_R",2639],[8,"R",2650],[8,"IN_BUF_HUNGRY_R",2650],[8,"IN_REMAIN_UNDER_1B_R",2650],[8,"IN_REMAIN_UNDER_2B_R",2650],[8,"IN_REMAIN_UNDER_3B_R",2650],[8,"IN_REMAIN_UNDER_4B_R",2650],[8,"INFIFO_CNT_R",2650],[8,"INFIFO_EMPTY_R",2650],[8,"INFIFO_FULL_R",2650],[8,"W",2675],[5,"INT_CLR_CH_SPEC",2675],[8,"IN_DONE_W",2675],[8,"IN_DSCR_EMPTY_W",2675],[8,"IN_DSCR_ERR_W",2675],[8,"IN_ERR_EOF_W",2675],[8,"IN_SUC_EOF_W",2675],[8,"INFIFO_OVF_W",2675],[8,"INFIFO_UDF_W",2675],[8,"OUT_DONE_W",2675],[8,"OUT_DSCR_ERR_W",2675],[8,"OUT_EOF_W",2675],[8,"OUT_TOTAL_EOF_W",2675],[8,"OUTFIFO_OVF_W",2675],[8,"OUTFIFO_UDF_W",2675],[8,"W",2711],[8,"R",2711],[8,"IN_DONE_R",2711],[5,"INT_ENA_CH_SPEC",2711],[8,"IN_DONE_W",2711],[8,"IN_DSCR_EMPTY_R",2711],[8,"IN_DSCR_EMPTY_W",2711],[8,"IN_DSCR_ERR_R",2711],[8,"IN_DSCR_ERR_W",2711],[8,"IN_ERR_EOF_R",2711],[8,"IN_ERR_EOF_W",2711],[8,"IN_SUC_EOF_R",2711],[8,"IN_SUC_EOF_W",2711],[8,"INFIFO_OVF_R",2711],[8,"INFIFO_OVF_W",2711],[8,"INFIFO_UDF_R",2711],[8,"INFIFO_UDF_W",2711],[8,"OUT_DONE_R",2711],[8,"OUT_DONE_W",2711],[8,"OUT_DSCR_ERR_R",2711],[8,"OUT_DSCR_ERR_W",2711],[8,"OUT_EOF_R",2711],[8,"OUT_EOF_W",2711],[8,"OUT_TOTAL_EOF_R",2711],[8,"OUT_TOTAL_EOF_W",2711],[8,"OUTFIFO_OVF_R",2711],[8,"OUTFIFO_OVF_W",2711],[8,"OUTFIFO_UDF_R",2711],[8,"OUTFIFO_UDF_W",2711],[8,"W",2774],[8,"R",2774],[8,"IN_DONE_R",2774],[5,"INT_RAW_CH_SPEC",2774],[8,"IN_DONE_W",2774],[8,"IN_DSCR_EMPTY_R",2774],[8,"IN_DSCR_EMPTY_W",2774],[8,"IN_DSCR_ERR_R",2774],[8,"IN_DSCR_ERR_W",2774],[8,"IN_ERR_EOF_R",2774],[8,"IN_ERR_EOF_W",2774],[8,"IN_SUC_EOF_R",2774],[8,"IN_SUC_EOF_W",2774],[8,"INFIFO_OVF_R",2774],[8,"INFIFO_OVF_W",2774],[8,"INFIFO_UDF_R",2774],[8,"INFIFO_UDF_W",2774],[8,"OUT_DONE_R",2774],[8,"OUT_DONE_W",2774],[8,"OUT_DSCR_ERR_R",2774],[8,"OUT_DSCR_ERR_W",2774],[8,"OUT_EOF_R",2774],[8,"OUT_EOF_W",2774],[8,"OUT_TOTAL_EOF_R",2774],[8,"OUT_TOTAL_EOF_W",2774],[8,"OUTFIFO_OVF_R",2774],[8,"OUTFIFO_OVF_W",2774],[8,"OUTFIFO_UDF_R",2774],[8,"OUTFIFO_UDF_W",2774],[8,"R",2837],[8,"IN_DONE_R",2837],[8,"IN_DSCR_EMPTY_R",2837],[8,"IN_DSCR_ERR_R",2837],[8,"IN_ERR_EOF_R",2837],[8,"IN_SUC_EOF_R",2837],[8,"INFIFO_OVF_R",2837],[8,"INFIFO_UDF_R",2837],[8,"OUT_DONE_R",2837],[8,"OUT_DSCR_ERR_R",2837],[8,"OUT_EOF_R",2837],[8,"OUT_TOTAL_EOF_R",2837],[8,"OUTFIFO_OVF_R",2837],[8,"OUTFIFO_UDF_R",2837],[8,"R",2872],[8,"AHBM_RST_INTER_R",2872],[8,"W",2872],[5,"MISC_CONF_SPEC",2872],[8,"AHBM_RST_INTER_W",2872],[8,"ARB_PRI_DIS_R",2872],[8,"ARB_PRI_DIS_W",2872],[8,"CLK_EN_R",2872],[8,"CLK_EN_W",2872],[8,"W",2895],[8,"R",2895],[8,"OUT_AUTO_WRBACK_R",2895],[5,"OUT_CONF0_CH_SPEC",2895],[8,"OUT_AUTO_WRBACK_W",2895],[8,"OUT_DATA_BURST_EN_R",2895],[8,"OUT_DATA_BURST_EN_W",2895],[8,"OUT_EOF_MODE_R",2895],[8,"OUT_EOF_MODE_W",2895],[8,"OUT_LOOP_TEST_R",2895],[8,"OUT_LOOP_TEST_W",2895],[8,"OUT_RST_R",2895],[8,"OUT_RST_W",2895],[8,"OUTDSCR_BURST_EN_R",2895],[8,"OUTDSCR_BURST_EN_W",2895],[8,"W",2930],[8,"R",2930],[8,"OUT_CHECK_OWNER_R",2930],[5,"OUT_CONF1_CH_SPEC",2930],[8,"OUT_CHECK_OWNER_W",2930],[8,"R",2945],[8,"OUTLINK_DSCR_BF0_R",2945],[8,"R",2956],[8,"OUTLINK_DSCR_BF1_R",2956],[8,"R",2967],[8,"OUTLINK_DSCR_R",2967],[8,"R",2978],[8,"OUT_EOF_BFR_DES_ADDR_R",2978],[8,"R",2989],[8,"OUT_EOF_DES_ADDR_R",2989],[8,"W",3000],[8,"R",3000],[8,"OUTLINK_ADDR_R",3000],[5,"OUT_LINK_CH_SPEC",3000],[8,"OUTLINK_ADDR_W",3000],[8,"OUTLINK_PARK_R",3000],[8,"OUTLINK_RESTART_R",3000],[8,"OUTLINK_RESTART_W",3000],[8,"OUTLINK_START_R",3000],[8,"OUTLINK_START_W",3000],[8,"OUTLINK_STOP_R",3000],[8,"OUTLINK_STOP_W",3000],[8,"W",3029],[8,"R",3029],[8,"PERI_OUT_SEL_R",3029],[5,"OUT_PERI_SEL_CH_SPEC",3029],[8,"PERI_OUT_SEL_W",3029],[8,"W",3044],[8,"R",3044],[8,"TX_PRI_R",3044],[5,"OUT_PRI_CH_SPEC",3044],[8,"TX_PRI_W",3044],[8,"W",3059],[8,"R",3059],[8,"OUTFIFO_PUSH_R",3059],[5,"OUT_PUSH_CH0_SPEC",3059],[8,"OUTFIFO_PUSH_W",3059],[8,"OUTFIFO_WDATA_R",3059],[8,"OUTFIFO_WDATA_W",3059],[8,"R",3078],[8,"OUT_DSCR_STATE_R",3078],[8,"OUT_STATE_R",3078],[8,"OUTLINK_DSCR_ADDR_R",3078],[8,"R",3093],[8,"OUT_REMAIN_UNDER_1B_R",3093],[8,"OUT_REMAIN_UNDER_2B_R",3093],[8,"OUT_REMAIN_UNDER_3B_R",3093],[8,"OUT_REMAIN_UNDER_4B_R",3093],[8,"OUTFIFO_CNT_R",3093],[8,"OUTFIFO_EMPTY_R",3093],[8,"OUTFIFO_FULL_R",3093],[8,"K_MEM",3116],[8,"MULT_CONF",3116],[8,"MULT_DATE",3116],[8,"MULT_INT_CLR",3116],[8,"MULT_INT_ENA",3116],[8,"MULT_INT_RAW",3116],[8,"MULT_INT_ST",3116],[8,"PX_MEM",3116],[8,"PY_MEM",3116],[8,"W",3154],[8,"W",3165],[8,"R",3165],[8,"CLK_EN_R",3165],[5,"MULT_CONF_SPEC",3165],[8,"CLK_EN_W",3165],[8,"KEY_LENGTH_R",3165],[8,"KEY_LENGTH_W",3165],[8,"RESET_W",3165],[8,"SECURITY_MODE_R",3165],[8,"SECURITY_MODE_W",3165],[8,"START_R",3165],[8,"START_W",3165],[8,"VERIFICATION_RESULT_R",3165],[8,"WORK_MODE_R",3165],[8,"WORK_MODE_W",3165],[8,"W",3200],[8,"R",3200],[8,"DATE_R",3200],[5,"MULT_DATE_SPEC",3200],[8,"DATE_W",3200],[8,"W",3215],[5,"MULT_INT_CLR_SPEC",3215],[8,"CALC_DONE_INT_CLR_W",3215],[8,"W",3227],[8,"R",3227],[8,"CALC_DONE_INT_ENA_R",3227],[5,"MULT_INT_ENA_SPEC",3227],[8,"CALC_DONE_INT_ENA_W",3227],[8,"R",3242],[8,"CALC_DONE_INT_RAW_R",3242],[8,"R",3253],[8,"CALC_DONE_INT_ST_R",3253],[8,"W",3264],[8,"W",3275],[8,"CLK",3286],[8,"CMD",3286],[8,"CONF",3286],[8,"DAC_CONF",3286],[8,"DATE",3286],[8,"INT_CLR",3286],[8,"INT_ENA",3286],[8,"INT_RAW",3286],[8,"INT_ST",3286],[8,"PGM_CHECK_VALUE0",3286],[8,"PGM_CHECK_VALUE1",3286],[8,"PGM_CHECK_VALUE2",3286],[8,"PGM_DATA0",3286],[8,"PGM_DATA1",3286],[8,"PGM_DATA2",3286],[8,"PGM_DATA3",3286],[8,"PGM_DATA4",3286],[8,"PGM_DATA5",3286],[8,"PGM_DATA6",3286],[8,"PGM_DATA7",3286],[8,"RD_BLK1_DATA0",3286],[8,"RD_BLK1_DATA1",3286],[8,"RD_BLK1_DATA2",3286],[8,"RD_BLK2_DATA0",3286],[8,"RD_BLK2_DATA1",3286],[8,"RD_BLK2_DATA2",3286],[8,"RD_BLK2_DATA3",3286],[8,"RD_BLK2_DATA4",3286],[8,"RD_BLK2_DATA5",3286],[8,"RD_BLK2_DATA6",3286],[8,"RD_BLK2_DATA7",3286],[8,"RD_BLK3_DATA0",3286],[8,"RD_BLK3_DATA1",3286],[8,"RD_BLK3_DATA2",3286],[8,"RD_BLK3_DATA3",3286],[8,"RD_BLK3_DATA4",3286],[8,"RD_BLK3_DATA5",3286],[8,"RD_BLK3_DATA6",3286],[8,"RD_BLK3_DATA7",3286],[8,"RD_REPEAT_DATA0",3286],[8,"RD_REPEAT_ERR",3286],[8,"RD_RS_ERR",3286],[8,"RD_TIM_CONF",3286],[8,"RD_WR_DIS",3286],[8,"STATUS",3286],[8,"WR_TIM_CONF0",3286],[8,"WR_TIM_CONF1",3286],[8,"WR_TIM_CONF2",3286],[8,"W",3438],[8,"R",3438],[8,"EFUSE_MEM_FORCE_PD_R",3438],[5,"CLK_SPEC",3438],[8,"EFUSE_MEM_FORCE_PD_W",3438],[8,"EFUSE_MEM_FORCE_PU_R",3438],[8,"EFUSE_MEM_FORCE_PU_W",3438],[8,"EN_R",3438],[8,"EN_W",3438],[8,"MEM_CLK_FORCE_ON_R",3438],[8,"MEM_CLK_FORCE_ON_W",3438],[8,"W",3465],[8,"R",3465],[8,"BLK_NUM_R",3465],[5,"CMD_SPEC",3465],[8,"BLK_NUM_W",3465],[8,"PGM_CMD_R",3465],[8,"PGM_CMD_W",3465],[8,"READ_CMD_R",3465],[8,"READ_CMD_W",3465],[8,"W",3488],[8,"R",3488],[8,"OP_CODE_R",3488],[5,"CONF_SPEC",3488],[8,"OP_CODE_W",3488],[8,"W",3503],[8,"R",3503],[8,"DAC_CLK_DIV_R",3503],[5,"DAC_CONF_SPEC",3503],[8,"DAC_CLK_DIV_W",3503],[8,"DAC_CLK_PAD_SEL_R",3503],[8,"DAC_CLK_PAD_SEL_W",3503],[8,"DAC_NUM_R",3503],[8,"DAC_NUM_W",3503],[8,"OE_CLR_R",3503],[8,"OE_CLR_W",3503],[8,"W",3530],[8,"R",3530],[8,"DATE_R",3530],[5,"DATE_SPEC",3530],[8,"DATE_W",3530],[8,"W",3545],[5,"INT_CLR_SPEC",3545],[8,"PGM_DONE_INT_CLR_W",3545],[8,"READ_DONE_INT_CLR_W",3545],[8,"W",3559],[8,"R",3559],[8,"PGM_DONE_INT_ENA_R",3559],[5,"INT_ENA_SPEC",3559],[8,"PGM_DONE_INT_ENA_W",3559],[8,"READ_DONE_INT_ENA_R",3559],[8,"READ_DONE_INT_ENA_W",3559],[8,"W",3578],[8,"R",3578],[8,"PGM_DONE_INT_RAW_R",3578],[5,"INT_RAW_SPEC",3578],[8,"PGM_DONE_INT_RAW_W",3578],[8,"READ_DONE_INT_RAW_R",3578],[8,"READ_DONE_INT_RAW_W",3578],[8,"R",3597],[8,"PGM_DONE_INT_ST_R",3597],[8,"READ_DONE_INT_ST_R",3597],[8,"W",3610],[8,"R",3610],[8,"PGM_RS_DATA_0_R",3610],[5,"PGM_CHECK_VALUE0_SPEC",3610],[8,"PGM_RS_DATA_0_W",3610],[8,"W",3625],[8,"R",3625],[8,"PGM_RS_DATA_1_R",3625],[5,"PGM_CHECK_VALUE1_SPEC",3625],[8,"PGM_RS_DATA_1_W",3625],[8,"W",3640],[8,"R",3640],[8,"PGM_RS_DATA_2_R",3640],[5,"PGM_CHECK_VALUE2_SPEC",3640],[8,"PGM_RS_DATA_2_W",3640],[8,"W",3655],[8,"R",3655],[8,"PGM_DATA_0_R",3655],[5,"PGM_DATA0_SPEC",3655],[8,"PGM_DATA_0_W",3655],[8,"W",3670],[8,"R",3670],[8,"PGM_DATA_1_R",3670],[5,"PGM_DATA1_SPEC",3670],[8,"PGM_DATA_1_W",3670],[8,"W",3685],[8,"R",3685],[8,"PGM_DATA_2_R",3685],[5,"PGM_DATA2_SPEC",3685],[8,"PGM_DATA_2_W",3685],[8,"W",3700],[8,"R",3700],[8,"PGM_DATA_3_R",3700],[5,"PGM_DATA3_SPEC",3700],[8,"PGM_DATA_3_W",3700],[8,"W",3715],[8,"R",3715],[8,"PGM_DATA_4_R",3715],[5,"PGM_DATA4_SPEC",3715],[8,"PGM_DATA_4_W",3715],[8,"W",3730],[8,"R",3730],[8,"PGM_DATA_5_R",3730],[5,"PGM_DATA5_SPEC",3730],[8,"PGM_DATA_5_W",3730],[8,"W",3745],[8,"R",3745],[8,"PGM_DATA_6_R",3745],[5,"PGM_DATA6_SPEC",3745],[8,"PGM_DATA_6_W",3745],[8,"W",3760],[8,"R",3760],[8,"PGM_DATA_7_R",3760],[5,"PGM_DATA7_SPEC",3760],[8,"PGM_DATA_7_W",3760],[8,"R",3775],[8,"SYSTEM_DATA0_R",3775],[8,"R",3786],[8,"SYSTEM_DATA1_R",3786],[8,"R",3797],[8,"SYSTEM_DATA2_R",3797],[8,"R",3808],[8,"BLK2_DATA0_R",3808],[8,"R",3819],[8,"BLK2_EFUSE_VERSION_R",3819],[8,"LDO_VOL_BIAS_CONFIG_LOW_R",3819],[8,"MAC_ID_HIGH_R",3819],[8,"PKG_VERSION_R",3819],[8,"RF_REF_I_BIAS_CONFIG_R",3819],[8,"WAFER_VERSION_R",3819],[8,"R",3840],[8,"LDO_VOL_BIAS_CONFIG_HIGH_R",3840],[8,"PVT_LOW_R",3840],[8,"R",3853],[8,"ADC_CALIBRATION_0_R",3853],[8,"PVT_HIGH_R",3853],[8,"R",3866],[8,"ADC_CALIBRATION_1_R",3866],[8,"R",3877],[8,"ADC_CALIBRATION_2_R",3877],[8,"R",3888],[8,"ADC_CALIBRATION_3_R",3888],[8,"BLK2_RESERVED_DATA_0_R",3888],[8,"R",3901],[8,"BLK2_RESERVED_DATA_1_R",3901],[8,"R",3912],[8,"BLK3_DATA0_R",3912],[8,"R",3923],[8,"BLK3_DATA1_R",3923],[8,"R",3934],[8,"BLK3_DATA2_R",3934],[8,"R",3945],[8,"BLK3_DATA3_R",3945],[8,"R",3956],[8,"BLK3_DATA4_R",3956],[8,"R",3967],[8,"BLK3_DATA5_R",3967],[8,"R",3978],[8,"BLK3_DATA6_R",3978],[8,"R",3989],[8,"BLK3_DATA7_R",3989],[8,"R",4000],[8,"DIS_DIRECT_BOOT_R",4000],[8,"DIS_DOWNLOAD_ICACHE_R",4000],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_R",4000],[8,"DIS_DOWNLOAD_MODE_R",4000],[8,"DIS_PAD_JTAG_R",4000],[8,"ENABLE_SECURITY_DOWNLOAD_R",4000],[8,"FLASH_TPUW_R",4000],[8,"FORCE_SEND_RESUME_R",4000],[8,"RD_DIS_R",4000],[8,"RPT4_RESERVED_R",4000],[8,"SECURE_BOOT_EN_R",4000],[8,"SPI_BOOT_ENCRYPT_DECRYPT_CNT_R",4000],[8,"UART_PRINT_CONTROL_R",4000],[8,"WDT_DELAY_SEL_R",4000],[8,"XTS_KEY_LENGTH_256_R",4000],[8,"R",4039],[8,"DIS_DIRECT_BOOT_ERR_R",4039],[8,"DIS_DOWNLOAD_ICACHE_ERR_R",4039],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R",4039],[8,"DIS_DOWNLOAD_MODE_ERR_R",4039],[8,"DIS_PAD_JTAG_ERR_R",4039],[8,"ENABLE_SECURITY_DOWNLOAD_ERR_R",4039],[8,"FLASH_TPUW_ERR_R",4039],[8,"FORCE_SEND_RESUME_ERR_R",4039],[8,"RD_DIS_ERR_R",4039],[8,"RPT4_RESERVED_ERR_R",4039],[8,"SECURE_BOOT_EN_ERR_R",4039],[8,"SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR_R",4039],[8,"UART_PRINT_CONTROL_ERR_R",4039],[8,"WDT_DELAY_SEL_ERR_R",4039],[8,"XTS_KEY_LENGTH_256_ERR_R",4039],[8,"R",4078],[8,"BLK1_ERR_NUM_R",4078],[8,"BLK1_FAIL_R",4078],[8,"BLK2_ERR_NUM_R",4078],[8,"BLK2_FAIL_R",4078],[8,"BLK3_ERR_NUM_R",4078],[8,"BLK3_FAIL_R",4078],[8,"W",4099],[8,"R",4099],[8,"READ_INIT_NUM_R",4099],[5,"RD_TIM_CONF_SPEC",4099],[8,"READ_INIT_NUM_W",4099],[8,"THR_A_R",4099],[8,"THR_A_W",4099],[8,"TRD_R",4099],[8,"TRD_W",4099],[8,"TSUR_A_R",4099],[8,"TSUR_A_W",4099],[8,"R",4126],[8,"WR_DIS_R",4126],[8,"R",4137],[8,"BLK0_VALID_BIT_CNT_R",4137],[8,"OTP_CSB_SW_R",4137],[8,"OTP_LOAD_SW_R",4137],[8,"OTP_PGENB_SW_R",4137],[8,"OTP_STROBE_SW_R",4137],[8,"OTP_VDDQ_C_SYNC2_R",4137],[8,"OTP_VDDQ_IS_SW_R",4137],[8,"STATE_R",4137],[8,"W",4162],[8,"R",4162],[8,"THP_A_R",4162],[5,"WR_TIM_CONF0_SPEC",4162],[8,"THP_A_W",4162],[8,"TPGM_R",4162],[8,"TPGM_W",4162],[8,"TPGM_INACTIVE_R",4162],[8,"TPGM_INACTIVE_W",4162],[8,"W",4185],[8,"R",4185],[8,"PWR_ON_NUM_R",4185],[5,"WR_TIM_CONF1_SPEC",4185],[8,"PWR_ON_NUM_W",4185],[8,"TSUP_A_R",4185],[8,"TSUP_A_W",4185],[8,"W",4204],[8,"R",4204],[8,"PWR_OFF_NUM_R",4204],[5,"WR_TIM_CONF2_SPEC",4204],[8,"PWR_OFF_NUM_W",4204],[8,"CACHE_ACS_CNT_CLR",4219],[8,"CACHE_CONF_MISC",4219],[8,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON",4219],[8,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE",4219],[8,"CACHE_ILG_INT_CLR",4219],[8,"CACHE_ILG_INT_ENA",4219],[8,"CACHE_ILG_INT_ST",4219],[8,"CACHE_MMU_FAULT_CONTENT",4219],[8,"CACHE_MMU_FAULT_VADDR",4219],[8,"CACHE_MMU_OWNER",4219],[8,"CACHE_MMU_POWER_CTRL",4219],[8,"CACHE_PRELOAD_INT_CTRL",4219],[8,"CACHE_REQUEST",4219],[8,"CACHE_STATE",4219],[8,"CACHE_SYNC_INT_CTRL",4219],[8,"CACHE_WRAP_AROUND_CTRL",4219],[8,"CLOCK_GATE",4219],[8,"CORE0_ACS_CACHE_INT_CLR",4219],[8,"CORE0_ACS_CACHE_INT_ENA",4219],[8,"CORE0_ACS_CACHE_INT_ST",4219],[8,"CORE0_DBUS_REJECT_ST",4219],[8,"CORE0_DBUS_REJECT_VADDR",4219],[8,"CORE0_IBUS_REJECT_ST",4219],[8,"CORE0_IBUS_REJECT_VADDR",4219],[8,"DBUS_TO_FLASH_END_VADDR",4219],[8,"DBUS_TO_FLASH_START_VADDR",4219],[8,"IBUS_TO_FLASH_END_VADDR",4219],[8,"IBUS_TO_FLASH_START_VADDR",4219],[8,"ICACHE_ATOMIC_OPERATE_ENA",4219],[8,"ICACHE_CTRL",4219],[8,"ICACHE_CTRL1",4219],[8,"ICACHE_FREEZE",4219],[8,"ICACHE_SYNC_ADDR",4219],[8,"ICACHE_SYNC_CTRL",4219],[8,"ICACHE_SYNC_SIZE",4219],[8,"ICACHE_TAG_POWER_CTRL",4219],[8,"REG_DATE",4219],[8,"W",4338],[5,"CACHE_ACS_CNT_CLR_SPEC",4338],[8,"DBUS_ACS_CNT_CLR_W",4338],[8,"IBUS_ACS_CNT_CLR_W",4338],[8,"W",4352],[8,"R",4352],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R",4352],[5,"CACHE_CONF_MISC_SPEC",4352],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W",4352],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R",4352],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W",4352],[8,"CACHE_MMU_PAGE_SIZE_R",4352],[8,"CACHE_MMU_PAGE_SIZE_W",4352],[8,"CACHE_TRACE_ENA_R",4352],[8,"CACHE_TRACE_ENA_W",4352],[8,"W",4379],[8,"R",4379],[8,"CLK_FORCE_ON_AUTO_CRYPT_R",4379],[5,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC",4379],[8,"CLK_FORCE_ON_AUTO_CRYPT_W",4379],[8,"CLK_FORCE_ON_CRYPT_R",4379],[8,"CLK_FORCE_ON_CRYPT_W",4379],[8,"CLK_FORCE_ON_MANUAL_CRYPT_R",4379],[8,"CLK_FORCE_ON_MANUAL_CRYPT_W",4379],[8,"W",4402],[8,"R",4402],[8,"RECORD_DISABLE_DB_ENCRYPT_R",4402],[5,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC",4402],[8,"RECORD_DISABLE_DB_ENCRYPT_W",4402],[8,"RECORD_DISABLE_G0CB_DECRYPT_R",4402],[8,"RECORD_DISABLE_G0CB_DECRYPT_W",4402],[8,"W",4421],[5,"CACHE_ILG_INT_CLR_SPEC",4421],[8,"DBUS_CNT_OVF_INT_CLR_W",4421],[8,"IBUS_CNT_OVF_INT_CLR_W",4421],[8,"ICACHE_PRELOAD_OP_FAULT_INT_CLR_W",4421],[8,"ICACHE_SYNC_OP_FAULT_INT_CLR_W",4421],[8,"MMU_ENTRY_FAULT_INT_CLR_W",4421],[8,"W",4441],[8,"R",4441],[8,"DBUS_CNT_OVF_INT_ENA_R",4441],[5,"CACHE_ILG_INT_ENA_SPEC",4441],[8,"DBUS_CNT_OVF_INT_ENA_W",4441],[8,"IBUS_CNT_OVF_INT_ENA_R",4441],[8,"IBUS_CNT_OVF_INT_ENA_W",4441],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_R",4441],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_W",4441],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_R",4441],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_W",4441],[8,"MMU_ENTRY_FAULT_INT_ENA_R",4441],[8,"MMU_ENTRY_FAULT_INT_ENA_W",4441],[8,"R",4472],[8,"DBUS_ACS_CNT_OVF_ST_R",4472],[8,"DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R",4472],[8,"IBUS_ACS_CNT_OVF_ST_R",4472],[8,"IBUS_ACS_MISS_CNT_OVF_ST_R",4472],[8,"ICACHE_PRELOAD_OP_FAULT_ST_R",4472],[8,"ICACHE_SYNC_OP_FAULT_ST_R",4472],[8,"MMU_ENTRY_FAULT_ST_R",4472],[8,"R",4495],[8,"CACHE_MMU_FAULT_CODE_R",4495],[8,"CACHE_MMU_FAULT_CONTENT_R",4495],[8,"R",4508],[8,"CACHE_MMU_FAULT_VADDR_R",4508],[8,"W",4519],[8,"R",4519],[8,"CACHE_MMU_OWNER_R",4519],[5,"CACHE_MMU_OWNER_SPEC",4519],[8,"CACHE_MMU_OWNER_W",4519],[8,"W",4534],[8,"R",4534],[8,"CACHE_MMU_MEM_FORCE_ON_R",4534],[5,"CACHE_MMU_POWER_CTRL_SPEC",4534],[8,"CACHE_MMU_MEM_FORCE_ON_W",4534],[8,"CACHE_MMU_MEM_FORCE_PD_R",4534],[8,"CACHE_MMU_MEM_FORCE_PD_W",4534],[8,"CACHE_MMU_MEM_FORCE_PU_R",4534],[8,"CACHE_MMU_MEM_FORCE_PU_W",4534],[8,"W",4557],[5,"CACHE_PRELOAD_INT_CTRL_SPEC",4557],[8,"ICACHE_PRELOAD_INT_CLR_W",4557],[8,"R",4557],[8,"ICACHE_PRELOAD_INT_ENA_R",4557],[8,"ICACHE_PRELOAD_INT_ENA_W",4557],[8,"ICACHE_PRELOAD_INT_ST_R",4557],[8,"W",4576],[8,"R",4576],[8,"BYPASS_R",4576],[5,"CACHE_REQUEST_SPEC",4576],[8,"BYPASS_W",4576],[8,"R",4591],[8,"ICACHE_STATE_R",4591],[8,"W",4602],[5,"CACHE_SYNC_INT_CTRL_SPEC",4602],[8,"ICACHE_SYNC_INT_CLR_W",4602],[8,"R",4602],[8,"ICACHE_SYNC_INT_ENA_R",4602],[8,"ICACHE_SYNC_INT_ENA_W",4602],[8,"ICACHE_SYNC_INT_ST_R",4602],[8,"W",4621],[8,"R",4621],[8,"CACHE_FLASH_WRAP_AROUND_R",4621],[5,"CACHE_WRAP_AROUND_CTRL_SPEC",4621],[8,"CACHE_FLASH_WRAP_AROUND_W",4621],[8,"W",4636],[8,"R",4636],[8,"CLK_EN_R",4636],[5,"CLOCK_GATE_SPEC",4636],[8,"CLK_EN_W",4636],[8,"W",4651],[5,"CORE0_ACS_CACHE_INT_CLR_SPEC",4651],[8,"CORE0_DBUS_ACS_MSK_IC_INT_CLR_W",4651],[8,"CORE0_DBUS_REJECT_INT_CLR_W",4651],[8,"CORE0_DBUS_WR_IC_INT_CLR_W",4651],[8,"CORE0_IBUS_ACS_MSK_IC_INT_CLR_W",4651],[8,"CORE0_IBUS_REJECT_INT_CLR_W",4651],[8,"CORE0_IBUS_WR_IC_INT_CLR_W",4651],[8,"W",4673],[8,"R",4673],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_R",4673],[5,"CORE0_ACS_CACHE_INT_ENA_SPEC",4673],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_W",4673],[8,"CORE0_DBUS_REJECT_INT_ENA_R",4673],[8,"CORE0_DBUS_REJECT_INT_ENA_W",4673],[8,"CORE0_DBUS_WR_IC_INT_ENA_R",4673],[8,"CORE0_DBUS_WR_IC_INT_ENA_W",4673],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_R",4673],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_W",4673],[8,"CORE0_IBUS_REJECT_INT_ENA_R",4673],[8,"CORE0_IBUS_REJECT_INT_ENA_W",4673],[8,"CORE0_IBUS_WR_IC_INT_ENA_R",4673],[8,"CORE0_IBUS_WR_IC_INT_ENA_W",4673],[8,"R",4708],[8,"CORE0_DBUS_ACS_MSK_ICACHE_ST_R",4708],[8,"CORE0_DBUS_REJECT_ST_R",4708],[8,"CORE0_DBUS_WR_ICACHE_ST_R",4708],[8,"CORE0_IBUS_ACS_MSK_ICACHE_ST_R",4708],[8,"CORE0_IBUS_REJECT_ST_R",4708],[8,"CORE0_IBUS_WR_ICACHE_ST_R",4708],[8,"R",4729],[8,"CORE0_DBUS_ATTR_R",4729],[8,"CORE0_DBUS_WORLD_R",4729],[8,"R",4742],[8,"CORE0_DBUS_VADDR_R",4742],[8,"R",4753],[8,"CORE0_IBUS_ATTR_R",4753],[8,"CORE0_IBUS_WORLD_R",4753],[8,"R",4766],[8,"CORE0_IBUS_VADDR_R",4766],[8,"W",4777],[8,"R",4777],[8,"DBUS_TO_FLASH_END_VADDR_R",4777],[5,"DBUS_TO_FLASH_END_VADDR_SPEC",4777],[8,"DBUS_TO_FLASH_END_VADDR_W",4777],[8,"W",4792],[8,"R",4792],[8,"DBUS_TO_FLASH_START_VADDR_R",4792],[5,"DBUS_TO_FLASH_START_VADDR_SPEC",4792],[8,"DBUS_TO_FLASH_START_VADDR_W",4792],[8,"W",4807],[8,"R",4807],[8,"IBUS_TO_FLASH_END_VADDR_R",4807],[5,"IBUS_TO_FLASH_END_VADDR_SPEC",4807],[8,"IBUS_TO_FLASH_END_VADDR_W",4807],[8,"W",4822],[8,"R",4822],[8,"IBUS_TO_FLASH_START_VADDR_R",4822],[5,"IBUS_TO_FLASH_START_VADDR_SPEC",4822],[8,"IBUS_TO_FLASH_START_VADDR_W",4822],[8,"W",4837],[8,"R",4837],[8,"ICACHE_ATOMIC_OPERATE_ENA_R",4837],[5,"ICACHE_ATOMIC_OPERATE_ENA_SPEC",4837],[8,"ICACHE_ATOMIC_OPERATE_ENA_W",4837],[8,"W",4852],[8,"R",4852],[8,"ICACHE_ENABLE_R",4852],[5,"ICACHE_CTRL_SPEC",4852],[8,"ICACHE_ENABLE_W",4852],[8,"W",4867],[8,"R",4867],[8,"ICACHE_SHUT_DBUS_R",4867],[5,"ICACHE_CTRL1_SPEC",4867],[8,"ICACHE_SHUT_DBUS_W",4867],[8,"ICACHE_SHUT_IBUS_R",4867],[8,"ICACHE_SHUT_IBUS_W",4867],[8,"W",4886],[8,"R",4886],[8,"DONE_R",4886],[8,"ENA_R",4886],[5,"ICACHE_FREEZE_SPEC",4886],[8,"ENA_W",4886],[8,"MODE_R",4886],[8,"MODE_W",4886],[8,"W",4907],[8,"R",4907],[8,"ICACHE_SYNC_ADDR_R",4907],[5,"ICACHE_SYNC_ADDR_SPEC",4907],[8,"ICACHE_SYNC_ADDR_W",4907],[8,"W",4922],[8,"R",4922],[8,"ICACHE_INVALIDATE_ENA_R",4922],[5,"ICACHE_SYNC_CTRL_SPEC",4922],[8,"ICACHE_INVALIDATE_ENA_W",4922],[8,"ICACHE_SYNC_DONE_R",4922],[8,"W",4939],[8,"R",4939],[8,"ICACHE_SYNC_SIZE_R",4939],[5,"ICACHE_SYNC_SIZE_SPEC",4939],[8,"ICACHE_SYNC_SIZE_W",4939],[8,"W",4954],[8,"R",4954],[8,"ICACHE_TAG_MEM_FORCE_ON_R",4954],[5,"ICACHE_TAG_POWER_CTRL_SPEC",4954],[8,"ICACHE_TAG_MEM_FORCE_ON_W",4954],[8,"ICACHE_TAG_MEM_FORCE_PD_R",4954],[8,"ICACHE_TAG_MEM_FORCE_PD_W",4954],[8,"ICACHE_TAG_MEM_FORCE_PU_R",4954],[8,"ICACHE_TAG_MEM_FORCE_PU_W",4954],[8,"W",4977],[8,"R",4977],[8,"DATE_R",4977],[5,"REG_DATE_SPEC",4977],[8,"DATE_W",4977],[5,"Reg",4992],[10,"RegisterSpec",4992],[8,"BitReader",4992],[8,"BitWriter",4992],[8,"W",4992],[10,"Writable",4992],[8,"BitWriter1S",4992],[8,"BitWriter0C",4992],[8,"BitWriter1C",4992],[8,"BitWriter0S",4992],[8,"BitWriter1T",4992],[8,"BitWriter0T",4992],[8,"R",4992],[8,"FieldReader",4992],[10,"FieldSpec",4992],[8,"FieldWriter",4992],[8,"FieldWriterSafe",4992],[10,"Copy",17639],[10,"RawReg",4992],[1,"unit"],[10,"Readable",4992],[17,"Output"],[10,"FnOnce",17640],[10,"Resettable",4992],[8,"BT_SELECT",5094],[8,"CLOCK_GATE",5094],[8,"CPUSDIO_INT",5094],[8,"ENABLE",5094],[8,"ENABLE_W1TC",5094],[8,"ENABLE_W1TS",5094],[8,"FUNC_IN_SEL_CFG",5094],[8,"FUNC_OUT_SEL_CFG",5094],[8,"IN",5094],[8,"OUT",5094],[8,"OUT_W1TC",5094],[8,"OUT_W1TS",5094],[8,"PCPU_INT",5094],[8,"PCPU_NMI_INT",5094],[8,"PIN",5094],[8,"REG_DATE",5094],[8,"SDIO_SELECT",5094],[8,"STATUS",5094],[8,"STATUS_NEXT",5094],[8,"STATUS_W1TC",5094],[8,"STATUS_W1TS",5094],[8,"STRAP",5094],[8,"W",5324],[8,"R",5324],[8,"BT_SEL_R",5324],[5,"BT_SELECT_SPEC",5324],[8,"BT_SEL_W",5324],[8,"W",5339],[8,"R",5339],[8,"CLK_EN_R",5339],[5,"CLOCK_GATE_SPEC",5339],[8,"CLK_EN_W",5339],[8,"R",5354],[8,"SDIO_INT_R",5354],[8,"W",5365],[8,"R",5365],[8,"DATA_R",5365],[5,"ENABLE_SPEC",5365],[8,"DATA_W",5365],[8,"W",5380],[5,"ENABLE_W1TC_SPEC",5380],[8,"ENABLE_W1TC_W",5380],[8,"W",5392],[5,"ENABLE_W1TS_SPEC",5392],[8,"ENABLE_W1TS_W",5392],[8,"W",5404],[8,"R",5404],[8,"IN_INV_SEL_R",5404],[5,"FUNC_IN_SEL_CFG_SPEC",5404],[8,"IN_INV_SEL_W",5404],[8,"IN_SEL_R",5404],[8,"IN_SEL_W",5404],[8,"SEL_R",5404],[8,"SEL_W",5404],[8,"W",5427],[8,"R",5427],[8,"INV_SEL_R",5427],[5,"FUNC_OUT_SEL_CFG_SPEC",5427],[8,"INV_SEL_W",5427],[8,"OEN_INV_SEL_R",5427],[8,"OEN_INV_SEL_W",5427],[8,"OEN_SEL_R",5427],[8,"OEN_SEL_W",5427],[8,"OUT_SEL_R",5427],[8,"OUT_SEL_W",5427],[8,"R",5454],[8,"DATA_NEXT_R",5454],[8,"W",5465],[8,"R",5465],[8,"DATA_ORIG_R",5465],[5,"OUT_SPEC",5465],[8,"DATA_ORIG_W",5465],[8,"W",5480],[5,"OUT_W1TC_SPEC",5480],[8,"OUT_W1TC_W",5480],[8,"W",5492],[5,"OUT_W1TS_SPEC",5492],[8,"OUT_W1TS_W",5492],[8,"R",5504],[8,"PROCPU_INT_R",5504],[8,"R",5515],[8,"PROCPU_NMI_INT_R",5515],[8,"W",5526],[8,"R",5526],[8,"CONFIG_R",5526],[5,"PIN_SPEC",5526],[8,"CONFIG_W",5526],[8,"INT_ENA_R",5526],[8,"INT_ENA_W",5526],[8,"INT_TYPE_R",5526],[8,"INT_TYPE_W",5526],[8,"PAD_DRIVER_R",5526],[8,"PAD_DRIVER_W",5526],[8,"SYNC1_BYPASS_R",5526],[8,"SYNC1_BYPASS_W",5526],[8,"SYNC2_BYPASS_R",5526],[8,"SYNC2_BYPASS_W",5526],[8,"WAKEUP_ENABLE_R",5526],[8,"WAKEUP_ENABLE_W",5526],[8,"W",5565],[8,"R",5565],[8,"REG_DATE_R",5565],[5,"REG_DATE_SPEC",5565],[8,"REG_DATE_W",5565],[8,"W",5580],[8,"R",5580],[8,"SDIO_SEL_R",5580],[5,"SDIO_SELECT_SPEC",5580],[8,"SDIO_SEL_W",5580],[8,"W",5595],[8,"R",5595],[8,"INTERRUPT_R",5595],[5,"STATUS_SPEC",5595],[8,"INTERRUPT_W",5595],[8,"R",5610],[8,"STATUS_INTERRUPT_NEXT_R",5610],[8,"W",5621],[5,"STATUS_W1TC_SPEC",5621],[8,"STATUS_W1TC_W",5621],[8,"W",5633],[5,"STATUS_W1TS_SPEC",5633],[8,"STATUS_W1TS_W",5633],[8,"R",5645],[8,"STRAPPING_R",5645],[8,"CLK_CONF",5656],[8,"COMD",5656],[8,"CTR",5656],[8,"DATA",5656],[8,"DATE",5656],[8,"FIFO_CONF",5656],[8,"FIFO_ST",5656],[8,"FILTER_CFG",5656],[8,"INT_CLR",5656],[8,"INT_ENA",5656],[8,"INT_RAW",5656],[8,"INT_STATUS",5656],[8,"RXFIFO_START_ADDR",5656],[8,"SCL_HIGH_PERIOD",5656],[8,"SCL_LOW_PERIOD",5656],[8,"SCL_MAIN_ST_TIME_OUT",5656],[8,"SCL_RSTART_SETUP",5656],[8,"SCL_SP_CONF",5656],[8,"SCL_ST_TIME_OUT",5656],[8,"SCL_START_HOLD",5656],[8,"SCL_STOP_HOLD",5656],[8,"SCL_STOP_SETUP",5656],[8,"SDA_HOLD",5656],[8,"SDA_SAMPLE",5656],[8,"SR",5656],[8,"TO",5656],[8,"TXFIFO_START_ADDR",5656],[8,"W",5746],[8,"R",5746],[8,"SCLK_ACTIVE_R",5746],[5,"CLK_CONF_SPEC",5746],[8,"SCLK_ACTIVE_W",5746],[8,"SCLK_DIV_A_R",5746],[8,"SCLK_DIV_A_W",5746],[8,"SCLK_DIV_B_R",5746],[8,"SCLK_DIV_B_W",5746],[8,"SCLK_DIV_NUM_R",5746],[8,"SCLK_DIV_NUM_W",5746],[8,"SCLK_SEL_R",5746],[8,"SCLK_SEL_W",5746],[8,"W",5777],[8,"R",5777],[8,"COMMAND_R",5777],[5,"COMD_SPEC",5777],[8,"COMMAND_W",5777],[8,"COMMAND_DONE_R",5777],[8,"COMMAND_DONE_W",5777],[8,"R",5796],[8,"ARBITRATION_EN_R",5796],[8,"W",5796],[5,"CTR_SPEC",5796],[8,"ARBITRATION_EN_W",5796],[8,"CLK_EN_R",5796],[8,"CLK_EN_W",5796],[8,"CONF_UPGATE_W",5796],[8,"FSM_RST_W",5796],[8,"MS_MODE_R",5796],[8,"MS_MODE_W",5796],[8,"RX_FULL_ACK_LEVEL_R",5796],[8,"RX_FULL_ACK_LEVEL_W",5796],[8,"RX_LSB_FIRST_R",5796],[8,"RX_LSB_FIRST_W",5796],[8,"SAMPLE_SCL_LEVEL_R",5796],[8,"SAMPLE_SCL_LEVEL_W",5796],[8,"SCL_FORCE_OUT_R",5796],[8,"SCL_FORCE_OUT_W",5796],[8,"SDA_FORCE_OUT_R",5796],[8,"SDA_FORCE_OUT_W",5796],[8,"SLV_TX_AUTO_START_EN_R",5796],[8,"SLV_TX_AUTO_START_EN_W",5796],[8,"TRANS_START_W",5796],[8,"TX_LSB_FIRST_R",5796],[8,"TX_LSB_FIRST_W",5796],[8,"W",5853],[8,"R",5853],[8,"FIFO_RDATA_R",5853],[5,"DATA_SPEC",5853],[8,"FIFO_RDATA_W",5853],[8,"W",5868],[8,"R",5868],[8,"DATE_R",5868],[5,"DATE_SPEC",5868],[8,"DATE_W",5868],[8,"W",5883],[8,"R",5883],[8,"FIFO_PRT_EN_R",5883],[5,"FIFO_CONF_SPEC",5883],[8,"FIFO_PRT_EN_W",5883],[8,"NONFIFO_EN_R",5883],[8,"NONFIFO_EN_W",5883],[8,"RX_FIFO_RST_R",5883],[8,"RX_FIFO_RST_W",5883],[8,"RXFIFO_WM_THRHD_R",5883],[8,"RXFIFO_WM_THRHD_W",5883],[8,"TX_FIFO_RST_R",5883],[8,"TX_FIFO_RST_W",5883],[8,"TXFIFO_WM_THRHD_R",5883],[8,"TXFIFO_WM_THRHD_W",5883],[8,"R",5918],[8,"RXFIFO_RADDR_R",5918],[8,"RXFIFO_WADDR_R",5918],[8,"TXFIFO_RADDR_R",5918],[8,"TXFIFO_WADDR_R",5918],[8,"W",5935],[8,"R",5935],[8,"SCL_FILTER_EN_R",5935],[5,"FILTER_CFG_SPEC",5935],[8,"SCL_FILTER_EN_W",5935],[8,"SCL_FILTER_THRES_R",5935],[8,"SCL_FILTER_THRES_W",5935],[8,"SDA_FILTER_EN_R",5935],[8,"SDA_FILTER_EN_W",5935],[8,"SDA_FILTER_THRES_R",5935],[8,"SDA_FILTER_THRES_W",5935],[8,"W",5962],[5,"INT_CLR_SPEC",5962],[8,"ARBITRATION_LOST_INT_CLR_W",5962],[8,"BYTE_TRANS_DONE_INT_CLR_W",5962],[8,"DET_START_INT_CLR_W",5962],[8,"END_DETECT_INT_CLR_W",5962],[8,"MST_TXFIFO_UDF_INT_CLR_W",5962],[8,"NACK_INT_CLR_W",5962],[8,"RXFIFO_OVF_INT_CLR_W",5962],[8,"RXFIFO_UDF_INT_CLR_W",5962],[8,"RXFIFO_WM_INT_CLR_W",5962],[8,"SCL_MAIN_ST_TO_INT_CLR_W",5962],[8,"SCL_ST_TO_INT_CLR_W",5962],[8,"TIME_OUT_INT_CLR_W",5962],[8,"TRANS_COMPLETE_INT_CLR_W",5962],[8,"TRANS_START_INT_CLR_W",5962],[8,"TXFIFO_OVF_INT_CLR_W",5962],[8,"TXFIFO_WM_INT_CLR_W",5962],[8,"R",6004],[8,"ARBITRATION_LOST_INT_ENA_R",6004],[8,"W",6004],[5,"INT_ENA_SPEC",6004],[8,"ARBITRATION_LOST_INT_ENA_W",6004],[8,"BYTE_TRANS_DONE_INT_ENA_R",6004],[8,"BYTE_TRANS_DONE_INT_ENA_W",6004],[8,"DET_START_INT_ENA_R",6004],[8,"DET_START_INT_ENA_W",6004],[8,"END_DETECT_INT_ENA_R",6004],[8,"END_DETECT_INT_ENA_W",6004],[8,"MST_TXFIFO_UDF_INT_ENA_R",6004],[8,"MST_TXFIFO_UDF_INT_ENA_W",6004],[8,"NACK_INT_ENA_R",6004],[8,"NACK_INT_ENA_W",6004],[8,"RXFIFO_OVF_INT_ENA_R",6004],[8,"RXFIFO_OVF_INT_ENA_W",6004],[8,"RXFIFO_UDF_INT_ENA_R",6004],[8,"RXFIFO_UDF_INT_ENA_W",6004],[8,"RXFIFO_WM_INT_ENA_R",6004],[8,"RXFIFO_WM_INT_ENA_W",6004],[8,"SCL_MAIN_ST_TO_INT_ENA_R",6004],[8,"SCL_MAIN_ST_TO_INT_ENA_W",6004],[8,"SCL_ST_TO_INT_ENA_R",6004],[8,"SCL_ST_TO_INT_ENA_W",6004],[8,"TIME_OUT_INT_ENA_R",6004],[8,"TIME_OUT_INT_ENA_W",6004],[8,"TRANS_COMPLETE_INT_ENA_R",6004],[8,"TRANS_COMPLETE_INT_ENA_W",6004],[8,"TRANS_START_INT_ENA_R",6004],[8,"TRANS_START_INT_ENA_W",6004],[8,"TXFIFO_OVF_INT_ENA_R",6004],[8,"TXFIFO_OVF_INT_ENA_W",6004],[8,"TXFIFO_WM_INT_ENA_R",6004],[8,"TXFIFO_WM_INT_ENA_W",6004],[8,"R",6079],[8,"ARBITRATION_LOST_INT_RAW_R",6079],[8,"BYTE_TRANS_DONE_INT_RAW_R",6079],[8,"DET_START_INT_RAW_R",6079],[8,"END_DETECT_INT_RAW_R",6079],[8,"MST_TXFIFO_UDF_INT_RAW_R",6079],[8,"NACK_INT_RAW_R",6079],[8,"RXFIFO_OVF_INT_RAW_R",6079],[8,"RXFIFO_UDF_INT_RAW_R",6079],[8,"RXFIFO_WM_INT_RAW_R",6079],[8,"SCL_MAIN_ST_TO_INT_RAW_R",6079],[8,"SCL_ST_TO_INT_RAW_R",6079],[8,"TIME_OUT_INT_RAW_R",6079],[8,"TRANS_COMPLETE_INT_RAW_R",6079],[8,"TRANS_START_INT_RAW_R",6079],[8,"TXFIFO_OVF_INT_RAW_R",6079],[8,"TXFIFO_WM_INT_RAW_R",6079],[8,"R",6120],[8,"ARBITRATION_LOST_INT_ST_R",6120],[8,"BYTE_TRANS_DONE_INT_ST_R",6120],[8,"DET_START_INT_ST_R",6120],[8,"END_DETECT_INT_ST_R",6120],[8,"MST_TXFIFO_UDF_INT_ST_R",6120],[8,"NACK_INT_ST_R",6120],[8,"RXFIFO_OVF_INT_ST_R",6120],[8,"RXFIFO_UDF_INT_ST_R",6120],[8,"RXFIFO_WM_INT_ST_R",6120],[8,"SCL_MAIN_ST_TO_INT_ST_R",6120],[8,"SCL_ST_TO_INT_ST_R",6120],[8,"TIME_OUT_INT_ST_R",6120],[8,"TRANS_COMPLETE_INT_ST_R",6120],[8,"TRANS_START_INT_ST_R",6120],[8,"TXFIFO_OVF_INT_ST_R",6120],[8,"TXFIFO_WM_INT_ST_R",6120],[8,"R",6161],[8,"RXFIFO_START_ADDR_R",6161],[8,"W",6172],[8,"R",6172],[8,"SCL_HIGH_PERIOD_R",6172],[5,"SCL_HIGH_PERIOD_SPEC",6172],[8,"SCL_HIGH_PERIOD_W",6172],[8,"SCL_WAIT_HIGH_PERIOD_R",6172],[8,"SCL_WAIT_HIGH_PERIOD_W",6172],[8,"W",6191],[8,"R",6191],[8,"SCL_LOW_PERIOD_R",6191],[5,"SCL_LOW_PERIOD_SPEC",6191],[8,"SCL_LOW_PERIOD_W",6191],[8,"W",6206],[8,"R",6206],[8,"SCL_MAIN_ST_TO_I2C_R",6206],[5,"SCL_MAIN_ST_TIME_OUT_SPEC",6206],[8,"SCL_MAIN_ST_TO_I2C_W",6206],[8,"W",6221],[8,"R",6221],[8,"TIME_R",6221],[5,"SCL_RSTART_SETUP_SPEC",6221],[8,"TIME_W",6221],[8,"W",6236],[8,"R",6236],[8,"SCL_PD_EN_R",6236],[5,"SCL_SP_CONF_SPEC",6236],[8,"SCL_PD_EN_W",6236],[8,"SCL_RST_SLV_EN_R",6236],[8,"SCL_RST_SLV_EN_W",6236],[8,"SCL_RST_SLV_NUM_R",6236],[8,"SCL_RST_SLV_NUM_W",6236],[8,"SDA_PD_EN_R",6236],[8,"SDA_PD_EN_W",6236],[8,"W",6263],[8,"R",6263],[8,"SCL_ST_TO_I2C_R",6263],[5,"SCL_ST_TIME_OUT_SPEC",6263],[8,"SCL_ST_TO_I2C_W",6263],[8,"W",6278],[8,"R",6278],[8,"TIME_R",6278],[5,"SCL_START_HOLD_SPEC",6278],[8,"TIME_W",6278],[8,"W",6293],[8,"R",6293],[8,"TIME_R",6293],[5,"SCL_STOP_HOLD_SPEC",6293],[8,"TIME_W",6293],[8,"W",6308],[8,"R",6308],[8,"TIME_R",6308],[5,"SCL_STOP_SETUP_SPEC",6308],[8,"TIME_W",6308],[8,"W",6323],[8,"R",6323],[8,"TIME_R",6323],[5,"SDA_HOLD_SPEC",6323],[8,"TIME_W",6323],[8,"W",6338],[8,"R",6338],[8,"TIME_R",6338],[5,"SDA_SAMPLE_SPEC",6338],[8,"TIME_W",6338],[8,"R",6353],[8,"ARB_LOST_R",6353],[8,"BUS_BUSY_R",6353],[8,"RESP_REC_R",6353],[8,"RXFIFO_CNT_R",6353],[8,"SCL_MAIN_STATE_LAST_R",6353],[8,"SCL_STATE_LAST_R",6353],[8,"TXFIFO_CNT_R",6353],[8,"W",6376],[8,"R",6376],[8,"TIME_OUT_EN_R",6376],[5,"TO_SPEC",6376],[8,"TIME_OUT_EN_W",6376],[8,"TIME_OUT_VALUE_R",6376],[8,"TIME_OUT_VALUE_W",6376],[8,"R",6395],[8,"TXFIFO_START_ADDR_R",6395],[8,"APB_ADC_INT_MAP",6406],[8,"APB_CTRL_INTR_MAP",6406],[8,"ASSIST_DEBUG_INTR_MAP",6406],[8,"BLE_SEC_INT_MAP",6406],[8,"BLE_TIMER_INT_MAP",6406],[8,"BT_BB_INT_MAP",6406],[8,"BT_BB_NMI_MAP",6406],[8,"BT_MAC_INT_MAP",6406],[8,"CACHE_CORE0_ACS_INT_MAP",6406],[8,"CACHE_IA_INT_MAP",6406],[8,"CLOCK_GATE",6406],[8,"COEX_INT_MAP",6406],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP",6406],[8,"CPU_INT_CLEAR",6406],[8,"CPU_INT_EIP_STATUS",6406],[8,"CPU_INT_ENABLE",6406],[8,"CPU_INT_PRI_0",6406],[8,"CPU_INT_PRI_1",6406],[8,"CPU_INT_PRI_10",6406],[8,"CPU_INT_PRI_11",6406],[8,"CPU_INT_PRI_12",6406],[8,"CPU_INT_PRI_13",6406],[8,"CPU_INT_PRI_14",6406],[8,"CPU_INT_PRI_15",6406],[8,"CPU_INT_PRI_16",6406],[8,"CPU_INT_PRI_17",6406],[8,"CPU_INT_PRI_18",6406],[8,"CPU_INT_PRI_19",6406],[8,"CPU_INT_PRI_2",6406],[8,"CPU_INT_PRI_20",6406],[8,"CPU_INT_PRI_21",6406],[8,"CPU_INT_PRI_22",6406],[8,"CPU_INT_PRI_23",6406],[8,"CPU_INT_PRI_24",6406],[8,"CPU_INT_PRI_25",6406],[8,"CPU_INT_PRI_26",6406],[8,"CPU_INT_PRI_27",6406],[8,"CPU_INT_PRI_28",6406],[8,"CPU_INT_PRI_29",6406],[8,"CPU_INT_PRI_3",6406],[8,"CPU_INT_PRI_30",6406],[8,"CPU_INT_PRI_31",6406],[8,"CPU_INT_PRI_4",6406],[8,"CPU_INT_PRI_5",6406],[8,"CPU_INT_PRI_6",6406],[8,"CPU_INT_PRI_7",6406],[8,"CPU_INT_PRI_8",6406],[8,"CPU_INT_PRI_9",6406],[8,"CPU_INT_THRESH",6406],[8,"CPU_INT_TYPE",6406],[8,"CPU_INTR_FROM_CPU_0_MAP",6406],[8,"CPU_INTR_FROM_CPU_1_MAP",6406],[8,"CPU_INTR_FROM_CPU_2_MAP",6406],[8,"CPU_INTR_FROM_CPU_3_MAP",6406],[8,"DMA_CH0_INT_MAP",6406],[8,"ECC_INT_MAP",6406],[8,"EFUSE_INT_MAP",6406],[8,"GPIO_INTERRUPT_PRO_MAP",6406],[8,"GPIO_INTERRUPT_PRO_NMI_MAP",6406],[8,"I2C_EXT0_INTR_MAP",6406],[8,"I2C_MST_INT_MAP",6406],[8,"ICACHE_PRELOAD_INT_MAP",6406],[8,"ICACHE_SYNC_INT_MAP",6406],[8,"INTERRUPT_REG_DATE",6406],[8,"INTR_STATUS_REG_0",6406],[8,"INTR_STATUS_REG_1",6406],[8,"LEDC_INT_MAP",6406],[8,"LP_TIMER_INT_MAP",6406],[8,"MAC_INTR_MAP",6406],[8,"RTC_CORE_INTR_MAP",6406],[8,"SHA_INT_MAP",6406],[8,"SPI_INTR_1_MAP",6406],[8,"SPI_INTR_2_MAP",6406],[8,"SPI_MEM_REJECT_INTR_MAP",6406],[8,"SYSTIMER_TARGET0_INT_MAP",6406],[8,"SYSTIMER_TARGET1_INT_MAP",6406],[8,"SYSTIMER_TARGET2_INT_MAP",6406],[8,"TG_T0_INT_MAP",6406],[8,"TG_WDT_INT_MAP",6406],[8,"UART1_INTR_MAP",6406],[8,"UART_INTR_MAP",6406],[8,"WIFI_BB_INT_MAP",6406],[8,"WIFI_MAC_NMI_MAP",6406],[8,"WIFI_PWR_INT_MAP",6406],[8,"R",6666],[8,"APB_ADC_INT_MAP_R",6666],[8,"W",6666],[5,"APB_ADC_INT_MAP_SPEC",6666],[8,"APB_ADC_INT_MAP_W",6666],[8,"R",6681],[8,"APB_CTRL_INTR_MAP_R",6681],[8,"W",6681],[5,"APB_CTRL_INTR_MAP_SPEC",6681],[8,"APB_CTRL_INTR_MAP_W",6681],[8,"R",6696],[8,"ASSIST_DEBUG_INTR_MAP_R",6696],[8,"W",6696],[5,"ASSIST_DEBUG_INTR_MAP_SPEC",6696],[8,"ASSIST_DEBUG_INTR_MAP_W",6696],[8,"W",6711],[8,"R",6711],[8,"BLE_SEC_INT_MAP_R",6711],[5,"BLE_SEC_INT_MAP_SPEC",6711],[8,"BLE_SEC_INT_MAP_W",6711],[8,"W",6726],[8,"R",6726],[8,"BLE_TIMER_INT_MAP_R",6726],[5,"BLE_TIMER_INT_MAP_SPEC",6726],[8,"BLE_TIMER_INT_MAP_W",6726],[8,"W",6741],[8,"R",6741],[8,"BT_BB_INT_MAP_R",6741],[5,"BT_BB_INT_MAP_SPEC",6741],[8,"BT_BB_INT_MAP_W",6741],[8,"W",6756],[8,"R",6756],[8,"BT_BB_NMI_MAP_R",6756],[5,"BT_BB_NMI_MAP_SPEC",6756],[8,"BT_BB_NMI_MAP_W",6756],[8,"W",6771],[8,"R",6771],[8,"BT_MAC_INT_MAP_R",6771],[5,"BT_MAC_INT_MAP_SPEC",6771],[8,"BT_MAC_INT_MAP_W",6771],[8,"W",6786],[8,"R",6786],[8,"CACHE_CORE0_ACS_INT_MAP_R",6786],[5,"CACHE_CORE0_ACS_INT_MAP_SPEC",6786],[8,"CACHE_CORE0_ACS_INT_MAP_W",6786],[8,"W",6801],[8,"R",6801],[8,"CACHE_IA_INT_MAP_R",6801],[5,"CACHE_IA_INT_MAP_SPEC",6801],[8,"CACHE_IA_INT_MAP_W",6801],[8,"W",6816],[8,"R",6816],[8,"REG_CLK_EN_R",6816],[5,"CLOCK_GATE_SPEC",6816],[8,"REG_CLK_EN_W",6816],[8,"W",6831],[8,"R",6831],[8,"COEX_INT_MAP_R",6831],[5,"COEX_INT_MAP_SPEC",6831],[8,"COEX_INT_MAP_W",6831],[8,"W",6846],[8,"R",6846],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R",6846],[5,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC",6846],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W",6846],[8,"W",6861],[8,"R",6861],[8,"CPU_INT_CLEAR_R",6861],[5,"CPU_INT_CLEAR_SPEC",6861],[8,"CPU_INT_CLEAR_W",6861],[8,"R",6876],[8,"CPU_INT_EIP_STATUS_R",6876],[8,"W",6887],[8,"R",6887],[8,"CPU_INT_ENABLE_R",6887],[5,"CPU_INT_ENABLE_SPEC",6887],[8,"CPU_INT_ENABLE_W",6887],[8,"W",6902],[8,"R",6902],[8,"CPU_PRI_0_MAP_R",6902],[5,"CPU_INT_PRI_0_SPEC",6902],[8,"CPU_PRI_0_MAP_W",6902],[8,"W",6917],[8,"R",6917],[8,"CPU_PRI_1_MAP_R",6917],[5,"CPU_INT_PRI_1_SPEC",6917],[8,"CPU_PRI_1_MAP_W",6917],[8,"W",6932],[8,"R",6932],[8,"CPU_PRI_10_MAP_R",6932],[5,"CPU_INT_PRI_10_SPEC",6932],[8,"CPU_PRI_10_MAP_W",6932],[8,"W",6947],[8,"R",6947],[8,"CPU_PRI_11_MAP_R",6947],[5,"CPU_INT_PRI_11_SPEC",6947],[8,"CPU_PRI_11_MAP_W",6947],[8,"W",6962],[8,"R",6962],[8,"CPU_PRI_12_MAP_R",6962],[5,"CPU_INT_PRI_12_SPEC",6962],[8,"CPU_PRI_12_MAP_W",6962],[8,"W",6977],[8,"R",6977],[8,"CPU_PRI_13_MAP_R",6977],[5,"CPU_INT_PRI_13_SPEC",6977],[8,"CPU_PRI_13_MAP_W",6977],[8,"W",6992],[8,"R",6992],[8,"CPU_PRI_14_MAP_R",6992],[5,"CPU_INT_PRI_14_SPEC",6992],[8,"CPU_PRI_14_MAP_W",6992],[8,"W",7007],[8,"R",7007],[8,"CPU_PRI_15_MAP_R",7007],[5,"CPU_INT_PRI_15_SPEC",7007],[8,"CPU_PRI_15_MAP_W",7007],[8,"W",7022],[8,"R",7022],[8,"CPU_PRI_16_MAP_R",7022],[5,"CPU_INT_PRI_16_SPEC",7022],[8,"CPU_PRI_16_MAP_W",7022],[8,"W",7037],[8,"R",7037],[8,"CPU_PRI_17_MAP_R",7037],[5,"CPU_INT_PRI_17_SPEC",7037],[8,"CPU_PRI_17_MAP_W",7037],[8,"W",7052],[8,"R",7052],[8,"CPU_PRI_18_MAP_R",7052],[5,"CPU_INT_PRI_18_SPEC",7052],[8,"CPU_PRI_18_MAP_W",7052],[8,"W",7067],[8,"R",7067],[8,"CPU_PRI_19_MAP_R",7067],[5,"CPU_INT_PRI_19_SPEC",7067],[8,"CPU_PRI_19_MAP_W",7067],[8,"W",7082],[8,"R",7082],[8,"CPU_PRI_2_MAP_R",7082],[5,"CPU_INT_PRI_2_SPEC",7082],[8,"CPU_PRI_2_MAP_W",7082],[8,"W",7097],[8,"R",7097],[8,"CPU_PRI_20_MAP_R",7097],[5,"CPU_INT_PRI_20_SPEC",7097],[8,"CPU_PRI_20_MAP_W",7097],[8,"W",7112],[8,"R",7112],[8,"CPU_PRI_21_MAP_R",7112],[5,"CPU_INT_PRI_21_SPEC",7112],[8,"CPU_PRI_21_MAP_W",7112],[8,"W",7127],[8,"R",7127],[8,"CPU_PRI_22_MAP_R",7127],[5,"CPU_INT_PRI_22_SPEC",7127],[8,"CPU_PRI_22_MAP_W",7127],[8,"W",7142],[8,"R",7142],[8,"CPU_PRI_23_MAP_R",7142],[5,"CPU_INT_PRI_23_SPEC",7142],[8,"CPU_PRI_23_MAP_W",7142],[8,"W",7157],[8,"R",7157],[8,"CPU_PRI_24_MAP_R",7157],[5,"CPU_INT_PRI_24_SPEC",7157],[8,"CPU_PRI_24_MAP_W",7157],[8,"W",7172],[8,"R",7172],[8,"CPU_PRI_25_MAP_R",7172],[5,"CPU_INT_PRI_25_SPEC",7172],[8,"CPU_PRI_25_MAP_W",7172],[8,"W",7187],[8,"R",7187],[8,"CPU_PRI_26_MAP_R",7187],[5,"CPU_INT_PRI_26_SPEC",7187],[8,"CPU_PRI_26_MAP_W",7187],[8,"W",7202],[8,"R",7202],[8,"CPU_PRI_27_MAP_R",7202],[5,"CPU_INT_PRI_27_SPEC",7202],[8,"CPU_PRI_27_MAP_W",7202],[8,"W",7217],[8,"R",7217],[8,"CPU_PRI_28_MAP_R",7217],[5,"CPU_INT_PRI_28_SPEC",7217],[8,"CPU_PRI_28_MAP_W",7217],[8,"W",7232],[8,"R",7232],[8,"CPU_PRI_29_MAP_R",7232],[5,"CPU_INT_PRI_29_SPEC",7232],[8,"CPU_PRI_29_MAP_W",7232],[8,"W",7247],[8,"R",7247],[8,"CPU_PRI_3_MAP_R",7247],[5,"CPU_INT_PRI_3_SPEC",7247],[8,"CPU_PRI_3_MAP_W",7247],[8,"W",7262],[8,"R",7262],[8,"CPU_PRI_30_MAP_R",7262],[5,"CPU_INT_PRI_30_SPEC",7262],[8,"CPU_PRI_30_MAP_W",7262],[8,"W",7277],[8,"R",7277],[8,"CPU_PRI_31_MAP_R",7277],[5,"CPU_INT_PRI_31_SPEC",7277],[8,"CPU_PRI_31_MAP_W",7277],[8,"W",7292],[8,"R",7292],[8,"CPU_PRI_4_MAP_R",7292],[5,"CPU_INT_PRI_4_SPEC",7292],[8,"CPU_PRI_4_MAP_W",7292],[8,"W",7307],[8,"R",7307],[8,"CPU_PRI_5_MAP_R",7307],[5,"CPU_INT_PRI_5_SPEC",7307],[8,"CPU_PRI_5_MAP_W",7307],[8,"W",7322],[8,"R",7322],[8,"CPU_PRI_6_MAP_R",7322],[5,"CPU_INT_PRI_6_SPEC",7322],[8,"CPU_PRI_6_MAP_W",7322],[8,"W",7337],[8,"R",7337],[8,"CPU_PRI_7_MAP_R",7337],[5,"CPU_INT_PRI_7_SPEC",7337],[8,"CPU_PRI_7_MAP_W",7337],[8,"W",7352],[8,"R",7352],[8,"CPU_PRI_8_MAP_R",7352],[5,"CPU_INT_PRI_8_SPEC",7352],[8,"CPU_PRI_8_MAP_W",7352],[8,"W",7367],[8,"R",7367],[8,"CPU_PRI_9_MAP_R",7367],[5,"CPU_INT_PRI_9_SPEC",7367],[8,"CPU_PRI_9_MAP_W",7367],[8,"W",7382],[8,"R",7382],[8,"CPU_INT_THRESH_R",7382],[5,"CPU_INT_THRESH_SPEC",7382],[8,"CPU_INT_THRESH_W",7382],[8,"W",7397],[8,"R",7397],[8,"CPU_INT_TYPE_R",7397],[5,"CPU_INT_TYPE_SPEC",7397],[8,"CPU_INT_TYPE_W",7397],[8,"W",7412],[8,"R",7412],[8,"CPU_INTR_FROM_CPU_0_MAP_R",7412],[5,"CPU_INTR_FROM_CPU_0_MAP_SPEC",7412],[8,"CPU_INTR_FROM_CPU_0_MAP_W",7412],[8,"W",7427],[8,"R",7427],[8,"CPU_INTR_FROM_CPU_1_MAP_R",7427],[5,"CPU_INTR_FROM_CPU_1_MAP_SPEC",7427],[8,"CPU_INTR_FROM_CPU_1_MAP_W",7427],[8,"W",7442],[8,"R",7442],[8,"CPU_INTR_FROM_CPU_2_MAP_R",7442],[5,"CPU_INTR_FROM_CPU_2_MAP_SPEC",7442],[8,"CPU_INTR_FROM_CPU_2_MAP_W",7442],[8,"W",7457],[8,"R",7457],[8,"CPU_INTR_FROM_CPU_3_MAP_R",7457],[5,"CPU_INTR_FROM_CPU_3_MAP_SPEC",7457],[8,"CPU_INTR_FROM_CPU_3_MAP_W",7457],[8,"W",7472],[8,"R",7472],[8,"DMA_CH0_INT_MAP_R",7472],[5,"DMA_CH0_INT_MAP_SPEC",7472],[8,"DMA_CH0_INT_MAP_W",7472],[8,"W",7487],[8,"R",7487],[8,"ECC_INT_MAP_R",7487],[5,"ECC_INT_MAP_SPEC",7487],[8,"ECC_INT_MAP_W",7487],[8,"W",7502],[8,"R",7502],[8,"EFUSE_INT_MAP_R",7502],[5,"EFUSE_INT_MAP_SPEC",7502],[8,"EFUSE_INT_MAP_W",7502],[8,"W",7517],[8,"R",7517],[8,"GPIO_INTERRUPT_PRO_MAP_R",7517],[5,"GPIO_INTERRUPT_PRO_MAP_SPEC",7517],[8,"GPIO_INTERRUPT_PRO_MAP_W",7517],[8,"W",7532],[8,"R",7532],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_R",7532],[5,"GPIO_INTERRUPT_PRO_NMI_MAP_SPEC",7532],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_W",7532],[8,"W",7547],[8,"R",7547],[8,"I2C_EXT0_INTR_MAP_R",7547],[5,"I2C_EXT0_INTR_MAP_SPEC",7547],[8,"I2C_EXT0_INTR_MAP_W",7547],[8,"W",7562],[8,"R",7562],[8,"I2C_MST_INT_MAP_R",7562],[5,"I2C_MST_INT_MAP_SPEC",7562],[8,"I2C_MST_INT_MAP_W",7562],[8,"W",7577],[8,"R",7577],[8,"ICACHE_PRELOAD_INT_MAP_R",7577],[5,"ICACHE_PRELOAD_INT_MAP_SPEC",7577],[8,"ICACHE_PRELOAD_INT_MAP_W",7577],[8,"W",7592],[8,"R",7592],[8,"ICACHE_SYNC_INT_MAP_R",7592],[5,"ICACHE_SYNC_INT_MAP_SPEC",7592],[8,"ICACHE_SYNC_INT_MAP_W",7592],[8,"W",7607],[8,"R",7607],[8,"INTERRUPT_REG_DATE_R",7607],[5,"INTERRUPT_REG_DATE_SPEC",7607],[8,"INTERRUPT_REG_DATE_W",7607],[8,"R",7622],[8,"INTR_STATUS_0_R",7622],[8,"R",7633],[8,"INTR_STATUS_1_R",7633],[8,"W",7644],[8,"R",7644],[8,"LEDC_INT_MAP_R",7644],[5,"LEDC_INT_MAP_SPEC",7644],[8,"LEDC_INT_MAP_W",7644],[8,"W",7659],[8,"R",7659],[8,"LP_TIMER_INT_MAP_R",7659],[5,"LP_TIMER_INT_MAP_SPEC",7659],[8,"LP_TIMER_INT_MAP_W",7659],[8,"W",7674],[8,"R",7674],[8,"WIFI_MAC_INT_MAP_R",7674],[5,"MAC_INTR_MAP_SPEC",7674],[8,"WIFI_MAC_INT_MAP_W",7674],[8,"W",7689],[8,"R",7689],[8,"RTC_CORE_INTR_MAP_R",7689],[5,"RTC_CORE_INTR_MAP_SPEC",7689],[8,"RTC_CORE_INTR_MAP_W",7689],[8,"W",7704],[8,"R",7704],[8,"SHA_INT_MAP_R",7704],[5,"SHA_INT_MAP_SPEC",7704],[8,"SHA_INT_MAP_W",7704],[8,"W",7719],[8,"R",7719],[8,"SPI_INTR_1_MAP_R",7719],[5,"SPI_INTR_1_MAP_SPEC",7719],[8,"SPI_INTR_1_MAP_W",7719],[8,"W",7734],[8,"R",7734],[8,"SPI_INTR_2_MAP_R",7734],[5,"SPI_INTR_2_MAP_SPEC",7734],[8,"SPI_INTR_2_MAP_W",7734],[8,"W",7749],[8,"R",7749],[8,"SPI_MEM_REJECT_INTR_MAP_R",7749],[5,"SPI_MEM_REJECT_INTR_MAP_SPEC",7749],[8,"SPI_MEM_REJECT_INTR_MAP_W",7749],[8,"W",7764],[8,"R",7764],[8,"SYSTIMER_TARGET0_INT_MAP_R",7764],[5,"SYSTIMER_TARGET0_INT_MAP_SPEC",7764],[8,"SYSTIMER_TARGET0_INT_MAP_W",7764],[8,"W",7779],[8,"R",7779],[8,"SYSTIMER_TARGET1_INT_MAP_R",7779],[5,"SYSTIMER_TARGET1_INT_MAP_SPEC",7779],[8,"SYSTIMER_TARGET1_INT_MAP_W",7779],[8,"W",7794],[8,"R",7794],[8,"SYSTIMER_TARGET2_INT_MAP_R",7794],[5,"SYSTIMER_TARGET2_INT_MAP_SPEC",7794],[8,"SYSTIMER_TARGET2_INT_MAP_W",7794],[8,"W",7809],[8,"R",7809],[8,"TG_T0_INT_MAP_R",7809],[5,"TG_T0_INT_MAP_SPEC",7809],[8,"TG_T0_INT_MAP_W",7809],[8,"W",7824],[8,"R",7824],[8,"TG_WDT_INT_MAP_R",7824],[5,"TG_WDT_INT_MAP_SPEC",7824],[8,"TG_WDT_INT_MAP_W",7824],[8,"W",7839],[8,"R",7839],[8,"UART1_INTR_MAP_R",7839],[5,"UART1_INTR_MAP_SPEC",7839],[8,"UART1_INTR_MAP_W",7839],[8,"W",7854],[8,"R",7854],[8,"UART_INTR_MAP_R",7854],[5,"UART_INTR_MAP_SPEC",7854],[8,"UART_INTR_MAP_W",7854],[8,"W",7869],[8,"R",7869],[8,"WIFI_BB_INT_MAP_R",7869],[5,"WIFI_BB_INT_MAP_SPEC",7869],[8,"WIFI_BB_INT_MAP_W",7869],[8,"W",7884],[8,"R",7884],[8,"WIFI_MAC_NMI_MAP_R",7884],[5,"WIFI_MAC_NMI_MAP_SPEC",7884],[8,"WIFI_MAC_NMI_MAP_W",7884],[8,"W",7899],[8,"R",7899],[8,"WIFI_PWR_INT_MAP_R",7899],[5,"WIFI_PWR_INT_MAP_SPEC",7899],[8,"WIFI_PWR_INT_MAP_W",7899],[8,"DATE",7914],[8,"GPIO",7914],[8,"PIN_CTRL",7914],[8,"W",7932],[8,"R",7932],[8,"REG_DATE_R",7932],[5,"DATE_SPEC",7932],[8,"REG_DATE_W",7932],[8,"W",7947],[8,"R",7947],[8,"FILTER_EN_R",7947],[5,"GPIO_SPEC",7947],[8,"FILTER_EN_W",7947],[8,"FUN_DRV_R",7947],[8,"FUN_DRV_W",7947],[8,"FUN_IE_R",7947],[8,"FUN_IE_W",7947],[8,"FUN_WPD_R",7947],[8,"FUN_WPD_W",7947],[8,"FUN_WPU_R",7947],[8,"FUN_WPU_W",7947],[8,"MCU_IE_R",7947],[8,"MCU_IE_W",7947],[8,"MCU_OE_R",7947],[8,"MCU_OE_W",7947],[8,"MCU_SEL_R",7947],[8,"MCU_SEL_W",7947],[8,"MCU_WPD_R",7947],[8,"MCU_WPD_W",7947],[8,"MCU_WPU_R",7947],[8,"MCU_WPU_W",7947],[8,"SLP_SEL_R",7947],[8,"SLP_SEL_W",7947],[8,"W",8002],[8,"R",8002],[8,"CLK_OUT1_R",8002],[5,"PIN_CTRL_SPEC",8002],[8,"CLK_OUT1_W",8002],[8,"CLK_OUT2_R",8002],[8,"CLK_OUT2_W",8002],[8,"CLK_OUT3_R",8002],[8,"CLK_OUT3_W",8002],[8,"CH_CONF0",8025],[8,"CH_CONF1",8025],[8,"CH_DUTY",8025],[8,"CH_DUTY_R",8025],[8,"CH_HPOINT",8025],[8,"CONF",8025],[8,"DATE",8025],[8,"INT_CLR",8025],[8,"INT_ENA",8025],[8,"INT_RAW",8025],[8,"INT_ST",8025],[8,"TIMER_CONF",8025],[8,"TIMER_VALUE",8025],[8,"W",8117],[8,"R",8117],[8,"IDLE_LV_R",8117],[5,"CH_CONF0_SPEC",8117],[8,"IDLE_LV_W",8117],[8,"OVF_CNT_EN_R",8117],[8,"OVF_CNT_EN_W",8117],[8,"OVF_CNT_RESET_W",8117],[8,"OVF_NUM_R",8117],[8,"OVF_NUM_W",8117],[8,"PARA_UP_W",8117],[8,"SIG_OUT_EN_R",8117],[8,"SIG_OUT_EN_W",8117],[8,"TIMER_SEL_R",8117],[8,"TIMER_SEL_W",8117],[8,"W",8152],[8,"R",8152],[8,"DUTY_CYCLE_R",8152],[5,"CH_CONF1_SPEC",8152],[8,"DUTY_CYCLE_W",8152],[8,"DUTY_INC_R",8152],[8,"DUTY_INC_W",8152],[8,"DUTY_NUM_R",8152],[8,"DUTY_NUM_W",8152],[8,"DUTY_SCALE_R",8152],[8,"DUTY_SCALE_W",8152],[8,"DUTY_START_R",8152],[8,"DUTY_START_W",8152],[8,"W",8183],[8,"R",8183],[8,"DUTY_R",8183],[5,"CH_DUTY_SPEC",8183],[8,"DUTY_W",8183],[8,"R",8198],[8,"DUTY_CH0_R_R",8198],[8,"W",8209],[8,"R",8209],[8,"HPOINT_R",8209],[5,"CH_HPOINT_SPEC",8209],[8,"HPOINT_W",8209],[8,"R",8224],[8,"APB_CLK_SEL_R",8224],[8,"W",8224],[5,"CONF_SPEC",8224],[8,"APB_CLK_SEL_W",8224],[8,"CLK_EN_R",8224],[8,"CLK_EN_W",8224],[8,"W",8243],[8,"R",8243],[8,"LEDC_DATE_R",8243],[5,"DATE_SPEC",8243],[8,"LEDC_DATE_W",8243],[8,"W",8258],[5,"INT_CLR_SPEC",8258],[8,"DUTY_CHNG_END_CH0_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH1_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH2_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH3_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH4_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH5_INT_CLR_W",8258],[8,"OVF_CNT_CH0_INT_CLR_W",8258],[8,"OVF_CNT_CH1_INT_CLR_W",8258],[8,"OVF_CNT_CH2_INT_CLR_W",8258],[8,"OVF_CNT_CH3_INT_CLR_W",8258],[8,"OVF_CNT_CH4_INT_CLR_W",8258],[8,"OVF_CNT_CH5_INT_CLR_W",8258],[8,"OVF_INT_CLR_W",8258],[8,"TIMER1_OVF_INT_CLR_W",8258],[8,"TIMER2_OVF_INT_CLR_W",8258],[8,"TIMER3_OVF_INT_CLR_W",8258],[8,"W",8300],[8,"R",8300],[8,"DUTY_CHNG_END_CH0_INT_ENA_R",8300],[5,"INT_ENA_SPEC",8300],[8,"DUTY_CHNG_END_CH0_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH1_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH1_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH2_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH2_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH3_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH3_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH4_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH4_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH5_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH5_INT_ENA_W",8300],[8,"OVF_CNT_CH0_INT_ENA_R",8300],[8,"OVF_CNT_CH0_INT_ENA_W",8300],[8,"OVF_CNT_CH1_INT_ENA_R",8300],[8,"OVF_CNT_CH1_INT_ENA_W",8300],[8,"OVF_CNT_CH2_INT_ENA_R",8300],[8,"OVF_CNT_CH2_INT_ENA_W",8300],[8,"OVF_CNT_CH3_INT_ENA_R",8300],[8,"OVF_CNT_CH3_INT_ENA_W",8300],[8,"OVF_CNT_CH4_INT_ENA_R",8300],[8,"OVF_CNT_CH4_INT_ENA_W",8300],[8,"OVF_CNT_CH5_INT_ENA_R",8300],[8,"OVF_CNT_CH5_INT_ENA_W",8300],[8,"OVF_INT_ENA_R",8300],[8,"OVF_INT_ENA_W",8300],[8,"TIMER1_OVF_INT_ENA_R",8300],[8,"TIMER1_OVF_INT_ENA_W",8300],[8,"TIMER2_OVF_INT_ENA_R",8300],[8,"TIMER2_OVF_INT_ENA_W",8300],[8,"TIMER3_OVF_INT_ENA_R",8300],[8,"TIMER3_OVF_INT_ENA_W",8300],[8,"W",8375],[8,"R",8375],[8,"DUTY_CHNG_END_CH0_INT_RAW_R",8375],[5,"INT_RAW_SPEC",8375],[8,"DUTY_CHNG_END_CH0_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH1_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH1_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH2_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH2_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH3_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH3_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH4_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH4_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH5_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH5_INT_RAW_W",8375],[8,"OVF_CNT_CH0_INT_RAW_R",8375],[8,"OVF_CNT_CH0_INT_RAW_W",8375],[8,"OVF_CNT_CH1_INT_RAW_R",8375],[8,"OVF_CNT_CH1_INT_RAW_W",8375],[8,"OVF_CNT_CH2_INT_RAW_R",8375],[8,"OVF_CNT_CH2_INT_RAW_W",8375],[8,"OVF_CNT_CH3_INT_RAW_R",8375],[8,"OVF_CNT_CH3_INT_RAW_W",8375],[8,"OVF_CNT_CH4_INT_RAW_R",8375],[8,"OVF_CNT_CH4_INT_RAW_W",8375],[8,"OVF_CNT_CH5_INT_RAW_R",8375],[8,"OVF_CNT_CH5_INT_RAW_W",8375],[8,"OVF_INT_RAW_R",8375],[8,"OVF_INT_RAW_W",8375],[8,"TIMER1_OVF_INT_RAW_R",8375],[8,"TIMER1_OVF_INT_RAW_W",8375],[8,"TIMER2_OVF_INT_RAW_R",8375],[8,"TIMER2_OVF_INT_RAW_W",8375],[8,"TIMER3_OVF_INT_RAW_R",8375],[8,"TIMER3_OVF_INT_RAW_W",8375],[8,"R",8450],[8,"DUTY_CHNG_END_CH0_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH1_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH2_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH3_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH4_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH5_INT_ST_R",8450],[8,"OVF_CNT_CH0_INT_ST_R",8450],[8,"OVF_CNT_CH1_INT_ST_R",8450],[8,"OVF_CNT_CH2_INT_ST_R",8450],[8,"OVF_CNT_CH3_INT_ST_R",8450],[8,"OVF_CNT_CH4_INT_ST_R",8450],[8,"OVF_CNT_CH5_INT_ST_R",8450],[8,"OVF_INT_ST_R",8450],[8,"TIMER1_OVF_INT_ST_R",8450],[8,"TIMER2_OVF_INT_ST_R",8450],[8,"TIMER3_OVF_INT_ST_R",8450],[8,"W",8491],[8,"R",8491],[8,"CLK_DIV_R",8491],[5,"TIMER_CONF_SPEC",8491],[8,"CLK_DIV_W",8491],[8,"DUTY_RES_R",8491],[8,"DUTY_RES_W",8491],[8,"PARA_UP_W",8491],[8,"PAUSE_R",8491],[8,"PAUSE_W",8491],[8,"RST_R",8491],[8,"RST_W",8491],[8,"TICK_SEL_R",8491],[8,"TICK_SEL_W",8491],[8,"R",8524],[8,"CNT_R",8524],[8,"BLE_TIMER_CLK_CONF",8535],[8,"CLK_CONF",8535],[8,"COEX_LP_CLK_CONF",8535],[8,"DATE",8535],[8,"ETM_CLK_CONF",8535],[8,"MODEM_LP_TIMER_CONF",8535],[8,"W",8561],[8,"R",8561],[8,"BLETIMER_CLK_IS_ACTIVE_R",8561],[5,"BLE_TIMER_CLK_CONF_SPEC",8561],[8,"BLETIMER_CLK_IS_ACTIVE_W",8561],[8,"BLETIMER_USE_XTAL_R",8561],[8,"BLETIMER_USE_XTAL_W",8561],[8,"W",8580],[8,"R",8580],[8,"CLK_EN_R",8580],[5,"CLK_CONF_SPEC",8580],[8,"CLK_EN_W",8580],[8,"W",8595],[8,"R",8595],[8,"COEX_LPCLK_DIV_NUM_R",8595],[5,"COEX_LP_CLK_CONF_SPEC",8595],[8,"COEX_LPCLK_DIV_NUM_W",8595],[8,"COEX_LPCLK_SEL_8M_R",8595],[8,"COEX_LPCLK_SEL_8M_W",8595],[8,"COEX_LPCLK_SEL_RTC_SLOW_R",8595],[8,"COEX_LPCLK_SEL_RTC_SLOW_W",8595],[8,"COEX_LPCLK_SEL_XTAL_R",8595],[8,"COEX_LPCLK_SEL_XTAL_W",8595],[8,"COEX_LPCLK_SEL_XTAL32K_R",8595],[8,"COEX_LPCLK_SEL_XTAL32K_W",8595],[8,"W",8626],[8,"R",8626],[8,"DATE_R",8626],[5,"DATE_SPEC",8626],[8,"DATE_W",8626],[8,"W",8641],[8,"R",8641],[8,"ETM_CLK_ACTIVE_R",8641],[5,"ETM_CLK_CONF_SPEC",8641],[8,"ETM_CLK_ACTIVE_W",8641],[8,"ETM_CLK_SEL_R",8641],[8,"ETM_CLK_SEL_W",8641],[8,"W",8660],[8,"R",8660],[8,"LP_TIMER_CLK_DIV_NUM_R",8660],[5,"MODEM_LP_TIMER_CONF_SPEC",8660],[8,"LP_TIMER_CLK_DIV_NUM_W",8660],[8,"LP_TIMER_SEL_8M_R",8660],[8,"LP_TIMER_SEL_8M_W",8660],[8,"LP_TIMER_SEL_RTC_SLOW_R",8660],[8,"LP_TIMER_SEL_RTC_SLOW_W",8660],[8,"LP_TIMER_SEL_XTAL_R",8660],[8,"LP_TIMER_SEL_XTAL_W",8660],[8,"LP_TIMER_SEL_XTAL32K_R",8660],[8,"LP_TIMER_SEL_XTAL32K_W",8660],[8,"DATA",8691],[8,"ANA_CONF",8711],[8,"BIAS_CONF",8711],[8,"BROWN_OUT",8711],[8,"CLK_CONF",8711],[8,"CNTL_DATE",8711],[8,"CNTL_DBG_MAP",8711],[8,"CNTL_DBG_SAR_SEL",8711],[8,"CNTL_DBG_SEL",8711],[8,"CNTL_GPIO_WAKEUP",8711],[8,"CNTL_RETENTION_CTRL",8711],[8,"CNTL_SENSOR_CTRL",8711],[8,"CPU_PERIOD_CONF",8711],[8,"DIAG0",8711],[8,"DIG_ISO",8711],[8,"DIG_PAD_HOLD",8711],[8,"DIG_PWC",8711],[8,"EXT_WAKEUP_CONF",8711],[8,"EXT_XTL_CONF",8711],[8,"FIB_SEL",8711],[8,"INT_CLR_RTC",8711],[8,"INT_ENA_RTC",8711],[8,"INT_ENA_RTC_W1TC",8711],[8,"INT_ENA_RTC_W1TS",8711],[8,"INT_RAW_RTC",8711],[8,"INT_ST_RTC",8711],[8,"LOW_POWER_ST",8711],[8,"OPTION1",8711],[8,"OPTIONS0",8711],[8,"PAD_HOLD",8711],[8,"PWC",8711],[8,"RESET_STATE",8711],[8,"RTC_CNTL",8711],[8,"SLOW_CLK_CONF",8711],[8,"SLP_REJECT_CAUSE",8711],[8,"SLP_REJECT_CONF",8711],[8,"SLP_TIMER0",8711],[8,"SLP_TIMER1",8711],[8,"SLP_WAKEUP_CAUSE",8711],[8,"STATE0",8711],[8,"STORE0",8711],[8,"STORE1",8711],[8,"STORE2",8711],[8,"STORE3",8711],[8,"STORE4",8711],[8,"STORE5",8711],[8,"STORE6",8711],[8,"STORE7",8711],[8,"SW_CPU_STALL",8711],[8,"SWD_CONF",8711],[8,"SWD_WPROTECT",8711],[8,"TIME_HIGH0",8711],[8,"TIME_HIGH1",8711],[8,"TIME_LOW0",8711],[8,"TIME_LOW1",8711],[8,"TIME_UPDATE",8711],[8,"TIMER1",8711],[8,"TIMER2",8711],[8,"TIMER4",8711],[8,"TIMER5",8711],[8,"ULP_CP_TIMER_1",8711],[8,"USB_CONF",8711],[8,"WAKEUP_STATE",8711],[8,"WDTCONFIG0",8711],[8,"WDTCONFIG1",8711],[8,"WDTCONFIG2",8711],[8,"WDTCONFIG3",8711],[8,"WDTCONFIG4",8711],[8,"WDTFEED",8711],[8,"WDTWPROTECT",8711],[8,"R",8926],[8,"BBPLL_CAL_SLP_START_R",8926],[8,"W",8926],[5,"ANA_CONF_SPEC",8926],[8,"BBPLL_CAL_SLP_START_W",8926],[8,"CKGEN_I2C_PU_R",8926],[8,"CKGEN_I2C_PU_W",8926],[8,"I2C_RESET_POR_FORCE_PD_R",8926],[8,"I2C_RESET_POR_FORCE_PD_W",8926],[8,"I2C_RESET_POR_FORCE_PU_R",8926],[8,"I2C_RESET_POR_FORCE_PU_W",8926],[8,"PLL_I2C_PU_R",8926],[8,"PLL_I2C_PU_W",8926],[8,"PLLA_FORCE_PD_R",8926],[8,"PLLA_FORCE_PD_W",8926],[8,"PLLA_FORCE_PU_R",8926],[8,"PLLA_FORCE_PU_W",8926],[8,"RFRX_PBUS_PU_R",8926],[8,"RFRX_PBUS_PU_W",8926],[8,"SAR_I2C_PU_R",8926],[8,"SAR_I2C_PU_W",8926],[8,"TXRF_I2C_PU_R",8926],[8,"TXRF_I2C_PU_W",8926],[8,"R",8977],[8,"BIAS_BUF_DEEP_SLP_R",8977],[8,"W",8977],[5,"BIAS_CONF_SPEC",8977],[8,"BIAS_BUF_DEEP_SLP_W",8977],[8,"BIAS_BUF_IDLE_R",8977],[8,"BIAS_BUF_IDLE_W",8977],[8,"BIAS_BUF_MONITOR_R",8977],[8,"BIAS_BUF_MONITOR_W",8977],[8,"BIAS_BUF_WAKE_R",8977],[8,"BIAS_BUF_WAKE_W",8977],[8,"BIAS_SLEEP_DEEP_SLP_R",8977],[8,"BIAS_SLEEP_DEEP_SLP_W",8977],[8,"BIAS_SLEEP_MONITOR_R",8977],[8,"BIAS_SLEEP_MONITOR_W",8977],[8,"DBG_ATTEN_ACTIVE_R",8977],[8,"DBG_ATTEN_ACTIVE_W",8977],[8,"DBG_ATTEN_DEEP_SLP_R",8977],[8,"DBG_ATTEN_DEEP_SLP_W",8977],[8,"DBG_ATTEN_MONITOR_R",8977],[8,"DBG_ATTEN_MONITOR_W",8977],[8,"DG_VDD_DRV_B_SLP_R",8977],[8,"DG_VDD_DRV_B_SLP_W",8977],[8,"DG_VDD_DRV_B_SLP_EN_R",8977],[8,"DG_VDD_DRV_B_SLP_EN_W",8977],[8,"PD_CUR_DEEP_SLP_R",8977],[8,"PD_CUR_DEEP_SLP_W",8977],[8,"PD_CUR_MONITOR_R",8977],[8,"PD_CUR_MONITOR_W",8977],[8,"W",9040],[8,"R",9040],[8,"BROWN_OUT_ANA_RST_EN_R",9040],[5,"BROWN_OUT_SPEC",9040],[8,"BROWN_OUT_ANA_RST_EN_W",9040],[8,"BROWN_OUT_CLOSE_FLASH_ENA_R",9040],[8,"BROWN_OUT_CLOSE_FLASH_ENA_W",9040],[8,"BROWN_OUT_CNT_CLR_R",9040],[8,"BROWN_OUT_CNT_CLR_W",9040],[8,"BROWN_OUT_ENA_R",9040],[8,"BROWN_OUT_ENA_W",9040],[8,"BROWN_OUT_INT_WAIT_R",9040],[8,"BROWN_OUT_INT_WAIT_W",9040],[8,"BROWN_OUT_PD_RF_ENA_R",9040],[8,"BROWN_OUT_PD_RF_ENA_W",9040],[8,"BROWN_OUT_RST_ENA_R",9040],[8,"BROWN_OUT_RST_ENA_W",9040],[8,"BROWN_OUT_RST_SEL_R",9040],[8,"BROWN_OUT_RST_SEL_W",9040],[8,"BROWN_OUT_RST_WAIT_R",9040],[8,"BROWN_OUT_RST_WAIT_W",9040],[8,"DET_R",9040],[8,"DET_W",9040],[8,"R",9091],[8,"ANA_CLK_RTC_SEL_R",9091],[8,"W",9091],[5,"CLK_CONF_SPEC",9091],[8,"ANA_CLK_RTC_SEL_W",9091],[8,"CK8M_DFREQ_R",9091],[8,"CK8M_DFREQ_W",9091],[8,"CK8M_DIV_R",9091],[8,"CK8M_DIV_W",9091],[8,"CK8M_DIV_SEL_R",9091],[8,"CK8M_DIV_SEL_W",9091],[8,"CK8M_DIV_SEL_VLD_R",9091],[8,"CK8M_DIV_SEL_VLD_W",9091],[8,"CK8M_FORCE_NOGATING_R",9091],[8,"CK8M_FORCE_NOGATING_W",9091],[8,"CK8M_FORCE_PD_R",9091],[8,"CK8M_FORCE_PD_W",9091],[8,"CK8M_FORCE_PU_R",9091],[8,"CK8M_FORCE_PU_W",9091],[8,"DIG_CLK8M_D256_EN_R",9091],[8,"DIG_CLK8M_D256_EN_W",9091],[8,"DIG_CLK8M_EN_R",9091],[8,"DIG_CLK8M_EN_W",9091],[8,"DIG_XTAL32K_EN_R",9091],[8,"DIG_XTAL32K_EN_W",9091],[8,"EFUSE_CLK_FORCE_GATING_R",9091],[8,"EFUSE_CLK_FORCE_GATING_W",9091],[8,"EFUSE_CLK_FORCE_NOGATING_R",9091],[8,"EFUSE_CLK_FORCE_NOGATING_W",9091],[8,"ENB_CK8M_R",9091],[8,"ENB_CK8M_W",9091],[8,"ENB_CK8M_DIV_R",9091],[8,"ENB_CK8M_DIV_W",9091],[8,"FAST_CLK_RTC_SEL_R",9091],[8,"FAST_CLK_RTC_SEL_W",9091],[8,"XTAL_FORCE_NOGATING_R",9091],[8,"XTAL_FORCE_NOGATING_W",9091],[8,"XTAL_GLOBAL_FORCE_GATING_R",9091],[8,"XTAL_GLOBAL_FORCE_GATING_W",9091],[8,"XTAL_GLOBAL_FORCE_NOGATING_R",9091],[8,"XTAL_GLOBAL_FORCE_NOGATING_W",9091],[8,"W",9178],[8,"R",9178],[8,"CNTL_DATE_R",9178],[5,"CNTL_DATE_SPEC",9178],[8,"CNTL_DATE_W",9178],[8,"W",9193],[8,"R",9193],[8,"GPIO_PIN0_FUN_SEL_R",9193],[5,"CNTL_DBG_MAP_SPEC",9193],[8,"GPIO_PIN0_FUN_SEL_W",9193],[8,"GPIO_PIN0_MUX_SEL_R",9193],[8,"GPIO_PIN0_MUX_SEL_W",9193],[8,"GPIO_PIN1_FUN_SEL_R",9193],[8,"GPIO_PIN1_FUN_SEL_W",9193],[8,"GPIO_PIN1_MUX_SEL_R",9193],[8,"GPIO_PIN1_MUX_SEL_W",9193],[8,"GPIO_PIN2_FUN_SEL_R",9193],[8,"GPIO_PIN2_FUN_SEL_W",9193],[8,"GPIO_PIN2_MUX_SEL_R",9193],[8,"GPIO_PIN2_MUX_SEL_W",9193],[8,"GPIO_PIN3_FUN_SEL_R",9193],[8,"GPIO_PIN3_FUN_SEL_W",9193],[8,"GPIO_PIN3_MUX_SEL_R",9193],[8,"GPIO_PIN3_MUX_SEL_W",9193],[8,"GPIO_PIN4_FUN_SEL_R",9193],[8,"GPIO_PIN4_FUN_SEL_W",9193],[8,"GPIO_PIN4_MUX_SEL_R",9193],[8,"GPIO_PIN4_MUX_SEL_W",9193],[8,"GPIO_PIN5_FUN_SEL_R",9193],[8,"GPIO_PIN5_FUN_SEL_W",9193],[8,"GPIO_PIN5_MUX_SEL_R",9193],[8,"GPIO_PIN5_MUX_SEL_W",9193],[8,"W",9252],[8,"R",9252],[8,"SAR_DEBUG_SEL_R",9252],[5,"CNTL_DBG_SAR_SEL_SPEC",9252],[8,"SAR_DEBUG_SEL_W",9252],[8,"W",9267],[8,"R",9267],[8,"DEBUG_12M_NO_GATING_R",9267],[5,"CNTL_DBG_SEL_SPEC",9267],[8,"DEBUG_12M_NO_GATING_W",9267],[8,"DEBUG_BIT_SEL_R",9267],[8,"DEBUG_BIT_SEL_W",9267],[8,"DEBUG_SEL0_R",9267],[8,"DEBUG_SEL0_W",9267],[8,"DEBUG_SEL1_R",9267],[8,"DEBUG_SEL1_W",9267],[8,"DEBUG_SEL2_R",9267],[8,"DEBUG_SEL2_W",9267],[8,"DEBUG_SEL3_R",9267],[8,"DEBUG_SEL3_W",9267],[8,"DEBUG_SEL4_R",9267],[8,"DEBUG_SEL4_W",9267],[8,"W",9306],[8,"R",9306],[8,"GPIO_PIN0_INT_TYPE_R",9306],[5,"CNTL_GPIO_WAKEUP_SPEC",9306],[8,"GPIO_PIN0_INT_TYPE_W",9306],[8,"GPIO_PIN0_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN0_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN1_INT_TYPE_R",9306],[8,"GPIO_PIN1_INT_TYPE_W",9306],[8,"GPIO_PIN1_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN1_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN2_INT_TYPE_R",9306],[8,"GPIO_PIN2_INT_TYPE_W",9306],[8,"GPIO_PIN2_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN2_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN3_INT_TYPE_R",9306],[8,"GPIO_PIN3_INT_TYPE_W",9306],[8,"GPIO_PIN3_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN3_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN4_INT_TYPE_R",9306],[8,"GPIO_PIN4_INT_TYPE_W",9306],[8,"GPIO_PIN4_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN4_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN5_INT_TYPE_R",9306],[8,"GPIO_PIN5_INT_TYPE_W",9306],[8,"GPIO_PIN5_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN5_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN_CLK_GATE_R",9306],[8,"GPIO_PIN_CLK_GATE_W",9306],[8,"GPIO_WAKEUP_STATUS_R",9306],[8,"GPIO_WAKEUP_STATUS_W",9306],[8,"GPIO_WAKEUP_STATUS_CLR_R",9306],[8,"GPIO_WAKEUP_STATUS_CLR_W",9306],[8,"W",9377],[8,"R",9377],[8,"RETENTION_CLK_SEL_R",9377],[5,"CNTL_RETENTION_CTRL_SPEC",9377],[8,"RETENTION_CLK_SEL_W",9377],[8,"RETENTION_CLKOFF_WAIT_R",9377],[8,"RETENTION_CLKOFF_WAIT_W",9377],[8,"RETENTION_DONE_WAIT_R",9377],[8,"RETENTION_DONE_WAIT_W",9377],[8,"RETENTION_EN_R",9377],[8,"RETENTION_EN_W",9377],[8,"RETENTION_WAIT_R",9377],[8,"RETENTION_WAIT_W",9377],[8,"W",9408],[8,"R",9408],[8,"FORCE_XPD_SAR_R",9408],[5,"CNTL_SENSOR_CTRL_SPEC",9408],[8,"FORCE_XPD_SAR_W",9408],[8,"SAR2_PWDET_CCT_R",9408],[8,"SAR2_PWDET_CCT_W",9408],[8,"W",9427],[8,"R",9427],[8,"CPUPERIOD_SEL_R",9427],[5,"CPU_PERIOD_CONF_SPEC",9427],[8,"CPUPERIOD_SEL_W",9427],[8,"CPUSEL_CONF_R",9427],[8,"CPUSEL_CONF_W",9427],[8,"W",9446],[8,"R",9446],[8,"LOW_POWER_DIAG1_R",9446],[5,"DIAG0_SPEC",9446],[8,"LOW_POWER_DIAG1_W",9446],[8,"W",9461],[8,"R",9461],[8,"CLR_DG_PAD_AUTOHOLD_R",9461],[5,"DIG_ISO_SPEC",9461],[8,"CLR_DG_PAD_AUTOHOLD_W",9461],[8,"DG_PAD_AUTOHOLD_R",9461],[8,"DG_PAD_AUTOHOLD_W",9461],[8,"DG_PAD_AUTOHOLD_EN_R",9461],[8,"DG_PAD_AUTOHOLD_EN_W",9461],[8,"DG_PAD_FORCE_HOLD_R",9461],[8,"DG_PAD_FORCE_HOLD_W",9461],[8,"DG_PAD_FORCE_ISO_R",9461],[8,"DG_PAD_FORCE_ISO_W",9461],[8,"DG_PAD_FORCE_NOISO_R",9461],[8,"DG_PAD_FORCE_NOISO_W",9461],[8,"DG_PAD_FORCE_UNHOLD_R",9461],[8,"DG_PAD_FORCE_UNHOLD_W",9461],[8,"DG_WRAP_FORCE_ISO_R",9461],[8,"DG_WRAP_FORCE_ISO_W",9461],[8,"DG_WRAP_FORCE_NOISO_R",9461],[8,"DG_WRAP_FORCE_NOISO_W",9461],[8,"FORCE_OFF_R",9461],[8,"FORCE_OFF_W",9461],[8,"FORCE_ON_R",9461],[8,"FORCE_ON_W",9461],[8,"W",9516],[8,"R",9516],[8,"DIG_PAD_HOLD_R",9516],[5,"DIG_PAD_HOLD_SPEC",9516],[8,"DIG_PAD_HOLD_W",9516],[8,"W",9531],[8,"R",9531],[8,"DG_WRAP_FORCE_PD_R",9531],[5,"DIG_PWC_SPEC",9531],[8,"DG_WRAP_FORCE_PD_W",9531],[8,"DG_WRAP_FORCE_PU_R",9531],[8,"DG_WRAP_FORCE_PU_W",9531],[8,"DG_WRAP_PD_EN_R",9531],[8,"DG_WRAP_PD_EN_W",9531],[8,"LSLP_MEM_FORCE_PD_R",9531],[8,"LSLP_MEM_FORCE_PD_W",9531],[8,"LSLP_MEM_FORCE_PU_R",9531],[8,"LSLP_MEM_FORCE_PU_W",9531],[8,"VDD_SPI_PD_EN_R",9531],[8,"VDD_SPI_PD_EN_W",9531],[8,"VDD_SPI_PWR_DRV_R",9531],[8,"VDD_SPI_PWR_DRV_W",9531],[8,"VDD_SPI_PWR_FORCE_R",9531],[8,"VDD_SPI_PWR_FORCE_W",9531],[8,"W",9574],[8,"R",9574],[8,"GPIO_WAKEUP_FILTER_R",9574],[5,"EXT_WAKEUP_CONF_SPEC",9574],[8,"GPIO_WAKEUP_FILTER_W",9574],[8,"W",9589],[8,"R",9589],[8,"XTL_EXT_CTR_EN_R",9589],[5,"EXT_XTL_CONF_SPEC",9589],[8,"XTL_EXT_CTR_EN_W",9589],[8,"XTL_EXT_CTR_LV_R",9589],[8,"XTL_EXT_CTR_LV_W",9589],[8,"W",9608],[8,"R",9608],[8,"FIB_SEL_R",9608],[5,"FIB_SEL_SPEC",9608],[8,"FIB_SEL_W",9608],[8,"R",9623],[8,"BBPLL_CAL_INT_CLR_R",9623],[8,"W",9623],[5,"INT_CLR_RTC_SPEC",9623],[8,"BBPLL_CAL_INT_CLR_W",9623],[8,"BROWN_OUT_INT_CLR_R",9623],[8,"BROWN_OUT_INT_CLR_W",9623],[8,"MAIN_TIMER_INT_CLR_R",9623],[8,"MAIN_TIMER_INT_CLR_W",9623],[8,"SLP_REJECT_INT_CLR_R",9623],[8,"SLP_REJECT_INT_CLR_W",9623],[8,"SLP_WAKEUP_INT_CLR_R",9623],[8,"SLP_WAKEUP_INT_CLR_W",9623],[8,"SWD_INT_CLR_R",9623],[8,"SWD_INT_CLR_W",9623],[8,"WDT_INT_CLR_R",9623],[8,"WDT_INT_CLR_W",9623],[8,"R",9662],[8,"BBPLL_CAL_INT_ENA_R",9662],[8,"W",9662],[5,"INT_ENA_RTC_SPEC",9662],[8,"BBPLL_CAL_INT_ENA_W",9662],[8,"BROWN_OUT_INT_ENA_R",9662],[8,"BROWN_OUT_INT_ENA_W",9662],[8,"MAIN_TIMER_INT_ENA_R",9662],[8,"MAIN_TIMER_INT_ENA_W",9662],[8,"SLP_REJECT_INT_ENA_R",9662],[8,"SLP_REJECT_INT_ENA_W",9662],[8,"SLP_WAKEUP_INT_ENA_R",9662],[8,"SLP_WAKEUP_INT_ENA_W",9662],[8,"SWD_INT_ENA_R",9662],[8,"SWD_INT_ENA_W",9662],[8,"WDT_INT_ENA_R",9662],[8,"WDT_INT_ENA_W",9662],[8,"R",9701],[8,"BBPLL_CAL_INT_ENA_W1TC_R",9701],[8,"W",9701],[5,"INT_ENA_RTC_W1TC_SPEC",9701],[8,"BBPLL_CAL_INT_ENA_W1TC_W",9701],[8,"BROWN_OUT_INT_ENA_W1TC_R",9701],[8,"BROWN_OUT_INT_ENA_W1TC_W",9701],[8,"MAIN_TIMER_INT_ENA_W1TC_R",9701],[8,"MAIN_TIMER_INT_ENA_W1TC_W",9701],[8,"SLP_REJECT_INT_ENA_W1TC_R",9701],[8,"SLP_REJECT_INT_ENA_W1TC_W",9701],[8,"SLP_WAKEUP_INT_ENA_W1TC_R",9701],[8,"SLP_WAKEUP_INT_ENA_W1TC_W",9701],[8,"SWD_INT_ENA_W1TC_R",9701],[8,"SWD_INT_ENA_W1TC_W",9701],[8,"WDT_INT_ENA_W1TC_R",9701],[8,"WDT_INT_ENA_W1TC_W",9701],[8,"R",9740],[8,"BBPLL_CAL_INT_ENA_W1TS_R",9740],[8,"W",9740],[5,"INT_ENA_RTC_W1TS_SPEC",9740],[8,"BBPLL_CAL_INT_ENA_W1TS_W",9740],[8,"BROWN_OUT_INT_ENA_W1TS_R",9740],[8,"BROWN_OUT_INT_ENA_W1TS_W",9740],[8,"MAIN_TIMER_INT_ENA_W1TS_R",9740],[8,"MAIN_TIMER_INT_ENA_W1TS_W",9740],[8,"SLP_REJECT_INT_ENA_W1TS_R",9740],[8,"SLP_REJECT_INT_ENA_W1TS_W",9740],[8,"SLP_WAKEUP_INT_ENA_W1TS_R",9740],[8,"SLP_WAKEUP_INT_ENA_W1TS_W",9740],[8,"SWD_INT_ENA_W1TS_R",9740],[8,"SWD_INT_ENA_W1TS_W",9740],[8,"WDT_INT_ENA_W1TS_R",9740],[8,"WDT_INT_ENA_W1TS_W",9740],[8,"R",9779],[8,"BBPLL_CAL_INT_RAW_R",9779],[8,"W",9779],[5,"INT_RAW_RTC_SPEC",9779],[8,"BBPLL_CAL_INT_RAW_W",9779],[8,"BROWN_OUT_INT_RAW_R",9779],[8,"BROWN_OUT_INT_RAW_W",9779],[8,"MAIN_TIMER_INT_RAW_R",9779],[8,"MAIN_TIMER_INT_RAW_W",9779],[8,"SLP_REJECT_INT_RAW_R",9779],[8,"SLP_REJECT_INT_RAW_W",9779],[8,"SLP_WAKEUP_INT_RAW_R",9779],[8,"SLP_WAKEUP_INT_RAW_W",9779],[8,"SWD_INT_RAW_R",9779],[8,"SWD_INT_RAW_W",9779],[8,"WDT_INT_RAW_R",9779],[8,"WDT_INT_RAW_W",9779],[8,"R",9818],[8,"BBPLL_CAL_INT_ST_R",9818],[8,"W",9818],[5,"INT_ST_RTC_SPEC",9818],[8,"BBPLL_CAL_INT_ST_W",9818],[8,"BROWN_OUT_INT_ST_R",9818],[8,"BROWN_OUT_INT_ST_W",9818],[8,"MAIN_TIMER_INT_ST_R",9818],[8,"MAIN_TIMER_INT_ST_W",9818],[8,"SLP_REJECT_INT_ST_R",9818],[8,"SLP_REJECT_INT_ST_W",9818],[8,"SLP_WAKEUP_INT_ST_R",9818],[8,"SLP_WAKEUP_INT_ST_W",9818],[8,"SWD_INT_ST_R",9818],[8,"SWD_INT_ST_W",9818],[8,"WDT_INT_ST_R",9818],[8,"WDT_INT_ST_W",9818],[8,"W",9857],[8,"R",9857],[8,"COCPU_STATE_DONE_R",9857],[5,"LOW_POWER_ST_SPEC",9857],[8,"COCPU_STATE_DONE_W",9857],[8,"COCPU_STATE_SLP_R",9857],[8,"COCPU_STATE_SLP_W",9857],[8,"COCPU_STATE_START_R",9857],[8,"COCPU_STATE_START_W",9857],[8,"COCPU_STATE_SWITCH_R",9857],[8,"COCPU_STATE_SWITCH_W",9857],[8,"IN_LOW_POWER_STATE_R",9857],[8,"IN_LOW_POWER_STATE_W",9857],[8,"IN_WAKEUP_STATE_R",9857],[8,"IN_WAKEUP_STATE_W",9857],[8,"MAIN_STATE_R",9857],[8,"MAIN_STATE_W",9857],[8,"MAIN_STATE_IN_IDLE_R",9857],[8,"MAIN_STATE_IN_IDLE_W",9857],[8,"MAIN_STATE_IN_SLP_R",9857],[8,"MAIN_STATE_IN_SLP_W",9857],[8,"MAIN_STATE_IN_WAIT_8M_R",9857],[8,"MAIN_STATE_IN_WAIT_8M_W",9857],[8,"MAIN_STATE_IN_WAIT_PLL_R",9857],[8,"MAIN_STATE_IN_WAIT_PLL_W",9857],[8,"MAIN_STATE_IN_WAIT_XTL_R",9857],[8,"MAIN_STATE_IN_WAIT_XTL_W",9857],[8,"MAIN_STATE_PLL_ON_R",9857],[8,"MAIN_STATE_PLL_ON_W",9857],[8,"MAIN_STATE_WAIT_END_R",9857],[8,"MAIN_STATE_WAIT_END_W",9857],[8,"MAIN_STATE_XTAL_ISO_R",9857],[8,"MAIN_STATE_XTAL_ISO_W",9857],[8,"RDY_FOR_WAKEUP_R",9857],[8,"RDY_FOR_WAKEUP_W",9857],[8,"TOUCH_STATE_DONE_R",9857],[8,"TOUCH_STATE_DONE_W",9857],[8,"TOUCH_STATE_SLP_R",9857],[8,"TOUCH_STATE_SLP_W",9857],[8,"TOUCH_STATE_START_R",9857],[8,"TOUCH_STATE_START_W",9857],[8,"TOUCH_STATE_SWITCH_R",9857],[8,"TOUCH_STATE_SWITCH_W",9857],[8,"XPD_DIG_R",9857],[8,"XPD_DIG_W",9857],[8,"W",9952],[8,"R",9952],[8,"FORCE_DOWNLOAD_BOOT_R",9952],[5,"OPTION1_SPEC",9952],[8,"FORCE_DOWNLOAD_BOOT_W",9952],[8,"R",9967],[8,"ANALOG_FORCE_ISO_R",9967],[8,"W",9967],[5,"OPTIONS0_SPEC",9967],[8,"ANALOG_FORCE_ISO_W",9967],[8,"ANALOG_FORCE_NOISO_R",9967],[8,"ANALOG_FORCE_NOISO_W",9967],[8,"BB_I2C_FORCE_PD_R",9967],[8,"BB_I2C_FORCE_PD_W",9967],[8,"BB_I2C_FORCE_PU_R",9967],[8,"BB_I2C_FORCE_PU_W",9967],[8,"BBPLL_FORCE_PD_R",9967],[8,"BBPLL_FORCE_PD_W",9967],[8,"BBPLL_FORCE_PU_R",9967],[8,"BBPLL_FORCE_PU_W",9967],[8,"BBPLL_I2C_FORCE_PD_R",9967],[8,"BBPLL_I2C_FORCE_PD_W",9967],[8,"BBPLL_I2C_FORCE_PU_R",9967],[8,"BBPLL_I2C_FORCE_PU_W",9967],[8,"DG_WRAP_FORCE_NORST_R",9967],[8,"DG_WRAP_FORCE_NORST_W",9967],[8,"DG_WRAP_FORCE_RST_R",9967],[8,"DG_WRAP_FORCE_RST_W",9967],[8,"SW_PROCPU_RST_R",9967],[8,"SW_PROCPU_RST_W",9967],[8,"SW_STALL_PROCPU_C0_R",9967],[8,"SW_STALL_PROCPU_C0_W",9967],[8,"SW_SYS_RST_R",9967],[8,"SW_SYS_RST_W",9967],[8,"XTL_EN_WAIT_R",9967],[8,"XTL_EN_WAIT_W",9967],[8,"XTL_EXT_CTR_SEL_R",9967],[8,"XTL_EXT_CTR_SEL_W",9967],[8,"XTL_FORCE_PD_R",9967],[8,"XTL_FORCE_PD_W",9967],[8,"XTL_FORCE_PU_R",9967],[8,"XTL_FORCE_PU_W",9967],[8,"W",10046],[8,"R",10046],[8,"GPIO_PIN0_HOLD_R",10046],[5,"PAD_HOLD_SPEC",10046],[8,"GPIO_PIN0_HOLD_W",10046],[8,"GPIO_PIN1_HOLD_R",10046],[8,"GPIO_PIN1_HOLD_W",10046],[8,"GPIO_PIN2_HOLD_R",10046],[8,"GPIO_PIN2_HOLD_W",10046],[8,"GPIO_PIN3_HOLD_R",10046],[8,"GPIO_PIN3_HOLD_W",10046],[8,"GPIO_PIN4_HOLD_R",10046],[8,"GPIO_PIN4_HOLD_W",10046],[8,"GPIO_PIN5_HOLD_R",10046],[8,"GPIO_PIN5_HOLD_W",10046],[8,"W",10081],[8,"R",10081],[8,"PAD_FORCE_HOLD_R",10081],[5,"PWC_SPEC",10081],[8,"PAD_FORCE_HOLD_W",10081],[8,"W",10096],[8,"R",10096],[8,"DRESET_MASK_PROCPU_R",10096],[5,"RESET_STATE_SPEC",10096],[8,"DRESET_MASK_PROCPU_W",10096],[8,"OCD_HALT_ON_RESET_PROCPU_R",10096],[8,"OCD_HALT_ON_RESET_PROCPU_W",10096],[8,"RESET_CAUSE_PROCPU_R",10096],[8,"RESET_CAUSE_PROCPU_W",10096],[8,"STAT_VECTOR_SEL_PROCPU_R",10096],[8,"STAT_VECTOR_SEL_PROCPU_W",10096],[8,"W",10123],[8,"R",10123],[8,"DIG_REG_CAL_EN_R",10123],[5,"RTC_CNTL_SPEC",10123],[8,"DIG_REG_CAL_EN_W",10123],[8,"REGULATOR_FORCE_PD_R",10123],[8,"REGULATOR_FORCE_PD_W",10123],[8,"REGULATOR_FORCE_PU_R",10123],[8,"REGULATOR_FORCE_PU_W",10123],[8,"SCK_DCAP_R",10123],[8,"SCK_DCAP_W",10123],[8,"R",10150],[8,"ANA_CLK_DIV_R",10150],[8,"W",10150],[5,"SLOW_CLK_CONF_SPEC",10150],[8,"ANA_CLK_DIV_W",10150],[8,"ANA_CLK_DIV_VLD_R",10150],[8,"ANA_CLK_DIV_VLD_W",10150],[8,"SLOW_CLK_NEXT_EDGE_R",10150],[8,"SLOW_CLK_NEXT_EDGE_W",10150],[8,"W",10173],[8,"R",10173],[8,"REJECT_CAUSE_R",10173],[5,"SLP_REJECT_CAUSE_SPEC",10173],[8,"REJECT_CAUSE_W",10173],[8,"W",10188],[8,"R",10188],[8,"DEEP_SLP_REJECT_EN_R",10188],[5,"SLP_REJECT_CONF_SPEC",10188],[8,"DEEP_SLP_REJECT_EN_W",10188],[8,"LIGHT_SLP_REJECT_EN_R",10188],[8,"LIGHT_SLP_REJECT_EN_W",10188],[8,"SLEEP_REJECT_ENA_R",10188],[8,"SLEEP_REJECT_ENA_W",10188],[8,"W",10211],[8,"R",10211],[8,"SLP_VAL_LO_R",10211],[5,"SLP_TIMER0_SPEC",10211],[8,"SLP_VAL_LO_W",10211],[8,"W",10226],[8,"R",10226],[8,"MAIN_TIMER_ALARM_EN_R",10226],[5,"SLP_TIMER1_SPEC",10226],[8,"MAIN_TIMER_ALARM_EN_W",10226],[8,"SLP_VAL_HI_R",10226],[8,"SLP_VAL_HI_W",10226],[8,"W",10245],[8,"R",10245],[8,"WAKEUP_CAUSE_R",10245],[5,"SLP_WAKEUP_CAUSE_SPEC",10245],[8,"WAKEUP_CAUSE_W",10245],[8,"R",10260],[8,"APB2RTC_BRIDGE_SEL_R",10260],[8,"W",10260],[5,"STATE0_SPEC",10260],[8,"APB2RTC_BRIDGE_SEL_W",10260],[8,"SDIO_ACTIVE_IND_R",10260],[8,"SDIO_ACTIVE_IND_W",10260],[8,"SLEEP_EN_R",10260],[8,"SLEEP_EN_W",10260],[8,"SLP_REJECT_R",10260],[8,"SLP_REJECT_W",10260],[8,"SLP_REJECT_CAUSE_CLR_R",10260],[8,"SLP_REJECT_CAUSE_CLR_W",10260],[8,"SLP_WAKEUP_R",10260],[8,"SLP_WAKEUP_W",10260],[8,"SW_CPU_INT_R",10260],[8,"SW_CPU_INT_W",10260],[8,"W",10299],[8,"R",10299],[8,"SCRATCH0_R",10299],[5,"STORE0_SPEC",10299],[8,"SCRATCH0_W",10299],[8,"W",10314],[8,"R",10314],[8,"SCRATCH1_R",10314],[5,"STORE1_SPEC",10314],[8,"SCRATCH1_W",10314],[8,"W",10329],[8,"R",10329],[8,"SCRATCH2_R",10329],[5,"STORE2_SPEC",10329],[8,"SCRATCH2_W",10329],[8,"W",10344],[8,"R",10344],[8,"SCRATCH3_R",10344],[5,"STORE3_SPEC",10344],[8,"SCRATCH3_W",10344],[8,"W",10359],[8,"R",10359],[8,"SCRATCH4_R",10359],[5,"STORE4_SPEC",10359],[8,"SCRATCH4_W",10359],[8,"W",10374],[8,"R",10374],[8,"SCRATCH5_R",10374],[5,"STORE5_SPEC",10374],[8,"SCRATCH5_W",10374],[8,"W",10389],[8,"R",10389],[8,"SCRATCH6_R",10389],[5,"STORE6_SPEC",10389],[8,"SCRATCH6_W",10389],[8,"W",10404],[8,"R",10404],[8,"SCRATCH7_R",10404],[5,"STORE7_SPEC",10404],[8,"SCRATCH7_W",10404],[8,"W",10419],[8,"R",10419],[8,"SW_STALL_PROCPU_C1_R",10419],[5,"SW_CPU_STALL_SPEC",10419],[8,"SW_STALL_PROCPU_C1_W",10419],[8,"W",10434],[8,"R",10434],[8,"SWD_AUTO_FEED_EN_R",10434],[5,"SWD_CONF_SPEC",10434],[8,"SWD_AUTO_FEED_EN_W",10434],[8,"SWD_BYPASS_RST_R",10434],[8,"SWD_BYPASS_RST_W",10434],[8,"SWD_DISABLE_R",10434],[8,"SWD_DISABLE_W",10434],[8,"SWD_FEED_R",10434],[8,"SWD_FEED_W",10434],[8,"SWD_FEED_INT_R",10434],[8,"SWD_FEED_INT_W",10434],[8,"SWD_RESET_FLAG_R",10434],[8,"SWD_RESET_FLAG_W",10434],[8,"SWD_RST_FLAG_CLR_R",10434],[8,"SWD_RST_FLAG_CLR_W",10434],[8,"SWD_SIGNAL_WIDTH_R",10434],[8,"SWD_SIGNAL_WIDTH_W",10434],[8,"W",10477],[8,"R",10477],[8,"SWD_WKEY_R",10477],[5,"SWD_WPROTECT_SPEC",10477],[8,"SWD_WKEY_W",10477],[8,"W",10492],[8,"R",10492],[8,"TIMER_VALUE0_HIGH_R",10492],[5,"TIME_HIGH0_SPEC",10492],[8,"TIMER_VALUE0_HIGH_W",10492],[8,"W",10507],[8,"R",10507],[8,"TIMER_VALUE1_HIGH_R",10507],[5,"TIME_HIGH1_SPEC",10507],[8,"TIMER_VALUE1_HIGH_W",10507],[8,"W",10522],[8,"R",10522],[8,"TIMER_VALUE0_LOW_R",10522],[5,"TIME_LOW0_SPEC",10522],[8,"TIMER_VALUE0_LOW_W",10522],[8,"W",10537],[8,"R",10537],[8,"TIMER_VALUE1_LOW_R",10537],[5,"TIME_LOW1_SPEC",10537],[8,"TIMER_VALUE1_LOW_W",10537],[8,"W",10552],[8,"R",10552],[8,"TIME_UPDATE_R",10552],[5,"TIME_UPDATE_SPEC",10552],[8,"TIME_UPDATE_W",10552],[8,"TIMER_SYS_RST_R",10552],[8,"TIMER_SYS_RST_W",10552],[8,"TIMER_SYS_STALL_R",10552],[8,"TIMER_SYS_STALL_W",10552],[8,"TIMER_XTL_OFF_R",10552],[8,"TIMER_XTL_OFF_W",10552],[8,"W",10579],[8,"R",10579],[8,"CK8M_WAIT_R",10579],[5,"TIMER1_SPEC",10579],[8,"CK8M_WAIT_W",10579],[8,"CPU_STALL_EN_R",10579],[8,"CPU_STALL_EN_W",10579],[8,"CPU_STALL_WAIT_R",10579],[8,"CPU_STALL_WAIT_W",10579],[8,"PLL_BUF_WAIT_R",10579],[8,"PLL_BUF_WAIT_W",10579],[8,"XTL_BUF_WAIT_R",10579],[8,"XTL_BUF_WAIT_W",10579],[8,"W",10610],[8,"R",10610],[8,"MIN_TIME_CK8M_OFF_R",10610],[5,"TIMER2_SPEC",10610],[8,"MIN_TIME_CK8M_OFF_W",10610],[8,"W",10625],[8,"R",10625],[8,"DG_WRAP_POWERUP_TIMER_R",10625],[5,"TIMER4_SPEC",10625],[8,"DG_WRAP_POWERUP_TIMER_W",10625],[8,"DG_WRAP_WAIT_TIMER_R",10625],[8,"DG_WRAP_WAIT_TIMER_W",10625],[8,"W",10644],[8,"R",10644],[8,"MIN_SLP_VAL_R",10644],[5,"TIMER5_SPEC",10644],[8,"MIN_SLP_VAL_W",10644],[8,"W",10659],[8,"R",10659],[8,"ULP_CP_TIMER_SLP_CYCLE_R",10659],[5,"ULP_CP_TIMER_1_SPEC",10659],[8,"ULP_CP_TIMER_SLP_CYCLE_W",10659],[8,"W",10674],[8,"R",10674],[8,"IO_MUX_RESET_DISABLE_R",10674],[5,"USB_CONF_SPEC",10674],[8,"IO_MUX_RESET_DISABLE_W",10674],[8,"W",10689],[8,"R",10689],[8,"WAKEUP_ENA_R",10689],[5,"WAKEUP_STATE_SPEC",10689],[8,"WAKEUP_ENA_W",10689],[8,"W",10704],[8,"R",10704],[8,"WDT_CHIP_RESET_EN_R",10704],[5,"WDTCONFIG0_SPEC",10704],[8,"WDT_CHIP_RESET_EN_W",10704],[8,"WDT_CHIP_RESET_WIDTH_R",10704],[8,"WDT_CHIP_RESET_WIDTH_W",10704],[8,"WDT_CPU_RESET_LENGTH_R",10704],[8,"WDT_CPU_RESET_LENGTH_W",10704],[8,"WDT_EN_R",10704],[8,"WDT_EN_W",10704],[8,"WDT_FLASHBOOT_MOD_EN_R",10704],[8,"WDT_FLASHBOOT_MOD_EN_W",10704],[8,"WDT_PAUSE_IN_SLP_R",10704],[8,"WDT_PAUSE_IN_SLP_W",10704],[8,"WDT_PROCPU_RESET_EN_R",10704],[8,"WDT_PROCPU_RESET_EN_W",10704],[8,"WDT_STG0_R",10704],[8,"WDT_STG0_W",10704],[8,"WDT_STG1_R",10704],[8,"WDT_STG1_W",10704],[8,"WDT_STG2_R",10704],[8,"WDT_STG2_W",10704],[8,"WDT_STG3_R",10704],[8,"WDT_STG3_W",10704],[8,"WDT_SYS_RESET_LENGTH_R",10704],[8,"WDT_SYS_RESET_LENGTH_W",10704],[8,"W",10763],[8,"R",10763],[8,"WDT_STG0_HOLD_R",10763],[5,"WDTCONFIG1_SPEC",10763],[8,"WDT_STG0_HOLD_W",10763],[8,"W",10778],[8,"R",10778],[8,"WDT_STG1_HOLD_R",10778],[5,"WDTCONFIG2_SPEC",10778],[8,"WDT_STG1_HOLD_W",10778],[8,"W",10793],[8,"R",10793],[8,"WDT_STG2_HOLD_R",10793],[5,"WDTCONFIG3_SPEC",10793],[8,"WDT_STG2_HOLD_W",10793],[8,"W",10808],[8,"R",10808],[8,"WDT_STG3_HOLD_R",10808],[5,"WDTCONFIG4_SPEC",10808],[8,"WDT_STG3_HOLD_W",10808],[8,"W",10823],[8,"R",10823],[8,"WDT_FEED_R",10823],[5,"WDTFEED_SPEC",10823],[8,"WDT_FEED_W",10823],[8,"W",10838],[8,"R",10838],[8,"WDT_WKEY_R",10838],[5,"WDTWPROTECT_SPEC",10838],[8,"WDT_WKEY_W",10838],[8,"APB_PERIPHERAL_ACCESS_0",10853],[8,"APB_PERIPHERAL_ACCESS_1",10853],[8,"CACHE_MMU_ACCESS_0",10853],[8,"CACHE_MMU_ACCESS_1",10853],[8,"CACHE_TAG_ACCESS_0",10853],[8,"CACHE_TAG_ACCESS_1",10853],[8,"CLOCK_GATE",10853],[8,"INTERNAL_SRAM_USAGE_0",10853],[8,"INTERNAL_SRAM_USAGE_1",10853],[8,"INTERNAL_SRAM_USAGE_3",10853],[8,"PIF_ACCESS_MONITOR_0",10853],[8,"PIF_ACCESS_MONITOR_1",10853],[8,"PIF_ACCESS_MONITOR_2",10853],[8,"PIF_ACCESS_MONITOR_3",10853],[8,"ROM_TABLE",10853],[8,"ROM_TABLE_LOCK",10853],[8,"SENSITIVE_REG_DATE",10853],[8,"XTS_AES_KEY_UPDATE",10853],[8,"R",10915],[8,"APB_PERIPHERAL_ACCESS_LOCK_R",10915],[8,"W",10915],[5,"APB_PERIPHERAL_ACCESS_0_SPEC",10915],[8,"APB_PERIPHERAL_ACCESS_LOCK_W",10915],[8,"R",10930],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_R",10930],[8,"W",10930],[5,"APB_PERIPHERAL_ACCESS_1_SPEC",10930],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_W",10930],[8,"W",10945],[8,"R",10945],[8,"CACHE_MMU_ACCESS_LOCK_R",10945],[5,"CACHE_MMU_ACCESS_0_SPEC",10945],[8,"CACHE_MMU_ACCESS_LOCK_W",10945],[8,"W",10960],[8,"R",10960],[8,"PRO_MMU_RD_ACS_R",10960],[5,"CACHE_MMU_ACCESS_1_SPEC",10960],[8,"PRO_MMU_RD_ACS_W",10960],[8,"PRO_MMU_WR_ACS_R",10960],[8,"PRO_MMU_WR_ACS_W",10960],[8,"W",10979],[8,"R",10979],[8,"CACHE_TAG_ACCESS_LOCK_R",10979],[5,"CACHE_TAG_ACCESS_0_SPEC",10979],[8,"CACHE_TAG_ACCESS_LOCK_W",10979],[8,"W",10994],[8,"R",10994],[8,"PRO_D_TAG_RD_ACS_R",10994],[5,"CACHE_TAG_ACCESS_1_SPEC",10994],[8,"PRO_D_TAG_RD_ACS_W",10994],[8,"PRO_D_TAG_WR_ACS_R",10994],[8,"PRO_D_TAG_WR_ACS_W",10994],[8,"PRO_I_TAG_RD_ACS_R",10994],[8,"PRO_I_TAG_RD_ACS_W",10994],[8,"PRO_I_TAG_WR_ACS_R",10994],[8,"PRO_I_TAG_WR_ACS_W",10994],[8,"W",11021],[8,"R",11021],[8,"CLK_EN_R",11021],[5,"CLOCK_GATE_SPEC",11021],[8,"CLK_EN_W",11021],[8,"W",11036],[8,"R",11036],[8,"INTERNAL_SRAM_USAGE_LOCK_R",11036],[5,"INTERNAL_SRAM_USAGE_0_SPEC",11036],[8,"INTERNAL_SRAM_USAGE_LOCK_W",11036],[8,"W",11051],[8,"R",11051],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_R",11051],[5,"INTERNAL_SRAM_USAGE_1_SPEC",11051],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_W",11051],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_R",11051],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_W",11051],[8,"W",11070],[8,"R",11070],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_R",11070],[5,"INTERNAL_SRAM_USAGE_3_SPEC",11070],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_W",11070],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R",11070],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W",11070],[8,"W",11089],[8,"R",11089],[8,"PIF_ACCESS_MONITOR_LOCK_R",11089],[5,"PIF_ACCESS_MONITOR_0_SPEC",11089],[8,"PIF_ACCESS_MONITOR_LOCK_W",11089],[8,"W",11104],[8,"R",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R",11104],[5,"PIF_ACCESS_MONITOR_1_SPEC",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_W",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_W",11104],[8,"R",11123],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R",11123],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R",11123],[8,"R",11136],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R",11136],[8,"W",11147],[8,"R",11147],[8,"ROM_TABLE_R",11147],[5,"ROM_TABLE_SPEC",11147],[8,"ROM_TABLE_W",11147],[8,"W",11162],[8,"R",11162],[8,"ROM_TABLE_LOCK_R",11162],[5,"ROM_TABLE_LOCK_SPEC",11162],[8,"ROM_TABLE_LOCK_W",11162],[8,"W",11177],[8,"R",11177],[8,"SENSITIVE_REG_DATE_R",11177],[5,"SENSITIVE_REG_DATE_SPEC",11177],[8,"SENSITIVE_REG_DATE_W",11177],[8,"W",11192],[8,"R",11192],[8,"XTS_AES_KEY_UPDATE_R",11192],[5,"XTS_AES_KEY_UPDATE_SPEC",11192],[8,"XTS_AES_KEY_UPDATE_W",11192],[8,"BUSY",11207],[8,"CLEAR_IRQ",11207],[8,"CONTINUE",11207],[8,"DATE",11207],[8,"DMA_BLOCK_NUM",11207],[8,"DMA_CONTINUE",11207],[8,"DMA_START",11207],[8,"H_MEM",11207],[8,"IRQ_ENA",11207],[8,"M_MEM",11207],[8,"MODE",11207],[8,"START",11207],[8,"T_LENGTH",11207],[8,"T_STRING",11207],[8,"R",11259],[8,"STATE_R",11259],[8,"W",11270],[5,"CLEAR_IRQ_SPEC",11270],[8,"CLEAR_INTERRUPT_W",11270],[8,"W",11282],[5,"CONTINUE_SPEC",11282],[8,"CONTINUE_W",11282],[8,"W",11294],[8,"R",11294],[8,"DATE_R",11294],[5,"DATE_SPEC",11294],[8,"DATE_W",11294],[8,"W",11309],[8,"R",11309],[8,"DMA_BLOCK_NUM_R",11309],[5,"DMA_BLOCK_NUM_SPEC",11309],[8,"DMA_BLOCK_NUM_W",11309],[8,"W",11324],[5,"DMA_CONTINUE_SPEC",11324],[8,"DMA_CONTINUE_W",11324],[8,"W",11336],[5,"DMA_START_SPEC",11336],[8,"DMA_START_W",11336],[8,"W",11348],[8,"W",11359],[8,"R",11359],[8,"INTERRUPT_ENA_R",11359],[5,"IRQ_ENA_SPEC",11359],[8,"INTERRUPT_ENA_W",11359],[8,"W",11374],[8,"W",11385],[8,"R",11385],[8,"MODE_R",11385],[5,"MODE_SPEC",11385],[8,"MODE_W",11385],[8,"W",11400],[5,"START_SPEC",11400],[8,"START_W",11400],[8,"W",11412],[8,"R",11412],[8,"T_LENGTH_R",11412],[5,"T_LENGTH_SPEC",11412],[8,"T_LENGTH_W",11412],[8,"W",11427],[8,"R",11427],[8,"T_STRING_R",11427],[5,"T_STRING_SPEC",11427],[8,"T_STRING_W",11427],[8,"CACHE_FCTRL",11442],[8,"CLOCK",11442],[8,"CLOCK_GATE",11442],[8,"CORE_CLK_SEL",11442],[8,"CTRL",11442],[8,"CTRL1",11442],[8,"CTRL2",11442],[8,"DATE",11442],[8,"DIN_MODE",11442],[8,"DIN_NUM",11442],[8,"DOUT_MODE",11442],[8,"FSM",11442],[8,"MISC",11442],[8,"RD_STATUS",11442],[8,"TIMING_CALI",11442],[8,"USER",11442],[8,"USER1",11442],[8,"USER2",11442],[8,"W",11504],[8,"R",11504],[8,"CACHE_FLASH_USR_CMD_R",11504],[5,"CACHE_FCTRL_SPEC",11504],[8,"CACHE_FLASH_USR_CMD_W",11504],[8,"CACHE_REQ_EN_R",11504],[8,"CACHE_REQ_EN_W",11504],[8,"CACHE_USR_ADDR_4BYTE_R",11504],[8,"CACHE_USR_ADDR_4BYTE_W",11504],[8,"FADDR_DUAL_R",11504],[8,"FADDR_DUAL_W",11504],[8,"FADDR_QUAD_R",11504],[8,"FADDR_QUAD_W",11504],[8,"FDIN_DUAL_R",11504],[8,"FDIN_DUAL_W",11504],[8,"FDIN_QUAD_R",11504],[8,"FDIN_QUAD_W",11504],[8,"FDOUT_DUAL_R",11504],[8,"FDOUT_DUAL_W",11504],[8,"FDOUT_QUAD_R",11504],[8,"FDOUT_QUAD_W",11504],[8,"W",11551],[8,"R",11551],[8,"CLK_EQU_SYSCLK_R",11551],[5,"CLOCK_SPEC",11551],[8,"CLK_EQU_SYSCLK_W",11551],[8,"CLKCNT_H_R",11551],[8,"CLKCNT_H_W",11551],[8,"CLKCNT_L_R",11551],[8,"CLKCNT_L_W",11551],[8,"CLKCNT_N_R",11551],[8,"CLKCNT_N_W",11551],[8,"W",11578],[8,"R",11578],[8,"CLK_EN_R",11578],[5,"CLOCK_GATE_SPEC",11578],[8,"CLK_EN_W",11578],[8,"W",11593],[8,"R",11593],[8,"SPI01_CLK_SEL_R",11593],[5,"CORE_CLK_SEL_SPEC",11593],[8,"SPI01_CLK_SEL_W",11593],[8,"W",11608],[8,"R",11608],[8,"D_POL_R",11608],[5,"CTRL_SPEC",11608],[8,"D_POL_W",11608],[8,"FASTRD_MODE_R",11608],[8,"FASTRD_MODE_W",11608],[8,"FCMD_DUAL_R",11608],[8,"FCMD_DUAL_W",11608],[8,"FCMD_QUAD_R",11608],[8,"FCMD_QUAD_W",11608],[8,"FDUMMY_OUT_R",11608],[8,"FDUMMY_OUT_W",11608],[8,"FREAD_DIO_R",11608],[8,"FREAD_DIO_W",11608],[8,"FREAD_DUAL_R",11608],[8,"FREAD_DUAL_W",11608],[8,"FREAD_QIO_R",11608],[8,"FREAD_QIO_W",11608],[8,"FREAD_QUAD_R",11608],[8,"FREAD_QUAD_W",11608],[8,"Q_POL_R",11608],[8,"Q_POL_W",11608],[8,"WP_R",11608],[8,"WP_W",11608],[8,"W",11663],[8,"R",11663],[8,"CLK_MODE_R",11663],[5,"CTRL1_SPEC",11663],[8,"CLK_MODE_W",11663],[8,"RXFIFO_RST_W",11663],[8,"W",11680],[8,"R",11680],[8,"CS_HOLD_DELAY_R",11680],[5,"CTRL2_SPEC",11680],[8,"CS_HOLD_DELAY_W",11680],[8,"CS_HOLD_TIME_R",11680],[8,"CS_HOLD_TIME_W",11680],[8,"CS_SETUP_TIME_R",11680],[8,"CS_SETUP_TIME_W",11680],[8,"SYNC_RESET_W",11680],[8,"W",11705],[8,"R",11705],[8,"DATE_R",11705],[5,"DATE_SPEC",11705],[8,"DATE_W",11705],[8,"R",11720],[8,"DIN0_MODE_R",11720],[8,"DIN1_MODE_R",11720],[8,"DIN2_MODE_R",11720],[8,"DIN3_MODE_R",11720],[8,"R",11737],[8,"DIN0_NUM_R",11737],[8,"DIN1_NUM_R",11737],[8,"DIN2_NUM_R",11737],[8,"DIN3_NUM_R",11737],[8,"R",11754],[8,"DOUT0_MODE_R",11754],[8,"DOUT1_MODE_R",11754],[8,"DOUT2_MODE_R",11754],[8,"DOUT3_MODE_R",11754],[8,"W",11771],[8,"R",11771],[8,"CSPI_LOCK_DELAY_TIME_R",11771],[5,"FSM_SPEC",11771],[8,"CSPI_LOCK_DELAY_TIME_W",11771],[8,"CSPI_ST_R",11771],[8,"EM_ST_R",11771],[8,"W",11790],[8,"R",11790],[8,"CK_IDLE_EDGE_R",11790],[5,"MISC_SPEC",11790],[8,"CK_IDLE_EDGE_W",11790],[8,"CS_KEEP_ACTIVE_R",11790],[8,"CS_KEEP_ACTIVE_W",11790],[8,"CSPI_ST_TRANS_END_R",11790],[8,"CSPI_ST_TRANS_END_W",11790],[8,"CSPI_ST_TRANS_END_INT_ENA_R",11790],[8,"CSPI_ST_TRANS_END_INT_ENA_W",11790],[8,"TRANS_END_R",11790],[8,"TRANS_END_W",11790],[8,"TRANS_END_INT_ENA_R",11790],[8,"TRANS_END_INT_ENA_W",11790],[8,"W",11825],[8,"R",11825],[8,"WB_MODE_R",11825],[5,"RD_STATUS_SPEC",11825],[8,"WB_MODE_W",11825],[8,"R",11840],[8,"EXTRA_DUMMY_CYCLELEN_R",11840],[8,"TIMING_CALI_R",11840],[8,"TIMING_CLK_ENA_R",11840],[8,"W",11855],[8,"R",11855],[8,"CK_OUT_EDGE_R",11855],[5,"USER_SPEC",11855],[8,"CK_OUT_EDGE_W",11855],[8,"CS_HOLD_R",11855],[8,"CS_HOLD_W",11855],[8,"CS_SETUP_R",11855],[8,"CS_SETUP_W",11855],[8,"USR_DUMMY_R",11855],[8,"USR_DUMMY_W",11855],[8,"USR_DUMMY_IDLE_R",11855],[8,"USR_DUMMY_IDLE_W",11855],[8,"W",11886],[8,"R",11886],[8,"USR_ADDR_BITLEN_R",11886],[5,"USER1_SPEC",11886],[8,"USR_ADDR_BITLEN_W",11886],[8,"USR_DUMMY_CYCLELEN_R",11886],[8,"USR_DUMMY_CYCLELEN_W",11886],[8,"W",11905],[8,"R",11905],[8,"USR_COMMAND_BITLEN_R",11905],[5,"USER2_SPEC",11905],[8,"USR_COMMAND_BITLEN_W",11905],[8,"USR_COMMAND_VALUE_R",11905],[8,"USR_COMMAND_VALUE_W",11905],[8,"ADDR",11924],[8,"CACHE_FCTRL",11924],[8,"CLOCK",11924],[8,"CLOCK_GATE",11924],[8,"CMD",11924],[8,"CTRL",11924],[8,"CTRL1",11924],[8,"CTRL2",11924],[8,"DATE",11924],[8,"FLASH_SUS_CMD",11924],[8,"FLASH_SUS_CTRL",11924],[8,"FLASH_WAITI_CTRL",11924],[8,"INT_CLR",11924],[8,"INT_ENA",11924],[8,"INT_RAW",11924],[8,"INT_ST",11924],[8,"MISC",11924],[8,"MISO_DLEN",11924],[8,"MOSI_DLEN",11924],[8,"RD_STATUS",11924],[8,"SUS_STATUS",11924],[8,"TIMING_CALI",11924],[8,"TX_CRC",11924],[8,"USER",11924],[8,"USER1",11924],[8,"USER2",11924],[8,"W0",11924],[8,"W1",11924],[8,"W10",11924],[8,"W11",11924],[8,"W12",11924],[8,"W13",11924],[8,"W14",11924],[8,"W15",11924],[8,"W2",11924],[8,"W3",11924],[8,"W4",11924],[8,"W5",11924],[8,"W6",11924],[8,"W7",11924],[8,"W8",11924],[8,"W9",11924],[8,"W",12058],[8,"R",12058],[8,"USR_ADDR_VALUE_R",12058],[5,"ADDR_SPEC",12058],[8,"USR_ADDR_VALUE_W",12058],[8,"W",12073],[8,"R",12073],[8,"CACHE_USR_ADDR_4BYTE_R",12073],[5,"CACHE_FCTRL_SPEC",12073],[8,"CACHE_USR_ADDR_4BYTE_W",12073],[8,"FADDR_DUAL_R",12073],[8,"FADDR_DUAL_W",12073],[8,"FADDR_QUAD_R",12073],[8,"FADDR_QUAD_W",12073],[8,"FDIN_DUAL_R",12073],[8,"FDIN_DUAL_W",12073],[8,"FDIN_QUAD_R",12073],[8,"FDIN_QUAD_W",12073],[8,"FDOUT_DUAL_R",12073],[8,"FDOUT_DUAL_W",12073],[8,"FDOUT_QUAD_R",12073],[8,"FDOUT_QUAD_W",12073],[8,"W",12112],[8,"R",12112],[8,"CLK_EQU_SYSCLK_R",12112],[5,"CLOCK_SPEC",12112],[8,"CLK_EQU_SYSCLK_W",12112],[8,"CLKCNT_H_R",12112],[8,"CLKCNT_H_W",12112],[8,"CLKCNT_L_R",12112],[8,"CLKCNT_L_W",12112],[8,"CLKCNT_N_R",12112],[8,"CLKCNT_N_W",12112],[8,"W",12139],[8,"R",12139],[8,"CLK_EN_R",12139],[5,"CLOCK_GATE_SPEC",12139],[8,"CLK_EN_W",12139],[8,"W",12154],[8,"R",12154],[8,"FLASH_BE_R",12154],[5,"CMD_SPEC",12154],[8,"FLASH_BE_W",12154],[8,"FLASH_CE_R",12154],[8,"FLASH_CE_W",12154],[8,"FLASH_DP_R",12154],[8,"FLASH_DP_W",12154],[8,"FLASH_HPM_R",12154],[8,"FLASH_HPM_W",12154],[8,"FLASH_PE_R",12154],[8,"FLASH_PE_W",12154],[8,"FLASH_PP_R",12154],[8,"FLASH_PP_W",12154],[8,"FLASH_RDID_R",12154],[8,"FLASH_RDID_W",12154],[8,"FLASH_RDSR_R",12154],[8,"FLASH_RDSR_W",12154],[8,"FLASH_READ_R",12154],[8,"FLASH_READ_W",12154],[8,"FLASH_RES_R",12154],[8,"FLASH_RES_W",12154],[8,"FLASH_SE_R",12154],[8,"FLASH_SE_W",12154],[8,"FLASH_WRDI_R",12154],[8,"FLASH_WRDI_W",12154],[8,"FLASH_WREN_R",12154],[8,"FLASH_WREN_W",12154],[8,"FLASH_WRSR_R",12154],[8,"FLASH_WRSR_W",12154],[8,"MSPI_ST_R",12154],[8,"SPI1_MST_ST_R",12154],[8,"USR_R",12154],[8,"USR_W",12154],[8,"W",12229],[8,"R",12229],[8,"D_POL_R",12229],[5,"CTRL_SPEC",12229],[8,"D_POL_W",12229],[8,"FASTRD_MODE_R",12229],[8,"FASTRD_MODE_W",12229],[8,"FCMD_DUAL_R",12229],[8,"FCMD_DUAL_W",12229],[8,"FCMD_QUAD_R",12229],[8,"FCMD_QUAD_W",12229],[8,"FCS_CRC_EN_R",12229],[8,"FCS_CRC_EN_W",12229],[8,"FDUMMY_OUT_R",12229],[8,"FDUMMY_OUT_W",12229],[8,"FREAD_DIO_R",12229],[8,"FREAD_DIO_W",12229],[8,"FREAD_DUAL_R",12229],[8,"FREAD_DUAL_W",12229],[8,"FREAD_QIO_R",12229],[8,"FREAD_QIO_W",12229],[8,"FREAD_QUAD_R",12229],[8,"FREAD_QUAD_W",12229],[8,"Q_POL_R",12229],[8,"Q_POL_W",12229],[8,"RESANDRES_R",12229],[8,"RESANDRES_W",12229],[8,"TX_CRC_EN_R",12229],[8,"TX_CRC_EN_W",12229],[8,"WP_R",12229],[8,"WP_W",12229],[8,"WRSR_2B_R",12229],[8,"WRSR_2B_W",12229],[8,"W",12300],[8,"R",12300],[8,"CLK_MODE_R",12300],[5,"CTRL1_SPEC",12300],[8,"CLK_MODE_W",12300],[8,"CS_HOLD_DLY_RES_R",12300],[8,"CS_HOLD_DLY_RES_W",12300],[8,"W",12319],[5,"CTRL2_SPEC",12319],[8,"SYNC_RESET_W",12319],[8,"W",12331],[8,"R",12331],[8,"DATE_R",12331],[5,"DATE_SPEC",12331],[8,"DATE_W",12331],[8,"W",12346],[8,"R",12346],[8,"FLASH_PER_COMMAND_R",12346],[5,"FLASH_SUS_CMD_SPEC",12346],[8,"FLASH_PER_COMMAND_W",12346],[8,"FLASH_PES_COMMAND_R",12346],[8,"FLASH_PES_COMMAND_W",12346],[8,"WAIT_PESR_COMMAND_R",12346],[8,"WAIT_PESR_COMMAND_W",12346],[8,"W",12369],[8,"R",12369],[8,"FLASH_PER_R",12369],[5,"FLASH_SUS_CTRL_SPEC",12369],[8,"FLASH_PER_W",12369],[8,"FLASH_PER_WAIT_EN_R",12369],[8,"FLASH_PER_WAIT_EN_W",12369],[8,"FLASH_PES_R",12369],[8,"FLASH_PES_W",12369],[8,"FLASH_PES_EN_R",12369],[8,"FLASH_PES_EN_W",12369],[8,"FLASH_PES_WAIT_EN_R",12369],[8,"FLASH_PES_WAIT_EN_W",12369],[8,"PER_END_EN_R",12369],[8,"PER_END_EN_W",12369],[8,"PES_END_EN_R",12369],[8,"PES_END_EN_W",12369],[8,"PES_PER_EN_R",12369],[8,"PES_PER_EN_W",12369],[8,"PESR_END_MSK_R",12369],[8,"PESR_END_MSK_W",12369],[8,"SPI_FMEM_RD_SUS_2B_R",12369],[8,"SPI_FMEM_RD_SUS_2B_W",12369],[8,"SUS_TIMEOUT_CNT_R",12369],[8,"SUS_TIMEOUT_CNT_W",12369],[8,"W",12424],[8,"R",12424],[8,"WAITI_CMD_R",12424],[5,"FLASH_WAITI_CTRL_SPEC",12424],[8,"WAITI_CMD_W",12424],[8,"WAITI_DUMMY_R",12424],[8,"WAITI_DUMMY_W",12424],[8,"WAITI_DUMMY_CYCLELEN_R",12424],[8,"WAITI_DUMMY_CYCLELEN_W",12424],[8,"W",12447],[5,"INT_CLR_SPEC",12447],[8,"BROWN_OUT_INT_CLR_W",12447],[8,"MST_ST_END_INT_CLR_W",12447],[8,"PER_END_INT_CLR_W",12447],[8,"PES_END_INT_CLR_W",12447],[8,"SLV_ST_END_INT_CLR_W",12447],[8,"WPE_END_INT_CLR_W",12447],[8,"W",12469],[8,"R",12469],[8,"BROWN_OUT_INT_ENA_R",12469],[5,"INT_ENA_SPEC",12469],[8,"BROWN_OUT_INT_ENA_W",12469],[8,"MST_ST_END_INT_ENA_R",12469],[8,"MST_ST_END_INT_ENA_W",12469],[8,"PER_END_INT_ENA_R",12469],[8,"PER_END_INT_ENA_W",12469],[8,"PES_END_INT_ENA_R",12469],[8,"PES_END_INT_ENA_W",12469],[8,"SLV_ST_END_INT_ENA_R",12469],[8,"SLV_ST_END_INT_ENA_W",12469],[8,"WPE_END_INT_ENA_R",12469],[8,"WPE_END_INT_ENA_W",12469],[8,"W",12504],[8,"R",12504],[8,"BROWN_OUT_INT_RAW_R",12504],[5,"INT_RAW_SPEC",12504],[8,"BROWN_OUT_INT_RAW_W",12504],[8,"MST_ST_END_INT_RAW_R",12504],[8,"MST_ST_END_INT_RAW_W",12504],[8,"PER_END_INT_RAW_R",12504],[8,"PER_END_INT_RAW_W",12504],[8,"PES_END_INT_RAW_R",12504],[8,"PES_END_INT_RAW_W",12504],[8,"SLV_ST_END_INT_RAW_R",12504],[8,"SLV_ST_END_INT_RAW_W",12504],[8,"WPE_END_INT_RAW_R",12504],[8,"WPE_END_INT_RAW_W",12504],[8,"R",12539],[8,"BROWN_OUT_INT_ST_R",12539],[8,"MST_ST_END_INT_ST_R",12539],[8,"PER_END_INT_ST_R",12539],[8,"PES_END_INT_ST_R",12539],[8,"SLV_ST_END_INT_ST_R",12539],[8,"WPE_END_INT_ST_R",12539],[8,"W",12560],[8,"R",12560],[8,"CK_IDLE_EDGE_R",12560],[5,"MISC_SPEC",12560],[8,"CK_IDLE_EDGE_W",12560],[8,"CS0_DIS_R",12560],[8,"CS0_DIS_W",12560],[8,"CS1_DIS_R",12560],[8,"CS1_DIS_W",12560],[8,"CS_KEEP_ACTIVE_R",12560],[8,"CS_KEEP_ACTIVE_W",12560],[8,"W",12587],[8,"R",12587],[8,"USR_MISO_DBITLEN_R",12587],[5,"MISO_DLEN_SPEC",12587],[8,"USR_MISO_DBITLEN_W",12587],[8,"W",12602],[8,"R",12602],[8,"USR_MOSI_DBITLEN_R",12602],[5,"MOSI_DLEN_SPEC",12602],[8,"USR_MOSI_DBITLEN_W",12602],[8,"W",12617],[8,"R",12617],[8,"STATUS_R",12617],[5,"RD_STATUS_SPEC",12617],[8,"STATUS_W",12617],[8,"WB_MODE_R",12617],[8,"WB_MODE_W",12617],[8,"W",12636],[8,"R",12636],[8,"FLASH_DP_DLY_128_R",12636],[5,"SUS_STATUS_SPEC",12636],[8,"FLASH_DP_DLY_128_W",12636],[8,"FLASH_HPM_DLY_128_R",12636],[8,"FLASH_HPM_DLY_128_W",12636],[8,"FLASH_PER_DLY_128_R",12636],[8,"FLASH_PER_DLY_128_W",12636],[8,"FLASH_PES_DLY_128_R",12636],[8,"FLASH_PES_DLY_128_W",12636],[8,"FLASH_RES_DLY_128_R",12636],[8,"FLASH_RES_DLY_128_W",12636],[8,"FLASH_SUS_R",12636],[8,"FLASH_SUS_W",12636],[8,"SPI0_LOCK_EN_R",12636],[8,"SPI0_LOCK_EN_W",12636],[8,"WAIT_PESR_CMD_2B_R",12636],[8,"WAIT_PESR_CMD_2B_W",12636],[8,"R",12679],[8,"EXTRA_DUMMY_CYCLELEN_R",12679],[8,"TIMING_CALI_R",12679],[8,"R",12692],[8,"DATA_R",12692],[8,"W",12703],[8,"R",12703],[8,"CK_OUT_EDGE_R",12703],[5,"USER_SPEC",12703],[8,"CK_OUT_EDGE_W",12703],[8,"FWRITE_DIO_R",12703],[8,"FWRITE_DIO_W",12703],[8,"FWRITE_DUAL_R",12703],[8,"FWRITE_DUAL_W",12703],[8,"FWRITE_QIO_R",12703],[8,"FWRITE_QIO_W",12703],[8,"FWRITE_QUAD_R",12703],[8,"FWRITE_QUAD_W",12703],[8,"USR_ADDR_R",12703],[8,"USR_ADDR_W",12703],[8,"USR_COMMAND_R",12703],[8,"USR_COMMAND_W",12703],[8,"USR_DUMMY_R",12703],[8,"USR_DUMMY_W",12703],[8,"USR_DUMMY_IDLE_R",12703],[8,"USR_DUMMY_IDLE_W",12703],[8,"USR_MISO_R",12703],[8,"USR_MISO_W",12703],[8,"USR_MISO_HIGHPART_R",12703],[8,"USR_MISO_HIGHPART_W",12703],[8,"USR_MOSI_R",12703],[8,"USR_MOSI_W",12703],[8,"USR_MOSI_HIGHPART_R",12703],[8,"USR_MOSI_HIGHPART_W",12703],[8,"W",12766],[8,"R",12766],[8,"USR_ADDR_BITLEN_R",12766],[5,"USER1_SPEC",12766],[8,"USR_ADDR_BITLEN_W",12766],[8,"USR_DUMMY_CYCLELEN_R",12766],[8,"USR_DUMMY_CYCLELEN_W",12766],[8,"W",12785],[8,"R",12785],[8,"USR_COMMAND_BITLEN_R",12785],[5,"USER2_SPEC",12785],[8,"USR_COMMAND_BITLEN_W",12785],[8,"USR_COMMAND_VALUE_R",12785],[8,"USR_COMMAND_VALUE_W",12785],[8,"W",12804],[8,"R",12804],[8,"BUF0_R",12804],[5,"W0_SPEC",12804],[8,"BUF0_W",12804],[8,"W",12819],[8,"R",12819],[8,"BUF1_R",12819],[5,"W1_SPEC",12819],[8,"BUF1_W",12819],[8,"W",12834],[8,"R",12834],[8,"BUF10_R",12834],[5,"W10_SPEC",12834],[8,"BUF10_W",12834],[8,"W",12849],[8,"R",12849],[8,"BUF11_R",12849],[5,"W11_SPEC",12849],[8,"BUF11_W",12849],[8,"W",12864],[8,"R",12864],[8,"BUF12_R",12864],[5,"W12_SPEC",12864],[8,"BUF12_W",12864],[8,"W",12879],[8,"R",12879],[8,"BUF13_R",12879],[5,"W13_SPEC",12879],[8,"BUF13_W",12879],[8,"W",12894],[8,"R",12894],[8,"BUF14_R",12894],[5,"W14_SPEC",12894],[8,"BUF14_W",12894],[8,"W",12909],[8,"R",12909],[8,"BUF15_R",12909],[5,"W15_SPEC",12909],[8,"BUF15_W",12909],[8,"W",12924],[8,"R",12924],[8,"BUF2_R",12924],[5,"W2_SPEC",12924],[8,"BUF2_W",12924],[8,"W",12939],[8,"R",12939],[8,"BUF3_R",12939],[5,"W3_SPEC",12939],[8,"BUF3_W",12939],[8,"W",12954],[8,"R",12954],[8,"BUF4_R",12954],[5,"W4_SPEC",12954],[8,"BUF4_W",12954],[8,"W",12969],[8,"R",12969],[8,"BUF5_R",12969],[5,"W5_SPEC",12969],[8,"BUF5_W",12969],[8,"W",12984],[8,"R",12984],[8,"BUF6_R",12984],[5,"W6_SPEC",12984],[8,"BUF6_W",12984],[8,"W",12999],[8,"R",12999],[8,"BUF7_R",12999],[5,"W7_SPEC",12999],[8,"BUF7_W",12999],[8,"W",13014],[8,"R",13014],[8,"BUF8_R",13014],[5,"W8_SPEC",13014],[8,"BUF8_W",13014],[8,"W",13029],[8,"R",13029],[8,"BUF9_R",13029],[5,"W9_SPEC",13029],[8,"BUF9_W",13029],[8,"ADDR",13044],[8,"CLK_GATE",13044],[8,"CLOCK",13044],[8,"CMD",13044],[8,"CTRL",13044],[8,"DATE",13044],[8,"DIN_MODE",13044],[8,"DIN_NUM",13044],[8,"DMA_CONF",13044],[8,"DMA_INT_CLR",13044],[8,"DMA_INT_ENA",13044],[8,"DMA_INT_RAW",13044],[8,"DMA_INT_SET",13044],[8,"DMA_INT_ST",13044],[8,"DOUT_MODE",13044],[8,"MISC",13044],[8,"MS_DLEN",13044],[8,"SLAVE",13044],[8,"SLAVE1",13044],[8,"USER",13044],[8,"USER1",13044],[8,"USER2",13044],[8,"W0",13044],[8,"W1",13044],[8,"W10",13044],[8,"W11",13044],[8,"W12",13044],[8,"W13",13044],[8,"W14",13044],[8,"W15",13044],[8,"W2",13044],[8,"W3",13044],[8,"W4",13044],[8,"W5",13044],[8,"W6",13044],[8,"W7",13044],[8,"W8",13044],[8,"W9",13044],[8,"W",13166],[8,"R",13166],[8,"USR_ADDR_VALUE_R",13166],[5,"ADDR_SPEC",13166],[8,"USR_ADDR_VALUE_W",13166],[8,"W",13181],[8,"R",13181],[8,"CLK_EN_R",13181],[5,"CLK_GATE_SPEC",13181],[8,"CLK_EN_W",13181],[8,"MST_CLK_ACTIVE_R",13181],[8,"MST_CLK_ACTIVE_W",13181],[8,"MST_CLK_SEL_R",13181],[8,"MST_CLK_SEL_W",13181],[8,"W",13204],[8,"R",13204],[8,"CLK_EQU_SYSCLK_R",13204],[5,"CLOCK_SPEC",13204],[8,"CLK_EQU_SYSCLK_W",13204],[8,"CLKCNT_H_R",13204],[8,"CLKCNT_H_W",13204],[8,"CLKCNT_L_R",13204],[8,"CLKCNT_L_W",13204],[8,"CLKCNT_N_R",13204],[8,"CLKCNT_N_W",13204],[8,"CLKDIV_PRE_R",13204],[8,"CLKDIV_PRE_W",13204],[8,"W",13235],[8,"R",13235],[8,"CONF_BITLEN_R",13235],[5,"CMD_SPEC",13235],[8,"CONF_BITLEN_W",13235],[8,"UPDATE_R",13235],[8,"UPDATE_W",13235],[8,"USR_R",13235],[8,"USR_W",13235],[8,"W",13258],[8,"R",13258],[8,"D_POL_R",13258],[5,"CTRL_SPEC",13258],[8,"D_POL_W",13258],[8,"DUMMY_OUT_R",13258],[8,"DUMMY_OUT_W",13258],[8,"FADDR_DUAL_R",13258],[8,"FADDR_DUAL_W",13258],[8,"FADDR_OCT_R",13258],[8,"FADDR_QUAD_R",13258],[8,"FADDR_QUAD_W",13258],[8,"FCMD_DUAL_R",13258],[8,"FCMD_DUAL_W",13258],[8,"FCMD_OCT_R",13258],[8,"FCMD_QUAD_R",13258],[8,"FCMD_QUAD_W",13258],[8,"FREAD_DUAL_R",13258],[8,"FREAD_DUAL_W",13258],[8,"FREAD_OCT_R",13258],[8,"FREAD_QUAD_R",13258],[8,"FREAD_QUAD_W",13258],[8,"HOLD_POL_R",13258],[8,"HOLD_POL_W",13258],[8,"Q_POL_R",13258],[8,"Q_POL_W",13258],[8,"RD_BIT_ORDER_R",13258],[8,"RD_BIT_ORDER_W",13258],[8,"WP_POL_R",13258],[8,"WP_POL_W",13258],[8,"WR_BIT_ORDER_R",13258],[8,"WR_BIT_ORDER_W",13258],[8,"W",13327],[8,"R",13327],[8,"DATE_R",13327],[5,"DATE_SPEC",13327],[8,"DATE_W",13327],[8,"R",13342],[8,"DIN0_MODE_R",13342],[8,"DIN1_MODE_R",13342],[8,"DIN2_MODE_R",13342],[8,"DIN3_MODE_R",13342],[8,"DIN4_MODE_R",13342],[8,"DIN5_MODE_R",13342],[8,"DIN6_MODE_R",13342],[8,"DIN7_MODE_R",13342],[8,"TIMING_HCLK_ACTIVE_R",13342],[8,"R",13369],[8,"DIN0_NUM_R",13369],[8,"DIN1_NUM_R",13369],[8,"DIN2_NUM_R",13369],[8,"DIN3_NUM_R",13369],[8,"DIN4_NUM_R",13369],[8,"DIN5_NUM_R",13369],[8,"DIN6_NUM_R",13369],[8,"DIN7_NUM_R",13369],[8,"W",13394],[5,"DMA_CONF_SPEC",13394],[8,"BUF_AFIFO_RST_W",13394],[8,"DMA_AFIFO_RST_W",13394],[8,"R",13394],[8,"DMA_INFIFO_FULL_R",13394],[8,"DMA_OUTFIFO_EMPTY_R",13394],[8,"DMA_RX_ENA_R",13394],[8,"DMA_RX_ENA_W",13394],[8,"DMA_SLV_SEG_TRANS_EN_R",13394],[8,"DMA_SLV_SEG_TRANS_EN_W",13394],[8,"DMA_TX_ENA_R",13394],[8,"DMA_TX_ENA_W",13394],[8,"RX_AFIFO_RST_W",13394],[8,"RX_EOF_EN_R",13394],[8,"RX_EOF_EN_W",13394],[8,"SLV_RX_SEG_TRANS_CLR_EN_R",13394],[8,"SLV_RX_SEG_TRANS_CLR_EN_W",13394],[8,"SLV_TX_SEG_TRANS_CLR_EN_R",13394],[8,"SLV_TX_SEG_TRANS_CLR_EN_W",13394],[8,"W",13439],[5,"DMA_INT_CLR_SPEC",13439],[8,"APP1_INT_CLR_W",13439],[8,"APP2_INT_CLR_W",13439],[8,"DMA_INFIFO_FULL_ERR_INT_CLR_W",13439],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W",13439],[8,"DMA_SEG_TRANS_DONE_INT_CLR_W",13439],[8,"MST_RX_AFIFO_WFULL_ERR_INT_CLR_W",13439],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W",13439],[8,"SEG_MAGIC_ERR_INT_CLR_W",13439],[8,"SLV_BUF_ADDR_ERR_INT_CLR_W",13439],[8,"SLV_CMD7_INT_CLR_W",13439],[8,"SLV_CMD8_INT_CLR_W",13439],[8,"SLV_CMD9_INT_CLR_W",13439],[8,"SLV_CMD_ERR_INT_CLR_W",13439],[8,"SLV_CMDA_INT_CLR_W",13439],[8,"SLV_EN_QPI_INT_CLR_W",13439],[8,"SLV_EX_QPI_INT_CLR_W",13439],[8,"SLV_RD_BUF_DONE_INT_CLR_W",13439],[8,"SLV_RD_DMA_DONE_INT_CLR_W",13439],[8,"SLV_WR_BUF_DONE_INT_CLR_W",13439],[8,"SLV_WR_DMA_DONE_INT_CLR_W",13439],[8,"TRANS_DONE_INT_CLR_W",13439],[8,"R",13491],[8,"APP1_INT_ENA_R",13491],[8,"W",13491],[5,"DMA_INT_ENA_SPEC",13491],[8,"APP1_INT_ENA_W",13491],[8,"APP2_INT_ENA_R",13491],[8,"APP2_INT_ENA_W",13491],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_R",13491],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_W",13491],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R",13491],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W",13491],[8,"DMA_SEG_TRANS_DONE_INT_ENA_R",13491],[8,"DMA_SEG_TRANS_DONE_INT_ENA_W",13491],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_R",13491],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_W",13491],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R",13491],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W",13491],[8,"SEG_MAGIC_ERR_INT_ENA_R",13491],[8,"SEG_MAGIC_ERR_INT_ENA_W",13491],[8,"SLV_BUF_ADDR_ERR_INT_ENA_R",13491],[8,"SLV_BUF_ADDR_ERR_INT_ENA_W",13491],[8,"SLV_CMD7_INT_ENA_R",13491],[8,"SLV_CMD7_INT_ENA_W",13491],[8,"SLV_CMD8_INT_ENA_R",13491],[8,"SLV_CMD8_INT_ENA_W",13491],[8,"SLV_CMD9_INT_ENA_R",13491],[8,"SLV_CMD9_INT_ENA_W",13491],[8,"SLV_CMD_ERR_INT_ENA_R",13491],[8,"SLV_CMD_ERR_INT_ENA_W",13491],[8,"SLV_CMDA_INT_ENA_R",13491],[8,"SLV_CMDA_INT_ENA_W",13491],[8,"SLV_EN_QPI_INT_ENA_R",13491],[8,"SLV_EN_QPI_INT_ENA_W",13491],[8,"SLV_EX_QPI_INT_ENA_R",13491],[8,"SLV_EX_QPI_INT_ENA_W",13491],[8,"SLV_RD_BUF_DONE_INT_ENA_R",13491],[8,"SLV_RD_BUF_DONE_INT_ENA_W",13491],[8,"SLV_RD_DMA_DONE_INT_ENA_R",13491],[8,"SLV_RD_DMA_DONE_INT_ENA_W",13491],[8,"SLV_WR_BUF_DONE_INT_ENA_R",13491],[8,"SLV_WR_BUF_DONE_INT_ENA_W",13491],[8,"SLV_WR_DMA_DONE_INT_ENA_R",13491],[8,"SLV_WR_DMA_DONE_INT_ENA_W",13491],[8,"TRANS_DONE_INT_ENA_R",13491],[8,"TRANS_DONE_INT_ENA_W",13491],[8,"R",13586],[8,"APP1_INT_RAW_R",13586],[8,"W",13586],[5,"DMA_INT_RAW_SPEC",13586],[8,"APP1_INT_RAW_W",13586],[8,"APP2_INT_RAW_R",13586],[8,"APP2_INT_RAW_W",13586],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_R",13586],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_W",13586],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R",13586],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W",13586],[8,"DMA_SEG_TRANS_DONE_INT_RAW_R",13586],[8,"DMA_SEG_TRANS_DONE_INT_RAW_W",13586],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_R",13586],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_W",13586],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R",13586],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W",13586],[8,"SEG_MAGIC_ERR_INT_RAW_R",13586],[8,"SEG_MAGIC_ERR_INT_RAW_W",13586],[8,"SLV_BUF_ADDR_ERR_INT_RAW_R",13586],[8,"SLV_BUF_ADDR_ERR_INT_RAW_W",13586],[8,"SLV_CMD7_INT_RAW_R",13586],[8,"SLV_CMD7_INT_RAW_W",13586],[8,"SLV_CMD8_INT_RAW_R",13586],[8,"SLV_CMD8_INT_RAW_W",13586],[8,"SLV_CMD9_INT_RAW_R",13586],[8,"SLV_CMD9_INT_RAW_W",13586],[8,"SLV_CMD_ERR_INT_RAW_R",13586],[8,"SLV_CMD_ERR_INT_RAW_W",13586],[8,"SLV_CMDA_INT_RAW_R",13586],[8,"SLV_CMDA_INT_RAW_W",13586],[8,"SLV_EN_QPI_INT_RAW_R",13586],[8,"SLV_EN_QPI_INT_RAW_W",13586],[8,"SLV_EX_QPI_INT_RAW_R",13586],[8,"SLV_EX_QPI_INT_RAW_W",13586],[8,"SLV_RD_BUF_DONE_INT_RAW_R",13586],[8,"SLV_RD_BUF_DONE_INT_RAW_W",13586],[8,"SLV_RD_DMA_DONE_INT_RAW_R",13586],[8,"SLV_RD_DMA_DONE_INT_RAW_W",13586],[8,"SLV_WR_BUF_DONE_INT_RAW_R",13586],[8,"SLV_WR_BUF_DONE_INT_RAW_W",13586],[8,"SLV_WR_DMA_DONE_INT_RAW_R",13586],[8,"SLV_WR_DMA_DONE_INT_RAW_W",13586],[8,"TRANS_DONE_INT_RAW_R",13586],[8,"TRANS_DONE_INT_RAW_W",13586],[8,"W",13681],[5,"DMA_INT_SET_SPEC",13681],[8,"APP1_INT_SET_W",13681],[8,"APP2_INT_SET_W",13681],[8,"DMA_INFIFO_FULL_ERR_INT_SET_W",13681],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_SET_W",13681],[8,"DMA_SEG_TRANS_DONE_INT_SET_W",13681],[8,"MST_RX_AFIFO_WFULL_ERR_INT_SET_W",13681],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_SET_W",13681],[8,"SEG_MAGIC_ERR_INT_SET_W",13681],[8,"SLV_BUF_ADDR_ERR_INT_SET_W",13681],[8,"SLV_CMD7_INT_SET_W",13681],[8,"SLV_CMD8_INT_SET_W",13681],[8,"SLV_CMD9_INT_SET_W",13681],[8,"SLV_CMD_ERR_INT_SET_W",13681],[8,"SLV_CMDA_INT_SET_W",13681],[8,"SLV_EN_QPI_INT_SET_W",13681],[8,"SLV_EX_QPI_INT_SET_W",13681],[8,"SLV_RD_BUF_DONE_INT_SET_W",13681],[8,"SLV_RD_DMA_DONE_INT_SET_W",13681],[8,"SLV_WR_BUF_DONE_INT_SET_W",13681],[8,"SLV_WR_DMA_DONE_INT_SET_W",13681],[8,"TRANS_DONE_INT_SET_W",13681],[8,"R",13733],[8,"APP1_INT_ST_R",13733],[8,"APP2_INT_ST_R",13733],[8,"DMA_INFIFO_FULL_ERR_INT_ST_R",13733],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ST_R",13733],[8,"DMA_SEG_TRANS_DONE_INT_ST_R",13733],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ST_R",13733],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ST_R",13733],[8,"SEG_MAGIC_ERR_INT_ST_R",13733],[8,"SLV_BUF_ADDR_ERR_INT_ST_R",13733],[8,"SLV_CMD7_INT_ST_R",13733],[8,"SLV_CMD8_INT_ST_R",13733],[8,"SLV_CMD9_INT_ST_R",13733],[8,"SLV_CMD_ERR_INT_ST_R",13733],[8,"SLV_CMDA_INT_ST_R",13733],[8,"SLV_EN_QPI_INT_ST_R",13733],[8,"SLV_EX_QPI_INT_ST_R",13733],[8,"SLV_RD_BUF_DONE_INT_ST_R",13733],[8,"SLV_RD_DMA_DONE_INT_ST_R",13733],[8,"SLV_WR_BUF_DONE_INT_ST_R",13733],[8,"SLV_WR_DMA_DONE_INT_ST_R",13733],[8,"TRANS_DONE_INT_ST_R",13733],[8,"R",13784],[8,"D_DQS_MODE_R",13784],[8,"DOUT0_MODE_R",13784],[8,"DOUT1_MODE_R",13784],[8,"DOUT2_MODE_R",13784],[8,"DOUT3_MODE_R",13784],[8,"DOUT4_MODE_R",13784],[8,"DOUT5_MODE_R",13784],[8,"DOUT6_MODE_R",13784],[8,"DOUT7_MODE_R",13784],[8,"R",13811],[8,"ADDR_DTR_EN_R",13811],[8,"W",13811],[8,"CK_DIS_R",13811],[5,"MISC_SPEC",13811],[8,"CK_DIS_W",13811],[8,"CK_IDLE_EDGE_R",13811],[8,"CK_IDLE_EDGE_W",13811],[8,"CLK_DATA_DTR_EN_R",13811],[8,"CMD_DTR_EN_R",13811],[8,"CS0_DIS_R",13811],[8,"CS0_DIS_W",13811],[8,"CS1_DIS_R",13811],[8,"CS1_DIS_W",13811],[8,"CS2_DIS_R",13811],[8,"CS2_DIS_W",13811],[8,"CS3_DIS_R",13811],[8,"CS3_DIS_W",13811],[8,"CS4_DIS_R",13811],[8,"CS4_DIS_W",13811],[8,"CS5_DIS_R",13811],[8,"CS5_DIS_W",13811],[8,"CS_KEEP_ACTIVE_R",13811],[8,"CS_KEEP_ACTIVE_W",13811],[8,"DATA_DTR_EN_R",13811],[8,"DQS_IDLE_EDGE_R",13811],[8,"MASTER_CS_POL_R",13811],[8,"MASTER_CS_POL_W",13811],[8,"QUAD_DIN_PIN_SWAP_R",13811],[8,"QUAD_DIN_PIN_SWAP_W",13811],[8,"SLAVE_CS_POL_R",13811],[8,"SLAVE_CS_POL_W",13811],[8,"W",13880],[8,"R",13880],[8,"MS_DATA_BITLEN_R",13880],[5,"MS_DLEN_SPEC",13880],[8,"MS_DATA_BITLEN_W",13880],[8,"W",13895],[8,"R",13895],[8,"CLK_MODE_R",13895],[5,"SLAVE_SPEC",13895],[8,"CLK_MODE_W",13895],[8,"CLK_MODE_13_R",13895],[8,"CLK_MODE_13_W",13895],[8,"DMA_SEG_MAGIC_VALUE_R",13895],[8,"DMA_SEG_MAGIC_VALUE_W",13895],[8,"MODE_R",13895],[8,"MODE_W",13895],[8,"RSCK_DATA_OUT_R",13895],[8,"RSCK_DATA_OUT_W",13895],[8,"SLV_RDBUF_BITLEN_EN_R",13895],[8,"SLV_RDBUF_BITLEN_EN_W",13895],[8,"SLV_RDDMA_BITLEN_EN_R",13895],[8,"SLV_RDDMA_BITLEN_EN_W",13895],[8,"SLV_WRBUF_BITLEN_EN_R",13895],[8,"SLV_WRBUF_BITLEN_EN_W",13895],[8,"SLV_WRDMA_BITLEN_EN_R",13895],[8,"SLV_WRDMA_BITLEN_EN_W",13895],[8,"SOFT_RESET_W",13895],[8,"USR_CONF_R",13895],[8,"USR_CONF_W",13895],[8,"W",13948],[8,"R",13948],[8,"SLV_DATA_BITLEN_R",13948],[5,"SLAVE1_SPEC",13948],[8,"SLV_DATA_BITLEN_W",13948],[8,"SLV_LAST_ADDR_R",13948],[8,"SLV_LAST_ADDR_W",13948],[8,"SLV_LAST_COMMAND_R",13948],[8,"SLV_LAST_COMMAND_W",13948],[8,"W",13971],[8,"R",13971],[8,"CK_OUT_EDGE_R",13971],[5,"USER_SPEC",13971],[8,"CK_OUT_EDGE_W",13971],[8,"CS_HOLD_R",13971],[8,"CS_HOLD_W",13971],[8,"CS_SETUP_R",13971],[8,"CS_SETUP_W",13971],[8,"DOUTDIN_R",13971],[8,"DOUTDIN_W",13971],[8,"FWRITE_DUAL_R",13971],[8,"FWRITE_DUAL_W",13971],[8,"FWRITE_OCT_R",13971],[8,"FWRITE_QUAD_R",13971],[8,"FWRITE_QUAD_W",13971],[8,"OPI_MODE_R",13971],[8,"QPI_MODE_R",13971],[8,"QPI_MODE_W",13971],[8,"RSCK_I_EDGE_R",13971],[8,"RSCK_I_EDGE_W",13971],[8,"SIO_R",13971],[8,"SIO_W",13971],[8,"TSCK_I_EDGE_R",13971],[8,"TSCK_I_EDGE_W",13971],[8,"USR_ADDR_R",13971],[8,"USR_ADDR_W",13971],[8,"USR_COMMAND_R",13971],[8,"USR_COMMAND_W",13971],[8,"USR_CONF_NXT_R",13971],[8,"USR_CONF_NXT_W",13971],[8,"USR_DUMMY_R",13971],[8,"USR_DUMMY_W",13971],[8,"USR_DUMMY_IDLE_R",13971],[8,"USR_DUMMY_IDLE_W",13971],[8,"USR_MISO_R",13971],[8,"USR_MISO_W",13971],[8,"USR_MISO_HIGHPART_R",13971],[8,"USR_MISO_HIGHPART_W",13971],[8,"USR_MOSI_R",13971],[8,"USR_MOSI_W",13971],[8,"USR_MOSI_HIGHPART_R",13971],[8,"USR_MOSI_HIGHPART_W",13971],[8,"W",14062],[8,"R",14062],[8,"CS_HOLD_TIME_R",14062],[5,"USER1_SPEC",14062],[8,"CS_HOLD_TIME_W",14062],[8,"CS_SETUP_TIME_R",14062],[8,"CS_SETUP_TIME_W",14062],[8,"MST_WFULL_ERR_END_EN_R",14062],[8,"MST_WFULL_ERR_END_EN_W",14062],[8,"USR_ADDR_BITLEN_R",14062],[8,"USR_ADDR_BITLEN_W",14062],[8,"USR_DUMMY_CYCLELEN_R",14062],[8,"USR_DUMMY_CYCLELEN_W",14062],[8,"W",14093],[8,"R",14093],[8,"MST_REMPTY_ERR_END_EN_R",14093],[5,"USER2_SPEC",14093],[8,"MST_REMPTY_ERR_END_EN_W",14093],[8,"USR_COMMAND_BITLEN_R",14093],[8,"USR_COMMAND_BITLEN_W",14093],[8,"USR_COMMAND_VALUE_R",14093],[8,"USR_COMMAND_VALUE_W",14093],[8,"W",14116],[8,"R",14116],[8,"BUF0_R",14116],[5,"W0_SPEC",14116],[8,"BUF0_W",14116],[8,"W",14131],[8,"R",14131],[8,"BUF1_R",14131],[5,"W1_SPEC",14131],[8,"BUF1_W",14131],[8,"W",14146],[8,"R",14146],[8,"BUF10_R",14146],[5,"W10_SPEC",14146],[8,"BUF10_W",14146],[8,"W",14161],[8,"R",14161],[8,"BUF11_R",14161],[5,"W11_SPEC",14161],[8,"BUF11_W",14161],[8,"W",14176],[8,"R",14176],[8,"BUF12_R",14176],[5,"W12_SPEC",14176],[8,"BUF12_W",14176],[8,"W",14191],[8,"R",14191],[8,"BUF13_R",14191],[5,"W13_SPEC",14191],[8,"BUF13_W",14191],[8,"W",14206],[8,"R",14206],[8,"BUF14_R",14206],[5,"W14_SPEC",14206],[8,"BUF14_W",14206],[8,"W",14221],[8,"R",14221],[8,"BUF15_R",14221],[5,"W15_SPEC",14221],[8,"BUF15_W",14221],[8,"W",14236],[8,"R",14236],[8,"BUF2_R",14236],[5,"W2_SPEC",14236],[8,"BUF2_W",14236],[8,"W",14251],[8,"R",14251],[8,"BUF3_R",14251],[5,"W3_SPEC",14251],[8,"BUF3_W",14251],[8,"W",14266],[8,"R",14266],[8,"BUF4_R",14266],[5,"W4_SPEC",14266],[8,"BUF4_W",14266],[8,"W",14281],[8,"R",14281],[8,"BUF5_R",14281],[5,"W5_SPEC",14281],[8,"BUF5_W",14281],[8,"W",14296],[8,"R",14296],[8,"BUF6_R",14296],[5,"W6_SPEC",14296],[8,"BUF6_W",14296],[8,"W",14311],[8,"R",14311],[8,"BUF7_R",14311],[5,"W7_SPEC",14311],[8,"BUF7_W",14311],[8,"W",14326],[8,"R",14326],[8,"BUF8_R",14326],[5,"W8_SPEC",14326],[8,"BUF8_W",14326],[8,"W",14341],[8,"R",14341],[8,"BUF9_R",14341],[5,"W9_SPEC",14341],[8,"BUF9_W",14341],[8,"BT_LPCK_DIV_FRAC",14356],[8,"BT_LPCK_DIV_INT",14356],[8,"CACHE_CONTROL",14356],[8,"CLOCK_GATE",14356],[8,"COMB_PVT_ERR_HVT_SITE0",14356],[8,"COMB_PVT_ERR_HVT_SITE1",14356],[8,"COMB_PVT_ERR_HVT_SITE2",14356],[8,"COMB_PVT_ERR_HVT_SITE3",14356],[8,"COMB_PVT_ERR_LVT_SITE0",14356],[8,"COMB_PVT_ERR_LVT_SITE1",14356],[8,"COMB_PVT_ERR_LVT_SITE2",14356],[8,"COMB_PVT_ERR_LVT_SITE3",14356],[8,"COMB_PVT_ERR_NVT_SITE0",14356],[8,"COMB_PVT_ERR_NVT_SITE1",14356],[8,"COMB_PVT_ERR_NVT_SITE2",14356],[8,"COMB_PVT_ERR_NVT_SITE3",14356],[8,"COMB_PVT_HVT_CONF",14356],[8,"COMB_PVT_LVT_CONF",14356],[8,"COMB_PVT_NVT_CONF",14356],[8,"CPU_INTR_FROM_CPU_0",14356],[8,"CPU_INTR_FROM_CPU_1",14356],[8,"CPU_INTR_FROM_CPU_2",14356],[8,"CPU_INTR_FROM_CPU_3",14356],[8,"CPU_PER_CONF",14356],[8,"CPU_PERI_CLK_EN",14356],[8,"CPU_PERI_RST_EN",14356],[8,"EDMA_CTRL",14356],[8,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL",14356],[8,"MEM_PD_MASK",14356],[8,"MEM_PVT",14356],[8,"PERIP_CLK_EN0",14356],[8,"PERIP_CLK_EN1",14356],[8,"PERIP_RST_EN0",14356],[8,"PERIP_RST_EN1",14356],[8,"REDUNDANT_ECO_CTRL",14356],[8,"REG_DATE",14356],[8,"RSA_PD_CTRL",14356],[8,"RTC_FASTMEM_CONFIG",14356],[8,"RTC_FASTMEM_CRC",14356],[8,"SYSCLK_CONF",14356],[8,"W",14484],[8,"R",14484],[8,"BT_LPCK_DIV_A_R",14484],[5,"BT_LPCK_DIV_FRAC_SPEC",14484],[8,"BT_LPCK_DIV_A_W",14484],[8,"BT_LPCK_DIV_B_R",14484],[8,"BT_LPCK_DIV_B_W",14484],[8,"LPCLK_RTC_EN_R",14484],[8,"LPCLK_RTC_EN_W",14484],[8,"LPCLK_SEL_8M_R",14484],[8,"LPCLK_SEL_8M_W",14484],[8,"LPCLK_SEL_RTC_SLOW_R",14484],[8,"LPCLK_SEL_RTC_SLOW_W",14484],[8,"LPCLK_SEL_XTAL_R",14484],[8,"LPCLK_SEL_XTAL_W",14484],[8,"LPCLK_SEL_XTAL32K_R",14484],[8,"LPCLK_SEL_XTAL32K_W",14484],[8,"W",14523],[8,"R",14523],[8,"BT_LPCK_DIV_NUM_R",14523],[5,"BT_LPCK_DIV_INT_SPEC",14523],[8,"BT_LPCK_DIV_NUM_W",14523],[8,"W",14538],[8,"R",14538],[8,"DCACHE_CLK_ON_R",14538],[5,"CACHE_CONTROL_SPEC",14538],[8,"DCACHE_CLK_ON_W",14538],[8,"DCACHE_RESET_R",14538],[8,"DCACHE_RESET_W",14538],[8,"ICACHE_CLK_ON_R",14538],[8,"ICACHE_CLK_ON_W",14538],[8,"ICACHE_RESET_R",14538],[8,"ICACHE_RESET_W",14538],[8,"W",14565],[8,"R",14565],[8,"CLK_EN_R",14565],[5,"CLOCK_GATE_SPEC",14565],[8,"CLK_EN_W",14565],[8,"R",14580],[8,"COMB_TIMING_ERR_CNT_HVT_SITE0_R",14580],[8,"R",14591],[8,"COMB_TIMING_ERR_CNT_HVT_SITE1_R",14591],[8,"R",14602],[8,"COMB_TIMING_ERR_CNT_HVT_SITE2_R",14602],[8,"R",14613],[8,"COMB_TIMING_ERR_CNT_HVT_SITE3_R",14613],[8,"R",14624],[8,"COMB_TIMING_ERR_CNT_LVT_SITE0_R",14624],[8,"R",14635],[8,"COMB_TIMING_ERR_CNT_LVT_SITE1_R",14635],[8,"R",14646],[8,"COMB_TIMING_ERR_CNT_LVT_SITE2_R",14646],[8,"R",14657],[8,"COMB_TIMING_ERR_CNT_LVT_SITE3_R",14657],[8,"R",14668],[8,"COMB_TIMING_ERR_CNT_NVT_SITE0_R",14668],[8,"R",14679],[8,"COMB_TIMING_ERR_CNT_NVT_SITE1_R",14679],[8,"R",14690],[8,"COMB_TIMING_ERR_CNT_NVT_SITE2_R",14690],[8,"R",14701],[8,"COMB_TIMING_ERR_CNT_NVT_SITE3_R",14701],[8,"W",14712],[5,"COMB_PVT_HVT_CONF_SPEC",14712],[8,"COMB_ERR_CNT_CLR_HVT_W",14712],[8,"R",14712],[8,"COMB_PATH_LEN_HVT_R",14712],[8,"COMB_PATH_LEN_HVT_W",14712],[8,"COMB_PVT_MONITOR_EN_HVT_R",14712],[8,"COMB_PVT_MONITOR_EN_HVT_W",14712],[8,"W",14733],[5,"COMB_PVT_LVT_CONF_SPEC",14733],[8,"COMB_ERR_CNT_CLR_LVT_W",14733],[8,"R",14733],[8,"COMB_PATH_LEN_LVT_R",14733],[8,"COMB_PATH_LEN_LVT_W",14733],[8,"COMB_PVT_MONITOR_EN_LVT_R",14733],[8,"COMB_PVT_MONITOR_EN_LVT_W",14733],[8,"W",14754],[5,"COMB_PVT_NVT_CONF_SPEC",14754],[8,"COMB_ERR_CNT_CLR_NVT_W",14754],[8,"R",14754],[8,"COMB_PATH_LEN_NVT_R",14754],[8,"COMB_PATH_LEN_NVT_W",14754],[8,"COMB_PVT_MONITOR_EN_NVT_R",14754],[8,"COMB_PVT_MONITOR_EN_NVT_W",14754],[8,"W",14775],[8,"R",14775],[8,"CPU_INTR_FROM_CPU_0_R",14775],[5,"CPU_INTR_FROM_CPU_0_SPEC",14775],[8,"CPU_INTR_FROM_CPU_0_W",14775],[8,"W",14790],[8,"R",14790],[8,"CPU_INTR_FROM_CPU_1_R",14790],[5,"CPU_INTR_FROM_CPU_1_SPEC",14790],[8,"CPU_INTR_FROM_CPU_1_W",14790],[8,"W",14805],[8,"R",14805],[8,"CPU_INTR_FROM_CPU_2_R",14805],[5,"CPU_INTR_FROM_CPU_2_SPEC",14805],[8,"CPU_INTR_FROM_CPU_2_W",14805],[8,"W",14820],[8,"R",14820],[8,"CPU_INTR_FROM_CPU_3_R",14820],[5,"CPU_INTR_FROM_CPU_3_SPEC",14820],[8,"CPU_INTR_FROM_CPU_3_W",14820],[8,"W",14835],[8,"R",14835],[8,"CPU_WAIT_MODE_FORCE_ON_R",14835],[5,"CPU_PER_CONF_SPEC",14835],[8,"CPU_WAIT_MODE_FORCE_ON_W",14835],[8,"CPU_WAITI_DELAY_NUM_R",14835],[8,"CPU_WAITI_DELAY_NUM_W",14835],[8,"CPUPERIOD_SEL_R",14835],[8,"CPUPERIOD_SEL_W",14835],[8,"PLL_FREQ_SEL_R",14835],[8,"PLL_FREQ_SEL_W",14835],[8,"W",14862],[8,"R",14862],[8,"CLK_EN_ASSIST_DEBUG_R",14862],[5,"CPU_PERI_CLK_EN_SPEC",14862],[8,"CLK_EN_ASSIST_DEBUG_W",14862],[8,"CLK_EN_DEDICATED_GPIO_R",14862],[8,"CLK_EN_DEDICATED_GPIO_W",14862],[8,"W",14881],[8,"R",14881],[8,"RST_EN_ASSIST_DEBUG_R",14881],[5,"CPU_PERI_RST_EN_SPEC",14881],[8,"RST_EN_ASSIST_DEBUG_W",14881],[8,"RST_EN_DEDICATED_GPIO_R",14881],[8,"RST_EN_DEDICATED_GPIO_W",14881],[8,"W",14900],[8,"R",14900],[8,"EDMA_CLK_ON_R",14900],[5,"EDMA_CTRL_SPEC",14900],[8,"EDMA_CLK_ON_W",14900],[8,"EDMA_RESET_R",14900],[8,"EDMA_RESET_W",14900],[8,"W",14919],[8,"R",14919],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_R",14919],[5,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC",14919],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_W",14919],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_R",14919],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_W",14919],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R",14919],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W",14919],[8,"ENABLE_SPI_MANUAL_ENCRYPT_R",14919],[8,"ENABLE_SPI_MANUAL_ENCRYPT_W",14919],[8,"W",14946],[8,"R",14946],[8,"LSLP_MEM_PD_MASK_R",14946],[5,"MEM_PD_MASK_SPEC",14946],[8,"LSLP_MEM_PD_MASK_W",14946],[8,"W",14961],[5,"MEM_PVT_SPEC",14961],[8,"MEM_ERR_CNT_CLR_W",14961],[8,"R",14961],[8,"MEM_PATH_LEN_R",14961],[8,"MEM_PATH_LEN_W",14961],[8,"MEM_TIMING_ERR_CNT_R",14961],[8,"MEM_VT_SEL_R",14961],[8,"MEM_VT_SEL_W",14961],[8,"MONITOR_EN_R",14961],[8,"MONITOR_EN_W",14961],[8,"R",14988],[8,"ADC2_ARB_CLK_EN_R",14988],[8,"W",14988],[5,"PERIP_CLK_EN0_SPEC",14988],[8,"ADC2_ARB_CLK_EN_W",14988],[8,"APB_SARADC_CLK_EN_R",14988],[8,"APB_SARADC_CLK_EN_W",14988],[8,"I2C_EXT0_CLK_EN_R",14988],[8,"I2C_EXT0_CLK_EN_W",14988],[8,"LEDC_CLK_EN_R",14988],[8,"LEDC_CLK_EN_W",14988],[8,"SPI01_CLK_EN_R",14988],[8,"SPI01_CLK_EN_W",14988],[8,"SPI2_CLK_EN_R",14988],[8,"SPI2_CLK_EN_W",14988],[8,"SYSTIMER_CLK_EN_R",14988],[8,"SYSTIMER_CLK_EN_W",14988],[8,"TIMERGROUP_CLK_EN_R",14988],[8,"TIMERGROUP_CLK_EN_W",14988],[8,"UART1_CLK_EN_R",14988],[8,"UART1_CLK_EN_W",14988],[8,"UART_CLK_EN_R",14988],[8,"UART_CLK_EN_W",14988],[8,"UART_MEM_CLK_EN_R",14988],[8,"UART_MEM_CLK_EN_W",14988],[8,"W",15043],[8,"R",15043],[8,"CRYPTO_ECC_CLK_EN_R",15043],[5,"PERIP_CLK_EN1_SPEC",15043],[8,"CRYPTO_ECC_CLK_EN_W",15043],[8,"CRYPTO_SHA_CLK_EN_R",15043],[8,"CRYPTO_SHA_CLK_EN_W",15043],[8,"DMA_CLK_EN_R",15043],[8,"DMA_CLK_EN_W",15043],[8,"TSENS_CLK_EN_R",15043],[8,"TSENS_CLK_EN_W",15043],[8,"R",15070],[8,"ADC2_ARB_RST_R",15070],[8,"W",15070],[5,"PERIP_RST_EN0_SPEC",15070],[8,"ADC2_ARB_RST_W",15070],[8,"APB_SARADC_RST_R",15070],[8,"APB_SARADC_RST_W",15070],[8,"I2C_EXT0_RST_R",15070],[8,"I2C_EXT0_RST_W",15070],[8,"LEDC_RST_R",15070],[8,"LEDC_RST_W",15070],[8,"SPI01_RST_R",15070],[8,"SPI01_RST_W",15070],[8,"SPI2_RST_R",15070],[8,"SPI2_RST_W",15070],[8,"SYSTIMER_RST_R",15070],[8,"SYSTIMER_RST_W",15070],[8,"TIMERGROUP_RST_R",15070],[8,"TIMERGROUP_RST_W",15070],[8,"UART1_RST_R",15070],[8,"UART1_RST_W",15070],[8,"UART_MEM_RST_R",15070],[8,"UART_MEM_RST_W",15070],[8,"UART_RST_R",15070],[8,"UART_RST_W",15070],[8,"W",15125],[8,"R",15125],[8,"CRYPTO_ECC_RST_R",15125],[5,"PERIP_RST_EN1_SPEC",15125],[8,"CRYPTO_ECC_RST_W",15125],[8,"CRYPTO_SHA_RST_R",15125],[8,"CRYPTO_SHA_RST_W",15125],[8,"DMA_RST_R",15125],[8,"DMA_RST_W",15125],[8,"TSENS_RST_R",15125],[8,"TSENS_RST_W",15125],[8,"W",15152],[8,"R",15152],[8,"REDUNDANT_ECO_DRIVE_R",15152],[5,"REDUNDANT_ECO_CTRL_SPEC",15152],[8,"REDUNDANT_ECO_DRIVE_W",15152],[8,"REDUNDANT_ECO_RESULT_R",15152],[8,"W",15169],[8,"R",15169],[8,"SYSTEM_REG_DATE_R",15169],[5,"REG_DATE_SPEC",15169],[8,"SYSTEM_REG_DATE_W",15169],[8,"W",15184],[8,"R",15184],[8,"RSA_MEM_FORCE_PD_R",15184],[5,"RSA_PD_CTRL_SPEC",15184],[8,"RSA_MEM_FORCE_PD_W",15184],[8,"RSA_MEM_FORCE_PU_R",15184],[8,"RSA_MEM_FORCE_PU_W",15184],[8,"RSA_MEM_PD_R",15184],[8,"RSA_MEM_PD_W",15184],[8,"W",15207],[8,"R",15207],[8,"RTC_MEM_CRC_ADDR_R",15207],[5,"RTC_FASTMEM_CONFIG_SPEC",15207],[8,"RTC_MEM_CRC_ADDR_W",15207],[8,"RTC_MEM_CRC_FINISH_R",15207],[8,"RTC_MEM_CRC_LEN_R",15207],[8,"RTC_MEM_CRC_LEN_W",15207],[8,"RTC_MEM_CRC_START_R",15207],[8,"RTC_MEM_CRC_START_W",15207],[8,"R",15232],[8,"RTC_MEM_CRC_RES_R",15232],[8,"W",15243],[8,"R",15243],[8,"CLK_DIV_EN_R",15243],[8,"CLK_XTAL_FREQ_R",15243],[8,"PRE_DIV_CNT_R",15243],[5,"SYSCLK_CONF_SPEC",15243],[8,"PRE_DIV_CNT_W",15243],[8,"SOC_CLK_SEL_R",15243],[8,"SOC_CLK_SEL_W",15243],[8,"COMP0_LOAD",15266],[8,"COMP1_LOAD",15266],[8,"COMP2_LOAD",15266],[8,"CONF",15266],[8,"DATE",15266],[8,"INT_CLR",15266],[8,"INT_ENA",15266],[8,"INT_RAW",15266],[8,"INT_ST",15266],[8,"TARGET0_CONF",15266],[8,"TARGET0_HI",15266],[8,"TARGET0_LO",15266],[8,"TARGET1_CONF",15266],[8,"TARGET1_HI",15266],[8,"TARGET1_LO",15266],[8,"TARGET2_CONF",15266],[8,"TARGET2_HI",15266],[8,"TARGET2_LO",15266],[8,"UNIT0_LOAD",15266],[8,"UNIT0_LOAD_HI",15266],[8,"UNIT0_LOAD_LO",15266],[8,"UNIT0_OP",15266],[8,"UNIT0_VALUE_HI",15266],[8,"UNIT0_VALUE_LO",15266],[8,"UNIT1_LOAD",15266],[8,"UNIT1_LOAD_HI",15266],[8,"UNIT1_LOAD_LO",15266],[8,"UNIT1_OP",15266],[8,"UNIT1_VALUE_HI",15266],[8,"UNIT1_VALUE_LO",15266],[8,"W",15364],[5,"COMP0_LOAD_SPEC",15364],[8,"TIMER_COMP0_LOAD_W",15364],[8,"W",15376],[5,"COMP1_LOAD_SPEC",15376],[8,"TIMER_COMP1_LOAD_W",15376],[8,"W",15388],[5,"COMP2_LOAD_SPEC",15388],[8,"TIMER_COMP2_LOAD_W",15388],[8,"W",15400],[8,"R",15400],[8,"CLK_EN_R",15400],[5,"CONF_SPEC",15400],[8,"CLK_EN_W",15400],[8,"SYSTIMER_CLK_FO_R",15400],[8,"SYSTIMER_CLK_FO_W",15400],[8,"TARGET0_WORK_EN_R",15400],[8,"TARGET0_WORK_EN_W",15400],[8,"TARGET1_WORK_EN_R",15400],[8,"TARGET1_WORK_EN_W",15400],[8,"TARGET2_WORK_EN_R",15400],[8,"TARGET2_WORK_EN_W",15400],[8,"TIMER_UNIT0_CORE0_STALL_EN_R",15400],[8,"TIMER_UNIT0_CORE0_STALL_EN_W",15400],[8,"TIMER_UNIT0_CORE1_STALL_EN_R",15400],[8,"TIMER_UNIT0_CORE1_STALL_EN_W",15400],[8,"TIMER_UNIT0_WORK_EN_R",15400],[8,"TIMER_UNIT0_WORK_EN_W",15400],[8,"TIMER_UNIT1_CORE0_STALL_EN_R",15400],[8,"TIMER_UNIT1_CORE0_STALL_EN_W",15400],[8,"TIMER_UNIT1_CORE1_STALL_EN_R",15400],[8,"TIMER_UNIT1_CORE1_STALL_EN_W",15400],[8,"TIMER_UNIT1_WORK_EN_R",15400],[8,"TIMER_UNIT1_WORK_EN_W",15400],[8,"W",15455],[8,"R",15455],[8,"DATE_R",15455],[5,"DATE_SPEC",15455],[8,"DATE_W",15455],[8,"W",15470],[5,"INT_CLR_SPEC",15470],[8,"TARGET0_INT_CLR_W",15470],[8,"TARGET1_INT_CLR_W",15470],[8,"TARGET2_INT_CLR_W",15470],[8,"W",15486],[8,"R",15486],[8,"TARGET0_INT_ENA_R",15486],[5,"INT_ENA_SPEC",15486],[8,"TARGET0_INT_ENA_W",15486],[8,"TARGET1_INT_ENA_R",15486],[8,"TARGET1_INT_ENA_W",15486],[8,"TARGET2_INT_ENA_R",15486],[8,"TARGET2_INT_ENA_W",15486],[8,"W",15509],[8,"R",15509],[8,"TARGET0_INT_RAW_R",15509],[5,"INT_RAW_SPEC",15509],[8,"TARGET0_INT_RAW_W",15509],[8,"TARGET1_INT_RAW_R",15509],[8,"TARGET1_INT_RAW_W",15509],[8,"TARGET2_INT_RAW_R",15509],[8,"TARGET2_INT_RAW_W",15509],[8,"R",15532],[8,"TARGET0_INT_ST_R",15532],[8,"TARGET1_INT_ST_R",15532],[8,"TARGET2_INT_ST_R",15532],[8,"W",15547],[8,"R",15547],[8,"TARGET0_PERIOD_R",15547],[5,"TARGET0_CONF_SPEC",15547],[8,"TARGET0_PERIOD_W",15547],[8,"TARGET0_PERIOD_MODE_R",15547],[8,"TARGET0_PERIOD_MODE_W",15547],[8,"TARGET0_TIMER_UNIT_SEL_R",15547],[8,"TARGET0_TIMER_UNIT_SEL_W",15547],[8,"W",15570],[8,"R",15570],[8,"TIMER_TARGET0_HI_R",15570],[5,"TARGET0_HI_SPEC",15570],[8,"TIMER_TARGET0_HI_W",15570],[8,"W",15585],[8,"R",15585],[8,"TIMER_TARGET0_LO_R",15585],[5,"TARGET0_LO_SPEC",15585],[8,"TIMER_TARGET0_LO_W",15585],[8,"W",15600],[8,"R",15600],[8,"TARGET1_PERIOD_R",15600],[5,"TARGET1_CONF_SPEC",15600],[8,"TARGET1_PERIOD_W",15600],[8,"TARGET1_PERIOD_MODE_R",15600],[8,"TARGET1_PERIOD_MODE_W",15600],[8,"TARGET1_TIMER_UNIT_SEL_R",15600],[8,"TARGET1_TIMER_UNIT_SEL_W",15600],[8,"W",15623],[8,"R",15623],[8,"TIMER_TARGET1_HI_R",15623],[5,"TARGET1_HI_SPEC",15623],[8,"TIMER_TARGET1_HI_W",15623],[8,"W",15638],[8,"R",15638],[8,"TIMER_TARGET1_LO_R",15638],[5,"TARGET1_LO_SPEC",15638],[8,"TIMER_TARGET1_LO_W",15638],[8,"W",15653],[8,"R",15653],[8,"TARGET2_PERIOD_R",15653],[5,"TARGET2_CONF_SPEC",15653],[8,"TARGET2_PERIOD_W",15653],[8,"TARGET2_PERIOD_MODE_R",15653],[8,"TARGET2_PERIOD_MODE_W",15653],[8,"TARGET2_TIMER_UNIT_SEL_R",15653],[8,"TARGET2_TIMER_UNIT_SEL_W",15653],[8,"W",15676],[8,"R",15676],[8,"TIMER_TARGET2_HI_R",15676],[5,"TARGET2_HI_SPEC",15676],[8,"TIMER_TARGET2_HI_W",15676],[8,"W",15691],[8,"R",15691],[8,"TIMER_TARGET2_LO_R",15691],[5,"TARGET2_LO_SPEC",15691],[8,"TIMER_TARGET2_LO_W",15691],[8,"W",15706],[5,"UNIT0_LOAD_SPEC",15706],[8,"TIMER_UNIT0_LOAD_W",15706],[8,"W",15718],[8,"R",15718],[8,"TIMER_UNIT0_LOAD_HI_R",15718],[5,"UNIT0_LOAD_HI_SPEC",15718],[8,"TIMER_UNIT0_LOAD_HI_W",15718],[8,"W",15733],[8,"R",15733],[8,"TIMER_UNIT0_LOAD_LO_R",15733],[5,"UNIT0_LOAD_LO_SPEC",15733],[8,"TIMER_UNIT0_LOAD_LO_W",15733],[8,"W",15748],[5,"UNIT0_OP_SPEC",15748],[8,"TIMER_UNIT0_UPDATE_W",15748],[8,"R",15748],[8,"TIMER_UNIT0_VALUE_VALID_R",15748],[8,"R",15763],[8,"TIMER_UNIT0_VALUE_HI_R",15763],[8,"R",15774],[8,"TIMER_UNIT0_VALUE_LO_R",15774],[8,"W",15785],[5,"UNIT1_LOAD_SPEC",15785],[8,"TIMER_UNIT1_LOAD_W",15785],[8,"W",15797],[8,"R",15797],[8,"TIMER_UNIT1_LOAD_HI_R",15797],[5,"UNIT1_LOAD_HI_SPEC",15797],[8,"TIMER_UNIT1_LOAD_HI_W",15797],[8,"W",15812],[8,"R",15812],[8,"TIMER_UNIT1_LOAD_LO_R",15812],[5,"UNIT1_LOAD_LO_SPEC",15812],[8,"TIMER_UNIT1_LOAD_LO_W",15812],[8,"W",15827],[5,"UNIT1_OP_SPEC",15827],[8,"TIMER_UNIT1_UPDATE_W",15827],[8,"R",15827],[8,"TIMER_UNIT1_VALUE_VALID_R",15827],[8,"R",15842],[8,"TIMER_UNIT1_VALUE_HI_R",15842],[8,"R",15853],[8,"TIMER_UNIT1_VALUE_LO_R",15853],[8,"INT_CLR_TIMERS",15864],[8,"INT_ENA_TIMERS",15864],[8,"INT_RAW_TIMERS",15864],[8,"INT_ST_TIMERS",15864],[8,"NTIMERS_DATE",15864],[8,"REGCLK",15864],[8,"RTCCALICFG",15864],[8,"RTCCALICFG1",15864],[8,"RTCCALICFG2",15864],[8,"T0ALARMHI",15864],[8,"T0ALARMLO",15864],[8,"T0CONFIG",15864],[8,"T0HI",15864],[8,"T0LO",15864],[8,"T0LOAD",15864],[8,"T0LOADHI",15864],[8,"T0LOADLO",15864],[8,"T0UPDATE",15864],[8,"WDTCONFIG0",15864],[8,"WDTCONFIG1",15864],[8,"WDTCONFIG2",15864],[8,"WDTCONFIG3",15864],[8,"WDTCONFIG4",15864],[8,"WDTCONFIG5",15864],[8,"WDTFEED",15864],[8,"WDTWPROTECT",15864],[8,"W",15950],[5,"INT_CLR_TIMERS_SPEC",15950],[8,"T0_INT_CLR_W",15950],[8,"WDT_INT_CLR_W",15950],[8,"W",15964],[8,"R",15964],[8,"T0_INT_ENA_R",15964],[5,"INT_ENA_TIMERS_SPEC",15964],[8,"T0_INT_ENA_W",15964],[8,"WDT_INT_ENA_R",15964],[8,"WDT_INT_ENA_W",15964],[8,"R",15983],[8,"T0_INT_RAW_R",15983],[8,"WDT_INT_RAW_R",15983],[8,"R",15996],[8,"T0_INT_ST_R",15996],[8,"WDT_INT_ST_R",15996],[8,"W",16009],[8,"R",16009],[8,"NTIMGS_DATE_R",16009],[5,"NTIMERS_DATE_SPEC",16009],[8,"NTIMGS_DATE_W",16009],[8,"W",16024],[8,"R",16024],[8,"CLK_EN_R",16024],[5,"REGCLK_SPEC",16024],[8,"CLK_EN_W",16024],[8,"TIMER_CLK_IS_ACTIVE_R",16024],[8,"TIMER_CLK_IS_ACTIVE_W",16024],[8,"WDT_CLK_IS_ACTIVE_R",16024],[8,"WDT_CLK_IS_ACTIVE_W",16024],[8,"W",16047],[8,"R",16047],[8,"RTC_CALI_CLK_SEL_R",16047],[5,"RTCCALICFG_SPEC",16047],[8,"RTC_CALI_CLK_SEL_W",16047],[8,"RTC_CALI_MAX_R",16047],[8,"RTC_CALI_MAX_W",16047],[8,"RTC_CALI_RDY_R",16047],[8,"RTC_CALI_START_R",16047],[8,"RTC_CALI_START_W",16047],[8,"RTC_CALI_START_CYCLING_R",16047],[8,"RTC_CALI_START_CYCLING_W",16047],[8,"R",16076],[8,"RTC_CALI_CYCLING_DATA_VLD_R",16076],[8,"RTC_CALI_VALUE_R",16076],[8,"W",16089],[8,"R",16089],[8,"RTC_CALI_TIMEOUT_R",16089],[8,"RTC_CALI_TIMEOUT_RST_CNT_R",16089],[5,"RTCCALICFG2_SPEC",16089],[8,"RTC_CALI_TIMEOUT_RST_CNT_W",16089],[8,"RTC_CALI_TIMEOUT_THRES_R",16089],[8,"RTC_CALI_TIMEOUT_THRES_W",16089],[8,"R",16110],[8,"ALARM_HI_R",16110],[8,"W",16110],[5,"T0ALARMHI_SPEC",16110],[8,"ALARM_HI_W",16110],[8,"R",16125],[8,"ALARM_LO_R",16125],[8,"W",16125],[5,"T0ALARMLO_SPEC",16125],[8,"ALARM_LO_W",16125],[8,"R",16140],[8,"ALARM_EN_R",16140],[8,"W",16140],[5,"T0CONFIG_SPEC",16140],[8,"ALARM_EN_W",16140],[8,"AUTORELOAD_R",16140],[8,"AUTORELOAD_W",16140],[8,"DIVCNT_RST_W",16140],[8,"DIVIDER_R",16140],[8,"DIVIDER_W",16140],[8,"EN_R",16140],[8,"EN_W",16140],[8,"INCREASE_R",16140],[8,"INCREASE_W",16140],[8,"USE_XTAL_R",16140],[8,"USE_XTAL_W",16140],[8,"R",16177],[8,"T0_HI_R",16177],[8,"R",16188],[8,"LO_R",16188],[8,"W",16199],[5,"T0LOAD_SPEC",16199],[8,"LOAD_W",16199],[8,"W",16211],[8,"R",16211],[8,"LOAD_HI_R",16211],[5,"T0LOADHI_SPEC",16211],[8,"LOAD_HI_W",16211],[8,"W",16226],[8,"R",16226],[8,"LOAD_LO_R",16226],[5,"T0LOADLO_SPEC",16226],[8,"LOAD_LO_W",16226],[8,"W",16241],[8,"R",16241],[8,"UPDATE_R",16241],[5,"T0UPDATE_SPEC",16241],[8,"UPDATE_W",16241],[8,"W",16256],[8,"R",16256],[8,"WDT_APPCPU_RESET_EN_R",16256],[5,"WDTCONFIG0_SPEC",16256],[8,"WDT_APPCPU_RESET_EN_W",16256],[8,"WDT_CONF_UPDATE_EN_W",16256],[8,"WDT_CPU_RESET_LENGTH_R",16256],[8,"WDT_CPU_RESET_LENGTH_W",16256],[8,"WDT_EN_R",16256],[8,"WDT_EN_W",16256],[8,"WDT_FLASHBOOT_MOD_EN_R",16256],[8,"WDT_FLASHBOOT_MOD_EN_W",16256],[8,"WDT_PROCPU_RESET_EN_R",16256],[8,"WDT_PROCPU_RESET_EN_W",16256],[8,"WDT_STG0_R",16256],[8,"WDT_STG0_W",16256],[8,"WDT_STG1_R",16256],[8,"WDT_STG1_W",16256],[8,"WDT_STG2_R",16256],[8,"WDT_STG2_W",16256],[8,"WDT_STG3_R",16256],[8,"WDT_STG3_W",16256],[8,"WDT_SYS_RESET_LENGTH_R",16256],[8,"WDT_SYS_RESET_LENGTH_W",16256],[8,"WDT_USE_XTAL_R",16256],[8,"WDT_USE_XTAL_W",16256],[8,"W",16313],[8,"R",16313],[8,"WDT_CLK_PRESCALE_R",16313],[5,"WDTCONFIG1_SPEC",16313],[8,"WDT_CLK_PRESCALE_W",16313],[8,"WDT_DIVCNT_RST_W",16313],[8,"W",16330],[8,"R",16330],[8,"WDT_STG0_HOLD_R",16330],[5,"WDTCONFIG2_SPEC",16330],[8,"WDT_STG0_HOLD_W",16330],[8,"W",16345],[8,"R",16345],[8,"WDT_STG1_HOLD_R",16345],[5,"WDTCONFIG3_SPEC",16345],[8,"WDT_STG1_HOLD_W",16345],[8,"W",16360],[8,"R",16360],[8,"WDT_STG2_HOLD_R",16360],[5,"WDTCONFIG4_SPEC",16360],[8,"WDT_STG2_HOLD_W",16360],[8,"W",16375],[8,"R",16375],[8,"WDT_STG3_HOLD_R",16375],[5,"WDTCONFIG5_SPEC",16375],[8,"WDT_STG3_HOLD_W",16375],[8,"W",16390],[5,"WDTFEED_SPEC",16390],[8,"WDT_FEED_W",16390],[8,"W",16402],[8,"R",16402],[8,"WDT_WKEY_R",16402],[5,"WDTWPROTECT_SPEC",16402],[8,"WDT_WKEY_W",16402],[8,"AT_CMD_CHAR",16417],[8,"AT_CMD_GAPTOUT",16417],[8,"AT_CMD_POSTCNT",16417],[8,"AT_CMD_PRECNT",16417],[8,"CLK_CONF",16417],[8,"CLKDIV",16417],[8,"CONF0",16417],[8,"CONF1",16417],[8,"DATE",16417],[8,"FIFO",16417],[8,"FLOW_CONF",16417],[8,"FSM_STATUS",16417],[8,"HIGHPULSE",16417],[8,"ID",16417],[8,"IDLE_CONF",16417],[8,"INT_CLR",16417],[8,"INT_ENA",16417],[8,"INT_RAW",16417],[8,"INT_ST",16417],[8,"LOWPULSE",16417],[8,"MEM_CONF",16417],[8,"MEM_RX_STATUS",16417],[8,"MEM_TX_STATUS",16417],[8,"NEGPULSE",16417],[8,"POSPULSE",16417],[8,"RS485_CONF",16417],[8,"RX_FILT",16417],[8,"RXD_CNT",16417],[8,"SLEEP_CONF",16417],[8,"STATUS",16417],[8,"SWFC_CONF0",16417],[8,"SWFC_CONF1",16417],[8,"TXBRK_CONF",16417],[8,"R",16524],[8,"AT_CMD_CHAR_R",16524],[8,"W",16524],[5,"AT_CMD_CHAR_SPEC",16524],[8,"AT_CMD_CHAR_W",16524],[8,"CHAR_NUM_R",16524],[8,"CHAR_NUM_W",16524],[8,"W",16543],[8,"R",16543],[8,"RX_GAP_TOUT_R",16543],[5,"AT_CMD_GAPTOUT_SPEC",16543],[8,"RX_GAP_TOUT_W",16543],[8,"W",16558],[8,"R",16558],[8,"POST_IDLE_NUM_R",16558],[5,"AT_CMD_POSTCNT_SPEC",16558],[8,"POST_IDLE_NUM_W",16558],[8,"W",16573],[8,"R",16573],[8,"PRE_IDLE_NUM_R",16573],[5,"AT_CMD_PRECNT_SPEC",16573],[8,"PRE_IDLE_NUM_W",16573],[8,"W",16588],[8,"R",16588],[8,"RST_CORE_R",16588],[5,"CLK_CONF_SPEC",16588],[8,"RST_CORE_W",16588],[8,"RX_RST_CORE_R",16588],[8,"RX_RST_CORE_W",16588],[8,"RX_SCLK_EN_R",16588],[8,"RX_SCLK_EN_W",16588],[8,"SCLK_DIV_A_R",16588],[8,"SCLK_DIV_A_W",16588],[8,"SCLK_DIV_B_R",16588],[8,"SCLK_DIV_B_W",16588],[8,"SCLK_DIV_NUM_R",16588],[8,"SCLK_DIV_NUM_W",16588],[8,"SCLK_EN_R",16588],[8,"SCLK_EN_W",16588],[8,"SCLK_SEL_R",16588],[8,"SCLK_SEL_W",16588],[8,"TX_RST_CORE_R",16588],[8,"TX_RST_CORE_W",16588],[8,"TX_SCLK_EN_R",16588],[8,"TX_SCLK_EN_W",16588],[8,"W",16639],[8,"R",16639],[8,"CLKDIV_R",16639],[5,"CLKDIV_SPEC",16639],[8,"CLKDIV_W",16639],[8,"FRAG_R",16639],[8,"FRAG_W",16639],[8,"R",16658],[8,"AUTOBAUD_EN_R",16658],[8,"W",16658],[5,"CONF0_SPEC",16658],[8,"AUTOBAUD_EN_W",16658],[8,"BIT_NUM_R",16658],[8,"BIT_NUM_W",16658],[8,"CLK_EN_R",16658],[8,"CLK_EN_W",16658],[8,"CTS_INV_R",16658],[8,"CTS_INV_W",16658],[8,"DSR_INV_R",16658],[8,"DSR_INV_W",16658],[8,"DTR_INV_R",16658],[8,"DTR_INV_W",16658],[8,"ERR_WR_MASK_R",16658],[8,"ERR_WR_MASK_W",16658],[8,"IRDA_DPLX_R",16658],[8,"IRDA_DPLX_W",16658],[8,"IRDA_EN_R",16658],[8,"IRDA_EN_W",16658],[8,"IRDA_RX_INV_R",16658],[8,"IRDA_RX_INV_W",16658],[8,"IRDA_TX_EN_R",16658],[8,"IRDA_TX_EN_W",16658],[8,"IRDA_TX_INV_R",16658],[8,"IRDA_TX_INV_W",16658],[8,"IRDA_WCTL_R",16658],[8,"IRDA_WCTL_W",16658],[8,"LOOPBACK_R",16658],[8,"LOOPBACK_W",16658],[8,"MEM_CLK_EN_R",16658],[8,"MEM_CLK_EN_W",16658],[8,"PARITY_R",16658],[8,"PARITY_W",16658],[8,"PARITY_EN_R",16658],[8,"PARITY_EN_W",16658],[8,"RTS_INV_R",16658],[8,"RTS_INV_W",16658],[8,"RXD_INV_R",16658],[8,"RXD_INV_W",16658],[8,"RXFIFO_RST_R",16658],[8,"RXFIFO_RST_W",16658],[8,"STOP_BIT_NUM_R",16658],[8,"STOP_BIT_NUM_W",16658],[8,"SW_DTR_R",16658],[8,"SW_DTR_W",16658],[8,"SW_RTS_R",16658],[8,"SW_RTS_W",16658],[8,"TX_FLOW_EN_R",16658],[8,"TX_FLOW_EN_W",16658],[8,"TXD_BRK_R",16658],[8,"TXD_BRK_W",16658],[8,"TXD_INV_R",16658],[8,"TXD_INV_W",16658],[8,"TXFIFO_RST_R",16658],[8,"TXFIFO_RST_W",16658],[8,"W",16777],[8,"R",16777],[8,"DIS_RX_DAT_OVF_R",16777],[5,"CONF1_SPEC",16777],[8,"DIS_RX_DAT_OVF_W",16777],[8,"RX_FLOW_EN_R",16777],[8,"RX_FLOW_EN_W",16777],[8,"RX_TOUT_EN_R",16777],[8,"RX_TOUT_EN_W",16777],[8,"RX_TOUT_FLOW_DIS_R",16777],[8,"RX_TOUT_FLOW_DIS_W",16777],[8,"RXFIFO_FULL_THRHD_R",16777],[8,"RXFIFO_FULL_THRHD_W",16777],[8,"TXFIFO_EMPTY_THRHD_R",16777],[8,"TXFIFO_EMPTY_THRHD_W",16777],[8,"W",16812],[8,"R",16812],[8,"DATE_R",16812],[5,"DATE_SPEC",16812],[8,"DATE_W",16812],[8,"W",16827],[8,"R",16827],[8,"RXFIFO_RD_BYTE_R",16827],[5,"FIFO_SPEC",16827],[8,"RXFIFO_RD_BYTE_W",16827],[8,"W",16842],[8,"R",16842],[8,"FORCE_XOFF_R",16842],[5,"FLOW_CONF_SPEC",16842],[8,"FORCE_XOFF_W",16842],[8,"FORCE_XON_R",16842],[8,"FORCE_XON_W",16842],[8,"SEND_XOFF_R",16842],[8,"SEND_XOFF_W",16842],[8,"SEND_XON_R",16842],[8,"SEND_XON_W",16842],[8,"SW_FLOW_CON_EN_R",16842],[8,"SW_FLOW_CON_EN_W",16842],[8,"XONOFF_DEL_R",16842],[8,"XONOFF_DEL_W",16842],[8,"R",16877],[8,"ST_URX_OUT_R",16877],[8,"ST_UTX_OUT_R",16877],[8,"R",16890],[8,"MIN_CNT_R",16890],[8,"W",16901],[8,"R",16901],[8,"HIGH_SPEED_R",16901],[5,"ID_SPEC",16901],[8,"HIGH_SPEED_W",16901],[8,"ID_R",16901],[8,"ID_W",16901],[8,"REG_UPDATE_R",16901],[8,"REG_UPDATE_W",16901],[8,"W",16924],[8,"R",16924],[8,"RX_IDLE_THRHD_R",16924],[5,"IDLE_CONF_SPEC",16924],[8,"RX_IDLE_THRHD_W",16924],[8,"TX_IDLE_NUM_R",16924],[8,"TX_IDLE_NUM_W",16924],[8,"W",16943],[5,"INT_CLR_SPEC",16943],[8,"AT_CMD_CHAR_DET_INT_CLR_W",16943],[8,"BRK_DET_INT_CLR_W",16943],[8,"CTS_CHG_INT_CLR_W",16943],[8,"DSR_CHG_INT_CLR_W",16943],[8,"FRM_ERR_INT_CLR_W",16943],[8,"GLITCH_DET_INT_CLR_W",16943],[8,"PARITY_ERR_INT_CLR_W",16943],[8,"RS485_CLASH_INT_CLR_W",16943],[8,"RS485_FRM_ERR_INT_CLR_W",16943],[8,"RS485_PARITY_ERR_INT_CLR_W",16943],[8,"RXFIFO_FULL_INT_CLR_W",16943],[8,"RXFIFO_OVF_INT_CLR_W",16943],[8,"RXFIFO_TOUT_INT_CLR_W",16943],[8,"SW_XOFF_INT_CLR_W",16943],[8,"SW_XON_INT_CLR_W",16943],[8,"TX_BRK_DONE_INT_CLR_W",16943],[8,"TX_BRK_IDLE_DONE_INT_CLR_W",16943],[8,"TX_DONE_INT_CLR_W",16943],[8,"TXFIFO_EMPTY_INT_CLR_W",16943],[8,"WAKEUP_INT_CLR_W",16943],[8,"R",16993],[8,"AT_CMD_CHAR_DET_INT_ENA_R",16993],[8,"W",16993],[5,"INT_ENA_SPEC",16993],[8,"AT_CMD_CHAR_DET_INT_ENA_W",16993],[8,"BRK_DET_INT_ENA_R",16993],[8,"BRK_DET_INT_ENA_W",16993],[8,"CTS_CHG_INT_ENA_R",16993],[8,"CTS_CHG_INT_ENA_W",16993],[8,"DSR_CHG_INT_ENA_R",16993],[8,"DSR_CHG_INT_ENA_W",16993],[8,"FRM_ERR_INT_ENA_R",16993],[8,"FRM_ERR_INT_ENA_W",16993],[8,"GLITCH_DET_INT_ENA_R",16993],[8,"GLITCH_DET_INT_ENA_W",16993],[8,"PARITY_ERR_INT_ENA_R",16993],[8,"PARITY_ERR_INT_ENA_W",16993],[8,"RS485_CLASH_INT_ENA_R",16993],[8,"RS485_CLASH_INT_ENA_W",16993],[8,"RS485_FRM_ERR_INT_ENA_R",16993],[8,"RS485_FRM_ERR_INT_ENA_W",16993],[8,"RS485_PARITY_ERR_INT_ENA_R",16993],[8,"RS485_PARITY_ERR_INT_ENA_W",16993],[8,"RXFIFO_FULL_INT_ENA_R",16993],[8,"RXFIFO_FULL_INT_ENA_W",16993],[8,"RXFIFO_OVF_INT_ENA_R",16993],[8,"RXFIFO_OVF_INT_ENA_W",16993],[8,"RXFIFO_TOUT_INT_ENA_R",16993],[8,"RXFIFO_TOUT_INT_ENA_W",16993],[8,"SW_XOFF_INT_ENA_R",16993],[8,"SW_XOFF_INT_ENA_W",16993],[8,"SW_XON_INT_ENA_R",16993],[8,"SW_XON_INT_ENA_W",16993],[8,"TX_BRK_DONE_INT_ENA_R",16993],[8,"TX_BRK_DONE_INT_ENA_W",16993],[8,"TX_BRK_IDLE_DONE_INT_ENA_R",16993],[8,"TX_BRK_IDLE_DONE_INT_ENA_W",16993],[8,"TX_DONE_INT_ENA_R",16993],[8,"TX_DONE_INT_ENA_W",16993],[8,"TXFIFO_EMPTY_INT_ENA_R",16993],[8,"TXFIFO_EMPTY_INT_ENA_W",16993],[8,"WAKEUP_INT_ENA_R",16993],[8,"WAKEUP_INT_ENA_W",16993],[8,"R",17084],[8,"AT_CMD_CHAR_DET_INT_RAW_R",17084],[8,"W",17084],[5,"INT_RAW_SPEC",17084],[8,"AT_CMD_CHAR_DET_INT_RAW_W",17084],[8,"BRK_DET_INT_RAW_R",17084],[8,"BRK_DET_INT_RAW_W",17084],[8,"CTS_CHG_INT_RAW_R",17084],[8,"CTS_CHG_INT_RAW_W",17084],[8,"DSR_CHG_INT_RAW_R",17084],[8,"DSR_CHG_INT_RAW_W",17084],[8,"FRM_ERR_INT_RAW_R",17084],[8,"FRM_ERR_INT_RAW_W",17084],[8,"GLITCH_DET_INT_RAW_R",17084],[8,"GLITCH_DET_INT_RAW_W",17084],[8,"PARITY_ERR_INT_RAW_R",17084],[8,"PARITY_ERR_INT_RAW_W",17084],[8,"RS485_CLASH_INT_RAW_R",17084],[8,"RS485_CLASH_INT_RAW_W",17084],[8,"RS485_FRM_ERR_INT_RAW_R",17084],[8,"RS485_FRM_ERR_INT_RAW_W",17084],[8,"RS485_PARITY_ERR_INT_RAW_R",17084],[8,"RS485_PARITY_ERR_INT_RAW_W",17084],[8,"RXFIFO_FULL_INT_RAW_R",17084],[8,"RXFIFO_FULL_INT_RAW_W",17084],[8,"RXFIFO_OVF_INT_RAW_R",17084],[8,"RXFIFO_OVF_INT_RAW_W",17084],[8,"RXFIFO_TOUT_INT_RAW_R",17084],[8,"RXFIFO_TOUT_INT_RAW_W",17084],[8,"SW_XOFF_INT_RAW_R",17084],[8,"SW_XOFF_INT_RAW_W",17084],[8,"SW_XON_INT_RAW_R",17084],[8,"SW_XON_INT_RAW_W",17084],[8,"TX_BRK_DONE_INT_RAW_R",17084],[8,"TX_BRK_DONE_INT_RAW_W",17084],[8,"TX_BRK_IDLE_DONE_INT_RAW_R",17084],[8,"TX_BRK_IDLE_DONE_INT_RAW_W",17084],[8,"TX_DONE_INT_RAW_R",17084],[8,"TX_DONE_INT_RAW_W",17084],[8,"TXFIFO_EMPTY_INT_RAW_R",17084],[8,"TXFIFO_EMPTY_INT_RAW_W",17084],[8,"WAKEUP_INT_RAW_R",17084],[8,"WAKEUP_INT_RAW_W",17084],[8,"R",17175],[8,"AT_CMD_CHAR_DET_INT_ST_R",17175],[8,"BRK_DET_INT_ST_R",17175],[8,"CTS_CHG_INT_ST_R",17175],[8,"DSR_CHG_INT_ST_R",17175],[8,"FRM_ERR_INT_ST_R",17175],[8,"GLITCH_DET_INT_ST_R",17175],[8,"PARITY_ERR_INT_ST_R",17175],[8,"RS485_CLASH_INT_ST_R",17175],[8,"RS485_FRM_ERR_INT_ST_R",17175],[8,"RS485_PARITY_ERR_INT_ST_R",17175],[8,"RXFIFO_FULL_INT_ST_R",17175],[8,"RXFIFO_OVF_INT_ST_R",17175],[8,"RXFIFO_TOUT_INT_ST_R",17175],[8,"SW_XOFF_INT_ST_R",17175],[8,"SW_XON_INT_ST_R",17175],[8,"TX_BRK_DONE_INT_ST_R",17175],[8,"TX_BRK_IDLE_DONE_INT_ST_R",17175],[8,"TX_DONE_INT_ST_R",17175],[8,"TXFIFO_EMPTY_INT_ST_R",17175],[8,"WAKEUP_INT_ST_R",17175],[8,"R",17224],[8,"MIN_CNT_R",17224],[8,"W",17235],[8,"R",17235],[8,"MEM_FORCE_PD_R",17235],[5,"MEM_CONF_SPEC",17235],[8,"MEM_FORCE_PD_W",17235],[8,"MEM_FORCE_PU_R",17235],[8,"MEM_FORCE_PU_W",17235],[8,"RX_FLOW_THRHD_R",17235],[8,"RX_FLOW_THRHD_W",17235],[8,"RX_SIZE_R",17235],[8,"RX_SIZE_W",17235],[8,"RX_TOUT_THRHD_R",17235],[8,"RX_TOUT_THRHD_W",17235],[8,"TX_SIZE_R",17235],[8,"TX_SIZE_W",17235],[8,"R",17270],[8,"APB_RX_RADDR_R",17270],[8,"RX_WADDR_R",17270],[8,"R",17283],[8,"APB_TX_WADDR_R",17283],[8,"TX_RADDR_R",17283],[8,"R",17296],[8,"NEGEDGE_MIN_CNT_R",17296],[8,"R",17307],[8,"POSEDGE_MIN_CNT_R",17307],[8,"W",17318],[8,"R",17318],[8,"DL0_EN_R",17318],[5,"RS485_CONF_SPEC",17318],[8,"DL0_EN_W",17318],[8,"DL1_EN_R",17318],[8,"DL1_EN_W",17318],[8,"RS485_EN_R",17318],[8,"RS485_EN_W",17318],[8,"RS485_RX_DLY_NUM_R",17318],[8,"RS485_RX_DLY_NUM_W",17318],[8,"RS485_TX_DLY_NUM_R",17318],[8,"RS485_TX_DLY_NUM_W",17318],[8,"RS485RXBY_TX_EN_R",17318],[8,"RS485RXBY_TX_EN_W",17318],[8,"RS485TX_RX_EN_R",17318],[8,"RS485TX_RX_EN_W",17318],[8,"W",17357],[8,"R",17357],[8,"GLITCH_FILT_R",17357],[5,"RX_FILT_SPEC",17357],[8,"GLITCH_FILT_W",17357],[8,"GLITCH_FILT_EN_R",17357],[8,"GLITCH_FILT_EN_W",17357],[8,"R",17376],[8,"RXD_EDGE_CNT_R",17376],[8,"R",17387],[8,"ACTIVE_THRESHOLD_R",17387],[8,"W",17387],[5,"SLEEP_CONF_SPEC",17387],[8,"ACTIVE_THRESHOLD_W",17387],[8,"R",17402],[8,"CTSN_R",17402],[8,"DSRN_R",17402],[8,"DTRN_R",17402],[8,"RTSN_R",17402],[8,"RXD_R",17402],[8,"RXFIFO_CNT_R",17402],[8,"TXD_R",17402],[8,"TXFIFO_CNT_R",17402],[8,"W",17427],[8,"R",17427],[8,"XOFF_CHAR_R",17427],[5,"SWFC_CONF0_SPEC",17427],[8,"XOFF_CHAR_W",17427],[8,"XOFF_THRESHOLD_R",17427],[8,"XOFF_THRESHOLD_W",17427],[8,"W",17446],[8,"R",17446],[8,"XON_CHAR_R",17446],[5,"SWFC_CONF1_SPEC",17446],[8,"XON_CHAR_W",17446],[8,"XON_THRESHOLD_R",17446],[8,"XON_THRESHOLD_W",17446],[8,"W",17465],[8,"R",17465],[8,"TX_BRK_NUM_R",17465],[5,"TXBRK_CONF_SPEC",17465],[8,"TX_BRK_NUM_W",17465],[8,"DATE",17480],[8,"DESTINATION",17480],[8,"DESTROY",17480],[8,"LINESIZE",17480],[8,"PHYSICAL_ADDRESS",17480],[8,"PLAIN_MEM",17480],[8,"RELEASE",17480],[8,"STATE",17480],[8,"TRIGGER",17480],[8,"W",17516],[8,"R",17516],[8,"DATE_R",17516],[5,"DATE_SPEC",17516],[8,"DATE_W",17516],[8,"W",17531],[8,"R",17531],[8,"DESTINATION_R",17531],[5,"DESTINATION_SPEC",17531],[8,"DESTINATION_W",17531],[8,"W",17546],[5,"DESTROY_SPEC",17546],[8,"DESTROY_W",17546],[8,"W",17558],[8,"R",17558],[8,"LINESIZE_R",17558],[5,"LINESIZE_SPEC",17558],[8,"LINESIZE_W",17558],[8,"W",17573],[8,"R",17573],[8,"PHYSICAL_ADDRESS_R",17573],[5,"PHYSICAL_ADDRESS_SPEC",17573],[8,"PHYSICAL_ADDRESS_W",17573],[8,"W",17588],[8,"W",17599],[5,"RELEASE_SPEC",17599],[8,"RELEASE_W",17599],[8,"R",17611],[8,"STATE_R",17611],[8,"W",17622],[5,"TRIGGER_SPEC",17622],[8,"TRIGGER_W",17622],[5,"PERI_BACKUP_INT_RAW_SPEC",1063],[5,"PERI_BACKUP_INT_ST_SPEC",1076],[5,"RND_DATA_SPEC",1157],[5,"SPI_MEM_REJECT_ADDR_SPEC",1200],[5,"INT_RAW_SPEC",1786],[5,"INT_ST_SPEC",1807],[5,"SAR1_STATUS_SPEC",1859],[5,"SAR1DATA_STATUS_SPEC",1870],[5,"SAR2_STATUS_SPEC",1881],[5,"SAR2DATA_STATUS_SPEC",1892],[5,"CORE_0_DEBUG_MODE_SPEC",2075],[5,"CORE_0_INTR_RAW_SPEC",2121],[5,"CORE_0_LASTPC_BEFORE_EXCEPTION_SPEC",2134],[5,"CORE_0_RCD_PDEBUGPC_SPEC",2183],[5,"CORE_0_RCD_PDEBUGSP_SPEC",2194],[5,"CORE_0_SP_PC_SPEC",2235],[5,"IN_DSCR_BF0_CH_SPEC",2500],[5,"IN_DSCR_BF1_CH0_SPEC",2511],[5,"IN_DSCR_CH0_SPEC",2522],[5,"IN_ERR_EOF_DES_ADDR_CH0_SPEC",2533],[5,"IN_STATE_CH0_SPEC",2624],[5,"IN_SUC_EOF_DES_ADDR_CH0_SPEC",2639],[5,"INFIFO_STATUS_CH0_SPEC",2650],[5,"INT_ST_CH0_SPEC",2837],[5,"OUT_DSCR_BF0_CH0_SPEC",2945],[5,"OUT_DSCR_BF1_CH0_SPEC",2956],[5,"OUT_DSCR_CH0_SPEC",2967],[5,"OUT_EOF_BFR_DES_ADDR_CH0_SPEC",2978],[5,"OUT_EOF_DES_ADDR_CH_SPEC",2989],[5,"OUT_STATE_CH0_SPEC",3078],[5,"OUTFIFO_STATUS_CH0_SPEC",3093],[5,"K_MEM_SPEC",3154],[5,"MULT_INT_RAW_SPEC",3242],[5,"MULT_INT_ST_SPEC",3253],[5,"PX_MEM_SPEC",3264],[5,"PY_MEM_SPEC",3275],[5,"INT_ST_SPEC",3597],[5,"RD_BLK1_DATA0_SPEC",3775],[5,"RD_BLK1_DATA1_SPEC",3786],[5,"RD_BLK1_DATA2_SPEC",3797],[5,"RD_BLK2_DATA0_SPEC",3808],[5,"RD_BLK2_DATA1_SPEC",3819],[5,"RD_BLK2_DATA2_SPEC",3840],[5,"RD_BLK2_DATA3_SPEC",3853],[5,"RD_BLK2_DATA4_SPEC",3866],[5,"RD_BLK2_DATA5_SPEC",3877],[5,"RD_BLK2_DATA6_SPEC",3888],[5,"RD_BLK2_DATA7_SPEC",3901],[5,"RD_BLK3_DATA0_SPEC",3912],[5,"RD_BLK3_DATA1_SPEC",3923],[5,"RD_BLK3_DATA2_SPEC",3934],[5,"RD_BLK3_DATA3_SPEC",3945],[5,"RD_BLK3_DATA4_SPEC",3956],[5,"RD_BLK3_DATA5_SPEC",3967],[5,"RD_BLK3_DATA6_SPEC",3978],[5,"RD_BLK3_DATA7_SPEC",3989],[5,"RD_REPEAT_DATA0_SPEC",4000],[5,"RD_REPEAT_ERR_SPEC",4039],[5,"RD_RS_ERR_SPEC",4078],[5,"RD_WR_DIS_SPEC",4126],[5,"STATUS_SPEC",4137],[5,"CACHE_ILG_INT_ST_SPEC",4472],[5,"CACHE_MMU_FAULT_CONTENT_SPEC",4495],[5,"CACHE_MMU_FAULT_VADDR_SPEC",4508],[5,"CACHE_STATE_SPEC",4591],[5,"CORE0_ACS_CACHE_INT_ST_SPEC",4708],[5,"CORE0_DBUS_REJECT_ST_SPEC",4729],[5,"CORE0_DBUS_REJECT_VADDR_SPEC",4742],[5,"CORE0_IBUS_REJECT_ST_SPEC",4753],[5,"CORE0_IBUS_REJECT_VADDR_SPEC",4766],[5,"CPUSDIO_INT_SPEC",5354],[5,"IN_SPEC",5454],[5,"PCPU_INT_SPEC",5504],[5,"PCPU_NMI_INT_SPEC",5515],[5,"STATUS_NEXT_SPEC",5610],[5,"STRAP_SPEC",5645],[5,"FIFO_ST_SPEC",5918],[5,"INT_RAW_SPEC",6079],[5,"INT_STATUS_SPEC",6120],[5,"RXFIFO_START_ADDR_SPEC",6161],[5,"SR_SPEC",6353],[5,"TXFIFO_START_ADDR_SPEC",6395],[5,"CPU_INT_EIP_STATUS_SPEC",6876],[5,"INTR_STATUS_REG_0_SPEC",7622],[5,"INTR_STATUS_REG_1_SPEC",7633],[5,"CH_DUTY_R_SPEC",8198],[5,"INT_ST_SPEC",8450],[5,"TIMER_VALUE_SPEC",8524],[5,"DATA_SPEC",8702],[5,"PIF_ACCESS_MONITOR_2_SPEC",11123],[5,"PIF_ACCESS_MONITOR_3_SPEC",11136],[5,"BUSY_SPEC",11259],[5,"H_MEM_SPEC",11348],[5,"M_MEM_SPEC",11374],[5,"DIN_MODE_SPEC",11720],[5,"DIN_NUM_SPEC",11737],[5,"DOUT_MODE_SPEC",11754],[5,"TIMING_CALI_SPEC",11840],[5,"INT_ST_SPEC",12539],[5,"TIMING_CALI_SPEC",12679],[5,"TX_CRC_SPEC",12692],[5,"DIN_MODE_SPEC",13342],[5,"DIN_NUM_SPEC",13369],[5,"DMA_INT_ST_SPEC",13733],[5,"DOUT_MODE_SPEC",13784],[5,"COMB_PVT_ERR_HVT_SITE0_SPEC",14580],[5,"COMB_PVT_ERR_HVT_SITE1_SPEC",14591],[5,"COMB_PVT_ERR_HVT_SITE2_SPEC",14602],[5,"COMB_PVT_ERR_HVT_SITE3_SPEC",14613],[5,"COMB_PVT_ERR_LVT_SITE0_SPEC",14624],[5,"COMB_PVT_ERR_LVT_SITE1_SPEC",14635],[5,"COMB_PVT_ERR_LVT_SITE2_SPEC",14646],[5,"COMB_PVT_ERR_LVT_SITE3_SPEC",14657],[5,"COMB_PVT_ERR_NVT_SITE0_SPEC",14668],[5,"COMB_PVT_ERR_NVT_SITE1_SPEC",14679],[5,"COMB_PVT_ERR_NVT_SITE2_SPEC",14690],[5,"COMB_PVT_ERR_NVT_SITE3_SPEC",14701],[5,"RTC_FASTMEM_CRC_SPEC",15232],[5,"INT_ST_SPEC",15532],[5,"UNIT0_VALUE_HI_SPEC",15763],[5,"UNIT0_VALUE_LO_SPEC",15774],[5,"UNIT1_VALUE_HI_SPEC",15842],[5,"UNIT1_VALUE_LO_SPEC",15853],[5,"INT_RAW_TIMERS_SPEC",15983],[5,"INT_ST_TIMERS_SPEC",15996],[5,"RTCCALICFG1_SPEC",16076],[5,"T0HI_SPEC",16177],[5,"T0LO_SPEC",16188],[5,"FSM_STATUS_SPEC",16877],[5,"HIGHPULSE_SPEC",16890],[5,"INT_ST_SPEC",17175],[5,"LOWPULSE_SPEC",17224],[5,"MEM_RX_STATUS_SPEC",17270],[5,"MEM_TX_STATUS_SPEC",17283],[5,"NEGPULSE_SPEC",17296],[5,"POSPULSE_SPEC",17307],[5,"RXD_CNT_SPEC",17376],[5,"STATUS_SPEC",17402],[5,"PLAIN_MEM_SPEC",17588],[5,"STATE_SPEC",17611]],"b":[]}],\
["esp32c3",{"doc":"Peripheral access API for ESP32-C3 microcontrollers …","t":"FOPPFOPFOFOPPFOPPPPPPPPPFOPPPPFOFOPFOPPPPFOPPFOFOFOPPFOPPPFOFOGFOPSTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPFOPPPPPFOFOPPPFOFOPFOPPFOFOPPPPPPPPPFOFOFOPFOPFOPFOPFOFOPPPPPFOCCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCQCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNCENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCECECCIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIICNCNCNNNCNCNCNCNCNNCNNCNCNCNNCNNCNNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNIIIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFINNNNNNNNNIIFINNNNNNNNNIIFIINNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIFNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNNCNNFIIIIIIIIINNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNIIIIIIFINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNNNNFIIINNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIFIINNNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIFCNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFCNNNCNNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNNCNNCNCNCNNCNCNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNCNNCNNCNCNCNCNCNCNCNCNCNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIFIIIIIINNCNNCNNNCNNCNCNCNCNNCNCNCNNNNCNNCNNCNNFIINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNIFINNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNIIIFIINNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFNNNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNNNNFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIINNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIKIITITKKFKKRRITTTTTTTTTKTNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIINNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIIIINNNNCNCNNCNCNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIIIFIIINNNNNNNNNNNNIIIFINNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNNFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNIFINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIFINNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNCNCNNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIIINNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIINNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIIINNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIICNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFNNCNNCNNNCNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNCNNCNCNCNCNNNNNNNNNNCNNCNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNNCNNCNNCNNCNNCNNCNCNCNCNNCNCNNNCNNIIIIFIINNNNNNNNNNNNIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIFIIIIINNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIINNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFNNCNNNNNNFINNNNNNNIIIIIIIIIFIIIIIIIINNCNCNNCNCNNCNNCNCNCNCNCNCNCNCNCNNNNCNNCNNCNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIINNNNNNNNNNNIFINNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIFIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFIIIIINNNNNNNNNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFINNNNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIFNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIINNNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIFIIINNCNCNCNCNCNCNCNNCNNNCNCNNCNCNCNCNNNNFIINNNNNNNNIFINNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNCNCNCNCNCNCNNCNNCNCNCNNNNCNCNCNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIIIIIFIIINNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIIIIIIINNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIINNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNNNCNNIFINNNNNNNNIIFIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIICNCNCNCNNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNIFIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIIIFIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIICNNNCNCNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNIFIIIINNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIFINNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIINNNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFIINNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIIIIIFIINNCNCNCNNNCNCNCNNCNCNCNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNN","n":["AES","AES","AES","APB_ADC","APB_CTRL","APB_CTRL","APB_CTRL","APB_SARADC","APB_SARADC","ASSIST_DEBUG","ASSIST_DEBUG","ASSIST_DEBUG","BAK_PMS_VIOLATE","BB","BB","BT_BB","BT_BB_NMI","BT_MAC","CACHE_CORE0_ACS","CACHE_IA","CORE0_DRAM0_PMS","CORE0_IRAM0_PMS","CORE0_PIF_PMS","CORE0_PIF_PMS_SIZE","DMA","DMA","DMA_APBPERI_PMS","DMA_CH0","DMA_CH1","DMA_CH2","DS","DS","EFUSE","EFUSE","EFUSE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","GPIO_SD","GPIO_SD","HMAC","HMAC","I2C0","I2C0","I2C_EXT0","I2C_MASTER","I2S0","I2S0","I2S0","ICACHE_PRELOAD0","ICACHE_SYNC0","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","NVIC_PRIO_BITS","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CNTL","RTC_CNTL","RTC_CORE","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SENSITIVE","SENSITIVE","SHA","SHA","SHA","SLC0","SLC1","SPI0","SPI0","SPI1","SPI1","SPI1","SPI2","SPI2","SPI2","SPI_MEM_REJECT_CACHE","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_T0_LEVEL","TG0_WDT_LEVEL","TG1_T0_LEVEL","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","UART0","UART0","UART0","UART1","UART1","UART1","UHCI0","UHCI0","UHCI0","UHCI1","UHCI1","USB_DEVICE","USB_DEVICE","USB_DEVICE","WIFI_BB","WIFI_MAC","WIFI_MAC_NMI","WIFI_PWR","XTS_AES","XTS_AES","aes","apb_ctrl","apb_saradc","assist_debug","bb","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","dma","ds","efuse","eq","extmem","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","generic","gpio","gpio_sd","hmac","i2c0","i2s0","interrupt","interrupt_core0","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","io_mux","ledc","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","rmt","rng","rsa","rtc_cntl","sensitive","sha","spi0","spi1","spi2","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","system","systimer","take","timg0","timg1","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","twai0","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","uhci0","uhci1","usb_device","xts_aes","AAD_BLOCK_NUM","BLOCK_MODE","BLOCK_NUM","CONTINUE","DATE","DMA_ENABLE","DMA_EXIT","ENDIAN","H_MEM","INC_SEL","INT_CLEAR","INT_ENA","IV_MEM","J0_MEM","KEY_0","KEY_1","KEY_2","KEY_3","KEY_4","KEY_5","KEY_6","KEY_7","MODE","REMAINDER_BIT_NUM","RegisterBlock","STATE","T0_MEM","TEXT_IN_0","TEXT_IN_1","TEXT_IN_2","TEXT_IN_3","TEXT_OUT_0","TEXT_OUT_1","TEXT_OUT_2","TEXT_OUT_3","TRIGGER","aad_block_num","aad_block_num","block_mode","block_mode","block_num","block_num","borrow","borrow_mut","continue_","continue_","date","date","dma_enable","dma_enable","dma_exit","dma_exit","endian","endian","from","h_mem","h_mem","h_mem_iter","inc_sel","inc_sel","int_clear","int_clear","int_ena","int_ena","into","iv_mem","iv_mem","iv_mem_iter","j0_mem","j0_mem","j0_mem_iter","key_0","key_0","key_1","key_1","key_2","key_2","key_3","key_3","key_4","key_4","key_5","key_5","key_6","key_6","key_7","key_7","mode","mode","remainder_bit_num","remainder_bit_num","state","state","t0_mem","t0_mem","t0_mem_iter","text_in_0","text_in_0","text_in_1","text_in_1","text_in_2","text_in_2","text_in_3","text_in_3","text_out_0","text_out_0","text_out_1","text_out_1","text_out_2","text_out_2","text_out_3","text_out_3","trigger","trigger","try_from","try_into","type_id","AAD_BLOCK_NUM_R","AAD_BLOCK_NUM_SPEC","AAD_BLOCK_NUM_W","R","W","aad_block_num","aad_block_num","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLOCK_MODE_R","BLOCK_MODE_SPEC","BLOCK_MODE_W","R","W","bits","block_mode","block_mode","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLOCK_NUM_R","BLOCK_NUM_SPEC","BLOCK_NUM_W","R","W","bits","block_num","block_num","borrow","borrow_mut","from","into","try_from","try_into","type_id","CONTINUE_SPEC","CONTINUE_W","W","bits","borrow","borrow_mut","continue_","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_ENABLE_R","DMA_ENABLE_SPEC","DMA_ENABLE_W","R","W","bits","borrow","borrow_mut","dma_enable","dma_enable","from","into","try_from","try_into","type_id","DMA_EXIT_SPEC","DMA_EXIT_W","W","bits","borrow","borrow_mut","dma_exit","from","into","try_from","try_into","type_id","ENDIAN_R","ENDIAN_SPEC","ENDIAN_W","R","W","bits","borrow","borrow_mut","endian","endian","from","into","try_from","try_into","type_id","H_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","INC_SEL_R","INC_SEL_SPEC","INC_SEL_W","R","W","bits","borrow","borrow_mut","from","inc_sel","inc_sel","into","try_from","try_into","type_id","INT_CLEAR_SPEC","INT_CLEAR_W","W","bits","borrow","borrow_mut","from","int_clear","into","try_from","try_into","type_id","INT_ENA_R","INT_ENA_SPEC","INT_ENA_W","R","W","bits","borrow","borrow_mut","from","int_ena","int_ena","into","try_from","try_into","type_id","IV_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","J0_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","KEY_0_R","KEY_0_SPEC","KEY_0_W","R","W","bits","borrow","borrow_mut","from","into","key_0","key_0","try_from","try_into","type_id","KEY_1_R","KEY_1_SPEC","KEY_1_W","R","W","bits","borrow","borrow_mut","from","into","key_1","key_1","try_from","try_into","type_id","KEY_2_R","KEY_2_SPEC","KEY_2_W","R","W","bits","borrow","borrow_mut","from","into","key_2","key_2","try_from","try_into","type_id","KEY_3_R","KEY_3_SPEC","KEY_3_W","R","W","bits","borrow","borrow_mut","from","into","key_3","key_3","try_from","try_into","type_id","KEY_4_R","KEY_4_SPEC","KEY_4_W","R","W","bits","borrow","borrow_mut","from","into","key_4","key_4","try_from","try_into","type_id","KEY_5_R","KEY_5_SPEC","KEY_5_W","R","W","bits","borrow","borrow_mut","from","into","key_5","key_5","try_from","try_into","type_id","KEY_6_R","KEY_6_SPEC","KEY_6_W","R","W","bits","borrow","borrow_mut","from","into","key_6","key_6","try_from","try_into","type_id","KEY_7_R","KEY_7_SPEC","KEY_7_W","R","W","bits","borrow","borrow_mut","from","into","key_7","key_7","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","R","REMAINDER_BIT_NUM_R","REMAINDER_BIT_NUM_SPEC","REMAINDER_BIT_NUM_W","W","bits","borrow","borrow_mut","from","into","remainder_bit_num","remainder_bit_num","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","R","T0_MEM_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","TEXT_IN_0_R","TEXT_IN_0_SPEC","TEXT_IN_0_W","W","bits","borrow","borrow_mut","from","into","text_in_0","text_in_0","try_from","try_into","type_id","R","TEXT_IN_1_R","TEXT_IN_1_SPEC","TEXT_IN_1_W","W","bits","borrow","borrow_mut","from","into","text_in_1","text_in_1","try_from","try_into","type_id","R","TEXT_IN_2_R","TEXT_IN_2_SPEC","TEXT_IN_2_W","W","bits","borrow","borrow_mut","from","into","text_in_2","text_in_2","try_from","try_into","type_id","R","TEXT_IN_3_R","TEXT_IN_3_SPEC","TEXT_IN_3_W","W","bits","borrow","borrow_mut","from","into","text_in_3","text_in_3","try_from","try_into","type_id","R","TEXT_OUT_0_R","TEXT_OUT_0_SPEC","TEXT_OUT_0_W","W","bits","borrow","borrow_mut","from","into","text_out_0","text_out_0","try_from","try_into","type_id","R","TEXT_OUT_1_R","TEXT_OUT_1_SPEC","TEXT_OUT_1_W","W","bits","borrow","borrow_mut","from","into","text_out_1","text_out_1","try_from","try_into","type_id","R","TEXT_OUT_2_R","TEXT_OUT_2_SPEC","TEXT_OUT_2_W","W","bits","borrow","borrow_mut","from","into","text_out_2","text_out_2","try_from","try_into","type_id","R","TEXT_OUT_3_R","TEXT_OUT_3_SPEC","TEXT_OUT_3_W","W","bits","borrow","borrow_mut","from","into","text_out_3","text_out_3","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id","CLKGATE_FORCE_ON","CLK_OUT_EN","DATE","EXT_MEM_PMS_LOCK","FLASH_ACE0_ADDR","FLASH_ACE0_ATTR","FLASH_ACE0_SIZE","FLASH_ACE1_ADDR","FLASH_ACE1_ATTR","FLASH_ACE1_SIZE","FLASH_ACE2_ADDR","FLASH_ACE2_ATTR","FLASH_ACE2_SIZE","FLASH_ACE3_ADDR","FLASH_ACE3_ATTR","FLASH_ACE3_SIZE","FRONT_END_MEM_PD","HOST_INF_SEL","MEM_POWER_DOWN","MEM_POWER_UP","PERI_BACKUP_APB_ADDR","PERI_BACKUP_CONFIG","PERI_BACKUP_INT_CLR","PERI_BACKUP_INT_ENA","PERI_BACKUP_INT_RAW","PERI_BACKUP_INT_ST","PERI_BACKUP_MEM_ADDR","REDCY_SIG0","REDCY_SIG1","RETENTION_CTRL","RND_DATA","RegisterBlock","SDIO_CTRL","SPI_MEM_PMS_CTRL","SPI_MEM_REJECT_ADDR","SYSCLK_CONF","TICK_CONF","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","WIFI_RST_EN","borrow","borrow_mut","clk_out_en","clk_out_en","clkgate_force_on","clkgate_force_on","date","date","ext_mem_pms_lock","ext_mem_pms_lock","flash_ace0_addr","flash_ace0_addr","flash_ace0_attr","flash_ace0_attr","flash_ace0_size","flash_ace0_size","flash_ace1_addr","flash_ace1_addr","flash_ace1_attr","flash_ace1_attr","flash_ace1_size","flash_ace1_size","flash_ace2_addr","flash_ace2_addr","flash_ace2_attr","flash_ace2_attr","flash_ace2_size","flash_ace2_size","flash_ace3_addr","flash_ace3_addr","flash_ace3_attr","flash_ace3_attr","flash_ace3_size","flash_ace3_size","from","front_end_mem_pd","front_end_mem_pd","host_inf_sel","host_inf_sel","into","mem_power_down","mem_power_down","mem_power_up","mem_power_up","peri_backup_apb_addr","peri_backup_apb_addr","peri_backup_config","peri_backup_config","peri_backup_int_clr","peri_backup_int_clr","peri_backup_int_ena","peri_backup_int_ena","peri_backup_int_raw","peri_backup_int_raw","peri_backup_int_st","peri_backup_int_st","peri_backup_mem_addr","peri_backup_mem_addr","redcy_sig0","redcy_sig0","redcy_sig1","redcy_sig1","retention_ctrl","retention_ctrl","rnd_data","rnd_data","sdio_ctrl","sdio_ctrl","spi_mem_pms_ctrl","spi_mem_pms_ctrl","spi_mem_reject_addr","spi_mem_reject_addr","sysclk_conf","sysclk_conf","tick_conf","tick_conf","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","wifi_bb_cfg_2","wifi_bb_cfg_2","wifi_clk_en","wifi_clk_en","wifi_rst_en","wifi_rst_en","CLK160_OEN_R","CLK160_OEN_W","CLK20_OEN_R","CLK20_OEN_W","CLK22_OEN_R","CLK22_OEN_W","CLK40X_BB_OEN_R","CLK40X_BB_OEN_W","CLK44_OEN_R","CLK44_OEN_W","CLK80_OEN_R","CLK80_OEN_W","CLK_320M_OEN_R","CLK_320M_OEN_W","CLK_ADC_INF_OEN_R","CLK_ADC_INF_OEN_W","CLK_BB_OEN_R","CLK_BB_OEN_W","CLK_DAC_CPU_OEN_R","CLK_DAC_CPU_OEN_W","CLK_OUT_EN_SPEC","CLK_XTAL_OEN_R","CLK_XTAL_OEN_W","R","W","bits","borrow","borrow_mut","clk160_oen","clk160_oen","clk20_oen","clk20_oen","clk22_oen","clk22_oen","clk40x_bb_oen","clk40x_bb_oen","clk44_oen","clk44_oen","clk80_oen","clk80_oen","clk_320m_oen","clk_320m_oen","clk_adc_inf_oen","clk_adc_inf_oen","clk_bb_oen","clk_bb_oen","clk_dac_cpu_oen","clk_dac_cpu_oen","clk_xtal_oen","clk_xtal_oen","from","into","try_from","try_into","type_id","CLKGATE_FORCE_ON_SPEC","R","ROM_CLKGATE_FORCE_ON_R","ROM_CLKGATE_FORCE_ON_W","SRAM_CLKGATE_FORCE_ON_R","SRAM_CLKGATE_FORCE_ON_W","W","bits","borrow","borrow_mut","from","into","rom_clkgate_force_on","rom_clkgate_force_on","sram_clkgate_force_on","sram_clkgate_force_on","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","EXT_MEM_PMS_LOCK_R","EXT_MEM_PMS_LOCK_SPEC","EXT_MEM_PMS_LOCK_W","R","W","bits","borrow","borrow_mut","ext_mem_pms_lock","ext_mem_pms_lock","from","into","try_from","try_into","type_id","FLASH_ACE0_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE0_ATTR_R","FLASH_ACE0_ATTR_SPEC","FLASH_ACE0_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace0_attr","flash_ace0_attr","from","into","try_from","try_into","type_id","FLASH_ACE0_SIZE_R","FLASH_ACE0_SIZE_SPEC","FLASH_ACE0_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace0_size","flash_ace0_size","from","into","try_from","try_into","type_id","FLASH_ACE1_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE1_ATTR_R","FLASH_ACE1_ATTR_SPEC","FLASH_ACE1_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace1_attr","flash_ace1_attr","from","into","try_from","try_into","type_id","FLASH_ACE1_SIZE_R","FLASH_ACE1_SIZE_SPEC","FLASH_ACE1_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace1_size","flash_ace1_size","from","into","try_from","try_into","type_id","FLASH_ACE2_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE2_ATTR_R","FLASH_ACE2_ATTR_SPEC","FLASH_ACE2_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace2_attr","flash_ace2_attr","from","into","try_from","try_into","type_id","FLASH_ACE2_SIZE_R","FLASH_ACE2_SIZE_SPEC","FLASH_ACE2_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace2_size","flash_ace2_size","from","into","try_from","try_into","type_id","FLASH_ACE3_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE3_ATTR_R","FLASH_ACE3_ATTR_SPEC","FLASH_ACE3_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace3_attr","flash_ace3_attr","from","into","try_from","try_into","type_id","FLASH_ACE3_SIZE_R","FLASH_ACE3_SIZE_SPEC","FLASH_ACE3_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace3_size","flash_ace3_size","from","into","try_from","try_into","type_id","AGC_MEM_FORCE_PD_R","AGC_MEM_FORCE_PD_W","AGC_MEM_FORCE_PU_R","AGC_MEM_FORCE_PU_W","DC_MEM_FORCE_PD_R","DC_MEM_FORCE_PD_W","DC_MEM_FORCE_PU_R","DC_MEM_FORCE_PU_W","FRONT_END_MEM_PD_SPEC","PBUS_MEM_FORCE_PD_R","PBUS_MEM_FORCE_PD_W","PBUS_MEM_FORCE_PU_R","PBUS_MEM_FORCE_PU_W","R","W","agc_mem_force_pd","agc_mem_force_pd","agc_mem_force_pu","agc_mem_force_pu","bits","borrow","borrow_mut","dc_mem_force_pd","dc_mem_force_pd","dc_mem_force_pu","dc_mem_force_pu","from","into","pbus_mem_force_pd","pbus_mem_force_pd","pbus_mem_force_pu","pbus_mem_force_pu","try_from","try_into","type_id","HOST_INF_SEL_SPEC","PERI_IO_SWAP_R","PERI_IO_SWAP_W","R","W","bits","borrow","borrow_mut","from","into","peri_io_swap","peri_io_swap","try_from","try_into","type_id","MEM_POWER_DOWN_SPEC","R","ROM_POWER_DOWN_R","ROM_POWER_DOWN_W","SRAM_POWER_DOWN_R","SRAM_POWER_DOWN_W","W","bits","borrow","borrow_mut","from","into","rom_power_down","rom_power_down","sram_power_down","sram_power_down","try_from","try_into","type_id","MEM_POWER_UP_SPEC","R","ROM_POWER_UP_R","ROM_POWER_UP_W","SRAM_POWER_UP_R","SRAM_POWER_UP_W","W","bits","borrow","borrow_mut","from","into","rom_power_up","rom_power_up","sram_power_up","sram_power_up","try_from","try_into","type_id","BACKUP_APB_START_ADDR_R","BACKUP_APB_START_ADDR_W","PERI_BACKUP_APB_ADDR_SPEC","R","W","backup_apb_start_addr","backup_apb_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","PERI_BACKUP_BURST_LIMIT_R","PERI_BACKUP_BURST_LIMIT_W","PERI_BACKUP_CONFIG_SPEC","PERI_BACKUP_ENA_R","PERI_BACKUP_ENA_W","PERI_BACKUP_FLOW_ERR_R","PERI_BACKUP_SIZE_R","PERI_BACKUP_SIZE_W","PERI_BACKUP_START_W","PERI_BACKUP_TOUT_THRES_R","PERI_BACKUP_TOUT_THRES_W","PERI_BACKUP_TO_MEM_R","PERI_BACKUP_TO_MEM_W","R","W","bits","borrow","borrow_mut","from","into","peri_backup_burst_limit","peri_backup_burst_limit","peri_backup_ena","peri_backup_ena","peri_backup_flow_err","peri_backup_size","peri_backup_size","peri_backup_start","peri_backup_to_mem","peri_backup_to_mem","peri_backup_tout_thres","peri_backup_tout_thres","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_CLR_W","PERI_BACKUP_ERR_INT_CLR_W","PERI_BACKUP_INT_CLR_SPEC","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_clr","peri_backup_err_int_clr","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ENA_R","PERI_BACKUP_DONE_INT_ENA_W","PERI_BACKUP_ERR_INT_ENA_R","PERI_BACKUP_ERR_INT_ENA_W","PERI_BACKUP_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_ena","peri_backup_done_int_ena","peri_backup_err_int_ena","peri_backup_err_int_ena","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_RAW_R","PERI_BACKUP_ERR_INT_RAW_R","PERI_BACKUP_INT_RAW_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_raw","peri_backup_err_int_raw","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ST_R","PERI_BACKUP_ERR_INT_ST_R","PERI_BACKUP_INT_ST_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_st","peri_backup_err_int_st","try_from","try_into","type_id","BACKUP_MEM_START_ADDR_R","BACKUP_MEM_START_ADDR_W","PERI_BACKUP_MEM_ADDR_SPEC","R","W","backup_mem_start_addr","backup_mem_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","REDCY_ANDOR_R","REDCY_SIG0_R","REDCY_SIG0_SPEC","REDCY_SIG0_W","W","bits","borrow","borrow_mut","from","into","redcy_andor","redcy_sig0","redcy_sig0","try_from","try_into","type_id","R","REDCY_NANDOR_R","REDCY_SIG1_R","REDCY_SIG1_SPEC","REDCY_SIG1_W","W","bits","borrow","borrow_mut","from","into","redcy_nandor","redcy_sig1","redcy_sig1","try_from","try_into","type_id","NOBYPASS_CPU_ISO_RST_R","NOBYPASS_CPU_ISO_RST_W","R","RETENTION_CTRL_SPEC","RETENTION_LINK_ADDR_R","RETENTION_LINK_ADDR_W","W","bits","borrow","borrow_mut","from","into","nobypass_cpu_iso_rst","nobypass_cpu_iso_rst","retention_link_addr","retention_link_addr","try_from","try_into","type_id","R","RND_DATA_R","RND_DATA_SPEC","borrow","borrow_mut","from","into","rnd_data","try_from","try_into","type_id","R","SDIO_CTRL_SPEC","SDIO_WIN_ACCESS_EN_R","SDIO_WIN_ACCESS_EN_W","W","bits","borrow","borrow_mut","from","into","sdio_win_access_en","sdio_win_access_en","try_from","try_into","type_id","R","SPI_MEM_PMS_CTRL_SPEC","SPI_MEM_REJECT_CDE_R","SPI_MEM_REJECT_CLR_W","SPI_MEM_REJECT_INT_R","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_cde","spi_mem_reject_clr","spi_mem_reject_int","try_from","try_into","type_id","R","SPI_MEM_REJECT_ADDR_R","SPI_MEM_REJECT_ADDR_SPEC","borrow","borrow_mut","from","into","spi_mem_reject_addr","try_from","try_into","type_id","CLK_320M_EN_R","CLK_320M_EN_W","CLK_EN_R","CLK_EN_W","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","RST_TICK_CNT_R","RST_TICK_CNT_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_320m_en","clk_320m_en","clk_en","clk_en","from","into","pre_div_cnt","pre_div_cnt","rst_tick_cnt","rst_tick_cnt","try_from","try_into","type_id","CK8M_TICK_NUM_R","CK8M_TICK_NUM_W","R","TICK_CONF_SPEC","TICK_ENABLE_R","TICK_ENABLE_W","W","XTAL_TICK_NUM_R","XTAL_TICK_NUM_W","bits","borrow","borrow_mut","ck8m_tick_num","ck8m_tick_num","from","into","tick_enable","tick_enable","try_from","try_into","type_id","xtal_tick_num","xtal_tick_num","R","W","WIFI_BB_CFG_R","WIFI_BB_CFG_SPEC","WIFI_BB_CFG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","R","W","WIFI_BB_CFG_2_R","WIFI_BB_CFG_2_SPEC","WIFI_BB_CFG_2_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg_2","wifi_bb_cfg_2","R","W","WIFI_CLK_EN_R","WIFI_CLK_EN_SPEC","WIFI_CLK_EN_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_clk_en","wifi_clk_en","R","W","WIFI_RST_EN_SPEC","WIFI_RST_R","WIFI_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_rst","wifi_rst","APB_TSENS_CTRL","ARB_CTRL","CALI","CLKM_CONF","CTRL","CTRL2","CTRL_DATE","DMA_CONF","FILTER_CTRL0","FILTER_CTRL1","FSM_WAIT","INT_CLR","INT_ENA","INT_RAW","INT_ST","ONETIME_SAMPLE","RegisterBlock","SAR1DATA_STATUS","SAR1_STATUS","SAR2DATA_STATUS","SAR2_STATUS","SAR_PATT_TAB1","SAR_PATT_TAB2","THRES0_CTRL","THRES1_CTRL","THRES_CTRL","TSENS_CTRL2","apb_tsens_ctrl","apb_tsens_ctrl","arb_ctrl","arb_ctrl","borrow","borrow_mut","cali","cali","clkm_conf","clkm_conf","ctrl","ctrl","ctrl2","ctrl2","ctrl_date","ctrl_date","dma_conf","dma_conf","filter_ctrl0","filter_ctrl0","filter_ctrl1","filter_ctrl1","from","fsm_wait","fsm_wait","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","onetime_sample","onetime_sample","sar1_status","sar1_status","sar1data_status","sar1data_status","sar2_status","sar2_status","sar2data_status","sar2data_status","sar_patt_tab1","sar_patt_tab1","sar_patt_tab2","sar_patt_tab2","thres0_ctrl","thres0_ctrl","thres1_ctrl","thres1_ctrl","thres_ctrl","thres_ctrl","try_from","try_into","tsens_ctrl2","tsens_ctrl2","type_id","APB_TSENS_CTRL_SPEC","R","TSENS_CLK_DIV_R","TSENS_CLK_DIV_W","TSENS_IN_INV_R","TSENS_IN_INV_W","TSENS_OUT_R","TSENS_PU_R","TSENS_PU_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tsens_clk_div","tsens_clk_div","tsens_in_inv","tsens_in_inv","tsens_out","tsens_pu","tsens_pu","type_id","ADC_ARB_APB_FORCE_R","ADC_ARB_APB_FORCE_W","ADC_ARB_APB_PRIORITY_R","ADC_ARB_APB_PRIORITY_W","ADC_ARB_FIX_PRIORITY_R","ADC_ARB_FIX_PRIORITY_W","ADC_ARB_GRANT_FORCE_R","ADC_ARB_GRANT_FORCE_W","ADC_ARB_RTC_FORCE_R","ADC_ARB_RTC_FORCE_W","ADC_ARB_RTC_PRIORITY_R","ADC_ARB_RTC_PRIORITY_W","ADC_ARB_WIFI_FORCE_R","ADC_ARB_WIFI_FORCE_W","ADC_ARB_WIFI_PRIORITY_R","ADC_ARB_WIFI_PRIORITY_W","ARB_CTRL_SPEC","R","W","adc_arb_apb_force","adc_arb_apb_force","adc_arb_apb_priority","adc_arb_apb_priority","adc_arb_fix_priority","adc_arb_fix_priority","adc_arb_grant_force","adc_arb_grant_force","adc_arb_rtc_force","adc_arb_rtc_force","adc_arb_rtc_priority","adc_arb_rtc_priority","adc_arb_wifi_force","adc_arb_wifi_force","adc_arb_wifi_priority","adc_arb_wifi_priority","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC_CALI_CFG_R","APB_SARADC_CALI_CFG_W","CALI_SPEC","R","W","apb_saradc_cali_cfg","apb_saradc_cali_cfg","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLKM_CONF_SPEC","CLKM_DIV_A_R","CLKM_DIV_A_W","CLKM_DIV_B_R","CLKM_DIV_B_W","CLKM_DIV_NUM_R","CLKM_DIV_NUM_W","CLK_EN_R","CLK_EN_W","CLK_SEL_R","CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","clk_sel","clk_sel","clkm_div_a","clkm_div_a","clkm_div_b","clkm_div_b","clkm_div_num","clkm_div_num","from","into","try_from","try_into","type_id","CTRL_SPEC","R","SARADC_SAR_CLK_DIV_R","SARADC_SAR_CLK_DIV_W","SARADC_SAR_CLK_GATED_R","SARADC_SAR_CLK_GATED_W","SARADC_SAR_PATT_LEN_R","SARADC_SAR_PATT_LEN_W","SARADC_SAR_PATT_P_CLEAR_R","SARADC_SAR_PATT_P_CLEAR_W","SARADC_START_FORCE_R","SARADC_START_FORCE_W","SARADC_START_R","SARADC_START_W","SARADC_WAIT_ARB_CYCLE_R","SARADC_WAIT_ARB_CYCLE_W","SARADC_XPD_SAR_FORCE_R","SARADC_XPD_SAR_FORCE_W","W","bits","borrow","borrow_mut","from","into","saradc_sar_clk_div","saradc_sar_clk_div","saradc_sar_clk_gated","saradc_sar_clk_gated","saradc_sar_patt_len","saradc_sar_patt_len","saradc_sar_patt_p_clear","saradc_sar_patt_p_clear","saradc_start","saradc_start","saradc_start_force","saradc_start_force","saradc_wait_arb_cycle","saradc_wait_arb_cycle","saradc_xpd_sar_force","saradc_xpd_sar_force","try_from","try_into","type_id","CTRL2_SPEC","R","SARADC_MAX_MEAS_NUM_R","SARADC_MAX_MEAS_NUM_W","SARADC_MEAS_NUM_LIMIT_R","SARADC_MEAS_NUM_LIMIT_W","SARADC_SAR1_INV_R","SARADC_SAR1_INV_W","SARADC_SAR2_INV_R","SARADC_SAR2_INV_W","SARADC_TIMER_EN_R","SARADC_TIMER_EN_W","SARADC_TIMER_TARGET_R","SARADC_TIMER_TARGET_W","W","bits","borrow","borrow_mut","from","into","saradc_max_meas_num","saradc_max_meas_num","saradc_meas_num_limit","saradc_meas_num_limit","saradc_sar1_inv","saradc_sar1_inv","saradc_sar2_inv","saradc_sar2_inv","saradc_timer_en","saradc_timer_en","saradc_timer_target","saradc_timer_target","try_from","try_into","type_id","CTRL_DATE_SPEC","DATE_R","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","APB_ADC_EOF_NUM_R","APB_ADC_EOF_NUM_W","APB_ADC_RESET_FSM_R","APB_ADC_RESET_FSM_W","APB_ADC_TRANS_R","APB_ADC_TRANS_W","DMA_CONF_SPEC","R","W","apb_adc_eof_num","apb_adc_eof_num","apb_adc_reset_fsm","apb_adc_reset_fsm","apb_adc_trans","apb_adc_trans","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC_FILTER_CHANNEL0_R","APB_SARADC_FILTER_CHANNEL0_W","APB_SARADC_FILTER_CHANNEL1_R","APB_SARADC_FILTER_CHANNEL1_W","APB_SARADC_FILTER_RESET_R","APB_SARADC_FILTER_RESET_W","FILTER_CTRL0_SPEC","R","W","apb_saradc_filter_channel0","apb_saradc_filter_channel0","apb_saradc_filter_channel1","apb_saradc_filter_channel1","apb_saradc_filter_reset","apb_saradc_filter_reset","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC_FILTER_FACTOR0_R","APB_SARADC_FILTER_FACTOR0_W","APB_SARADC_FILTER_FACTOR1_R","APB_SARADC_FILTER_FACTOR1_W","FILTER_CTRL1_SPEC","R","W","apb_saradc_filter_factor0","apb_saradc_filter_factor0","apb_saradc_filter_factor1","apb_saradc_filter_factor1","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","FSM_WAIT_SPEC","R","SARADC_RSTB_WAIT_R","SARADC_RSTB_WAIT_W","SARADC_STANDBY_WAIT_R","SARADC_STANDBY_WAIT_W","SARADC_XPD_WAIT_R","SARADC_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","saradc_rstb_wait","saradc_rstb_wait","saradc_standby_wait","saradc_standby_wait","saradc_xpd_wait","saradc_xpd_wait","try_from","try_into","type_id","APB_SARADC1_DONE_INT_CLR_W","APB_SARADC2_DONE_INT_CLR_W","APB_SARADC_THRES0_HIGH_INT_CLR_W","APB_SARADC_THRES0_LOW_INT_CLR_W","APB_SARADC_THRES1_HIGH_INT_CLR_W","APB_SARADC_THRES1_LOW_INT_CLR_W","INT_CLR_SPEC","W","apb_saradc1_done_int_clr","apb_saradc2_done_int_clr","apb_saradc_thres0_high_int_clr","apb_saradc_thres0_low_int_clr","apb_saradc_thres1_high_int_clr","apb_saradc_thres1_low_int_clr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ENA_R","APB_SARADC1_DONE_INT_ENA_W","APB_SARADC2_DONE_INT_ENA_R","APB_SARADC2_DONE_INT_ENA_W","APB_SARADC_THRES0_HIGH_INT_ENA_R","APB_SARADC_THRES0_HIGH_INT_ENA_W","APB_SARADC_THRES0_LOW_INT_ENA_R","APB_SARADC_THRES0_LOW_INT_ENA_W","APB_SARADC_THRES1_HIGH_INT_ENA_R","APB_SARADC_THRES1_HIGH_INT_ENA_W","APB_SARADC_THRES1_LOW_INT_ENA_R","APB_SARADC_THRES1_LOW_INT_ENA_W","INT_ENA_SPEC","R","W","apb_saradc1_done_int_ena","apb_saradc1_done_int_ena","apb_saradc2_done_int_ena","apb_saradc2_done_int_ena","apb_saradc_thres0_high_int_ena","apb_saradc_thres0_high_int_ena","apb_saradc_thres0_low_int_ena","apb_saradc_thres0_low_int_ena","apb_saradc_thres1_high_int_ena","apb_saradc_thres1_high_int_ena","apb_saradc_thres1_low_int_ena","apb_saradc_thres1_low_int_ena","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC1_DONE_INT_RAW_R","APB_SARADC2_DONE_INT_RAW_R","APB_SARADC_THRES0_HIGH_INT_RAW_R","APB_SARADC_THRES0_LOW_INT_RAW_R","APB_SARADC_THRES1_HIGH_INT_RAW_R","APB_SARADC_THRES1_LOW_INT_RAW_R","INT_RAW_SPEC","R","apb_saradc1_done_int_raw","apb_saradc2_done_int_raw","apb_saradc_thres0_high_int_raw","apb_saradc_thres0_low_int_raw","apb_saradc_thres1_high_int_raw","apb_saradc_thres1_low_int_raw","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ST_R","APB_SARADC2_DONE_INT_ST_R","APB_SARADC_THRES0_HIGH_INT_ST_R","APB_SARADC_THRES0_LOW_INT_ST_R","APB_SARADC_THRES1_HIGH_INT_ST_R","APB_SARADC_THRES1_LOW_INT_ST_R","INT_ST_SPEC","R","apb_saradc1_done_int_st","apb_saradc2_done_int_st","apb_saradc_thres0_high_int_st","apb_saradc_thres0_low_int_st","apb_saradc_thres1_high_int_st","apb_saradc_thres1_low_int_st","borrow","borrow_mut","from","into","try_from","try_into","type_id","ONETIME_SAMPLE_SPEC","R","SARADC1_ONETIME_SAMPLE_R","SARADC1_ONETIME_SAMPLE_W","SARADC2_ONETIME_SAMPLE_R","SARADC2_ONETIME_SAMPLE_W","SARADC_ONETIME_ATTEN_R","SARADC_ONETIME_ATTEN_W","SARADC_ONETIME_CHANNEL_R","SARADC_ONETIME_CHANNEL_W","SARADC_ONETIME_START_R","SARADC_ONETIME_START_W","W","bits","borrow","borrow_mut","from","into","saradc1_onetime_sample","saradc1_onetime_sample","saradc2_onetime_sample","saradc2_onetime_sample","saradc_onetime_atten","saradc_onetime_atten","saradc_onetime_channel","saradc_onetime_channel","saradc_onetime_start","saradc_onetime_start","try_from","try_into","type_id","R","SAR1_STATUS_SPEC","SARADC_SAR1_STATUS_R","borrow","borrow_mut","from","into","saradc_sar1_status","try_from","try_into","type_id","APB_SARADC1_DATA_R","R","SAR1DATA_STATUS_SPEC","apb_saradc1_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SAR2_STATUS_SPEC","SARADC_SAR2_STATUS_R","borrow","borrow_mut","from","into","saradc_sar2_status","try_from","try_into","type_id","APB_SARADC2_DATA_R","R","SAR2DATA_STATUS_SPEC","apb_saradc2_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB1_R","SARADC_SAR_PATT_TAB1_W","SAR_PATT_TAB1_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab1","saradc_sar_patt_tab1","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB2_R","SARADC_SAR_PATT_TAB2_W","SAR_PATT_TAB2_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab2","saradc_sar_patt_tab2","try_from","try_into","type_id","APB_SARADC_THRES0_CHANNEL_R","APB_SARADC_THRES0_CHANNEL_W","APB_SARADC_THRES0_HIGH_R","APB_SARADC_THRES0_HIGH_W","APB_SARADC_THRES0_LOW_R","APB_SARADC_THRES0_LOW_W","R","THRES0_CTRL_SPEC","W","apb_saradc_thres0_channel","apb_saradc_thres0_channel","apb_saradc_thres0_high","apb_saradc_thres0_high","apb_saradc_thres0_low","apb_saradc_thres0_low","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC_THRES1_CHANNEL_R","APB_SARADC_THRES1_CHANNEL_W","APB_SARADC_THRES1_HIGH_R","APB_SARADC_THRES1_HIGH_W","APB_SARADC_THRES1_LOW_R","APB_SARADC_THRES1_LOW_W","R","THRES1_CTRL_SPEC","W","apb_saradc_thres1_channel","apb_saradc_thres1_channel","apb_saradc_thres1_high","apb_saradc_thres1_high","apb_saradc_thres1_low","apb_saradc_thres1_low","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_SARADC_THRES0_EN_R","APB_SARADC_THRES0_EN_W","APB_SARADC_THRES1_EN_R","APB_SARADC_THRES1_EN_W","APB_SARADC_THRES_ALL_EN_R","APB_SARADC_THRES_ALL_EN_W","R","THRES_CTRL_SPEC","W","apb_saradc_thres0_en","apb_saradc_thres0_en","apb_saradc_thres1_en","apb_saradc_thres1_en","apb_saradc_thres_all_en","apb_saradc_thres_all_en","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","TSENS_CLK_INV_R","TSENS_CLK_INV_W","TSENS_CLK_SEL_R","TSENS_CLK_SEL_W","TSENS_CTRL2_SPEC","TSENS_XPD_FORCE_R","TSENS_XPD_FORCE_W","TSENS_XPD_WAIT_R","TSENS_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tsens_clk_inv","tsens_clk_inv","tsens_clk_sel","tsens_clk_sel","tsens_xpd_force","tsens_xpd_force","tsens_xpd_wait","tsens_xpd_wait","type_id","C0RE_0_DEBUG_MODE","C0RE_0_LASTPC_BEFORE_EXCEPTION","CORE_0_AREA_DRAM0_0_MAX","CORE_0_AREA_DRAM0_0_MIN","CORE_0_AREA_DRAM0_1_MAX","CORE_0_AREA_DRAM0_1_MIN","CORE_0_AREA_PC","CORE_0_AREA_PIF_0_MAX","CORE_0_AREA_PIF_0_MIN","CORE_0_AREA_PIF_1_MAX","CORE_0_AREA_PIF_1_MIN","CORE_0_AREA_SP","CORE_0_DRAM0_EXCEPTION_MONITOR_0","CORE_0_DRAM0_EXCEPTION_MONITOR_1","CORE_0_DRAM0_EXCEPTION_MONITOR_2","CORE_0_DRAM0_EXCEPTION_MONITOR_3","CORE_0_INTR_CLR","CORE_0_INTR_ENA","CORE_0_INTR_RAW","CORE_0_IRAM0_EXCEPTION_MONITOR_0","CORE_0_IRAM0_EXCEPTION_MONITOR_1","CORE_0_MONTR_ENA","CORE_0_RCD_EN","CORE_0_RCD_PDEBUGPC","CORE_0_RCD_PDEBUGSP","CORE_0_SP_MAX","CORE_0_SP_MIN","CORE_0_SP_PC","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1","DATE","LOG_DATA_0","LOG_DATA_MASK","LOG_MAX","LOG_MEM_END","LOG_MEM_FULL_FLAG","LOG_MEM_START","LOG_MEM_WRITING_ADDR","LOG_MIN","LOG_SETTING","RegisterBlock","borrow","borrow_mut","c0re_0_debug_mode","c0re_0_debug_mode","c0re_0_lastpc_before_exception","c0re_0_lastpc_before_exception","core_0_area_dram0_0_max","core_0_area_dram0_0_max","core_0_area_dram0_0_min","core_0_area_dram0_0_min","core_0_area_dram0_1_max","core_0_area_dram0_1_max","core_0_area_dram0_1_min","core_0_area_dram0_1_min","core_0_area_pc","core_0_area_pc","core_0_area_pif_0_max","core_0_area_pif_0_max","core_0_area_pif_0_min","core_0_area_pif_0_min","core_0_area_pif_1_max","core_0_area_pif_1_max","core_0_area_pif_1_min","core_0_area_pif_1_min","core_0_area_sp","core_0_area_sp","core_0_dram0_exception_monitor_0","core_0_dram0_exception_monitor_0","core_0_dram0_exception_monitor_1","core_0_dram0_exception_monitor_1","core_0_dram0_exception_monitor_2","core_0_dram0_exception_monitor_2","core_0_dram0_exception_monitor_3","core_0_dram0_exception_monitor_3","core_0_intr_clr","core_0_intr_clr","core_0_intr_ena","core_0_intr_ena","core_0_intr_raw","core_0_intr_raw","core_0_iram0_exception_monitor_0","core_0_iram0_exception_monitor_0","core_0_iram0_exception_monitor_1","core_0_iram0_exception_monitor_1","core_0_montr_ena","core_0_montr_ena","core_0_rcd_en","core_0_rcd_en","core_0_rcd_pdebugpc","core_0_rcd_pdebugpc","core_0_rcd_pdebugsp","core_0_rcd_pdebugsp","core_0_sp_max","core_0_sp_max","core_0_sp_min","core_0_sp_min","core_0_sp_pc","core_0_sp_pc","core_x_iram0_dram0_exception_monitor_0","core_x_iram0_dram0_exception_monitor_0","core_x_iram0_dram0_exception_monitor_1","core_x_iram0_dram0_exception_monitor_1","date","date","from","into","log_data_0","log_data_0","log_data_mask","log_data_mask","log_max","log_max","log_mem_end","log_mem_end","log_mem_full_flag","log_mem_full_flag","log_mem_start","log_mem_start","log_mem_writing_addr","log_mem_writing_addr","log_min","log_min","log_setting","log_setting","try_from","try_into","type_id","C0RE_0_DEBUG_MODE_SPEC","CORE_0_DEBUG_MODE_R","CORE_0_DEBUG_MODULE_ACTIVE_R","R","borrow","borrow_mut","core_0_debug_mode","core_0_debug_module_active","from","into","try_from","try_into","type_id","C0RE_0_LASTPC_BEFORE_EXCEPTION_SPEC","CORE_0_LASTPC_BEFORE_EXC_R","R","borrow","borrow_mut","core_0_lastpc_before_exc","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_MAX_R","CORE_0_AREA_DRAM0_0_MAX_SPEC","CORE_0_AREA_DRAM0_0_MAX_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_0_max","core_0_area_dram0_0_max","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_MIN_R","CORE_0_AREA_DRAM0_0_MIN_SPEC","CORE_0_AREA_DRAM0_0_MIN_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_0_min","core_0_area_dram0_0_min","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_1_MAX_R","CORE_0_AREA_DRAM0_1_MAX_SPEC","CORE_0_AREA_DRAM0_1_MAX_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_1_max","core_0_area_dram0_1_max","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_1_MIN_R","CORE_0_AREA_DRAM0_1_MIN_SPEC","CORE_0_AREA_DRAM0_1_MIN_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_1_min","core_0_area_dram0_1_min","from","into","try_from","try_into","type_id","CORE_0_AREA_PC_R","CORE_0_AREA_PC_SPEC","R","borrow","borrow_mut","core_0_area_pc","from","into","try_from","try_into","type_id","CORE_0_AREA_PIF_0_MAX_R","CORE_0_AREA_PIF_0_MAX_SPEC","CORE_0_AREA_PIF_0_MAX_W","R","W","bits","borrow","borrow_mut","core_0_area_pif_0_max","core_0_area_pif_0_max","from","into","try_from","try_into","type_id","CORE_0_AREA_PIF_0_MIN_R","CORE_0_AREA_PIF_0_MIN_SPEC","CORE_0_AREA_PIF_0_MIN_W","R","W","bits","borrow","borrow_mut","core_0_area_pif_0_min","core_0_area_pif_0_min","from","into","try_from","try_into","type_id","CORE_0_AREA_PIF_1_MAX_R","CORE_0_AREA_PIF_1_MAX_SPEC","CORE_0_AREA_PIF_1_MAX_W","R","W","bits","borrow","borrow_mut","core_0_area_pif_1_max","core_0_area_pif_1_max","from","into","try_from","try_into","type_id","CORE_0_AREA_PIF_1_MIN_R","CORE_0_AREA_PIF_1_MIN_SPEC","CORE_0_AREA_PIF_1_MIN_W","R","W","bits","borrow","borrow_mut","core_0_area_pif_1_min","core_0_area_pif_1_min","from","into","try_from","try_into","type_id","CORE_0_AREA_SP_R","CORE_0_AREA_SP_SPEC","R","borrow","borrow_mut","core_0_area_sp","from","into","try_from","try_into","type_id","CORE_0_DRAM0_EXCEPTION_MONITOR_0_SPEC","CORE_0_DRAM0_RECORDING_ADDR_0_R","CORE_0_DRAM0_RECORDING_BYTEEN_0_R","CORE_0_DRAM0_RECORDING_WR_0_R","R","borrow","borrow_mut","core_0_dram0_recording_addr_0","core_0_dram0_recording_byteen_0","core_0_dram0_recording_wr_0","from","into","try_from","try_into","type_id","CORE_0_DRAM0_EXCEPTION_MONITOR_1_SPEC","CORE_0_DRAM0_RECORDING_PC_0_R","R","borrow","borrow_mut","core_0_dram0_recording_pc_0","from","into","try_from","try_into","type_id","CORE_0_DRAM0_EXCEPTION_MONITOR_2_SPEC","CORE_0_DRAM0_RECORDING_ADDR_1_R","CORE_0_DRAM0_RECORDING_BYTEEN_1_R","CORE_0_DRAM0_RECORDING_WR_1_R","R","borrow","borrow_mut","core_0_dram0_recording_addr_1","core_0_dram0_recording_byteen_1","core_0_dram0_recording_wr_1","from","into","try_from","try_into","type_id","CORE_0_DRAM0_EXCEPTION_MONITOR_3_SPEC","CORE_0_DRAM0_RECORDING_PC_1_R","R","borrow","borrow_mut","core_0_dram0_recording_pc_1","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_RD_CLR_R","CORE_0_AREA_DRAM0_0_RD_CLR_W","CORE_0_AREA_DRAM0_0_WR_CLR_R","CORE_0_AREA_DRAM0_0_WR_CLR_W","CORE_0_AREA_DRAM0_1_RD_CLR_R","CORE_0_AREA_DRAM0_1_RD_CLR_W","CORE_0_AREA_DRAM0_1_WR_CLR_R","CORE_0_AREA_DRAM0_1_WR_CLR_W","CORE_0_AREA_PIF_0_RD_CLR_R","CORE_0_AREA_PIF_0_RD_CLR_W","CORE_0_AREA_PIF_0_WR_CLR_R","CORE_0_AREA_PIF_0_WR_CLR_W","CORE_0_AREA_PIF_1_RD_CLR_R","CORE_0_AREA_PIF_1_RD_CLR_W","CORE_0_AREA_PIF_1_WR_CLR_R","CORE_0_AREA_PIF_1_WR_CLR_W","CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_R","CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_W","CORE_0_INTR_CLR_SPEC","CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_R","CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_W","CORE_0_SP_SPILL_MAX_CLR_R","CORE_0_SP_SPILL_MAX_CLR_W","CORE_0_SP_SPILL_MIN_CLR_R","CORE_0_SP_SPILL_MIN_CLR_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_0_rd_clr","core_0_area_dram0_0_rd_clr","core_0_area_dram0_0_wr_clr","core_0_area_dram0_0_wr_clr","core_0_area_dram0_1_rd_clr","core_0_area_dram0_1_rd_clr","core_0_area_dram0_1_wr_clr","core_0_area_dram0_1_wr_clr","core_0_area_pif_0_rd_clr","core_0_area_pif_0_rd_clr","core_0_area_pif_0_wr_clr","core_0_area_pif_0_wr_clr","core_0_area_pif_1_rd_clr","core_0_area_pif_1_rd_clr","core_0_area_pif_1_wr_clr","core_0_area_pif_1_wr_clr","core_0_dram0_exception_monitor_clr","core_0_dram0_exception_monitor_clr","core_0_iram0_exception_monitor_clr","core_0_iram0_exception_monitor_clr","core_0_sp_spill_max_clr","core_0_sp_spill_max_clr","core_0_sp_spill_min_clr","core_0_sp_spill_min_clr","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_RD_INTR_ENA_R","CORE_0_AREA_DRAM0_0_RD_INTR_ENA_W","CORE_0_AREA_DRAM0_0_WR_INTR_ENA_R","CORE_0_AREA_DRAM0_0_WR_INTR_ENA_W","CORE_0_AREA_DRAM0_1_RD_INTR_ENA_R","CORE_0_AREA_DRAM0_1_RD_INTR_ENA_W","CORE_0_AREA_DRAM0_1_WR_INTR_ENA_R","CORE_0_AREA_DRAM0_1_WR_INTR_ENA_W","CORE_0_AREA_PIF_0_RD_INTR_ENA_R","CORE_0_AREA_PIF_0_RD_INTR_ENA_W","CORE_0_AREA_PIF_0_WR_INTR_ENA_R","CORE_0_AREA_PIF_0_WR_INTR_ENA_W","CORE_0_AREA_PIF_1_RD_INTR_ENA_R","CORE_0_AREA_PIF_1_RD_INTR_ENA_W","CORE_0_AREA_PIF_1_WR_INTR_ENA_R","CORE_0_AREA_PIF_1_WR_INTR_ENA_W","CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_R","CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_W","CORE_0_INTR_ENA_SPEC","CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_R","CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_W","CORE_0_SP_SPILL_MAX_INTR_ENA_R","CORE_0_SP_SPILL_MAX_INTR_ENA_W","CORE_0_SP_SPILL_MIN_INTR_ENA_R","CORE_0_SP_SPILL_MIN_INTR_ENA_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_0_rd_intr_ena","core_0_area_dram0_0_rd_intr_ena","core_0_area_dram0_0_wr_intr_ena","core_0_area_dram0_0_wr_intr_ena","core_0_area_dram0_1_rd_intr_ena","core_0_area_dram0_1_rd_intr_ena","core_0_area_dram0_1_wr_intr_ena","core_0_area_dram0_1_wr_intr_ena","core_0_area_pif_0_rd_intr_ena","core_0_area_pif_0_rd_intr_ena","core_0_area_pif_0_wr_intr_ena","core_0_area_pif_0_wr_intr_ena","core_0_area_pif_1_rd_intr_ena","core_0_area_pif_1_rd_intr_ena","core_0_area_pif_1_wr_intr_ena","core_0_area_pif_1_wr_intr_ena","core_0_dram0_exception_monitor_rls","core_0_dram0_exception_monitor_rls","core_0_iram0_exception_monitor_rls","core_0_iram0_exception_monitor_rls","core_0_sp_spill_max_intr_ena","core_0_sp_spill_max_intr_ena","core_0_sp_spill_min_intr_ena","core_0_sp_spill_min_intr_ena","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_RD_RAW_R","CORE_0_AREA_DRAM0_0_WR_RAW_R","CORE_0_AREA_DRAM0_1_RD_RAW_R","CORE_0_AREA_DRAM0_1_WR_RAW_R","CORE_0_AREA_PIF_0_RD_RAW_R","CORE_0_AREA_PIF_0_WR_RAW_R","CORE_0_AREA_PIF_1_RD_RAW_R","CORE_0_AREA_PIF_1_WR_RAW_R","CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R","CORE_0_INTR_RAW_SPEC","CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R","CORE_0_SP_SPILL_MAX_RAW_R","CORE_0_SP_SPILL_MIN_RAW_R","R","borrow","borrow_mut","core_0_area_dram0_0_rd_raw","core_0_area_dram0_0_wr_raw","core_0_area_dram0_1_rd_raw","core_0_area_dram0_1_wr_raw","core_0_area_pif_0_rd_raw","core_0_area_pif_0_wr_raw","core_0_area_pif_1_rd_raw","core_0_area_pif_1_wr_raw","core_0_dram0_exception_monitor_raw","core_0_iram0_exception_monitor_raw","core_0_sp_spill_max_raw","core_0_sp_spill_min_raw","from","into","try_from","try_into","type_id","CORE_0_IRAM0_EXCEPTION_MONITOR_0_SPEC","CORE_0_IRAM0_RECORDING_ADDR_0_R","CORE_0_IRAM0_RECORDING_LOADSTORE_0_R","CORE_0_IRAM0_RECORDING_WR_0_R","R","borrow","borrow_mut","core_0_iram0_recording_addr_0","core_0_iram0_recording_loadstore_0","core_0_iram0_recording_wr_0","from","into","try_from","try_into","type_id","CORE_0_IRAM0_EXCEPTION_MONITOR_1_SPEC","CORE_0_IRAM0_RECORDING_ADDR_1_R","CORE_0_IRAM0_RECORDING_LOADSTORE_1_R","CORE_0_IRAM0_RECORDING_WR_1_R","R","borrow","borrow_mut","core_0_iram0_recording_addr_1","core_0_iram0_recording_loadstore_1","core_0_iram0_recording_wr_1","from","into","try_from","try_into","type_id","CORE_0_AREA_DRAM0_0_RD_ENA_R","CORE_0_AREA_DRAM0_0_RD_ENA_W","CORE_0_AREA_DRAM0_0_WR_ENA_R","CORE_0_AREA_DRAM0_0_WR_ENA_W","CORE_0_AREA_DRAM0_1_RD_ENA_R","CORE_0_AREA_DRAM0_1_RD_ENA_W","CORE_0_AREA_DRAM0_1_WR_ENA_R","CORE_0_AREA_DRAM0_1_WR_ENA_W","CORE_0_AREA_PIF_0_RD_ENA_R","CORE_0_AREA_PIF_0_RD_ENA_W","CORE_0_AREA_PIF_0_WR_ENA_R","CORE_0_AREA_PIF_0_WR_ENA_W","CORE_0_AREA_PIF_1_RD_ENA_R","CORE_0_AREA_PIF_1_RD_ENA_W","CORE_0_AREA_PIF_1_WR_ENA_R","CORE_0_AREA_PIF_1_WR_ENA_W","CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R","CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_W","CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R","CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_W","CORE_0_MONTR_ENA_SPEC","CORE_0_SP_SPILL_MAX_ENA_R","CORE_0_SP_SPILL_MAX_ENA_W","CORE_0_SP_SPILL_MIN_ENA_R","CORE_0_SP_SPILL_MIN_ENA_W","R","W","bits","borrow","borrow_mut","core_0_area_dram0_0_rd_ena","core_0_area_dram0_0_rd_ena","core_0_area_dram0_0_wr_ena","core_0_area_dram0_0_wr_ena","core_0_area_dram0_1_rd_ena","core_0_area_dram0_1_rd_ena","core_0_area_dram0_1_wr_ena","core_0_area_dram0_1_wr_ena","core_0_area_pif_0_rd_ena","core_0_area_pif_0_rd_ena","core_0_area_pif_0_wr_ena","core_0_area_pif_0_wr_ena","core_0_area_pif_1_rd_ena","core_0_area_pif_1_rd_ena","core_0_area_pif_1_wr_ena","core_0_area_pif_1_wr_ena","core_0_dram0_exception_monitor_ena","core_0_dram0_exception_monitor_ena","core_0_iram0_exception_monitor_ena","core_0_iram0_exception_monitor_ena","core_0_sp_spill_max_ena","core_0_sp_spill_max_ena","core_0_sp_spill_min_ena","core_0_sp_spill_min_ena","from","into","try_from","try_into","type_id","CORE_0_RCD_EN_SPEC","CORE_0_RCD_PDEBUGEN_R","CORE_0_RCD_PDEBUGEN_W","CORE_0_RCD_RECORDEN_R","CORE_0_RCD_RECORDEN_W","R","W","bits","borrow","borrow_mut","core_0_rcd_pdebugen","core_0_rcd_pdebugen","core_0_rcd_recorden","core_0_rcd_recorden","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGPC_R","CORE_0_RCD_PDEBUGPC_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugpc","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGSP_R","CORE_0_RCD_PDEBUGSP_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugsp","from","into","try_from","try_into","type_id","CORE_0_SP_MAX_R","CORE_0_SP_MAX_SPEC","CORE_0_SP_MAX_W","R","W","bits","borrow","borrow_mut","core_0_sp_max","core_0_sp_max","from","into","try_from","try_into","type_id","CORE_0_SP_MIN_R","CORE_0_SP_MIN_SPEC","CORE_0_SP_MIN_W","R","W","bits","borrow","borrow_mut","core_0_sp_min","core_0_sp_min","from","into","try_from","try_into","type_id","CORE_0_SP_PC_R","CORE_0_SP_PC_SPEC","R","borrow","borrow_mut","core_0_sp_pc","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_SPEC","CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_R","CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_W","R","W","bits","borrow","borrow_mut","core_x_iram0_dram0_limit_cycle_0","core_x_iram0_dram0_limit_cycle_0","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_SPEC","CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_R","CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_W","R","W","bits","borrow","borrow_mut","core_x_iram0_dram0_limit_cycle_1","core_x_iram0_dram0_limit_cycle_1","from","into","try_from","try_into","type_id","ASSIST_DEBUG_DATE_R","ASSIST_DEBUG_DATE_W","DATE_SPEC","R","W","assist_debug_date","assist_debug_date","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","LOG_DATA_0_R","LOG_DATA_0_SPEC","LOG_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","log_data_0","log_data_0","try_from","try_into","type_id","LOG_DATA_MASK_SPEC","LOG_DATA_SIZE_R","LOG_DATA_SIZE_W","R","W","bits","borrow","borrow_mut","from","into","log_data_size","log_data_size","try_from","try_into","type_id","LOG_MAX_R","LOG_MAX_SPEC","LOG_MAX_W","R","W","bits","borrow","borrow_mut","from","into","log_max","log_max","try_from","try_into","type_id","LOG_MEM_END_R","LOG_MEM_END_SPEC","LOG_MEM_END_W","R","W","bits","borrow","borrow_mut","from","into","log_mem_end","log_mem_end","try_from","try_into","type_id","CLR_LOG_MEM_FULL_FLAG_R","CLR_LOG_MEM_FULL_FLAG_W","LOG_MEM_FULL_FLAG_R","LOG_MEM_FULL_FLAG_SPEC","R","W","bits","borrow","borrow_mut","clr_log_mem_full_flag","clr_log_mem_full_flag","from","into","log_mem_full_flag","try_from","try_into","type_id","LOG_MEM_START_R","LOG_MEM_START_SPEC","LOG_MEM_START_W","R","W","bits","borrow","borrow_mut","from","into","log_mem_start","log_mem_start","try_from","try_into","type_id","LOG_MEM_WRITING_ADDR_R","LOG_MEM_WRITING_ADDR_SPEC","R","borrow","borrow_mut","from","into","log_mem_writing_addr","try_from","try_into","type_id","LOG_MIN_R","LOG_MIN_SPEC","LOG_MIN_W","R","W","bits","borrow","borrow_mut","from","into","log_min","log_min","try_from","try_into","type_id","LOG_ENA_R","LOG_ENA_W","LOG_MEM_LOOP_ENABLE_R","LOG_MEM_LOOP_ENABLE_W","LOG_MODE_R","LOG_MODE_W","LOG_SETTING_SPEC","R","W","bits","borrow","borrow_mut","from","into","log_ena","log_ena","log_mem_loop_enable","log_mem_loop_enable","log_mode","log_mode","try_from","try_into","type_id","BBPD_CTRL","RegisterBlock","bbpd_ctrl","bbpd_ctrl","borrow","borrow_mut","from","into","try_from","try_into","type_id","BBPD_CTRL_SPEC","DC_EST_FORCE_PD_R","DC_EST_FORCE_PD_W","DC_EST_FORCE_PU_R","DC_EST_FORCE_PU_W","FFT_FORCE_PD_R","FFT_FORCE_PD_W","FFT_FORCE_PU_R","FFT_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dc_est_force_pd","dc_est_force_pd","dc_est_force_pu","dc_est_force_pu","fft_force_pd","fft_force_pd","fft_force_pu","fft_force_pu","from","into","try_from","try_into","type_id","AHB_TEST","DATE","INFIFO_STATUS_CH0","INFIFO_STATUS_CH1","INFIFO_STATUS_CH2","INT_CLR_CH","INT_ENA_CH","INT_RAW_CH","INT_ST_CH0","INT_ST_CH1","INT_ST_CH2","IN_CONF0_CH","IN_CONF1_CH0","IN_CONF1_CH1","IN_CONF1_CH2","IN_DSCR_BF0_CH","IN_DSCR_BF1_CH0","IN_DSCR_BF1_CH1","IN_DSCR_BF1_CH2","IN_DSCR_CH0","IN_DSCR_CH1","IN_DSCR_CH2","IN_ERR_EOF_DES_ADDR_CH0","IN_ERR_EOF_DES_ADDR_CH1","IN_ERR_EOF_DES_ADDR_CH2","IN_LINK_CH","IN_PERI_SEL_CH","IN_POP_CH0","IN_POP_CH1","IN_POP_CH2","IN_PRI_CH","IN_STATE_CH0","IN_STATE_CH1","IN_STATE_CH2","IN_SUC_EOF_DES_ADDR_CH0","IN_SUC_EOF_DES_ADDR_CH1","IN_SUC_EOF_DES_ADDR_CH2","MISC_CONF","OUTFIFO_STATUS_CH0","OUTFIFO_STATUS_CH1","OUTFIFO_STATUS_CH2","OUT_CONF0_CH","OUT_CONF1_CH","OUT_DSCR_BF0_CH0","OUT_DSCR_BF0_CH1","OUT_DSCR_BF0_CH2","OUT_DSCR_BF1_CH0","OUT_DSCR_BF1_CH1","OUT_DSCR_BF1_CH2","OUT_DSCR_CH0","OUT_DSCR_CH1","OUT_DSCR_CH2","OUT_EOF_BFR_DES_ADDR_CH0","OUT_EOF_BFR_DES_ADDR_CH1","OUT_EOF_BFR_DES_ADDR_CH2","OUT_EOF_DES_ADDR_CH","OUT_LINK_CH","OUT_PERI_SEL_CH","OUT_PRI_CH","OUT_PUSH_CH0","OUT_PUSH_CH1","OUT_PUSH_CH2","OUT_STATE_CH0","OUT_STATE_CH1","OUT_STATE_CH2","RegisterBlock","ahb_test","ahb_test","borrow","borrow_mut","date","date","from","in_conf0_ch","in_conf0_ch","in_conf0_ch_iter","in_conf1_ch0","in_conf1_ch0","in_conf1_ch1","in_conf1_ch1","in_conf1_ch2","in_conf1_ch2","in_dscr_bf0_ch","in_dscr_bf0_ch","in_dscr_bf0_ch_iter","in_dscr_bf1_ch0","in_dscr_bf1_ch0","in_dscr_bf1_ch1","in_dscr_bf1_ch1","in_dscr_bf1_ch2","in_dscr_bf1_ch2","in_dscr_ch0","in_dscr_ch0","in_dscr_ch1","in_dscr_ch1","in_dscr_ch2","in_dscr_ch2","in_err_eof_des_addr_ch0","in_err_eof_des_addr_ch0","in_err_eof_des_addr_ch1","in_err_eof_des_addr_ch1","in_err_eof_des_addr_ch2","in_err_eof_des_addr_ch2","in_link_ch","in_link_ch","in_link_ch_iter","in_peri_sel_ch","in_peri_sel_ch","in_peri_sel_ch_iter","in_pop_ch0","in_pop_ch0","in_pop_ch1","in_pop_ch1","in_pop_ch2","in_pop_ch2","in_pri_ch","in_pri_ch","in_pri_ch_iter","in_state_ch0","in_state_ch0","in_state_ch1","in_state_ch1","in_state_ch2","in_state_ch2","in_suc_eof_des_addr_ch0","in_suc_eof_des_addr_ch0","in_suc_eof_des_addr_ch1","in_suc_eof_des_addr_ch1","in_suc_eof_des_addr_ch2","in_suc_eof_des_addr_ch2","infifo_status_ch0","infifo_status_ch0","infifo_status_ch1","infifo_status_ch1","infifo_status_ch2","infifo_status_ch2","int_clr_ch","int_clr_ch","int_clr_ch_iter","int_ena_ch","int_ena_ch","int_ena_ch_iter","int_raw_ch","int_raw_ch","int_raw_ch_iter","int_st_ch0","int_st_ch0","int_st_ch1","int_st_ch1","int_st_ch2","int_st_ch2","into","misc_conf","misc_conf","out_conf0_ch","out_conf0_ch","out_conf0_ch_iter","out_conf1_ch","out_conf1_ch","out_conf1_ch_iter","out_dscr_bf0_ch0","out_dscr_bf0_ch0","out_dscr_bf0_ch1","out_dscr_bf0_ch1","out_dscr_bf0_ch2","out_dscr_bf0_ch2","out_dscr_bf1_ch0","out_dscr_bf1_ch0","out_dscr_bf1_ch1","out_dscr_bf1_ch1","out_dscr_bf1_ch2","out_dscr_bf1_ch2","out_dscr_ch0","out_dscr_ch0","out_dscr_ch1","out_dscr_ch1","out_dscr_ch2","out_dscr_ch2","out_eof_bfr_des_addr_ch0","out_eof_bfr_des_addr_ch0","out_eof_bfr_des_addr_ch1","out_eof_bfr_des_addr_ch1","out_eof_bfr_des_addr_ch2","out_eof_bfr_des_addr_ch2","out_eof_des_addr_ch","out_eof_des_addr_ch","out_eof_des_addr_ch_iter","out_link_ch","out_link_ch","out_link_ch_iter","out_peri_sel_ch","out_peri_sel_ch","out_peri_sel_ch_iter","out_pri_ch","out_pri_ch","out_pri_ch_iter","out_push_ch0","out_push_ch0","out_push_ch1","out_push_ch1","out_push_ch2","out_push_ch2","out_state_ch0","out_state_ch0","out_state_ch1","out_state_ch1","out_state_ch2","out_state_ch2","outfifo_status_ch0","outfifo_status_ch0","outfifo_status_ch1","outfifo_status_ch1","outfifo_status_ch2","outfifo_status_ch2","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_CONF0_CH_SPEC","IN_DATA_BURST_EN_R","IN_DATA_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","R","W","bits","borrow","borrow_mut","from","in_data_burst_en","in_data_burst_en","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","try_from","try_into","type_id","IN_CHECK_OWNER_R","IN_CHECK_OWNER_W","IN_CONF1_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","in_check_owner","in_check_owner","into","try_from","try_into","type_id","IN_CHECK_OWNER_R","IN_CHECK_OWNER_W","IN_CONF1_CH1_SPEC","R","W","bits","borrow","borrow_mut","from","in_check_owner","in_check_owner","into","try_from","try_into","type_id","IN_CHECK_OWNER_R","IN_CHECK_OWNER_W","IN_CONF1_CH2_SPEC","R","W","bits","borrow","borrow_mut","from","in_check_owner","in_check_owner","into","try_from","try_into","type_id","INLINK_DSCR_BF0_R","IN_DSCR_BF0_CH_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","IN_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","IN_DSCR_BF1_CH1_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","IN_DSCR_BF1_CH2_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INLINK_DSCR_R","IN_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","INLINK_DSCR_R","IN_DSCR_CH1_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","INLINK_DSCR_R","IN_DSCR_CH2_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","IN_ERR_EOF_DES_ADDR_CH0_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","IN_ERR_EOF_DES_ADDR_CH1_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","IN_ERR_EOF_DES_ADDR_CH2_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","IN_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","IN_PERI_SEL_CH_SPEC","PERI_IN_SEL_R","PERI_IN_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_in_sel","peri_in_sel","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","IN_POP_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","IN_POP_CH1_SPEC","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","IN_POP_CH2_SPEC","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","IN_PRI_CH_SPEC","R","RX_PRI_R","RX_PRI_W","W","bits","borrow","borrow_mut","from","into","rx_pri","rx_pri","try_from","try_into","type_id","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_CH0_SPEC","IN_STATE_R","R","borrow","borrow_mut","from","in_dscr_state","in_state","inlink_dscr_addr","into","try_from","try_into","type_id","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_CH1_SPEC","IN_STATE_R","R","borrow","borrow_mut","from","in_dscr_state","in_state","inlink_dscr_addr","into","try_from","try_into","type_id","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_CH2_SPEC","IN_STATE_R","R","borrow","borrow_mut","from","in_dscr_state","in_state","inlink_dscr_addr","into","try_from","try_into","type_id","IN_SUC_EOF_DES_ADDR_CH0_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","IN_SUC_EOF_DES_ADDR_CH1_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","IN_SUC_EOF_DES_ADDR_CH2_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","INFIFO_CNT_R","INFIFO_EMPTY_R","INFIFO_FULL_R","INFIFO_STATUS_CH0_SPEC","IN_BUF_HUNGRY_R","IN_REMAIN_UNDER_1B_R","IN_REMAIN_UNDER_2B_R","IN_REMAIN_UNDER_3B_R","IN_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","in_buf_hungry","in_remain_under_1b","in_remain_under_2b","in_remain_under_3b","in_remain_under_4b","infifo_cnt","infifo_empty","infifo_full","into","try_from","try_into","type_id","INFIFO_CNT_R","INFIFO_EMPTY_R","INFIFO_FULL_R","INFIFO_STATUS_CH1_SPEC","IN_BUF_HUNGRY_R","IN_REMAIN_UNDER_1B_R","IN_REMAIN_UNDER_2B_R","IN_REMAIN_UNDER_3B_R","IN_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","in_buf_hungry","in_remain_under_1b","in_remain_under_2b","in_remain_under_3b","in_remain_under_4b","infifo_cnt","infifo_empty","infifo_full","into","try_from","try_into","type_id","INFIFO_CNT_R","INFIFO_EMPTY_R","INFIFO_FULL_R","INFIFO_STATUS_CH2_SPEC","IN_BUF_HUNGRY_R","IN_REMAIN_UNDER_1B_R","IN_REMAIN_UNDER_2B_R","IN_REMAIN_UNDER_3B_R","IN_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","in_buf_hungry","in_remain_under_1b","in_remain_under_2b","in_remain_under_3b","in_remain_under_4b","infifo_cnt","infifo_empty","infifo_full","into","try_from","try_into","type_id","INFIFO_OVF_W","INFIFO_UDF_W","INT_CLR_CH_SPEC","IN_DONE_W","IN_DSCR_EMPTY_W","IN_DSCR_ERR_W","IN_ERR_EOF_W","IN_SUC_EOF_W","OUTFIFO_OVF_W","OUTFIFO_UDF_W","OUT_DONE_W","OUT_DSCR_ERR_W","OUT_EOF_W","OUT_TOTAL_EOF_W","W","bits","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_ENA_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_RAW_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_UDF_R","INT_ST_CH0_SPEC","IN_DONE_R","IN_DSCR_EMPTY_R","IN_DSCR_ERR_R","IN_ERR_EOF_R","IN_SUC_EOF_R","OUTFIFO_OVF_R","OUTFIFO_UDF_R","OUT_DONE_R","OUT_DSCR_ERR_R","OUT_EOF_R","OUT_TOTAL_EOF_R","R","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_UDF_R","INT_ST_CH1_SPEC","IN_DONE_R","IN_DSCR_EMPTY_R","IN_DSCR_ERR_R","IN_ERR_EOF_R","IN_SUC_EOF_R","OUTFIFO_OVF_R","OUTFIFO_UDF_R","OUT_DONE_R","OUT_DSCR_ERR_R","OUT_EOF_R","OUT_TOTAL_EOF_R","R","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_UDF_R","INT_ST_CH2_SPEC","IN_DONE_R","IN_DSCR_EMPTY_R","IN_DSCR_ERR_R","IN_ERR_EOF_R","IN_SUC_EOF_R","OUTFIFO_OVF_R","OUTFIFO_UDF_R","OUT_DONE_R","OUT_DSCR_ERR_R","OUT_EOF_R","OUT_TOTAL_EOF_R","R","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","AHBM_RST_INTER_R","AHBM_RST_INTER_W","ARB_PRI_DIS_R","ARB_PRI_DIS_W","CLK_EN_R","CLK_EN_W","MISC_CONF_SPEC","R","W","ahbm_rst_inter","ahbm_rst_inter","arb_pri_dis","arb_pri_dis","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_CONF0_CH_SPEC","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_RST_R","OUT_RST_W","R","W","bits","borrow","borrow_mut","from","into","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","OUT_CHECK_OWNER_R","OUT_CHECK_OWNER_W","OUT_CONF1_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","out_check_owner","out_check_owner","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUT_DSCR_BF0_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUT_DSCR_BF0_CH1_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUT_DSCR_BF0_CH2_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUT_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUT_DSCR_BF1_CH1_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUT_DSCR_BF1_CH2_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","OUTLINK_DSCR_R","OUT_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUTLINK_DSCR_R","OUT_DSCR_CH1_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUTLINK_DSCR_R","OUT_DSCR_CH2_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_CH0_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_CH1_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_CH2_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_DES_ADDR_CH_SPEC","OUT_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","OUT_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","OUT_PERI_SEL_CH_SPEC","PERI_OUT_SEL_R","PERI_OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_out_sel","peri_out_sel","try_from","try_into","type_id","OUT_PRI_CH_SPEC","R","TX_PRI_R","TX_PRI_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_pri","tx_pri","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","OUT_PUSH_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","OUT_PUSH_CH1_SPEC","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","OUT_PUSH_CH2_SPEC","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_CH0_SPEC","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_state","outlink_dscr_addr","try_from","try_into","type_id","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_CH1_SPEC","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_state","outlink_dscr_addr","try_from","try_into","type_id","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_CH2_SPEC","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_state","outlink_dscr_addr","try_from","try_into","type_id","OUTFIFO_CNT_R","OUTFIFO_EMPTY_R","OUTFIFO_FULL_R","OUTFIFO_STATUS_CH0_SPEC","OUT_REMAIN_UNDER_1B_R","OUT_REMAIN_UNDER_2B_R","OUT_REMAIN_UNDER_3B_R","OUT_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","into","out_remain_under_1b","out_remain_under_2b","out_remain_under_3b","out_remain_under_4b","outfifo_cnt","outfifo_empty","outfifo_full","try_from","try_into","type_id","OUTFIFO_CNT_R","OUTFIFO_EMPTY_R","OUTFIFO_FULL_R","OUTFIFO_STATUS_CH1_SPEC","OUT_REMAIN_UNDER_1B_R","OUT_REMAIN_UNDER_2B_R","OUT_REMAIN_UNDER_3B_R","OUT_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","into","out_remain_under_1b","out_remain_under_2b","out_remain_under_3b","out_remain_under_4b","outfifo_cnt","outfifo_empty","outfifo_full","try_from","try_into","type_id","OUTFIFO_CNT_R","OUTFIFO_EMPTY_R","OUTFIFO_FULL_R","OUTFIFO_STATUS_CH2_SPEC","OUT_REMAIN_UNDER_1B_R","OUT_REMAIN_UNDER_2B_R","OUT_REMAIN_UNDER_3B_R","OUT_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","into","out_remain_under_1b","out_remain_under_2b","out_remain_under_3b","out_remain_under_4b","outfifo_cnt","outfifo_empty","outfifo_full","try_from","try_into","type_id","BOX_MEM","DATE","M_MEM","QUERY_BUSY","QUERY_CHECK","QUERY_KEY_WRONG","RB_MEM","RegisterBlock","SET_CONTINUE","SET_FINISH","SET_START","X_MEM","Y_MEM","Z_MEM","borrow","borrow_mut","box_mem","box_mem","box_mem_iter","date","date","from","into","m_mem","m_mem","m_mem_iter","query_busy","query_busy","query_check","query_check","query_key_wrong","query_key_wrong","rb_mem","rb_mem","rb_mem_iter","set_continue","set_continue","set_finish","set_finish","set_start","set_start","try_from","try_into","type_id","x_mem","x_mem","x_mem_iter","y_mem","y_mem","y_mem_iter","z_mem","z_mem","z_mem_iter","BOX_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","QUERY_BUSY_R","QUERY_BUSY_SPEC","R","borrow","borrow_mut","from","into","query_busy","try_from","try_into","type_id","MD_ERROR_R","PADDING_BAD_R","QUERY_CHECK_SPEC","R","borrow","borrow_mut","from","into","md_error","padding_bad","try_from","try_into","type_id","QUERY_KEY_WRONG_R","QUERY_KEY_WRONG_SPEC","R","borrow","borrow_mut","from","into","query_key_wrong","try_from","try_into","type_id","R","RB_MEM_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","SET_CONTINUE_SPEC","SET_CONTINUE_W","W","bits","borrow","borrow_mut","from","into","set_continue","try_from","try_into","type_id","SET_FINISH_SPEC","SET_FINISH_W","W","bits","borrow","borrow_mut","from","into","set_finish","try_from","try_into","type_id","SET_START_SPEC","SET_START_W","W","bits","borrow","borrow_mut","from","into","set_start","try_from","try_into","type_id","R","W","X_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Y_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Z_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK","CMD","CONF","DAC_CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","PGM_CHECK_VALUE0","PGM_CHECK_VALUE1","PGM_CHECK_VALUE2","PGM_DATA0","PGM_DATA1","PGM_DATA2","PGM_DATA3","PGM_DATA4","PGM_DATA5","PGM_DATA6","PGM_DATA7","RD_KEY0_DATA0","RD_KEY0_DATA1","RD_KEY0_DATA2","RD_KEY0_DATA3","RD_KEY0_DATA4","RD_KEY0_DATA5","RD_KEY0_DATA6","RD_KEY0_DATA7","RD_KEY1_DATA0","RD_KEY1_DATA1","RD_KEY1_DATA2","RD_KEY1_DATA3","RD_KEY1_DATA4","RD_KEY1_DATA5","RD_KEY1_DATA6","RD_KEY1_DATA7","RD_KEY2_DATA0","RD_KEY2_DATA1","RD_KEY2_DATA2","RD_KEY2_DATA3","RD_KEY2_DATA4","RD_KEY2_DATA5","RD_KEY2_DATA6","RD_KEY2_DATA7","RD_KEY3_DATA0","RD_KEY3_DATA1","RD_KEY3_DATA2","RD_KEY3_DATA3","RD_KEY3_DATA4","RD_KEY3_DATA5","RD_KEY3_DATA6","RD_KEY3_DATA7","RD_KEY4_DATA0","RD_KEY4_DATA1","RD_KEY4_DATA2","RD_KEY4_DATA3","RD_KEY4_DATA4","RD_KEY4_DATA5","RD_KEY4_DATA6","RD_KEY4_DATA7","RD_KEY5_DATA0","RD_KEY5_DATA1","RD_KEY5_DATA2","RD_KEY5_DATA3","RD_KEY5_DATA4","RD_KEY5_DATA5","RD_KEY5_DATA6","RD_KEY5_DATA7","RD_MAC_SPI_SYS_0","RD_MAC_SPI_SYS_1","RD_MAC_SPI_SYS_2","RD_MAC_SPI_SYS_3","RD_MAC_SPI_SYS_4","RD_MAC_SPI_SYS_5","RD_REPEAT_DATA0","RD_REPEAT_DATA1","RD_REPEAT_DATA2","RD_REPEAT_DATA3","RD_REPEAT_DATA4","RD_REPEAT_ERR0","RD_REPEAT_ERR1","RD_REPEAT_ERR2","RD_REPEAT_ERR3","RD_REPEAT_ERR4","RD_RS_ERR0","RD_RS_ERR1","RD_SYS_PART1_DATA0","RD_SYS_PART1_DATA1","RD_SYS_PART1_DATA2","RD_SYS_PART1_DATA3","RD_SYS_PART1_DATA4","RD_SYS_PART1_DATA5","RD_SYS_PART1_DATA6","RD_SYS_PART1_DATA7","RD_SYS_PART2_DATA0","RD_SYS_PART2_DATA1","RD_SYS_PART2_DATA2","RD_SYS_PART2_DATA3","RD_SYS_PART2_DATA4","RD_SYS_PART2_DATA5","RD_SYS_PART2_DATA6","RD_SYS_PART2_DATA7","RD_TIM_CONF","RD_USR_DATA0","RD_USR_DATA1","RD_USR_DATA2","RD_USR_DATA3","RD_USR_DATA4","RD_USR_DATA5","RD_USR_DATA6","RD_USR_DATA7","RD_WR_DIS","RegisterBlock","STATUS","WR_TIM_CONF1","WR_TIM_CONF2","borrow","borrow_mut","clk","clk","cmd","cmd","conf","conf","dac_conf","dac_conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pgm_check_value0","pgm_check_value0","pgm_check_value1","pgm_check_value1","pgm_check_value2","pgm_check_value2","pgm_data0","pgm_data0","pgm_data1","pgm_data1","pgm_data2","pgm_data2","pgm_data3","pgm_data3","pgm_data4","pgm_data4","pgm_data5","pgm_data5","pgm_data6","pgm_data6","pgm_data7","pgm_data7","rd_key0_data0","rd_key0_data0","rd_key0_data1","rd_key0_data1","rd_key0_data2","rd_key0_data2","rd_key0_data3","rd_key0_data3","rd_key0_data4","rd_key0_data4","rd_key0_data5","rd_key0_data5","rd_key0_data6","rd_key0_data6","rd_key0_data7","rd_key0_data7","rd_key1_data0","rd_key1_data0","rd_key1_data1","rd_key1_data1","rd_key1_data2","rd_key1_data2","rd_key1_data3","rd_key1_data3","rd_key1_data4","rd_key1_data4","rd_key1_data5","rd_key1_data5","rd_key1_data6","rd_key1_data6","rd_key1_data7","rd_key1_data7","rd_key2_data0","rd_key2_data0","rd_key2_data1","rd_key2_data1","rd_key2_data2","rd_key2_data2","rd_key2_data3","rd_key2_data3","rd_key2_data4","rd_key2_data4","rd_key2_data5","rd_key2_data5","rd_key2_data6","rd_key2_data6","rd_key2_data7","rd_key2_data7","rd_key3_data0","rd_key3_data0","rd_key3_data1","rd_key3_data1","rd_key3_data2","rd_key3_data2","rd_key3_data3","rd_key3_data3","rd_key3_data4","rd_key3_data4","rd_key3_data5","rd_key3_data5","rd_key3_data6","rd_key3_data6","rd_key3_data7","rd_key3_data7","rd_key4_data0","rd_key4_data0","rd_key4_data1","rd_key4_data1","rd_key4_data2","rd_key4_data2","rd_key4_data3","rd_key4_data3","rd_key4_data4","rd_key4_data4","rd_key4_data5","rd_key4_data5","rd_key4_data6","rd_key4_data6","rd_key4_data7","rd_key4_data7","rd_key5_data0","rd_key5_data0","rd_key5_data1","rd_key5_data1","rd_key5_data2","rd_key5_data2","rd_key5_data3","rd_key5_data3","rd_key5_data4","rd_key5_data4","rd_key5_data5","rd_key5_data5","rd_key5_data6","rd_key5_data6","rd_key5_data7","rd_key5_data7","rd_mac_spi_sys_0","rd_mac_spi_sys_0","rd_mac_spi_sys_1","rd_mac_spi_sys_1","rd_mac_spi_sys_2","rd_mac_spi_sys_2","rd_mac_spi_sys_3","rd_mac_spi_sys_3","rd_mac_spi_sys_4","rd_mac_spi_sys_4","rd_mac_spi_sys_5","rd_mac_spi_sys_5","rd_repeat_data0","rd_repeat_data0","rd_repeat_data1","rd_repeat_data1","rd_repeat_data2","rd_repeat_data2","rd_repeat_data3","rd_repeat_data3","rd_repeat_data4","rd_repeat_data4","rd_repeat_err0","rd_repeat_err0","rd_repeat_err1","rd_repeat_err1","rd_repeat_err2","rd_repeat_err2","rd_repeat_err3","rd_repeat_err3","rd_repeat_err4","rd_repeat_err4","rd_rs_err0","rd_rs_err0","rd_rs_err1","rd_rs_err1","rd_sys_part1_data0","rd_sys_part1_data0","rd_sys_part1_data1","rd_sys_part1_data1","rd_sys_part1_data2","rd_sys_part1_data2","rd_sys_part1_data3","rd_sys_part1_data3","rd_sys_part1_data4","rd_sys_part1_data4","rd_sys_part1_data5","rd_sys_part1_data5","rd_sys_part1_data6","rd_sys_part1_data6","rd_sys_part1_data7","rd_sys_part1_data7","rd_sys_part2_data0","rd_sys_part2_data0","rd_sys_part2_data1","rd_sys_part2_data1","rd_sys_part2_data2","rd_sys_part2_data2","rd_sys_part2_data3","rd_sys_part2_data3","rd_sys_part2_data4","rd_sys_part2_data4","rd_sys_part2_data5","rd_sys_part2_data5","rd_sys_part2_data6","rd_sys_part2_data6","rd_sys_part2_data7","rd_sys_part2_data7","rd_tim_conf","rd_tim_conf","rd_usr_data0","rd_usr_data0","rd_usr_data1","rd_usr_data1","rd_usr_data2","rd_usr_data2","rd_usr_data3","rd_usr_data3","rd_usr_data4","rd_usr_data4","rd_usr_data5","rd_usr_data5","rd_usr_data6","rd_usr_data6","rd_usr_data7","rd_usr_data7","rd_wr_dis","rd_wr_dis","status","status","try_from","try_into","type_id","wr_tim_conf1","wr_tim_conf1","wr_tim_conf2","wr_tim_conf2","CLK_SPEC","EFUSE_MEM_FORCE_PD_R","EFUSE_MEM_FORCE_PD_W","EFUSE_MEM_FORCE_PU_R","EFUSE_MEM_FORCE_PU_W","EN_R","EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","R","W","bits","borrow","borrow_mut","efuse_mem_force_pd","efuse_mem_force_pd","efuse_mem_force_pu","efuse_mem_force_pu","en","en","from","into","mem_clk_force_on","mem_clk_force_on","try_from","try_into","type_id","BLK_NUM_R","BLK_NUM_W","CMD_SPEC","PGM_CMD_R","PGM_CMD_W","R","READ_CMD_R","READ_CMD_W","W","bits","blk_num","blk_num","borrow","borrow_mut","from","into","pgm_cmd","pgm_cmd","read_cmd","read_cmd","try_from","try_into","type_id","CONF_SPEC","OP_CODE_R","OP_CODE_W","R","W","bits","borrow","borrow_mut","from","into","op_code","op_code","try_from","try_into","type_id","DAC_CLK_DIV_R","DAC_CLK_DIV_W","DAC_CLK_PAD_SEL_R","DAC_CLK_PAD_SEL_W","DAC_CONF_SPEC","DAC_NUM_R","DAC_NUM_W","OE_CLR_R","OE_CLR_W","R","W","bits","borrow","borrow_mut","dac_clk_div","dac_clk_div","dac_clk_pad_sel","dac_clk_pad_sel","dac_num","dac_num","from","into","oe_clr","oe_clr","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","PGM_DONE_INT_CLR_W","READ_DONE_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_clr","read_done_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","PGM_DONE_INT_ENA_R","PGM_DONE_INT_ENA_W","R","READ_DONE_INT_ENA_R","READ_DONE_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_ena","pgm_done_int_ena","read_done_int_ena","read_done_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","PGM_DONE_INT_RAW_R","PGM_DONE_INT_RAW_W","R","READ_DONE_INT_RAW_R","READ_DONE_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_raw","pgm_done_int_raw","read_done_int_raw","read_done_int_raw","try_from","try_into","type_id","INT_ST_SPEC","PGM_DONE_INT_ST_R","R","READ_DONE_INT_ST_R","borrow","borrow_mut","from","into","pgm_done_int_st","read_done_int_st","try_from","try_into","type_id","PGM_CHECK_VALUE0_SPEC","PGM_RS_DATA_0_R","PGM_RS_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_0","pgm_rs_data_0","try_from","try_into","type_id","PGM_CHECK_VALUE1_SPEC","PGM_RS_DATA_1_R","PGM_RS_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_1","pgm_rs_data_1","try_from","try_into","type_id","PGM_CHECK_VALUE2_SPEC","PGM_RS_DATA_2_R","PGM_RS_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_2","pgm_rs_data_2","try_from","try_into","type_id","PGM_DATA0_SPEC","PGM_DATA_0_R","PGM_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_0","pgm_data_0","try_from","try_into","type_id","PGM_DATA1_SPEC","PGM_DATA_1_R","PGM_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_1","pgm_data_1","try_from","try_into","type_id","PGM_DATA2_SPEC","PGM_DATA_2_R","PGM_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_2","pgm_data_2","try_from","try_into","type_id","PGM_DATA3_SPEC","PGM_DATA_3_R","PGM_DATA_3_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_3","pgm_data_3","try_from","try_into","type_id","PGM_DATA4_SPEC","PGM_DATA_4_R","PGM_DATA_4_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_4","pgm_data_4","try_from","try_into","type_id","PGM_DATA5_SPEC","PGM_DATA_5_R","PGM_DATA_5_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_5","pgm_data_5","try_from","try_into","type_id","PGM_DATA6_SPEC","PGM_DATA_6_R","PGM_DATA_6_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_6","pgm_data_6","try_from","try_into","type_id","PGM_DATA7_SPEC","PGM_DATA_7_R","PGM_DATA_7_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_7","pgm_data_7","try_from","try_into","type_id","KEY0_DATA0_R","R","RD_KEY0_DATA0_SPEC","borrow","borrow_mut","from","into","key0_data0","try_from","try_into","type_id","KEY0_DATA1_R","R","RD_KEY0_DATA1_SPEC","borrow","borrow_mut","from","into","key0_data1","try_from","try_into","type_id","KEY0_DATA2_R","R","RD_KEY0_DATA2_SPEC","borrow","borrow_mut","from","into","key0_data2","try_from","try_into","type_id","KEY0_DATA3_R","R","RD_KEY0_DATA3_SPEC","borrow","borrow_mut","from","into","key0_data3","try_from","try_into","type_id","KEY0_DATA4_R","R","RD_KEY0_DATA4_SPEC","borrow","borrow_mut","from","into","key0_data4","try_from","try_into","type_id","KEY0_DATA5_R","R","RD_KEY0_DATA5_SPEC","borrow","borrow_mut","from","into","key0_data5","try_from","try_into","type_id","KEY0_DATA6_R","R","RD_KEY0_DATA6_SPEC","borrow","borrow_mut","from","into","key0_data6","try_from","try_into","type_id","KEY0_DATA7_R","R","RD_KEY0_DATA7_SPEC","borrow","borrow_mut","from","into","key0_data7","try_from","try_into","type_id","KEY1_DATA0_R","R","RD_KEY1_DATA0_SPEC","borrow","borrow_mut","from","into","key1_data0","try_from","try_into","type_id","KEY1_DATA1_R","R","RD_KEY1_DATA1_SPEC","borrow","borrow_mut","from","into","key1_data1","try_from","try_into","type_id","KEY1_DATA2_R","R","RD_KEY1_DATA2_SPEC","borrow","borrow_mut","from","into","key1_data2","try_from","try_into","type_id","KEY1_DATA3_R","R","RD_KEY1_DATA3_SPEC","borrow","borrow_mut","from","into","key1_data3","try_from","try_into","type_id","KEY1_DATA4_R","R","RD_KEY1_DATA4_SPEC","borrow","borrow_mut","from","into","key1_data4","try_from","try_into","type_id","KEY1_DATA5_R","R","RD_KEY1_DATA5_SPEC","borrow","borrow_mut","from","into","key1_data5","try_from","try_into","type_id","KEY1_DATA6_R","R","RD_KEY1_DATA6_SPEC","borrow","borrow_mut","from","into","key1_data6","try_from","try_into","type_id","KEY1_DATA7_R","R","RD_KEY1_DATA7_SPEC","borrow","borrow_mut","from","into","key1_data7","try_from","try_into","type_id","KEY2_DATA0_R","R","RD_KEY2_DATA0_SPEC","borrow","borrow_mut","from","into","key2_data0","try_from","try_into","type_id","KEY2_DATA1_R","R","RD_KEY2_DATA1_SPEC","borrow","borrow_mut","from","into","key2_data1","try_from","try_into","type_id","KEY2_DATA2_R","R","RD_KEY2_DATA2_SPEC","borrow","borrow_mut","from","into","key2_data2","try_from","try_into","type_id","KEY2_DATA3_R","R","RD_KEY2_DATA3_SPEC","borrow","borrow_mut","from","into","key2_data3","try_from","try_into","type_id","KEY2_DATA4_R","R","RD_KEY2_DATA4_SPEC","borrow","borrow_mut","from","into","key2_data4","try_from","try_into","type_id","KEY2_DATA5_R","R","RD_KEY2_DATA5_SPEC","borrow","borrow_mut","from","into","key2_data5","try_from","try_into","type_id","KEY2_DATA6_R","R","RD_KEY2_DATA6_SPEC","borrow","borrow_mut","from","into","key2_data6","try_from","try_into","type_id","KEY2_DATA7_R","R","RD_KEY2_DATA7_SPEC","borrow","borrow_mut","from","into","key2_data7","try_from","try_into","type_id","KEY3_DATA0_R","R","RD_KEY3_DATA0_SPEC","borrow","borrow_mut","from","into","key3_data0","try_from","try_into","type_id","KEY3_DATA1_R","R","RD_KEY3_DATA1_SPEC","borrow","borrow_mut","from","into","key3_data1","try_from","try_into","type_id","KEY3_DATA2_R","R","RD_KEY3_DATA2_SPEC","borrow","borrow_mut","from","into","key3_data2","try_from","try_into","type_id","KEY3_DATA3_R","R","RD_KEY3_DATA3_SPEC","borrow","borrow_mut","from","into","key3_data3","try_from","try_into","type_id","KEY3_DATA4_R","R","RD_KEY3_DATA4_SPEC","borrow","borrow_mut","from","into","key3_data4","try_from","try_into","type_id","KEY3_DATA5_R","R","RD_KEY3_DATA5_SPEC","borrow","borrow_mut","from","into","key3_data5","try_from","try_into","type_id","KEY3_DATA6_R","R","RD_KEY3_DATA6_SPEC","borrow","borrow_mut","from","into","key3_data6","try_from","try_into","type_id","KEY3_DATA7_R","R","RD_KEY3_DATA7_SPEC","borrow","borrow_mut","from","into","key3_data7","try_from","try_into","type_id","KEY4_DATA0_R","R","RD_KEY4_DATA0_SPEC","borrow","borrow_mut","from","into","key4_data0","try_from","try_into","type_id","KEY4_DATA1_R","R","RD_KEY4_DATA1_SPEC","borrow","borrow_mut","from","into","key4_data1","try_from","try_into","type_id","KEY4_DATA2_R","R","RD_KEY4_DATA2_SPEC","borrow","borrow_mut","from","into","key4_data2","try_from","try_into","type_id","KEY4_DATA3_R","R","RD_KEY4_DATA3_SPEC","borrow","borrow_mut","from","into","key4_data3","try_from","try_into","type_id","KEY4_DATA4_R","R","RD_KEY4_DATA4_SPEC","borrow","borrow_mut","from","into","key4_data4","try_from","try_into","type_id","KEY4_DATA5_R","R","RD_KEY4_DATA5_SPEC","borrow","borrow_mut","from","into","key4_data5","try_from","try_into","type_id","KEY4_DATA6_R","R","RD_KEY4_DATA6_SPEC","borrow","borrow_mut","from","into","key4_data6","try_from","try_into","type_id","KEY4_DATA7_R","R","RD_KEY4_DATA7_SPEC","borrow","borrow_mut","from","into","key4_data7","try_from","try_into","type_id","KEY5_DATA0_R","R","RD_KEY5_DATA0_SPEC","borrow","borrow_mut","from","into","key5_data0","try_from","try_into","type_id","KEY5_DATA1_R","R","RD_KEY5_DATA1_SPEC","borrow","borrow_mut","from","into","key5_data1","try_from","try_into","type_id","KEY5_DATA2_R","R","RD_KEY5_DATA2_SPEC","borrow","borrow_mut","from","into","key5_data2","try_from","try_into","type_id","KEY5_DATA3_R","R","RD_KEY5_DATA3_SPEC","borrow","borrow_mut","from","into","key5_data3","try_from","try_into","type_id","KEY5_DATA4_R","R","RD_KEY5_DATA4_SPEC","borrow","borrow_mut","from","into","key5_data4","try_from","try_into","type_id","KEY5_DATA5_R","R","RD_KEY5_DATA5_SPEC","borrow","borrow_mut","from","into","key5_data5","try_from","try_into","type_id","KEY5_DATA6_R","R","RD_KEY5_DATA6_SPEC","borrow","borrow_mut","from","into","key5_data6","try_from","try_into","type_id","KEY5_DATA7_R","R","RD_KEY5_DATA7_SPEC","borrow","borrow_mut","from","into","key5_data7","try_from","try_into","type_id","MAC_0_R","R","RD_MAC_SPI_SYS_0_SPEC","borrow","borrow_mut","from","into","mac_0","try_from","try_into","type_id","MAC_1_R","R","RD_MAC_SPI_SYS_1_SPEC","SPI_PAD_CONF_0_R","borrow","borrow_mut","from","into","mac_1","spi_pad_conf_0","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_2_SPEC","SPI_PAD_CONF_1_R","borrow","borrow_mut","from","into","spi_pad_conf_1","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_3_SPEC","SPI_PAD_CONF_2_R","SYS_DATA_PART0_0_R","borrow","borrow_mut","from","into","spi_pad_conf_2","sys_data_part0_0","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_4_SPEC","SYS_DATA_PART0_1_R","borrow","borrow_mut","from","into","sys_data_part0_1","try_from","try_into","type_id","R","RD_MAC_SPI_SYS_5_SPEC","SYS_DATA_PART0_2_R","borrow","borrow_mut","from","into","sys_data_part0_2","try_from","try_into","type_id","BTLC_GPIO_ENABLE_R","DIS_CAN_R","DIS_DOWNLOAD_ICACHE_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_R","DIS_FORCE_DOWNLOAD_R","DIS_ICACHE_R","DIS_PAD_JTAG_R","DIS_RTC_RAM_BOOT_R","DIS_USB_DEVICE_R","DIS_USB_JTAG_R","JTAG_SEL_ENABLE_R","POWERGLITCH_EN_R","POWER_GLITCH_DSENSE_R","R","RD_DIS_R","RD_REPEAT_DATA0_SPEC","RPT4_RESERVED6_R","SOFT_DIS_JTAG_R","USB_DREFH_R","USB_DREFL_R","USB_EXCHG_PINS_R","VDD_SPI_AS_GPIO_R","borrow","borrow_mut","btlc_gpio_enable","dis_can","dis_download_icache","dis_download_manual_encrypt","dis_force_download","dis_icache","dis_pad_jtag","dis_rtc_ram_boot","dis_usb_device","dis_usb_jtag","from","into","jtag_sel_enable","power_glitch_dsense","powerglitch_en","rd_dis","rpt4_reserved6","soft_dis_jtag","try_from","try_into","type_id","usb_drefh","usb_drefl","usb_exchg_pins","vdd_spi_as_gpio","KEY_PURPOSE_0_R","KEY_PURPOSE_1_R","R","RD_REPEAT_DATA1_SPEC","RPT4_RESERVED2_R","SECURE_BOOT_KEY_REVOKE0_R","SECURE_BOOT_KEY_REVOKE1_R","SECURE_BOOT_KEY_REVOKE2_R","SPI_BOOT_CRYPT_CNT_R","WDT_DELAY_SEL_R","borrow","borrow_mut","from","into","key_purpose_0","key_purpose_1","rpt4_reserved2","secure_boot_key_revoke0","secure_boot_key_revoke1","secure_boot_key_revoke2","spi_boot_crypt_cnt","try_from","try_into","type_id","wdt_delay_sel","FLASH_TPUW_R","KEY_PURPOSE_2_R","KEY_PURPOSE_3_R","KEY_PURPOSE_4_R","KEY_PURPOSE_5_R","R","RD_REPEAT_DATA2_SPEC","RPT4_RESERVED0_R","RPT4_RESERVED3_R","SECURE_BOOT_AGGRESSIVE_REVOKE_R","SECURE_BOOT_EN_R","borrow","borrow_mut","flash_tpuw","from","into","key_purpose_2","key_purpose_3","key_purpose_4","key_purpose_5","rpt4_reserved0","rpt4_reserved3","secure_boot_aggressive_revoke","secure_boot_en","try_from","try_into","type_id","DIS_DOWNLOAD_MODE_R","DIS_LEGACY_SPI_BOOT_R","DIS_USB_DOWNLOAD_MODE_R","ENABLE_SECURITY_DOWNLOAD_R","FLASH_ECC_EN_R","FLASH_ECC_MODE_R","FLASH_PAGE_SIZE_R","FLASH_TYPE_R","FORCE_SEND_RESUME_R","PIN_POWER_SELECTION_R","R","RD_REPEAT_DATA3_SPEC","RPT4_RESERVED1_R","SECURE_VERSION_R","UART_PRINT_CHANNEL_R","UART_PRINT_CONTROL_R","borrow","borrow_mut","dis_download_mode","dis_legacy_spi_boot","dis_usb_download_mode","enable_security_download","flash_ecc_en","flash_ecc_mode","flash_page_size","flash_type","force_send_resume","from","into","pin_power_selection","rpt4_reserved1","secure_version","try_from","try_into","type_id","uart_print_channel","uart_print_control","R","RD_REPEAT_DATA4_SPEC","RPT4_RESERVED4_R","borrow","borrow_mut","from","into","rpt4_reserved4","try_from","try_into","type_id","BTLC_GPIO_ENABLE_ERR_R","DIS_CAN_ERR_R","DIS_DOWNLOAD_ICACHE_ERR_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","DIS_FORCE_DOWNLOAD_ERR_R","DIS_ICACHE_ERR_R","DIS_PAD_JTAG_ERR_R","DIS_RTC_RAM_BOOT_ERR_R","DIS_USB_DEVICE_ERR_R","DIS_USB_JTAG_ERR_R","JTAG_SEL_ENABLE_ERR_R","POWERGLITCH_EN_ERR_R","POWER_GLITCH_DSENSE_ERR_R","R","RD_DIS_ERR_R","RD_REPEAT_ERR0_SPEC","RPT4_RESERVED6_ERR_R","SOFT_DIS_JTAG_ERR_R","USB_DREFH_ERR_R","USB_DREFL_ERR_R","USB_EXCHG_PINS_ERR_R","VDD_SPI_AS_GPIO_ERR_R","borrow","borrow_mut","btlc_gpio_enable_err","dis_can_err","dis_download_icache_err","dis_download_manual_encrypt_err","dis_force_download_err","dis_icache_err","dis_pad_jtag_err","dis_rtc_ram_boot_err","dis_usb_device_err","dis_usb_jtag_err","from","into","jtag_sel_enable_err","power_glitch_dsense_err","powerglitch_en_err","rd_dis_err","rpt4_reserved6_err","soft_dis_jtag_err","try_from","try_into","type_id","usb_drefh_err","usb_drefl_err","usb_exchg_pins_err","vdd_spi_as_gpio_err","KEY_PURPOSE_0_ERR_R","KEY_PURPOSE_1_ERR_R","R","RD_REPEAT_ERR1_SPEC","RPT4_RESERVED2_ERR_R","SECURE_BOOT_KEY_REVOKE0_ERR_R","SECURE_BOOT_KEY_REVOKE1_ERR_R","SECURE_BOOT_KEY_REVOKE2_ERR_R","SPI_BOOT_CRYPT_CNT_ERR_R","WDT_DELAY_SEL_ERR_R","borrow","borrow_mut","from","into","key_purpose_0_err","key_purpose_1_err","rpt4_reserved2_err","secure_boot_key_revoke0_err","secure_boot_key_revoke1_err","secure_boot_key_revoke2_err","spi_boot_crypt_cnt_err","try_from","try_into","type_id","wdt_delay_sel_err","FLASH_TPUW_ERR_R","KEY_PURPOSE_2_ERR_R","KEY_PURPOSE_3_ERR_R","KEY_PURPOSE_4_ERR_R","KEY_PURPOSE_5_ERR_R","R","RD_REPEAT_ERR2_SPEC","RPT4_RESERVED0_ERR_R","RPT4_RESERVED3_ERR_R","SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R","SECURE_BOOT_EN_ERR_R","borrow","borrow_mut","flash_tpuw_err","from","into","key_purpose_2_err","key_purpose_3_err","key_purpose_4_err","key_purpose_5_err","rpt4_reserved0_err","rpt4_reserved3_err","secure_boot_aggressive_revoke_err","secure_boot_en_err","try_from","try_into","type_id","DIS_DOWNLOAD_MODE_ERR_R","DIS_LEGACY_SPI_BOOT_ERR_R","DIS_USB_DOWNLOAD_MODE_ERR_R","ENABLE_SECURITY_DOWNLOAD_ERR_R","FLASH_ECC_EN_ERR_R","FLASH_ECC_MODE_ERR_R","FLASH_PAGE_SIZE_ERR_R","FLASH_TYPE_ERR_R","FORCE_SEND_RESUME_ERR_R","PIN_POWER_SELECTION_ERR_R","R","RD_REPEAT_ERR3_SPEC","RPT4_RESERVED1_ERR_R","SECURE_VERSION_ERR_R","UART_PRINT_CHANNEL_ERR_R","UART_PRINT_CONTROL_ERR_R","borrow","borrow_mut","dis_download_mode_err","dis_legacy_spi_boot_err","dis_usb_download_mode_err","enable_security_download_err","flash_ecc_en_err","flash_ecc_mode_err","flash_page_size_err","flash_type_err","force_send_resume_err","from","into","pin_power_selection_err","rpt4_reserved1_err","secure_version_err","try_from","try_into","type_id","uart_print_channel_err","uart_print_control_err","R","RD_REPEAT_ERR4_SPEC","RPT4_RESERVED4_ERR_R","borrow","borrow_mut","from","into","rpt4_reserved4_err","try_from","try_into","type_id","KEY0_ERR_NUM_R","KEY0_FAIL_R","KEY1_ERR_NUM_R","KEY1_FAIL_R","KEY2_ERR_NUM_R","KEY2_FAIL_R","KEY3_ERR_NUM_R","KEY3_FAIL_R","KEY4_ERR_NUM_R","KEY4_FAIL_R","MAC_SPI_8M_ERR_NUM_R","MAC_SPI_8M_FAIL_R","R","RD_RS_ERR0_SPEC","SYS_PART1_FAIL_R","SYS_PART1_NUM_R","USR_DATA_ERR_NUM_R","USR_DATA_FAIL_R","borrow","borrow_mut","from","into","key0_err_num","key0_fail","key1_err_num","key1_fail","key2_err_num","key2_fail","key3_err_num","key3_fail","key4_err_num","key4_fail","mac_spi_8m_err_num","mac_spi_8m_fail","sys_part1_fail","sys_part1_num","try_from","try_into","type_id","usr_data_err_num","usr_data_fail","KEY5_ERR_NUM_R","KEY5_FAIL_R","R","RD_RS_ERR1_SPEC","SYS_PART2_ERR_NUM_R","SYS_PART2_FAIL_R","borrow","borrow_mut","from","into","key5_err_num","key5_fail","sys_part2_err_num","sys_part2_fail","try_from","try_into","type_id","R","RD_SYS_PART1_DATA0_SPEC","SYS_DATA_PART1_0_R","borrow","borrow_mut","from","into","sys_data_part1_0","try_from","try_into","type_id","R","RD_SYS_PART1_DATA1_SPEC","SYS_DATA_PART1_1_R","borrow","borrow_mut","from","into","sys_data_part1_1","try_from","try_into","type_id","R","RD_SYS_PART1_DATA2_SPEC","SYS_DATA_PART1_2_R","borrow","borrow_mut","from","into","sys_data_part1_2","try_from","try_into","type_id","R","RD_SYS_PART1_DATA3_SPEC","SYS_DATA_PART1_3_R","borrow","borrow_mut","from","into","sys_data_part1_3","try_from","try_into","type_id","R","RD_SYS_PART1_DATA4_SPEC","SYS_DATA_PART1_4_R","borrow","borrow_mut","from","into","sys_data_part1_4","try_from","try_into","type_id","R","RD_SYS_PART1_DATA5_SPEC","SYS_DATA_PART1_5_R","borrow","borrow_mut","from","into","sys_data_part1_5","try_from","try_into","type_id","R","RD_SYS_PART1_DATA6_SPEC","SYS_DATA_PART1_6_R","borrow","borrow_mut","from","into","sys_data_part1_6","try_from","try_into","type_id","R","RD_SYS_PART1_DATA7_SPEC","SYS_DATA_PART1_7_R","borrow","borrow_mut","from","into","sys_data_part1_7","try_from","try_into","type_id","R","RD_SYS_PART2_DATA0_SPEC","SYS_DATA_PART2_0_R","borrow","borrow_mut","from","into","sys_data_part2_0","try_from","try_into","type_id","R","RD_SYS_PART2_DATA1_SPEC","SYS_DATA_PART2_1_R","borrow","borrow_mut","from","into","sys_data_part2_1","try_from","try_into","type_id","R","RD_SYS_PART2_DATA2_SPEC","SYS_DATA_PART2_2_R","borrow","borrow_mut","from","into","sys_data_part2_2","try_from","try_into","type_id","R","RD_SYS_PART2_DATA3_SPEC","SYS_DATA_PART2_3_R","borrow","borrow_mut","from","into","sys_data_part2_3","try_from","try_into","type_id","R","RD_SYS_PART2_DATA4_SPEC","SYS_DATA_PART2_4_R","borrow","borrow_mut","from","into","sys_data_part2_4","try_from","try_into","type_id","R","RD_SYS_PART2_DATA5_SPEC","SYS_DATA_PART2_5_R","borrow","borrow_mut","from","into","sys_data_part2_5","try_from","try_into","type_id","R","RD_SYS_PART2_DATA6_SPEC","SYS_DATA_PART2_6_R","borrow","borrow_mut","from","into","sys_data_part2_6","try_from","try_into","type_id","R","RD_SYS_PART2_DATA7_SPEC","SYS_DATA_PART2_7_R","borrow","borrow_mut","from","into","sys_data_part2_7","try_from","try_into","type_id","R","RD_TIM_CONF_SPEC","READ_INIT_NUM_R","READ_INIT_NUM_W","W","bits","borrow","borrow_mut","from","into","read_init_num","read_init_num","try_from","try_into","type_id","R","RD_USR_DATA0_SPEC","USR_DATA0_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data0","R","RD_USR_DATA1_SPEC","USR_DATA1_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data1","R","RD_USR_DATA2_SPEC","USR_DATA2_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data2","R","RD_USR_DATA3_SPEC","USR_DATA3_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data3","R","RD_USR_DATA4_SPEC","USR_DATA4_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data4","R","RD_USR_DATA5_SPEC","USR_DATA5_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data5","R","RD_USR_DATA6_SPEC","USR_DATA6_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data6","R","RD_USR_DATA7_SPEC","USR_DATA7_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_data7","R","RD_WR_DIS_SPEC","WR_DIS_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_dis","OTP_CSB_SW_R","OTP_LOAD_SW_R","OTP_PGENB_SW_R","OTP_STROBE_SW_R","OTP_VDDQ_C_SYNC2_R","OTP_VDDQ_IS_SW_R","R","REPEAT_ERR_CNT_R","STATE_R","STATUS_SPEC","borrow","borrow_mut","from","into","otp_csb_sw","otp_load_sw","otp_pgenb_sw","otp_strobe_sw","otp_vddq_c_sync2","otp_vddq_is_sw","repeat_err_cnt","state","try_from","try_into","type_id","PWR_ON_NUM_R","PWR_ON_NUM_W","R","W","WR_TIM_CONF1_SPEC","bits","borrow","borrow_mut","from","into","pwr_on_num","pwr_on_num","try_from","try_into","type_id","PWR_OFF_NUM_R","PWR_OFF_NUM_W","R","W","WR_TIM_CONF2_SPEC","bits","borrow","borrow_mut","from","into","pwr_off_num","pwr_off_num","try_from","try_into","type_id","CACHE_ACS_CNT_CLR","CACHE_CONF_MISC","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","CACHE_ILG_INT_CLR","CACHE_ILG_INT_ENA","CACHE_ILG_INT_ST","CACHE_MMU_FAULT_CONTENT","CACHE_MMU_FAULT_VADDR","CACHE_MMU_OWNER","CACHE_MMU_POWER_CTRL","CACHE_PRELOAD_INT_CTRL","CACHE_REQUEST","CACHE_STATE","CACHE_SYNC_INT_CTRL","CACHE_WRAP_AROUND_CTRL","CLOCK_GATE","CORE0_ACS_CACHE_INT_CLR","CORE0_ACS_CACHE_INT_ENA","CORE0_ACS_CACHE_INT_ST","CORE0_DBUS_REJECT_ST","CORE0_DBUS_REJECT_VADDR","CORE0_IBUS_REJECT_ST","CORE0_IBUS_REJECT_VADDR","DBUS_ACS_CNT","DBUS_ACS_FLASH_MISS_CNT","DBUS_PMS_TBL_ATTR","DBUS_PMS_TBL_BOUNDARY0","DBUS_PMS_TBL_BOUNDARY1","DBUS_PMS_TBL_BOUNDARY2","DBUS_PMS_TBL_LOCK","DBUS_TO_FLASH_END_VADDR","DBUS_TO_FLASH_START_VADDR","IBUS_ACS_CNT","IBUS_ACS_MISS_CNT","IBUS_PMS_TBL_ATTR","IBUS_PMS_TBL_BOUNDARY0","IBUS_PMS_TBL_BOUNDARY1","IBUS_PMS_TBL_BOUNDARY2","IBUS_PMS_TBL_LOCK","IBUS_TO_FLASH_END_VADDR","IBUS_TO_FLASH_START_VADDR","ICACHE_ATOMIC_OPERATE_ENA","ICACHE_AUTOLOAD_CTRL","ICACHE_AUTOLOAD_SCT0_ADDR","ICACHE_AUTOLOAD_SCT0_SIZE","ICACHE_AUTOLOAD_SCT1_ADDR","ICACHE_AUTOLOAD_SCT1_SIZE","ICACHE_CTRL","ICACHE_CTRL1","ICACHE_FREEZE","ICACHE_LOCK_ADDR","ICACHE_LOCK_CTRL","ICACHE_LOCK_SIZE","ICACHE_PRELOAD_ADDR","ICACHE_PRELOAD_CTRL","ICACHE_PRELOAD_SIZE","ICACHE_PRELOCK_CTRL","ICACHE_PRELOCK_SCT0_ADDR","ICACHE_PRELOCK_SCT1_ADDR","ICACHE_PRELOCK_SCT_SIZE","ICACHE_SYNC_ADDR","ICACHE_SYNC_CTRL","ICACHE_SYNC_SIZE","ICACHE_TAG_POWER_CTRL","REG_DATE","RegisterBlock","borrow","borrow_mut","cache_acs_cnt_clr","cache_acs_cnt_clr","cache_conf_misc","cache_conf_misc","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_record_disable","cache_encrypt_decrypt_record_disable","cache_ilg_int_clr","cache_ilg_int_clr","cache_ilg_int_ena","cache_ilg_int_ena","cache_ilg_int_st","cache_ilg_int_st","cache_mmu_fault_content","cache_mmu_fault_content","cache_mmu_fault_vaddr","cache_mmu_fault_vaddr","cache_mmu_owner","cache_mmu_owner","cache_mmu_power_ctrl","cache_mmu_power_ctrl","cache_preload_int_ctrl","cache_preload_int_ctrl","cache_request","cache_request","cache_state","cache_state","cache_sync_int_ctrl","cache_sync_int_ctrl","cache_wrap_around_ctrl","cache_wrap_around_ctrl","clock_gate","clock_gate","core0_acs_cache_int_clr","core0_acs_cache_int_clr","core0_acs_cache_int_ena","core0_acs_cache_int_ena","core0_acs_cache_int_st","core0_acs_cache_int_st","core0_dbus_reject_st","core0_dbus_reject_st","core0_dbus_reject_vaddr","core0_dbus_reject_vaddr","core0_ibus_reject_st","core0_ibus_reject_st","core0_ibus_reject_vaddr","core0_ibus_reject_vaddr","dbus_acs_cnt","dbus_acs_cnt","dbus_acs_flash_miss_cnt","dbus_acs_flash_miss_cnt","dbus_pms_tbl_attr","dbus_pms_tbl_attr","dbus_pms_tbl_boundary0","dbus_pms_tbl_boundary0","dbus_pms_tbl_boundary1","dbus_pms_tbl_boundary1","dbus_pms_tbl_boundary2","dbus_pms_tbl_boundary2","dbus_pms_tbl_lock","dbus_pms_tbl_lock","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","ibus_acs_cnt","ibus_acs_cnt","ibus_acs_miss_cnt","ibus_acs_miss_cnt","ibus_pms_tbl_attr","ibus_pms_tbl_attr","ibus_pms_tbl_boundary0","ibus_pms_tbl_boundary0","ibus_pms_tbl_boundary1","ibus_pms_tbl_boundary1","ibus_pms_tbl_boundary2","ibus_pms_tbl_boundary2","ibus_pms_tbl_lock","ibus_pms_tbl_lock","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","icache_atomic_operate_ena","icache_atomic_operate_ena","icache_autoload_ctrl","icache_autoload_ctrl","icache_autoload_sct0_addr","icache_autoload_sct0_addr","icache_autoload_sct0_size","icache_autoload_sct0_size","icache_autoload_sct1_addr","icache_autoload_sct1_addr","icache_autoload_sct1_size","icache_autoload_sct1_size","icache_ctrl","icache_ctrl","icache_ctrl1","icache_ctrl1","icache_freeze","icache_freeze","icache_lock_addr","icache_lock_addr","icache_lock_ctrl","icache_lock_ctrl","icache_lock_size","icache_lock_size","icache_preload_addr","icache_preload_addr","icache_preload_ctrl","icache_preload_ctrl","icache_preload_size","icache_preload_size","icache_prelock_ctrl","icache_prelock_ctrl","icache_prelock_sct0_addr","icache_prelock_sct0_addr","icache_prelock_sct1_addr","icache_prelock_sct1_addr","icache_prelock_sct_size","icache_prelock_sct_size","icache_sync_addr","icache_sync_addr","icache_sync_ctrl","icache_sync_ctrl","icache_sync_size","icache_sync_size","icache_tag_power_ctrl","icache_tag_power_ctrl","into","reg_date","reg_date","try_from","try_into","type_id","CACHE_ACS_CNT_CLR_SPEC","DBUS_ACS_CNT_CLR_W","IBUS_ACS_CNT_CLR_W","W","bits","borrow","borrow_mut","dbus_acs_cnt_clr","from","ibus_acs_cnt_clr","into","try_from","try_into","type_id","CACHE_CONF_MISC_SPEC","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W","CACHE_TRACE_ENA_R","CACHE_TRACE_ENA_W","R","W","bits","borrow","borrow_mut","cache_ignore_preload_mmu_entry_fault","cache_ignore_preload_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_trace_ena","cache_trace_ena","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC","CLK_FORCE_ON_AUTO_CRYPT_R","CLK_FORCE_ON_AUTO_CRYPT_W","CLK_FORCE_ON_CRYPT_R","CLK_FORCE_ON_CRYPT_W","CLK_FORCE_ON_MANUAL_CRYPT_R","CLK_FORCE_ON_MANUAL_CRYPT_W","R","W","bits","borrow","borrow_mut","clk_force_on_auto_crypt","clk_force_on_auto_crypt","clk_force_on_crypt","clk_force_on_crypt","clk_force_on_manual_crypt","clk_force_on_manual_crypt","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC","R","RECORD_DISABLE_DB_ENCRYPT_R","RECORD_DISABLE_DB_ENCRYPT_W","RECORD_DISABLE_G0CB_DECRYPT_R","RECORD_DISABLE_G0CB_DECRYPT_W","W","bits","borrow","borrow_mut","from","into","record_disable_db_encrypt","record_disable_db_encrypt","record_disable_g0cb_decrypt","record_disable_g0cb_decrypt","try_from","try_into","type_id","CACHE_ILG_INT_CLR_SPEC","DBUS_CNT_OVF_INT_CLR_W","IBUS_CNT_OVF_INT_CLR_W","ICACHE_PRELOAD_OP_FAULT_INT_CLR_W","ICACHE_SYNC_OP_FAULT_INT_CLR_W","MMU_ENTRY_FAULT_INT_CLR_W","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_clr","from","ibus_cnt_ovf_int_clr","icache_preload_op_fault_int_clr","icache_sync_op_fault_int_clr","into","mmu_entry_fault_int_clr","try_from","try_into","type_id","CACHE_ILG_INT_ENA_SPEC","DBUS_CNT_OVF_INT_ENA_R","DBUS_CNT_OVF_INT_ENA_W","IBUS_CNT_OVF_INT_ENA_R","IBUS_CNT_OVF_INT_ENA_W","ICACHE_PRELOAD_OP_FAULT_INT_ENA_R","ICACHE_PRELOAD_OP_FAULT_INT_ENA_W","ICACHE_SYNC_OP_FAULT_INT_ENA_R","ICACHE_SYNC_OP_FAULT_INT_ENA_W","MMU_ENTRY_FAULT_INT_ENA_R","MMU_ENTRY_FAULT_INT_ENA_W","R","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_ena","dbus_cnt_ovf_int_ena","from","ibus_cnt_ovf_int_ena","ibus_cnt_ovf_int_ena","icache_preload_op_fault_int_ena","icache_preload_op_fault_int_ena","icache_sync_op_fault_int_ena","icache_sync_op_fault_int_ena","into","mmu_entry_fault_int_ena","mmu_entry_fault_int_ena","try_from","try_into","type_id","CACHE_ILG_INT_ST_SPEC","DBUS_ACS_CNT_OVF_ST_R","DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R","IBUS_ACS_CNT_OVF_ST_R","IBUS_ACS_MISS_CNT_OVF_ST_R","ICACHE_PRELOAD_OP_FAULT_ST_R","ICACHE_SYNC_OP_FAULT_ST_R","MMU_ENTRY_FAULT_ST_R","R","borrow","borrow_mut","dbus_acs_cnt_ovf_st","dbus_acs_flash_miss_cnt_ovf_st","from","ibus_acs_cnt_ovf_st","ibus_acs_miss_cnt_ovf_st","icache_preload_op_fault_st","icache_sync_op_fault_st","into","mmu_entry_fault_st","try_from","try_into","type_id","CACHE_MMU_FAULT_CODE_R","CACHE_MMU_FAULT_CONTENT_R","CACHE_MMU_FAULT_CONTENT_SPEC","R","borrow","borrow_mut","cache_mmu_fault_code","cache_mmu_fault_content","from","into","try_from","try_into","type_id","CACHE_MMU_FAULT_VADDR_R","CACHE_MMU_FAULT_VADDR_SPEC","R","borrow","borrow_mut","cache_mmu_fault_vaddr","from","into","try_from","try_into","type_id","CACHE_MMU_OWNER_R","CACHE_MMU_OWNER_SPEC","CACHE_MMU_OWNER_W","R","W","bits","borrow","borrow_mut","cache_mmu_owner","cache_mmu_owner","from","into","try_from","try_into","type_id","CACHE_MMU_MEM_FORCE_ON_R","CACHE_MMU_MEM_FORCE_ON_W","CACHE_MMU_MEM_FORCE_PD_R","CACHE_MMU_MEM_FORCE_PD_W","CACHE_MMU_MEM_FORCE_PU_R","CACHE_MMU_MEM_FORCE_PU_W","CACHE_MMU_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_mmu_mem_force_on","cache_mmu_mem_force_on","cache_mmu_mem_force_pd","cache_mmu_mem_force_pd","cache_mmu_mem_force_pu","cache_mmu_mem_force_pu","from","into","try_from","try_into","type_id","CACHE_PRELOAD_INT_CTRL_SPEC","ICACHE_PRELOAD_INT_CLR_W","ICACHE_PRELOAD_INT_ENA_R","ICACHE_PRELOAD_INT_ENA_W","ICACHE_PRELOAD_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_preload_int_clr","icache_preload_int_ena","icache_preload_int_ena","icache_preload_int_st","into","try_from","try_into","type_id","BYPASS_R","BYPASS_W","CACHE_REQUEST_SPEC","R","W","bits","borrow","borrow_mut","bypass","bypass","from","into","try_from","try_into","type_id","CACHE_STATE_SPEC","ICACHE_STATE_R","R","borrow","borrow_mut","from","icache_state","into","try_from","try_into","type_id","CACHE_SYNC_INT_CTRL_SPEC","ICACHE_SYNC_INT_CLR_W","ICACHE_SYNC_INT_ENA_R","ICACHE_SYNC_INT_ENA_W","ICACHE_SYNC_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_sync_int_clr","icache_sync_int_ena","icache_sync_int_ena","icache_sync_int_st","into","try_from","try_into","type_id","CACHE_FLASH_WRAP_AROUND_R","CACHE_FLASH_WRAP_AROUND_W","CACHE_WRAP_AROUND_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_flash_wrap_around","cache_flash_wrap_around","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_CLR_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_CLR_W","CORE0_DBUS_REJECT_INT_CLR_W","CORE0_DBUS_WR_IC_INT_CLR_W","CORE0_IBUS_ACS_MSK_IC_INT_CLR_W","CORE0_IBUS_REJECT_INT_CLR_W","CORE0_IBUS_WR_IC_INT_CLR_W","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_clr","core0_dbus_reject_int_clr","core0_dbus_wr_ic_int_clr","core0_ibus_acs_msk_ic_int_clr","core0_ibus_reject_int_clr","core0_ibus_wr_ic_int_clr","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ENA_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_ENA_R","CORE0_DBUS_ACS_MSK_IC_INT_ENA_W","CORE0_DBUS_REJECT_INT_ENA_R","CORE0_DBUS_REJECT_INT_ENA_W","CORE0_DBUS_WR_IC_INT_ENA_R","CORE0_DBUS_WR_IC_INT_ENA_W","CORE0_IBUS_ACS_MSK_IC_INT_ENA_R","CORE0_IBUS_ACS_MSK_IC_INT_ENA_W","CORE0_IBUS_REJECT_INT_ENA_R","CORE0_IBUS_REJECT_INT_ENA_W","CORE0_IBUS_WR_IC_INT_ENA_R","CORE0_IBUS_WR_IC_INT_ENA_W","R","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_ena","core0_dbus_acs_msk_ic_int_ena","core0_dbus_reject_int_ena","core0_dbus_reject_int_ena","core0_dbus_wr_ic_int_ena","core0_dbus_wr_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_reject_int_ena","core0_ibus_reject_int_ena","core0_ibus_wr_ic_int_ena","core0_ibus_wr_ic_int_ena","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ST_SPEC","CORE0_DBUS_ACS_MSK_ICACHE_ST_R","CORE0_DBUS_REJECT_ST_R","CORE0_DBUS_WR_ICACHE_ST_R","CORE0_IBUS_ACS_MSK_ICACHE_ST_R","CORE0_IBUS_REJECT_ST_R","CORE0_IBUS_WR_ICACHE_ST_R","R","borrow","borrow_mut","core0_dbus_acs_msk_icache_st","core0_dbus_reject_st","core0_dbus_wr_icache_st","core0_ibus_acs_msk_icache_st","core0_ibus_reject_st","core0_ibus_wr_icache_st","from","into","try_from","try_into","type_id","CORE0_DBUS_ATTR_R","CORE0_DBUS_REJECT_ST_SPEC","CORE0_DBUS_WORLD_R","R","borrow","borrow_mut","core0_dbus_attr","core0_dbus_world","from","into","try_from","try_into","type_id","CORE0_DBUS_REJECT_VADDR_SPEC","CORE0_DBUS_VADDR_R","R","borrow","borrow_mut","core0_dbus_vaddr","from","into","try_from","try_into","type_id","CORE0_IBUS_ATTR_R","CORE0_IBUS_REJECT_ST_SPEC","CORE0_IBUS_WORLD_R","R","borrow","borrow_mut","core0_ibus_attr","core0_ibus_world","from","into","try_from","try_into","type_id","CORE0_IBUS_REJECT_VADDR_SPEC","CORE0_IBUS_VADDR_R","R","borrow","borrow_mut","core0_ibus_vaddr","from","into","try_from","try_into","type_id","DBUS_ACS_CNT_R","DBUS_ACS_CNT_SPEC","R","borrow","borrow_mut","dbus_acs_cnt","from","into","try_from","try_into","type_id","DBUS_ACS_FLASH_MISS_CNT_R","DBUS_ACS_FLASH_MISS_CNT_SPEC","R","borrow","borrow_mut","dbus_acs_flash_miss_cnt","from","into","try_from","try_into","type_id","DBUS_PMS_SCT1_ATTR_R","DBUS_PMS_SCT1_ATTR_W","DBUS_PMS_SCT2_ATTR_R","DBUS_PMS_SCT2_ATTR_W","DBUS_PMS_TBL_ATTR_SPEC","R","W","bits","borrow","borrow_mut","dbus_pms_sct1_attr","dbus_pms_sct1_attr","dbus_pms_sct2_attr","dbus_pms_sct2_attr","from","into","try_from","try_into","type_id","DBUS_PMS_BOUNDARY0_R","DBUS_PMS_BOUNDARY0_W","DBUS_PMS_TBL_BOUNDARY0_SPEC","R","W","bits","borrow","borrow_mut","dbus_pms_boundary0","dbus_pms_boundary0","from","into","try_from","try_into","type_id","DBUS_PMS_BOUNDARY1_R","DBUS_PMS_BOUNDARY1_W","DBUS_PMS_TBL_BOUNDARY1_SPEC","R","W","bits","borrow","borrow_mut","dbus_pms_boundary1","dbus_pms_boundary1","from","into","try_from","try_into","type_id","DBUS_PMS_BOUNDARY2_R","DBUS_PMS_BOUNDARY2_W","DBUS_PMS_TBL_BOUNDARY2_SPEC","R","W","bits","borrow","borrow_mut","dbus_pms_boundary2","dbus_pms_boundary2","from","into","try_from","try_into","type_id","DBUS_PMS_LOCK_R","DBUS_PMS_LOCK_W","DBUS_PMS_TBL_LOCK_SPEC","R","W","bits","borrow","borrow_mut","dbus_pms_lock","dbus_pms_lock","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_END_VADDR_R","DBUS_TO_FLASH_END_VADDR_SPEC","DBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_START_VADDR_R","DBUS_TO_FLASH_START_VADDR_SPEC","DBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","into","try_from","try_into","type_id","IBUS_ACS_CNT_R","IBUS_ACS_CNT_SPEC","R","borrow","borrow_mut","from","ibus_acs_cnt","into","try_from","try_into","type_id","IBUS_ACS_MISS_CNT_R","IBUS_ACS_MISS_CNT_SPEC","R","borrow","borrow_mut","from","ibus_acs_miss_cnt","into","try_from","try_into","type_id","IBUS_PMS_SCT1_ATTR_R","IBUS_PMS_SCT1_ATTR_W","IBUS_PMS_SCT2_ATTR_R","IBUS_PMS_SCT2_ATTR_W","IBUS_PMS_TBL_ATTR_SPEC","R","W","bits","borrow","borrow_mut","from","ibus_pms_sct1_attr","ibus_pms_sct1_attr","ibus_pms_sct2_attr","ibus_pms_sct2_attr","into","try_from","try_into","type_id","IBUS_PMS_BOUNDARY0_R","IBUS_PMS_BOUNDARY0_W","IBUS_PMS_TBL_BOUNDARY0_SPEC","R","W","bits","borrow","borrow_mut","from","ibus_pms_boundary0","ibus_pms_boundary0","into","try_from","try_into","type_id","IBUS_PMS_BOUNDARY1_R","IBUS_PMS_BOUNDARY1_W","IBUS_PMS_TBL_BOUNDARY1_SPEC","R","W","bits","borrow","borrow_mut","from","ibus_pms_boundary1","ibus_pms_boundary1","into","try_from","try_into","type_id","IBUS_PMS_BOUNDARY2_R","IBUS_PMS_BOUNDARY2_W","IBUS_PMS_TBL_BOUNDARY2_SPEC","R","W","bits","borrow","borrow_mut","from","ibus_pms_boundary2","ibus_pms_boundary2","into","try_from","try_into","type_id","IBUS_PMS_LOCK_R","IBUS_PMS_LOCK_W","IBUS_PMS_TBL_LOCK_SPEC","R","W","bits","borrow","borrow_mut","from","ibus_pms_lock","ibus_pms_lock","into","try_from","try_into","type_id","IBUS_TO_FLASH_END_VADDR_R","IBUS_TO_FLASH_END_VADDR_SPEC","IBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","into","try_from","try_into","type_id","IBUS_TO_FLASH_START_VADDR_R","IBUS_TO_FLASH_START_VADDR_SPEC","IBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","into","try_from","try_into","type_id","ICACHE_ATOMIC_OPERATE_ENA_R","ICACHE_ATOMIC_OPERATE_ENA_SPEC","ICACHE_ATOMIC_OPERATE_ENA_W","R","W","bits","borrow","borrow_mut","from","icache_atomic_operate_ena","icache_atomic_operate_ena","into","try_from","try_into","type_id","ICACHE_AUTOLOAD_CTRL_SPEC","ICACHE_AUTOLOAD_DONE_R","ICACHE_AUTOLOAD_ENA_R","ICACHE_AUTOLOAD_ENA_W","ICACHE_AUTOLOAD_ORDER_R","ICACHE_AUTOLOAD_ORDER_W","ICACHE_AUTOLOAD_RQST_R","ICACHE_AUTOLOAD_RQST_W","ICACHE_AUTOLOAD_SCT0_ENA_R","ICACHE_AUTOLOAD_SCT0_ENA_W","ICACHE_AUTOLOAD_SCT1_ENA_R","ICACHE_AUTOLOAD_SCT1_ENA_W","R","W","bits","borrow","borrow_mut","from","icache_autoload_done","icache_autoload_ena","icache_autoload_ena","icache_autoload_order","icache_autoload_order","icache_autoload_rqst","icache_autoload_rqst","icache_autoload_sct0_ena","icache_autoload_sct0_ena","icache_autoload_sct1_ena","icache_autoload_sct1_ena","into","try_from","try_into","type_id","ICACHE_AUTOLOAD_SCT0_ADDR_R","ICACHE_AUTOLOAD_SCT0_ADDR_SPEC","ICACHE_AUTOLOAD_SCT0_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_autoload_sct0_addr","icache_autoload_sct0_addr","into","try_from","try_into","type_id","ICACHE_AUTOLOAD_SCT0_SIZE_R","ICACHE_AUTOLOAD_SCT0_SIZE_SPEC","ICACHE_AUTOLOAD_SCT0_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_autoload_sct0_size","icache_autoload_sct0_size","into","try_from","try_into","type_id","ICACHE_AUTOLOAD_SCT1_ADDR_R","ICACHE_AUTOLOAD_SCT1_ADDR_SPEC","ICACHE_AUTOLOAD_SCT1_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_autoload_sct1_addr","icache_autoload_sct1_addr","into","try_from","try_into","type_id","ICACHE_AUTOLOAD_SCT1_SIZE_R","ICACHE_AUTOLOAD_SCT1_SIZE_SPEC","ICACHE_AUTOLOAD_SCT1_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_autoload_sct1_size","icache_autoload_sct1_size","into","try_from","try_into","type_id","ICACHE_CTRL_SPEC","ICACHE_ENABLE_R","ICACHE_ENABLE_W","R","W","bits","borrow","borrow_mut","from","icache_enable","icache_enable","into","try_from","try_into","type_id","ICACHE_CTRL1_SPEC","ICACHE_SHUT_DBUS_R","ICACHE_SHUT_DBUS_W","ICACHE_SHUT_IBUS_R","ICACHE_SHUT_IBUS_W","R","W","bits","borrow","borrow_mut","from","icache_shut_dbus","icache_shut_dbus","icache_shut_ibus","icache_shut_ibus","into","try_from","try_into","type_id","DONE_R","ENA_R","ENA_W","ICACHE_FREEZE_SPEC","MODE_R","MODE_W","R","W","bits","borrow","borrow_mut","done","ena","ena","from","into","mode","mode","try_from","try_into","type_id","ICACHE_LOCK_ADDR_R","ICACHE_LOCK_ADDR_SPEC","ICACHE_LOCK_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_lock_addr","icache_lock_addr","into","try_from","try_into","type_id","ICACHE_LOCK_CTRL_SPEC","ICACHE_LOCK_DONE_R","ICACHE_LOCK_ENA_R","ICACHE_LOCK_ENA_W","ICACHE_UNLOCK_ENA_R","ICACHE_UNLOCK_ENA_W","R","W","bits","borrow","borrow_mut","from","icache_lock_done","icache_lock_ena","icache_lock_ena","icache_unlock_ena","icache_unlock_ena","into","try_from","try_into","type_id","ICACHE_LOCK_SIZE_R","ICACHE_LOCK_SIZE_SPEC","ICACHE_LOCK_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_lock_size","icache_lock_size","into","try_from","try_into","type_id","ICACHE_PRELOAD_ADDR_R","ICACHE_PRELOAD_ADDR_SPEC","ICACHE_PRELOAD_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_preload_addr","icache_preload_addr","into","try_from","try_into","type_id","ICACHE_PRELOAD_CTRL_SPEC","ICACHE_PRELOAD_DONE_R","ICACHE_PRELOAD_ENA_R","ICACHE_PRELOAD_ENA_W","ICACHE_PRELOAD_ORDER_R","ICACHE_PRELOAD_ORDER_W","R","W","bits","borrow","borrow_mut","from","icache_preload_done","icache_preload_ena","icache_preload_ena","icache_preload_order","icache_preload_order","into","try_from","try_into","type_id","ICACHE_PRELOAD_SIZE_R","ICACHE_PRELOAD_SIZE_SPEC","ICACHE_PRELOAD_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_preload_size","icache_preload_size","into","try_from","try_into","type_id","ICACHE_PRELOCK_CTRL_SPEC","ICACHE_PRELOCK_SCT0_EN_R","ICACHE_PRELOCK_SCT0_EN_W","ICACHE_PRELOCK_SCT1_EN_R","ICACHE_PRELOCK_SCT1_EN_W","R","W","bits","borrow","borrow_mut","from","icache_prelock_sct0_en","icache_prelock_sct0_en","icache_prelock_sct1_en","icache_prelock_sct1_en","into","try_from","try_into","type_id","ICACHE_PRELOCK_SCT0_ADDR_R","ICACHE_PRELOCK_SCT0_ADDR_SPEC","ICACHE_PRELOCK_SCT0_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_prelock_sct0_addr","icache_prelock_sct0_addr","into","try_from","try_into","type_id","ICACHE_PRELOCK_SCT1_ADDR_R","ICACHE_PRELOCK_SCT1_ADDR_SPEC","ICACHE_PRELOCK_SCT1_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_prelock_sct1_addr","icache_prelock_sct1_addr","into","try_from","try_into","type_id","ICACHE_PRELOCK_SCT0_SIZE_R","ICACHE_PRELOCK_SCT0_SIZE_W","ICACHE_PRELOCK_SCT1_SIZE_R","ICACHE_PRELOCK_SCT1_SIZE_W","ICACHE_PRELOCK_SCT_SIZE_SPEC","R","W","bits","borrow","borrow_mut","from","icache_prelock_sct0_size","icache_prelock_sct0_size","icache_prelock_sct1_size","icache_prelock_sct1_size","into","try_from","try_into","type_id","ICACHE_SYNC_ADDR_R","ICACHE_SYNC_ADDR_SPEC","ICACHE_SYNC_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_sync_addr","icache_sync_addr","into","try_from","try_into","type_id","ICACHE_INVALIDATE_ENA_R","ICACHE_INVALIDATE_ENA_W","ICACHE_SYNC_CTRL_SPEC","ICACHE_SYNC_DONE_R","R","W","bits","borrow","borrow_mut","from","icache_invalidate_ena","icache_invalidate_ena","icache_sync_done","into","try_from","try_into","type_id","ICACHE_SYNC_SIZE_R","ICACHE_SYNC_SIZE_SPEC","ICACHE_SYNC_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_sync_size","icache_sync_size","into","try_from","try_into","type_id","ICACHE_TAG_MEM_FORCE_ON_R","ICACHE_TAG_MEM_FORCE_ON_W","ICACHE_TAG_MEM_FORCE_PD_R","ICACHE_TAG_MEM_FORCE_PD_W","ICACHE_TAG_MEM_FORCE_PU_R","ICACHE_TAG_MEM_FORCE_PU_W","ICACHE_TAG_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","icache_tag_mem_force_on","icache_tag_mem_force_on","icache_tag_mem_force_pd","icache_tag_mem_force_pd","icache_tag_mem_force_pu","icache_tag_mem_force_pu","into","try_from","try_into","type_id","DATE_R","DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","BitReader","BitWriter","BitWriter0C","BitWriter0S","BitWriter0T","BitWriter1C","BitWriter1S","BitWriter1T","FieldReader","FieldSpec","FieldWriter","FieldWriterSafe","ONE_TO_MODIFY_FIELDS_BITMAP","R","RESET_VALUE","RawReg","Readable","Reg","RegisterSpec","Resettable","Ux","Ux","W","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","Writable","ZERO_TO_MODIFY_FIELDS_BITMAP","as_ptr","bit","bit","bit","bit","bit","bit","bit","bit","bit_is_clear","bit_is_set","bits","bits","bits","bits","borrow","borrow_mut","clear_bit","clear_bit","clear_bit_by_one","eq","eq","eq","from","into","mask","modify","offset","offset","offset","offset","offset","offset","offset","offset","offset","one","read","reset","reset_value","set_bit","set_bit","set_bit_by_zero","toggle_bit","toggle_bit","try_from","try_into","type_id","variant","variant","variant","variant","variant","variant","variant","variant","variant","width","width","width","width","width","width","width","width","width","write","write_with_zero","BT_SELECT","CLOCK_GATE","CPUSDIO_INT","ENABLE","ENABLE_W1TC","ENABLE_W1TS","FUNC_IN_SEL_CFG","FUNC_OUT_SEL_CFG","IN","OUT","OUT_W1TC","OUT_W1TS","PCPU_INT","PCPU_NMI_INT","PIN","REG_DATE","RegisterBlock","SDIO_SELECT","STATUS","STATUS_NEXT","STATUS_W1TC","STATUS_W1TS","STRAP","borrow","borrow_mut","bt_select","bt_select","clock_gate","clock_gate","cpusdio_int","cpusdio_int","enable","enable","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","from","func0_in_sel_cfg","func0_out_sel_cfg","func100_in_sel_cfg","func101_in_sel_cfg","func102_in_sel_cfg","func103_in_sel_cfg","func104_in_sel_cfg","func105_in_sel_cfg","func106_in_sel_cfg","func107_in_sel_cfg","func108_in_sel_cfg","func109_in_sel_cfg","func10_in_sel_cfg","func10_out_sel_cfg","func110_in_sel_cfg","func111_in_sel_cfg","func112_in_sel_cfg","func113_in_sel_cfg","func114_in_sel_cfg","func115_in_sel_cfg","func116_in_sel_cfg","func117_in_sel_cfg","func118_in_sel_cfg","func119_in_sel_cfg","func11_in_sel_cfg","func11_out_sel_cfg","func120_in_sel_cfg","func121_in_sel_cfg","func122_in_sel_cfg","func123_in_sel_cfg","func124_in_sel_cfg","func125_in_sel_cfg","func126_in_sel_cfg","func127_in_sel_cfg","func12_in_sel_cfg","func12_out_sel_cfg","func13_in_sel_cfg","func13_out_sel_cfg","func14_in_sel_cfg","func14_out_sel_cfg","func15_in_sel_cfg","func15_out_sel_cfg","func16_in_sel_cfg","func16_out_sel_cfg","func17_in_sel_cfg","func17_out_sel_cfg","func18_in_sel_cfg","func18_out_sel_cfg","func19_in_sel_cfg","func19_out_sel_cfg","func1_in_sel_cfg","func1_out_sel_cfg","func20_in_sel_cfg","func20_out_sel_cfg","func21_in_sel_cfg","func21_out_sel_cfg","func22_in_sel_cfg","func22_out_sel_cfg","func23_in_sel_cfg","func23_out_sel_cfg","func24_in_sel_cfg","func24_out_sel_cfg","func25_in_sel_cfg","func25_out_sel_cfg","func26_in_sel_cfg","func27_in_sel_cfg","func28_in_sel_cfg","func29_in_sel_cfg","func2_in_sel_cfg","func2_out_sel_cfg","func30_in_sel_cfg","func31_in_sel_cfg","func32_in_sel_cfg","func33_in_sel_cfg","func34_in_sel_cfg","func35_in_sel_cfg","func36_in_sel_cfg","func37_in_sel_cfg","func38_in_sel_cfg","func39_in_sel_cfg","func3_in_sel_cfg","func3_out_sel_cfg","func40_in_sel_cfg","func41_in_sel_cfg","func42_in_sel_cfg","func43_in_sel_cfg","func44_in_sel_cfg","func45_in_sel_cfg","func46_in_sel_cfg","func47_in_sel_cfg","func48_in_sel_cfg","func49_in_sel_cfg","func4_in_sel_cfg","func4_out_sel_cfg","func50_in_sel_cfg","func51_in_sel_cfg","func52_in_sel_cfg","func53_in_sel_cfg","func54_in_sel_cfg","func55_in_sel_cfg","func56_in_sel_cfg","func57_in_sel_cfg","func58_in_sel_cfg","func59_in_sel_cfg","func5_in_sel_cfg","func5_out_sel_cfg","func60_in_sel_cfg","func61_in_sel_cfg","func62_in_sel_cfg","func63_in_sel_cfg","func64_in_sel_cfg","func65_in_sel_cfg","func66_in_sel_cfg","func67_in_sel_cfg","func68_in_sel_cfg","func69_in_sel_cfg","func6_in_sel_cfg","func6_out_sel_cfg","func70_in_sel_cfg","func71_in_sel_cfg","func72_in_sel_cfg","func73_in_sel_cfg","func74_in_sel_cfg","func75_in_sel_cfg","func76_in_sel_cfg","func77_in_sel_cfg","func78_in_sel_cfg","func79_in_sel_cfg","func7_in_sel_cfg","func7_out_sel_cfg","func80_in_sel_cfg","func81_in_sel_cfg","func82_in_sel_cfg","func83_in_sel_cfg","func84_in_sel_cfg","func85_in_sel_cfg","func86_in_sel_cfg","func87_in_sel_cfg","func88_in_sel_cfg","func89_in_sel_cfg","func8_in_sel_cfg","func8_out_sel_cfg","func90_in_sel_cfg","func91_in_sel_cfg","func92_in_sel_cfg","func93_in_sel_cfg","func94_in_sel_cfg","func95_in_sel_cfg","func96_in_sel_cfg","func97_in_sel_cfg","func98_in_sel_cfg","func99_in_sel_cfg","func9_in_sel_cfg","func9_out_sel_cfg","func_in_sel_cfg","func_in_sel_cfg","func_in_sel_cfg_iter","func_out_sel_cfg","func_out_sel_cfg","func_out_sel_cfg_iter","in_","in_","into","out","out","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pcpu_int","pcpu_int","pcpu_nmi_int","pcpu_nmi_int","pin","pin","pin_iter","reg_date","reg_date","sdio_select","sdio_select","status","status","status_next","status_next","status_w1tc","status_w1tc","status_w1ts","status_w1ts","strap","strap","try_from","try_into","type_id","BT_SELECT_SPEC","BT_SEL_R","BT_SEL_W","R","W","bits","borrow","borrow_mut","bt_sel","bt_sel","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPUSDIO_INT_SPEC","R","SDIO_INT_R","borrow","borrow_mut","from","into","sdio_int","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","ENABLE_W1TS_SPEC","ENABLE_W1TS_W","W","bits","borrow","borrow_mut","enable_w1ts","from","into","try_from","try_into","type_id","FUNC_IN_SEL_CFG_SPEC","IN_INV_SEL_R","IN_INV_SEL_W","IN_SEL_R","IN_SEL_W","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","in_inv_sel","in_inv_sel","in_sel","in_sel","into","sel","sel","try_from","try_into","type_id","FUNC_OUT_SEL_CFG_SPEC","INV_SEL_R","INV_SEL_W","OEN_INV_SEL_R","OEN_INV_SEL_W","OEN_SEL_R","OEN_SEL_W","OUT_SEL_R","OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","inv_sel","inv_sel","oen_inv_sel","oen_inv_sel","oen_sel","oen_sel","out_sel","out_sel","try_from","try_into","type_id","DATA_NEXT_R","IN_SPEC","R","borrow","borrow_mut","data_next","from","into","try_from","try_into","type_id","DATA_ORIG_R","DATA_ORIG_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data_orig","data_orig","from","into","try_from","try_into","type_id","OUT_W1TC_SPEC","OUT_W1TC_W","W","bits","borrow","borrow_mut","from","into","out_w1tc","try_from","try_into","type_id","OUT_W1TS_SPEC","OUT_W1TS_W","W","bits","borrow","borrow_mut","from","into","out_w1ts","try_from","try_into","type_id","PCPU_INT_SPEC","PROCPU_INT_R","R","borrow","borrow_mut","from","into","procpu_int","try_from","try_into","type_id","PCPU_NMI_INT_SPEC","PROCPU_NMI_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi_int","try_from","try_into","type_id","CONFIG_R","CONFIG_W","INT_ENA_R","INT_ENA_W","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","SYNC1_BYPASS_R","SYNC1_BYPASS_W","SYNC2_BYPASS_R","SYNC2_BYPASS_W","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","config","config","from","int_ena","int_ena","int_type","int_type","into","pad_driver","pad_driver","sync1_bypass","sync1_bypass","sync2_bypass","sync2_bypass","try_from","try_into","type_id","wakeup_enable","wakeup_enable","R","REG_DATE_R","REG_DATE_SPEC","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","R","SDIO_SELECT_SPEC","SDIO_SEL_R","SDIO_SEL_W","W","bits","borrow","borrow_mut","from","into","sdio_sel","sdio_sel","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","R","STATUS_INTERRUPT_NEXT_R","STATUS_NEXT_SPEC","borrow","borrow_mut","from","into","status_interrupt_next","try_from","try_into","type_id","STATUS_W1TC_SPEC","STATUS_W1TC_W","W","bits","borrow","borrow_mut","from","into","status_w1tc","try_from","try_into","type_id","STATUS_W1TS_SPEC","STATUS_W1TS_W","W","bits","borrow","borrow_mut","from","into","status_w1ts","try_from","try_into","type_id","R","STRAPPING_R","STRAP_SPEC","borrow","borrow_mut","from","into","strapping","try_from","try_into","type_id","RegisterBlock","SIGMADELTA","SIGMADELTA_CG","SIGMADELTA_MISC","SIGMADELTA_VERSION","borrow","borrow_mut","from","into","sigmadelta","sigmadelta","sigmadelta_cg","sigmadelta_cg","sigmadelta_iter","sigmadelta_misc","sigmadelta_misc","sigmadelta_version","sigmadelta_version","try_from","try_into","type_id","R","SD0_IN_R","SD0_IN_W","SD0_PRESCALE_R","SD0_PRESCALE_W","SIGMADELTA_SPEC","W","bits","borrow","borrow_mut","from","into","sd0_in","sd0_in","sd0_prescale","sd0_prescale","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","SIGMADELTA_CG_SPEC","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","FUNCTION_CLK_EN_R","FUNCTION_CLK_EN_W","R","SIGMADELTA_MISC_SPEC","SPI_SWAP_R","SPI_SWAP_W","W","bits","borrow","borrow_mut","from","function_clk_en","function_clk_en","into","spi_swap","spi_swap","try_from","try_into","type_id","GPIO_SD_DATE_R","GPIO_SD_DATE_W","R","SIGMADELTA_VERSION_SPEC","W","bits","borrow","borrow_mut","from","gpio_sd_date","gpio_sd_date","into","try_from","try_into","type_id","ONE_BLOCK","QUERY_BUSY","QUERY_ERROR","RD_RESULT_MEM","RegisterBlock","SET_INVALIDATE_DS","SET_INVALIDATE_JTAG","SET_MESSAGE_END","SET_MESSAGE_ING","SET_MESSAGE_ONE","SET_MESSAGE_PAD","SET_PARA_FINISH","SET_PARA_KEY","SET_PARA_PURPOSE","SET_RESULT_FINISH","SET_START","SOFT_JTAG_CTRL","WR_JTAG","WR_MESSAGE_MEM","borrow","borrow_mut","from","into","one_block","one_block","query_busy","query_busy","query_error","query_error","rd_result_mem","rd_result_mem","rd_result_mem_iter","set_invalidate_ds","set_invalidate_ds","set_invalidate_jtag","set_invalidate_jtag","set_message_end","set_message_end","set_message_ing","set_message_ing","set_message_one","set_message_one","set_message_pad","set_message_pad","set_para_finish","set_para_finish","set_para_key","set_para_key","set_para_purpose","set_para_purpose","set_result_finish","set_result_finish","set_start","set_start","soft_jtag_ctrl","soft_jtag_ctrl","try_from","try_into","type_id","wr_jtag","wr_jtag","wr_message_mem","wr_message_mem","wr_message_mem_iter","ONE_BLOCK_SPEC","SET_ONE_BLOCK_W","W","bits","borrow","borrow_mut","from","into","set_one_block","try_from","try_into","type_id","BUSY_STATE_R","QUERY_BUSY_SPEC","R","borrow","borrow_mut","busy_state","from","into","try_from","try_into","type_id","QUERY_CHECK_R","QUERY_ERROR_SPEC","R","borrow","borrow_mut","from","into","query_check","try_from","try_into","type_id","R","RD_RESULT_MEM_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","SET_INVALIDATE_DS_SPEC","SET_INVALIDATE_DS_W","W","bits","borrow","borrow_mut","from","into","set_invalidate_ds","try_from","try_into","type_id","SET_INVALIDATE_JTAG_SPEC","SET_INVALIDATE_JTAG_W","W","bits","borrow","borrow_mut","from","into","set_invalidate_jtag","try_from","try_into","type_id","SET_MESSAGE_END_SPEC","SET_TEXT_END_W","W","bits","borrow","borrow_mut","from","into","set_text_end","try_from","try_into","type_id","SET_MESSAGE_ING_SPEC","SET_TEXT_ING_W","W","bits","borrow","borrow_mut","from","into","set_text_ing","try_from","try_into","type_id","SET_MESSAGE_ONE_SPEC","SET_TEXT_ONE_W","W","bits","borrow","borrow_mut","from","into","set_text_one","try_from","try_into","type_id","SET_MESSAGE_PAD_SPEC","SET_TEXT_PAD_W","W","bits","borrow","borrow_mut","from","into","set_text_pad","try_from","try_into","type_id","SET_PARA_END_W","SET_PARA_FINISH_SPEC","W","bits","borrow","borrow_mut","from","into","set_para_end","try_from","try_into","type_id","KEY_SET_W","SET_PARA_KEY_SPEC","W","bits","borrow","borrow_mut","from","into","key_set","try_from","try_into","type_id","PURPOSE_SET_W","SET_PARA_PURPOSE_SPEC","W","bits","borrow","borrow_mut","from","into","purpose_set","try_from","try_into","type_id","SET_RESULT_END_W","SET_RESULT_FINISH_SPEC","W","bits","borrow","borrow_mut","from","into","set_result_end","try_from","try_into","type_id","SET_START_SPEC","SET_START_W","W","bits","borrow","borrow_mut","from","into","set_start","try_from","try_into","type_id","SOFT_JTAG_CTRL_SPEC","SOFT_JTAG_CTRL_W","W","bits","borrow","borrow_mut","from","into","soft_jtag_ctrl","try_from","try_into","type_id","W","WR_JTAG_SPEC","WR_JTAG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_jtag","R","W","WR_MESSAGE_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_CONF","COMD","CTR","DATA","DATE","FIFO_CONF","FIFO_ST","FILTER_CFG","INT_CLR","INT_ENA","INT_RAW","INT_STATUS","RXFIFO_START_ADDR","RegisterBlock","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_MAIN_ST_TIME_OUT","SCL_RSTART_SETUP","SCL_SP_CONF","SCL_START_HOLD","SCL_STOP_HOLD","SCL_STOP_SETUP","SCL_STRETCH_CONF","SCL_ST_TIME_OUT","SDA_HOLD","SDA_SAMPLE","SLAVE_ADDR","SR","TO","TXFIFO_START_ADDR","borrow","borrow_mut","clk_conf","clk_conf","comd","comd","comd_iter","ctr","ctr","data","data","date","date","fifo_conf","fifo_conf","fifo_st","fifo_st","filter_cfg","filter_cfg","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_status","int_status","into","rxfifo_start_addr","rxfifo_start_addr","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_main_st_time_out","scl_main_st_time_out","scl_rstart_setup","scl_rstart_setup","scl_sp_conf","scl_sp_conf","scl_st_time_out","scl_st_time_out","scl_start_hold","scl_start_hold","scl_stop_hold","scl_stop_hold","scl_stop_setup","scl_stop_setup","scl_stretch_conf","scl_stretch_conf","sda_hold","sda_hold","sda_sample","sda_sample","slave_addr","slave_addr","sr","sr","to","to","try_from","try_into","txfifo_start_addr","txfifo_start_addr","type_id","CLK_CONF_SPEC","R","SCLK_ACTIVE_R","SCLK_ACTIVE_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_SEL_R","SCLK_SEL_W","W","bits","borrow","borrow_mut","from","into","sclk_active","sclk_active","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_sel","sclk_sel","try_from","try_into","type_id","COMD_SPEC","COMMAND_DONE_R","COMMAND_DONE_W","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","command_done","from","into","try_from","try_into","type_id","ADDR_10BIT_RW_CHECK_EN_R","ADDR_10BIT_RW_CHECK_EN_W","ADDR_BROADCASTING_EN_R","ADDR_BROADCASTING_EN_W","ARBITRATION_EN_R","ARBITRATION_EN_W","CLK_EN_R","CLK_EN_W","CONF_UPGATE_W","CTR_SPEC","FSM_RST_W","MS_MODE_R","MS_MODE_W","R","RX_FULL_ACK_LEVEL_R","RX_FULL_ACK_LEVEL_W","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SAMPLE_SCL_LEVEL_R","SAMPLE_SCL_LEVEL_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","SLV_TX_AUTO_START_EN_R","SLV_TX_AUTO_START_EN_W","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","addr_10bit_rw_check_en","addr_10bit_rw_check_en","addr_broadcasting_en","addr_broadcasting_en","arbitration_en","arbitration_en","bits","borrow","borrow_mut","clk_en","clk_en","conf_upgate","from","fsm_rst","into","ms_mode","ms_mode","rx_full_ack_level","rx_full_ack_level","rx_lsb_first","rx_lsb_first","sample_scl_level","sample_scl_level","scl_force_out","scl_force_out","sda_force_out","sda_force_out","slv_tx_auto_start_en","slv_tx_auto_start_en","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","FIFO_RDATA_R","FIFO_RDATA_W","R","W","bits","borrow","borrow_mut","fifo_rdata","fifo_rdata","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_ADDR_CFG_EN_R","FIFO_ADDR_CFG_EN_W","FIFO_CONF_SPEC","FIFO_PRT_EN_R","FIFO_PRT_EN_W","NONFIFO_EN_R","NONFIFO_EN_W","R","RXFIFO_WM_THRHD_R","RXFIFO_WM_THRHD_W","RX_FIFO_RST_R","RX_FIFO_RST_W","TXFIFO_WM_THRHD_R","TXFIFO_WM_THRHD_W","TX_FIFO_RST_R","TX_FIFO_RST_W","W","bits","borrow","borrow_mut","fifo_addr_cfg_en","fifo_addr_cfg_en","fifo_prt_en","fifo_prt_en","from","into","nonfifo_en","nonfifo_en","rx_fifo_rst","rx_fifo_rst","rxfifo_wm_thrhd","rxfifo_wm_thrhd","try_from","try_into","tx_fifo_rst","tx_fifo_rst","txfifo_wm_thrhd","txfifo_wm_thrhd","type_id","FIFO_ST_SPEC","R","RXFIFO_RADDR_R","RXFIFO_WADDR_R","SLAVE_RW_POINT_R","TXFIFO_RADDR_R","TXFIFO_WADDR_R","borrow","borrow_mut","from","into","rxfifo_raddr","rxfifo_waddr","slave_rw_point","try_from","try_into","txfifo_raddr","txfifo_waddr","type_id","FILTER_CFG_SPEC","R","SCL_FILTER_EN_R","SCL_FILTER_EN_W","SCL_FILTER_THRES_R","SCL_FILTER_THRES_W","SDA_FILTER_EN_R","SDA_FILTER_EN_W","SDA_FILTER_THRES_R","SDA_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","scl_filter_en","scl_filter_en","scl_filter_thres","scl_filter_thres","sda_filter_en","sda_filter_en","sda_filter_thres","sda_filter_thres","try_from","try_into","type_id","ARBITRATION_LOST_INT_CLR_W","BYTE_TRANS_DONE_INT_CLR_W","DET_START_INT_CLR_W","END_DETECT_INT_CLR_W","GENERAL_CALL_INT_CLR_W","INT_CLR_SPEC","MST_TXFIFO_UDF_INT_CLR_W","NACK_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_UDF_INT_CLR_W","RXFIFO_WM_INT_CLR_W","SCL_MAIN_ST_TO_INT_CLR_W","SCL_ST_TO_INT_CLR_W","SLAVE_STRETCH_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TRANS_START_INT_CLR_W","TXFIFO_OVF_INT_CLR_W","TXFIFO_WM_INT_CLR_W","W","arbitration_lost_int_clr","bits","borrow","borrow_mut","byte_trans_done_int_clr","det_start_int_clr","end_detect_int_clr","from","general_call_int_clr","into","mst_txfifo_udf_int_clr","nack_int_clr","rxfifo_ovf_int_clr","rxfifo_udf_int_clr","rxfifo_wm_int_clr","scl_main_st_to_int_clr","scl_st_to_int_clr","slave_stretch_int_clr","time_out_int_clr","trans_complete_int_clr","trans_start_int_clr","try_from","try_into","txfifo_ovf_int_clr","txfifo_wm_int_clr","type_id","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","BYTE_TRANS_DONE_INT_ENA_R","BYTE_TRANS_DONE_INT_ENA_W","DET_START_INT_ENA_R","DET_START_INT_ENA_W","END_DETECT_INT_ENA_R","END_DETECT_INT_ENA_W","GENERAL_CALL_INT_ENA_R","GENERAL_CALL_INT_ENA_W","INT_ENA_SPEC","MST_TXFIFO_UDF_INT_ENA_R","MST_TXFIFO_UDF_INT_ENA_W","NACK_INT_ENA_R","NACK_INT_ENA_W","R","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_UDF_INT_ENA_R","RXFIFO_UDF_INT_ENA_W","RXFIFO_WM_INT_ENA_R","RXFIFO_WM_INT_ENA_W","SCL_MAIN_ST_TO_INT_ENA_R","SCL_MAIN_ST_TO_INT_ENA_W","SCL_ST_TO_INT_ENA_R","SCL_ST_TO_INT_ENA_W","SLAVE_STRETCH_INT_ENA_R","SLAVE_STRETCH_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TRANS_START_INT_ENA_R","TRANS_START_INT_ENA_W","TXFIFO_OVF_INT_ENA_R","TXFIFO_OVF_INT_ENA_W","TXFIFO_WM_INT_ENA_R","TXFIFO_WM_INT_ENA_W","W","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","byte_trans_done_int_ena","byte_trans_done_int_ena","det_start_int_ena","det_start_int_ena","end_detect_int_ena","end_detect_int_ena","from","general_call_int_ena","general_call_int_ena","into","mst_txfifo_udf_int_ena","mst_txfifo_udf_int_ena","nack_int_ena","nack_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_udf_int_ena","rxfifo_udf_int_ena","rxfifo_wm_int_ena","rxfifo_wm_int_ena","scl_main_st_to_int_ena","scl_main_st_to_int_ena","scl_st_to_int_ena","scl_st_to_int_ena","slave_stretch_int_ena","slave_stretch_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","trans_start_int_ena","trans_start_int_ena","try_from","try_into","txfifo_ovf_int_ena","txfifo_ovf_int_ena","txfifo_wm_int_ena","txfifo_wm_int_ena","type_id","ARBITRATION_LOST_INT_RAW_R","BYTE_TRANS_DONE_INT_RAW_R","DET_START_INT_RAW_R","END_DETECT_INT_RAW_R","GENERAL_CALL_INT_RAW_R","INT_RAW_SPEC","MST_TXFIFO_UDF_INT_RAW_R","NACK_INT_RAW_R","R","RXFIFO_OVF_INT_RAW_R","RXFIFO_UDF_INT_RAW_R","RXFIFO_WM_INT_RAW_R","SCL_MAIN_ST_TO_INT_RAW_R","SCL_ST_TO_INT_RAW_R","SLAVE_STRETCH_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_START_INT_RAW_R","TXFIFO_OVF_INT_RAW_R","TXFIFO_WM_INT_RAW_R","arbitration_lost_int_raw","borrow","borrow_mut","byte_trans_done_int_raw","det_start_int_raw","end_detect_int_raw","from","general_call_int_raw","into","mst_txfifo_udf_int_raw","nack_int_raw","rxfifo_ovf_int_raw","rxfifo_udf_int_raw","rxfifo_wm_int_raw","scl_main_st_to_int_raw","scl_st_to_int_raw","slave_stretch_int_raw","time_out_int_raw","trans_complete_int_raw","trans_start_int_raw","try_from","try_into","txfifo_ovf_int_raw","txfifo_wm_int_raw","type_id","ARBITRATION_LOST_INT_ST_R","BYTE_TRANS_DONE_INT_ST_R","DET_START_INT_ST_R","END_DETECT_INT_ST_R","GENERAL_CALL_INT_ST_R","INT_STATUS_SPEC","MST_TXFIFO_UDF_INT_ST_R","NACK_INT_ST_R","R","RXFIFO_OVF_INT_ST_R","RXFIFO_UDF_INT_ST_R","RXFIFO_WM_INT_ST_R","SCL_MAIN_ST_TO_INT_ST_R","SCL_ST_TO_INT_ST_R","SLAVE_STRETCH_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TRANS_START_INT_ST_R","TXFIFO_OVF_INT_ST_R","TXFIFO_WM_INT_ST_R","arbitration_lost_int_st","borrow","borrow_mut","byte_trans_done_int_st","det_start_int_st","end_detect_int_st","from","general_call_int_st","into","mst_txfifo_udf_int_st","nack_int_st","rxfifo_ovf_int_st","rxfifo_udf_int_st","rxfifo_wm_int_st","scl_main_st_to_int_st","scl_st_to_int_st","slave_stretch_int_st","time_out_int_st","trans_complete_int_st","trans_start_int_st","try_from","try_into","txfifo_ovf_int_st","txfifo_wm_int_st","type_id","R","RXFIFO_START_ADDR_R","RXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","rxfifo_start_addr","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","SCL_WAIT_HIGH_PERIOD_R","SCL_WAIT_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","scl_wait_high_period","scl_wait_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_MAIN_ST_TIME_OUT_SPEC","SCL_MAIN_ST_TO_I2C_R","SCL_MAIN_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_main_st_to_i2c","scl_main_st_to_i2c","try_from","try_into","type_id","R","SCL_RSTART_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_PD_EN_R","SCL_PD_EN_W","SCL_RST_SLV_EN_R","SCL_RST_SLV_EN_W","SCL_RST_SLV_NUM_R","SCL_RST_SLV_NUM_W","SCL_SP_CONF_SPEC","SDA_PD_EN_R","SDA_PD_EN_W","W","bits","borrow","borrow_mut","from","into","scl_pd_en","scl_pd_en","scl_rst_slv_en","scl_rst_slv_en","scl_rst_slv_num","scl_rst_slv_num","sda_pd_en","sda_pd_en","try_from","try_into","type_id","R","SCL_ST_TIME_OUT_SPEC","SCL_ST_TO_I2C_R","SCL_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_st_to_i2c","scl_st_to_i2c","try_from","try_into","type_id","R","SCL_START_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STRETCH_CONF_SPEC","SLAVE_BYTE_ACK_CTL_EN_R","SLAVE_BYTE_ACK_CTL_EN_W","SLAVE_BYTE_ACK_LVL_R","SLAVE_BYTE_ACK_LVL_W","SLAVE_SCL_STRETCH_CLR_W","SLAVE_SCL_STRETCH_EN_R","SLAVE_SCL_STRETCH_EN_W","STRETCH_PROTECT_NUM_R","STRETCH_PROTECT_NUM_W","W","bits","borrow","borrow_mut","from","into","slave_byte_ack_ctl_en","slave_byte_ack_ctl_en","slave_byte_ack_lvl","slave_byte_ack_lvl","slave_scl_stretch_clr","slave_scl_stretch_en","slave_scl_stretch_en","stretch_protect_num","stretch_protect_num","try_from","try_into","type_id","R","SDA_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_SAMPLE_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","ADDR_10BIT_EN_R","ADDR_10BIT_EN_W","R","SLAVE_ADDR_R","SLAVE_ADDR_SPEC","SLAVE_ADDR_W","W","addr_10bit_en","addr_10bit_en","bits","borrow","borrow_mut","from","into","slave_addr","slave_addr","try_from","try_into","type_id","ARB_LOST_R","BUS_BUSY_R","R","RESP_REC_R","RXFIFO_CNT_R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SLAVE_ADDRESSED_R","SLAVE_RW_R","SR_SPEC","STRETCH_CAUSE_R","TXFIFO_CNT_R","arb_lost","borrow","borrow_mut","bus_busy","from","into","resp_rec","rxfifo_cnt","scl_main_state_last","scl_state_last","slave_addressed","slave_rw","stretch_cause","try_from","try_into","txfifo_cnt","type_id","R","TIME_OUT_EN_R","TIME_OUT_EN_W","TIME_OUT_VALUE_R","TIME_OUT_VALUE_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out_en","time_out_en","time_out_value","time_out_value","try_from","try_into","type_id","R","TXFIFO_START_ADDR_R","TXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","try_from","try_into","txfifo_start_addr","type_id","CONF_SIGLE_DATA","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","LC_HUNG_CONF","RXEOF_NUM","RX_CLKM_CONF","RX_CLKM_DIV_CONF","RX_CONF","RX_CONF1","RX_TDM_CTRL","RX_TIMING","RegisterBlock","STATE","TX_CLKM_CONF","TX_CLKM_DIV_CONF","TX_CONF","TX_CONF1","TX_PCM2PDM_CONF","TX_PCM2PDM_CONF1","TX_TDM_CTRL","TX_TIMING","borrow","borrow_mut","conf_sigle_data","conf_sigle_data","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lc_hung_conf","lc_hung_conf","rx_clkm_conf","rx_clkm_conf","rx_clkm_div_conf","rx_clkm_div_conf","rx_conf","rx_conf","rx_conf1","rx_conf1","rx_tdm_ctrl","rx_tdm_ctrl","rx_timing","rx_timing","rxeof_num","rxeof_num","state","state","try_from","try_into","tx_clkm_conf","tx_clkm_conf","tx_clkm_div_conf","tx_clkm_div_conf","tx_conf","tx_conf","tx_conf1","tx_conf1","tx_pcm2pdm_conf","tx_pcm2pdm_conf","tx_pcm2pdm_conf1","tx_pcm2pdm_conf1","tx_tdm_ctrl","tx_tdm_ctrl","tx_timing","tx_timing","type_id","CONF_SIGLE_DATA_SPEC","R","SINGLE_DATA_R","SINGLE_DATA_W","W","bits","borrow","borrow_mut","from","into","single_data","single_data","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","RX_DONE_INT_CLR_W","RX_HUNG_INT_CLR_W","TX_DONE_INT_CLR_W","TX_HUNG_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","rx_done_int_clr","rx_hung_int_clr","try_from","try_into","tx_done_int_clr","tx_hung_int_clr","type_id","INT_ENA_SPEC","R","RX_DONE_INT_ENA_R","RX_DONE_INT_ENA_W","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","rx_done_int_ena","rx_done_int_ena","rx_hung_int_ena","rx_hung_int_ena","try_from","try_into","tx_done_int_ena","tx_done_int_ena","tx_hung_int_ena","tx_hung_int_ena","type_id","INT_RAW_SPEC","R","RX_DONE_INT_RAW_R","RX_HUNG_INT_RAW_R","TX_DONE_INT_RAW_R","TX_HUNG_INT_RAW_R","borrow","borrow_mut","from","into","rx_done_int_raw","rx_hung_int_raw","try_from","try_into","tx_done_int_raw","tx_hung_int_raw","type_id","INT_ST_SPEC","R","RX_DONE_INT_ST_R","RX_HUNG_INT_ST_R","TX_DONE_INT_ST_R","TX_HUNG_INT_ST_R","borrow","borrow_mut","from","into","rx_done_int_st","rx_hung_int_st","try_from","try_into","tx_done_int_st","tx_hung_int_st","type_id","LC_FIFO_TIMEOUT_ENA_R","LC_FIFO_TIMEOUT_ENA_W","LC_FIFO_TIMEOUT_R","LC_FIFO_TIMEOUT_SHIFT_R","LC_FIFO_TIMEOUT_SHIFT_W","LC_FIFO_TIMEOUT_W","LC_HUNG_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","into","lc_fifo_timeout","lc_fifo_timeout","lc_fifo_timeout_ena","lc_fifo_timeout_ena","lc_fifo_timeout_shift","lc_fifo_timeout_shift","try_from","try_into","type_id","MCLK_SEL_R","MCLK_SEL_W","R","RX_CLKM_CONF_SPEC","RX_CLKM_DIV_NUM_R","RX_CLKM_DIV_NUM_W","RX_CLK_ACTIVE_R","RX_CLK_ACTIVE_W","RX_CLK_SEL_R","RX_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","mclk_sel","mclk_sel","rx_clk_active","rx_clk_active","rx_clk_sel","rx_clk_sel","rx_clkm_div_num","rx_clkm_div_num","try_from","try_into","type_id","R","RX_CLKM_DIV_CONF_SPEC","RX_CLKM_DIV_X_R","RX_CLKM_DIV_X_W","RX_CLKM_DIV_YN1_R","RX_CLKM_DIV_YN1_W","RX_CLKM_DIV_Y_R","RX_CLKM_DIV_Y_W","RX_CLKM_DIV_Z_R","RX_CLKM_DIV_Z_W","W","bits","borrow","borrow_mut","from","into","rx_clkm_div_x","rx_clkm_div_x","rx_clkm_div_y","rx_clkm_div_y","rx_clkm_div_yn1","rx_clkm_div_yn1","rx_clkm_div_z","rx_clkm_div_z","try_from","try_into","type_id","R","RX_24_FILL_EN_R","RX_24_FILL_EN_W","RX_BIG_ENDIAN_R","RX_BIG_ENDIAN_W","RX_BIT_ORDER_R","RX_BIT_ORDER_W","RX_CONF_SPEC","RX_FIFO_RESET_W","RX_LEFT_ALIGN_R","RX_LEFT_ALIGN_W","RX_MONO_FST_VLD_R","RX_MONO_FST_VLD_W","RX_MONO_R","RX_MONO_W","RX_PCM_BYPASS_R","RX_PCM_BYPASS_W","RX_PCM_CONF_R","RX_PCM_CONF_W","RX_PDM_EN_R","RX_PDM_EN_W","RX_RESET_W","RX_SLAVE_MOD_R","RX_SLAVE_MOD_W","RX_START_R","RX_START_W","RX_STOP_MODE_R","RX_STOP_MODE_W","RX_TDM_EN_R","RX_TDM_EN_W","RX_UPDATE_R","RX_UPDATE_W","RX_WS_IDLE_POL_R","RX_WS_IDLE_POL_W","W","bits","borrow","borrow_mut","from","into","rx_24_fill_en","rx_24_fill_en","rx_big_endian","rx_big_endian","rx_bit_order","rx_bit_order","rx_fifo_reset","rx_left_align","rx_left_align","rx_mono","rx_mono","rx_mono_fst_vld","rx_mono_fst_vld","rx_pcm_bypass","rx_pcm_bypass","rx_pcm_conf","rx_pcm_conf","rx_pdm_en","rx_pdm_en","rx_reset","rx_slave_mod","rx_slave_mod","rx_start","rx_start","rx_stop_mode","rx_stop_mode","rx_tdm_en","rx_tdm_en","rx_update","rx_update","rx_ws_idle_pol","rx_ws_idle_pol","try_from","try_into","type_id","R","RX_BCK_DIV_NUM_R","RX_BCK_DIV_NUM_W","RX_BITS_MOD_R","RX_BITS_MOD_W","RX_CONF1_SPEC","RX_HALF_SAMPLE_BITS_R","RX_HALF_SAMPLE_BITS_W","RX_MSB_SHIFT_R","RX_MSB_SHIFT_W","RX_TDM_CHAN_BITS_R","RX_TDM_CHAN_BITS_W","RX_TDM_WS_WIDTH_R","RX_TDM_WS_WIDTH_W","W","bits","borrow","borrow_mut","from","into","rx_bck_div_num","rx_bck_div_num","rx_bits_mod","rx_bits_mod","rx_half_sample_bits","rx_half_sample_bits","rx_msb_shift","rx_msb_shift","rx_tdm_chan_bits","rx_tdm_chan_bits","rx_tdm_ws_width","rx_tdm_ws_width","try_from","try_into","type_id","R","RX_TDM_CHAN10_EN_R","RX_TDM_CHAN10_EN_W","RX_TDM_CHAN11_EN_R","RX_TDM_CHAN11_EN_W","RX_TDM_CHAN12_EN_R","RX_TDM_CHAN12_EN_W","RX_TDM_CHAN13_EN_R","RX_TDM_CHAN13_EN_W","RX_TDM_CHAN14_EN_R","RX_TDM_CHAN14_EN_W","RX_TDM_CHAN15_EN_R","RX_TDM_CHAN15_EN_W","RX_TDM_CHAN8_EN_R","RX_TDM_CHAN8_EN_W","RX_TDM_CHAN9_EN_R","RX_TDM_CHAN9_EN_W","RX_TDM_CTRL_SPEC","RX_TDM_PDM_CHAN0_EN_R","RX_TDM_PDM_CHAN0_EN_W","RX_TDM_PDM_CHAN1_EN_R","RX_TDM_PDM_CHAN1_EN_W","RX_TDM_PDM_CHAN2_EN_R","RX_TDM_PDM_CHAN2_EN_W","RX_TDM_PDM_CHAN3_EN_R","RX_TDM_PDM_CHAN3_EN_W","RX_TDM_PDM_CHAN4_EN_R","RX_TDM_PDM_CHAN4_EN_W","RX_TDM_PDM_CHAN5_EN_R","RX_TDM_PDM_CHAN5_EN_W","RX_TDM_PDM_CHAN6_EN_R","RX_TDM_PDM_CHAN6_EN_W","RX_TDM_PDM_CHAN7_EN_R","RX_TDM_PDM_CHAN7_EN_W","RX_TDM_TOT_CHAN_NUM_R","RX_TDM_TOT_CHAN_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_tdm_chan10_en","rx_tdm_chan10_en","rx_tdm_chan11_en","rx_tdm_chan11_en","rx_tdm_chan12_en","rx_tdm_chan12_en","rx_tdm_chan13_en","rx_tdm_chan13_en","rx_tdm_chan14_en","rx_tdm_chan14_en","rx_tdm_chan15_en","rx_tdm_chan15_en","rx_tdm_chan8_en","rx_tdm_chan8_en","rx_tdm_chan9_en","rx_tdm_chan9_en","rx_tdm_pdm_chan0_en","rx_tdm_pdm_chan0_en","rx_tdm_pdm_chan1_en","rx_tdm_pdm_chan1_en","rx_tdm_pdm_chan2_en","rx_tdm_pdm_chan2_en","rx_tdm_pdm_chan3_en","rx_tdm_pdm_chan3_en","rx_tdm_pdm_chan4_en","rx_tdm_pdm_chan4_en","rx_tdm_pdm_chan5_en","rx_tdm_pdm_chan5_en","rx_tdm_pdm_chan6_en","rx_tdm_pdm_chan6_en","rx_tdm_pdm_chan7_en","rx_tdm_pdm_chan7_en","rx_tdm_tot_chan_num","rx_tdm_tot_chan_num","try_from","try_into","type_id","R","RX_BCK_IN_DM_R","RX_BCK_IN_DM_W","RX_BCK_OUT_DM_R","RX_BCK_OUT_DM_W","RX_SD_IN_DM_R","RX_SD_IN_DM_W","RX_TIMING_SPEC","RX_WS_IN_DM_R","RX_WS_IN_DM_W","RX_WS_OUT_DM_R","RX_WS_OUT_DM_W","W","bits","borrow","borrow_mut","from","into","rx_bck_in_dm","rx_bck_in_dm","rx_bck_out_dm","rx_bck_out_dm","rx_sd_in_dm","rx_sd_in_dm","rx_ws_in_dm","rx_ws_in_dm","rx_ws_out_dm","rx_ws_out_dm","try_from","try_into","type_id","R","RXEOF_NUM_SPEC","RX_EOF_NUM_R","RX_EOF_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_eof_num","rx_eof_num","try_from","try_into","type_id","R","STATE_SPEC","TX_IDLE_R","borrow","borrow_mut","from","into","try_from","try_into","tx_idle","type_id","CLK_EN_R","CLK_EN_W","R","TX_CLKM_CONF_SPEC","TX_CLKM_DIV_NUM_R","TX_CLKM_DIV_NUM_W","TX_CLK_ACTIVE_R","TX_CLK_ACTIVE_W","TX_CLK_SEL_R","TX_CLK_SEL_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","tx_clk_active","tx_clk_active","tx_clk_sel","tx_clk_sel","tx_clkm_div_num","tx_clkm_div_num","type_id","R","TX_CLKM_DIV_CONF_SPEC","TX_CLKM_DIV_X_R","TX_CLKM_DIV_X_W","TX_CLKM_DIV_YN1_R","TX_CLKM_DIV_YN1_W","TX_CLKM_DIV_Y_R","TX_CLKM_DIV_Y_W","TX_CLKM_DIV_Z_R","TX_CLKM_DIV_Z_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_clkm_div_x","tx_clkm_div_x","tx_clkm_div_y","tx_clkm_div_y","tx_clkm_div_yn1","tx_clkm_div_yn1","tx_clkm_div_z","tx_clkm_div_z","type_id","R","SIG_LOOPBACK_R","SIG_LOOPBACK_W","TX_24_FILL_EN_R","TX_24_FILL_EN_W","TX_BIG_ENDIAN_R","TX_BIG_ENDIAN_W","TX_BIT_ORDER_R","TX_BIT_ORDER_W","TX_CHAN_EQUAL_R","TX_CHAN_EQUAL_W","TX_CHAN_MOD_R","TX_CHAN_MOD_W","TX_CONF_SPEC","TX_FIFO_RESET_W","TX_LEFT_ALIGN_R","TX_LEFT_ALIGN_W","TX_MONO_FST_VLD_R","TX_MONO_FST_VLD_W","TX_MONO_R","TX_MONO_W","TX_PCM_BYPASS_R","TX_PCM_BYPASS_W","TX_PCM_CONF_R","TX_PCM_CONF_W","TX_PDM_EN_R","TX_PDM_EN_W","TX_RESET_W","TX_SLAVE_MOD_R","TX_SLAVE_MOD_W","TX_START_R","TX_START_W","TX_STOP_EN_R","TX_STOP_EN_W","TX_TDM_EN_R","TX_TDM_EN_W","TX_UPDATE_R","TX_UPDATE_W","TX_WS_IDLE_POL_R","TX_WS_IDLE_POL_W","W","bits","borrow","borrow_mut","from","into","sig_loopback","sig_loopback","try_from","try_into","tx_24_fill_en","tx_24_fill_en","tx_big_endian","tx_big_endian","tx_bit_order","tx_bit_order","tx_chan_equal","tx_chan_equal","tx_chan_mod","tx_chan_mod","tx_fifo_reset","tx_left_align","tx_left_align","tx_mono","tx_mono","tx_mono_fst_vld","tx_mono_fst_vld","tx_pcm_bypass","tx_pcm_bypass","tx_pcm_conf","tx_pcm_conf","tx_pdm_en","tx_pdm_en","tx_reset","tx_slave_mod","tx_slave_mod","tx_start","tx_start","tx_stop_en","tx_stop_en","tx_tdm_en","tx_tdm_en","tx_update","tx_update","tx_ws_idle_pol","tx_ws_idle_pol","type_id","R","TX_BCK_DIV_NUM_R","TX_BCK_DIV_NUM_W","TX_BCK_NO_DLY_R","TX_BCK_NO_DLY_W","TX_BITS_MOD_R","TX_BITS_MOD_W","TX_CONF1_SPEC","TX_HALF_SAMPLE_BITS_R","TX_HALF_SAMPLE_BITS_W","TX_MSB_SHIFT_R","TX_MSB_SHIFT_W","TX_TDM_CHAN_BITS_R","TX_TDM_CHAN_BITS_W","TX_TDM_WS_WIDTH_R","TX_TDM_WS_WIDTH_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_bck_div_num","tx_bck_div_num","tx_bck_no_dly","tx_bck_no_dly","tx_bits_mod","tx_bits_mod","tx_half_sample_bits","tx_half_sample_bits","tx_msb_shift","tx_msb_shift","tx_tdm_chan_bits","tx_tdm_chan_bits","tx_tdm_ws_width","tx_tdm_ws_width","type_id","PCM2PDM_CONV_EN_R","PCM2PDM_CONV_EN_W","R","TX_PCM2PDM_CONF_SPEC","TX_PDM_DAC_2OUT_EN_R","TX_PDM_DAC_2OUT_EN_W","TX_PDM_DAC_MODE_EN_R","TX_PDM_DAC_MODE_EN_W","TX_PDM_HP_BYPASS_R","TX_PDM_HP_BYPASS_W","TX_PDM_HP_IN_SHIFT_R","TX_PDM_HP_IN_SHIFT_W","TX_PDM_LP_IN_SHIFT_R","TX_PDM_LP_IN_SHIFT_W","TX_PDM_PRESCALE_R","TX_PDM_PRESCALE_W","TX_PDM_SIGMADELTA_DITHER2_R","TX_PDM_SIGMADELTA_DITHER2_W","TX_PDM_SIGMADELTA_DITHER_R","TX_PDM_SIGMADELTA_DITHER_W","TX_PDM_SIGMADELTA_IN_SHIFT_R","TX_PDM_SIGMADELTA_IN_SHIFT_W","TX_PDM_SINC_IN_SHIFT_R","TX_PDM_SINC_IN_SHIFT_W","TX_PDM_SINC_OSR2_R","TX_PDM_SINC_OSR2_W","W","bits","borrow","borrow_mut","from","into","pcm2pdm_conv_en","pcm2pdm_conv_en","try_from","try_into","tx_pdm_dac_2out_en","tx_pdm_dac_2out_en","tx_pdm_dac_mode_en","tx_pdm_dac_mode_en","tx_pdm_hp_bypass","tx_pdm_hp_bypass","tx_pdm_hp_in_shift","tx_pdm_hp_in_shift","tx_pdm_lp_in_shift","tx_pdm_lp_in_shift","tx_pdm_prescale","tx_pdm_prescale","tx_pdm_sigmadelta_dither","tx_pdm_sigmadelta_dither","tx_pdm_sigmadelta_dither2","tx_pdm_sigmadelta_dither2","tx_pdm_sigmadelta_in_shift","tx_pdm_sigmadelta_in_shift","tx_pdm_sinc_in_shift","tx_pdm_sinc_in_shift","tx_pdm_sinc_osr2","tx_pdm_sinc_osr2","type_id","R","TX_IIR_HP_MULT12_0_R","TX_IIR_HP_MULT12_0_W","TX_IIR_HP_MULT12_5_R","TX_IIR_HP_MULT12_5_W","TX_PCM2PDM_CONF1_SPEC","TX_PDM_FP_R","TX_PDM_FP_W","TX_PDM_FS_R","TX_PDM_FS_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_iir_hp_mult12_0","tx_iir_hp_mult12_0","tx_iir_hp_mult12_5","tx_iir_hp_mult12_5","tx_pdm_fp","tx_pdm_fp","tx_pdm_fs","tx_pdm_fs","type_id","R","TX_TDM_CHAN0_EN_R","TX_TDM_CHAN0_EN_W","TX_TDM_CHAN10_EN_R","TX_TDM_CHAN10_EN_W","TX_TDM_CHAN11_EN_R","TX_TDM_CHAN11_EN_W","TX_TDM_CHAN12_EN_R","TX_TDM_CHAN12_EN_W","TX_TDM_CHAN13_EN_R","TX_TDM_CHAN13_EN_W","TX_TDM_CHAN14_EN_R","TX_TDM_CHAN14_EN_W","TX_TDM_CHAN15_EN_R","TX_TDM_CHAN15_EN_W","TX_TDM_CHAN1_EN_R","TX_TDM_CHAN1_EN_W","TX_TDM_CHAN2_EN_R","TX_TDM_CHAN2_EN_W","TX_TDM_CHAN3_EN_R","TX_TDM_CHAN3_EN_W","TX_TDM_CHAN4_EN_R","TX_TDM_CHAN4_EN_W","TX_TDM_CHAN5_EN_R","TX_TDM_CHAN5_EN_W","TX_TDM_CHAN6_EN_R","TX_TDM_CHAN6_EN_W","TX_TDM_CHAN7_EN_R","TX_TDM_CHAN7_EN_W","TX_TDM_CHAN8_EN_R","TX_TDM_CHAN8_EN_W","TX_TDM_CHAN9_EN_R","TX_TDM_CHAN9_EN_W","TX_TDM_CTRL_SPEC","TX_TDM_SKIP_MSK_EN_R","TX_TDM_SKIP_MSK_EN_W","TX_TDM_TOT_CHAN_NUM_R","TX_TDM_TOT_CHAN_NUM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_tdm_chan0_en","tx_tdm_chan0_en","tx_tdm_chan10_en","tx_tdm_chan10_en","tx_tdm_chan11_en","tx_tdm_chan11_en","tx_tdm_chan12_en","tx_tdm_chan12_en","tx_tdm_chan13_en","tx_tdm_chan13_en","tx_tdm_chan14_en","tx_tdm_chan14_en","tx_tdm_chan15_en","tx_tdm_chan15_en","tx_tdm_chan1_en","tx_tdm_chan1_en","tx_tdm_chan2_en","tx_tdm_chan2_en","tx_tdm_chan3_en","tx_tdm_chan3_en","tx_tdm_chan4_en","tx_tdm_chan4_en","tx_tdm_chan5_en","tx_tdm_chan5_en","tx_tdm_chan6_en","tx_tdm_chan6_en","tx_tdm_chan7_en","tx_tdm_chan7_en","tx_tdm_chan8_en","tx_tdm_chan8_en","tx_tdm_chan9_en","tx_tdm_chan9_en","tx_tdm_skip_msk_en","tx_tdm_skip_msk_en","tx_tdm_tot_chan_num","tx_tdm_tot_chan_num","type_id","R","TX_BCK_IN_DM_R","TX_BCK_IN_DM_W","TX_BCK_OUT_DM_R","TX_BCK_OUT_DM_W","TX_SD1_OUT_DM_R","TX_SD1_OUT_DM_W","TX_SD_OUT_DM_R","TX_SD_OUT_DM_W","TX_TIMING_SPEC","TX_WS_IN_DM_R","TX_WS_IN_DM_W","TX_WS_OUT_DM_R","TX_WS_OUT_DM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_bck_in_dm","tx_bck_in_dm","tx_bck_out_dm","tx_bck_out_dm","tx_sd1_out_dm","tx_sd1_out_dm","tx_sd_out_dm","tx_sd_out_dm","tx_ws_in_dm","tx_ws_in_dm","tx_ws_out_dm","tx_ws_out_dm","type_id","AES_INT_MAP","APB_ADC_INT_MAP","APB_CTRL_INTR_MAP","ASSIST_DEBUG_INTR_MAP","BACKUP_PMS_VIOLATE_INTR_MAP","BB_INT_MAP","BT_BB_INT_MAP","BT_BB_NMI_MAP","BT_MAC_INT_MAP","CACHE_CORE0_ACS_INT_MAP","CACHE_IA_INT_MAP","CAN_INT_MAP","CLOCK_GATE","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","CPU_INTR_FROM_CPU_0_MAP","CPU_INTR_FROM_CPU_1_MAP","CPU_INTR_FROM_CPU_2_MAP","CPU_INTR_FROM_CPU_3_MAP","CPU_INT_CLEAR","CPU_INT_EIP_STATUS","CPU_INT_ENABLE","CPU_INT_PRI_0","CPU_INT_PRI_1","CPU_INT_PRI_10","CPU_INT_PRI_11","CPU_INT_PRI_12","CPU_INT_PRI_13","CPU_INT_PRI_14","CPU_INT_PRI_15","CPU_INT_PRI_16","CPU_INT_PRI_17","CPU_INT_PRI_18","CPU_INT_PRI_19","CPU_INT_PRI_2","CPU_INT_PRI_20","CPU_INT_PRI_21","CPU_INT_PRI_22","CPU_INT_PRI_23","CPU_INT_PRI_24","CPU_INT_PRI_25","CPU_INT_PRI_26","CPU_INT_PRI_27","CPU_INT_PRI_28","CPU_INT_PRI_29","CPU_INT_PRI_3","CPU_INT_PRI_30","CPU_INT_PRI_31","CPU_INT_PRI_4","CPU_INT_PRI_5","CPU_INT_PRI_6","CPU_INT_PRI_7","CPU_INT_PRI_8","CPU_INT_PRI_9","CPU_INT_THRESH","CPU_INT_TYPE","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP","DMA_CH0_INT_MAP","DMA_CH1_INT_MAP","DMA_CH2_INT_MAP","EFUSE_INT_MAP","GPIO_INTERRUPT_PRO_MAP","GPIO_INTERRUPT_PRO_NMI_MAP","I2C_EXT0_INTR_MAP","I2C_MST_INT_MAP","I2S1_INT_MAP","ICACHE_PRELOAD_INT_MAP","ICACHE_SYNC_INT_MAP","INTERRUPT_REG_DATE","INTR_STATUS_REG_0","INTR_STATUS_REG_1","LEDC_INT_MAP","MAC_INTR_MAP","MAC_NMI_MAP","PWR_INTR_MAP","RMT_INTR_MAP","RSA_INT_MAP","RTC_CORE_INTR_MAP","RWBLE_IRQ_MAP","RWBLE_NMI_MAP","RWBT_IRQ_MAP","RWBT_NMI_MAP","RegisterBlock","SHA_INT_MAP","SLC0_INTR_MAP","SLC1_INTR_MAP","SPI_INTR_1_MAP","SPI_INTR_2_MAP","SPI_MEM_REJECT_INTR_MAP","SYSTIMER_TARGET0_INT_MAP","SYSTIMER_TARGET1_INT_MAP","SYSTIMER_TARGET2_INT_MAP","TG1_T0_INT_MAP","TG1_WDT_INT_MAP","TG_T0_INT_MAP","TG_WDT_INT_MAP","TIMER_INT1_MAP","TIMER_INT2_MAP","UART1_INTR_MAP","UART_INTR_MAP","UHCI0_INTR_MAP","USB_INTR_MAP","aes_int_map","aes_int_map","apb_adc_int_map","apb_adc_int_map","apb_ctrl_intr_map","apb_ctrl_intr_map","assist_debug_intr_map","assist_debug_intr_map","backup_pms_violate_intr_map","backup_pms_violate_intr_map","bb_int_map","bb_int_map","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","bt_bb_nmi_map","bt_bb_nmi_map","bt_mac_int_map","bt_mac_int_map","cache_core0_acs_int_map","cache_core0_acs_int_map","cache_ia_int_map","cache_ia_int_map","can_int_map","can_int_map","clock_gate","clock_gate","core_0_dram0_pms_monitor_violate_intr_map","core_0_dram0_pms_monitor_violate_intr_map","core_0_iram0_pms_monitor_violate_intr_map","core_0_iram0_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","cpu_int_clear","cpu_int_clear","cpu_int_eip_status","cpu_int_eip_status","cpu_int_enable","cpu_int_enable","cpu_int_pri_0","cpu_int_pri_0","cpu_int_pri_1","cpu_int_pri_1","cpu_int_pri_10","cpu_int_pri_10","cpu_int_pri_11","cpu_int_pri_11","cpu_int_pri_12","cpu_int_pri_12","cpu_int_pri_13","cpu_int_pri_13","cpu_int_pri_14","cpu_int_pri_14","cpu_int_pri_15","cpu_int_pri_15","cpu_int_pri_16","cpu_int_pri_16","cpu_int_pri_17","cpu_int_pri_17","cpu_int_pri_18","cpu_int_pri_18","cpu_int_pri_19","cpu_int_pri_19","cpu_int_pri_2","cpu_int_pri_2","cpu_int_pri_20","cpu_int_pri_20","cpu_int_pri_21","cpu_int_pri_21","cpu_int_pri_22","cpu_int_pri_22","cpu_int_pri_23","cpu_int_pri_23","cpu_int_pri_24","cpu_int_pri_24","cpu_int_pri_25","cpu_int_pri_25","cpu_int_pri_26","cpu_int_pri_26","cpu_int_pri_27","cpu_int_pri_27","cpu_int_pri_28","cpu_int_pri_28","cpu_int_pri_29","cpu_int_pri_29","cpu_int_pri_3","cpu_int_pri_3","cpu_int_pri_30","cpu_int_pri_30","cpu_int_pri_31","cpu_int_pri_31","cpu_int_pri_4","cpu_int_pri_4","cpu_int_pri_5","cpu_int_pri_5","cpu_int_pri_6","cpu_int_pri_6","cpu_int_pri_7","cpu_int_pri_7","cpu_int_pri_8","cpu_int_pri_8","cpu_int_pri_9","cpu_int_pri_9","cpu_int_thresh","cpu_int_thresh","cpu_int_type","cpu_int_type","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","dma_apbperi_pms_monitor_violate_intr_map","dma_apbperi_pms_monitor_violate_intr_map","dma_ch0_int_map","dma_ch0_int_map","dma_ch1_int_map","dma_ch1_int_map","dma_ch2_int_map","dma_ch2_int_map","efuse_int_map","efuse_int_map","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","i2c_ext0_intr_map","i2c_ext0_intr_map","i2c_mst_int_map","i2c_mst_int_map","i2s1_int_map","i2s1_int_map","icache_preload_int_map","icache_preload_int_map","icache_sync_int_map","icache_sync_int_map","interrupt_reg_date","interrupt_reg_date","into","intr_status_reg_0","intr_status_reg_0","intr_status_reg_1","intr_status_reg_1","ledc_int_map","ledc_int_map","mac_intr_map","mac_intr_map","mac_nmi_map","mac_nmi_map","pwr_intr_map","pwr_intr_map","rmt_intr_map","rmt_intr_map","rsa_int_map","rsa_int_map","rtc_core_intr_map","rtc_core_intr_map","rwble_irq_map","rwble_irq_map","rwble_nmi_map","rwble_nmi_map","rwbt_irq_map","rwbt_irq_map","rwbt_nmi_map","rwbt_nmi_map","sha_int_map","sha_int_map","slc0_intr_map","slc0_intr_map","slc1_intr_map","slc1_intr_map","spi_intr_1_map","spi_intr_1_map","spi_intr_2_map","spi_intr_2_map","spi_mem_reject_intr_map","spi_mem_reject_intr_map","systimer_target0_int_map","systimer_target0_int_map","systimer_target1_int_map","systimer_target1_int_map","systimer_target2_int_map","systimer_target2_int_map","tg1_t0_int_map","tg1_t0_int_map","tg1_wdt_int_map","tg1_wdt_int_map","tg_t0_int_map","tg_t0_int_map","tg_wdt_int_map","tg_wdt_int_map","timer_int1_map","timer_int1_map","timer_int2_map","timer_int2_map","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","uart_intr_map","uart_intr_map","uhci0_intr_map","uhci0_intr_map","usb_intr_map","usb_intr_map","AES_INT_MAP_R","AES_INT_MAP_SPEC","AES_INT_MAP_W","R","W","aes_int_map","aes_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_ADC_INT_MAP_R","APB_ADC_INT_MAP_SPEC","APB_ADC_INT_MAP_W","R","W","apb_adc_int_map","apb_adc_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_CTRL_INTR_MAP_R","APB_CTRL_INTR_MAP_SPEC","APB_CTRL_INTR_MAP_W","R","W","apb_ctrl_intr_map","apb_ctrl_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ASSIST_DEBUG_INTR_MAP_R","ASSIST_DEBUG_INTR_MAP_SPEC","ASSIST_DEBUG_INTR_MAP_W","R","W","assist_debug_intr_map","assist_debug_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_PMS_VIOLATE_INTR_MAP_R","BACKUP_PMS_VIOLATE_INTR_MAP_SPEC","BACKUP_PMS_VIOLATE_INTR_MAP_W","R","W","backup_pms_violate_intr_map","backup_pms_violate_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BB_INT_MAP_R","BB_INT_MAP_SPEC","BB_INT_MAP_W","R","W","bb_int_map","bb_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BT_BB_INT_MAP_R","BT_BB_INT_MAP_SPEC","BT_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","from","into","try_from","try_into","type_id","BT_BB_NMI_MAP_R","BT_BB_NMI_MAP_SPEC","BT_BB_NMI_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_nmi_map","bt_bb_nmi_map","from","into","try_from","try_into","type_id","BT_MAC_INT_MAP_R","BT_MAC_INT_MAP_SPEC","BT_MAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_mac_int_map","bt_mac_int_map","from","into","try_from","try_into","type_id","CACHE_CORE0_ACS_INT_MAP_R","CACHE_CORE0_ACS_INT_MAP_SPEC","CACHE_CORE0_ACS_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_core0_acs_int_map","cache_core0_acs_int_map","from","into","try_from","try_into","type_id","CACHE_IA_INT_MAP_R","CACHE_IA_INT_MAP_SPEC","CACHE_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_ia_int_map","cache_ia_int_map","from","into","try_from","try_into","type_id","CAN_INT_MAP_R","CAN_INT_MAP_SPEC","CAN_INT_MAP_W","R","W","bits","borrow","borrow_mut","can_int_map","can_int_map","from","into","try_from","try_into","type_id","CLOCK_GATE_SPEC","R","REG_CLK_EN_R","REG_CLK_EN_W","W","bits","borrow","borrow_mut","from","into","reg_clk_en","reg_clk_en","try_from","try_into","type_id","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_dram0_pms_monitor_violate_intr_map","core_0_dram0_pms_monitor_violate_intr_map","from","into","try_from","try_into","type_id","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_iram0_pms_monitor_violate_intr_map","core_0_iram0_pms_monitor_violate_intr_map","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_violate_intr_map","core_0_pif_pms_monitor_violate_intr_map","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","from","into","try_from","try_into","type_id","CPU_INT_CLEAR_R","CPU_INT_CLEAR_SPEC","CPU_INT_CLEAR_W","R","W","bits","borrow","borrow_mut","cpu_int_clear","cpu_int_clear","from","into","try_from","try_into","type_id","CPU_INT_EIP_STATUS_R","CPU_INT_EIP_STATUS_SPEC","R","borrow","borrow_mut","cpu_int_eip_status","from","into","try_from","try_into","type_id","CPU_INT_ENABLE_R","CPU_INT_ENABLE_SPEC","CPU_INT_ENABLE_W","R","W","bits","borrow","borrow_mut","cpu_int_enable","cpu_int_enable","from","into","try_from","try_into","type_id","CPU_INT_PRI_0_SPEC","CPU_PRI_0_MAP_R","CPU_PRI_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_0_map","cpu_pri_0_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_1_SPEC","CPU_PRI_1_MAP_R","CPU_PRI_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_1_map","cpu_pri_1_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_10_SPEC","CPU_PRI_10_MAP_R","CPU_PRI_10_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_10_map","cpu_pri_10_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_11_SPEC","CPU_PRI_11_MAP_R","CPU_PRI_11_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_11_map","cpu_pri_11_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_12_SPEC","CPU_PRI_12_MAP_R","CPU_PRI_12_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_12_map","cpu_pri_12_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_13_SPEC","CPU_PRI_13_MAP_R","CPU_PRI_13_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_13_map","cpu_pri_13_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_14_SPEC","CPU_PRI_14_MAP_R","CPU_PRI_14_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_14_map","cpu_pri_14_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_15_SPEC","CPU_PRI_15_MAP_R","CPU_PRI_15_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_15_map","cpu_pri_15_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_16_SPEC","CPU_PRI_16_MAP_R","CPU_PRI_16_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_16_map","cpu_pri_16_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_17_SPEC","CPU_PRI_17_MAP_R","CPU_PRI_17_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_17_map","cpu_pri_17_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_18_SPEC","CPU_PRI_18_MAP_R","CPU_PRI_18_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_18_map","cpu_pri_18_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_19_SPEC","CPU_PRI_19_MAP_R","CPU_PRI_19_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_19_map","cpu_pri_19_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_2_SPEC","CPU_PRI_2_MAP_R","CPU_PRI_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_2_map","cpu_pri_2_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_20_SPEC","CPU_PRI_20_MAP_R","CPU_PRI_20_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_20_map","cpu_pri_20_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_21_SPEC","CPU_PRI_21_MAP_R","CPU_PRI_21_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_21_map","cpu_pri_21_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_22_SPEC","CPU_PRI_22_MAP_R","CPU_PRI_22_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_22_map","cpu_pri_22_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_23_SPEC","CPU_PRI_23_MAP_R","CPU_PRI_23_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_23_map","cpu_pri_23_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_24_SPEC","CPU_PRI_24_MAP_R","CPU_PRI_24_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_24_map","cpu_pri_24_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_25_SPEC","CPU_PRI_25_MAP_R","CPU_PRI_25_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_25_map","cpu_pri_25_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_26_SPEC","CPU_PRI_26_MAP_R","CPU_PRI_26_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_26_map","cpu_pri_26_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_27_SPEC","CPU_PRI_27_MAP_R","CPU_PRI_27_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_27_map","cpu_pri_27_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_28_SPEC","CPU_PRI_28_MAP_R","CPU_PRI_28_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_28_map","cpu_pri_28_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_29_SPEC","CPU_PRI_29_MAP_R","CPU_PRI_29_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_29_map","cpu_pri_29_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_3_SPEC","CPU_PRI_3_MAP_R","CPU_PRI_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_3_map","cpu_pri_3_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_30_SPEC","CPU_PRI_30_MAP_R","CPU_PRI_30_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_30_map","cpu_pri_30_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_31_SPEC","CPU_PRI_31_MAP_R","CPU_PRI_31_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_31_map","cpu_pri_31_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_4_SPEC","CPU_PRI_4_MAP_R","CPU_PRI_4_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_4_map","cpu_pri_4_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_5_SPEC","CPU_PRI_5_MAP_R","CPU_PRI_5_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_5_map","cpu_pri_5_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_6_SPEC","CPU_PRI_6_MAP_R","CPU_PRI_6_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_6_map","cpu_pri_6_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_7_SPEC","CPU_PRI_7_MAP_R","CPU_PRI_7_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_7_map","cpu_pri_7_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_8_SPEC","CPU_PRI_8_MAP_R","CPU_PRI_8_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_8_map","cpu_pri_8_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_9_SPEC","CPU_PRI_9_MAP_R","CPU_PRI_9_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_9_map","cpu_pri_9_map","from","into","try_from","try_into","type_id","CPU_INT_THRESH_R","CPU_INT_THRESH_SPEC","CPU_INT_THRESH_W","R","W","bits","borrow","borrow_mut","cpu_int_thresh","cpu_int_thresh","from","into","try_from","try_into","type_id","CPU_INT_TYPE_R","CPU_INT_TYPE_SPEC","CPU_INT_TYPE_W","R","W","bits","borrow","borrow_mut","cpu_int_type","cpu_int_type","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_MAP_R","CPU_INTR_FROM_CPU_0_MAP_SPEC","CPU_INTR_FROM_CPU_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_MAP_R","CPU_INTR_FROM_CPU_1_MAP_SPEC","CPU_INTR_FROM_CPU_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_MAP_R","CPU_INTR_FROM_CPU_2_MAP_SPEC","CPU_INTR_FROM_CPU_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_MAP_R","CPU_INTR_FROM_CPU_3_MAP_SPEC","CPU_INTR_FROM_CPU_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","from","into","try_from","try_into","type_id","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","dma_apbperi_pms_monitor_violate_intr_map","dma_apbperi_pms_monitor_violate_intr_map","from","into","try_from","try_into","type_id","DMA_CH0_INT_MAP_R","DMA_CH0_INT_MAP_SPEC","DMA_CH0_INT_MAP_W","R","W","bits","borrow","borrow_mut","dma_ch0_int_map","dma_ch0_int_map","from","into","try_from","try_into","type_id","DMA_CH1_INT_MAP_R","DMA_CH1_INT_MAP_SPEC","DMA_CH1_INT_MAP_W","R","W","bits","borrow","borrow_mut","dma_ch1_int_map","dma_ch1_int_map","from","into","try_from","try_into","type_id","DMA_CH2_INT_MAP_R","DMA_CH2_INT_MAP_SPEC","DMA_CH2_INT_MAP_W","R","W","bits","borrow","borrow_mut","dma_ch2_int_map","dma_ch2_int_map","from","into","try_from","try_into","type_id","EFUSE_INT_MAP_R","EFUSE_INT_MAP_SPEC","EFUSE_INT_MAP_W","R","W","bits","borrow","borrow_mut","efuse_int_map","efuse_int_map","from","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_MAP_R","GPIO_INTERRUPT_PRO_MAP_SPEC","GPIO_INTERRUPT_PRO_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_NMI_MAP_R","GPIO_INTERRUPT_PRO_NMI_MAP_SPEC","GPIO_INTERRUPT_PRO_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","into","try_from","try_into","type_id","I2C_EXT0_INTR_MAP_R","I2C_EXT0_INTR_MAP_SPEC","I2C_EXT0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_ext0_intr_map","i2c_ext0_intr_map","into","try_from","try_into","type_id","I2C_MST_INT_MAP_R","I2C_MST_INT_MAP_SPEC","I2C_MST_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_mst_int_map","i2c_mst_int_map","into","try_from","try_into","type_id","I2S1_INT_MAP_R","I2S1_INT_MAP_SPEC","I2S1_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","i2s1_int_map","i2s1_int_map","into","try_from","try_into","type_id","ICACHE_PRELOAD_INT_MAP_R","ICACHE_PRELOAD_INT_MAP_SPEC","ICACHE_PRELOAD_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_preload_int_map","icache_preload_int_map","into","try_from","try_into","type_id","ICACHE_SYNC_INT_MAP_R","ICACHE_SYNC_INT_MAP_SPEC","ICACHE_SYNC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_sync_int_map","icache_sync_int_map","into","try_from","try_into","type_id","INTERRUPT_REG_DATE_R","INTERRUPT_REG_DATE_SPEC","INTERRUPT_REG_DATE_W","R","W","bits","borrow","borrow_mut","from","interrupt_reg_date","interrupt_reg_date","into","try_from","try_into","type_id","INTR_STATUS_0_R","INTR_STATUS_REG_0_SPEC","R","borrow","borrow_mut","from","into","intr_status_0","try_from","try_into","type_id","INTR_STATUS_1_R","INTR_STATUS_REG_1_SPEC","R","borrow","borrow_mut","from","into","intr_status_1","try_from","try_into","type_id","LEDC_INT_MAP_R","LEDC_INT_MAP_SPEC","LEDC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","ledc_int_map","ledc_int_map","try_from","try_into","type_id","MAC_INTR_MAP_R","MAC_INTR_MAP_SPEC","MAC_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","mac_intr_map","mac_intr_map","try_from","try_into","type_id","MAC_NMI_MAP_R","MAC_NMI_MAP_SPEC","MAC_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","into","mac_nmi_map","mac_nmi_map","try_from","try_into","type_id","PWR_INTR_MAP_R","PWR_INTR_MAP_SPEC","PWR_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","into","pwr_intr_map","pwr_intr_map","try_from","try_into","type_id","R","RMT_INTR_MAP_R","RMT_INTR_MAP_SPEC","RMT_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","rmt_intr_map","rmt_intr_map","try_from","try_into","type_id","R","RSA_INT_MAP_R","RSA_INT_MAP_SPEC","RSA_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","rsa_int_map","rsa_int_map","try_from","try_into","type_id","R","RTC_CORE_INTR_MAP_R","RTC_CORE_INTR_MAP_SPEC","RTC_CORE_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","rtc_core_intr_map","rtc_core_intr_map","try_from","try_into","type_id","R","RWBLE_IRQ_MAP_R","RWBLE_IRQ_MAP_SPEC","RWBLE_IRQ_MAP_W","W","bits","borrow","borrow_mut","from","into","rwble_irq_map","rwble_irq_map","try_from","try_into","type_id","R","RWBLE_NMI_MAP_R","RWBLE_NMI_MAP_SPEC","RWBLE_NMI_MAP_W","W","bits","borrow","borrow_mut","from","into","rwble_nmi_map","rwble_nmi_map","try_from","try_into","type_id","R","RWBT_IRQ_MAP_R","RWBT_IRQ_MAP_SPEC","RWBT_IRQ_MAP_W","W","bits","borrow","borrow_mut","from","into","rwbt_irq_map","rwbt_irq_map","try_from","try_into","type_id","R","RWBT_NMI_MAP_R","RWBT_NMI_MAP_SPEC","RWBT_NMI_MAP_W","W","bits","borrow","borrow_mut","from","into","rwbt_nmi_map","rwbt_nmi_map","try_from","try_into","type_id","R","SHA_INT_MAP_R","SHA_INT_MAP_SPEC","SHA_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","sha_int_map","sha_int_map","try_from","try_into","type_id","R","SLC0_INTR_MAP_R","SLC0_INTR_MAP_SPEC","SLC0_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","slc0_intr_map","slc0_intr_map","try_from","try_into","type_id","R","SLC1_INTR_MAP_R","SLC1_INTR_MAP_SPEC","SLC1_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","slc1_intr_map","slc1_intr_map","try_from","try_into","type_id","R","SPI_INTR_1_MAP_R","SPI_INTR_1_MAP_SPEC","SPI_INTR_1_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_1_map","spi_intr_1_map","try_from","try_into","type_id","R","SPI_INTR_2_MAP_R","SPI_INTR_2_MAP_SPEC","SPI_INTR_2_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_2_map","spi_intr_2_map","try_from","try_into","type_id","R","SPI_MEM_REJECT_INTR_MAP_R","SPI_MEM_REJECT_INTR_MAP_SPEC","SPI_MEM_REJECT_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_intr_map","spi_mem_reject_intr_map","try_from","try_into","type_id","R","SYSTIMER_TARGET0_INT_MAP_R","SYSTIMER_TARGET0_INT_MAP_SPEC","SYSTIMER_TARGET0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target0_int_map","systimer_target0_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET1_INT_MAP_R","SYSTIMER_TARGET1_INT_MAP_SPEC","SYSTIMER_TARGET1_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target1_int_map","systimer_target1_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET2_INT_MAP_R","SYSTIMER_TARGET2_INT_MAP_SPEC","SYSTIMER_TARGET2_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target2_int_map","systimer_target2_int_map","try_from","try_into","type_id","R","TG1_T0_INT_MAP_R","TG1_T0_INT_MAP_SPEC","TG1_T0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg1_t0_int_map","tg1_t0_int_map","try_from","try_into","type_id","R","TG1_WDT_INT_MAP_R","TG1_WDT_INT_MAP_SPEC","TG1_WDT_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg1_wdt_int_map","tg1_wdt_int_map","try_from","try_into","type_id","R","TG_T0_INT_MAP_R","TG_T0_INT_MAP_SPEC","TG_T0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_t0_int_map","tg_t0_int_map","try_from","try_into","type_id","R","TG_WDT_INT_MAP_R","TG_WDT_INT_MAP_SPEC","TG_WDT_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_wdt_int_map","tg_wdt_int_map","try_from","try_into","type_id","R","TIMER_INT1_MAP_R","TIMER_INT1_MAP_SPEC","TIMER_INT1_MAP_W","W","bits","borrow","borrow_mut","from","into","timer_int1_map","timer_int1_map","try_from","try_into","type_id","R","TIMER_INT2_MAP_R","TIMER_INT2_MAP_SPEC","TIMER_INT2_MAP_W","W","bits","borrow","borrow_mut","from","into","timer_int2_map","timer_int2_map","try_from","try_into","type_id","R","UART1_INTR_MAP_R","UART1_INTR_MAP_SPEC","UART1_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","R","UART_INTR_MAP_R","UART_INTR_MAP_SPEC","UART_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart_intr_map","uart_intr_map","R","UHCI0_INTR_MAP_R","UHCI0_INTR_MAP_SPEC","UHCI0_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uhci0_intr_map","uhci0_intr_map","R","USB_INTR_MAP_R","USB_INTR_MAP_SPEC","USB_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usb_intr_map","usb_intr_map","DATE","GPIO","PIN_CTRL","RegisterBlock","borrow","borrow_mut","date","date","from","gpio","gpio","gpio_iter","into","pin_ctrl","pin_ctrl","try_from","try_into","type_id","DATE_SPEC","R","REG_DATE_R","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","CLK_OUT1_R","CLK_OUT1_W","CLK_OUT2_R","CLK_OUT2_W","CLK_OUT3_R","CLK_OUT3_W","PIN_CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk_out1","clk_out1","clk_out2","clk_out2","clk_out3","clk_out3","from","into","try_from","try_into","type_id","CH_CONF0","CH_CONF1","CH_DUTY","CH_DUTY_R","CH_HPOINT","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TIMER_CONF","TIMER_VALUE","borrow","borrow_mut","ch0_conf0","ch0_conf1","ch0_duty","ch0_duty_r","ch0_hpoint","ch1_conf0","ch1_conf1","ch1_duty","ch1_duty_r","ch1_hpoint","ch2_conf0","ch2_conf1","ch2_duty","ch2_duty_r","ch2_hpoint","ch3_conf0","ch3_conf1","ch3_duty","ch3_duty_r","ch3_hpoint","ch4_conf0","ch4_conf1","ch4_duty","ch4_duty_r","ch4_hpoint","ch5_conf0","ch5_conf1","ch5_duty","ch5_duty_r","ch5_hpoint","ch_conf0","ch_conf0","ch_conf0_iter","ch_conf1","ch_conf1","ch_conf1_iter","ch_duty","ch_duty","ch_duty_iter","ch_duty_r","ch_duty_r","ch_duty_r_iter","ch_hpoint","ch_hpoint","ch_hpoint_iter","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","timer0_conf","timer0_value","timer1_conf","timer1_value","timer2_conf","timer2_value","timer3_conf","timer3_value","timer_conf","timer_conf","timer_conf_iter","timer_value","timer_value","timer_value_iter","try_from","try_into","type_id","CH_CONF0_SPEC","IDLE_LV_R","IDLE_LV_W","OVF_CNT_EN_R","OVF_CNT_EN_W","OVF_CNT_RESET_W","OVF_NUM_R","OVF_NUM_W","PARA_UP_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","ovf_cnt_en","ovf_cnt_en","ovf_cnt_reset","ovf_num","ovf_num","para_up","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","CH_CONF1_SPEC","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","CH_DUTY_SPEC","DUTY_R","DUTY_W","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","CH_DUTY_R_SPEC","DUTY_R_R","R","borrow","borrow_mut","duty_r","from","into","try_from","try_into","type_id","CH_HPOINT_SPEC","HPOINT_R","HPOINT_W","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","APB_CLK_SEL_R","APB_CLK_SEL_W","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","W","apb_clk_sel","apb_clk_sel","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","DATE_SPEC","LEDC_DATE_R","LEDC_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ledc_date","ledc_date","try_from","try_into","type_id","DUTY_CHNG_END_LSCH0_INT_CLR_W","DUTY_CHNG_END_LSCH1_INT_CLR_W","DUTY_CHNG_END_LSCH2_INT_CLR_W","DUTY_CHNG_END_LSCH3_INT_CLR_W","DUTY_CHNG_END_LSCH4_INT_CLR_W","DUTY_CHNG_END_LSCH5_INT_CLR_W","INT_CLR_SPEC","LSTIMER0_OVF_INT_CLR_W","LSTIMER1_OVF_INT_CLR_W","LSTIMER2_OVF_INT_CLR_W","LSTIMER3_OVF_INT_CLR_W","OVF_CNT_LSCH0_INT_CLR_W","OVF_CNT_LSCH1_INT_CLR_W","OVF_CNT_LSCH2_INT_CLR_W","OVF_CNT_LSCH3_INT_CLR_W","OVF_CNT_LSCH4_INT_CLR_W","OVF_CNT_LSCH5_INT_CLR_W","W","bits","borrow","borrow_mut","duty_chng_end_lsch0_int_clr","duty_chng_end_lsch1_int_clr","duty_chng_end_lsch2_int_clr","duty_chng_end_lsch3_int_clr","duty_chng_end_lsch4_int_clr","duty_chng_end_lsch5_int_clr","from","into","lstimer0_ovf_int_clr","lstimer1_ovf_int_clr","lstimer2_ovf_int_clr","lstimer3_ovf_int_clr","ovf_cnt_lsch0_int_clr","ovf_cnt_lsch1_int_clr","ovf_cnt_lsch2_int_clr","ovf_cnt_lsch3_int_clr","ovf_cnt_lsch4_int_clr","ovf_cnt_lsch5_int_clr","try_from","try_into","type_id","DUTY_CHNG_END_LSCH0_INT_ENA_R","DUTY_CHNG_END_LSCH0_INT_ENA_W","DUTY_CHNG_END_LSCH1_INT_ENA_R","DUTY_CHNG_END_LSCH1_INT_ENA_W","DUTY_CHNG_END_LSCH2_INT_ENA_R","DUTY_CHNG_END_LSCH2_INT_ENA_W","DUTY_CHNG_END_LSCH3_INT_ENA_R","DUTY_CHNG_END_LSCH3_INT_ENA_W","DUTY_CHNG_END_LSCH4_INT_ENA_R","DUTY_CHNG_END_LSCH4_INT_ENA_W","DUTY_CHNG_END_LSCH5_INT_ENA_R","DUTY_CHNG_END_LSCH5_INT_ENA_W","INT_ENA_SPEC","LSTIMER0_OVF_INT_ENA_R","LSTIMER0_OVF_INT_ENA_W","LSTIMER1_OVF_INT_ENA_R","LSTIMER1_OVF_INT_ENA_W","LSTIMER2_OVF_INT_ENA_R","LSTIMER2_OVF_INT_ENA_W","LSTIMER3_OVF_INT_ENA_R","LSTIMER3_OVF_INT_ENA_W","OVF_CNT_LSCH0_INT_ENA_R","OVF_CNT_LSCH0_INT_ENA_W","OVF_CNT_LSCH1_INT_ENA_R","OVF_CNT_LSCH1_INT_ENA_W","OVF_CNT_LSCH2_INT_ENA_R","OVF_CNT_LSCH2_INT_ENA_W","OVF_CNT_LSCH3_INT_ENA_R","OVF_CNT_LSCH3_INT_ENA_W","OVF_CNT_LSCH4_INT_ENA_R","OVF_CNT_LSCH4_INT_ENA_W","OVF_CNT_LSCH5_INT_ENA_R","OVF_CNT_LSCH5_INT_ENA_W","R","W","bits","borrow","borrow_mut","duty_chng_end_lsch0_int_ena","duty_chng_end_lsch0_int_ena","duty_chng_end_lsch1_int_ena","duty_chng_end_lsch1_int_ena","duty_chng_end_lsch2_int_ena","duty_chng_end_lsch2_int_ena","duty_chng_end_lsch3_int_ena","duty_chng_end_lsch3_int_ena","duty_chng_end_lsch4_int_ena","duty_chng_end_lsch4_int_ena","duty_chng_end_lsch5_int_ena","duty_chng_end_lsch5_int_ena","from","into","lstimer0_ovf_int_ena","lstimer0_ovf_int_ena","lstimer1_ovf_int_ena","lstimer1_ovf_int_ena","lstimer2_ovf_int_ena","lstimer2_ovf_int_ena","lstimer3_ovf_int_ena","lstimer3_ovf_int_ena","ovf_cnt_lsch0_int_ena","ovf_cnt_lsch0_int_ena","ovf_cnt_lsch1_int_ena","ovf_cnt_lsch1_int_ena","ovf_cnt_lsch2_int_ena","ovf_cnt_lsch2_int_ena","ovf_cnt_lsch3_int_ena","ovf_cnt_lsch3_int_ena","ovf_cnt_lsch4_int_ena","ovf_cnt_lsch4_int_ena","ovf_cnt_lsch5_int_ena","ovf_cnt_lsch5_int_ena","try_from","try_into","type_id","DUTY_CHNG_END_LSCH0_INT_RAW_R","DUTY_CHNG_END_LSCH0_INT_RAW_W","DUTY_CHNG_END_LSCH1_INT_RAW_R","DUTY_CHNG_END_LSCH1_INT_RAW_W","DUTY_CHNG_END_LSCH2_INT_RAW_R","DUTY_CHNG_END_LSCH2_INT_RAW_W","DUTY_CHNG_END_LSCH3_INT_RAW_R","DUTY_CHNG_END_LSCH3_INT_RAW_W","DUTY_CHNG_END_LSCH4_INT_RAW_R","DUTY_CHNG_END_LSCH4_INT_RAW_W","DUTY_CHNG_END_LSCH5_INT_RAW_R","DUTY_CHNG_END_LSCH5_INT_RAW_W","INT_RAW_SPEC","LSTIMER0_OVF_INT_RAW_R","LSTIMER0_OVF_INT_RAW_W","LSTIMER1_OVF_INT_RAW_R","LSTIMER1_OVF_INT_RAW_W","LSTIMER2_OVF_INT_RAW_R","LSTIMER2_OVF_INT_RAW_W","LSTIMER3_OVF_INT_RAW_R","LSTIMER3_OVF_INT_RAW_W","OVF_CNT_LSCH0_INT_RAW_R","OVF_CNT_LSCH0_INT_RAW_W","OVF_CNT_LSCH1_INT_RAW_R","OVF_CNT_LSCH1_INT_RAW_W","OVF_CNT_LSCH2_INT_RAW_R","OVF_CNT_LSCH2_INT_RAW_W","OVF_CNT_LSCH3_INT_RAW_R","OVF_CNT_LSCH3_INT_RAW_W","OVF_CNT_LSCH4_INT_RAW_R","OVF_CNT_LSCH4_INT_RAW_W","OVF_CNT_LSCH5_INT_RAW_R","OVF_CNT_LSCH5_INT_RAW_W","R","W","bits","borrow","borrow_mut","duty_chng_end_lsch0_int_raw","duty_chng_end_lsch0_int_raw","duty_chng_end_lsch1_int_raw","duty_chng_end_lsch1_int_raw","duty_chng_end_lsch2_int_raw","duty_chng_end_lsch2_int_raw","duty_chng_end_lsch3_int_raw","duty_chng_end_lsch3_int_raw","duty_chng_end_lsch4_int_raw","duty_chng_end_lsch4_int_raw","duty_chng_end_lsch5_int_raw","duty_chng_end_lsch5_int_raw","from","into","lstimer0_ovf_int_raw","lstimer0_ovf_int_raw","lstimer1_ovf_int_raw","lstimer1_ovf_int_raw","lstimer2_ovf_int_raw","lstimer2_ovf_int_raw","lstimer3_ovf_int_raw","lstimer3_ovf_int_raw","ovf_cnt_lsch0_int_raw","ovf_cnt_lsch0_int_raw","ovf_cnt_lsch1_int_raw","ovf_cnt_lsch1_int_raw","ovf_cnt_lsch2_int_raw","ovf_cnt_lsch2_int_raw","ovf_cnt_lsch3_int_raw","ovf_cnt_lsch3_int_raw","ovf_cnt_lsch4_int_raw","ovf_cnt_lsch4_int_raw","ovf_cnt_lsch5_int_raw","ovf_cnt_lsch5_int_raw","try_from","try_into","type_id","DUTY_CHNG_END_LSCH0_INT_ST_R","DUTY_CHNG_END_LSCH1_INT_ST_R","DUTY_CHNG_END_LSCH2_INT_ST_R","DUTY_CHNG_END_LSCH3_INT_ST_R","DUTY_CHNG_END_LSCH4_INT_ST_R","DUTY_CHNG_END_LSCH5_INT_ST_R","INT_ST_SPEC","LSTIMER0_OVF_INT_ST_R","LSTIMER1_OVF_INT_ST_R","LSTIMER2_OVF_INT_ST_R","LSTIMER3_OVF_INT_ST_R","OVF_CNT_LSCH0_INT_ST_R","OVF_CNT_LSCH1_INT_ST_R","OVF_CNT_LSCH2_INT_ST_R","OVF_CNT_LSCH3_INT_ST_R","OVF_CNT_LSCH4_INT_ST_R","OVF_CNT_LSCH5_INT_ST_R","R","borrow","borrow_mut","duty_chng_end_lsch0_int_st","duty_chng_end_lsch1_int_st","duty_chng_end_lsch2_int_st","duty_chng_end_lsch3_int_st","duty_chng_end_lsch4_int_st","duty_chng_end_lsch5_int_st","from","into","lstimer0_ovf_int_st","lstimer1_ovf_int_st","lstimer2_ovf_int_st","lstimer3_ovf_int_st","ovf_cnt_lsch0_int_st","ovf_cnt_lsch1_int_st","ovf_cnt_lsch2_int_st","ovf_cnt_lsch3_int_st","ovf_cnt_lsch4_int_st","ovf_cnt_lsch5_int_st","try_from","try_into","type_id","CLK_DIV_R","CLK_DIV_W","DUTY_RES_R","DUTY_RES_W","PARA_UP_W","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","TIMER_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div","clk_div","duty_res","duty_res","from","into","para_up","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","R","TIMER_VALUE_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","CHCARRIER_DUTY","CHDATA","CH_RX_CARRIER_RM","CH_RX_CONF0","CH_RX_CONF1","CH_RX_LIM","CH_RX_STATUS","CH_TX_CONF0","CH_TX_LIM","CH_TX_STATUS","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","REF_CNT_RST","RegisterBlock","SYS_CONF","TX_SIM","borrow","borrow_mut","ch0_tx_conf0","ch0_tx_lim","ch0_tx_status","ch0carrier_duty","ch0data","ch1_tx_conf0","ch1_tx_lim","ch1_tx_status","ch1carrier_duty","ch1data","ch2_rx_carrier_rm","ch2_rx_conf0","ch2_rx_conf1","ch2_rx_lim","ch2_rx_status","ch2data","ch3_rx_carrier_rm","ch3_rx_conf0","ch3_rx_conf1","ch3_rx_lim","ch3_rx_status","ch3data","ch_rx_carrier_rm","ch_rx_carrier_rm","ch_rx_carrier_rm_iter","ch_rx_conf0","ch_rx_conf0","ch_rx_conf0_iter","ch_rx_conf1","ch_rx_conf1","ch_rx_conf1_iter","ch_rx_lim","ch_rx_lim","ch_rx_lim_iter","ch_rx_status","ch_rx_status","ch_rx_status_iter","ch_tx_conf0","ch_tx_conf0","ch_tx_conf0_iter","ch_tx_lim","ch_tx_lim","ch_tx_lim_iter","ch_tx_status","ch_tx_status","ch_tx_status_iter","chcarrier_duty","chcarrier_duty","chcarrier_duty_iter","chdata","chdata","chdata_iter","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","ref_cnt_rst","ref_cnt_rst","sys_conf","sys_conf","try_from","try_into","tx_sim","tx_sim","type_id","CARRIER_HIGH_THRES_R","CARRIER_HIGH_THRES_W","CARRIER_LOW_THRES_R","CARRIER_LOW_THRES_W","CH_RX_CARRIER_RM_SPEC","R","W","bits","borrow","borrow_mut","carrier_high_thres","carrier_high_thres","carrier_low_thres","carrier_low_thres","from","into","try_from","try_into","type_id","CARRIER_EN_R","CARRIER_EN_W","CARRIER_OUT_LV_R","CARRIER_OUT_LV_W","CH_RX_CONF0_SPEC","DIV_CNT_R","DIV_CNT_W","IDLE_THRES_R","IDLE_THRES_W","MEM_SIZE_R","MEM_SIZE_W","R","W","bits","borrow","borrow_mut","carrier_en","carrier_en","carrier_out_lv","carrier_out_lv","div_cnt","div_cnt","from","idle_thres","idle_thres","into","mem_size","mem_size","try_from","try_into","type_id","AFIFO_RST_W","APB_MEM_RST_W","CH_RX_CONF1_SPEC","CONF_UPDATE_W","MEM_OWNER_R","MEM_OWNER_W","MEM_RX_WRAP_EN_R","MEM_RX_WRAP_EN_W","MEM_WR_RST_W","R","RX_EN_R","RX_EN_W","RX_FILTER_EN_R","RX_FILTER_EN_W","RX_FILTER_THRES_R","RX_FILTER_THRES_W","W","afifo_rst","apb_mem_rst","bits","borrow","borrow_mut","conf_update","from","into","mem_owner","mem_owner","mem_rx_wrap_en","mem_rx_wrap_en","mem_wr_rst","rx_en","rx_en","rx_filter_en","rx_filter_en","rx_filter_thres","rx_filter_thres","try_from","try_into","type_id","CH_RX_LIM_SPEC","R","RX_LIM_R","RX_LIM_W","W","bits","borrow","borrow_mut","from","into","rx_lim","rx_lim","try_from","try_into","type_id","APB_MEM_RADDR_R","APB_MEM_RD_ERR_R","CH_RX_STATUS_SPEC","MEM_FULL_R","MEM_OWNER_ERR_R","MEM_WADDR_EX_R","R","STATE_R","apb_mem_raddr","apb_mem_rd_err","borrow","borrow_mut","from","into","mem_full","mem_owner_err","mem_waddr_ex","state","try_from","try_into","type_id","AFIFO_RST_W","APB_MEM_RST_W","CARRIER_EFF_EN_R","CARRIER_EFF_EN_W","CARRIER_EN_R","CARRIER_EN_W","CARRIER_OUT_LV_R","CARRIER_OUT_LV_W","CH_TX_CONF0_SPEC","CONF_UPDATE_W","DIV_CNT_R","DIV_CNT_W","IDLE_OUT_EN_R","IDLE_OUT_EN_W","IDLE_OUT_LV_R","IDLE_OUT_LV_W","MEM_RD_RST_W","MEM_SIZE_R","MEM_SIZE_W","MEM_TX_WRAP_EN_R","MEM_TX_WRAP_EN_W","R","TX_CONTI_MODE_R","TX_CONTI_MODE_W","TX_START_W","TX_STOP_R","TX_STOP_W","W","afifo_rst","apb_mem_rst","bits","borrow","borrow_mut","carrier_eff_en","carrier_eff_en","carrier_en","carrier_en","carrier_out_lv","carrier_out_lv","conf_update","div_cnt","div_cnt","from","idle_out_en","idle_out_en","idle_out_lv","idle_out_lv","into","mem_rd_rst","mem_size","mem_size","mem_tx_wrap_en","mem_tx_wrap_en","try_from","try_into","tx_conti_mode","tx_conti_mode","tx_start","tx_stop","tx_stop","type_id","CH_TX_LIM_SPEC","LOOP_COUNT_RESET_W","R","TX_LIM_R","TX_LIM_W","TX_LOOP_CNT_EN_R","TX_LOOP_CNT_EN_W","TX_LOOP_NUM_R","TX_LOOP_NUM_W","W","bits","borrow","borrow_mut","from","into","loop_count_reset","try_from","try_into","tx_lim","tx_lim","tx_loop_cnt_en","tx_loop_cnt_en","tx_loop_num","tx_loop_num","type_id","APB_MEM_RADDR_R","APB_MEM_RD_ERR_R","APB_MEM_WADDR_R","APB_MEM_WR_ERR_R","CH_TX_STATUS_SPEC","MEM_EMPTY_R","MEM_RADDR_EX_R","R","STATE_R","apb_mem_raddr","apb_mem_rd_err","apb_mem_waddr","apb_mem_wr_err","borrow","borrow_mut","from","into","mem_empty","mem_raddr_ex","state","try_from","try_into","type_id","CARRIER_HIGH_R","CARRIER_HIGH_W","CARRIER_LOW_R","CARRIER_LOW_W","CHCARRIER_DUTY_SPEC","R","W","bits","borrow","borrow_mut","carrier_high","carrier_high","carrier_low","carrier_low","from","into","try_from","try_into","type_id","CHDATA_SPEC","DATA_R","DATA_W","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CH_RX_END_W","CH_RX_ERR_W","CH_RX_THR_EVENT_W","CH_TX_END_W","CH_TX_ERR_W","CH_TX_LOOP_W","CH_TX_THR_EVENT_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","ch0_tx_end","ch0_tx_err","ch0_tx_loop","ch0_tx_thr_event","ch1_tx_end","ch1_tx_err","ch1_tx_loop","ch1_tx_thr_event","ch2_rx_end","ch2_rx_err","ch2_rx_thr_event","ch3_rx_end","ch3_rx_err","ch3_rx_thr_event","ch_rx_end","ch_rx_err","ch_rx_thr_event","ch_tx_end","ch_tx_err","ch_tx_loop","ch_tx_thr_event","from","into","try_from","try_into","type_id","CH_RX_END_R","CH_RX_END_W","CH_RX_ERR_R","CH_RX_ERR_W","CH_RX_THR_EVENT_R","CH_RX_THR_EVENT_W","CH_TX_END_R","CH_TX_END_W","CH_TX_ERR_R","CH_TX_ERR_W","CH_TX_LOOP_R","CH_TX_LOOP_W","CH_TX_THR_EVENT_R","CH_TX_THR_EVENT_W","INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","ch0_tx_end","ch0_tx_end","ch0_tx_err","ch0_tx_err","ch0_tx_loop","ch0_tx_loop","ch0_tx_thr_event","ch0_tx_thr_event","ch1_tx_end","ch1_tx_end","ch1_tx_err","ch1_tx_err","ch1_tx_loop","ch1_tx_loop","ch1_tx_thr_event","ch1_tx_thr_event","ch2_rx_end","ch2_rx_end","ch2_rx_err","ch2_rx_err","ch2_rx_thr_event","ch2_rx_thr_event","ch3_rx_end","ch3_rx_end","ch3_rx_err","ch3_rx_err","ch3_rx_thr_event","ch3_rx_thr_event","ch_rx_end","ch_rx_end","ch_rx_end_iter","ch_rx_err","ch_rx_err","ch_rx_err_iter","ch_rx_thr_event","ch_rx_thr_event","ch_rx_thr_event_iter","ch_tx_end","ch_tx_end","ch_tx_end_iter","ch_tx_err","ch_tx_err","ch_tx_err_iter","ch_tx_loop","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_RX_END_R","CH_RX_END_W","CH_RX_ERR_R","CH_RX_ERR_W","CH_RX_THR_EVENT_R","CH_RX_THR_EVENT_W","CH_TX_END_R","CH_TX_END_W","CH_TX_ERR_R","CH_TX_ERR_W","CH_TX_LOOP_R","CH_TX_LOOP_W","CH_TX_THR_EVENT_R","CH_TX_THR_EVENT_W","INT_RAW_SPEC","R","W","bits","borrow","borrow_mut","ch0_tx_end","ch0_tx_end","ch0_tx_err","ch0_tx_err","ch0_tx_loop","ch0_tx_loop","ch0_tx_thr_event","ch0_tx_thr_event","ch1_tx_end","ch1_tx_end","ch1_tx_err","ch1_tx_err","ch1_tx_loop","ch1_tx_loop","ch1_tx_thr_event","ch1_tx_thr_event","ch2_rx_end","ch2_rx_end","ch2_rx_err","ch2_rx_err","ch2_rx_thr_event","ch2_rx_thr_event","ch3_rx_end","ch3_rx_end","ch3_rx_err","ch3_rx_err","ch3_rx_thr_event","ch3_rx_thr_event","ch_rx_end","ch_rx_end","ch_rx_end_iter","ch_rx_err","ch_rx_err","ch_rx_err_iter","ch_rx_thr_event","ch_rx_thr_event","ch_rx_thr_event_iter","ch_tx_end","ch_tx_end","ch_tx_end_iter","ch_tx_err","ch_tx_err","ch_tx_err_iter","ch_tx_loop","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH_RX_END_R","CH_RX_ERR_R","CH_RX_THR_EVENT_R","CH_TX_END_R","CH_TX_ERR_R","CH_TX_LOOP_R","CH_TX_THR_EVENT_R","INT_ST_SPEC","R","borrow","borrow_mut","ch0_tx_end","ch0_tx_err","ch0_tx_loop","ch0_tx_thr_event","ch1_tx_end","ch1_tx_err","ch1_tx_loop","ch1_tx_thr_event","ch2_rx_end","ch2_rx_err","ch2_rx_thr_event","ch3_rx_end","ch3_rx_err","ch3_rx_thr_event","ch_rx_end","ch_rx_end_iter","ch_rx_err","ch_rx_err_iter","ch_rx_thr_event","ch_rx_thr_event_iter","ch_tx_end","ch_tx_end_iter","ch_tx_err","ch_tx_err_iter","ch_tx_loop","ch_tx_loop_iter","ch_tx_thr_event","ch_tx_thr_event_iter","from","into","try_from","try_into","type_id","CH0_W","CH1_W","CH2_W","CH3_W","REF_CNT_RST_SPEC","W","bits","borrow","borrow_mut","ch0","ch1","ch2","ch3","from","into","try_from","try_into","type_id","APB_FIFO_MASK_R","APB_FIFO_MASK_W","CLK_EN_R","CLK_EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","R","SCLK_ACTIVE_R","SCLK_ACTIVE_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_SEL_R","SCLK_SEL_W","SYS_CONF_SPEC","W","apb_fifo_mask","apb_fifo_mask","bits","borrow","borrow_mut","clk_en","clk_en","from","into","mem_clk_force_on","mem_clk_force_on","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","sclk_active","sclk_active","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_sel","sclk_sel","try_from","try_into","type_id","R","TX_SIM_CH0_R","TX_SIM_CH0_W","TX_SIM_CH1_R","TX_SIM_CH1_W","TX_SIM_EN_R","TX_SIM_EN_W","TX_SIM_SPEC","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_sim_ch0","tx_sim_ch0","tx_sim_ch1","tx_sim_ch1","tx_sim_en","tx_sim_en","type_id","DATA","RegisterBlock","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","CONSTANT_TIME","DATE","INT_CLR","INT_ENA","MODE","M_MEM","M_PRIME","QUERY_CLEAN","QUERY_IDLE","RegisterBlock","SEARCH_ENABLE","SEARCH_POS","SET_START_MODEXP","SET_START_MODMULT","SET_START_MULT","X_MEM","Y_MEM","Z_MEM","borrow","borrow_mut","constant_time","constant_time","date","date","from","int_clr","int_clr","int_ena","int_ena","into","m_mem","m_mem","m_mem_iter","m_prime","m_prime","mode","mode","query_clean","query_clean","query_idle","query_idle","search_enable","search_enable","search_pos","search_pos","set_start_modexp","set_start_modexp","set_start_modmult","set_start_modmult","set_start_mult","set_start_mult","try_from","try_into","type_id","x_mem","x_mem","x_mem_iter","y_mem","y_mem","y_mem_iter","z_mem","z_mem","z_mem_iter","CONSTANT_TIME_R","CONSTANT_TIME_SPEC","CONSTANT_TIME_W","R","W","bits","borrow","borrow_mut","constant_time","constant_time","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CLEAR_INTERRUPT_W","INT_CLR_SPEC","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","INT_ENA_R","INT_ENA_SPEC","INT_ENA_W","R","W","bits","borrow","borrow_mut","from","int_ena","int_ena","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","M_PRIME_R","M_PRIME_SPEC","M_PRIME_W","R","W","bits","borrow","borrow_mut","from","into","m_prime","m_prime","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","QUERY_CLEAN_R","QUERY_CLEAN_SPEC","R","borrow","borrow_mut","from","into","query_clean","try_from","try_into","type_id","QUERY_IDLE_R","QUERY_IDLE_SPEC","R","borrow","borrow_mut","from","into","query_idle","try_from","try_into","type_id","R","SEARCH_ENABLE_R","SEARCH_ENABLE_SPEC","SEARCH_ENABLE_W","W","bits","borrow","borrow_mut","from","into","search_enable","search_enable","try_from","try_into","type_id","R","SEARCH_POS_R","SEARCH_POS_SPEC","SEARCH_POS_W","W","bits","borrow","borrow_mut","from","into","search_pos","search_pos","try_from","try_into","type_id","SET_START_MODEXP_SPEC","SET_START_MODEXP_W","W","bits","borrow","borrow_mut","from","into","set_start_modexp","try_from","try_into","type_id","SET_START_MODMULT_SPEC","SET_START_MODMULT_W","W","bits","borrow","borrow_mut","from","into","set_start_modmult","try_from","try_into","type_id","SET_START_MULT_SPEC","SET_START_MULT_W","W","bits","borrow","borrow_mut","from","into","set_start_mult","try_from","try_into","type_id","R","W","X_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Y_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","W","Z_MEM_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ANA_CONF","BIAS_CONF","BROWN_OUT","CLK_CONF","CPU_PERIOD_CONF","DATE","DBG_MAP","DBG_SAR_SEL","DBG_SEL","DIAG0","DIG_ISO","DIG_PAD_HOLD","DIG_PWC","EXT_WAKEUP_CONF","EXT_XTL_CONF","FIB_SEL","GPIO_WAKEUP","INT_CLR_RTC","INT_ENA_RTC","INT_ENA_RTC_W1TC","INT_ENA_RTC_W1TS","INT_RAW_RTC","INT_ST_RTC","LOW_POWER_ST","OPTION1","OPTIONS0","PAD_HOLD","PG_CTRL","PWC","RESET_STATE","RETENTION_CTRL","RTC_CNTL","RegisterBlock","SDIO_CONF","SENSOR_CTRL","SLOW_CLK_CONF","SLP_REJECT_CAUSE","SLP_REJECT_CONF","SLP_TIMER0","SLP_TIMER1","SLP_WAKEUP_CAUSE","STATE0","STORE0","STORE1","STORE2","STORE3","STORE4","STORE5","STORE6","STORE7","SWD_CONF","SWD_WPROTECT","SW_CPU_STALL","TIMER1","TIMER2","TIMER3","TIMER4","TIMER5","TIMER6","TIME_HIGH0","TIME_HIGH1","TIME_LOW0","TIME_LOW1","TIME_UPDATE","ULP_CP_TIMER_1","USB_CONF","WAKEUP_STATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTFEED","WDTWPROTECT","XTAL32K_CLK_FACTOR","XTAL32K_CONF","ana_conf","ana_conf","bias_conf","bias_conf","borrow","borrow_mut","brown_out","brown_out","clk_conf","clk_conf","cpu_period_conf","cpu_period_conf","date","date","dbg_map","dbg_map","dbg_sar_sel","dbg_sar_sel","dbg_sel","dbg_sel","diag0","diag0","dig_iso","dig_iso","dig_pad_hold","dig_pad_hold","dig_pwc","dig_pwc","ext_wakeup_conf","ext_wakeup_conf","ext_xtl_conf","ext_xtl_conf","fib_sel","fib_sel","from","gpio_wakeup","gpio_wakeup","int_clr_rtc","int_clr_rtc","int_ena_rtc","int_ena_rtc","int_ena_rtc_w1tc","int_ena_rtc_w1tc","int_ena_rtc_w1ts","int_ena_rtc_w1ts","int_raw_rtc","int_raw_rtc","int_st_rtc","int_st_rtc","into","low_power_st","low_power_st","option1","option1","options0","options0","pad_hold","pad_hold","pg_ctrl","pg_ctrl","pwc","pwc","reset_state","reset_state","retention_ctrl","retention_ctrl","rtc_cntl","rtc_cntl","sdio_conf","sdio_conf","sensor_ctrl","sensor_ctrl","slow_clk_conf","slow_clk_conf","slp_reject_cause","slp_reject_cause","slp_reject_conf","slp_reject_conf","slp_timer0","slp_timer0","slp_timer1","slp_timer1","slp_wakeup_cause","slp_wakeup_cause","state0","state0","store0","store0","store1","store1","store2","store2","store3","store3","store4","store4","store5","store5","store6","store6","store7","store7","sw_cpu_stall","sw_cpu_stall","swd_conf","swd_conf","swd_wprotect","swd_wprotect","time_high0","time_high0","time_high1","time_high1","time_low0","time_low0","time_low1","time_low1","time_update","time_update","timer1","timer1","timer2","timer2","timer3","timer3","timer4","timer4","timer5","timer5","timer6","timer6","try_from","try_into","type_id","ulp_cp_timer_1","ulp_cp_timer_1","usb_conf","usb_conf","wakeup_state","wakeup_state","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","xtal32k_clk_factor","xtal32k_clk_factor","xtal32k_conf","xtal32k_conf","ANA_CONF_SPEC","BBPLL_CAL_SLP_START_R","BBPLL_CAL_SLP_START_W","CKGEN_I2C_PU_R","CKGEN_I2C_PU_W","GLITCH_RST_EN_R","GLITCH_RST_EN_W","PLLA_FORCE_PD_R","PLLA_FORCE_PD_W","PLLA_FORCE_PU_R","PLLA_FORCE_PU_W","PLL_I2C_PU_R","PLL_I2C_PU_W","PVTMON_PU_R","PVTMON_PU_W","R","RESET_POR_FORCE_PD_R","RESET_POR_FORCE_PD_W","RESET_POR_FORCE_PU_R","RESET_POR_FORCE_PU_W","RFRX_PBUS_PU_R","RFRX_PBUS_PU_W","SAR_I2C_PU_R","SAR_I2C_PU_W","TXRF_I2C_PU_R","TXRF_I2C_PU_W","W","bbpll_cal_slp_start","bbpll_cal_slp_start","bits","borrow","borrow_mut","ckgen_i2c_pu","ckgen_i2c_pu","from","glitch_rst_en","glitch_rst_en","into","pll_i2c_pu","pll_i2c_pu","plla_force_pd","plla_force_pd","plla_force_pu","plla_force_pu","pvtmon_pu","pvtmon_pu","reset_por_force_pd","reset_por_force_pd","reset_por_force_pu","reset_por_force_pu","rfrx_pbus_pu","rfrx_pbus_pu","sar_i2c_pu","sar_i2c_pu","try_from","try_into","txrf_i2c_pu","txrf_i2c_pu","type_id","BIAS_BUF_DEEP_SLP_R","BIAS_BUF_DEEP_SLP_W","BIAS_BUF_IDLE_R","BIAS_BUF_IDLE_W","BIAS_BUF_MONITOR_R","BIAS_BUF_MONITOR_W","BIAS_BUF_WAKE_R","BIAS_BUF_WAKE_W","BIAS_CONF_SPEC","BIAS_SLEEP_DEEP_SLP_R","BIAS_SLEEP_DEEP_SLP_W","BIAS_SLEEP_MONITOR_R","BIAS_SLEEP_MONITOR_W","DBG_ATTEN_DEEP_SLP_R","DBG_ATTEN_DEEP_SLP_W","DBG_ATTEN_MONITOR_R","DBG_ATTEN_MONITOR_W","DG_VDD_DRV_B_SLP_EN_R","DG_VDD_DRV_B_SLP_EN_W","DG_VDD_DRV_B_SLP_R","DG_VDD_DRV_B_SLP_W","PD_CUR_DEEP_SLP_R","PD_CUR_DEEP_SLP_W","PD_CUR_MONITOR_R","PD_CUR_MONITOR_W","R","W","bias_buf_deep_slp","bias_buf_deep_slp","bias_buf_idle","bias_buf_idle","bias_buf_monitor","bias_buf_monitor","bias_buf_wake","bias_buf_wake","bias_sleep_deep_slp","bias_sleep_deep_slp","bias_sleep_monitor","bias_sleep_monitor","bits","borrow","borrow_mut","dbg_atten_deep_slp","dbg_atten_deep_slp","dbg_atten_monitor","dbg_atten_monitor","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp_en","dg_vdd_drv_b_slp_en","from","into","pd_cur_deep_slp","pd_cur_deep_slp","pd_cur_monitor","pd_cur_monitor","try_from","try_into","type_id","BROWN_OUT_ANA_RST_EN_R","BROWN_OUT_ANA_RST_EN_W","BROWN_OUT_CLOSE_FLASH_ENA_R","BROWN_OUT_CLOSE_FLASH_ENA_W","BROWN_OUT_CNT_CLR_W","BROWN_OUT_ENA_R","BROWN_OUT_ENA_W","BROWN_OUT_INT_WAIT_R","BROWN_OUT_INT_WAIT_W","BROWN_OUT_PD_RF_ENA_R","BROWN_OUT_PD_RF_ENA_W","BROWN_OUT_RST_ENA_R","BROWN_OUT_RST_ENA_W","BROWN_OUT_RST_SEL_R","BROWN_OUT_RST_SEL_W","BROWN_OUT_RST_WAIT_R","BROWN_OUT_RST_WAIT_W","BROWN_OUT_SPEC","DET_R","R","W","bits","borrow","borrow_mut","brown_out_ana_rst_en","brown_out_ana_rst_en","brown_out_close_flash_ena","brown_out_close_flash_ena","brown_out_cnt_clr","brown_out_ena","brown_out_ena","brown_out_int_wait","brown_out_int_wait","brown_out_pd_rf_ena","brown_out_pd_rf_ena","brown_out_rst_ena","brown_out_rst_ena","brown_out_rst_sel","brown_out_rst_sel","brown_out_rst_wait","brown_out_rst_wait","det","from","into","try_from","try_into","type_id","ANA_CLK_RTC_SEL_R","ANA_CLK_RTC_SEL_W","CK8M_DFREQ_R","CK8M_DFREQ_W","CK8M_DIV_R","CK8M_DIV_SEL_R","CK8M_DIV_SEL_VLD_R","CK8M_DIV_SEL_VLD_W","CK8M_DIV_SEL_W","CK8M_DIV_W","CK8M_FORCE_NOGATING_R","CK8M_FORCE_NOGATING_W","CK8M_FORCE_PD_R","CK8M_FORCE_PD_W","CK8M_FORCE_PU_R","CK8M_FORCE_PU_W","CLK_CONF_SPEC","DIG_CLK8M_D256_EN_R","DIG_CLK8M_D256_EN_W","DIG_CLK8M_EN_R","DIG_CLK8M_EN_W","DIG_XTAL32K_EN_R","DIG_XTAL32K_EN_W","EFUSE_CLK_FORCE_GATING_R","EFUSE_CLK_FORCE_GATING_W","EFUSE_CLK_FORCE_NOGATING_R","EFUSE_CLK_FORCE_NOGATING_W","ENB_CK8M_DIV_R","ENB_CK8M_DIV_W","ENB_CK8M_R","ENB_CK8M_W","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","R","W","XTAL_FORCE_NOGATING_R","XTAL_FORCE_NOGATING_W","XTAL_GLOBAL_FORCE_GATING_R","XTAL_GLOBAL_FORCE_GATING_W","XTAL_GLOBAL_FORCE_NOGATING_R","XTAL_GLOBAL_FORCE_NOGATING_W","ana_clk_rtc_sel","ana_clk_rtc_sel","bits","borrow","borrow_mut","ck8m_dfreq","ck8m_dfreq","ck8m_div","ck8m_div","ck8m_div_sel","ck8m_div_sel","ck8m_div_sel_vld","ck8m_div_sel_vld","ck8m_force_nogating","ck8m_force_nogating","ck8m_force_pd","ck8m_force_pd","ck8m_force_pu","ck8m_force_pu","dig_clk8m_d256_en","dig_clk8m_d256_en","dig_clk8m_en","dig_clk8m_en","dig_xtal32k_en","dig_xtal32k_en","efuse_clk_force_gating","efuse_clk_force_gating","efuse_clk_force_nogating","efuse_clk_force_nogating","enb_ck8m","enb_ck8m","enb_ck8m_div","enb_ck8m_div","fast_clk_rtc_sel","fast_clk_rtc_sel","from","into","try_from","try_into","type_id","xtal_force_nogating","xtal_force_nogating","xtal_global_force_gating","xtal_global_force_gating","xtal_global_force_nogating","xtal_global_force_nogating","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPUSEL_CONF_R","CPUSEL_CONF_W","CPU_PERIOD_CONF_SPEC","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","cpusel_conf","cpusel_conf","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DBG_MAP_SPEC","GPIO_PIN0_FUN_SEL_R","GPIO_PIN0_FUN_SEL_W","GPIO_PIN0_MUX_SEL_R","GPIO_PIN0_MUX_SEL_W","GPIO_PIN1_FUN_SEL_R","GPIO_PIN1_FUN_SEL_W","GPIO_PIN1_MUX_SEL_R","GPIO_PIN1_MUX_SEL_W","GPIO_PIN2_FUN_SEL_R","GPIO_PIN2_FUN_SEL_W","GPIO_PIN2_MUX_SEL_R","GPIO_PIN2_MUX_SEL_W","GPIO_PIN3_FUN_SEL_R","GPIO_PIN3_FUN_SEL_W","GPIO_PIN3_MUX_SEL_R","GPIO_PIN3_MUX_SEL_W","GPIO_PIN4_FUN_SEL_R","GPIO_PIN4_FUN_SEL_W","GPIO_PIN4_MUX_SEL_R","GPIO_PIN4_MUX_SEL_W","GPIO_PIN5_FUN_SEL_R","GPIO_PIN5_FUN_SEL_W","GPIO_PIN5_MUX_SEL_R","GPIO_PIN5_MUX_SEL_W","R","W","bits","borrow","borrow_mut","from","gpio_pin0_fun_sel","gpio_pin0_fun_sel","gpio_pin0_mux_sel","gpio_pin0_mux_sel","gpio_pin1_fun_sel","gpio_pin1_fun_sel","gpio_pin1_mux_sel","gpio_pin1_mux_sel","gpio_pin2_fun_sel","gpio_pin2_fun_sel","gpio_pin2_mux_sel","gpio_pin2_mux_sel","gpio_pin3_fun_sel","gpio_pin3_fun_sel","gpio_pin3_mux_sel","gpio_pin3_mux_sel","gpio_pin4_fun_sel","gpio_pin4_fun_sel","gpio_pin4_mux_sel","gpio_pin4_mux_sel","gpio_pin5_fun_sel","gpio_pin5_fun_sel","gpio_pin5_mux_sel","gpio_pin5_mux_sel","into","try_from","try_into","type_id","DBG_SAR_SEL_SPEC","R","SAR_DEBUG_SEL_R","SAR_DEBUG_SEL_W","W","bits","borrow","borrow_mut","from","into","sar_debug_sel","sar_debug_sel","try_from","try_into","type_id","DBG_SEL_SPEC","DEBUG_12M_NO_GATING_R","DEBUG_12M_NO_GATING_W","DEBUG_BIT_SEL_R","DEBUG_BIT_SEL_W","DEBUG_SEL0_R","DEBUG_SEL0_W","DEBUG_SEL1_R","DEBUG_SEL1_W","DEBUG_SEL2_R","DEBUG_SEL2_W","DEBUG_SEL3_R","DEBUG_SEL3_W","DEBUG_SEL4_R","DEBUG_SEL4_W","R","W","bits","borrow","borrow_mut","debug_12m_no_gating","debug_12m_no_gating","debug_bit_sel","debug_bit_sel","debug_sel0","debug_sel0","debug_sel1","debug_sel1","debug_sel2","debug_sel2","debug_sel3","debug_sel3","debug_sel4","debug_sel4","from","into","try_from","try_into","type_id","DIAG0_SPEC","LOW_POWER_DIAG1_R","R","borrow","borrow_mut","from","into","low_power_diag1","try_from","try_into","type_id","BT_FORCE_ISO_R","BT_FORCE_ISO_W","BT_FORCE_NOISO_R","BT_FORCE_NOISO_W","CLR_DG_PAD_AUTOHOLD_W","CPU_TOP_FORCE_ISO_R","CPU_TOP_FORCE_ISO_W","CPU_TOP_FORCE_NOISO_R","CPU_TOP_FORCE_NOISO_W","DG_PAD_AUTOHOLD_EN_R","DG_PAD_AUTOHOLD_EN_W","DG_PAD_AUTOHOLD_R","DG_PAD_FORCE_HOLD_R","DG_PAD_FORCE_HOLD_W","DG_PAD_FORCE_ISO_R","DG_PAD_FORCE_ISO_W","DG_PAD_FORCE_NOISO_R","DG_PAD_FORCE_NOISO_W","DG_PAD_FORCE_UNHOLD_R","DG_PAD_FORCE_UNHOLD_W","DG_PERI_FORCE_ISO_R","DG_PERI_FORCE_ISO_W","DG_PERI_FORCE_NOISO_R","DG_PERI_FORCE_NOISO_W","DG_WRAP_FORCE_ISO_R","DG_WRAP_FORCE_ISO_W","DG_WRAP_FORCE_NOISO_R","DG_WRAP_FORCE_NOISO_W","DIG_ISO_SPEC","FORCE_OFF_R","FORCE_OFF_W","FORCE_ON_R","FORCE_ON_W","R","W","WIFI_FORCE_ISO_R","WIFI_FORCE_ISO_W","WIFI_FORCE_NOISO_R","WIFI_FORCE_NOISO_W","bits","borrow","borrow_mut","bt_force_iso","bt_force_iso","bt_force_noiso","bt_force_noiso","clr_dg_pad_autohold","cpu_top_force_iso","cpu_top_force_iso","cpu_top_force_noiso","cpu_top_force_noiso","dg_pad_autohold","dg_pad_autohold_en","dg_pad_autohold_en","dg_pad_force_hold","dg_pad_force_hold","dg_pad_force_iso","dg_pad_force_iso","dg_pad_force_noiso","dg_pad_force_noiso","dg_pad_force_unhold","dg_pad_force_unhold","dg_peri_force_iso","dg_peri_force_iso","dg_peri_force_noiso","dg_peri_force_noiso","dg_wrap_force_iso","dg_wrap_force_iso","dg_wrap_force_noiso","dg_wrap_force_noiso","force_off","force_off","force_on","force_on","from","into","try_from","try_into","type_id","wifi_force_iso","wifi_force_iso","wifi_force_noiso","wifi_force_noiso","DIG_PAD_HOLD_R","DIG_PAD_HOLD_SPEC","DIG_PAD_HOLD_W","R","W","bits","borrow","borrow_mut","dig_pad_hold","dig_pad_hold","from","into","try_from","try_into","type_id","BT_FORCE_PD_R","BT_FORCE_PD_W","BT_FORCE_PU_R","BT_FORCE_PU_W","BT_PD_EN_R","BT_PD_EN_W","CPU_TOP_FORCE_PD_R","CPU_TOP_FORCE_PD_W","CPU_TOP_FORCE_PU_R","CPU_TOP_FORCE_PU_W","CPU_TOP_PD_EN_R","CPU_TOP_PD_EN_W","DG_PERI_FORCE_PD_R","DG_PERI_FORCE_PD_W","DG_PERI_FORCE_PU_R","DG_PERI_FORCE_PU_W","DG_PERI_PD_EN_R","DG_PERI_PD_EN_W","DG_WRAP_FORCE_PD_R","DG_WRAP_FORCE_PD_W","DG_WRAP_FORCE_PU_R","DG_WRAP_FORCE_PU_W","DG_WRAP_PD_EN_R","DG_WRAP_PD_EN_W","DIG_PWC_SPEC","FASTMEM_FORCE_LPD_R","FASTMEM_FORCE_LPD_W","FASTMEM_FORCE_LPU_R","FASTMEM_FORCE_LPU_W","LSLP_MEM_FORCE_PD_R","LSLP_MEM_FORCE_PD_W","LSLP_MEM_FORCE_PU_R","LSLP_MEM_FORCE_PU_W","R","VDD_SPI_PWR_DRV_R","VDD_SPI_PWR_DRV_W","VDD_SPI_PWR_FORCE_R","VDD_SPI_PWR_FORCE_W","W","WIFI_FORCE_PD_R","WIFI_FORCE_PD_W","WIFI_FORCE_PU_R","WIFI_FORCE_PU_W","WIFI_PD_EN_R","WIFI_PD_EN_W","bits","borrow","borrow_mut","bt_force_pd","bt_force_pd","bt_force_pu","bt_force_pu","bt_pd_en","bt_pd_en","cpu_top_force_pd","cpu_top_force_pd","cpu_top_force_pu","cpu_top_force_pu","cpu_top_pd_en","cpu_top_pd_en","dg_peri_force_pd","dg_peri_force_pd","dg_peri_force_pu","dg_peri_force_pu","dg_peri_pd_en","dg_peri_pd_en","dg_wrap_force_pd","dg_wrap_force_pd","dg_wrap_force_pu","dg_wrap_force_pu","dg_wrap_pd_en","dg_wrap_pd_en","fastmem_force_lpd","fastmem_force_lpd","fastmem_force_lpu","fastmem_force_lpu","from","into","lslp_mem_force_pd","lslp_mem_force_pd","lslp_mem_force_pu","lslp_mem_force_pu","try_from","try_into","type_id","vdd_spi_pwr_drv","vdd_spi_pwr_drv","vdd_spi_pwr_force","vdd_spi_pwr_force","wifi_force_pd","wifi_force_pd","wifi_force_pu","wifi_force_pu","wifi_pd_en","wifi_pd_en","EXT_WAKEUP_CONF_SPEC","GPIO_WAKEUP_FILTER_R","GPIO_WAKEUP_FILTER_W","R","W","bits","borrow","borrow_mut","from","gpio_wakeup_filter","gpio_wakeup_filter","into","try_from","try_into","type_id","DAC_XTAL_32K_R","DAC_XTAL_32K_W","DBUF_XTAL_32K_R","DBUF_XTAL_32K_W","DGM_XTAL_32K_R","DGM_XTAL_32K_W","DRES_XTAL_32K_R","DRES_XTAL_32K_W","ENCKINIT_XTAL_32K_R","ENCKINIT_XTAL_32K_W","EXT_XTL_CONF_SPEC","R","W","WDT_STATE_R","XPD_XTAL_32K_R","XPD_XTAL_32K_W","XTAL32K_AUTO_BACKUP_R","XTAL32K_AUTO_BACKUP_W","XTAL32K_AUTO_RESTART_R","XTAL32K_AUTO_RESTART_W","XTAL32K_AUTO_RETURN_R","XTAL32K_AUTO_RETURN_W","XTAL32K_EXT_CLK_FO_R","XTAL32K_EXT_CLK_FO_W","XTAL32K_GPIO_SEL_R","XTAL32K_GPIO_SEL_W","XTAL32K_WDT_CLK_FO_R","XTAL32K_WDT_CLK_FO_W","XTAL32K_WDT_EN_R","XTAL32K_WDT_EN_W","XTAL32K_WDT_RESET_R","XTAL32K_WDT_RESET_W","XTAL32K_XPD_FORCE_R","XTAL32K_XPD_FORCE_W","XTL_EXT_CTR_EN_R","XTL_EXT_CTR_EN_W","XTL_EXT_CTR_LV_R","XTL_EXT_CTR_LV_W","bits","borrow","borrow_mut","dac_xtal_32k","dac_xtal_32k","dbuf_xtal_32k","dbuf_xtal_32k","dgm_xtal_32k","dgm_xtal_32k","dres_xtal_32k","dres_xtal_32k","enckinit_xtal_32k","enckinit_xtal_32k","from","into","try_from","try_into","type_id","wdt_state","xpd_xtal_32k","xpd_xtal_32k","xtal32k_auto_backup","xtal32k_auto_backup","xtal32k_auto_restart","xtal32k_auto_restart","xtal32k_auto_return","xtal32k_auto_return","xtal32k_ext_clk_fo","xtal32k_ext_clk_fo","xtal32k_gpio_sel","xtal32k_gpio_sel","xtal32k_wdt_clk_fo","xtal32k_wdt_clk_fo","xtal32k_wdt_en","xtal32k_wdt_en","xtal32k_wdt_reset","xtal32k_wdt_reset","xtal32k_xpd_force","xtal32k_xpd_force","xtl_ext_ctr_en","xtl_ext_ctr_en","xtl_ext_ctr_lv","xtl_ext_ctr_lv","FIB_SEL_R","FIB_SEL_SPEC","FIB_SEL_W","R","W","bits","borrow","borrow_mut","fib_sel","fib_sel","from","into","try_from","try_into","type_id","GPIO_PIN0_INT_TYPE_R","GPIO_PIN0_INT_TYPE_W","GPIO_PIN0_WAKEUP_ENABLE_R","GPIO_PIN0_WAKEUP_ENABLE_W","GPIO_PIN1_INT_TYPE_R","GPIO_PIN1_INT_TYPE_W","GPIO_PIN1_WAKEUP_ENABLE_R","GPIO_PIN1_WAKEUP_ENABLE_W","GPIO_PIN2_INT_TYPE_R","GPIO_PIN2_INT_TYPE_W","GPIO_PIN2_WAKEUP_ENABLE_R","GPIO_PIN2_WAKEUP_ENABLE_W","GPIO_PIN3_INT_TYPE_R","GPIO_PIN3_INT_TYPE_W","GPIO_PIN3_WAKEUP_ENABLE_R","GPIO_PIN3_WAKEUP_ENABLE_W","GPIO_PIN4_INT_TYPE_R","GPIO_PIN4_INT_TYPE_W","GPIO_PIN4_WAKEUP_ENABLE_R","GPIO_PIN4_WAKEUP_ENABLE_W","GPIO_PIN5_INT_TYPE_R","GPIO_PIN5_INT_TYPE_W","GPIO_PIN5_WAKEUP_ENABLE_R","GPIO_PIN5_WAKEUP_ENABLE_W","GPIO_PIN_CLK_GATE_R","GPIO_PIN_CLK_GATE_W","GPIO_WAKEUP_SPEC","GPIO_WAKEUP_STATUS_CLR_R","GPIO_WAKEUP_STATUS_CLR_W","GPIO_WAKEUP_STATUS_R","R","W","bits","borrow","borrow_mut","from","gpio_pin0_int_type","gpio_pin0_int_type","gpio_pin0_wakeup_enable","gpio_pin0_wakeup_enable","gpio_pin1_int_type","gpio_pin1_int_type","gpio_pin1_wakeup_enable","gpio_pin1_wakeup_enable","gpio_pin2_int_type","gpio_pin2_int_type","gpio_pin2_wakeup_enable","gpio_pin2_wakeup_enable","gpio_pin3_int_type","gpio_pin3_int_type","gpio_pin3_wakeup_enable","gpio_pin3_wakeup_enable","gpio_pin4_int_type","gpio_pin4_int_type","gpio_pin4_wakeup_enable","gpio_pin4_wakeup_enable","gpio_pin5_int_type","gpio_pin5_int_type","gpio_pin5_wakeup_enable","gpio_pin5_wakeup_enable","gpio_pin_clk_gate","gpio_pin_clk_gate","gpio_wakeup_status","gpio_wakeup_status_clr","gpio_wakeup_status_clr","into","try_from","try_into","type_id","BBPLL_CAL_INT_CLR_W","BROWN_OUT_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_RTC_SPEC","MAIN_TIMER_INT_CLR_W","SLP_REJECT_INT_CLR_W","SLP_WAKEUP_INT_CLR_W","SWD_INT_CLR_W","W","WDT_INT_CLR_W","XTAL32K_DEAD_INT_CLR_W","bbpll_cal_int_clr","bits","borrow","borrow_mut","brown_out_int_clr","from","glitch_det_int_clr","into","main_timer_int_clr","slp_reject_int_clr","slp_wakeup_int_clr","swd_int_clr","try_from","try_into","type_id","wdt_int_clr","xtal32k_dead_int_clr","BBPLL_CAL_INT_ENA_R","BBPLL_CAL_INT_ENA_W","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_RTC_SPEC","MAIN_TIMER_INT_ENA_R","MAIN_TIMER_INT_ENA_W","R","SLP_REJECT_INT_ENA_R","SLP_REJECT_INT_ENA_W","SLP_WAKEUP_INT_ENA_R","SLP_WAKEUP_INT_ENA_W","SWD_INT_ENA_R","SWD_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","XTAL32K_DEAD_INT_ENA_R","XTAL32K_DEAD_INT_ENA_W","bbpll_cal_int_ena","bbpll_cal_int_ena","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","main_timer_int_ena","main_timer_int_ena","slp_reject_int_ena","slp_reject_int_ena","slp_wakeup_int_ena","slp_wakeup_int_ena","swd_int_ena","swd_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","xtal32k_dead_int_ena","xtal32k_dead_int_ena","BBPLL_CAL_INT_ENA_W1TC_W","BROWN_OUT_INT_ENA_W1TC_W","GLITCH_DET_INT_ENA_W1TC_W","INT_ENA_RTC_W1TC_SPEC","MAIN_TIMER_INT_ENA_W1TC_W","SLP_REJECT_INT_ENA_W1TC_W","SLP_WAKEUP_INT_ENA_W1TC_W","SWD_INT_ENA_W1TC_W","W","WDT_INT_ENA_W1TC_W","XTAL32K_DEAD_INT_ENA_W1TC_W","bbpll_cal_int_ena_w1tc","bits","borrow","borrow_mut","brown_out_int_ena_w1tc","from","glitch_det_int_ena_w1tc","into","main_timer_int_ena_w1tc","slp_reject_int_ena_w1tc","slp_wakeup_int_ena_w1tc","swd_int_ena_w1tc","try_from","try_into","type_id","wdt_int_ena_w1tc","xtal32k_dead_int_ena_w1tc","BBPLL_CAL_INT_ENA_W1TS_W","BROWN_OUT_INT_ENA_W1TS_W","GLITCH_DET_INT_ENA_W1TS_W","INT_ENA_RTC_W1TS_SPEC","MAIN_TIMER_INT_ENA_W1TS_W","SLP_REJECT_INT_ENA_W1TS_W","SLP_WAKEUP_INT_ENA_W1TS_W","SWD_INT_ENA_W1TS_W","W","WDT_INT_ENA_W1TS_W","XTAL32K_DEAD_INT_ENA_W1TS_W","bbpll_cal_int_ena_w1ts","bits","borrow","borrow_mut","brown_out_int_ena_w1ts","from","glitch_det_int_ena_w1ts","into","main_timer_int_ena_w1ts","slp_reject_int_ena_w1ts","slp_wakeup_int_ena_w1ts","swd_int_ena_w1ts","try_from","try_into","type_id","wdt_int_ena_w1ts","xtal32k_dead_int_ena_w1ts","BBPLL_CAL_INT_RAW_R","BROWN_OUT_INT_RAW_R","GLITCH_DET_INT_RAW_R","INT_RAW_RTC_SPEC","MAIN_TIMER_INT_RAW_R","R","SLP_REJECT_INT_RAW_R","SLP_WAKEUP_INT_RAW_R","SWD_INT_RAW_R","WDT_INT_RAW_R","XTAL32K_DEAD_INT_RAW_R","bbpll_cal_int_raw","borrow","borrow_mut","brown_out_int_raw","from","glitch_det_int_raw","into","main_timer_int_raw","slp_reject_int_raw","slp_wakeup_int_raw","swd_int_raw","try_from","try_into","type_id","wdt_int_raw","xtal32k_dead_int_raw","BBPLL_CAL_INT_ST_R","BROWN_OUT_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_RTC_SPEC","MAIN_TIMER_INT_ST_R","R","SLP_REJECT_INT_ST_R","SLP_WAKEUP_INT_ST_R","SWD_INT_ST_R","WDT_INT_ST_R","XTAL32K_DEAD_INT_ST_R","bbpll_cal_int_st","borrow","borrow_mut","brown_out_int_st","from","glitch_det_int_st","into","main_timer_int_st","slp_reject_int_st","slp_wakeup_int_st","swd_int_st","try_from","try_into","type_id","wdt_int_st","xtal32k_dead_int_st","COCPU_STATE_DONE_R","COCPU_STATE_SLP_R","COCPU_STATE_START_R","COCPU_STATE_SWITCH_R","DIG_ISO_R","IN_LOW_POWER_STATE_R","IN_WAKEUP_STATE_R","LOW_POWER_ST_SPEC","MAIN_STATE_IN_IDLE_R","MAIN_STATE_IN_SLP_R","MAIN_STATE_IN_WAIT_8M_R","MAIN_STATE_IN_WAIT_PLL_R","MAIN_STATE_IN_WAIT_XTL_R","MAIN_STATE_PLL_ON_R","MAIN_STATE_R","MAIN_STATE_WAIT_END_R","MAIN_STATE_XTAL_ISO_R","PERI_ISO_R","R","RDY_FOR_WAKEUP_R","TOUCH_STATE_DONE_R","TOUCH_STATE_SLP_R","TOUCH_STATE_START_R","TOUCH_STATE_SWITCH_R","WIFI_ISO_R","XPD_DIG_DCDC_R","XPD_DIG_R","XPD_ROM0_R","XPD_RTC_PERI_R","XPD_WIFI_R","borrow","borrow_mut","cocpu_state_done","cocpu_state_slp","cocpu_state_start","cocpu_state_switch","dig_iso","from","in_low_power_state","in_wakeup_state","into","main_state","main_state_in_idle","main_state_in_slp","main_state_in_wait_8m","main_state_in_wait_pll","main_state_in_wait_xtl","main_state_pll_on","main_state_wait_end","main_state_xtal_iso","peri_iso","rdy_for_wakeup","touch_state_done","touch_state_slp","touch_state_start","touch_state_switch","try_from","try_into","type_id","wifi_iso","xpd_dig","xpd_dig_dcdc","xpd_rom0","xpd_rtc_peri","xpd_wifi","FORCE_DOWNLOAD_BOOT_R","FORCE_DOWNLOAD_BOOT_W","OPTION1_SPEC","R","W","bits","borrow","borrow_mut","force_download_boot","force_download_boot","from","into","try_from","try_into","type_id","ANALOG_FORCE_ISO_R","ANALOG_FORCE_ISO_W","ANALOG_FORCE_NOISO_R","ANALOG_FORCE_NOISO_W","BBPLL_FORCE_PD_R","BBPLL_FORCE_PD_W","BBPLL_FORCE_PU_R","BBPLL_FORCE_PU_W","BBPLL_I2C_FORCE_PD_R","BBPLL_I2C_FORCE_PD_W","BBPLL_I2C_FORCE_PU_R","BBPLL_I2C_FORCE_PU_W","BB_I2C_FORCE_PD_R","BB_I2C_FORCE_PD_W","BB_I2C_FORCE_PU_R","BB_I2C_FORCE_PU_W","DG_WRAP_FORCE_NORST_R","DG_WRAP_FORCE_NORST_W","DG_WRAP_FORCE_RST_R","DG_WRAP_FORCE_RST_W","OPTIONS0_SPEC","PLL_FORCE_ISO_R","PLL_FORCE_ISO_W","PLL_FORCE_NOISO_R","PLL_FORCE_NOISO_W","R","SW_APPCPU_RST_W","SW_PROCPU_RST_W","SW_STALL_APPCPU_C0_R","SW_STALL_APPCPU_C0_W","SW_STALL_PROCPU_C0_R","SW_STALL_PROCPU_C0_W","SW_SYS_RST_W","W","XTL_EN_WAIT_R","XTL_EN_WAIT_W","XTL_EXT_CTR_SEL_R","XTL_EXT_CTR_SEL_W","XTL_FORCE_ISO_R","XTL_FORCE_ISO_W","XTL_FORCE_NOISO_R","XTL_FORCE_NOISO_W","XTL_FORCE_PD_R","XTL_FORCE_PD_W","XTL_FORCE_PU_R","XTL_FORCE_PU_W","analog_force_iso","analog_force_iso","analog_force_noiso","analog_force_noiso","bb_i2c_force_pd","bb_i2c_force_pd","bb_i2c_force_pu","bb_i2c_force_pu","bbpll_force_pd","bbpll_force_pd","bbpll_force_pu","bbpll_force_pu","bbpll_i2c_force_pd","bbpll_i2c_force_pd","bbpll_i2c_force_pu","bbpll_i2c_force_pu","bits","borrow","borrow_mut","dg_wrap_force_norst","dg_wrap_force_norst","dg_wrap_force_rst","dg_wrap_force_rst","from","into","pll_force_iso","pll_force_iso","pll_force_noiso","pll_force_noiso","sw_appcpu_rst","sw_procpu_rst","sw_stall_appcpu_c0","sw_stall_appcpu_c0","sw_stall_procpu_c0","sw_stall_procpu_c0","sw_sys_rst","try_from","try_into","type_id","xtl_en_wait","xtl_en_wait","xtl_ext_ctr_sel","xtl_ext_ctr_sel","xtl_force_iso","xtl_force_iso","xtl_force_noiso","xtl_force_noiso","xtl_force_pd","xtl_force_pd","xtl_force_pu","xtl_force_pu","GPIO_PIN0_HOLD_R","GPIO_PIN0_HOLD_W","GPIO_PIN1_HOLD_R","GPIO_PIN1_HOLD_W","GPIO_PIN2_HOLD_R","GPIO_PIN2_HOLD_W","GPIO_PIN3_HOLD_R","GPIO_PIN3_HOLD_W","GPIO_PIN4_HOLD_R","GPIO_PIN4_HOLD_W","GPIO_PIN5_HOLD_R","GPIO_PIN5_HOLD_W","PAD_HOLD_SPEC","R","W","bits","borrow","borrow_mut","from","gpio_pin0_hold","gpio_pin0_hold","gpio_pin1_hold","gpio_pin1_hold","gpio_pin2_hold","gpio_pin2_hold","gpio_pin3_hold","gpio_pin3_hold","gpio_pin4_hold","gpio_pin4_hold","gpio_pin5_hold","gpio_pin5_hold","into","try_from","try_into","type_id","PG_CTRL_SPEC","POWER_GLITCH_DSENSE_R","POWER_GLITCH_DSENSE_W","POWER_GLITCH_EFUSE_SEL_R","POWER_GLITCH_EFUSE_SEL_W","POWER_GLITCH_EN_R","POWER_GLITCH_EN_W","POWER_GLITCH_FORCE_PD_R","POWER_GLITCH_FORCE_PD_W","POWER_GLITCH_FORCE_PU_R","POWER_GLITCH_FORCE_PU_W","R","W","bits","borrow","borrow_mut","from","into","power_glitch_dsense","power_glitch_dsense","power_glitch_efuse_sel","power_glitch_efuse_sel","power_glitch_en","power_glitch_en","power_glitch_force_pd","power_glitch_force_pd","power_glitch_force_pu","power_glitch_force_pu","try_from","try_into","type_id","PAD_FORCE_HOLD_R","PAD_FORCE_HOLD_W","PWC_SPEC","R","W","bits","borrow","borrow_mut","from","into","pad_force_hold","pad_force_hold","try_from","try_into","type_id","ALL_RESET_FLAG_APPCPU_R","ALL_RESET_FLAG_CLR_APPCPU_W","ALL_RESET_FLAG_CLR_PROCPU_W","ALL_RESET_FLAG_PROCPU_R","DRESET_MASK_APPCPU_R","DRESET_MASK_APPCPU_W","DRESET_MASK_PROCPU_R","DRESET_MASK_PROCPU_W","JTAG_RESET_FLAG_APPCPU_R","JTAG_RESET_FLAG_CLR_APPCPU_W","JTAG_RESET_FLAG_CLR_PROCPU_W","JTAG_RESET_FLAG_PROCPU_R","OCD_HALT_ON_RESET_APPCPU_R","OCD_HALT_ON_RESET_APPCPU_W","OCD_HALT_ON_RESET_PROCPU_R","OCD_HALT_ON_RESET_PROCPU_W","R","RESET_CAUSE_APPCPU_R","RESET_CAUSE_PROCPU_R","RESET_STATE_SPEC","STAT_VECTOR_SEL_APPCPU_R","STAT_VECTOR_SEL_APPCPU_W","STAT_VECTOR_SEL_PROCPU_R","STAT_VECTOR_SEL_PROCPU_W","W","all_reset_flag_appcpu","all_reset_flag_clr_appcpu","all_reset_flag_clr_procpu","all_reset_flag_procpu","bits","borrow","borrow_mut","dreset_mask_appcpu","dreset_mask_appcpu","dreset_mask_procpu","dreset_mask_procpu","from","into","jtag_reset_flag_appcpu","jtag_reset_flag_clr_appcpu","jtag_reset_flag_clr_procpu","jtag_reset_flag_procpu","ocd_halt_on_reset_appcpu","ocd_halt_on_reset_appcpu","ocd_halt_on_reset_procpu","ocd_halt_on_reset_procpu","reset_cause_appcpu","reset_cause_procpu","stat_vector_sel_appcpu","stat_vector_sel_appcpu","stat_vector_sel_procpu","stat_vector_sel_procpu","try_from","try_into","type_id","R","RETENTION_CLKOFF_WAIT_R","RETENTION_CLKOFF_WAIT_W","RETENTION_CLK_SEL_R","RETENTION_CLK_SEL_W","RETENTION_CTRL_SPEC","RETENTION_DONE_WAIT_R","RETENTION_DONE_WAIT_W","RETENTION_EN_R","RETENTION_EN_W","RETENTION_WAIT_R","RETENTION_WAIT_W","W","bits","borrow","borrow_mut","from","into","retention_clk_sel","retention_clk_sel","retention_clkoff_wait","retention_clkoff_wait","retention_done_wait","retention_done_wait","retention_en","retention_en","retention_wait","retention_wait","try_from","try_into","type_id","DBOOST_FORCE_PD_R","DBOOST_FORCE_PD_W","DBOOST_FORCE_PU_R","DBOOST_FORCE_PU_W","DIG_REG_CAL_EN_R","DIG_REG_CAL_EN_W","R","REGULATOR_FORCE_PD_R","REGULATOR_FORCE_PD_W","REGULATOR_FORCE_PU_R","REGULATOR_FORCE_PU_W","RTC_CNTL_SPEC","SCK_DCAP_R","SCK_DCAP_W","W","bits","borrow","borrow_mut","dboost_force_pd","dboost_force_pd","dboost_force_pu","dboost_force_pu","dig_reg_cal_en","dig_reg_cal_en","from","into","regulator_force_pd","regulator_force_pd","regulator_force_pu","regulator_force_pu","sck_dcap","sck_dcap","try_from","try_into","type_id","DREFH_SDIO_R","DREFH_SDIO_W","DREFL_SDIO_R","DREFL_SDIO_W","DREFM_SDIO_R","DREFM_SDIO_W","R","SDIO_CONF_SPEC","SDIO_DCAP_R","SDIO_DCAP_W","SDIO_DCURLIM_R","SDIO_DCURLIM_W","SDIO_DTHDRV_R","SDIO_DTHDRV_W","SDIO_ENCURLIM_R","SDIO_ENCURLIM_W","SDIO_EN_INITI_R","SDIO_EN_INITI_W","SDIO_FORCE_R","SDIO_FORCE_W","SDIO_INITI_R","SDIO_INITI_W","SDIO_MODECURLIM_R","SDIO_MODECURLIM_W","SDIO_REG_PD_EN_R","SDIO_REG_PD_EN_W","SDIO_TIEH_R","SDIO_TIEH_W","SDIO_TIMER_TARGET_R","SDIO_TIMER_TARGET_W","W","XPD_SDIO_R","XPD_SDIO_W","_1P8_READY_R","_1p8_ready","bits","borrow","borrow_mut","drefh_sdio","drefh_sdio","drefl_sdio","drefl_sdio","drefm_sdio","drefm_sdio","from","into","sdio_dcap","sdio_dcap","sdio_dcurlim","sdio_dcurlim","sdio_dthdrv","sdio_dthdrv","sdio_en_initi","sdio_en_initi","sdio_encurlim","sdio_encurlim","sdio_force","sdio_force","sdio_initi","sdio_initi","sdio_modecurlim","sdio_modecurlim","sdio_reg_pd_en","sdio_reg_pd_en","sdio_tieh","sdio_tieh","sdio_timer_target","sdio_timer_target","try_from","try_into","type_id","xpd_sdio","xpd_sdio","FORCE_XPD_SAR_R","FORCE_XPD_SAR_W","R","SAR2_PWDET_CCT_R","SAR2_PWDET_CCT_W","SENSOR_CTRL_SPEC","W","bits","borrow","borrow_mut","force_xpd_sar","force_xpd_sar","from","into","sar2_pwdet_cct","sar2_pwdet_cct","try_from","try_into","type_id","ANA_CLK_DIV_R","ANA_CLK_DIV_VLD_R","ANA_CLK_DIV_VLD_W","ANA_CLK_DIV_W","R","SLOW_CLK_CONF_SPEC","SLOW_CLK_NEXT_EDGE_R","SLOW_CLK_NEXT_EDGE_W","W","ana_clk_div","ana_clk_div","ana_clk_div_vld","ana_clk_div_vld","bits","borrow","borrow_mut","from","into","slow_clk_next_edge","slow_clk_next_edge","try_from","try_into","type_id","R","REJECT_CAUSE_R","SLP_REJECT_CAUSE_SPEC","borrow","borrow_mut","from","into","reject_cause","try_from","try_into","type_id","DEEP_SLP_REJECT_EN_R","DEEP_SLP_REJECT_EN_W","LIGHT_SLP_REJECT_EN_R","LIGHT_SLP_REJECT_EN_W","R","SLEEP_REJECT_ENA_R","SLEEP_REJECT_ENA_W","SLP_REJECT_CONF_SPEC","W","bits","borrow","borrow_mut","deep_slp_reject_en","deep_slp_reject_en","from","into","light_slp_reject_en","light_slp_reject_en","sleep_reject_ena","sleep_reject_ena","try_from","try_into","type_id","R","SLP_TIMER0_SPEC","SLP_VAL_LO_R","SLP_VAL_LO_W","W","bits","borrow","borrow_mut","from","into","slp_val_lo","slp_val_lo","try_from","try_into","type_id","MAIN_TIMER_ALARM_EN_W","R","SLP_TIMER1_SPEC","SLP_VAL_HI_R","SLP_VAL_HI_W","W","bits","borrow","borrow_mut","from","into","main_timer_alarm_en","slp_val_hi","slp_val_hi","try_from","try_into","type_id","R","SLP_WAKEUP_CAUSE_SPEC","WAKEUP_CAUSE_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_cause","APB2RTC_BRIDGE_SEL_R","APB2RTC_BRIDGE_SEL_W","R","SDIO_ACTIVE_IND_R","SLEEP_EN_R","SLEEP_EN_W","SLP_REJECT_CAUSE_CLR_W","SLP_REJECT_R","SLP_REJECT_W","SLP_WAKEUP_R","SLP_WAKEUP_W","STATE0_SPEC","SW_CPU_INT_W","W","apb2rtc_bridge_sel","apb2rtc_bridge_sel","bits","borrow","borrow_mut","from","into","sdio_active_ind","sleep_en","sleep_en","slp_reject","slp_reject","slp_reject_cause_clr","slp_wakeup","slp_wakeup","sw_cpu_int","try_from","try_into","type_id","R","SCRATCH0_R","SCRATCH0_W","STORE0_SPEC","W","bits","borrow","borrow_mut","from","into","scratch0","scratch0","try_from","try_into","type_id","R","SCRATCH1_R","SCRATCH1_W","STORE1_SPEC","W","bits","borrow","borrow_mut","from","into","scratch1","scratch1","try_from","try_into","type_id","R","SCRATCH2_R","SCRATCH2_W","STORE2_SPEC","W","bits","borrow","borrow_mut","from","into","scratch2","scratch2","try_from","try_into","type_id","R","SCRATCH3_R","SCRATCH3_W","STORE3_SPEC","W","bits","borrow","borrow_mut","from","into","scratch3","scratch3","try_from","try_into","type_id","R","SCRATCH4_R","SCRATCH4_W","STORE4_SPEC","W","bits","borrow","borrow_mut","from","into","scratch4","scratch4","try_from","try_into","type_id","R","SCRATCH5_R","SCRATCH5_W","STORE5_SPEC","W","bits","borrow","borrow_mut","from","into","scratch5","scratch5","try_from","try_into","type_id","R","SCRATCH6_R","SCRATCH6_W","STORE6_SPEC","W","bits","borrow","borrow_mut","from","into","scratch6","scratch6","try_from","try_into","type_id","R","SCRATCH7_R","SCRATCH7_W","STORE7_SPEC","W","bits","borrow","borrow_mut","from","into","scratch7","scratch7","try_from","try_into","type_id","R","SW_CPU_STALL_SPEC","SW_STALL_APPCPU_C1_R","SW_STALL_APPCPU_C1_W","SW_STALL_PROCPU_C1_R","SW_STALL_PROCPU_C1_W","W","bits","borrow","borrow_mut","from","into","sw_stall_appcpu_c1","sw_stall_appcpu_c1","sw_stall_procpu_c1","sw_stall_procpu_c1","try_from","try_into","type_id","R","SWD_AUTO_FEED_EN_R","SWD_AUTO_FEED_EN_W","SWD_BYPASS_RST_R","SWD_BYPASS_RST_W","SWD_CONF_SPEC","SWD_DISABLE_R","SWD_DISABLE_W","SWD_FEED_INT_R","SWD_FEED_W","SWD_RESET_FLAG_R","SWD_RST_FLAG_CLR_W","SWD_SIGNAL_WIDTH_R","SWD_SIGNAL_WIDTH_W","W","bits","borrow","borrow_mut","from","into","swd_auto_feed_en","swd_auto_feed_en","swd_bypass_rst","swd_bypass_rst","swd_disable","swd_disable","swd_feed","swd_feed_int","swd_reset_flag","swd_rst_flag_clr","swd_signal_width","swd_signal_width","try_from","try_into","type_id","R","SWD_WKEY_R","SWD_WKEY_W","SWD_WPROTECT_SPEC","W","bits","borrow","borrow_mut","from","into","swd_wkey","swd_wkey","try_from","try_into","type_id","R","TIMER_VALUE0_HIGH_R","TIME_HIGH0_SPEC","borrow","borrow_mut","from","into","timer_value0_high","try_from","try_into","type_id","R","TIMER_VALUE1_HIGH_R","TIME_HIGH1_SPEC","borrow","borrow_mut","from","into","timer_value1_high","try_from","try_into","type_id","R","TIMER_VALUE0_LOW_R","TIME_LOW0_SPEC","borrow","borrow_mut","from","into","timer_value0_low","try_from","try_into","type_id","R","TIMER_VALUE1_LOW_R","TIME_LOW1_SPEC","borrow","borrow_mut","from","into","timer_value1_low","try_from","try_into","type_id","R","TIMER_SYS_RST_R","TIMER_SYS_RST_W","TIMER_SYS_STALL_R","TIMER_SYS_STALL_W","TIMER_XTL_OFF_R","TIMER_XTL_OFF_W","TIME_UPDATE_SPEC","TIME_UPDATE_W","W","bits","borrow","borrow_mut","from","into","time_update","timer_sys_rst","timer_sys_rst","timer_sys_stall","timer_sys_stall","timer_xtl_off","timer_xtl_off","try_from","try_into","type_id","CK8M_WAIT_R","CK8M_WAIT_W","CPU_STALL_EN_R","CPU_STALL_EN_W","CPU_STALL_WAIT_R","CPU_STALL_WAIT_W","PLL_BUF_WAIT_R","PLL_BUF_WAIT_W","R","TIMER1_SPEC","W","XTL_BUF_WAIT_R","XTL_BUF_WAIT_W","bits","borrow","borrow_mut","ck8m_wait","ck8m_wait","cpu_stall_en","cpu_stall_en","cpu_stall_wait","cpu_stall_wait","from","into","pll_buf_wait","pll_buf_wait","try_from","try_into","type_id","xtl_buf_wait","xtl_buf_wait","MIN_TIME_CK8M_OFF_R","MIN_TIME_CK8M_OFF_W","R","TIMER2_SPEC","W","bits","borrow","borrow_mut","from","into","min_time_ck8m_off","min_time_ck8m_off","try_from","try_into","type_id","BT_POWERUP_TIMER_R","BT_POWERUP_TIMER_W","BT_WAIT_TIMER_R","BT_WAIT_TIMER_W","R","TIMER3_SPEC","W","WIFI_POWERUP_TIMER_R","WIFI_POWERUP_TIMER_W","WIFI_WAIT_TIMER_R","WIFI_WAIT_TIMER_W","bits","borrow","borrow_mut","bt_powerup_timer","bt_powerup_timer","bt_wait_timer","bt_wait_timer","from","into","try_from","try_into","type_id","wifi_powerup_timer","wifi_powerup_timer","wifi_wait_timer","wifi_wait_timer","CPU_TOP_POWERUP_TIMER_R","CPU_TOP_POWERUP_TIMER_W","CPU_TOP_WAIT_TIMER_R","CPU_TOP_WAIT_TIMER_W","DG_WRAP_POWERUP_TIMER_R","DG_WRAP_POWERUP_TIMER_W","DG_WRAP_WAIT_TIMER_R","DG_WRAP_WAIT_TIMER_W","R","TIMER4_SPEC","W","bits","borrow","borrow_mut","cpu_top_powerup_timer","cpu_top_powerup_timer","cpu_top_wait_timer","cpu_top_wait_timer","dg_wrap_powerup_timer","dg_wrap_powerup_timer","dg_wrap_wait_timer","dg_wrap_wait_timer","from","into","try_from","try_into","type_id","MIN_SLP_VAL_R","MIN_SLP_VAL_W","R","TIMER5_SPEC","W","bits","borrow","borrow_mut","from","into","min_slp_val","min_slp_val","try_from","try_into","type_id","DG_PERI_POWERUP_TIMER_R","DG_PERI_POWERUP_TIMER_W","DG_PERI_WAIT_TIMER_R","DG_PERI_WAIT_TIMER_W","R","TIMER6_SPEC","W","bits","borrow","borrow_mut","dg_peri_powerup_timer","dg_peri_powerup_timer","dg_peri_wait_timer","dg_peri_wait_timer","from","into","try_from","try_into","type_id","R","ULP_CP_TIMER_1_SPEC","ULP_CP_TIMER_SLP_CYCLE_R","ULP_CP_TIMER_SLP_CYCLE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_timer_slp_cycle","ulp_cp_timer_slp_cycle","IO_MUX_RESET_DISABLE_R","IO_MUX_RESET_DISABLE_W","R","USB_CONF_SPEC","W","bits","borrow","borrow_mut","from","into","io_mux_reset_disable","io_mux_reset_disable","try_from","try_into","type_id","R","W","WAKEUP_ENA_R","WAKEUP_ENA_W","WAKEUP_STATE_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_ena","wakeup_ena","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CHIP_RESET_EN_R","WDT_CHIP_RESET_EN_W","WDT_CHIP_RESET_WIDTH_R","WDT_CHIP_RESET_WIDTH_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PAUSE_IN_SLP_R","WDT_PAUSE_IN_SLP_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_chip_reset_en","wdt_chip_reset_en","wdt_chip_reset_width","wdt_chip_reset_width","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_pause_in_slp","wdt_pause_in_slp","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG2_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG3_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG4_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","R","W","XTAL32K_CLK_FACTOR_R","XTAL32K_CLK_FACTOR_SPEC","XTAL32K_CLK_FACTOR_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtal32k_clk_factor","xtal32k_clk_factor","R","W","XTAL32K_CONF_SPEC","XTAL32K_RESTART_WAIT_R","XTAL32K_RESTART_WAIT_W","XTAL32K_RETURN_WAIT_R","XTAL32K_RETURN_WAIT_W","XTAL32K_STABLE_THRES_R","XTAL32K_STABLE_THRES_W","XTAL32K_WDT_TIMEOUT_R","XTAL32K_WDT_TIMEOUT_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtal32k_restart_wait","xtal32k_restart_wait","xtal32k_return_wait","xtal32k_return_wait","xtal32k_stable_thres","xtal32k_stable_thres","xtal32k_wdt_timeout","xtal32k_wdt_timeout","APB_PERIPHERAL_ACCESS_0","APB_PERIPHERAL_ACCESS_1","BACKUP_BUS_PMS_CONSTRAIN_0","BACKUP_BUS_PMS_CONSTRAIN_1","BACKUP_BUS_PMS_CONSTRAIN_2","BACKUP_BUS_PMS_CONSTRAIN_3","BACKUP_BUS_PMS_CONSTRAIN_4","BACKUP_BUS_PMS_MONITOR_0","BACKUP_BUS_PMS_MONITOR_1","BACKUP_BUS_PMS_MONITOR_2","BACKUP_BUS_PMS_MONITOR_3","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","CORE_0_DRAM0_PMS_MONITOR_0","CORE_0_DRAM0_PMS_MONITOR_1","CORE_0_DRAM0_PMS_MONITOR_2","CORE_0_DRAM0_PMS_MONITOR_3","CORE_0_IRAM0_PMS_MONITOR_0","CORE_0_IRAM0_PMS_MONITOR_1","CORE_0_IRAM0_PMS_MONITOR_2","CORE_0_PIF_PMS_CONSTRAIN_0","CORE_0_PIF_PMS_CONSTRAIN_1","CORE_0_PIF_PMS_CONSTRAIN_10","CORE_0_PIF_PMS_CONSTRAIN_2","CORE_0_PIF_PMS_CONSTRAIN_3","CORE_0_PIF_PMS_CONSTRAIN_4","CORE_0_PIF_PMS_CONSTRAIN_5","CORE_0_PIF_PMS_CONSTRAIN_6","CORE_0_PIF_PMS_CONSTRAIN_7","CORE_0_PIF_PMS_CONSTRAIN_8","CORE_0_PIF_PMS_CONSTRAIN_9","CORE_0_PIF_PMS_MONITOR_0","CORE_0_PIF_PMS_MONITOR_1","CORE_0_PIF_PMS_MONITOR_2","CORE_0_PIF_PMS_MONITOR_3","CORE_0_PIF_PMS_MONITOR_4","CORE_0_PIF_PMS_MONITOR_5","CORE_0_PIF_PMS_MONITOR_6","CORE_X_DRAM0_PMS_CONSTRAIN_0","CORE_X_DRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5","CORE_X_IRAM0_PMS_CONSTRAIN_0","CORE_X_IRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_PMS_CONSTRAIN_2","DATE","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1","DMA_APBPERI_AES_PMS_CONSTRAIN_0","DMA_APBPERI_AES_PMS_CONSTRAIN_1","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1","DMA_APBPERI_I2S0_PMS_CONSTRAIN_0","DMA_APBPERI_I2S0_PMS_CONSTRAIN_1","DMA_APBPERI_LC_PMS_CONSTRAIN_0","DMA_APBPERI_LC_PMS_CONSTRAIN_1","DMA_APBPERI_MAC_PMS_CONSTRAIN_0","DMA_APBPERI_MAC_PMS_CONSTRAIN_1","DMA_APBPERI_PMS_MONITOR_0","DMA_APBPERI_PMS_MONITOR_1","DMA_APBPERI_PMS_MONITOR_2","DMA_APBPERI_PMS_MONITOR_3","DMA_APBPERI_SHA_PMS_CONSTRAIN_0","DMA_APBPERI_SHA_PMS_CONSTRAIN_1","DMA_APBPERI_SPI2_PMS_CONSTRAIN_0","DMA_APBPERI_SPI2_PMS_CONSTRAIN_1","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1","INTERNAL_SRAM_USAGE_0","INTERNAL_SRAM_USAGE_1","INTERNAL_SRAM_USAGE_3","INTERNAL_SRAM_USAGE_4","PRIVILEGE_MODE_SEL","PRIVILEGE_MODE_SEL_LOCK","REGION_PMS_CONSTRAIN_0","REGION_PMS_CONSTRAIN_1","REGION_PMS_CONSTRAIN_10","REGION_PMS_CONSTRAIN_2","REGION_PMS_CONSTRAIN_3","REGION_PMS_CONSTRAIN_4","REGION_PMS_CONSTRAIN_5","REGION_PMS_CONSTRAIN_6","REGION_PMS_CONSTRAIN_7","REGION_PMS_CONSTRAIN_8","REGION_PMS_CONSTRAIN_9","ROM_TABLE","ROM_TABLE_LOCK","RegisterBlock","apb_peripheral_access_0","apb_peripheral_access_0","apb_peripheral_access_1","apb_peripheral_access_1","backup_bus_pms_constrain_0","backup_bus_pms_constrain_0","backup_bus_pms_constrain_1","backup_bus_pms_constrain_1","backup_bus_pms_constrain_2","backup_bus_pms_constrain_2","backup_bus_pms_constrain_3","backup_bus_pms_constrain_3","backup_bus_pms_constrain_4","backup_bus_pms_constrain_4","backup_bus_pms_monitor_0","backup_bus_pms_monitor_0","backup_bus_pms_monitor_1","backup_bus_pms_monitor_1","backup_bus_pms_monitor_2","backup_bus_pms_monitor_2","backup_bus_pms_monitor_3","backup_bus_pms_monitor_3","borrow","borrow_mut","cache_mmu_access_0","cache_mmu_access_0","cache_mmu_access_1","cache_mmu_access_1","cache_tag_access_0","cache_tag_access_0","cache_tag_access_1","cache_tag_access_1","clock_gate","clock_gate","core_0_dram0_pms_monitor_0","core_0_dram0_pms_monitor_0","core_0_dram0_pms_monitor_1","core_0_dram0_pms_monitor_1","core_0_dram0_pms_monitor_2","core_0_dram0_pms_monitor_2","core_0_dram0_pms_monitor_3","core_0_dram0_pms_monitor_3","core_0_iram0_pms_monitor_0","core_0_iram0_pms_monitor_0","core_0_iram0_pms_monitor_1","core_0_iram0_pms_monitor_1","core_0_iram0_pms_monitor_2","core_0_iram0_pms_monitor_2","core_0_pif_pms_constrain_0","core_0_pif_pms_constrain_0","core_0_pif_pms_constrain_1","core_0_pif_pms_constrain_1","core_0_pif_pms_constrain_10","core_0_pif_pms_constrain_10","core_0_pif_pms_constrain_2","core_0_pif_pms_constrain_2","core_0_pif_pms_constrain_3","core_0_pif_pms_constrain_3","core_0_pif_pms_constrain_4","core_0_pif_pms_constrain_4","core_0_pif_pms_constrain_5","core_0_pif_pms_constrain_5","core_0_pif_pms_constrain_6","core_0_pif_pms_constrain_6","core_0_pif_pms_constrain_7","core_0_pif_pms_constrain_7","core_0_pif_pms_constrain_8","core_0_pif_pms_constrain_8","core_0_pif_pms_constrain_9","core_0_pif_pms_constrain_9","core_0_pif_pms_monitor_0","core_0_pif_pms_monitor_0","core_0_pif_pms_monitor_1","core_0_pif_pms_monitor_1","core_0_pif_pms_monitor_2","core_0_pif_pms_monitor_2","core_0_pif_pms_monitor_3","core_0_pif_pms_monitor_3","core_0_pif_pms_monitor_4","core_0_pif_pms_monitor_4","core_0_pif_pms_monitor_5","core_0_pif_pms_monitor_5","core_0_pif_pms_monitor_6","core_0_pif_pms_monitor_6","core_x_dram0_pms_constrain_0","core_x_dram0_pms_constrain_0","core_x_dram0_pms_constrain_1","core_x_dram0_pms_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_0","core_x_iram0_dram0_dma_split_line_constrain_0","core_x_iram0_dram0_dma_split_line_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_2","core_x_iram0_dram0_dma_split_line_constrain_2","core_x_iram0_dram0_dma_split_line_constrain_3","core_x_iram0_dram0_dma_split_line_constrain_3","core_x_iram0_dram0_dma_split_line_constrain_4","core_x_iram0_dram0_dma_split_line_constrain_4","core_x_iram0_dram0_dma_split_line_constrain_5","core_x_iram0_dram0_dma_split_line_constrain_5","core_x_iram0_pms_constrain_0","core_x_iram0_pms_constrain_0","core_x_iram0_pms_constrain_1","core_x_iram0_pms_constrain_1","core_x_iram0_pms_constrain_2","core_x_iram0_pms_constrain_2","date","date","dma_apbperi_adc_dac_pms_constrain_0","dma_apbperi_adc_dac_pms_constrain_0","dma_apbperi_adc_dac_pms_constrain_1","dma_apbperi_adc_dac_pms_constrain_1","dma_apbperi_aes_pms_constrain_0","dma_apbperi_aes_pms_constrain_0","dma_apbperi_aes_pms_constrain_1","dma_apbperi_aes_pms_constrain_1","dma_apbperi_backup_pms_constrain_0","dma_apbperi_backup_pms_constrain_0","dma_apbperi_backup_pms_constrain_1","dma_apbperi_backup_pms_constrain_1","dma_apbperi_i2s0_pms_constrain_0","dma_apbperi_i2s0_pms_constrain_0","dma_apbperi_i2s0_pms_constrain_1","dma_apbperi_i2s0_pms_constrain_1","dma_apbperi_lc_pms_constrain_0","dma_apbperi_lc_pms_constrain_0","dma_apbperi_lc_pms_constrain_1","dma_apbperi_lc_pms_constrain_1","dma_apbperi_mac_pms_constrain_0","dma_apbperi_mac_pms_constrain_0","dma_apbperi_mac_pms_constrain_1","dma_apbperi_mac_pms_constrain_1","dma_apbperi_pms_monitor_0","dma_apbperi_pms_monitor_0","dma_apbperi_pms_monitor_1","dma_apbperi_pms_monitor_1","dma_apbperi_pms_monitor_2","dma_apbperi_pms_monitor_2","dma_apbperi_pms_monitor_3","dma_apbperi_pms_monitor_3","dma_apbperi_sha_pms_constrain_0","dma_apbperi_sha_pms_constrain_0","dma_apbperi_sha_pms_constrain_1","dma_apbperi_sha_pms_constrain_1","dma_apbperi_spi2_pms_constrain_0","dma_apbperi_spi2_pms_constrain_0","dma_apbperi_spi2_pms_constrain_1","dma_apbperi_spi2_pms_constrain_1","dma_apbperi_uchi0_pms_constrain_0","dma_apbperi_uchi0_pms_constrain_0","dma_apbperi_uchi0_pms_constrain_1","dma_apbperi_uchi0_pms_constrain_1","from","internal_sram_usage_0","internal_sram_usage_0","internal_sram_usage_1","internal_sram_usage_1","internal_sram_usage_3","internal_sram_usage_3","internal_sram_usage_4","internal_sram_usage_4","into","privilege_mode_sel","privilege_mode_sel","privilege_mode_sel_lock","privilege_mode_sel_lock","region_pms_constrain_0","region_pms_constrain_0","region_pms_constrain_1","region_pms_constrain_1","region_pms_constrain_10","region_pms_constrain_10","region_pms_constrain_2","region_pms_constrain_2","region_pms_constrain_3","region_pms_constrain_3","region_pms_constrain_4","region_pms_constrain_4","region_pms_constrain_5","region_pms_constrain_5","region_pms_constrain_6","region_pms_constrain_6","region_pms_constrain_7","region_pms_constrain_7","region_pms_constrain_8","region_pms_constrain_8","region_pms_constrain_9","region_pms_constrain_9","rom_table","rom_table","rom_table_lock","rom_table_lock","try_from","try_into","type_id","APB_PERIPHERAL_ACCESS_0_SPEC","APB_PERIPHERAL_ACCESS_LOCK_R","APB_PERIPHERAL_ACCESS_LOCK_W","R","W","apb_peripheral_access_lock","apb_peripheral_access_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_ACCESS_1_SPEC","APB_PERIPHERAL_ACCESS_SPLIT_BURST_R","APB_PERIPHERAL_ACCESS_SPLIT_BURST_W","R","W","apb_peripheral_access_split_burst","apb_peripheral_access_split_burst","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_CONSTRAIN_0_SPEC","BACKUP_BUS_PMS_CONSTRAIN_LOCK_R","BACKUP_BUS_PMS_CONSTRAIN_LOCK_W","R","W","backup_bus_pms_constrain_lock","backup_bus_pms_constrain_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_CONSTRAIN_1_SPEC","BACKUP_BUS_PMS_CONSTRAIN_FE2_R","BACKUP_BUS_PMS_CONSTRAIN_FE2_W","BACKUP_BUS_PMS_CONSTRAIN_FE_R","BACKUP_BUS_PMS_CONSTRAIN_FE_W","BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_R","BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W","BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_R","BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W","BACKUP_BUS_PMS_CONSTRAIN_GPIO_R","BACKUP_BUS_PMS_CONSTRAIN_GPIO_W","BACKUP_BUS_PMS_CONSTRAIN_I2C_R","BACKUP_BUS_PMS_CONSTRAIN_I2C_W","BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_R","BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W","BACKUP_BUS_PMS_CONSTRAIN_MISC_R","BACKUP_BUS_PMS_CONSTRAIN_MISC_W","BACKUP_BUS_PMS_CONSTRAIN_RTC_R","BACKUP_BUS_PMS_CONSTRAIN_RTC_W","BACKUP_BUS_PMS_CONSTRAIN_TIMER_R","BACKUP_BUS_PMS_CONSTRAIN_TIMER_W","BACKUP_BUS_PMS_CONSTRAIN_UART1_R","BACKUP_BUS_PMS_CONSTRAIN_UART1_W","BACKUP_BUS_PMS_CONSTRAIN_UART_R","BACKUP_BUS_PMS_CONSTRAIN_UART_W","BACKUP_BUS_PMS_CONSTRAIN_WDG_R","BACKUP_BUS_PMS_CONSTRAIN_WDG_W","R","W","backup_bus_pms_constrain_fe","backup_bus_pms_constrain_fe","backup_bus_pms_constrain_fe2","backup_bus_pms_constrain_fe2","backup_bus_pms_constrain_g0spi_0","backup_bus_pms_constrain_g0spi_0","backup_bus_pms_constrain_g0spi_1","backup_bus_pms_constrain_g0spi_1","backup_bus_pms_constrain_gpio","backup_bus_pms_constrain_gpio","backup_bus_pms_constrain_i2c","backup_bus_pms_constrain_i2c","backup_bus_pms_constrain_io_mux","backup_bus_pms_constrain_io_mux","backup_bus_pms_constrain_misc","backup_bus_pms_constrain_misc","backup_bus_pms_constrain_rtc","backup_bus_pms_constrain_rtc","backup_bus_pms_constrain_timer","backup_bus_pms_constrain_timer","backup_bus_pms_constrain_uart","backup_bus_pms_constrain_uart","backup_bus_pms_constrain_uart1","backup_bus_pms_constrain_uart1","backup_bus_pms_constrain_wdg","backup_bus_pms_constrain_wdg","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_CONSTRAIN_2_SPEC","BACKUP_BUS_PMS_CONSTRAIN_BB_R","BACKUP_BUS_PMS_CONSTRAIN_BB_W","BACKUP_BUS_PMS_CONSTRAIN_BT_R","BACKUP_BUS_PMS_CONSTRAIN_BT_W","BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_R","BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_W","BACKUP_BUS_PMS_CONSTRAIN_LEDC_R","BACKUP_BUS_PMS_CONSTRAIN_LEDC_W","BACKUP_BUS_PMS_CONSTRAIN_RMT_R","BACKUP_BUS_PMS_CONSTRAIN_RMT_W","BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_R","BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_W","BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_R","BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_W","BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_R","BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_W","BACKUP_BUS_PMS_CONSTRAIN_UHCI0_R","BACKUP_BUS_PMS_CONSTRAIN_UHCI0_W","R","W","backup_bus_pms_constrain_bb","backup_bus_pms_constrain_bb","backup_bus_pms_constrain_bt","backup_bus_pms_constrain_bt","backup_bus_pms_constrain_i2c_ext0","backup_bus_pms_constrain_i2c_ext0","backup_bus_pms_constrain_ledc","backup_bus_pms_constrain_ledc","backup_bus_pms_constrain_rmt","backup_bus_pms_constrain_rmt","backup_bus_pms_constrain_systimer","backup_bus_pms_constrain_systimer","backup_bus_pms_constrain_timergroup","backup_bus_pms_constrain_timergroup","backup_bus_pms_constrain_timergroup1","backup_bus_pms_constrain_timergroup1","backup_bus_pms_constrain_uhci0","backup_bus_pms_constrain_uhci0","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_CONSTRAIN_3_SPEC","BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_R","BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_W","BACKUP_BUS_PMS_CONSTRAIN_CAN_R","BACKUP_BUS_PMS_CONSTRAIN_CAN_W","BACKUP_BUS_PMS_CONSTRAIN_I2S1_R","BACKUP_BUS_PMS_CONSTRAIN_I2S1_W","BACKUP_BUS_PMS_CONSTRAIN_PWR_R","BACKUP_BUS_PMS_CONSTRAIN_PWR_W","BACKUP_BUS_PMS_CONSTRAIN_RWBT_R","BACKUP_BUS_PMS_CONSTRAIN_RWBT_W","BACKUP_BUS_PMS_CONSTRAIN_SPI_2_R","BACKUP_BUS_PMS_CONSTRAIN_SPI_2_W","BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_R","BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_W","R","W","backup_bus_pms_constrain_apb_ctrl","backup_bus_pms_constrain_apb_ctrl","backup_bus_pms_constrain_can","backup_bus_pms_constrain_can","backup_bus_pms_constrain_i2s1","backup_bus_pms_constrain_i2s1","backup_bus_pms_constrain_pwr","backup_bus_pms_constrain_pwr","backup_bus_pms_constrain_rwbt","backup_bus_pms_constrain_rwbt","backup_bus_pms_constrain_spi_2","backup_bus_pms_constrain_spi_2","backup_bus_pms_constrain_wifimac","backup_bus_pms_constrain_wifimac","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_CONSTRAIN_4_SPEC","BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_R","BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_W","BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_R","BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_W","BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_R","BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_W","BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_R","BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_W","BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_R","BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_W","BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_R","BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_W","R","W","backup_bus_pms_constrain_apb_adc","backup_bus_pms_constrain_apb_adc","backup_bus_pms_constrain_bt_pwr","backup_bus_pms_constrain_bt_pwr","backup_bus_pms_constrain_crypto_dma","backup_bus_pms_constrain_crypto_dma","backup_bus_pms_constrain_crypto_peri","backup_bus_pms_constrain_crypto_peri","backup_bus_pms_constrain_usb_device","backup_bus_pms_constrain_usb_device","backup_bus_pms_constrain_usb_wrap","backup_bus_pms_constrain_usb_wrap","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_MONITOR_0_SPEC","BACKUP_BUS_PMS_MONITOR_LOCK_R","BACKUP_BUS_PMS_MONITOR_LOCK_W","R","W","backup_bus_pms_monitor_lock","backup_bus_pms_monitor_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_MONITOR_1_SPEC","BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_R","BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_W","BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_R","BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_W","R","W","backup_bus_pms_monitor_violate_clr","backup_bus_pms_monitor_violate_clr","backup_bus_pms_monitor_violate_en","backup_bus_pms_monitor_violate_en","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_MONITOR_2_SPEC","BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_R","BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_R","BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_R","BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_R","R","backup_bus_pms_monitor_violate_intr","backup_bus_pms_monitor_violate_status_hsize","backup_bus_pms_monitor_violate_status_htrans","backup_bus_pms_monitor_violate_status_hwrite","borrow","borrow_mut","from","into","try_from","try_into","type_id","BACKUP_BUS_PMS_MONITOR_3_SPEC","BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_R","R","backup_bus_pms_monitor_violate_haddr","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_0_SPEC","CACHE_MMU_ACCESS_LOCK_R","CACHE_MMU_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_mmu_access_lock","cache_mmu_access_lock","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_1_SPEC","PRO_MMU_RD_ACS_R","PRO_MMU_RD_ACS_W","PRO_MMU_WR_ACS_R","PRO_MMU_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_mmu_rd_acs","pro_mmu_rd_acs","pro_mmu_wr_acs","pro_mmu_wr_acs","try_from","try_into","type_id","CACHE_TAG_ACCESS_0_SPEC","CACHE_TAG_ACCESS_LOCK_R","CACHE_TAG_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_tag_access_lock","cache_tag_access_lock","from","into","try_from","try_into","type_id","CACHE_TAG_ACCESS_1_SPEC","PRO_D_TAG_RD_ACS_R","PRO_D_TAG_RD_ACS_W","PRO_D_TAG_WR_ACS_R","PRO_D_TAG_WR_ACS_W","PRO_I_TAG_RD_ACS_R","PRO_I_TAG_RD_ACS_W","PRO_I_TAG_WR_ACS_R","PRO_I_TAG_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_d_tag_rd_acs","pro_d_tag_rd_acs","pro_d_tag_wr_acs","pro_d_tag_wr_acs","pro_i_tag_rd_acs","pro_i_tag_rd_acs","pro_i_tag_wr_acs","pro_i_tag_wr_acs","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_0_DRAM0_PMS_MONITOR_0_SPEC","CORE_0_DRAM0_PMS_MONITOR_LOCK_R","CORE_0_DRAM0_PMS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","core_0_dram0_pms_monitor_lock","core_0_dram0_pms_monitor_lock","from","into","try_from","try_into","type_id","CORE_0_DRAM0_PMS_MONITOR_1_SPEC","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_W","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","core_0_dram0_pms_monitor_violate_clr","core_0_dram0_pms_monitor_violate_clr","core_0_dram0_pms_monitor_violate_en","core_0_dram0_pms_monitor_violate_en","from","into","try_from","try_into","type_id","CORE_0_DRAM0_PMS_MONITOR_2_SPEC","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_R","R","borrow","borrow_mut","core_0_dram0_pms_monitor_violate_intr","core_0_dram0_pms_monitor_violate_status_addr","core_0_dram0_pms_monitor_violate_status_lock","core_0_dram0_pms_monitor_violate_status_world","from","into","try_from","try_into","type_id","CORE_0_DRAM0_PMS_MONITOR_3_SPEC","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_R","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_R","R","borrow","borrow_mut","core_0_dram0_pms_monitor_violate_status_byteen","core_0_dram0_pms_monitor_violate_status_wr","from","into","try_from","try_into","type_id","CORE_0_IRAM0_PMS_MONITOR_0_SPEC","CORE_0_IRAM0_PMS_MONITOR_LOCK_R","CORE_0_IRAM0_PMS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","core_0_iram0_pms_monitor_lock","core_0_iram0_pms_monitor_lock","from","into","try_from","try_into","type_id","CORE_0_IRAM0_PMS_MONITOR_1_SPEC","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_W","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","core_0_iram0_pms_monitor_violate_clr","core_0_iram0_pms_monitor_violate_clr","core_0_iram0_pms_monitor_violate_en","core_0_iram0_pms_monitor_violate_en","from","into","try_from","try_into","type_id","CORE_0_IRAM0_PMS_MONITOR_2_SPEC","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_R","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_R","R","borrow","borrow_mut","core_0_iram0_pms_monitor_violate_intr","core_0_iram0_pms_monitor_violate_status_addr","core_0_iram0_pms_monitor_violate_status_loadstore","core_0_iram0_pms_monitor_violate_status_world","core_0_iram0_pms_monitor_violate_status_wr","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_0_SPEC","CORE_0_PIF_PMS_CONSTRAIN_LOCK_R","CORE_0_PIF_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_lock","core_0_pif_pms_constrain_lock","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_1_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_0_fe","core_0_pif_pms_constrain_world_0_fe","core_0_pif_pms_constrain_world_0_fe2","core_0_pif_pms_constrain_world_0_fe2","core_0_pif_pms_constrain_world_0_g0spi_0","core_0_pif_pms_constrain_world_0_g0spi_0","core_0_pif_pms_constrain_world_0_g0spi_1","core_0_pif_pms_constrain_world_0_g0spi_1","core_0_pif_pms_constrain_world_0_gpio","core_0_pif_pms_constrain_world_0_gpio","core_0_pif_pms_constrain_world_0_i2c","core_0_pif_pms_constrain_world_0_i2c","core_0_pif_pms_constrain_world_0_io_mux","core_0_pif_pms_constrain_world_0_io_mux","core_0_pif_pms_constrain_world_0_misc","core_0_pif_pms_constrain_world_0_misc","core_0_pif_pms_constrain_world_0_rtc","core_0_pif_pms_constrain_world_0_rtc","core_0_pif_pms_constrain_world_0_timer","core_0_pif_pms_constrain_world_0_timer","core_0_pif_pms_constrain_world_0_uart","core_0_pif_pms_constrain_world_0_uart","core_0_pif_pms_constrain_world_0_uart1","core_0_pif_pms_constrain_world_0_uart1","core_0_pif_pms_constrain_world_0_wdg","core_0_pif_pms_constrain_world_0_wdg","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_10_SPEC","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_W","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_W","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_W","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_rtcfast_world_0_h","core_0_pif_pms_constrain_rtcfast_world_0_h","core_0_pif_pms_constrain_rtcfast_world_0_l","core_0_pif_pms_constrain_rtcfast_world_0_l","core_0_pif_pms_constrain_rtcfast_world_1_h","core_0_pif_pms_constrain_rtcfast_world_1_h","core_0_pif_pms_constrain_rtcfast_world_1_l","core_0_pif_pms_constrain_rtcfast_world_1_l","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_2_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_0_bb","core_0_pif_pms_constrain_world_0_bb","core_0_pif_pms_constrain_world_0_bt","core_0_pif_pms_constrain_world_0_bt","core_0_pif_pms_constrain_world_0_i2c_ext0","core_0_pif_pms_constrain_world_0_i2c_ext0","core_0_pif_pms_constrain_world_0_ledc","core_0_pif_pms_constrain_world_0_ledc","core_0_pif_pms_constrain_world_0_rmt","core_0_pif_pms_constrain_world_0_rmt","core_0_pif_pms_constrain_world_0_systimer","core_0_pif_pms_constrain_world_0_systimer","core_0_pif_pms_constrain_world_0_timergroup","core_0_pif_pms_constrain_world_0_timergroup","core_0_pif_pms_constrain_world_0_timergroup1","core_0_pif_pms_constrain_world_0_timergroup1","core_0_pif_pms_constrain_world_0_uhci0","core_0_pif_pms_constrain_world_0_uhci0","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_3_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_0_apb_ctrl","core_0_pif_pms_constrain_world_0_apb_ctrl","core_0_pif_pms_constrain_world_0_can","core_0_pif_pms_constrain_world_0_can","core_0_pif_pms_constrain_world_0_i2s1","core_0_pif_pms_constrain_world_0_i2s1","core_0_pif_pms_constrain_world_0_pwr","core_0_pif_pms_constrain_world_0_pwr","core_0_pif_pms_constrain_world_0_rwbt","core_0_pif_pms_constrain_world_0_rwbt","core_0_pif_pms_constrain_world_0_spi_2","core_0_pif_pms_constrain_world_0_spi_2","core_0_pif_pms_constrain_world_0_wifimac","core_0_pif_pms_constrain_world_0_wifimac","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_4_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_0_ad","core_0_pif_pms_constrain_world_0_ad","core_0_pif_pms_constrain_world_0_apb_adc","core_0_pif_pms_constrain_world_0_apb_adc","core_0_pif_pms_constrain_world_0_bt_pwr","core_0_pif_pms_constrain_world_0_bt_pwr","core_0_pif_pms_constrain_world_0_cache_config","core_0_pif_pms_constrain_world_0_cache_config","core_0_pif_pms_constrain_world_0_crypto_dma","core_0_pif_pms_constrain_world_0_crypto_dma","core_0_pif_pms_constrain_world_0_crypto_peri","core_0_pif_pms_constrain_world_0_crypto_peri","core_0_pif_pms_constrain_world_0_dio","core_0_pif_pms_constrain_world_0_dio","core_0_pif_pms_constrain_world_0_dma_copy","core_0_pif_pms_constrain_world_0_dma_copy","core_0_pif_pms_constrain_world_0_interrupt","core_0_pif_pms_constrain_world_0_interrupt","core_0_pif_pms_constrain_world_0_sensitive","core_0_pif_pms_constrain_world_0_sensitive","core_0_pif_pms_constrain_world_0_system","core_0_pif_pms_constrain_world_0_system","core_0_pif_pms_constrain_world_0_usb_device","core_0_pif_pms_constrain_world_0_usb_device","core_0_pif_pms_constrain_world_0_usb_wrap","core_0_pif_pms_constrain_world_0_usb_wrap","core_0_pif_pms_constrain_world_0_world_controller","core_0_pif_pms_constrain_world_0_world_controller","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_5_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_1_fe","core_0_pif_pms_constrain_world_1_fe","core_0_pif_pms_constrain_world_1_fe2","core_0_pif_pms_constrain_world_1_fe2","core_0_pif_pms_constrain_world_1_g0spi_0","core_0_pif_pms_constrain_world_1_g0spi_0","core_0_pif_pms_constrain_world_1_g0spi_1","core_0_pif_pms_constrain_world_1_g0spi_1","core_0_pif_pms_constrain_world_1_gpio","core_0_pif_pms_constrain_world_1_gpio","core_0_pif_pms_constrain_world_1_i2c","core_0_pif_pms_constrain_world_1_i2c","core_0_pif_pms_constrain_world_1_io_mux","core_0_pif_pms_constrain_world_1_io_mux","core_0_pif_pms_constrain_world_1_misc","core_0_pif_pms_constrain_world_1_misc","core_0_pif_pms_constrain_world_1_rtc","core_0_pif_pms_constrain_world_1_rtc","core_0_pif_pms_constrain_world_1_timer","core_0_pif_pms_constrain_world_1_timer","core_0_pif_pms_constrain_world_1_uart","core_0_pif_pms_constrain_world_1_uart","core_0_pif_pms_constrain_world_1_uart1","core_0_pif_pms_constrain_world_1_uart1","core_0_pif_pms_constrain_world_1_wdg","core_0_pif_pms_constrain_world_1_wdg","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_6_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_1_bb","core_0_pif_pms_constrain_world_1_bb","core_0_pif_pms_constrain_world_1_bt","core_0_pif_pms_constrain_world_1_bt","core_0_pif_pms_constrain_world_1_i2c_ext0","core_0_pif_pms_constrain_world_1_i2c_ext0","core_0_pif_pms_constrain_world_1_ledc","core_0_pif_pms_constrain_world_1_ledc","core_0_pif_pms_constrain_world_1_rmt","core_0_pif_pms_constrain_world_1_rmt","core_0_pif_pms_constrain_world_1_systimer","core_0_pif_pms_constrain_world_1_systimer","core_0_pif_pms_constrain_world_1_timergroup","core_0_pif_pms_constrain_world_1_timergroup","core_0_pif_pms_constrain_world_1_timergroup1","core_0_pif_pms_constrain_world_1_timergroup1","core_0_pif_pms_constrain_world_1_uhci0","core_0_pif_pms_constrain_world_1_uhci0","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_7_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_1_apb_ctrl","core_0_pif_pms_constrain_world_1_apb_ctrl","core_0_pif_pms_constrain_world_1_can","core_0_pif_pms_constrain_world_1_can","core_0_pif_pms_constrain_world_1_i2s1","core_0_pif_pms_constrain_world_1_i2s1","core_0_pif_pms_constrain_world_1_pwr","core_0_pif_pms_constrain_world_1_pwr","core_0_pif_pms_constrain_world_1_rwbt","core_0_pif_pms_constrain_world_1_rwbt","core_0_pif_pms_constrain_world_1_spi_2","core_0_pif_pms_constrain_world_1_spi_2","core_0_pif_pms_constrain_world_1_wifimac","core_0_pif_pms_constrain_world_1_wifimac","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_8_SPEC","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_W","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_R","CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_world_1_ad","core_0_pif_pms_constrain_world_1_ad","core_0_pif_pms_constrain_world_1_apb_adc","core_0_pif_pms_constrain_world_1_apb_adc","core_0_pif_pms_constrain_world_1_bt_pwr","core_0_pif_pms_constrain_world_1_bt_pwr","core_0_pif_pms_constrain_world_1_cache_config","core_0_pif_pms_constrain_world_1_cache_config","core_0_pif_pms_constrain_world_1_crypto_dma","core_0_pif_pms_constrain_world_1_crypto_dma","core_0_pif_pms_constrain_world_1_crypto_peri","core_0_pif_pms_constrain_world_1_crypto_peri","core_0_pif_pms_constrain_world_1_dio","core_0_pif_pms_constrain_world_1_dio","core_0_pif_pms_constrain_world_1_dma_copy","core_0_pif_pms_constrain_world_1_dma_copy","core_0_pif_pms_constrain_world_1_interrupt","core_0_pif_pms_constrain_world_1_interrupt","core_0_pif_pms_constrain_world_1_sensitive","core_0_pif_pms_constrain_world_1_sensitive","core_0_pif_pms_constrain_world_1_system","core_0_pif_pms_constrain_world_1_system","core_0_pif_pms_constrain_world_1_usb_device","core_0_pif_pms_constrain_world_1_usb_device","core_0_pif_pms_constrain_world_1_usb_wrap","core_0_pif_pms_constrain_world_1_usb_wrap","core_0_pif_pms_constrain_world_1_world_controller","core_0_pif_pms_constrain_world_1_world_controller","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_CONSTRAIN_9_SPEC","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_W","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_R","CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_constrain_rtcfast_spltaddr_world_0","core_0_pif_pms_constrain_rtcfast_spltaddr_world_0","core_0_pif_pms_constrain_rtcfast_spltaddr_world_1","core_0_pif_pms_constrain_rtcfast_spltaddr_world_1","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_0_SPEC","CORE_0_PIF_PMS_MONITOR_LOCK_R","CORE_0_PIF_PMS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_lock","core_0_pif_pms_monitor_lock","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_1_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_W","CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_violate_clr","core_0_pif_pms_monitor_violate_clr","core_0_pif_pms_monitor_violate_en","core_0_pif_pms_monitor_violate_en","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_2_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_R","R","borrow","borrow_mut","core_0_pif_pms_monitor_violate_intr","core_0_pif_pms_monitor_violate_status_hport_0","core_0_pif_pms_monitor_violate_status_hsize","core_0_pif_pms_monitor_violate_status_hworld","core_0_pif_pms_monitor_violate_status_hwrite","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_3_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_R","R","borrow","borrow_mut","core_0_pif_pms_monitor_violate_status_haddr","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_4_SPEC","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_R","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_W","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_R","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_nonword_violate_clr","core_0_pif_pms_monitor_nonword_violate_clr","core_0_pif_pms_monitor_nonword_violate_en","core_0_pif_pms_monitor_nonword_violate_en","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_5_SPEC","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_R","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_R","R","borrow","borrow_mut","core_0_pif_pms_monitor_nonword_violate_intr","core_0_pif_pms_monitor_nonword_violate_status_hsize","core_0_pif_pms_monitor_nonword_violate_status_hworld","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_6_SPEC","CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R","R","borrow","borrow_mut","core_0_pif_pms_monitor_nonword_violate_status_haddr","from","into","try_from","try_into","type_id","CORE_X_DRAM0_PMS_CONSTRAIN_0_SPEC","CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_R","CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","core_x_dram0_pms_constrain_lock","core_x_dram0_pms_constrain_lock","from","into","try_from","try_into","type_id","CORE_X_DRAM0_PMS_CONSTRAIN_1_SPEC","CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_R","CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_W","CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_R","CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","core_x_dram0_pms_constrain_rom_world_0_pms","core_x_dram0_pms_constrain_rom_world_0_pms","core_x_dram0_pms_constrain_rom_world_1_pms","core_x_dram0_pms_constrain_rom_world_1_pms","core_x_dram0_pms_constrain_sram_world_0_pms_0","core_x_dram0_pms_constrain_sram_world_0_pms_0","core_x_dram0_pms_constrain_sram_world_0_pms_1","core_x_dram0_pms_constrain_sram_world_0_pms_1","core_x_dram0_pms_constrain_sram_world_0_pms_2","core_x_dram0_pms_constrain_sram_world_0_pms_2","core_x_dram0_pms_constrain_sram_world_0_pms_3","core_x_dram0_pms_constrain_sram_world_0_pms_3","core_x_dram0_pms_constrain_sram_world_1_pms_0","core_x_dram0_pms_constrain_sram_world_1_pms_0","core_x_dram0_pms_constrain_sram_world_1_pms_1","core_x_dram0_pms_constrain_sram_world_1_pms_1","core_x_dram0_pms_constrain_sram_world_1_pms_2","core_x_dram0_pms_constrain_sram_world_1_pms_2","core_x_dram0_pms_constrain_sram_world_1_pms_3","core_x_dram0_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_SPEC","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_R","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","core_x_iram0_dram0_dma_split_line_constrain_lock","core_x_iram0_dram0_dma_split_line_constrain_lock","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_SPEC","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_R","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_W","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_R","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_W","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_R","CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_W","CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_R","CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_W","R","W","bits","borrow","borrow_mut","core_x_iram0_dram0_dma_sram_category_0","core_x_iram0_dram0_dma_sram_category_0","core_x_iram0_dram0_dma_sram_category_1","core_x_iram0_dram0_dma_sram_category_1","core_x_iram0_dram0_dma_sram_category_2","core_x_iram0_dram0_dma_sram_category_2","core_x_iram0_dram0_dma_sram_splitaddr","core_x_iram0_dram0_dma_sram_splitaddr","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_SPEC","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_R","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_W","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_R","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_W","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_R","CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_W","CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_R","CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_W","R","W","bits","borrow","borrow_mut","core_x_iram0_sram_line_0_category_0","core_x_iram0_sram_line_0_category_0","core_x_iram0_sram_line_0_category_1","core_x_iram0_sram_line_0_category_1","core_x_iram0_sram_line_0_category_2","core_x_iram0_sram_line_0_category_2","core_x_iram0_sram_line_0_splitaddr","core_x_iram0_sram_line_0_splitaddr","from","into","try_from","try_into","type_id","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_R","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_W","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_R","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_W","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_R","CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_W","CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_R","CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_W","R","W","bits","borrow","borrow_mut","core_x_iram0_sram_line_1_category_0","core_x_iram0_sram_line_1_category_0","core_x_iram0_sram_line_1_category_1","core_x_iram0_sram_line_1_category_1","core_x_iram0_sram_line_1_category_2","core_x_iram0_sram_line_1_category_2","core_x_iram0_sram_line_1_splitaddr","core_x_iram0_sram_line_1_splitaddr","from","into","try_from","try_into","type_id","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_R","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_W","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_R","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_W","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_R","CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_W","CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_R","CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_W","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_SPEC","R","W","bits","borrow","borrow_mut","core_x_dram0_dma_sram_line_0_category_0","core_x_dram0_dma_sram_line_0_category_0","core_x_dram0_dma_sram_line_0_category_1","core_x_dram0_dma_sram_line_0_category_1","core_x_dram0_dma_sram_line_0_category_2","core_x_dram0_dma_sram_line_0_category_2","core_x_dram0_dma_sram_line_0_splitaddr","core_x_dram0_dma_sram_line_0_splitaddr","from","into","try_from","try_into","type_id","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_R","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_W","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_R","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_W","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_R","CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_W","CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_R","CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_W","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_SPEC","R","W","bits","borrow","borrow_mut","core_x_dram0_dma_sram_line_1_category_0","core_x_dram0_dma_sram_line_1_category_0","core_x_dram0_dma_sram_line_1_category_1","core_x_dram0_dma_sram_line_1_category_1","core_x_dram0_dma_sram_line_1_category_2","core_x_dram0_dma_sram_line_1_category_2","core_x_dram0_dma_sram_line_1_splitaddr","core_x_dram0_dma_sram_line_1_splitaddr","from","into","try_from","try_into","type_id","CORE_X_IRAM0_PMS_CONSTRAIN_0_SPEC","CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_R","CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","core_x_iram0_pms_constrain_lock","core_x_iram0_pms_constrain_lock","from","into","try_from","try_into","type_id","CORE_X_IRAM0_PMS_CONSTRAIN_1_SPEC","CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_R","CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","core_x_iram0_pms_constrain_rom_world_1_pms","core_x_iram0_pms_constrain_rom_world_1_pms","core_x_iram0_pms_constrain_sram_world_1_cachedataarray_pms_0","core_x_iram0_pms_constrain_sram_world_1_cachedataarray_pms_0","core_x_iram0_pms_constrain_sram_world_1_pms_0","core_x_iram0_pms_constrain_sram_world_1_pms_0","core_x_iram0_pms_constrain_sram_world_1_pms_1","core_x_iram0_pms_constrain_sram_world_1_pms_1","core_x_iram0_pms_constrain_sram_world_1_pms_2","core_x_iram0_pms_constrain_sram_world_1_pms_2","core_x_iram0_pms_constrain_sram_world_1_pms_3","core_x_iram0_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","CORE_X_IRAM0_PMS_CONSTRAIN_2_SPEC","CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_R","CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","R","W","bits","borrow","borrow_mut","core_x_iram0_pms_constrain_rom_world_0_pms","core_x_iram0_pms_constrain_rom_world_0_pms","core_x_iram0_pms_constrain_sram_world_0_cachedataarray_pms_0","core_x_iram0_pms_constrain_sram_world_0_cachedataarray_pms_0","core_x_iram0_pms_constrain_sram_world_0_pms_0","core_x_iram0_pms_constrain_sram_world_0_pms_0","core_x_iram0_pms_constrain_sram_world_0_pms_1","core_x_iram0_pms_constrain_sram_world_0_pms_1","core_x_iram0_pms_constrain_sram_world_0_pms_2","core_x_iram0_pms_constrain_sram_world_0_pms_2","core_x_iram0_pms_constrain_sram_world_0_pms_3","core_x_iram0_pms_constrain_sram_world_0_pms_3","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_adc_dac_pms_constrain_lock","dma_apbperi_adc_dac_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_0","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_0","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_1","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_1","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_2","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_2","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_3","dma_apbperi_adc_dac_pms_constrain_sram_world_0_pms_3","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_0","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_0","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_1","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_1","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_2","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_2","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_3","dma_apbperi_adc_dac_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_AES_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_aes_pms_constrain_lock","dma_apbperi_aes_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_aes_pms_constrain_sram_world_0_pms_0","dma_apbperi_aes_pms_constrain_sram_world_0_pms_0","dma_apbperi_aes_pms_constrain_sram_world_0_pms_1","dma_apbperi_aes_pms_constrain_sram_world_0_pms_1","dma_apbperi_aes_pms_constrain_sram_world_0_pms_2","dma_apbperi_aes_pms_constrain_sram_world_0_pms_2","dma_apbperi_aes_pms_constrain_sram_world_0_pms_3","dma_apbperi_aes_pms_constrain_sram_world_0_pms_3","dma_apbperi_aes_pms_constrain_sram_world_1_pms_0","dma_apbperi_aes_pms_constrain_sram_world_1_pms_0","dma_apbperi_aes_pms_constrain_sram_world_1_pms_1","dma_apbperi_aes_pms_constrain_sram_world_1_pms_1","dma_apbperi_aes_pms_constrain_sram_world_1_pms_2","dma_apbperi_aes_pms_constrain_sram_world_1_pms_2","dma_apbperi_aes_pms_constrain_sram_world_1_pms_3","dma_apbperi_aes_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_backup_pms_constrain_lock","dma_apbperi_backup_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_backup_pms_constrain_sram_world_0_pms_0","dma_apbperi_backup_pms_constrain_sram_world_0_pms_0","dma_apbperi_backup_pms_constrain_sram_world_0_pms_1","dma_apbperi_backup_pms_constrain_sram_world_0_pms_1","dma_apbperi_backup_pms_constrain_sram_world_0_pms_2","dma_apbperi_backup_pms_constrain_sram_world_0_pms_2","dma_apbperi_backup_pms_constrain_sram_world_0_pms_3","dma_apbperi_backup_pms_constrain_sram_world_0_pms_3","dma_apbperi_backup_pms_constrain_sram_world_1_pms_0","dma_apbperi_backup_pms_constrain_sram_world_1_pms_0","dma_apbperi_backup_pms_constrain_sram_world_1_pms_1","dma_apbperi_backup_pms_constrain_sram_world_1_pms_1","dma_apbperi_backup_pms_constrain_sram_world_1_pms_2","dma_apbperi_backup_pms_constrain_sram_world_1_pms_2","dma_apbperi_backup_pms_constrain_sram_world_1_pms_3","dma_apbperi_backup_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_i2s0_pms_constrain_lock","dma_apbperi_i2s0_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_0","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_0","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_1","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_1","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_2","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_2","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_3","dma_apbperi_i2s0_pms_constrain_sram_world_0_pms_3","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_0","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_0","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_1","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_1","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_2","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_2","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_3","dma_apbperi_i2s0_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_LC_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_lc_pms_constrain_lock","dma_apbperi_lc_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_LC_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_lc_pms_constrain_sram_world_0_pms_0","dma_apbperi_lc_pms_constrain_sram_world_0_pms_0","dma_apbperi_lc_pms_constrain_sram_world_0_pms_1","dma_apbperi_lc_pms_constrain_sram_world_0_pms_1","dma_apbperi_lc_pms_constrain_sram_world_0_pms_2","dma_apbperi_lc_pms_constrain_sram_world_0_pms_2","dma_apbperi_lc_pms_constrain_sram_world_0_pms_3","dma_apbperi_lc_pms_constrain_sram_world_0_pms_3","dma_apbperi_lc_pms_constrain_sram_world_1_pms_0","dma_apbperi_lc_pms_constrain_sram_world_1_pms_0","dma_apbperi_lc_pms_constrain_sram_world_1_pms_1","dma_apbperi_lc_pms_constrain_sram_world_1_pms_1","dma_apbperi_lc_pms_constrain_sram_world_1_pms_2","dma_apbperi_lc_pms_constrain_sram_world_1_pms_2","dma_apbperi_lc_pms_constrain_sram_world_1_pms_3","dma_apbperi_lc_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_MAC_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_mac_pms_constrain_lock","dma_apbperi_mac_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_MAC_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_mac_pms_constrain_sram_world_0_pms_0","dma_apbperi_mac_pms_constrain_sram_world_0_pms_0","dma_apbperi_mac_pms_constrain_sram_world_0_pms_1","dma_apbperi_mac_pms_constrain_sram_world_0_pms_1","dma_apbperi_mac_pms_constrain_sram_world_0_pms_2","dma_apbperi_mac_pms_constrain_sram_world_0_pms_2","dma_apbperi_mac_pms_constrain_sram_world_0_pms_3","dma_apbperi_mac_pms_constrain_sram_world_0_pms_3","dma_apbperi_mac_pms_constrain_sram_world_1_pms_0","dma_apbperi_mac_pms_constrain_sram_world_1_pms_0","dma_apbperi_mac_pms_constrain_sram_world_1_pms_1","dma_apbperi_mac_pms_constrain_sram_world_1_pms_1","dma_apbperi_mac_pms_constrain_sram_world_1_pms_2","dma_apbperi_mac_pms_constrain_sram_world_1_pms_2","dma_apbperi_mac_pms_constrain_sram_world_1_pms_3","dma_apbperi_mac_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_PMS_MONITOR_0_SPEC","DMA_APBPERI_PMS_MONITOR_LOCK_R","DMA_APBPERI_PMS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_pms_monitor_lock","dma_apbperi_pms_monitor_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_PMS_MONITOR_1_SPEC","DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_W","DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","dma_apbperi_pms_monitor_violate_clr","dma_apbperi_pms_monitor_violate_clr","dma_apbperi_pms_monitor_violate_en","dma_apbperi_pms_monitor_violate_en","from","into","try_from","try_into","type_id","DMA_APBPERI_PMS_MONITOR_2_SPEC","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_R","R","borrow","borrow_mut","dma_apbperi_pms_monitor_violate_intr","dma_apbperi_pms_monitor_violate_status_addr","dma_apbperi_pms_monitor_violate_status_world","from","into","try_from","try_into","type_id","DMA_APBPERI_PMS_MONITOR_3_SPEC","DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_R","DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_R","R","borrow","borrow_mut","dma_apbperi_pms_monitor_violate_status_byteen","dma_apbperi_pms_monitor_violate_status_wr","from","into","try_from","try_into","type_id","DMA_APBPERI_SHA_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_sha_pms_constrain_lock","dma_apbperi_sha_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_SHA_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_sha_pms_constrain_sram_world_0_pms_0","dma_apbperi_sha_pms_constrain_sram_world_0_pms_0","dma_apbperi_sha_pms_constrain_sram_world_0_pms_1","dma_apbperi_sha_pms_constrain_sram_world_0_pms_1","dma_apbperi_sha_pms_constrain_sram_world_0_pms_2","dma_apbperi_sha_pms_constrain_sram_world_0_pms_2","dma_apbperi_sha_pms_constrain_sram_world_0_pms_3","dma_apbperi_sha_pms_constrain_sram_world_0_pms_3","dma_apbperi_sha_pms_constrain_sram_world_1_pms_0","dma_apbperi_sha_pms_constrain_sram_world_1_pms_0","dma_apbperi_sha_pms_constrain_sram_world_1_pms_1","dma_apbperi_sha_pms_constrain_sram_world_1_pms_1","dma_apbperi_sha_pms_constrain_sram_world_1_pms_2","dma_apbperi_sha_pms_constrain_sram_world_1_pms_2","dma_apbperi_sha_pms_constrain_sram_world_1_pms_3","dma_apbperi_sha_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_spi2_pms_constrain_lock","dma_apbperi_spi2_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_0","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_0","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_1","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_1","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_2","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_2","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_3","dma_apbperi_spi2_pms_constrain_sram_world_0_pms_3","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_0","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_0","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_1","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_1","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_2","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_2","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_3","dma_apbperi_spi2_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_SPEC","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_W","R","W","bits","borrow","borrow_mut","dma_apbperi_uchi0_pms_constrain_lock","dma_apbperi_uchi0_pms_constrain_lock","from","into","try_from","try_into","type_id","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_SPEC","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W","R","W","bits","borrow","borrow_mut","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_0","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_0","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_1","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_1","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_2","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_2","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_3","dma_apbperi_uchi0_pms_constrain_sram_world_0_pms_3","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_0","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_0","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_1","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_1","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_2","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_2","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_3","dma_apbperi_uchi0_pms_constrain_sram_world_1_pms_3","from","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_0_SPEC","INTERNAL_SRAM_USAGE_LOCK_R","INTERNAL_SRAM_USAGE_LOCK_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_lock","internal_sram_usage_lock","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_1_SPEC","INTERNAL_SRAM_USAGE_CPU_CACHE_R","INTERNAL_SRAM_USAGE_CPU_CACHE_W","INTERNAL_SRAM_USAGE_CPU_SRAM_R","INTERNAL_SRAM_USAGE_CPU_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_sram","internal_sram_usage_cpu_sram","into","try_from","try_into","type_id","INTERNAL_SRAM_ALLOC_MAC_DUMP_R","INTERNAL_SRAM_ALLOC_MAC_DUMP_W","INTERNAL_SRAM_USAGE_3_SPEC","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_alloc_mac_dump","internal_sram_alloc_mac_dump","internal_sram_usage_mac_dump_sram","internal_sram_usage_mac_dump_sram","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_4_SPEC","INTERNAL_SRAM_USAGE_LOG_SRAM_R","INTERNAL_SRAM_USAGE_LOG_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_log_sram","internal_sram_usage_log_sram","into","try_from","try_into","type_id","PRIVILEGE_MODE_SEL_R","PRIVILEGE_MODE_SEL_SPEC","PRIVILEGE_MODE_SEL_W","R","W","bits","borrow","borrow_mut","from","into","privilege_mode_sel","privilege_mode_sel","try_from","try_into","type_id","PRIVILEGE_MODE_SEL_LOCK_R","PRIVILEGE_MODE_SEL_LOCK_SPEC","PRIVILEGE_MODE_SEL_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","privilege_mode_sel_lock","privilege_mode_sel_lock","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_0_SPEC","REGION_PMS_CONSTRAIN_LOCK_R","REGION_PMS_CONSTRAIN_LOCK_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_lock","region_pms_constrain_lock","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_1_SPEC","REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_W","REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_R","REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_world_0_area_0","region_pms_constrain_world_0_area_0","region_pms_constrain_world_0_area_1","region_pms_constrain_world_0_area_1","region_pms_constrain_world_0_area_2","region_pms_constrain_world_0_area_2","region_pms_constrain_world_0_area_3","region_pms_constrain_world_0_area_3","region_pms_constrain_world_0_area_4","region_pms_constrain_world_0_area_4","region_pms_constrain_world_0_area_5","region_pms_constrain_world_0_area_5","region_pms_constrain_world_0_area_6","region_pms_constrain_world_0_area_6","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_10_SPEC","REGION_PMS_CONSTRAIN_ADDR_7_R","REGION_PMS_CONSTRAIN_ADDR_7_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_7","region_pms_constrain_addr_7","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_2_SPEC","REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_W","REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_R","REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_world_1_area_0","region_pms_constrain_world_1_area_0","region_pms_constrain_world_1_area_1","region_pms_constrain_world_1_area_1","region_pms_constrain_world_1_area_2","region_pms_constrain_world_1_area_2","region_pms_constrain_world_1_area_3","region_pms_constrain_world_1_area_3","region_pms_constrain_world_1_area_4","region_pms_constrain_world_1_area_4","region_pms_constrain_world_1_area_5","region_pms_constrain_world_1_area_5","region_pms_constrain_world_1_area_6","region_pms_constrain_world_1_area_6","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_3_SPEC","REGION_PMS_CONSTRAIN_ADDR_0_R","REGION_PMS_CONSTRAIN_ADDR_0_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_0","region_pms_constrain_addr_0","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_4_SPEC","REGION_PMS_CONSTRAIN_ADDR_1_R","REGION_PMS_CONSTRAIN_ADDR_1_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_1","region_pms_constrain_addr_1","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_5_SPEC","REGION_PMS_CONSTRAIN_ADDR_2_R","REGION_PMS_CONSTRAIN_ADDR_2_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_2","region_pms_constrain_addr_2","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_6_SPEC","REGION_PMS_CONSTRAIN_ADDR_3_R","REGION_PMS_CONSTRAIN_ADDR_3_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_3","region_pms_constrain_addr_3","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_7_SPEC","REGION_PMS_CONSTRAIN_ADDR_4_R","REGION_PMS_CONSTRAIN_ADDR_4_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_4","region_pms_constrain_addr_4","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_8_SPEC","REGION_PMS_CONSTRAIN_ADDR_5_R","REGION_PMS_CONSTRAIN_ADDR_5_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_5","region_pms_constrain_addr_5","try_from","try_into","type_id","R","REGION_PMS_CONSTRAIN_9_SPEC","REGION_PMS_CONSTRAIN_ADDR_6_R","REGION_PMS_CONSTRAIN_ADDR_6_W","W","bits","borrow","borrow_mut","from","into","region_pms_constrain_addr_6","region_pms_constrain_addr_6","try_from","try_into","type_id","R","ROM_TABLE_R","ROM_TABLE_SPEC","ROM_TABLE_W","W","bits","borrow","borrow_mut","from","into","rom_table","rom_table","try_from","try_into","type_id","R","ROM_TABLE_LOCK_R","ROM_TABLE_LOCK_SPEC","ROM_TABLE_LOCK_W","W","bits","borrow","borrow_mut","from","into","rom_table_lock","rom_table_lock","try_from","try_into","type_id","BUSY","CLEAR_IRQ","CONTINUE","DATE","DMA_BLOCK_NUM","DMA_CONTINUE","DMA_START","H_MEM","IRQ_ENA","MODE","M_MEM","RegisterBlock","START","T_LENGTH","T_STRING","borrow","borrow_mut","busy","busy","clear_irq","clear_irq","continue_","continue_","date","date","dma_block_num","dma_block_num","dma_continue","dma_continue","dma_start","dma_start","from","h_mem","h_mem","h_mem_iter","into","irq_ena","irq_ena","m_mem","m_mem","m_mem_iter","mode","mode","start","start","t_length","t_length","t_string","t_string","try_from","try_into","type_id","BUSY_SPEC","R","STATE_R","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","CLEAR_INTERRUPT_W","CLEAR_IRQ_SPEC","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","CONTINUE_SPEC","CONTINUE_W","W","bits","borrow","borrow_mut","continue_","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_BLOCK_NUM_R","DMA_BLOCK_NUM_SPEC","DMA_BLOCK_NUM_W","R","W","bits","borrow","borrow_mut","dma_block_num","dma_block_num","from","into","try_from","try_into","type_id","DMA_CONTINUE_SPEC","DMA_CONTINUE_W","W","bits","borrow","borrow_mut","dma_continue","from","into","try_from","try_into","type_id","DMA_START_SPEC","DMA_START_W","W","bits","borrow","borrow_mut","dma_start","from","into","try_from","try_into","type_id","H_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","INTERRUPT_ENA_R","INTERRUPT_ENA_W","IRQ_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","interrupt_ena","interrupt_ena","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","START_SPEC","START_W","W","bits","borrow","borrow_mut","from","into","start","try_from","try_into","type_id","R","T_LENGTH_R","T_LENGTH_SPEC","T_LENGTH_W","W","bits","borrow","borrow_mut","from","into","t_length","t_length","try_from","try_into","type_id","R","T_STRING_R","T_STRING_SPEC","T_STRING_W","W","bits","borrow","borrow_mut","from","into","t_string","t_string","try_from","try_into","type_id","CACHE_FCTRL","CLOCK","CLOCK_GATE","CORE_CLK_SEL","CTRL","CTRL1","CTRL2","DATE","DIN_MODE","DIN_NUM","DOUT_MODE","FSM","MISC","RD_STATUS","RegisterBlock","TIMING_CALI","USER","USER1","USER2","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","core_clk_sel","core_clk_sel","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","din_mode","din_mode","din_num","din_num","dout_mode","dout_mode","from","fsm","fsm","into","misc","misc","rd_status","rd_status","timing_cali","timing_cali","try_from","try_into","type_id","user","user","user1","user1","user2","user2","CACHE_FCTRL_SPEC","CACHE_FLASH_USR_CMD_R","CACHE_FLASH_USR_CMD_W","CACHE_REQ_EN_R","CACHE_REQ_EN_W","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_flash_usr_cmd","cache_flash_usr_cmd","cache_req_en","cache_req_en","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_CLK_SEL_SPEC","R","SPI01_CLK_SEL_R","SPI01_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","spi01_clk_sel","spi01_clk_sel","try_from","try_into","type_id","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","W","WP_R","WP_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","try_from","try_into","type_id","wp","wp","CLK_MODE_R","CLK_MODE_W","CTRL1_SPEC","R","RXFIFO_RST_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","from","into","rxfifo_rst","try_from","try_into","type_id","CS_HOLD_DELAY_R","CS_HOLD_DELAY_W","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","CTRL2_SPEC","R","SYNC_RESET_W","W","bits","borrow","borrow_mut","cs_hold_delay","cs_hold_delay","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN0_MODE_W","DIN1_MODE_R","DIN1_MODE_W","DIN2_MODE_R","DIN2_MODE_W","DIN3_MODE_R","DIN3_MODE_W","DIN_MODE_SPEC","R","W","bits","borrow","borrow_mut","din0_mode","din0_mode","din1_mode","din1_mode","din2_mode","din2_mode","din3_mode","din3_mode","from","into","try_from","try_into","type_id","DIN0_NUM_R","DIN0_NUM_W","DIN1_NUM_R","DIN1_NUM_W","DIN2_NUM_R","DIN2_NUM_W","DIN3_NUM_R","DIN3_NUM_W","DIN_NUM_SPEC","R","W","bits","borrow","borrow_mut","din0_num","din0_num","din1_num","din1_num","din2_num","din2_num","din3_num","din3_num","from","into","try_from","try_into","type_id","DOUT0_MODE_R","DOUT0_MODE_W","DOUT1_MODE_R","DOUT1_MODE_W","DOUT2_MODE_R","DOUT2_MODE_W","DOUT3_MODE_R","DOUT3_MODE_W","DOUT_MODE_SPEC","R","W","bits","borrow","borrow_mut","dout0_mode","dout0_mode","dout1_mode","dout1_mode","dout2_mode","dout2_mode","dout3_mode","dout3_mode","from","into","try_from","try_into","type_id","CSPI_LOCK_DELAY_TIME_R","CSPI_LOCK_DELAY_TIME_W","CSPI_ST_R","EM_ST_R","FSM_SPEC","R","W","bits","borrow","borrow_mut","cspi_lock_delay_time","cspi_lock_delay_time","cspi_st","em_st","from","into","try_from","try_into","type_id","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CSPI_ST_TRANS_END_INT_ENA_R","CSPI_ST_TRANS_END_INT_ENA_W","CSPI_ST_TRANS_END_R","CSPI_ST_TRANS_END_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","TRANS_END_INT_ENA_R","TRANS_END_INT_ENA_W","TRANS_END_R","TRANS_END_W","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs_keep_active","cs_keep_active","cspi_st_trans_end","cspi_st_trans_end","cspi_st_trans_end_int_ena","cspi_st_trans_end_int_ena","from","into","trans_end","trans_end","trans_end_int_ena","trans_end_int_ena","try_from","try_into","type_id","R","RD_STATUS_SPEC","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wb_mode","wb_mode","EXTRA_DUMMY_CYCLELEN_R","EXTRA_DUMMY_CYCLELEN_W","R","TIMING_CALI_R","TIMING_CALI_SPEC","TIMING_CALI_W","TIMING_CLK_ENA_R","TIMING_CLK_ENA_W","W","bits","borrow","borrow_mut","extra_dummy_cyclelen","extra_dummy_cyclelen","from","into","timing_cali","timing_cali","timing_clk_ena","timing_clk_ena","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","R","USER_SPEC","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","from","into","try_from","try_into","type_id","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","ADDR","CACHE_FCTRL","CLOCK","CLOCK_GATE","CMD","CTRL","CTRL1","CTRL2","DATE","FLASH_SUS_CMD","FLASH_SUS_CTRL","FLASH_WAITI_CTRL","INT_CLR","INT_ENA","INT_RAW","INT_ST","MISC","MISO_DLEN","MOSI_DLEN","RD_STATUS","RegisterBlock","SUS_STATUS","TIMING_CALI","TX_CRC","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","cmd","cmd","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","flash_sus_cmd","flash_sus_cmd","flash_sus_ctrl","flash_sus_ctrl","flash_waiti_ctrl","flash_waiti_ctrl","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","misc","misc","miso_dlen","miso_dlen","mosi_dlen","mosi_dlen","rd_status","rd_status","sus_status","sus_status","timing_cali","timing_cali","try_from","try_into","tx_crc","tx_crc","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CACHE_FCTRL_SPEC","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CMD_SPEC","FLASH_BE_R","FLASH_BE_W","FLASH_CE_R","FLASH_CE_W","FLASH_DP_R","FLASH_DP_W","FLASH_HPM_R","FLASH_HPM_W","FLASH_PE_R","FLASH_PE_W","FLASH_PP_R","FLASH_PP_W","FLASH_RDID_R","FLASH_RDID_W","FLASH_RDSR_R","FLASH_RDSR_W","FLASH_READ_R","FLASH_READ_W","FLASH_RES_R","FLASH_RES_W","FLASH_SE_R","FLASH_SE_W","FLASH_WRDI_R","FLASH_WRDI_W","FLASH_WREN_R","FLASH_WREN_W","FLASH_WRSR_R","FLASH_WRSR_W","MSPI_ST_R","R","SPI1_MST_ST_R","USR_R","USR_W","W","bits","borrow","borrow_mut","flash_be","flash_be","flash_ce","flash_ce","flash_dp","flash_dp","flash_hpm","flash_hpm","flash_pe","flash_pe","flash_pp","flash_pp","flash_rdid","flash_rdid","flash_rdsr","flash_rdsr","flash_read","flash_read","flash_res","flash_res","flash_se","flash_se","flash_wrdi","flash_wrdi","flash_wren","flash_wren","flash_wrsr","flash_wrsr","from","into","mspi_st","spi1_mst_st","try_from","try_into","type_id","usr","usr","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FCS_CRC_EN_R","FCS_CRC_EN_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","RESANDRES_R","RESANDRES_W","TX_CRC_EN_R","TX_CRC_EN_W","W","WP_R","WP_W","WRSR_2B_R","WRSR_2B_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fcs_crc_en","fcs_crc_en","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","resandres","resandres","try_from","try_into","tx_crc_en","tx_crc_en","type_id","wp","wp","wrsr_2b","wrsr_2b","CLK_MODE_R","CLK_MODE_W","CS_HOLD_DLY_RES_R","CS_HOLD_DLY_RES_W","CTRL1_SPEC","R","W","bits","borrow","borrow_mut","clk_mode","clk_mode","cs_hold_dly_res","cs_hold_dly_res","from","into","try_from","try_into","type_id","CTRL2_SPEC","SYNC_RESET_W","W","bits","borrow","borrow_mut","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FLASH_PER_COMMAND_R","FLASH_PER_COMMAND_W","FLASH_PES_COMMAND_R","FLASH_PES_COMMAND_W","FLASH_SUS_CMD_SPEC","R","W","WAIT_PESR_COMMAND_R","WAIT_PESR_COMMAND_W","bits","borrow","borrow_mut","flash_per_command","flash_per_command","flash_pes_command","flash_pes_command","from","into","try_from","try_into","type_id","wait_pesr_command","wait_pesr_command","FLASH_PER_R","FLASH_PER_W","FLASH_PER_WAIT_EN_R","FLASH_PER_WAIT_EN_W","FLASH_PES_EN_R","FLASH_PES_EN_W","FLASH_PES_R","FLASH_PES_W","FLASH_PES_WAIT_EN_R","FLASH_PES_WAIT_EN_W","FLASH_SUS_CTRL_SPEC","PER_END_EN_R","PER_END_EN_W","PESR_END_MSK_R","PESR_END_MSK_W","PES_END_EN_R","PES_END_EN_W","PES_PER_EN_R","PES_PER_EN_W","R","RD_SUS_2B_R","RD_SUS_2B_W","SUS_TIMEOUT_CNT_R","SUS_TIMEOUT_CNT_W","W","bits","borrow","borrow_mut","flash_per","flash_per","flash_per_wait_en","flash_per_wait_en","flash_pes","flash_pes","flash_pes_en","flash_pes_en","flash_pes_wait_en","flash_pes_wait_en","from","into","per_end_en","per_end_en","pes_end_en","pes_end_en","pes_per_en","pes_per_en","pesr_end_msk","pesr_end_msk","rd_sus_2b","rd_sus_2b","sus_timeout_cnt","sus_timeout_cnt","try_from","try_into","type_id","FLASH_WAITI_CTRL_SPEC","R","W","WAITI_CMD_R","WAITI_CMD_W","WAITI_DUMMY_CYCLELEN_R","WAITI_DUMMY_CYCLELEN_W","WAITI_DUMMY_R","WAITI_DUMMY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","waiti_cmd","waiti_cmd","waiti_dummy","waiti_dummy","waiti_dummy_cyclelen","waiti_dummy_cyclelen","INT_CLR_SPEC","MST_ST_END_INT_CLR_W","PER_END_INT_CLR_W","PES_END_INT_CLR_W","SLV_ST_END_INT_CLR_W","W","WPE_END_INT_CLR_W","bits","borrow","borrow_mut","from","into","mst_st_end_int_clr","per_end_int_clr","pes_end_int_clr","slv_st_end_int_clr","try_from","try_into","type_id","wpe_end_int_clr","INT_ENA_SPEC","MST_ST_END_INT_ENA_R","MST_ST_END_INT_ENA_W","PER_END_INT_ENA_R","PER_END_INT_ENA_W","PES_END_INT_ENA_R","PES_END_INT_ENA_W","R","SLV_ST_END_INT_ENA_R","SLV_ST_END_INT_ENA_W","W","WPE_END_INT_ENA_R","WPE_END_INT_ENA_W","bits","borrow","borrow_mut","from","into","mst_st_end_int_ena","mst_st_end_int_ena","per_end_int_ena","per_end_int_ena","pes_end_int_ena","pes_end_int_ena","slv_st_end_int_ena","slv_st_end_int_ena","try_from","try_into","type_id","wpe_end_int_ena","wpe_end_int_ena","INT_RAW_SPEC","MST_ST_END_INT_RAW_R","MST_ST_END_INT_RAW_W","PER_END_INT_RAW_R","PER_END_INT_RAW_W","PES_END_INT_RAW_R","PES_END_INT_RAW_W","R","SLV_ST_END_INT_RAW_R","SLV_ST_END_INT_RAW_W","W","WPE_END_INT_RAW_R","WPE_END_INT_RAW_W","bits","borrow","borrow_mut","from","into","mst_st_end_int_raw","mst_st_end_int_raw","per_end_int_raw","per_end_int_raw","pes_end_int_raw","pes_end_int_raw","slv_st_end_int_raw","slv_st_end_int_raw","try_from","try_into","type_id","wpe_end_int_raw","wpe_end_int_raw","INT_ST_SPEC","MST_ST_END_INT_ST_R","PER_END_INT_ST_R","PES_END_INT_ST_R","R","SLV_ST_END_INT_ST_R","WPE_END_INT_ST_R","borrow","borrow_mut","from","into","mst_st_end_int_st","per_end_int_st","pes_end_int_st","slv_st_end_int_st","try_from","try_into","type_id","wpe_end_int_st","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs_keep_active","cs_keep_active","from","into","try_from","try_into","type_id","MISO_DLEN_SPEC","R","USR_MISO_DBITLEN_R","USR_MISO_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_miso_dbitlen","usr_miso_dbitlen","MOSI_DLEN_SPEC","R","USR_MOSI_DBITLEN_R","USR_MOSI_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_mosi_dbitlen","usr_mosi_dbitlen","R","RD_STATUS_SPEC","STATUS_R","STATUS_W","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","status","status","try_from","try_into","type_id","wb_mode","wb_mode","FLASH_DP_DLY_128_R","FLASH_DP_DLY_128_W","FLASH_HPM_DLY_128_R","FLASH_HPM_DLY_128_W","FLASH_PER_DLY_128_R","FLASH_PER_DLY_128_W","FLASH_PES_DLY_128_R","FLASH_PES_DLY_128_W","FLASH_RES_DLY_128_R","FLASH_RES_DLY_128_W","FLASH_SUS_R","FLASH_SUS_W","R","SPI0_LOCK_EN_R","SPI0_LOCK_EN_W","SUS_STATUS_SPEC","W","WAIT_PESR_CMD_2B_R","WAIT_PESR_CMD_2B_W","bits","borrow","borrow_mut","flash_dp_dly_128","flash_dp_dly_128","flash_hpm_dly_128","flash_hpm_dly_128","flash_per_dly_128","flash_per_dly_128","flash_pes_dly_128","flash_pes_dly_128","flash_res_dly_128","flash_res_dly_128","flash_sus","flash_sus","from","into","spi0_lock_en","spi0_lock_en","try_from","try_into","type_id","wait_pesr_cmd_2b","wait_pesr_cmd_2b","EXTRA_DUMMY_CYCLELEN_R","EXTRA_DUMMY_CYCLELEN_W","R","TIMING_CALI_R","TIMING_CALI_SPEC","TIMING_CALI_W","W","bits","borrow","borrow_mut","extra_dummy_cyclelen","extra_dummy_cyclelen","from","into","timing_cali","timing_cali","try_from","try_into","type_id","DATA_R","R","TX_CRC_SPEC","borrow","borrow_mut","data","from","into","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","FWRITE_DIO_R","FWRITE_DIO_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_QIO_R","FWRITE_QIO_W","FWRITE_QUAD_R","FWRITE_QUAD_W","R","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","from","fwrite_dio","fwrite_dio","fwrite_dual","fwrite_dual","fwrite_qio","fwrite_qio","fwrite_quad","fwrite_quad","into","try_from","try_into","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","ADDR","CLK_GATE","CLOCK","CMD","CTRL","DATE","DIN_MODE","DIN_NUM","DMA_CONF","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_ST","DOUT_MODE","MISC","MS_DLEN","RegisterBlock","SLAVE","SLAVE1","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","clk_gate","clk_gate","clock","clock","cmd","cmd","ctrl","ctrl","date","date","din_mode","din_mode","din_num","din_num","dma_conf","dma_conf","dma_int_clr","dma_int_clr","dma_int_ena","dma_int_ena","dma_int_raw","dma_int_raw","dma_int_st","dma_int_st","dout_mode","dout_mode","from","into","misc","misc","ms_dlen","ms_dlen","slave","slave","slave1","slave1","try_from","try_into","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CLK_EN_R","CLK_EN_W","CLK_GATE_SPEC","MST_CLK_ACTIVE_R","MST_CLK_ACTIVE_W","MST_CLK_SEL_R","MST_CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","mst_clk_active","mst_clk_active","mst_clk_sel","mst_clk_sel","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLKDIV_PRE_R","CLKDIV_PRE_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","clkdiv_pre","clkdiv_pre","from","into","try_from","try_into","type_id","CMD_SPEC","CONF_BITLEN_R","CONF_BITLEN_W","R","UPDATE_R","UPDATE_W","USR_R","USR_W","W","bits","borrow","borrow_mut","conf_bitlen","conf_bitlen","from","into","try_from","try_into","type_id","update","update","usr","usr","CTRL_SPEC","DUMMY_OUT_R","DUMMY_OUT_W","D_POL_R","D_POL_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QUAD_R","FREAD_QUAD_W","HOLD_POL_R","HOLD_POL_W","Q_POL_R","Q_POL_W","R","RD_BIT_ORDER_R","RD_BIT_ORDER_W","W","WP_POL_R","WP_POL_W","WR_BIT_ORDER_R","WR_BIT_ORDER_W","bits","borrow","borrow_mut","d_pol","d_pol","dummy_out","dummy_out","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fread_dual","fread_dual","fread_quad","fread_quad","from","hold_pol","hold_pol","into","q_pol","q_pol","rd_bit_order","rd_bit_order","try_from","try_into","type_id","wp_pol","wp_pol","wr_bit_order","wr_bit_order","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN0_MODE_W","DIN1_MODE_R","DIN1_MODE_W","DIN2_MODE_R","DIN2_MODE_W","DIN3_MODE_R","DIN3_MODE_W","DIN_MODE_SPEC","R","TIMING_HCLK_ACTIVE_R","TIMING_HCLK_ACTIVE_W","W","bits","borrow","borrow_mut","din0_mode","din0_mode","din1_mode","din1_mode","din2_mode","din2_mode","din3_mode","din3_mode","from","into","timing_hclk_active","timing_hclk_active","try_from","try_into","type_id","DIN0_NUM_R","DIN0_NUM_W","DIN1_NUM_R","DIN1_NUM_W","DIN2_NUM_R","DIN2_NUM_W","DIN3_NUM_R","DIN3_NUM_W","DIN_NUM_SPEC","R","W","bits","borrow","borrow_mut","din0_num","din0_num","din1_num","din1_num","din2_num","din2_num","din3_num","din3_num","from","into","try_from","try_into","type_id","BUF_AFIFO_RST_W","DMA_AFIFO_RST_W","DMA_CONF_SPEC","DMA_RX_ENA_R","DMA_RX_ENA_W","DMA_SLV_SEG_TRANS_EN_R","DMA_SLV_SEG_TRANS_EN_W","DMA_TX_ENA_R","DMA_TX_ENA_W","R","RX_AFIFO_RST_W","RX_EOF_EN_R","RX_EOF_EN_W","SLV_RX_SEG_TRANS_CLR_EN_R","SLV_RX_SEG_TRANS_CLR_EN_W","SLV_TX_SEG_TRANS_CLR_EN_R","SLV_TX_SEG_TRANS_CLR_EN_W","W","bits","borrow","borrow_mut","buf_afifo_rst","dma_afifo_rst","dma_rx_ena","dma_rx_ena","dma_slv_seg_trans_en","dma_slv_seg_trans_en","dma_tx_ena","dma_tx_ena","from","into","rx_afifo_rst","rx_eof_en","rx_eof_en","slv_rx_seg_trans_clr_en","slv_rx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","try_from","try_into","type_id","APP1_INT_CLR_W","APP2_INT_CLR_W","DMA_INFIFO_FULL_ERR_INT_CLR_W","DMA_INT_CLR_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W","DMA_SEG_TRANS_DONE_INT_CLR_W","MST_RX_AFIFO_WFULL_ERR_INT_CLR_W","MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W","SEG_MAGIC_ERR_INT_CLR_W","SLV_BUF_ADDR_ERR_INT_CLR_W","SLV_CMD7_INT_CLR_W","SLV_CMD8_INT_CLR_W","SLV_CMD9_INT_CLR_W","SLV_CMDA_INT_CLR_W","SLV_CMD_ERR_INT_CLR_W","SLV_EN_QPI_INT_CLR_W","SLV_EX_QPI_INT_CLR_W","SLV_RD_BUF_DONE_INT_CLR_W","SLV_RD_DMA_DONE_INT_CLR_W","SLV_WR_BUF_DONE_INT_CLR_W","SLV_WR_DMA_DONE_INT_CLR_W","TRANS_DONE_INT_CLR_W","W","app1_int_clr","app2_int_clr","bits","borrow","borrow_mut","dma_infifo_full_err_int_clr","dma_outfifo_empty_err_int_clr","dma_seg_trans_done_int_clr","from","into","mst_rx_afifo_wfull_err_int_clr","mst_tx_afifo_rempty_err_int_clr","seg_magic_err_int_clr","slv_buf_addr_err_int_clr","slv_cmd7_int_clr","slv_cmd8_int_clr","slv_cmd9_int_clr","slv_cmd_err_int_clr","slv_cmda_int_clr","slv_en_qpi_int_clr","slv_ex_qpi_int_clr","slv_rd_buf_done_int_clr","slv_rd_dma_done_int_clr","slv_wr_buf_done_int_clr","slv_wr_dma_done_int_clr","trans_done_int_clr","try_from","try_into","type_id","APP1_INT_ENA_R","APP1_INT_ENA_W","APP2_INT_ENA_R","APP2_INT_ENA_W","DMA_INFIFO_FULL_ERR_INT_ENA_R","DMA_INFIFO_FULL_ERR_INT_ENA_W","DMA_INT_ENA_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W","DMA_SEG_TRANS_DONE_INT_ENA_R","DMA_SEG_TRANS_DONE_INT_ENA_W","MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","MST_RX_AFIFO_WFULL_ERR_INT_ENA_W","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W","R","SEG_MAGIC_ERR_INT_ENA_R","SEG_MAGIC_ERR_INT_ENA_W","SLV_BUF_ADDR_ERR_INT_ENA_R","SLV_BUF_ADDR_ERR_INT_ENA_W","SLV_CMD7_INT_ENA_R","SLV_CMD7_INT_ENA_W","SLV_CMD8_INT_ENA_R","SLV_CMD8_INT_ENA_W","SLV_CMD9_INT_ENA_R","SLV_CMD9_INT_ENA_W","SLV_CMDA_INT_ENA_R","SLV_CMDA_INT_ENA_W","SLV_CMD_ERR_INT_ENA_R","SLV_CMD_ERR_INT_ENA_W","SLV_EN_QPI_INT_ENA_R","SLV_EN_QPI_INT_ENA_W","SLV_EX_QPI_INT_ENA_R","SLV_EX_QPI_INT_ENA_W","SLV_RD_BUF_DONE_INT_ENA_R","SLV_RD_BUF_DONE_INT_ENA_W","SLV_RD_DMA_DONE_INT_ENA_R","SLV_RD_DMA_DONE_INT_ENA_W","SLV_WR_BUF_DONE_INT_ENA_R","SLV_WR_BUF_DONE_INT_ENA_W","SLV_WR_DMA_DONE_INT_ENA_R","SLV_WR_DMA_DONE_INT_ENA_W","TRANS_DONE_INT_ENA_R","TRANS_DONE_INT_ENA_W","W","app1_int_ena","app1_int_ena","app2_int_ena","app2_int_ena","bits","borrow","borrow_mut","dma_infifo_full_err_int_ena","dma_infifo_full_err_int_ena","dma_outfifo_empty_err_int_ena","dma_outfifo_empty_err_int_ena","dma_seg_trans_done_int_ena","dma_seg_trans_done_int_ena","from","into","mst_rx_afifo_wfull_err_int_ena","mst_rx_afifo_wfull_err_int_ena","mst_tx_afifo_rempty_err_int_ena","mst_tx_afifo_rempty_err_int_ena","seg_magic_err_int_ena","seg_magic_err_int_ena","slv_buf_addr_err_int_ena","slv_buf_addr_err_int_ena","slv_cmd7_int_ena","slv_cmd7_int_ena","slv_cmd8_int_ena","slv_cmd8_int_ena","slv_cmd9_int_ena","slv_cmd9_int_ena","slv_cmd_err_int_ena","slv_cmd_err_int_ena","slv_cmda_int_ena","slv_cmda_int_ena","slv_en_qpi_int_ena","slv_en_qpi_int_ena","slv_ex_qpi_int_ena","slv_ex_qpi_int_ena","slv_rd_buf_done_int_ena","slv_rd_buf_done_int_ena","slv_rd_dma_done_int_ena","slv_rd_dma_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_dma_done_int_ena","slv_wr_dma_done_int_ena","trans_done_int_ena","trans_done_int_ena","try_from","try_into","type_id","APP1_INT_RAW_R","APP1_INT_RAW_W","APP2_INT_RAW_R","APP2_INT_RAW_W","DMA_INFIFO_FULL_ERR_INT_RAW_R","DMA_INFIFO_FULL_ERR_INT_RAW_W","DMA_INT_RAW_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W","DMA_SEG_TRANS_DONE_INT_RAW_R","DMA_SEG_TRANS_DONE_INT_RAW_W","MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","MST_RX_AFIFO_WFULL_ERR_INT_RAW_W","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W","R","SEG_MAGIC_ERR_INT_RAW_R","SEG_MAGIC_ERR_INT_RAW_W","SLV_BUF_ADDR_ERR_INT_RAW_R","SLV_BUF_ADDR_ERR_INT_RAW_W","SLV_CMD7_INT_RAW_R","SLV_CMD7_INT_RAW_W","SLV_CMD8_INT_RAW_R","SLV_CMD8_INT_RAW_W","SLV_CMD9_INT_RAW_R","SLV_CMD9_INT_RAW_W","SLV_CMDA_INT_RAW_R","SLV_CMDA_INT_RAW_W","SLV_CMD_ERR_INT_RAW_R","SLV_CMD_ERR_INT_RAW_W","SLV_EN_QPI_INT_RAW_R","SLV_EN_QPI_INT_RAW_W","SLV_EX_QPI_INT_RAW_R","SLV_EX_QPI_INT_RAW_W","SLV_RD_BUF_DONE_INT_RAW_R","SLV_RD_BUF_DONE_INT_RAW_W","SLV_RD_DMA_DONE_INT_RAW_R","SLV_RD_DMA_DONE_INT_RAW_W","SLV_WR_BUF_DONE_INT_RAW_R","SLV_WR_BUF_DONE_INT_RAW_W","SLV_WR_DMA_DONE_INT_RAW_R","SLV_WR_DMA_DONE_INT_RAW_W","TRANS_DONE_INT_RAW_R","TRANS_DONE_INT_RAW_W","W","app1_int_raw","app1_int_raw","app2_int_raw","app2_int_raw","bits","borrow","borrow_mut","dma_infifo_full_err_int_raw","dma_infifo_full_err_int_raw","dma_outfifo_empty_err_int_raw","dma_outfifo_empty_err_int_raw","dma_seg_trans_done_int_raw","dma_seg_trans_done_int_raw","from","into","mst_rx_afifo_wfull_err_int_raw","mst_rx_afifo_wfull_err_int_raw","mst_tx_afifo_rempty_err_int_raw","mst_tx_afifo_rempty_err_int_raw","seg_magic_err_int_raw","seg_magic_err_int_raw","slv_buf_addr_err_int_raw","slv_buf_addr_err_int_raw","slv_cmd7_int_raw","slv_cmd7_int_raw","slv_cmd8_int_raw","slv_cmd8_int_raw","slv_cmd9_int_raw","slv_cmd9_int_raw","slv_cmd_err_int_raw","slv_cmd_err_int_raw","slv_cmda_int_raw","slv_cmda_int_raw","slv_en_qpi_int_raw","slv_en_qpi_int_raw","slv_ex_qpi_int_raw","slv_ex_qpi_int_raw","slv_rd_buf_done_int_raw","slv_rd_buf_done_int_raw","slv_rd_dma_done_int_raw","slv_rd_dma_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_dma_done_int_raw","slv_wr_dma_done_int_raw","trans_done_int_raw","trans_done_int_raw","try_from","try_into","type_id","APP1_INT_ST_R","APP2_INT_ST_R","DMA_INFIFO_FULL_ERR_INT_ST_R","DMA_INT_ST_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","DMA_SEG_TRANS_DONE_INT_ST_R","MST_RX_AFIFO_WFULL_ERR_INT_ST_R","MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","R","SEG_MAGIC_ERR_INT_ST_R","SLV_BUF_ADDR_ERR_INT_ST_R","SLV_CMD7_INT_ST_R","SLV_CMD8_INT_ST_R","SLV_CMD9_INT_ST_R","SLV_CMDA_INT_ST_R","SLV_CMD_ERR_INT_ST_R","SLV_EN_QPI_INT_ST_R","SLV_EX_QPI_INT_ST_R","SLV_RD_BUF_DONE_INT_ST_R","SLV_RD_DMA_DONE_INT_ST_R","SLV_WR_BUF_DONE_INT_ST_R","SLV_WR_DMA_DONE_INT_ST_R","TRANS_DONE_INT_ST_R","app1_int_st","app2_int_st","borrow","borrow_mut","dma_infifo_full_err_int_st","dma_outfifo_empty_err_int_st","dma_seg_trans_done_int_st","from","into","mst_rx_afifo_wfull_err_int_st","mst_tx_afifo_rempty_err_int_st","seg_magic_err_int_st","slv_buf_addr_err_int_st","slv_cmd7_int_st","slv_cmd8_int_st","slv_cmd9_int_st","slv_cmd_err_int_st","slv_cmda_int_st","slv_en_qpi_int_st","slv_ex_qpi_int_st","slv_rd_buf_done_int_st","slv_rd_dma_done_int_st","slv_wr_buf_done_int_st","slv_wr_dma_done_int_st","trans_done_int_st","try_from","try_into","type_id","DOUT0_MODE_R","DOUT0_MODE_W","DOUT1_MODE_R","DOUT1_MODE_W","DOUT2_MODE_R","DOUT2_MODE_W","DOUT3_MODE_R","DOUT3_MODE_W","DOUT_MODE_SPEC","R","W","bits","borrow","borrow_mut","dout0_mode","dout0_mode","dout1_mode","dout1_mode","dout2_mode","dout2_mode","dout3_mode","dout3_mode","from","into","try_from","try_into","type_id","CK_DIS_R","CK_DIS_W","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS2_DIS_R","CS2_DIS_W","CS3_DIS_R","CS3_DIS_W","CS4_DIS_R","CS4_DIS_W","CS5_DIS_R","CS5_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MASTER_CS_POL_R","MASTER_CS_POL_W","MISC_SPEC","QUAD_DIN_PIN_SWAP_R","QUAD_DIN_PIN_SWAP_W","R","SLAVE_CS_POL_R","SLAVE_CS_POL_W","W","bits","borrow","borrow_mut","ck_dis","ck_dis","ck_idle_edge","ck_idle_edge","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs2_dis","cs2_dis","cs3_dis","cs3_dis","cs4_dis","cs4_dis","cs5_dis","cs5_dis","cs_keep_active","cs_keep_active","from","into","master_cs_pol","master_cs_pol","quad_din_pin_swap","quad_din_pin_swap","slave_cs_pol","slave_cs_pol","try_from","try_into","type_id","MS_DATA_BITLEN_R","MS_DATA_BITLEN_W","MS_DLEN_SPEC","R","W","bits","borrow","borrow_mut","from","into","ms_data_bitlen","ms_data_bitlen","try_from","try_into","type_id","CLK_MODE_13_R","CLK_MODE_13_W","CLK_MODE_R","CLK_MODE_W","DMA_SEG_MAGIC_VALUE_R","DMA_SEG_MAGIC_VALUE_W","MODE_R","MODE_W","R","RSCK_DATA_OUT_R","RSCK_DATA_OUT_W","SLAVE_SPEC","SLV_RDBUF_BITLEN_EN_R","SLV_RDBUF_BITLEN_EN_W","SLV_RDDMA_BITLEN_EN_R","SLV_RDDMA_BITLEN_EN_W","SLV_WRBUF_BITLEN_EN_R","SLV_WRBUF_BITLEN_EN_W","SLV_WRDMA_BITLEN_EN_R","SLV_WRDMA_BITLEN_EN_W","SOFT_RESET_W","USR_CONF_R","USR_CONF_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","clk_mode_13","clk_mode_13","dma_seg_magic_value","dma_seg_magic_value","from","into","mode","mode","rsck_data_out","rsck_data_out","slv_rdbuf_bitlen_en","slv_rdbuf_bitlen_en","slv_rddma_bitlen_en","slv_rddma_bitlen_en","slv_wrbuf_bitlen_en","slv_wrbuf_bitlen_en","slv_wrdma_bitlen_en","slv_wrdma_bitlen_en","soft_reset","try_from","try_into","type_id","usr_conf","usr_conf","R","SLAVE1_SPEC","SLV_DATA_BITLEN_R","SLV_DATA_BITLEN_W","SLV_LAST_ADDR_R","SLV_LAST_ADDR_W","SLV_LAST_COMMAND_R","SLV_LAST_COMMAND_W","W","bits","borrow","borrow_mut","from","into","slv_data_bitlen","slv_data_bitlen","slv_last_addr","slv_last_addr","slv_last_command","slv_last_command","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","DOUTDIN_R","DOUTDIN_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_QUAD_R","FWRITE_QUAD_W","QPI_MODE_R","QPI_MODE_W","R","RSCK_I_EDGE_R","RSCK_I_EDGE_W","SIO_R","SIO_W","TSCK_I_EDGE_R","TSCK_I_EDGE_W","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_CONF_NXT_R","USR_CONF_NXT_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","doutdin","doutdin","from","fwrite_dual","fwrite_dual","fwrite_quad","fwrite_quad","into","qpi_mode","qpi_mode","rsck_i_edge","rsck_i_edge","sio","sio","try_from","try_into","tsck_i_edge","tsck_i_edge","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_conf_nxt","usr_conf_nxt","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","MST_WFULL_ERR_END_EN_R","MST_WFULL_ERR_END_EN_W","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","mst_wfull_err_end_en","mst_wfull_err_end_en","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","MST_REMPTY_ERR_END_EN_R","MST_REMPTY_ERR_END_EN_W","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","mst_rempty_err_end_en","mst_rempty_err_end_en","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","BT_LPCK_DIV_FRAC","BT_LPCK_DIV_INT","CACHE_CONTROL","CLOCK_GATE","COMB_PVT_ERR_HVT_SITE0","COMB_PVT_ERR_HVT_SITE1","COMB_PVT_ERR_HVT_SITE2","COMB_PVT_ERR_HVT_SITE3","COMB_PVT_ERR_LVT_SITE0","COMB_PVT_ERR_LVT_SITE1","COMB_PVT_ERR_LVT_SITE2","COMB_PVT_ERR_LVT_SITE3","COMB_PVT_ERR_NVT_SITE0","COMB_PVT_ERR_NVT_SITE1","COMB_PVT_ERR_NVT_SITE2","COMB_PVT_ERR_NVT_SITE3","COMB_PVT_HVT_CONF","COMB_PVT_LVT_CONF","COMB_PVT_NVT_CONF","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PERI_CLK_EN","CPU_PERI_RST_EN","CPU_PER_CONF","EDMA_CTRL","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","MEM_PD_MASK","MEM_PVT","PERIP_CLK_EN0","PERIP_CLK_EN1","PERIP_RST_EN0","PERIP_RST_EN1","REDUNDANT_ECO_CTRL","RSA_PD_CTRL","RTC_FASTMEM_CONFIG","RTC_FASTMEM_CRC","RegisterBlock","SYSCLK_CONF","SYSTEM_REG_DATE","borrow","borrow_mut","bt_lpck_div_frac","bt_lpck_div_frac","bt_lpck_div_int","bt_lpck_div_int","cache_control","cache_control","clock_gate","clock_gate","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site3","comb_pvt_err_hvt_site3","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site3","comb_pvt_err_lvt_site3","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site3","comb_pvt_err_nvt_site3","comb_pvt_hvt_conf","comb_pvt_hvt_conf","comb_pvt_lvt_conf","comb_pvt_lvt_conf","comb_pvt_nvt_conf","comb_pvt_nvt_conf","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","cpu_per_conf","cpu_per_conf","cpu_peri_clk_en","cpu_peri_clk_en","cpu_peri_rst_en","cpu_peri_rst_en","edma_ctrl","edma_ctrl","external_device_encrypt_decrypt_control","external_device_encrypt_decrypt_control","from","into","mem_pd_mask","mem_pd_mask","mem_pvt","mem_pvt","perip_clk_en0","perip_clk_en0","perip_clk_en1","perip_clk_en1","perip_rst_en0","perip_rst_en0","perip_rst_en1","perip_rst_en1","redundant_eco_ctrl","redundant_eco_ctrl","rsa_pd_ctrl","rsa_pd_ctrl","rtc_fastmem_config","rtc_fastmem_config","rtc_fastmem_crc","rtc_fastmem_crc","sysclk_conf","sysclk_conf","system_reg_date","system_reg_date","try_from","try_into","type_id","BT_LPCK_DIV_A_R","BT_LPCK_DIV_A_W","BT_LPCK_DIV_B_R","BT_LPCK_DIV_B_W","BT_LPCK_DIV_FRAC_SPEC","LPCLK_RTC_EN_R","LPCLK_RTC_EN_W","LPCLK_SEL_8M_R","LPCLK_SEL_8M_W","LPCLK_SEL_RTC_SLOW_R","LPCLK_SEL_RTC_SLOW_W","LPCLK_SEL_XTAL32K_R","LPCLK_SEL_XTAL32K_W","LPCLK_SEL_XTAL_R","LPCLK_SEL_XTAL_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_a","bt_lpck_div_a","bt_lpck_div_b","bt_lpck_div_b","from","into","lpclk_rtc_en","lpclk_rtc_en","lpclk_sel_8m","lpclk_sel_8m","lpclk_sel_rtc_slow","lpclk_sel_rtc_slow","lpclk_sel_xtal","lpclk_sel_xtal","lpclk_sel_xtal32k","lpclk_sel_xtal32k","try_from","try_into","type_id","BT_LPCK_DIV_INT_SPEC","BT_LPCK_DIV_NUM_R","BT_LPCK_DIV_NUM_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_num","bt_lpck_div_num","from","into","try_from","try_into","type_id","CACHE_CONTROL_SPEC","DCACHE_CLK_ON_R","DCACHE_CLK_ON_W","DCACHE_RESET_R","DCACHE_RESET_W","ICACHE_CLK_ON_R","ICACHE_CLK_ON_W","ICACHE_RESET_R","ICACHE_RESET_W","R","W","bits","borrow","borrow_mut","dcache_clk_on","dcache_clk_on","dcache_reset","dcache_reset","from","icache_clk_on","icache_clk_on","icache_reset","icache_reset","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site3","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_HVT_W","COMB_PATH_LEN_HVT_R","COMB_PATH_LEN_HVT_W","COMB_PVT_HVT_CONF_SPEC","COMB_PVT_MONITOR_EN_HVT_R","COMB_PVT_MONITOR_EN_HVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_hvt","comb_path_len_hvt","comb_path_len_hvt","comb_pvt_monitor_en_hvt","comb_pvt_monitor_en_hvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_LVT_W","COMB_PATH_LEN_LVT_R","COMB_PATH_LEN_LVT_W","COMB_PVT_LVT_CONF_SPEC","COMB_PVT_MONITOR_EN_LVT_R","COMB_PVT_MONITOR_EN_LVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_lvt","comb_path_len_lvt","comb_path_len_lvt","comb_pvt_monitor_en_lvt","comb_pvt_monitor_en_lvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_NVT_W","COMB_PATH_LEN_NVT_R","COMB_PATH_LEN_NVT_W","COMB_PVT_MONITOR_EN_NVT_R","COMB_PVT_MONITOR_EN_NVT_W","COMB_PVT_NVT_CONF_SPEC","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_nvt","comb_path_len_nvt","comb_path_len_nvt","comb_pvt_monitor_en_nvt","comb_pvt_monitor_en_nvt","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_R","CPU_INTR_FROM_CPU_0_SPEC","CPU_INTR_FROM_CPU_0_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_R","CPU_INTR_FROM_CPU_1_SPEC","CPU_INTR_FROM_CPU_1_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_R","CPU_INTR_FROM_CPU_2_SPEC","CPU_INTR_FROM_CPU_2_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_R","CPU_INTR_FROM_CPU_3_SPEC","CPU_INTR_FROM_CPU_3_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPU_PER_CONF_SPEC","CPU_WAITI_DELAY_NUM_R","CPU_WAITI_DELAY_NUM_W","CPU_WAIT_MODE_FORCE_ON_R","CPU_WAIT_MODE_FORCE_ON_W","PLL_FREQ_SEL_R","PLL_FREQ_SEL_W","R","W","bits","borrow","borrow_mut","cpu_wait_mode_force_on","cpu_wait_mode_force_on","cpu_waiti_delay_num","cpu_waiti_delay_num","cpuperiod_sel","cpuperiod_sel","from","into","pll_freq_sel","pll_freq_sel","try_from","try_into","type_id","CLK_EN_ASSIST_DEBUG_R","CLK_EN_ASSIST_DEBUG_W","CLK_EN_DEDICATED_GPIO_R","CLK_EN_DEDICATED_GPIO_W","CPU_PERI_CLK_EN_SPEC","R","W","bits","borrow","borrow_mut","clk_en_assist_debug","clk_en_assist_debug","clk_en_dedicated_gpio","clk_en_dedicated_gpio","from","into","try_from","try_into","type_id","CPU_PERI_RST_EN_SPEC","R","RST_EN_ASSIST_DEBUG_R","RST_EN_ASSIST_DEBUG_W","RST_EN_DEDICATED_GPIO_R","RST_EN_DEDICATED_GPIO_W","W","bits","borrow","borrow_mut","from","into","rst_en_assist_debug","rst_en_assist_debug","rst_en_dedicated_gpio","rst_en_dedicated_gpio","try_from","try_into","type_id","EDMA_CLK_ON_R","EDMA_CLK_ON_W","EDMA_CTRL_SPEC","EDMA_RESET_R","EDMA_RESET_W","R","W","bits","borrow","borrow_mut","edma_clk_on","edma_clk_on","edma_reset","edma_reset","from","into","try_from","try_into","type_id","ENABLE_DOWNLOAD_DB_ENCRYPT_R","ENABLE_DOWNLOAD_DB_ENCRYPT_W","ENABLE_DOWNLOAD_G0CB_DECRYPT_R","ENABLE_DOWNLOAD_G0CB_DECRYPT_W","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W","ENABLE_SPI_MANUAL_ENCRYPT_R","ENABLE_SPI_MANUAL_ENCRYPT_W","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC","R","W","bits","borrow","borrow_mut","enable_download_db_encrypt","enable_download_db_encrypt","enable_download_g0cb_decrypt","enable_download_g0cb_decrypt","enable_download_manual_encrypt","enable_download_manual_encrypt","enable_spi_manual_encrypt","enable_spi_manual_encrypt","from","into","try_from","try_into","type_id","LSLP_MEM_PD_MASK_R","LSLP_MEM_PD_MASK_W","MEM_PD_MASK_SPEC","R","W","bits","borrow","borrow_mut","from","into","lslp_mem_pd_mask","lslp_mem_pd_mask","try_from","try_into","type_id","MEM_ERR_CNT_CLR_W","MEM_PATH_LEN_R","MEM_PATH_LEN_W","MEM_PVT_SPEC","MEM_TIMING_ERR_CNT_R","MEM_VT_SEL_R","MEM_VT_SEL_W","MONITOR_EN_R","MONITOR_EN_W","R","W","bits","borrow","borrow_mut","from","into","mem_err_cnt_clr","mem_path_len","mem_path_len","mem_timing_err_cnt","mem_vt_sel","mem_vt_sel","monitor_en","monitor_en","try_from","try_into","type_id","ADC2_ARB_CLK_EN_R","ADC2_ARB_CLK_EN_W","APB_SARADC_CLK_EN_R","APB_SARADC_CLK_EN_W","EFUSE_CLK_EN_R","EFUSE_CLK_EN_W","EXT1_CLK_EN_R","EXT1_CLK_EN_W","I2C_EXT0_CLK_EN_R","I2C_EXT0_CLK_EN_W","I2S0_CLK_EN_R","I2S0_CLK_EN_W","I2S1_CLK_EN_R","I2S1_CLK_EN_W","LEDC_CLK_EN_R","LEDC_CLK_EN_W","PCNT_CLK_EN_R","PCNT_CLK_EN_W","PERIP_CLK_EN0_SPEC","PWM0_CLK_EN_R","PWM0_CLK_EN_W","PWM1_CLK_EN_R","PWM1_CLK_EN_W","PWM2_CLK_EN_R","PWM2_CLK_EN_W","PWM3_CLK_EN_R","PWM3_CLK_EN_W","R","RMT_CLK_EN_R","RMT_CLK_EN_W","SPI01_CLK_EN_R","SPI01_CLK_EN_W","SPI2_CLK_EN_R","SPI2_CLK_EN_W","SPI2_DMA_CLK_EN_R","SPI2_DMA_CLK_EN_W","SPI3_CLK_EN_R","SPI3_CLK_EN_W","SPI3_DMA_CLK_EN_R","SPI3_DMA_CLK_EN_W","SPI4_CLK_EN_R","SPI4_CLK_EN_W","SYSTIMER_CLK_EN_R","SYSTIMER_CLK_EN_W","TIMERGROUP1_CLK_EN_R","TIMERGROUP1_CLK_EN_W","TIMERGROUP_CLK_EN_R","TIMERGROUP_CLK_EN_W","TIMERS_CLK_EN_R","TIMERS_CLK_EN_W","TWAI_CLK_EN_R","TWAI_CLK_EN_W","UART1_CLK_EN_R","UART1_CLK_EN_W","UART_CLK_EN_R","UART_CLK_EN_W","UART_MEM_CLK_EN_R","UART_MEM_CLK_EN_W","UHCI0_CLK_EN_R","UHCI0_CLK_EN_W","UHCI1_CLK_EN_R","UHCI1_CLK_EN_W","USB_DEVICE_CLK_EN_R","USB_DEVICE_CLK_EN_W","W","WDG_CLK_EN_R","WDG_CLK_EN_W","adc2_arb_clk_en","adc2_arb_clk_en","apb_saradc_clk_en","apb_saradc_clk_en","bits","borrow","borrow_mut","efuse_clk_en","efuse_clk_en","ext1_clk_en","ext1_clk_en","from","i2c_ext0_clk_en","i2c_ext0_clk_en","i2s0_clk_en","i2s0_clk_en","i2s1_clk_en","i2s1_clk_en","into","ledc_clk_en","ledc_clk_en","pcnt_clk_en","pcnt_clk_en","pwm0_clk_en","pwm0_clk_en","pwm1_clk_en","pwm1_clk_en","pwm2_clk_en","pwm2_clk_en","pwm3_clk_en","pwm3_clk_en","rmt_clk_en","rmt_clk_en","spi01_clk_en","spi01_clk_en","spi2_clk_en","spi2_clk_en","spi2_dma_clk_en","spi2_dma_clk_en","spi3_clk_en","spi3_clk_en","spi3_dma_clk_en","spi3_dma_clk_en","spi4_clk_en","spi4_clk_en","systimer_clk_en","systimer_clk_en","timergroup1_clk_en","timergroup1_clk_en","timergroup_clk_en","timergroup_clk_en","timers_clk_en","timers_clk_en","try_from","try_into","twai_clk_en","twai_clk_en","type_id","uart1_clk_en","uart1_clk_en","uart_clk_en","uart_clk_en","uart_mem_clk_en","uart_mem_clk_en","uhci0_clk_en","uhci0_clk_en","uhci1_clk_en","uhci1_clk_en","usb_device_clk_en","usb_device_clk_en","wdg_clk_en","wdg_clk_en","CRYPTO_AES_CLK_EN_R","CRYPTO_AES_CLK_EN_W","CRYPTO_DS_CLK_EN_R","CRYPTO_DS_CLK_EN_W","CRYPTO_HMAC_CLK_EN_R","CRYPTO_HMAC_CLK_EN_W","CRYPTO_RSA_CLK_EN_R","CRYPTO_RSA_CLK_EN_W","CRYPTO_SHA_CLK_EN_R","CRYPTO_SHA_CLK_EN_W","DMA_CLK_EN_R","DMA_CLK_EN_W","LCD_CAM_CLK_EN_R","LCD_CAM_CLK_EN_W","PERIP_CLK_EN1_SPEC","R","SDIO_HOST_CLK_EN_R","SDIO_HOST_CLK_EN_W","TSENS_CLK_EN_R","TSENS_CLK_EN_W","UART2_CLK_EN_R","UART2_CLK_EN_W","W","bits","borrow","borrow_mut","crypto_aes_clk_en","crypto_aes_clk_en","crypto_ds_clk_en","crypto_ds_clk_en","crypto_hmac_clk_en","crypto_hmac_clk_en","crypto_rsa_clk_en","crypto_rsa_clk_en","crypto_sha_clk_en","crypto_sha_clk_en","dma_clk_en","dma_clk_en","from","into","lcd_cam_clk_en","lcd_cam_clk_en","sdio_host_clk_en","sdio_host_clk_en","try_from","try_into","tsens_clk_en","tsens_clk_en","type_id","uart2_clk_en","uart2_clk_en","ADC2_ARB_RST_R","ADC2_ARB_RST_W","APB_SARADC_RST_R","APB_SARADC_RST_W","EFUSE_RST_R","EFUSE_RST_W","EXT1_RST_R","EXT1_RST_W","I2C_EXT0_RST_R","I2C_EXT0_RST_W","I2S0_RST_R","I2S0_RST_W","I2S1_RST_R","I2S1_RST_W","LEDC_RST_R","LEDC_RST_W","PCNT_RST_R","PCNT_RST_W","PERIP_RST_EN0_SPEC","PWM0_RST_R","PWM0_RST_W","PWM1_RST_R","PWM1_RST_W","PWM2_RST_R","PWM2_RST_W","PWM3_RST_R","PWM3_RST_W","R","RMT_RST_R","RMT_RST_W","SPI01_RST_R","SPI01_RST_W","SPI2_DMA_RST_R","SPI2_DMA_RST_W","SPI2_RST_R","SPI2_RST_W","SPI3_DMA_RST_R","SPI3_DMA_RST_W","SPI3_RST_R","SPI3_RST_W","SPI4_RST_R","SPI4_RST_W","SYSTIMER_RST_R","SYSTIMER_RST_W","TIMERGROUP1_RST_R","TIMERGROUP1_RST_W","TIMERGROUP_RST_R","TIMERGROUP_RST_W","TIMERS_RST_R","TIMERS_RST_W","TWAI_RST_R","TWAI_RST_W","UART1_RST_R","UART1_RST_W","UART_MEM_RST_R","UART_MEM_RST_W","UART_RST_R","UART_RST_W","UHCI0_RST_R","UHCI0_RST_W","UHCI1_RST_R","UHCI1_RST_W","USB_DEVICE_RST_R","USB_DEVICE_RST_W","W","WDG_RST_R","WDG_RST_W","adc2_arb_rst","adc2_arb_rst","apb_saradc_rst","apb_saradc_rst","bits","borrow","borrow_mut","efuse_rst","efuse_rst","ext1_rst","ext1_rst","from","i2c_ext0_rst","i2c_ext0_rst","i2s0_rst","i2s0_rst","i2s1_rst","i2s1_rst","into","ledc_rst","ledc_rst","pcnt_rst","pcnt_rst","pwm0_rst","pwm0_rst","pwm1_rst","pwm1_rst","pwm2_rst","pwm2_rst","pwm3_rst","pwm3_rst","rmt_rst","rmt_rst","spi01_rst","spi01_rst","spi2_dma_rst","spi2_dma_rst","spi2_rst","spi2_rst","spi3_dma_rst","spi3_dma_rst","spi3_rst","spi3_rst","spi4_rst","spi4_rst","systimer_rst","systimer_rst","timergroup1_rst","timergroup1_rst","timergroup_rst","timergroup_rst","timers_rst","timers_rst","try_from","try_into","twai_rst","twai_rst","type_id","uart1_rst","uart1_rst","uart_mem_rst","uart_mem_rst","uart_rst","uart_rst","uhci0_rst","uhci0_rst","uhci1_rst","uhci1_rst","usb_device_rst","usb_device_rst","wdg_rst","wdg_rst","CRYPTO_AES_RST_R","CRYPTO_AES_RST_W","CRYPTO_DS_RST_R","CRYPTO_DS_RST_W","CRYPTO_HMAC_RST_R","CRYPTO_HMAC_RST_W","CRYPTO_RSA_RST_R","CRYPTO_RSA_RST_W","CRYPTO_SHA_RST_R","CRYPTO_SHA_RST_W","DMA_RST_R","DMA_RST_W","LCD_CAM_RST_R","LCD_CAM_RST_W","PERIP_RST_EN1_SPEC","R","SDIO_HOST_RST_R","SDIO_HOST_RST_W","TSENS_RST_R","TSENS_RST_W","UART2_RST_R","UART2_RST_W","W","bits","borrow","borrow_mut","crypto_aes_rst","crypto_aes_rst","crypto_ds_rst","crypto_ds_rst","crypto_hmac_rst","crypto_hmac_rst","crypto_rsa_rst","crypto_rsa_rst","crypto_sha_rst","crypto_sha_rst","dma_rst","dma_rst","from","into","lcd_cam_rst","lcd_cam_rst","sdio_host_rst","sdio_host_rst","try_from","try_into","tsens_rst","tsens_rst","type_id","uart2_rst","uart2_rst","R","REDUNDANT_ECO_CTRL_SPEC","REDUNDANT_ECO_DRIVE_R","REDUNDANT_ECO_DRIVE_W","REDUNDANT_ECO_RESULT_R","W","bits","borrow","borrow_mut","from","into","redundant_eco_drive","redundant_eco_drive","redundant_eco_result","try_from","try_into","type_id","R","RSA_MEM_FORCE_PD_R","RSA_MEM_FORCE_PD_W","RSA_MEM_FORCE_PU_R","RSA_MEM_FORCE_PU_W","RSA_MEM_PD_R","RSA_MEM_PD_W","RSA_PD_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","rsa_mem_force_pd","rsa_mem_force_pd","rsa_mem_force_pu","rsa_mem_force_pu","rsa_mem_pd","rsa_mem_pd","try_from","try_into","type_id","R","RTC_FASTMEM_CONFIG_SPEC","RTC_MEM_CRC_ADDR_R","RTC_MEM_CRC_ADDR_W","RTC_MEM_CRC_FINISH_R","RTC_MEM_CRC_LEN_R","RTC_MEM_CRC_LEN_W","RTC_MEM_CRC_START_R","RTC_MEM_CRC_START_W","W","bits","borrow","borrow_mut","from","into","rtc_mem_crc_addr","rtc_mem_crc_addr","rtc_mem_crc_finish","rtc_mem_crc_len","rtc_mem_crc_len","rtc_mem_crc_start","rtc_mem_crc_start","try_from","try_into","type_id","R","RTC_FASTMEM_CRC_SPEC","RTC_MEM_CRC_RES_R","borrow","borrow_mut","from","into","rtc_mem_crc_res","try_from","try_into","type_id","CLK_DIV_EN_R","CLK_XTAL_FREQ_R","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","SOC_CLK_SEL_R","SOC_CLK_SEL_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div_en","clk_xtal_freq","from","into","pre_div_cnt","pre_div_cnt","soc_clk_sel","soc_clk_sel","try_from","try_into","type_id","R","SYSTEM_REG_DATE_R","SYSTEM_REG_DATE_SPEC","SYSTEM_REG_DATE_W","W","bits","borrow","borrow_mut","from","into","system_reg_date","system_reg_date","try_from","try_into","type_id","COMP0_LOAD","COMP1_LOAD","COMP2_LOAD","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TARGET0_CONF","TARGET0_HI","TARGET0_LO","TARGET1_CONF","TARGET1_HI","TARGET1_LO","TARGET2_CONF","TARGET2_HI","TARGET2_LO","UNIT0_LOAD","UNIT0_LOAD_HI","UNIT0_LOAD_LO","UNIT0_OP","UNIT0_VALUE_HI","UNIT0_VALUE_LO","UNIT1_LOAD","UNIT1_LOAD_HI","UNIT1_LOAD_LO","UNIT1_OP","UNIT1_VALUE_HI","UNIT1_VALUE_LO","borrow","borrow_mut","comp0_load","comp0_load","comp1_load","comp1_load","comp2_load","comp2_load","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","target0_conf","target0_conf","target0_hi","target0_hi","target0_lo","target0_lo","target1_conf","target1_conf","target1_hi","target1_hi","target1_lo","target1_lo","target2_conf","target2_conf","target2_hi","target2_hi","target2_lo","target2_lo","try_from","try_into","type_id","unit0_load","unit0_load","unit0_load_hi","unit0_load_hi","unit0_load_lo","unit0_load_lo","unit0_op","unit0_op","unit0_value_hi","unit0_value_hi","unit0_value_lo","unit0_value_lo","unit1_load","unit1_load","unit1_load_hi","unit1_load_hi","unit1_load_lo","unit1_load_lo","unit1_op","unit1_op","unit1_value_hi","unit1_value_hi","unit1_value_lo","unit1_value_lo","COMP0_LOAD_SPEC","TIMER_COMP0_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp0_load","try_from","try_into","type_id","COMP1_LOAD_SPEC","TIMER_COMP1_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp1_load","try_from","try_into","type_id","COMP2_LOAD_SPEC","TIMER_COMP2_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp2_load","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","SYSTIMER_CLK_FO_R","SYSTIMER_CLK_FO_W","TARGET0_WORK_EN_R","TARGET0_WORK_EN_W","TARGET1_WORK_EN_R","TARGET1_WORK_EN_W","TARGET2_WORK_EN_R","TARGET2_WORK_EN_W","TIMER_UNIT0_CORE0_STALL_EN_R","TIMER_UNIT0_CORE0_STALL_EN_W","TIMER_UNIT0_CORE1_STALL_EN_R","TIMER_UNIT0_CORE1_STALL_EN_W","TIMER_UNIT0_WORK_EN_R","TIMER_UNIT0_WORK_EN_W","TIMER_UNIT1_CORE0_STALL_EN_R","TIMER_UNIT1_CORE0_STALL_EN_W","TIMER_UNIT1_CORE1_STALL_EN_R","TIMER_UNIT1_CORE1_STALL_EN_W","TIMER_UNIT1_WORK_EN_R","TIMER_UNIT1_WORK_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","systimer_clk_fo","systimer_clk_fo","target0_work_en","target0_work_en","target1_work_en","target1_work_en","target2_work_en","target2_work_en","timer_unit0_core0_stall_en","timer_unit0_core0_stall_en","timer_unit0_core1_stall_en","timer_unit0_core1_stall_en","timer_unit0_work_en","timer_unit0_work_en","timer_unit1_core0_stall_en","timer_unit1_core0_stall_en","timer_unit1_core1_stall_en","timer_unit1_core1_stall_en","timer_unit1_work_en","timer_unit1_work_en","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","TARGET0_INT_CLR_W","TARGET1_INT_CLR_W","TARGET2_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","target0_int_clr","target1_int_clr","target2_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","R","TARGET0_INT_ENA_R","TARGET0_INT_ENA_W","TARGET1_INT_ENA_R","TARGET1_INT_ENA_W","TARGET2_INT_ENA_R","TARGET2_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","target0_int_ena","target0_int_ena","target1_int_ena","target1_int_ena","target2_int_ena","target2_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","R","TARGET0_INT_RAW_R","TARGET0_INT_RAW_W","TARGET1_INT_RAW_R","TARGET1_INT_RAW_W","TARGET2_INT_RAW_R","TARGET2_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","target0_int_raw","target0_int_raw","target1_int_raw","target1_int_raw","target2_int_raw","target2_int_raw","try_from","try_into","type_id","INT_ST_SPEC","R","TARGET0_INT_ST_R","TARGET1_INT_ST_R","TARGET2_INT_ST_R","borrow","borrow_mut","from","into","target0_int_st","target1_int_st","target2_int_st","try_from","try_into","type_id","R","TARGET0_CONF_SPEC","TARGET0_PERIOD_MODE_R","TARGET0_PERIOD_MODE_W","TARGET0_PERIOD_R","TARGET0_PERIOD_W","TARGET0_TIMER_UNIT_SEL_R","TARGET0_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target0_period","target0_period","target0_period_mode","target0_period_mode","target0_timer_unit_sel","target0_timer_unit_sel","try_from","try_into","type_id","R","TARGET0_HI_SPEC","TIMER_TARGET0_HI_R","TIMER_TARGET0_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target0_hi","timer_target0_hi","try_from","try_into","type_id","R","TARGET0_LO_SPEC","TIMER_TARGET0_LO_R","TIMER_TARGET0_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target0_lo","timer_target0_lo","try_from","try_into","type_id","R","TARGET1_CONF_SPEC","TARGET1_PERIOD_MODE_R","TARGET1_PERIOD_MODE_W","TARGET1_PERIOD_R","TARGET1_PERIOD_W","TARGET1_TIMER_UNIT_SEL_R","TARGET1_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target1_period","target1_period","target1_period_mode","target1_period_mode","target1_timer_unit_sel","target1_timer_unit_sel","try_from","try_into","type_id","R","TARGET1_HI_SPEC","TIMER_TARGET1_HI_R","TIMER_TARGET1_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target1_hi","timer_target1_hi","try_from","try_into","type_id","R","TARGET1_LO_SPEC","TIMER_TARGET1_LO_R","TIMER_TARGET1_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target1_lo","timer_target1_lo","try_from","try_into","type_id","R","TARGET2_CONF_SPEC","TARGET2_PERIOD_MODE_R","TARGET2_PERIOD_MODE_W","TARGET2_PERIOD_R","TARGET2_PERIOD_W","TARGET2_TIMER_UNIT_SEL_R","TARGET2_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target2_period","target2_period","target2_period_mode","target2_period_mode","target2_timer_unit_sel","target2_timer_unit_sel","try_from","try_into","type_id","R","TARGET2_HI_SPEC","TIMER_TARGET2_HI_R","TIMER_TARGET2_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target2_hi","timer_target2_hi","try_from","try_into","type_id","R","TARGET2_LO_SPEC","TIMER_TARGET2_LO_R","TIMER_TARGET2_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target2_lo","timer_target2_lo","try_from","try_into","type_id","TIMER_UNIT0_LOAD_W","UNIT0_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_HI_R","TIMER_UNIT0_LOAD_HI_W","UNIT0_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_hi","timer_unit0_load_hi","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_LO_R","TIMER_UNIT0_LOAD_LO_W","UNIT0_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_lo","timer_unit0_load_lo","try_from","try_into","type_id","R","TIMER_UNIT0_UPDATE_W","TIMER_UNIT0_VALUE_VALID_R","UNIT0_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_update","timer_unit0_value_valid","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_HI_R","UNIT0_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_hi","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_LO_R","UNIT0_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_lo","try_from","try_into","type_id","TIMER_UNIT1_LOAD_W","UNIT1_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_HI_R","TIMER_UNIT1_LOAD_HI_W","UNIT1_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_hi","timer_unit1_load_hi","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_LO_R","TIMER_UNIT1_LOAD_LO_W","UNIT1_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_lo","timer_unit1_load_lo","try_from","try_into","type_id","R","TIMER_UNIT1_UPDATE_W","TIMER_UNIT1_VALUE_VALID_R","UNIT1_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_update","timer_unit1_value_valid","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_HI_R","UNIT1_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_hi","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_LO_R","UNIT1_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_lo","try_from","try_into","type_id","INT_CLR_TIMERS","INT_ENA_TIMERS","INT_RAW_TIMERS","INT_ST_TIMERS","NTIMG_DATE","REGCLK","RTCCALICFG","RTCCALICFG1","RTCCALICFG2","RegisterBlock","T0ALARMHI","T0ALARMLO","T0CONFIG","T0HI","T0LO","T0LOAD","T0LOADHI","T0LOADLO","T0UPDATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTCONFIG5","WDTFEED","WDTWPROTECT","borrow","borrow_mut","from","int_clr_timers","int_clr_timers","int_ena_timers","int_ena_timers","int_raw_timers","int_raw_timers","int_st_timers","int_st_timers","into","ntimg_date","ntimg_date","regclk","regclk","rtccalicfg","rtccalicfg","rtccalicfg1","rtccalicfg1","rtccalicfg2","rtccalicfg2","t0alarmhi","t0alarmhi","t0alarmlo","t0alarmlo","t0config","t0config","t0hi","t0hi","t0lo","t0lo","t0load","t0load","t0loadhi","t0loadhi","t0loadlo","t0loadlo","t0update","t0update","try_from","try_into","type_id","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtconfig5","wdtconfig5","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","INT_CLR_TIMERS_SPEC","T0_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","from","into","t0_int_clr","try_from","try_into","type_id","wdt_int_clr","INT_ENA_TIMERS_SPEC","R","T0_INT_ENA_R","T0_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","from","into","t0_int_ena","t0_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","INT_RAW_TIMERS_SPEC","R","T0_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","from","into","t0_int_raw","try_from","try_into","type_id","wdt_int_raw","INT_ST_TIMERS_SPEC","R","T0_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","from","into","t0_int_st","try_from","try_into","type_id","wdt_int_st","NTIMGS_DATE_R","NTIMGS_DATE_W","NTIMG_DATE_SPEC","R","W","bits","borrow","borrow_mut","from","into","ntimgs_date","ntimgs_date","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","REGCLK_SPEC","TIMER_CLK_IS_ACTIVE_R","TIMER_CLK_IS_ACTIVE_W","W","WDT_CLK_IS_ACTIVE_R","WDT_CLK_IS_ACTIVE_W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","timer_clk_is_active","timer_clk_is_active","try_from","try_into","type_id","wdt_clk_is_active","wdt_clk_is_active","R","RTCCALICFG_SPEC","RTC_CALI_CLK_SEL_R","RTC_CALI_CLK_SEL_W","RTC_CALI_MAX_R","RTC_CALI_MAX_W","RTC_CALI_RDY_R","RTC_CALI_START_CYCLING_R","RTC_CALI_START_CYCLING_W","RTC_CALI_START_R","RTC_CALI_START_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_clk_sel","rtc_cali_clk_sel","rtc_cali_max","rtc_cali_max","rtc_cali_rdy","rtc_cali_start","rtc_cali_start","rtc_cali_start_cycling","rtc_cali_start_cycling","try_from","try_into","type_id","R","RTCCALICFG1_SPEC","RTC_CALI_CYCLING_DATA_VLD_R","RTC_CALI_VALUE_R","borrow","borrow_mut","from","into","rtc_cali_cycling_data_vld","rtc_cali_value","try_from","try_into","type_id","R","RTCCALICFG2_SPEC","RTC_CALI_TIMEOUT_R","RTC_CALI_TIMEOUT_RST_CNT_R","RTC_CALI_TIMEOUT_RST_CNT_W","RTC_CALI_TIMEOUT_THRES_R","RTC_CALI_TIMEOUT_THRES_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_timeout","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_thres","rtc_cali_timeout_thres","try_from","try_into","type_id","ALARM_HI_R","ALARM_HI_W","R","T0ALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","T0ALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVCNT_RST_W","DIVIDER_R","DIVIDER_W","EN_R","EN_W","INCREASE_R","INCREASE_W","R","T0CONFIG_SPEC","USE_XTAL_R","USE_XTAL_W","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divcnt_rst","divider","divider","en","en","from","increase","increase","into","try_from","try_into","type_id","use_xtal","use_xtal","HI_R","R","T0HI_SPEC","borrow","borrow_mut","from","hi","into","try_from","try_into","type_id","LO_R","R","T0LO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","T0LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","T0LOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","T0LOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","T0UPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CONF_UPDATE_EN_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","WDT_USE_XTAL_R","WDT_USE_XTAL_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_conf_update_en","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","wdt_use_xtal","wdt_use_xtal","R","W","WDTCONFIG1_SPEC","WDT_CLK_PRESCALE_R","WDT_CLK_PRESCALE_W","WDT_DIVCNT_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_clk_prescale","wdt_clk_prescale","wdt_divcnt_rst","R","W","WDTCONFIG2_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG3_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG4_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG5_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","ARB_LOST_CAP","BUS_TIMING_0","BUS_TIMING_1","CLOCK_DIVIDER","CMD","DATA_0","DATA_1","DATA_10","DATA_11","DATA_12","DATA_2","DATA_3","DATA_4","DATA_5","DATA_6","DATA_7","DATA_8","DATA_9","ERR_CODE_CAP","ERR_WARNING_LIMIT","INT_ENA","INT_RAW","MODE","RX_ERR_CNT","RX_MESSAGE_CNT","RegisterBlock","STATUS","TX_ERR_CNT","arb_lost_cap","arb_lost_cap","borrow","borrow_mut","bus_timing_0","bus_timing_0","bus_timing_1","bus_timing_1","clock_divider","clock_divider","cmd","cmd","data_0","data_0","data_1","data_1","data_10","data_10","data_11","data_11","data_12","data_12","data_2","data_2","data_3","data_3","data_4","data_4","data_5","data_5","data_6","data_6","data_7","data_7","data_8","data_8","data_9","data_9","err_code_cap","err_code_cap","err_warning_limit","err_warning_limit","from","int_ena","int_ena","int_raw","int_raw","into","mode","mode","rx_err_cnt","rx_err_cnt","rx_message_cnt","rx_message_cnt","status","status","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","ARB_LOST_CAP_R","ARB_LOST_CAP_SPEC","R","arb_lost_cap","borrow","borrow_mut","from","into","try_from","try_into","type_id","BAUD_PRESC_R","BAUD_PRESC_W","BUS_TIMING_0_SPEC","R","SYNC_JUMP_WIDTH_R","SYNC_JUMP_WIDTH_W","W","baud_presc","baud_presc","bits","borrow","borrow_mut","from","into","sync_jump_width","sync_jump_width","try_from","try_into","type_id","BUS_TIMING_1_SPEC","R","TIME_SAMP_R","TIME_SAMP_W","TIME_SEG1_R","TIME_SEG1_W","TIME_SEG2_R","TIME_SEG2_W","W","bits","borrow","borrow_mut","from","into","time_samp","time_samp","time_seg1","time_seg1","time_seg2","time_seg2","try_from","try_into","type_id","CD_R","CD_W","CLOCK_DIVIDER_SPEC","CLOCK_OFF_R","CLOCK_OFF_W","R","W","bits","borrow","borrow_mut","cd","cd","clock_off","clock_off","from","into","try_from","try_into","type_id","ABORT_TX_W","CLR_OVERRUN_W","CMD_SPEC","RELEASE_BUF_W","SELF_RX_REQ_W","TX_REQ_W","W","abort_tx","bits","borrow","borrow_mut","clr_overrun","from","into","release_buf","self_rx_req","try_from","try_into","tx_req","type_id","DATA_0_SPEC","R","TX_BYTE_0_R","TX_BYTE_0_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_0","tx_byte_0","type_id","DATA_1_SPEC","R","TX_BYTE_1_R","TX_BYTE_1_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_1","tx_byte_1","type_id","DATA_10_SPEC","R","TX_BYTE_10_R","TX_BYTE_10_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_10","tx_byte_10","type_id","DATA_11_SPEC","R","TX_BYTE_11_R","TX_BYTE_11_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_11","tx_byte_11","type_id","DATA_12_SPEC","R","TX_BYTE_12_R","TX_BYTE_12_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_12","tx_byte_12","type_id","DATA_2_SPEC","R","TX_BYTE_2_R","TX_BYTE_2_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_2","tx_byte_2","type_id","DATA_3_SPEC","R","TX_BYTE_3_R","TX_BYTE_3_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_3","tx_byte_3","type_id","DATA_4_SPEC","R","TX_BYTE_4_R","TX_BYTE_4_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_4","tx_byte_4","type_id","DATA_5_SPEC","R","TX_BYTE_5_R","TX_BYTE_5_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_5","tx_byte_5","type_id","DATA_6_SPEC","R","TX_BYTE_6_R","TX_BYTE_6_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_6","tx_byte_6","type_id","DATA_7_SPEC","R","TX_BYTE_7_R","TX_BYTE_7_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_7","tx_byte_7","type_id","DATA_8_SPEC","R","TX_BYTE_8_R","TX_BYTE_8_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_8","tx_byte_8","type_id","DATA_9_SPEC","R","TX_BYTE_9_R","TX_BYTE_9_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_byte_9","tx_byte_9","type_id","ECC_DIRECTION_R","ECC_SEGMENT_R","ECC_TYPE_R","ERR_CODE_CAP_SPEC","R","borrow","borrow_mut","ecc_direction","ecc_segment","ecc_type","from","into","try_from","try_into","type_id","ERR_WARNING_LIMIT_R","ERR_WARNING_LIMIT_SPEC","ERR_WARNING_LIMIT_W","R","W","bits","borrow","borrow_mut","err_warning_limit","err_warning_limit","from","into","try_from","try_into","type_id","ARB_LOST_INT_ENA_R","ARB_LOST_INT_ENA_W","BUS_ERR_INT_ENA_R","BUS_ERR_INT_ENA_W","ERR_PASSIVE_INT_ENA_R","ERR_PASSIVE_INT_ENA_W","ERR_WARN_INT_ENA_R","ERR_WARN_INT_ENA_W","INT_ENA_SPEC","OVERRUN_INT_ENA_R","OVERRUN_INT_ENA_W","R","RX_INT_ENA_R","RX_INT_ENA_W","TX_INT_ENA_R","TX_INT_ENA_W","W","arb_lost_int_ena","arb_lost_int_ena","bits","borrow","borrow_mut","bus_err_int_ena","bus_err_int_ena","err_passive_int_ena","err_passive_int_ena","err_warn_int_ena","err_warn_int_ena","from","into","overrun_int_ena","overrun_int_ena","rx_int_ena","rx_int_ena","try_from","try_into","tx_int_ena","tx_int_ena","type_id","ARB_LOST_INT_ST_R","BUS_ERR_INT_ST_R","ERR_PASSIVE_INT_ST_R","ERR_WARN_INT_ST_R","INT_RAW_SPEC","OVERRUN_INT_ST_R","R","RX_INT_ST_R","TX_INT_ST_R","arb_lost_int_st","borrow","borrow_mut","bus_err_int_st","err_passive_int_st","err_warn_int_st","from","into","overrun_int_st","rx_int_st","try_from","try_into","tx_int_st","type_id","LISTEN_ONLY_MODE_R","LISTEN_ONLY_MODE_W","MODE_SPEC","R","RESET_MODE_R","RESET_MODE_W","RX_FILTER_MODE_R","RX_FILTER_MODE_W","SELF_TEST_MODE_R","SELF_TEST_MODE_W","W","bits","borrow","borrow_mut","from","into","listen_only_mode","listen_only_mode","reset_mode","reset_mode","rx_filter_mode","rx_filter_mode","self_test_mode","self_test_mode","try_from","try_into","type_id","R","RX_ERR_CNT_R","RX_ERR_CNT_SPEC","RX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","rx_err_cnt","rx_err_cnt","try_from","try_into","type_id","R","RX_MESSAGE_CNT_SPEC","RX_MESSAGE_COUNTER_R","borrow","borrow_mut","from","into","rx_message_counter","try_from","try_into","type_id","BUS_OFF_ST_R","ERR_ST_R","MISS_ST_R","OVERRUN_ST_R","R","RX_BUF_ST_R","RX_ST_R","STATUS_SPEC","TX_BUF_ST_R","TX_COMPLETE_R","TX_ST_R","borrow","borrow_mut","bus_off_st","err_st","from","into","miss_st","overrun_st","rx_buf_st","rx_st","try_from","try_into","tx_buf_st","tx_complete","tx_st","type_id","R","TX_ERR_CNT_R","TX_ERR_CNT_SPEC","TX_ERR_CNT_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_err_cnt","tx_err_cnt","type_id","AT_CMD_CHAR","AT_CMD_GAPTOUT","AT_CMD_POSTCNT","AT_CMD_PRECNT","CLKDIV","CLK_CONF","CONF0","CONF1","DATE","FIFO","FLOW_CONF","FSM_STATUS","HIGHPULSE","ID","IDLE_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOWPULSE","MEM_CONF","MEM_RX_STATUS","MEM_TX_STATUS","NEGPULSE","POSPULSE","RS485_CONF","RXD_CNT","RX_FILT","RegisterBlock","SLEEP_CONF","STATUS","SWFC_CONF0","SWFC_CONF1","TXBRK_CONF","at_cmd_char","at_cmd_char","at_cmd_gaptout","at_cmd_gaptout","at_cmd_postcnt","at_cmd_postcnt","at_cmd_precnt","at_cmd_precnt","borrow","borrow_mut","clk_conf","clk_conf","clkdiv","clkdiv","conf0","conf0","conf1","conf1","date","date","fifo","fifo","flow_conf","flow_conf","from","fsm_status","fsm_status","highpulse","highpulse","id","id","idle_conf","idle_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lowpulse","lowpulse","mem_conf","mem_conf","mem_rx_status","mem_rx_status","mem_tx_status","mem_tx_status","negpulse","negpulse","pospulse","pospulse","rs485_conf","rs485_conf","rx_filt","rx_filt","rxd_cnt","rxd_cnt","sleep_conf","sleep_conf","status","status","swfc_conf0","swfc_conf0","swfc_conf1","swfc_conf1","try_from","try_into","txbrk_conf","txbrk_conf","type_id","AT_CMD_CHAR_R","AT_CMD_CHAR_SPEC","AT_CMD_CHAR_W","CHAR_NUM_R","CHAR_NUM_W","R","W","at_cmd_char","at_cmd_char","bits","borrow","borrow_mut","char_num","char_num","from","into","try_from","try_into","type_id","AT_CMD_GAPTOUT_SPEC","R","RX_GAP_TOUT_R","RX_GAP_TOUT_W","W","bits","borrow","borrow_mut","from","into","rx_gap_tout","rx_gap_tout","try_from","try_into","type_id","AT_CMD_POSTCNT_SPEC","POST_IDLE_NUM_R","POST_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","post_idle_num","post_idle_num","try_from","try_into","type_id","AT_CMD_PRECNT_SPEC","PRE_IDLE_NUM_R","PRE_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pre_idle_num","pre_idle_num","try_from","try_into","type_id","CLK_CONF_SPEC","R","RST_CORE_R","RST_CORE_W","RX_RST_CORE_R","RX_RST_CORE_W","RX_SCLK_EN_R","RX_SCLK_EN_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_EN_R","SCLK_EN_W","SCLK_SEL_R","SCLK_SEL_W","TX_RST_CORE_R","TX_RST_CORE_W","TX_SCLK_EN_R","TX_SCLK_EN_W","W","bits","borrow","borrow_mut","from","into","rst_core","rst_core","rx_rst_core","rx_rst_core","rx_sclk_en","rx_sclk_en","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_en","sclk_en","sclk_sel","sclk_sel","try_from","try_into","tx_rst_core","tx_rst_core","tx_sclk_en","tx_sclk_en","type_id","CLKDIV_R","CLKDIV_SPEC","CLKDIV_W","FRAG_R","FRAG_W","R","W","bits","borrow","borrow_mut","clkdiv","clkdiv","frag","frag","from","into","try_from","try_into","type_id","AUTOBAUD_EN_R","AUTOBAUD_EN_W","BIT_NUM_R","BIT_NUM_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CTS_INV_R","CTS_INV_W","DSR_INV_R","DSR_INV_W","DTR_INV_R","DTR_INV_W","ERR_WR_MASK_R","ERR_WR_MASK_W","IRDA_DPLX_R","IRDA_DPLX_W","IRDA_EN_R","IRDA_EN_W","IRDA_RX_INV_R","IRDA_RX_INV_W","IRDA_TX_EN_R","IRDA_TX_EN_W","IRDA_TX_INV_R","IRDA_TX_INV_W","IRDA_WCTL_R","IRDA_WCTL_W","LOOPBACK_R","LOOPBACK_W","MEM_CLK_EN_R","MEM_CLK_EN_W","PARITY_EN_R","PARITY_EN_W","PARITY_R","PARITY_W","R","RTS_INV_R","RTS_INV_W","RXD_INV_R","RXD_INV_W","RXFIFO_RST_R","RXFIFO_RST_W","STOP_BIT_NUM_R","STOP_BIT_NUM_W","SW_DTR_R","SW_DTR_W","SW_RTS_R","SW_RTS_W","TXD_BRK_R","TXD_BRK_W","TXD_INV_R","TXD_INV_W","TXFIFO_RST_R","TXFIFO_RST_W","TX_FLOW_EN_R","TX_FLOW_EN_W","W","autobaud_en","autobaud_en","bit_num","bit_num","bits","borrow","borrow_mut","clk_en","clk_en","cts_inv","cts_inv","dsr_inv","dsr_inv","dtr_inv","dtr_inv","err_wr_mask","err_wr_mask","from","into","irda_dplx","irda_dplx","irda_en","irda_en","irda_rx_inv","irda_rx_inv","irda_tx_en","irda_tx_en","irda_tx_inv","irda_tx_inv","irda_wctl","irda_wctl","loopback","loopback","mem_clk_en","mem_clk_en","parity","parity","parity_en","parity_en","rts_inv","rts_inv","rxd_inv","rxd_inv","rxfifo_rst","rxfifo_rst","stop_bit_num","stop_bit_num","sw_dtr","sw_dtr","sw_rts","sw_rts","try_from","try_into","tx_flow_en","tx_flow_en","txd_brk","txd_brk","txd_inv","txd_inv","txfifo_rst","txfifo_rst","type_id","CONF1_SPEC","DIS_RX_DAT_OVF_R","DIS_RX_DAT_OVF_W","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FLOW_EN_R","RX_FLOW_EN_W","RX_TOUT_EN_R","RX_TOUT_EN_W","RX_TOUT_FLOW_DIS_R","RX_TOUT_FLOW_DIS_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","W","bits","borrow","borrow_mut","dis_rx_dat_ovf","dis_rx_dat_ovf","from","into","rx_flow_en","rx_flow_en","rx_tout_en","rx_tout_en","rx_tout_flow_dis","rx_tout_flow_dis","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_SPEC","R","RXFIFO_RD_BYTE_R","RXFIFO_RD_BYTE_W","W","bits","borrow","borrow_mut","from","into","rxfifo_rd_byte","rxfifo_rd_byte","try_from","try_into","type_id","FLOW_CONF_SPEC","FORCE_XOFF_R","FORCE_XOFF_W","FORCE_XON_R","FORCE_XON_W","R","SEND_XOFF_R","SEND_XOFF_W","SEND_XON_R","SEND_XON_W","SW_FLOW_CON_EN_R","SW_FLOW_CON_EN_W","W","XONOFF_DEL_R","XONOFF_DEL_W","bits","borrow","borrow_mut","force_xoff","force_xoff","force_xon","force_xon","from","into","send_xoff","send_xoff","send_xon","send_xon","sw_flow_con_en","sw_flow_con_en","try_from","try_into","type_id","xonoff_del","xonoff_del","FSM_STATUS_SPEC","R","ST_URX_OUT_R","ST_UTX_OUT_R","borrow","borrow_mut","from","into","st_urx_out","st_utx_out","try_from","try_into","type_id","HIGHPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","HIGH_SPEED_R","HIGH_SPEED_W","ID_R","ID_SPEC","ID_W","R","REG_UPDATE_R","REG_UPDATE_W","W","bits","borrow","borrow_mut","from","high_speed","high_speed","id","id","into","reg_update","reg_update","try_from","try_into","type_id","IDLE_CONF_SPEC","R","RX_IDLE_THRHD_R","RX_IDLE_THRHD_W","TX_IDLE_NUM_R","TX_IDLE_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_idle_thrhd","rx_idle_thrhd","try_from","try_into","tx_idle_num","tx_idle_num","type_id","AT_CMD_CHAR_DET_INT_CLR_W","BRK_DET_INT_CLR_W","CTS_CHG_INT_CLR_W","DSR_CHG_INT_CLR_W","FRM_ERR_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_SPEC","PARITY_ERR_INT_CLR_W","RS485_CLASH_INT_CLR_W","RS485_FRM_ERR_INT_CLR_W","RS485_PARITY_ERR_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_TOUT_INT_CLR_W","SW_XOFF_INT_CLR_W","SW_XON_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_BRK_DONE_INT_CLR_W","TX_BRK_IDLE_DONE_INT_CLR_W","TX_DONE_INT_CLR_W","W","WAKEUP_INT_CLR_W","at_cmd_char_det_int_clr","bits","borrow","borrow_mut","brk_det_int_clr","cts_chg_int_clr","dsr_chg_int_clr","frm_err_int_clr","from","glitch_det_int_clr","into","parity_err_int_clr","rs485_clash_int_clr","rs485_frm_err_int_clr","rs485_parity_err_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","rxfifo_tout_int_clr","sw_xoff_int_clr","sw_xon_int_clr","try_from","try_into","tx_brk_done_int_clr","tx_brk_idle_done_int_clr","tx_done_int_clr","txfifo_empty_int_clr","type_id","wakeup_int_clr","AT_CMD_CHAR_DET_INT_ENA_R","AT_CMD_CHAR_DET_INT_ENA_W","BRK_DET_INT_ENA_R","BRK_DET_INT_ENA_W","CTS_CHG_INT_ENA_R","CTS_CHG_INT_ENA_W","DSR_CHG_INT_ENA_R","DSR_CHG_INT_ENA_W","FRM_ERR_INT_ENA_R","FRM_ERR_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_SPEC","PARITY_ERR_INT_ENA_R","PARITY_ERR_INT_ENA_W","R","RS485_CLASH_INT_ENA_R","RS485_CLASH_INT_ENA_W","RS485_FRM_ERR_INT_ENA_R","RS485_FRM_ERR_INT_ENA_W","RS485_PARITY_ERR_INT_ENA_R","RS485_PARITY_ERR_INT_ENA_W","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_TOUT_INT_ENA_R","RXFIFO_TOUT_INT_ENA_W","SW_XOFF_INT_ENA_R","SW_XOFF_INT_ENA_W","SW_XON_INT_ENA_R","SW_XON_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_BRK_DONE_INT_ENA_R","TX_BRK_DONE_INT_ENA_W","TX_BRK_IDLE_DONE_INT_ENA_R","TX_BRK_IDLE_DONE_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","W","WAKEUP_INT_ENA_R","WAKEUP_INT_ENA_W","at_cmd_char_det_int_ena","at_cmd_char_det_int_ena","bits","borrow","borrow_mut","brk_det_int_ena","brk_det_int_ena","cts_chg_int_ena","cts_chg_int_ena","dsr_chg_int_ena","dsr_chg_int_ena","frm_err_int_ena","frm_err_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","parity_err_int_ena","parity_err_int_ena","rs485_clash_int_ena","rs485_clash_int_ena","rs485_frm_err_int_ena","rs485_frm_err_int_ena","rs485_parity_err_int_ena","rs485_parity_err_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_tout_int_ena","rxfifo_tout_int_ena","sw_xoff_int_ena","sw_xoff_int_ena","sw_xon_int_ena","sw_xon_int_ena","try_from","try_into","tx_brk_done_int_ena","tx_brk_done_int_ena","tx_brk_idle_done_int_ena","tx_brk_idle_done_int_ena","tx_done_int_ena","tx_done_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","wakeup_int_ena","wakeup_int_ena","AT_CMD_CHAR_DET_INT_RAW_R","AT_CMD_CHAR_DET_INT_RAW_W","BRK_DET_INT_RAW_R","BRK_DET_INT_RAW_W","CTS_CHG_INT_RAW_R","CTS_CHG_INT_RAW_W","DSR_CHG_INT_RAW_R","DSR_CHG_INT_RAW_W","FRM_ERR_INT_RAW_R","FRM_ERR_INT_RAW_W","GLITCH_DET_INT_RAW_R","GLITCH_DET_INT_RAW_W","INT_RAW_SPEC","PARITY_ERR_INT_RAW_R","PARITY_ERR_INT_RAW_W","R","RS485_CLASH_INT_RAW_R","RS485_CLASH_INT_RAW_W","RS485_FRM_ERR_INT_RAW_R","RS485_FRM_ERR_INT_RAW_W","RS485_PARITY_ERR_INT_RAW_R","RS485_PARITY_ERR_INT_RAW_W","RXFIFO_FULL_INT_RAW_R","RXFIFO_FULL_INT_RAW_W","RXFIFO_OVF_INT_RAW_R","RXFIFO_OVF_INT_RAW_W","RXFIFO_TOUT_INT_RAW_R","RXFIFO_TOUT_INT_RAW_W","SW_XOFF_INT_RAW_R","SW_XOFF_INT_RAW_W","SW_XON_INT_RAW_R","SW_XON_INT_RAW_W","TXFIFO_EMPTY_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_W","TX_BRK_DONE_INT_RAW_R","TX_BRK_DONE_INT_RAW_W","TX_BRK_IDLE_DONE_INT_RAW_R","TX_BRK_IDLE_DONE_INT_RAW_W","TX_DONE_INT_RAW_R","TX_DONE_INT_RAW_W","W","WAKEUP_INT_RAW_R","WAKEUP_INT_RAW_W","at_cmd_char_det_int_raw","at_cmd_char_det_int_raw","bits","borrow","borrow_mut","brk_det_int_raw","brk_det_int_raw","cts_chg_int_raw","cts_chg_int_raw","dsr_chg_int_raw","dsr_chg_int_raw","frm_err_int_raw","frm_err_int_raw","from","glitch_det_int_raw","glitch_det_int_raw","into","parity_err_int_raw","parity_err_int_raw","rs485_clash_int_raw","rs485_clash_int_raw","rs485_frm_err_int_raw","rs485_frm_err_int_raw","rs485_parity_err_int_raw","rs485_parity_err_int_raw","rxfifo_full_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","rxfifo_ovf_int_raw","rxfifo_tout_int_raw","rxfifo_tout_int_raw","sw_xoff_int_raw","sw_xoff_int_raw","sw_xon_int_raw","sw_xon_int_raw","try_from","try_into","tx_brk_done_int_raw","tx_brk_done_int_raw","tx_brk_idle_done_int_raw","tx_brk_idle_done_int_raw","tx_done_int_raw","tx_done_int_raw","txfifo_empty_int_raw","txfifo_empty_int_raw","type_id","wakeup_int_raw","wakeup_int_raw","AT_CMD_CHAR_DET_INT_ST_R","BRK_DET_INT_ST_R","CTS_CHG_INT_ST_R","DSR_CHG_INT_ST_R","FRM_ERR_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_SPEC","PARITY_ERR_INT_ST_R","R","RS485_CLASH_INT_ST_R","RS485_FRM_ERR_INT_ST_R","RS485_PARITY_ERR_INT_ST_R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RXFIFO_TOUT_INT_ST_R","SW_XOFF_INT_ST_R","SW_XON_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_BRK_DONE_INT_ST_R","TX_BRK_IDLE_DONE_INT_ST_R","TX_DONE_INT_ST_R","WAKEUP_INT_ST_R","at_cmd_char_det_int_st","borrow","borrow_mut","brk_det_int_st","cts_chg_int_st","dsr_chg_int_st","frm_err_int_st","from","glitch_det_int_st","into","parity_err_int_st","rs485_clash_int_st","rs485_frm_err_int_st","rs485_parity_err_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","rxfifo_tout_int_st","sw_xoff_int_st","sw_xon_int_st","try_from","try_into","tx_brk_done_int_st","tx_brk_idle_done_int_st","tx_done_int_st","txfifo_empty_int_st","type_id","wakeup_int_st","LOWPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","MEM_CONF_SPEC","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","R","RX_FLOW_THRHD_R","RX_FLOW_THRHD_W","RX_SIZE_R","RX_SIZE_W","RX_TOUT_THRHD_R","RX_TOUT_THRHD_W","TX_SIZE_R","TX_SIZE_W","W","bits","borrow","borrow_mut","from","into","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","rx_flow_thrhd","rx_flow_thrhd","rx_size","rx_size","rx_tout_thrhd","rx_tout_thrhd","try_from","try_into","tx_size","tx_size","type_id","APB_RX_RADDR_R","MEM_RX_STATUS_SPEC","R","RX_WADDR_R","apb_rx_raddr","borrow","borrow_mut","from","into","rx_waddr","try_from","try_into","type_id","APB_TX_WADDR_R","MEM_TX_STATUS_SPEC","R","TX_RADDR_R","apb_tx_waddr","borrow","borrow_mut","from","into","try_from","try_into","tx_raddr","type_id","NEGEDGE_MIN_CNT_R","NEGPULSE_SPEC","R","borrow","borrow_mut","from","into","negedge_min_cnt","try_from","try_into","type_id","POSEDGE_MIN_CNT_R","POSPULSE_SPEC","R","borrow","borrow_mut","from","into","posedge_min_cnt","try_from","try_into","type_id","DL0_EN_R","DL0_EN_W","DL1_EN_R","DL1_EN_W","R","RS485RXBY_TX_EN_R","RS485RXBY_TX_EN_W","RS485TX_RX_EN_R","RS485TX_RX_EN_W","RS485_CONF_SPEC","RS485_EN_R","RS485_EN_W","RS485_RX_DLY_NUM_R","RS485_RX_DLY_NUM_W","RS485_TX_DLY_NUM_R","RS485_TX_DLY_NUM_W","W","bits","borrow","borrow_mut","dl0_en","dl0_en","dl1_en","dl1_en","from","into","rs485_en","rs485_en","rs485_rx_dly_num","rs485_rx_dly_num","rs485_tx_dly_num","rs485_tx_dly_num","rs485rxby_tx_en","rs485rxby_tx_en","rs485tx_rx_en","rs485tx_rx_en","try_from","try_into","type_id","GLITCH_FILT_EN_R","GLITCH_FILT_EN_W","GLITCH_FILT_R","GLITCH_FILT_W","R","RX_FILT_SPEC","W","bits","borrow","borrow_mut","from","glitch_filt","glitch_filt","glitch_filt_en","glitch_filt_en","into","try_from","try_into","type_id","R","RXD_CNT_SPEC","RXD_EDGE_CNT_R","borrow","borrow_mut","from","into","rxd_edge_cnt","try_from","try_into","type_id","ACTIVE_THRESHOLD_R","ACTIVE_THRESHOLD_W","R","SLEEP_CONF_SPEC","W","active_threshold","active_threshold","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CTSN_R","DSRN_R","DTRN_R","R","RTSN_R","RXD_R","RXFIFO_CNT_R","STATUS_SPEC","TXD_R","TXFIFO_CNT_R","borrow","borrow_mut","ctsn","dsrn","dtrn","from","into","rtsn","rxd","rxfifo_cnt","try_from","try_into","txd","txfifo_cnt","type_id","R","SWFC_CONF0_SPEC","W","XOFF_CHAR_R","XOFF_CHAR_W","XOFF_THRESHOLD_R","XOFF_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xoff_char","xoff_char","xoff_threshold","xoff_threshold","R","SWFC_CONF1_SPEC","W","XON_CHAR_R","XON_CHAR_W","XON_THRESHOLD_R","XON_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xon_char","xon_char","xon_threshold","xon_threshold","R","TXBRK_CONF_SPEC","TX_BRK_NUM_R","TX_BRK_NUM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_brk_num","tx_brk_num","type_id","ACK_NUM","CONF0","CONF1","DATE","ESCAPE_CONF","ESC_CONF0","ESC_CONF1","ESC_CONF2","ESC_CONF3","HUNG_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","PKT_THRES","QUICK_SENT","REG_Q0_WORD0","REG_Q0_WORD1","REG_Q1_WORD0","REG_Q1_WORD1","REG_Q2_WORD0","REG_Q2_WORD1","REG_Q3_WORD0","REG_Q3_WORD1","REG_Q4_WORD0","REG_Q4_WORD1","REG_Q5_WORD0","REG_Q5_WORD1","REG_Q6_WORD0","REG_Q6_WORD1","RX_HEAD","RegisterBlock","STATE0","STATE1","ack_num","ack_num","borrow","borrow_mut","conf0","conf0","conf1","conf1","date","date","esc_conf0","esc_conf0","esc_conf1","esc_conf1","esc_conf2","esc_conf2","esc_conf3","esc_conf3","escape_conf","escape_conf","from","hung_conf","hung_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pkt_thres","pkt_thres","quick_sent","quick_sent","reg_q0_word0","reg_q0_word0","reg_q0_word1","reg_q0_word1","reg_q1_word0","reg_q1_word0","reg_q1_word1","reg_q1_word1","reg_q2_word0","reg_q2_word0","reg_q2_word1","reg_q2_word1","reg_q3_word0","reg_q3_word0","reg_q3_word1","reg_q3_word1","reg_q4_word0","reg_q4_word0","reg_q4_word1","reg_q4_word1","reg_q5_word0","reg_q5_word0","reg_q5_word1","reg_q5_word1","reg_q6_word0","reg_q6_word0","reg_q6_word1","reg_q6_word1","rx_head","rx_head","state0","state0","state1","state1","try_from","try_into","type_id","ACK_NUM_R","ACK_NUM_SPEC","ACK_NUM_W","LOAD_W","R","W","ack_num","ack_num","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CRC_REC_EN_R","CRC_REC_EN_W","ENCODE_CRC_EN_R","ENCODE_CRC_EN_W","HEAD_EN_R","HEAD_EN_W","LEN_EOF_EN_R","LEN_EOF_EN_W","R","RX_RST_R","RX_RST_W","SEPER_EN_R","SEPER_EN_W","TX_RST_R","TX_RST_W","UART0_CE_R","UART0_CE_W","UART1_CE_R","UART1_CE_W","UART_IDLE_EOF_EN_R","UART_IDLE_EOF_EN_W","UART_RX_BRK_EOF_EN_R","UART_RX_BRK_EOF_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","crc_rec_en","crc_rec_en","encode_crc_en","encode_crc_en","from","head_en","head_en","into","len_eof_en","len_eof_en","rx_rst","rx_rst","seper_en","seper_en","try_from","try_into","tx_rst","tx_rst","type_id","uart0_ce","uart0_ce","uart1_ce","uart1_ce","uart_idle_eof_en","uart_idle_eof_en","uart_rx_brk_eof_en","uart_rx_brk_eof_en","CHECK_SEQ_EN_R","CHECK_SEQ_EN_W","CHECK_SUM_EN_R","CHECK_SUM_EN_W","CONF1_SPEC","CRC_DISABLE_R","CRC_DISABLE_W","R","SAVE_HEAD_R","SAVE_HEAD_W","SW_START_R","SW_START_W","TX_ACK_NUM_RE_R","TX_ACK_NUM_RE_W","TX_CHECK_SUM_RE_R","TX_CHECK_SUM_RE_W","W","WAIT_SW_START_R","WAIT_SW_START_W","bits","borrow","borrow_mut","check_seq_en","check_seq_en","check_sum_en","check_sum_en","crc_disable","crc_disable","from","into","save_head","save_head","sw_start","sw_start","try_from","try_into","tx_ack_num_re","tx_ack_num_re","tx_check_sum_re","tx_check_sum_re","type_id","wait_sw_start","wait_sw_start","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ESC_CONF0_SPEC","R","SEPER_CHAR_R","SEPER_CHAR_W","SEPER_ESC_CHAR0_R","SEPER_ESC_CHAR0_W","SEPER_ESC_CHAR1_R","SEPER_ESC_CHAR1_W","W","bits","borrow","borrow_mut","from","into","seper_char","seper_char","seper_esc_char0","seper_esc_char0","seper_esc_char1","seper_esc_char1","try_from","try_into","type_id","ESC_CONF1_SPEC","ESC_SEQ0_CHAR0_R","ESC_SEQ0_CHAR0_W","ESC_SEQ0_CHAR1_R","ESC_SEQ0_CHAR1_W","ESC_SEQ0_R","ESC_SEQ0_W","R","W","bits","borrow","borrow_mut","esc_seq0","esc_seq0","esc_seq0_char0","esc_seq0_char0","esc_seq0_char1","esc_seq0_char1","from","into","try_from","try_into","type_id","ESC_CONF2_SPEC","ESC_SEQ1_CHAR0_R","ESC_SEQ1_CHAR0_W","ESC_SEQ1_CHAR1_R","ESC_SEQ1_CHAR1_W","ESC_SEQ1_R","ESC_SEQ1_W","R","W","bits","borrow","borrow_mut","esc_seq1","esc_seq1","esc_seq1_char0","esc_seq1_char0","esc_seq1_char1","esc_seq1_char1","from","into","try_from","try_into","type_id","ESC_CONF3_SPEC","ESC_SEQ2_CHAR0_R","ESC_SEQ2_CHAR0_W","ESC_SEQ2_CHAR1_R","ESC_SEQ2_CHAR1_W","ESC_SEQ2_R","ESC_SEQ2_W","R","W","bits","borrow","borrow_mut","esc_seq2","esc_seq2","esc_seq2_char0","esc_seq2_char0","esc_seq2_char1","esc_seq2_char1","from","into","try_from","try_into","type_id","ESCAPE_CONF_SPEC","R","RX_11_ESC_EN_R","RX_11_ESC_EN_W","RX_13_ESC_EN_R","RX_13_ESC_EN_W","RX_C0_ESC_EN_R","RX_C0_ESC_EN_W","RX_DB_ESC_EN_R","RX_DB_ESC_EN_W","TX_11_ESC_EN_R","TX_11_ESC_EN_W","TX_13_ESC_EN_R","TX_13_ESC_EN_W","TX_C0_ESC_EN_R","TX_C0_ESC_EN_W","TX_DB_ESC_EN_R","TX_DB_ESC_EN_W","W","bits","borrow","borrow_mut","from","into","rx_11_esc_en","rx_11_esc_en","rx_13_esc_en","rx_13_esc_en","rx_c0_esc_en","rx_c0_esc_en","rx_db_esc_en","rx_db_esc_en","try_from","try_into","tx_11_esc_en","tx_11_esc_en","tx_13_esc_en","tx_13_esc_en","tx_c0_esc_en","tx_c0_esc_en","tx_db_esc_en","tx_db_esc_en","type_id","HUNG_CONF_SPEC","R","RXFIFO_TIMEOUT_ENA_R","RXFIFO_TIMEOUT_ENA_W","RXFIFO_TIMEOUT_R","RXFIFO_TIMEOUT_SHIFT_R","RXFIFO_TIMEOUT_SHIFT_W","RXFIFO_TIMEOUT_W","TXFIFO_TIMEOUT_ENA_R","TXFIFO_TIMEOUT_ENA_W","TXFIFO_TIMEOUT_R","TXFIFO_TIMEOUT_SHIFT_R","TXFIFO_TIMEOUT_SHIFT_W","TXFIFO_TIMEOUT_W","W","bits","borrow","borrow_mut","from","into","rxfifo_timeout","rxfifo_timeout","rxfifo_timeout_ena","rxfifo_timeout_ena","rxfifo_timeout_shift","rxfifo_timeout_shift","try_from","try_into","txfifo_timeout","txfifo_timeout","txfifo_timeout_ena","txfifo_timeout_ena","txfifo_timeout_shift","txfifo_timeout_shift","type_id","APP_CTRL0_INT_CLR_W","APP_CTRL1_INT_CLR_W","INT_CLR_SPEC","OUTLINK_EOF_ERR_INT_CLR_W","RX_HUNG_INT_CLR_W","RX_START_INT_CLR_W","SEND_A_REG_Q_INT_CLR_W","SEND_S_REG_Q_INT_CLR_W","TX_HUNG_INT_CLR_W","TX_START_INT_CLR_W","W","app_ctrl0_int_clr","app_ctrl1_int_clr","bits","borrow","borrow_mut","from","into","outlink_eof_err_int_clr","rx_hung_int_clr","rx_start_int_clr","send_a_reg_q_int_clr","send_s_reg_q_int_clr","try_from","try_into","tx_hung_int_clr","tx_start_int_clr","type_id","APP_CTRL0_INT_ENA_R","APP_CTRL0_INT_ENA_W","APP_CTRL1_INT_ENA_R","APP_CTRL1_INT_ENA_W","INT_ENA_SPEC","OUTLINK_EOF_ERR_INT_ENA_R","OUTLINK_EOF_ERR_INT_ENA_W","R","RX_HUNG_INT_ENA_R","RX_HUNG_INT_ENA_W","RX_START_INT_ENA_R","RX_START_INT_ENA_W","SEND_A_REG_Q_INT_ENA_R","SEND_A_REG_Q_INT_ENA_W","SEND_S_REG_Q_INT_ENA_R","SEND_S_REG_Q_INT_ENA_W","TX_HUNG_INT_ENA_R","TX_HUNG_INT_ENA_W","TX_START_INT_ENA_R","TX_START_INT_ENA_W","W","app_ctrl0_int_ena","app_ctrl0_int_ena","app_ctrl1_int_ena","app_ctrl1_int_ena","bits","borrow","borrow_mut","from","into","outlink_eof_err_int_ena","outlink_eof_err_int_ena","rx_hung_int_ena","rx_hung_int_ena","rx_start_int_ena","rx_start_int_ena","send_a_reg_q_int_ena","send_a_reg_q_int_ena","send_s_reg_q_int_ena","send_s_reg_q_int_ena","try_from","try_into","tx_hung_int_ena","tx_hung_int_ena","tx_start_int_ena","tx_start_int_ena","type_id","APP_CTRL0_INT_RAW_R","APP_CTRL0_INT_RAW_W","APP_CTRL1_INT_RAW_R","APP_CTRL1_INT_RAW_W","INT_RAW_SPEC","OUT_EOF_INT_RAW_R","OUT_EOF_INT_RAW_W","R","RX_HUNG_INT_RAW_R","RX_HUNG_INT_RAW_W","RX_START_INT_RAW_R","RX_START_INT_RAW_W","SEND_A_REG_Q_INT_RAW_R","SEND_A_REG_Q_INT_RAW_W","SEND_S_REG_Q_INT_RAW_R","SEND_S_REG_Q_INT_RAW_W","TX_HUNG_INT_RAW_R","TX_HUNG_INT_RAW_W","TX_START_INT_RAW_R","TX_START_INT_RAW_W","W","app_ctrl0_int_raw","app_ctrl0_int_raw","app_ctrl1_int_raw","app_ctrl1_int_raw","bits","borrow","borrow_mut","from","into","out_eof_int_raw","out_eof_int_raw","rx_hung_int_raw","rx_hung_int_raw","rx_start_int_raw","rx_start_int_raw","send_a_reg_q_int_raw","send_a_reg_q_int_raw","send_s_reg_q_int_raw","send_s_reg_q_int_raw","try_from","try_into","tx_hung_int_raw","tx_hung_int_raw","tx_start_int_raw","tx_start_int_raw","type_id","APP_CTRL0_INT_ST_R","APP_CTRL1_INT_ST_R","INT_ST_SPEC","OUTLINK_EOF_ERR_INT_ST_R","R","RX_HUNG_INT_ST_R","RX_START_INT_ST_R","SEND_A_REG_Q_INT_ST_R","SEND_S_REG_Q_INT_ST_R","TX_HUNG_INT_ST_R","TX_START_INT_ST_R","app_ctrl0_int_st","app_ctrl1_int_st","borrow","borrow_mut","from","into","outlink_eof_err_int_st","rx_hung_int_st","rx_start_int_st","send_a_reg_q_int_st","send_s_reg_q_int_st","try_from","try_into","tx_hung_int_st","tx_start_int_st","type_id","PKT_THRES_SPEC","PKT_THRS_R","PKT_THRS_W","R","W","bits","borrow","borrow_mut","from","into","pkt_thrs","pkt_thrs","try_from","try_into","type_id","ALWAYS_SEND_EN_R","ALWAYS_SEND_EN_W","ALWAYS_SEND_NUM_R","ALWAYS_SEND_NUM_W","QUICK_SENT_SPEC","R","SINGLE_SEND_EN_R","SINGLE_SEND_EN_W","SINGLE_SEND_NUM_R","SINGLE_SEND_NUM_W","W","always_send_en","always_send_en","always_send_num","always_send_num","bits","borrow","borrow_mut","from","into","single_send_en","single_send_en","single_send_num","single_send_num","try_from","try_into","type_id","R","REG_Q0_WORD0_SPEC","SEND_Q0_WORD0_R","SEND_Q0_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q0_word0","send_q0_word0","try_from","try_into","type_id","R","REG_Q0_WORD1_SPEC","SEND_Q0_WORD1_R","SEND_Q0_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q0_word1","send_q0_word1","try_from","try_into","type_id","R","REG_Q1_WORD0_SPEC","SEND_Q1_WORD0_R","SEND_Q1_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q1_word0","send_q1_word0","try_from","try_into","type_id","R","REG_Q1_WORD1_SPEC","SEND_Q1_WORD1_R","SEND_Q1_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q1_word1","send_q1_word1","try_from","try_into","type_id","R","REG_Q2_WORD0_SPEC","SEND_Q2_WORD0_R","SEND_Q2_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q2_word0","send_q2_word0","try_from","try_into","type_id","R","REG_Q2_WORD1_SPEC","SEND_Q2_WORD1_R","SEND_Q2_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q2_word1","send_q2_word1","try_from","try_into","type_id","R","REG_Q3_WORD0_SPEC","SEND_Q3_WORD0_R","SEND_Q3_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q3_word0","send_q3_word0","try_from","try_into","type_id","R","REG_Q3_WORD1_SPEC","SEND_Q3_WORD1_R","SEND_Q3_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q3_word1","send_q3_word1","try_from","try_into","type_id","R","REG_Q4_WORD0_SPEC","SEND_Q4_WORD0_R","SEND_Q4_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q4_word0","send_q4_word0","try_from","try_into","type_id","R","REG_Q4_WORD1_SPEC","SEND_Q4_WORD1_R","SEND_Q4_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q4_word1","send_q4_word1","try_from","try_into","type_id","R","REG_Q5_WORD0_SPEC","SEND_Q5_WORD0_R","SEND_Q5_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q5_word0","send_q5_word0","try_from","try_into","type_id","R","REG_Q5_WORD1_SPEC","SEND_Q5_WORD1_R","SEND_Q5_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q5_word1","send_q5_word1","try_from","try_into","type_id","R","REG_Q6_WORD0_SPEC","SEND_Q6_WORD0_R","SEND_Q6_WORD0_W","W","bits","borrow","borrow_mut","from","into","send_q6_word0","send_q6_word0","try_from","try_into","type_id","R","REG_Q6_WORD1_SPEC","SEND_Q6_WORD1_R","SEND_Q6_WORD1_W","W","bits","borrow","borrow_mut","from","into","send_q6_word1","send_q6_word1","try_from","try_into","type_id","R","RX_HEAD_R","RX_HEAD_SPEC","borrow","borrow_mut","from","into","rx_head","try_from","try_into","type_id","DECODE_STATE_R","R","RX_ERR_CAUSE_R","STATE0_SPEC","borrow","borrow_mut","decode_state","from","into","rx_err_cause","try_from","try_into","type_id","ENCODE_STATE_R","R","STATE1_SPEC","borrow","borrow_mut","encode_state","from","into","try_from","try_into","type_id","CONF0","DATE","EP1","EP1_CONF","FRAM_NUM","INT_CLR","INT_ENA","INT_RAW","INT_ST","IN_EP0_ST","IN_EP1_ST","IN_EP2_ST","IN_EP3_ST","JFIFO_ST","MEM_CONF","MISC_CONF","OUT_EP0_ST","OUT_EP1_ST","OUT_EP2_ST","RegisterBlock","TEST","borrow","borrow_mut","conf0","conf0","date","date","ep1","ep1","ep1_conf","ep1_conf","fram_num","fram_num","from","in_ep0_st","in_ep0_st","in_ep1_st","in_ep1_st","in_ep2_st","in_ep2_st","in_ep3_st","in_ep3_st","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","jfifo_st","jfifo_st","mem_conf","mem_conf","misc_conf","misc_conf","out_ep0_st","out_ep0_st","out_ep1_st","out_ep1_st","out_ep2_st","out_ep2_st","test","test","try_from","try_into","type_id","CONF0_SPEC","DM_PULLDOWN_R","DM_PULLDOWN_W","DM_PULLUP_R","DM_PULLUP_W","DP_PULLDOWN_R","DP_PULLDOWN_W","DP_PULLUP_R","DP_PULLUP_W","EXCHG_PINS_OVERRIDE_R","EXCHG_PINS_OVERRIDE_W","EXCHG_PINS_R","EXCHG_PINS_W","PAD_PULL_OVERRIDE_R","PAD_PULL_OVERRIDE_W","PHY_SEL_R","PHY_SEL_W","PULLUP_VALUE_R","PULLUP_VALUE_W","R","USB_PAD_ENABLE_R","USB_PAD_ENABLE_W","VREFH_R","VREFH_W","VREFL_R","VREFL_W","VREF_OVERRIDE_R","VREF_OVERRIDE_W","W","bits","borrow","borrow_mut","dm_pulldown","dm_pulldown","dm_pullup","dm_pullup","dp_pulldown","dp_pulldown","dp_pullup","dp_pullup","exchg_pins","exchg_pins","exchg_pins_override","exchg_pins_override","from","into","pad_pull_override","pad_pull_override","phy_sel","phy_sel","pullup_value","pullup_value","try_from","try_into","type_id","usb_pad_enable","usb_pad_enable","vref_override","vref_override","vrefh","vrefh","vrefl","vrefl","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","EP1_SPEC","R","RDWR_BYTE_R","RDWR_BYTE_W","W","bits","borrow","borrow_mut","from","into","rdwr_byte","rdwr_byte","try_from","try_into","type_id","EP1_CONF_SPEC","R","SERIAL_IN_EP_DATA_FREE_R","SERIAL_OUT_EP_DATA_AVAIL_R","W","WR_DONE_W","bits","borrow","borrow_mut","from","into","serial_in_ep_data_free","serial_out_ep_data_avail","try_from","try_into","type_id","wr_done","FRAM_NUM_SPEC","R","SOF_FRAME_INDEX_R","borrow","borrow_mut","from","into","sof_frame_index","try_from","try_into","type_id","IN_EP0_RD_ADDR_R","IN_EP0_STATE_R","IN_EP0_ST_SPEC","IN_EP0_WR_ADDR_R","R","borrow","borrow_mut","from","in_ep0_rd_addr","in_ep0_state","in_ep0_wr_addr","into","try_from","try_into","type_id","IN_EP1_RD_ADDR_R","IN_EP1_STATE_R","IN_EP1_ST_SPEC","IN_EP1_WR_ADDR_R","R","borrow","borrow_mut","from","in_ep1_rd_addr","in_ep1_state","in_ep1_wr_addr","into","try_from","try_into","type_id","IN_EP2_RD_ADDR_R","IN_EP2_STATE_R","IN_EP2_ST_SPEC","IN_EP2_WR_ADDR_R","R","borrow","borrow_mut","from","in_ep2_rd_addr","in_ep2_state","in_ep2_wr_addr","into","try_from","try_into","type_id","IN_EP3_RD_ADDR_R","IN_EP3_STATE_R","IN_EP3_ST_SPEC","IN_EP3_WR_ADDR_R","R","borrow","borrow_mut","from","in_ep3_rd_addr","in_ep3_state","in_ep3_wr_addr","into","try_from","try_into","type_id","CRC16_ERR_INT_CLR_W","CRC5_ERR_INT_CLR_W","INT_CLR_SPEC","IN_TOKEN_REC_IN_EP1_INT_CLR_W","JTAG_IN_FLUSH_INT_CLR_W","OUT_EP1_ZERO_PAYLOAD_INT_CLR_W","OUT_EP2_ZERO_PAYLOAD_INT_CLR_W","PID_ERR_INT_CLR_W","SERIAL_IN_EMPTY_INT_CLR_W","SERIAL_OUT_RECV_PKT_INT_CLR_W","SOF_INT_CLR_W","STUFF_ERR_INT_CLR_W","USB_BUS_RESET_INT_CLR_W","W","bits","borrow","borrow_mut","crc16_err_int_clr","crc5_err_int_clr","from","in_token_rec_in_ep1_int_clr","into","jtag_in_flush_int_clr","out_ep1_zero_payload_int_clr","out_ep2_zero_payload_int_clr","pid_err_int_clr","serial_in_empty_int_clr","serial_out_recv_pkt_int_clr","sof_int_clr","stuff_err_int_clr","try_from","try_into","type_id","usb_bus_reset_int_clr","CRC16_ERR_INT_ENA_R","CRC16_ERR_INT_ENA_W","CRC5_ERR_INT_ENA_R","CRC5_ERR_INT_ENA_W","INT_ENA_SPEC","IN_TOKEN_REC_IN_EP1_INT_ENA_R","IN_TOKEN_REC_IN_EP1_INT_ENA_W","JTAG_IN_FLUSH_INT_ENA_R","JTAG_IN_FLUSH_INT_ENA_W","OUT_EP1_ZERO_PAYLOAD_INT_ENA_R","OUT_EP1_ZERO_PAYLOAD_INT_ENA_W","OUT_EP2_ZERO_PAYLOAD_INT_ENA_R","OUT_EP2_ZERO_PAYLOAD_INT_ENA_W","PID_ERR_INT_ENA_R","PID_ERR_INT_ENA_W","R","SERIAL_IN_EMPTY_INT_ENA_R","SERIAL_IN_EMPTY_INT_ENA_W","SERIAL_OUT_RECV_PKT_INT_ENA_R","SERIAL_OUT_RECV_PKT_INT_ENA_W","SOF_INT_ENA_R","SOF_INT_ENA_W","STUFF_ERR_INT_ENA_R","STUFF_ERR_INT_ENA_W","USB_BUS_RESET_INT_ENA_R","USB_BUS_RESET_INT_ENA_W","W","bits","borrow","borrow_mut","crc16_err_int_ena","crc16_err_int_ena","crc5_err_int_ena","crc5_err_int_ena","from","in_token_rec_in_ep1_int_ena","in_token_rec_in_ep1_int_ena","into","jtag_in_flush_int_ena","jtag_in_flush_int_ena","out_ep1_zero_payload_int_ena","out_ep1_zero_payload_int_ena","out_ep2_zero_payload_int_ena","out_ep2_zero_payload_int_ena","pid_err_int_ena","pid_err_int_ena","serial_in_empty_int_ena","serial_in_empty_int_ena","serial_out_recv_pkt_int_ena","serial_out_recv_pkt_int_ena","sof_int_ena","sof_int_ena","stuff_err_int_ena","stuff_err_int_ena","try_from","try_into","type_id","usb_bus_reset_int_ena","usb_bus_reset_int_ena","CRC16_ERR_INT_RAW_R","CRC16_ERR_INT_RAW_W","CRC5_ERR_INT_RAW_R","CRC5_ERR_INT_RAW_W","INT_RAW_SPEC","IN_TOKEN_REC_IN_EP1_INT_RAW_R","IN_TOKEN_REC_IN_EP1_INT_RAW_W","JTAG_IN_FLUSH_INT_RAW_R","JTAG_IN_FLUSH_INT_RAW_W","OUT_EP1_ZERO_PAYLOAD_INT_RAW_R","OUT_EP1_ZERO_PAYLOAD_INT_RAW_W","OUT_EP2_ZERO_PAYLOAD_INT_RAW_R","OUT_EP2_ZERO_PAYLOAD_INT_RAW_W","PID_ERR_INT_RAW_R","PID_ERR_INT_RAW_W","R","SERIAL_IN_EMPTY_INT_RAW_R","SERIAL_IN_EMPTY_INT_RAW_W","SERIAL_OUT_RECV_PKT_INT_RAW_R","SERIAL_OUT_RECV_PKT_INT_RAW_W","SOF_INT_RAW_R","SOF_INT_RAW_W","STUFF_ERR_INT_RAW_R","STUFF_ERR_INT_RAW_W","USB_BUS_RESET_INT_RAW_R","USB_BUS_RESET_INT_RAW_W","W","bits","borrow","borrow_mut","crc16_err_int_raw","crc16_err_int_raw","crc5_err_int_raw","crc5_err_int_raw","from","in_token_rec_in_ep1_int_raw","in_token_rec_in_ep1_int_raw","into","jtag_in_flush_int_raw","jtag_in_flush_int_raw","out_ep1_zero_payload_int_raw","out_ep1_zero_payload_int_raw","out_ep2_zero_payload_int_raw","out_ep2_zero_payload_int_raw","pid_err_int_raw","pid_err_int_raw","serial_in_empty_int_raw","serial_in_empty_int_raw","serial_out_recv_pkt_int_raw","serial_out_recv_pkt_int_raw","sof_int_raw","sof_int_raw","stuff_err_int_raw","stuff_err_int_raw","try_from","try_into","type_id","usb_bus_reset_int_raw","usb_bus_reset_int_raw","CRC16_ERR_INT_ST_R","CRC5_ERR_INT_ST_R","INT_ST_SPEC","IN_TOKEN_REC_IN_EP1_INT_ST_R","JTAG_IN_FLUSH_INT_ST_R","OUT_EP1_ZERO_PAYLOAD_INT_ST_R","OUT_EP2_ZERO_PAYLOAD_INT_ST_R","PID_ERR_INT_ST_R","R","SERIAL_IN_EMPTY_INT_ST_R","SERIAL_OUT_RECV_PKT_INT_ST_R","SOF_INT_ST_R","STUFF_ERR_INT_ST_R","USB_BUS_RESET_INT_ST_R","borrow","borrow_mut","crc16_err_int_st","crc5_err_int_st","from","in_token_rec_in_ep1_int_st","into","jtag_in_flush_int_st","out_ep1_zero_payload_int_st","out_ep2_zero_payload_int_st","pid_err_int_st","serial_in_empty_int_st","serial_out_recv_pkt_int_st","sof_int_st","stuff_err_int_st","try_from","try_into","type_id","usb_bus_reset_int_st","IN_FIFO_CNT_R","IN_FIFO_EMPTY_R","IN_FIFO_FULL_R","IN_FIFO_RESET_R","IN_FIFO_RESET_W","JFIFO_ST_SPEC","OUT_FIFO_CNT_R","OUT_FIFO_EMPTY_R","OUT_FIFO_FULL_R","OUT_FIFO_RESET_R","OUT_FIFO_RESET_W","R","W","bits","borrow","borrow_mut","from","in_fifo_cnt","in_fifo_empty","in_fifo_full","in_fifo_reset","in_fifo_reset","into","out_fifo_cnt","out_fifo_empty","out_fifo_full","out_fifo_reset","out_fifo_reset","try_from","try_into","type_id","MEM_CONF_SPEC","R","USB_MEM_CLK_EN_R","USB_MEM_CLK_EN_W","USB_MEM_PD_R","USB_MEM_PD_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usb_mem_clk_en","usb_mem_clk_en","usb_mem_pd","usb_mem_pd","CLK_EN_R","CLK_EN_W","MISC_CONF_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","OUT_EP0_RD_ADDR_R","OUT_EP0_STATE_R","OUT_EP0_ST_SPEC","OUT_EP0_WR_ADDR_R","R","borrow","borrow_mut","from","into","out_ep0_rd_addr","out_ep0_state","out_ep0_wr_addr","try_from","try_into","type_id","OUT_EP1_RD_ADDR_R","OUT_EP1_REC_DATA_CNT_R","OUT_EP1_STATE_R","OUT_EP1_ST_SPEC","OUT_EP1_WR_ADDR_R","R","borrow","borrow_mut","from","into","out_ep1_rd_addr","out_ep1_rec_data_cnt","out_ep1_state","out_ep1_wr_addr","try_from","try_into","type_id","OUT_EP2_RD_ADDR_R","OUT_EP2_STATE_R","OUT_EP2_ST_SPEC","OUT_EP2_WR_ADDR_R","R","borrow","borrow_mut","from","into","out_ep2_rd_addr","out_ep2_state","out_ep2_wr_addr","try_from","try_into","type_id","ENABLE_R","ENABLE_W","R","TEST_SPEC","TX_DM_R","TX_DM_W","TX_DP_R","TX_DP_W","USB_OE_R","USB_OE_W","W","bits","borrow","borrow_mut","enable","enable","from","into","try_from","try_into","tx_dm","tx_dm","tx_dp","tx_dp","type_id","usb_oe","usb_oe","DATE","DESTINATION","DESTROY","LINESIZE","PHYSICAL_ADDRESS","PLAIN_MEM","RELEASE","RegisterBlock","STATE","TRIGGER","borrow","borrow_mut","date","date","destination","destination","destroy","destroy","from","into","linesize","linesize","physical_address","physical_address","plain_mem","plain_mem","plain_mem_iter","release","release","state","state","trigger","trigger","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DESTINATION_R","DESTINATION_SPEC","DESTINATION_W","R","W","bits","borrow","borrow_mut","destination","destination","from","into","try_from","try_into","type_id","DESTROY_SPEC","DESTROY_W","W","bits","borrow","borrow_mut","destroy","from","into","try_from","try_into","type_id","LINESIZE_R","LINESIZE_SPEC","LINESIZE_W","R","W","bits","borrow","borrow_mut","from","into","linesize","linesize","try_from","try_into","type_id","PHYSICAL_ADDRESS_R","PHYSICAL_ADDRESS_SPEC","PHYSICAL_ADDRESS_W","R","W","bits","borrow","borrow_mut","from","into","physical_address","physical_address","try_from","try_into","type_id","PLAIN_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","RELEASE_SPEC","RELEASE_W","W","bits","borrow","borrow_mut","from","into","release","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id"],"q":[[0,"esp32c3"],[642,"esp32c3::aes"],[759,"esp32c3::aes::aad_block_num"],[774,"esp32c3::aes::block_mode"],[789,"esp32c3::aes::block_num"],[804,"esp32c3::aes::continue_"],[816,"esp32c3::aes::date"],[831,"esp32c3::aes::dma_enable"],[846,"esp32c3::aes::dma_exit"],[858,"esp32c3::aes::endian"],[873,"esp32c3::aes::h_mem"],[884,"esp32c3::aes::inc_sel"],[899,"esp32c3::aes::int_clear"],[911,"esp32c3::aes::int_ena"],[926,"esp32c3::aes::iv_mem"],[937,"esp32c3::aes::j0_mem"],[948,"esp32c3::aes::key_0"],[963,"esp32c3::aes::key_1"],[978,"esp32c3::aes::key_2"],[993,"esp32c3::aes::key_3"],[1008,"esp32c3::aes::key_4"],[1023,"esp32c3::aes::key_5"],[1038,"esp32c3::aes::key_6"],[1053,"esp32c3::aes::key_7"],[1068,"esp32c3::aes::mode"],[1083,"esp32c3::aes::remainder_bit_num"],[1098,"esp32c3::aes::state"],[1109,"esp32c3::aes::t0_mem"],[1120,"esp32c3::aes::text_in_0"],[1135,"esp32c3::aes::text_in_1"],[1150,"esp32c3::aes::text_in_2"],[1165,"esp32c3::aes::text_in_3"],[1180,"esp32c3::aes::text_out_0"],[1195,"esp32c3::aes::text_out_1"],[1210,"esp32c3::aes::text_out_2"],[1225,"esp32c3::aes::text_out_3"],[1240,"esp32c3::aes::trigger"],[1252,"esp32c3::apb_ctrl"],[1380,"esp32c3::apb_ctrl::clk_out_en"],[1435,"esp32c3::apb_ctrl::clkgate_force_on"],[1454,"esp32c3::apb_ctrl::date"],[1469,"esp32c3::apb_ctrl::ext_mem_pms_lock"],[1484,"esp32c3::apb_ctrl::flash_ace0_addr"],[1499,"esp32c3::apb_ctrl::flash_ace0_attr"],[1514,"esp32c3::apb_ctrl::flash_ace0_size"],[1529,"esp32c3::apb_ctrl::flash_ace1_addr"],[1544,"esp32c3::apb_ctrl::flash_ace1_attr"],[1559,"esp32c3::apb_ctrl::flash_ace1_size"],[1574,"esp32c3::apb_ctrl::flash_ace2_addr"],[1589,"esp32c3::apb_ctrl::flash_ace2_attr"],[1604,"esp32c3::apb_ctrl::flash_ace2_size"],[1619,"esp32c3::apb_ctrl::flash_ace3_addr"],[1634,"esp32c3::apb_ctrl::flash_ace3_attr"],[1649,"esp32c3::apb_ctrl::flash_ace3_size"],[1664,"esp32c3::apb_ctrl::front_end_mem_pd"],[1699,"esp32c3::apb_ctrl::host_inf_sel"],[1714,"esp32c3::apb_ctrl::mem_power_down"],[1733,"esp32c3::apb_ctrl::mem_power_up"],[1752,"esp32c3::apb_ctrl::peri_backup_apb_addr"],[1767,"esp32c3::apb_ctrl::peri_backup_config"],[1802,"esp32c3::apb_ctrl::peri_backup_int_clr"],[1816,"esp32c3::apb_ctrl::peri_backup_int_ena"],[1835,"esp32c3::apb_ctrl::peri_backup_int_raw"],[1848,"esp32c3::apb_ctrl::peri_backup_int_st"],[1861,"esp32c3::apb_ctrl::peri_backup_mem_addr"],[1876,"esp32c3::apb_ctrl::redcy_sig0"],[1893,"esp32c3::apb_ctrl::redcy_sig1"],[1910,"esp32c3::apb_ctrl::retention_ctrl"],[1929,"esp32c3::apb_ctrl::rnd_data"],[1940,"esp32c3::apb_ctrl::sdio_ctrl"],[1955,"esp32c3::apb_ctrl::spi_mem_pms_ctrl"],[1972,"esp32c3::apb_ctrl::spi_mem_reject_addr"],[1983,"esp32c3::apb_ctrl::sysclk_conf"],[2010,"esp32c3::apb_ctrl::tick_conf"],[2033,"esp32c3::apb_ctrl::wifi_bb_cfg"],[2048,"esp32c3::apb_ctrl::wifi_bb_cfg_2"],[2063,"esp32c3::apb_ctrl::wifi_clk_en"],[2078,"esp32c3::apb_ctrl::wifi_rst_en"],[2093,"esp32c3::apb_saradc"],[2179,"esp32c3::apb_saradc::apb_tsens_ctrl"],[2204,"esp32c3::apb_saradc::arb_ctrl"],[2247,"esp32c3::apb_saradc::cali"],[2262,"esp32c3::apb_saradc::clkm_conf"],[2293,"esp32c3::apb_saradc::ctrl"],[2336,"esp32c3::apb_saradc::ctrl2"],[2371,"esp32c3::apb_saradc::ctrl_date"],[2386,"esp32c3::apb_saradc::dma_conf"],[2409,"esp32c3::apb_saradc::filter_ctrl0"],[2432,"esp32c3::apb_saradc::filter_ctrl1"],[2451,"esp32c3::apb_saradc::fsm_wait"],[2474,"esp32c3::apb_saradc::int_clr"],[2496,"esp32c3::apb_saradc::int_ena"],[2531,"esp32c3::apb_saradc::int_raw"],[2552,"esp32c3::apb_saradc::int_st"],[2573,"esp32c3::apb_saradc::onetime_sample"],[2604,"esp32c3::apb_saradc::sar1_status"],[2615,"esp32c3::apb_saradc::sar1data_status"],[2626,"esp32c3::apb_saradc::sar2_status"],[2637,"esp32c3::apb_saradc::sar2data_status"],[2648,"esp32c3::apb_saradc::sar_patt_tab1"],[2663,"esp32c3::apb_saradc::sar_patt_tab2"],[2678,"esp32c3::apb_saradc::thres0_ctrl"],[2701,"esp32c3::apb_saradc::thres1_ctrl"],[2724,"esp32c3::apb_saradc::thres_ctrl"],[2747,"esp32c3::apb_saradc::tsens_ctrl2"],[2774,"esp32c3::assist_debug"],[2902,"esp32c3::assist_debug::c0re_0_debug_mode"],[2915,"esp32c3::assist_debug::c0re_0_lastpc_before_exception"],[2926,"esp32c3::assist_debug::core_0_area_dram0_0_max"],[2941,"esp32c3::assist_debug::core_0_area_dram0_0_min"],[2956,"esp32c3::assist_debug::core_0_area_dram0_1_max"],[2971,"esp32c3::assist_debug::core_0_area_dram0_1_min"],[2986,"esp32c3::assist_debug::core_0_area_pc"],[2997,"esp32c3::assist_debug::core_0_area_pif_0_max"],[3012,"esp32c3::assist_debug::core_0_area_pif_0_min"],[3027,"esp32c3::assist_debug::core_0_area_pif_1_max"],[3042,"esp32c3::assist_debug::core_0_area_pif_1_min"],[3057,"esp32c3::assist_debug::core_0_area_sp"],[3068,"esp32c3::assist_debug::core_0_dram0_exception_monitor_0"],[3083,"esp32c3::assist_debug::core_0_dram0_exception_monitor_1"],[3094,"esp32c3::assist_debug::core_0_dram0_exception_monitor_2"],[3109,"esp32c3::assist_debug::core_0_dram0_exception_monitor_3"],[3120,"esp32c3::assist_debug::core_0_intr_clr"],[3179,"esp32c3::assist_debug::core_0_intr_ena"],[3238,"esp32c3::assist_debug::core_0_intr_raw"],[3271,"esp32c3::assist_debug::core_0_iram0_exception_monitor_0"],[3286,"esp32c3::assist_debug::core_0_iram0_exception_monitor_1"],[3301,"esp32c3::assist_debug::core_0_montr_ena"],[3360,"esp32c3::assist_debug::core_0_rcd_en"],[3379,"esp32c3::assist_debug::core_0_rcd_pdebugpc"],[3390,"esp32c3::assist_debug::core_0_rcd_pdebugsp"],[3401,"esp32c3::assist_debug::core_0_sp_max"],[3416,"esp32c3::assist_debug::core_0_sp_min"],[3431,"esp32c3::assist_debug::core_0_sp_pc"],[3442,"esp32c3::assist_debug::core_x_iram0_dram0_exception_monitor_0"],[3457,"esp32c3::assist_debug::core_x_iram0_dram0_exception_monitor_1"],[3472,"esp32c3::assist_debug::date"],[3487,"esp32c3::assist_debug::log_data_0"],[3502,"esp32c3::assist_debug::log_data_mask"],[3517,"esp32c3::assist_debug::log_max"],[3532,"esp32c3::assist_debug::log_mem_end"],[3547,"esp32c3::assist_debug::log_mem_full_flag"],[3564,"esp32c3::assist_debug::log_mem_start"],[3579,"esp32c3::assist_debug::log_mem_writing_addr"],[3590,"esp32c3::assist_debug::log_min"],[3605,"esp32c3::assist_debug::log_setting"],[3628,"esp32c3::bb"],[3639,"esp32c3::bb::bbpd_ctrl"],[3666,"esp32c3::dma"],[3883,"esp32c3::dma::ahb_test"],[3902,"esp32c3::dma::date"],[3917,"esp32c3::dma::in_conf0_ch"],[3948,"esp32c3::dma::in_conf1_ch0"],[3963,"esp32c3::dma::in_conf1_ch1"],[3978,"esp32c3::dma::in_conf1_ch2"],[3993,"esp32c3::dma::in_dscr_bf0_ch"],[4004,"esp32c3::dma::in_dscr_bf1_ch0"],[4015,"esp32c3::dma::in_dscr_bf1_ch1"],[4026,"esp32c3::dma::in_dscr_bf1_ch2"],[4037,"esp32c3::dma::in_dscr_ch0"],[4048,"esp32c3::dma::in_dscr_ch1"],[4059,"esp32c3::dma::in_dscr_ch2"],[4070,"esp32c3::dma::in_err_eof_des_addr_ch0"],[4081,"esp32c3::dma::in_err_eof_des_addr_ch1"],[4092,"esp32c3::dma::in_err_eof_des_addr_ch2"],[4103,"esp32c3::dma::in_link_ch"],[4136,"esp32c3::dma::in_peri_sel_ch"],[4151,"esp32c3::dma::in_pop_ch0"],[4168,"esp32c3::dma::in_pop_ch1"],[4185,"esp32c3::dma::in_pop_ch2"],[4202,"esp32c3::dma::in_pri_ch"],[4217,"esp32c3::dma::in_state_ch0"],[4232,"esp32c3::dma::in_state_ch1"],[4247,"esp32c3::dma::in_state_ch2"],[4262,"esp32c3::dma::in_suc_eof_des_addr_ch0"],[4273,"esp32c3::dma::in_suc_eof_des_addr_ch1"],[4284,"esp32c3::dma::in_suc_eof_des_addr_ch2"],[4295,"esp32c3::dma::infifo_status_ch0"],[4320,"esp32c3::dma::infifo_status_ch1"],[4345,"esp32c3::dma::infifo_status_ch2"],[4370,"esp32c3::dma::int_clr_ch"],[4406,"esp32c3::dma::int_ena_ch"],[4469,"esp32c3::dma::int_raw_ch"],[4532,"esp32c3::dma::int_st_ch0"],[4567,"esp32c3::dma::int_st_ch1"],[4602,"esp32c3::dma::int_st_ch2"],[4637,"esp32c3::dma::misc_conf"],[4660,"esp32c3::dma::out_conf0_ch"],[4695,"esp32c3::dma::out_conf1_ch"],[4710,"esp32c3::dma::out_dscr_bf0_ch0"],[4721,"esp32c3::dma::out_dscr_bf0_ch1"],[4732,"esp32c3::dma::out_dscr_bf0_ch2"],[4743,"esp32c3::dma::out_dscr_bf1_ch0"],[4754,"esp32c3::dma::out_dscr_bf1_ch1"],[4765,"esp32c3::dma::out_dscr_bf1_ch2"],[4776,"esp32c3::dma::out_dscr_ch0"],[4787,"esp32c3::dma::out_dscr_ch1"],[4798,"esp32c3::dma::out_dscr_ch2"],[4809,"esp32c3::dma::out_eof_bfr_des_addr_ch0"],[4820,"esp32c3::dma::out_eof_bfr_des_addr_ch1"],[4831,"esp32c3::dma::out_eof_bfr_des_addr_ch2"],[4842,"esp32c3::dma::out_eof_des_addr_ch"],[4853,"esp32c3::dma::out_link_ch"],[4882,"esp32c3::dma::out_peri_sel_ch"],[4897,"esp32c3::dma::out_pri_ch"],[4912,"esp32c3::dma::out_push_ch0"],[4931,"esp32c3::dma::out_push_ch1"],[4950,"esp32c3::dma::out_push_ch2"],[4969,"esp32c3::dma::out_state_ch0"],[4984,"esp32c3::dma::out_state_ch1"],[4999,"esp32c3::dma::out_state_ch2"],[5014,"esp32c3::dma::outfifo_status_ch0"],[5037,"esp32c3::dma::outfifo_status_ch1"],[5060,"esp32c3::dma::outfifo_status_ch2"],[5083,"esp32c3::ds"],[5136,"esp32c3::ds::box_mem"],[5147,"esp32c3::ds::date"],[5162,"esp32c3::ds::m_mem"],[5173,"esp32c3::ds::query_busy"],[5184,"esp32c3::ds::query_check"],[5197,"esp32c3::ds::query_key_wrong"],[5208,"esp32c3::ds::rb_mem"],[5219,"esp32c3::ds::set_continue"],[5231,"esp32c3::ds::set_finish"],[5243,"esp32c3::ds::set_start"],[5255,"esp32c3::ds::x_mem"],[5266,"esp32c3::ds::y_mem"],[5277,"esp32c3::ds::z_mem"],[5288,"esp32c3::efuse"],[5641,"esp32c3::efuse::clk"],[5668,"esp32c3::efuse::cmd"],[5691,"esp32c3::efuse::conf"],[5706,"esp32c3::efuse::dac_conf"],[5733,"esp32c3::efuse::date"],[5748,"esp32c3::efuse::int_clr"],[5762,"esp32c3::efuse::int_ena"],[5781,"esp32c3::efuse::int_raw"],[5800,"esp32c3::efuse::int_st"],[5813,"esp32c3::efuse::pgm_check_value0"],[5828,"esp32c3::efuse::pgm_check_value1"],[5843,"esp32c3::efuse::pgm_check_value2"],[5858,"esp32c3::efuse::pgm_data0"],[5873,"esp32c3::efuse::pgm_data1"],[5888,"esp32c3::efuse::pgm_data2"],[5903,"esp32c3::efuse::pgm_data3"],[5918,"esp32c3::efuse::pgm_data4"],[5933,"esp32c3::efuse::pgm_data5"],[5948,"esp32c3::efuse::pgm_data6"],[5963,"esp32c3::efuse::pgm_data7"],[5978,"esp32c3::efuse::rd_key0_data0"],[5989,"esp32c3::efuse::rd_key0_data1"],[6000,"esp32c3::efuse::rd_key0_data2"],[6011,"esp32c3::efuse::rd_key0_data3"],[6022,"esp32c3::efuse::rd_key0_data4"],[6033,"esp32c3::efuse::rd_key0_data5"],[6044,"esp32c3::efuse::rd_key0_data6"],[6055,"esp32c3::efuse::rd_key0_data7"],[6066,"esp32c3::efuse::rd_key1_data0"],[6077,"esp32c3::efuse::rd_key1_data1"],[6088,"esp32c3::efuse::rd_key1_data2"],[6099,"esp32c3::efuse::rd_key1_data3"],[6110,"esp32c3::efuse::rd_key1_data4"],[6121,"esp32c3::efuse::rd_key1_data5"],[6132,"esp32c3::efuse::rd_key1_data6"],[6143,"esp32c3::efuse::rd_key1_data7"],[6154,"esp32c3::efuse::rd_key2_data0"],[6165,"esp32c3::efuse::rd_key2_data1"],[6176,"esp32c3::efuse::rd_key2_data2"],[6187,"esp32c3::efuse::rd_key2_data3"],[6198,"esp32c3::efuse::rd_key2_data4"],[6209,"esp32c3::efuse::rd_key2_data5"],[6220,"esp32c3::efuse::rd_key2_data6"],[6231,"esp32c3::efuse::rd_key2_data7"],[6242,"esp32c3::efuse::rd_key3_data0"],[6253,"esp32c3::efuse::rd_key3_data1"],[6264,"esp32c3::efuse::rd_key3_data2"],[6275,"esp32c3::efuse::rd_key3_data3"],[6286,"esp32c3::efuse::rd_key3_data4"],[6297,"esp32c3::efuse::rd_key3_data5"],[6308,"esp32c3::efuse::rd_key3_data6"],[6319,"esp32c3::efuse::rd_key3_data7"],[6330,"esp32c3::efuse::rd_key4_data0"],[6341,"esp32c3::efuse::rd_key4_data1"],[6352,"esp32c3::efuse::rd_key4_data2"],[6363,"esp32c3::efuse::rd_key4_data3"],[6374,"esp32c3::efuse::rd_key4_data4"],[6385,"esp32c3::efuse::rd_key4_data5"],[6396,"esp32c3::efuse::rd_key4_data6"],[6407,"esp32c3::efuse::rd_key4_data7"],[6418,"esp32c3::efuse::rd_key5_data0"],[6429,"esp32c3::efuse::rd_key5_data1"],[6440,"esp32c3::efuse::rd_key5_data2"],[6451,"esp32c3::efuse::rd_key5_data3"],[6462,"esp32c3::efuse::rd_key5_data4"],[6473,"esp32c3::efuse::rd_key5_data5"],[6484,"esp32c3::efuse::rd_key5_data6"],[6495,"esp32c3::efuse::rd_key5_data7"],[6506,"esp32c3::efuse::rd_mac_spi_sys_0"],[6517,"esp32c3::efuse::rd_mac_spi_sys_1"],[6530,"esp32c3::efuse::rd_mac_spi_sys_2"],[6541,"esp32c3::efuse::rd_mac_spi_sys_3"],[6554,"esp32c3::efuse::rd_mac_spi_sys_4"],[6565,"esp32c3::efuse::rd_mac_spi_sys_5"],[6576,"esp32c3::efuse::rd_repeat_data0"],[6625,"esp32c3::efuse::rd_repeat_data1"],[6650,"esp32c3::efuse::rd_repeat_data2"],[6677,"esp32c3::efuse::rd_repeat_data3"],[6714,"esp32c3::efuse::rd_repeat_data4"],[6725,"esp32c3::efuse::rd_repeat_err0"],[6774,"esp32c3::efuse::rd_repeat_err1"],[6799,"esp32c3::efuse::rd_repeat_err2"],[6826,"esp32c3::efuse::rd_repeat_err3"],[6863,"esp32c3::efuse::rd_repeat_err4"],[6874,"esp32c3::efuse::rd_rs_err0"],[6915,"esp32c3::efuse::rd_rs_err1"],[6932,"esp32c3::efuse::rd_sys_part1_data0"],[6943,"esp32c3::efuse::rd_sys_part1_data1"],[6954,"esp32c3::efuse::rd_sys_part1_data2"],[6965,"esp32c3::efuse::rd_sys_part1_data3"],[6976,"esp32c3::efuse::rd_sys_part1_data4"],[6987,"esp32c3::efuse::rd_sys_part1_data5"],[6998,"esp32c3::efuse::rd_sys_part1_data6"],[7009,"esp32c3::efuse::rd_sys_part1_data7"],[7020,"esp32c3::efuse::rd_sys_part2_data0"],[7031,"esp32c3::efuse::rd_sys_part2_data1"],[7042,"esp32c3::efuse::rd_sys_part2_data2"],[7053,"esp32c3::efuse::rd_sys_part2_data3"],[7064,"esp32c3::efuse::rd_sys_part2_data4"],[7075,"esp32c3::efuse::rd_sys_part2_data5"],[7086,"esp32c3::efuse::rd_sys_part2_data6"],[7097,"esp32c3::efuse::rd_sys_part2_data7"],[7108,"esp32c3::efuse::rd_tim_conf"],[7123,"esp32c3::efuse::rd_usr_data0"],[7134,"esp32c3::efuse::rd_usr_data1"],[7145,"esp32c3::efuse::rd_usr_data2"],[7156,"esp32c3::efuse::rd_usr_data3"],[7167,"esp32c3::efuse::rd_usr_data4"],[7178,"esp32c3::efuse::rd_usr_data5"],[7189,"esp32c3::efuse::rd_usr_data6"],[7200,"esp32c3::efuse::rd_usr_data7"],[7211,"esp32c3::efuse::rd_wr_dis"],[7222,"esp32c3::efuse::status"],[7247,"esp32c3::efuse::wr_tim_conf1"],[7262,"esp32c3::efuse::wr_tim_conf2"],[7277,"esp32c3::extmem"],[7483,"esp32c3::extmem::cache_acs_cnt_clr"],[7497,"esp32c3::extmem::cache_conf_misc"],[7520,"esp32c3::extmem::cache_encrypt_decrypt_clk_force_on"],[7543,"esp32c3::extmem::cache_encrypt_decrypt_record_disable"],[7562,"esp32c3::extmem::cache_ilg_int_clr"],[7582,"esp32c3::extmem::cache_ilg_int_ena"],[7613,"esp32c3::extmem::cache_ilg_int_st"],[7636,"esp32c3::extmem::cache_mmu_fault_content"],[7649,"esp32c3::extmem::cache_mmu_fault_vaddr"],[7660,"esp32c3::extmem::cache_mmu_owner"],[7675,"esp32c3::extmem::cache_mmu_power_ctrl"],[7698,"esp32c3::extmem::cache_preload_int_ctrl"],[7717,"esp32c3::extmem::cache_request"],[7732,"esp32c3::extmem::cache_state"],[7743,"esp32c3::extmem::cache_sync_int_ctrl"],[7762,"esp32c3::extmem::cache_wrap_around_ctrl"],[7777,"esp32c3::extmem::clock_gate"],[7792,"esp32c3::extmem::core0_acs_cache_int_clr"],[7814,"esp32c3::extmem::core0_acs_cache_int_ena"],[7849,"esp32c3::extmem::core0_acs_cache_int_st"],[7870,"esp32c3::extmem::core0_dbus_reject_st"],[7883,"esp32c3::extmem::core0_dbus_reject_vaddr"],[7894,"esp32c3::extmem::core0_ibus_reject_st"],[7907,"esp32c3::extmem::core0_ibus_reject_vaddr"],[7918,"esp32c3::extmem::dbus_acs_cnt"],[7929,"esp32c3::extmem::dbus_acs_flash_miss_cnt"],[7940,"esp32c3::extmem::dbus_pms_tbl_attr"],[7959,"esp32c3::extmem::dbus_pms_tbl_boundary0"],[7974,"esp32c3::extmem::dbus_pms_tbl_boundary1"],[7989,"esp32c3::extmem::dbus_pms_tbl_boundary2"],[8004,"esp32c3::extmem::dbus_pms_tbl_lock"],[8019,"esp32c3::extmem::dbus_to_flash_end_vaddr"],[8034,"esp32c3::extmem::dbus_to_flash_start_vaddr"],[8049,"esp32c3::extmem::ibus_acs_cnt"],[8060,"esp32c3::extmem::ibus_acs_miss_cnt"],[8071,"esp32c3::extmem::ibus_pms_tbl_attr"],[8090,"esp32c3::extmem::ibus_pms_tbl_boundary0"],[8105,"esp32c3::extmem::ibus_pms_tbl_boundary1"],[8120,"esp32c3::extmem::ibus_pms_tbl_boundary2"],[8135,"esp32c3::extmem::ibus_pms_tbl_lock"],[8150,"esp32c3::extmem::ibus_to_flash_end_vaddr"],[8165,"esp32c3::extmem::ibus_to_flash_start_vaddr"],[8180,"esp32c3::extmem::icache_atomic_operate_ena"],[8195,"esp32c3::extmem::icache_autoload_ctrl"],[8228,"esp32c3::extmem::icache_autoload_sct0_addr"],[8243,"esp32c3::extmem::icache_autoload_sct0_size"],[8258,"esp32c3::extmem::icache_autoload_sct1_addr"],[8273,"esp32c3::extmem::icache_autoload_sct1_size"],[8288,"esp32c3::extmem::icache_ctrl"],[8303,"esp32c3::extmem::icache_ctrl1"],[8322,"esp32c3::extmem::icache_freeze"],[8343,"esp32c3::extmem::icache_lock_addr"],[8358,"esp32c3::extmem::icache_lock_ctrl"],[8379,"esp32c3::extmem::icache_lock_size"],[8394,"esp32c3::extmem::icache_preload_addr"],[8409,"esp32c3::extmem::icache_preload_ctrl"],[8430,"esp32c3::extmem::icache_preload_size"],[8445,"esp32c3::extmem::icache_prelock_ctrl"],[8464,"esp32c3::extmem::icache_prelock_sct0_addr"],[8479,"esp32c3::extmem::icache_prelock_sct1_addr"],[8494,"esp32c3::extmem::icache_prelock_sct_size"],[8513,"esp32c3::extmem::icache_sync_addr"],[8528,"esp32c3::extmem::icache_sync_ctrl"],[8545,"esp32c3::extmem::icache_sync_size"],[8560,"esp32c3::extmem::icache_tag_power_ctrl"],[8583,"esp32c3::extmem::reg_date"],[8598,"esp32c3::generic"],[8700,"esp32c3::gpio"],[8931,"esp32c3::gpio::bt_select"],[8946,"esp32c3::gpio::clock_gate"],[8961,"esp32c3::gpio::cpusdio_int"],[8972,"esp32c3::gpio::enable"],[8987,"esp32c3::gpio::enable_w1tc"],[8999,"esp32c3::gpio::enable_w1ts"],[9011,"esp32c3::gpio::func_in_sel_cfg"],[9034,"esp32c3::gpio::func_out_sel_cfg"],[9061,"esp32c3::gpio::in_"],[9072,"esp32c3::gpio::out"],[9087,"esp32c3::gpio::out_w1tc"],[9099,"esp32c3::gpio::out_w1ts"],[9111,"esp32c3::gpio::pcpu_int"],[9122,"esp32c3::gpio::pcpu_nmi_int"],[9133,"esp32c3::gpio::pin"],[9172,"esp32c3::gpio::reg_date"],[9187,"esp32c3::gpio::sdio_select"],[9202,"esp32c3::gpio::status"],[9217,"esp32c3::gpio::status_next"],[9228,"esp32c3::gpio::status_w1tc"],[9240,"esp32c3::gpio::status_w1ts"],[9252,"esp32c3::gpio::strap"],[9263,"esp32c3::gpio_sd"],[9284,"esp32c3::gpio_sd::sigmadelta"],[9303,"esp32c3::gpio_sd::sigmadelta_cg"],[9318,"esp32c3::gpio_sd::sigmadelta_misc"],[9337,"esp32c3::gpio_sd::sigmadelta_version"],[9352,"esp32c3::hmac"],[9416,"esp32c3::hmac::one_block"],[9428,"esp32c3::hmac::query_busy"],[9439,"esp32c3::hmac::query_error"],[9450,"esp32c3::hmac::rd_result_mem"],[9461,"esp32c3::hmac::set_invalidate_ds"],[9473,"esp32c3::hmac::set_invalidate_jtag"],[9485,"esp32c3::hmac::set_message_end"],[9497,"esp32c3::hmac::set_message_ing"],[9509,"esp32c3::hmac::set_message_one"],[9521,"esp32c3::hmac::set_message_pad"],[9533,"esp32c3::hmac::set_para_finish"],[9545,"esp32c3::hmac::set_para_key"],[9557,"esp32c3::hmac::set_para_purpose"],[9569,"esp32c3::hmac::set_result_finish"],[9581,"esp32c3::hmac::set_start"],[9593,"esp32c3::hmac::soft_jtag_ctrl"],[9605,"esp32c3::hmac::wr_jtag"],[9617,"esp32c3::hmac::wr_message_mem"],[9628,"esp32c3::i2c0"],[9724,"esp32c3::i2c0::clk_conf"],[9755,"esp32c3::i2c0::comd"],[9774,"esp32c3::i2c0::ctr"],[9839,"esp32c3::i2c0::data"],[9854,"esp32c3::i2c0::date"],[9869,"esp32c3::i2c0::fifo_conf"],[9908,"esp32c3::i2c0::fifo_st"],[9927,"esp32c3::i2c0::filter_cfg"],[9954,"esp32c3::i2c0::int_clr"],[10000,"esp32c3::i2c0::int_ena"],[10083,"esp32c3::i2c0::int_raw"],[10128,"esp32c3::i2c0::int_status"],[10173,"esp32c3::i2c0::rxfifo_start_addr"],[10184,"esp32c3::i2c0::scl_high_period"],[10203,"esp32c3::i2c0::scl_low_period"],[10218,"esp32c3::i2c0::scl_main_st_time_out"],[10233,"esp32c3::i2c0::scl_rstart_setup"],[10248,"esp32c3::i2c0::scl_sp_conf"],[10275,"esp32c3::i2c0::scl_st_time_out"],[10290,"esp32c3::i2c0::scl_start_hold"],[10305,"esp32c3::i2c0::scl_stop_hold"],[10320,"esp32c3::i2c0::scl_stop_setup"],[10335,"esp32c3::i2c0::scl_stretch_conf"],[10364,"esp32c3::i2c0::sda_hold"],[10379,"esp32c3::i2c0::sda_sample"],[10394,"esp32c3::i2c0::slave_addr"],[10413,"esp32c3::i2c0::sr"],[10442,"esp32c3::i2c0::to"],[10461,"esp32c3::i2c0::txfifo_start_addr"],[10472,"esp32c3::i2s0"],[10549,"esp32c3::i2s0::conf_sigle_data"],[10564,"esp32c3::i2s0::date"],[10579,"esp32c3::i2s0::int_clr"],[10597,"esp32c3::i2s0::int_ena"],[10624,"esp32c3::i2s0::int_raw"],[10641,"esp32c3::i2s0::int_st"],[10658,"esp32c3::i2s0::lc_hung_conf"],[10681,"esp32c3::i2s0::rx_clkm_conf"],[10708,"esp32c3::i2s0::rx_clkm_div_conf"],[10735,"esp32c3::i2s0::rx_conf"],[10810,"esp32c3::i2s0::rx_conf1"],[10845,"esp32c3::i2s0::rx_tdm_ctrl"],[10924,"esp32c3::i2s0::rx_timing"],[10955,"esp32c3::i2s0::rxeof_num"],[10970,"esp32c3::i2s0::state"],[10981,"esp32c3::i2s0::tx_clkm_conf"],[11008,"esp32c3::i2s0::tx_clkm_div_conf"],[11035,"esp32c3::i2s0::tx_conf"],[11122,"esp32c3::i2s0::tx_conf1"],[11161,"esp32c3::i2s0::tx_pcm2pdm_conf"],[11220,"esp32c3::i2s0::tx_pcm2pdm_conf1"],[11247,"esp32c3::i2s0::tx_tdm_ctrl"],[11330,"esp32c3::i2s0::tx_timing"],[11365,"esp32c3::interrupt_core0"],[11682,"esp32c3::interrupt_core0::aes_int_map"],[11697,"esp32c3::interrupt_core0::apb_adc_int_map"],[11712,"esp32c3::interrupt_core0::apb_ctrl_intr_map"],[11727,"esp32c3::interrupt_core0::assist_debug_intr_map"],[11742,"esp32c3::interrupt_core0::backup_pms_violate_intr_map"],[11757,"esp32c3::interrupt_core0::bb_int_map"],[11772,"esp32c3::interrupt_core0::bt_bb_int_map"],[11787,"esp32c3::interrupt_core0::bt_bb_nmi_map"],[11802,"esp32c3::interrupt_core0::bt_mac_int_map"],[11817,"esp32c3::interrupt_core0::cache_core0_acs_int_map"],[11832,"esp32c3::interrupt_core0::cache_ia_int_map"],[11847,"esp32c3::interrupt_core0::can_int_map"],[11862,"esp32c3::interrupt_core0::clock_gate"],[11877,"esp32c3::interrupt_core0::core_0_dram0_pms_monitor_violate_intr_map"],[11892,"esp32c3::interrupt_core0::core_0_iram0_pms_monitor_violate_intr_map"],[11907,"esp32c3::interrupt_core0::core_0_pif_pms_monitor_violate_intr_map"],[11922,"esp32c3::interrupt_core0::core_0_pif_pms_monitor_violate_size_intr_map"],[11937,"esp32c3::interrupt_core0::cpu_int_clear"],[11952,"esp32c3::interrupt_core0::cpu_int_eip_status"],[11963,"esp32c3::interrupt_core0::cpu_int_enable"],[11978,"esp32c3::interrupt_core0::cpu_int_pri_0"],[11993,"esp32c3::interrupt_core0::cpu_int_pri_1"],[12008,"esp32c3::interrupt_core0::cpu_int_pri_10"],[12023,"esp32c3::interrupt_core0::cpu_int_pri_11"],[12038,"esp32c3::interrupt_core0::cpu_int_pri_12"],[12053,"esp32c3::interrupt_core0::cpu_int_pri_13"],[12068,"esp32c3::interrupt_core0::cpu_int_pri_14"],[12083,"esp32c3::interrupt_core0::cpu_int_pri_15"],[12098,"esp32c3::interrupt_core0::cpu_int_pri_16"],[12113,"esp32c3::interrupt_core0::cpu_int_pri_17"],[12128,"esp32c3::interrupt_core0::cpu_int_pri_18"],[12143,"esp32c3::interrupt_core0::cpu_int_pri_19"],[12158,"esp32c3::interrupt_core0::cpu_int_pri_2"],[12173,"esp32c3::interrupt_core0::cpu_int_pri_20"],[12188,"esp32c3::interrupt_core0::cpu_int_pri_21"],[12203,"esp32c3::interrupt_core0::cpu_int_pri_22"],[12218,"esp32c3::interrupt_core0::cpu_int_pri_23"],[12233,"esp32c3::interrupt_core0::cpu_int_pri_24"],[12248,"esp32c3::interrupt_core0::cpu_int_pri_25"],[12263,"esp32c3::interrupt_core0::cpu_int_pri_26"],[12278,"esp32c3::interrupt_core0::cpu_int_pri_27"],[12293,"esp32c3::interrupt_core0::cpu_int_pri_28"],[12308,"esp32c3::interrupt_core0::cpu_int_pri_29"],[12323,"esp32c3::interrupt_core0::cpu_int_pri_3"],[12338,"esp32c3::interrupt_core0::cpu_int_pri_30"],[12353,"esp32c3::interrupt_core0::cpu_int_pri_31"],[12368,"esp32c3::interrupt_core0::cpu_int_pri_4"],[12383,"esp32c3::interrupt_core0::cpu_int_pri_5"],[12398,"esp32c3::interrupt_core0::cpu_int_pri_6"],[12413,"esp32c3::interrupt_core0::cpu_int_pri_7"],[12428,"esp32c3::interrupt_core0::cpu_int_pri_8"],[12443,"esp32c3::interrupt_core0::cpu_int_pri_9"],[12458,"esp32c3::interrupt_core0::cpu_int_thresh"],[12473,"esp32c3::interrupt_core0::cpu_int_type"],[12488,"esp32c3::interrupt_core0::cpu_intr_from_cpu_0_map"],[12503,"esp32c3::interrupt_core0::cpu_intr_from_cpu_1_map"],[12518,"esp32c3::interrupt_core0::cpu_intr_from_cpu_2_map"],[12533,"esp32c3::interrupt_core0::cpu_intr_from_cpu_3_map"],[12548,"esp32c3::interrupt_core0::dma_apbperi_pms_monitor_violate_intr_map"],[12563,"esp32c3::interrupt_core0::dma_ch0_int_map"],[12578,"esp32c3::interrupt_core0::dma_ch1_int_map"],[12593,"esp32c3::interrupt_core0::dma_ch2_int_map"],[12608,"esp32c3::interrupt_core0::efuse_int_map"],[12623,"esp32c3::interrupt_core0::gpio_interrupt_pro_map"],[12638,"esp32c3::interrupt_core0::gpio_interrupt_pro_nmi_map"],[12653,"esp32c3::interrupt_core0::i2c_ext0_intr_map"],[12668,"esp32c3::interrupt_core0::i2c_mst_int_map"],[12683,"esp32c3::interrupt_core0::i2s1_int_map"],[12698,"esp32c3::interrupt_core0::icache_preload_int_map"],[12713,"esp32c3::interrupt_core0::icache_sync_int_map"],[12728,"esp32c3::interrupt_core0::interrupt_reg_date"],[12743,"esp32c3::interrupt_core0::intr_status_reg_0"],[12754,"esp32c3::interrupt_core0::intr_status_reg_1"],[12765,"esp32c3::interrupt_core0::ledc_int_map"],[12780,"esp32c3::interrupt_core0::mac_intr_map"],[12795,"esp32c3::interrupt_core0::mac_nmi_map"],[12810,"esp32c3::interrupt_core0::pwr_intr_map"],[12825,"esp32c3::interrupt_core0::rmt_intr_map"],[12840,"esp32c3::interrupt_core0::rsa_int_map"],[12855,"esp32c3::interrupt_core0::rtc_core_intr_map"],[12870,"esp32c3::interrupt_core0::rwble_irq_map"],[12885,"esp32c3::interrupt_core0::rwble_nmi_map"],[12900,"esp32c3::interrupt_core0::rwbt_irq_map"],[12915,"esp32c3::interrupt_core0::rwbt_nmi_map"],[12930,"esp32c3::interrupt_core0::sha_int_map"],[12945,"esp32c3::interrupt_core0::slc0_intr_map"],[12960,"esp32c3::interrupt_core0::slc1_intr_map"],[12975,"esp32c3::interrupt_core0::spi_intr_1_map"],[12990,"esp32c3::interrupt_core0::spi_intr_2_map"],[13005,"esp32c3::interrupt_core0::spi_mem_reject_intr_map"],[13020,"esp32c3::interrupt_core0::systimer_target0_int_map"],[13035,"esp32c3::interrupt_core0::systimer_target1_int_map"],[13050,"esp32c3::interrupt_core0::systimer_target2_int_map"],[13065,"esp32c3::interrupt_core0::tg1_t0_int_map"],[13080,"esp32c3::interrupt_core0::tg1_wdt_int_map"],[13095,"esp32c3::interrupt_core0::tg_t0_int_map"],[13110,"esp32c3::interrupt_core0::tg_wdt_int_map"],[13125,"esp32c3::interrupt_core0::timer_int1_map"],[13140,"esp32c3::interrupt_core0::timer_int2_map"],[13155,"esp32c3::interrupt_core0::uart1_intr_map"],[13170,"esp32c3::interrupt_core0::uart_intr_map"],[13185,"esp32c3::interrupt_core0::uhci0_intr_map"],[13200,"esp32c3::interrupt_core0::usb_intr_map"],[13215,"esp32c3::io_mux"],[13233,"esp32c3::io_mux::date"],[13248,"esp32c3::io_mux::gpio"],[13303,"esp32c3::io_mux::pin_ctrl"],[13326,"esp32c3::ledc"],[13418,"esp32c3::ledc::ch_conf0"],[13453,"esp32c3::ledc::ch_conf1"],[13484,"esp32c3::ledc::ch_duty"],[13499,"esp32c3::ledc::ch_duty_r"],[13510,"esp32c3::ledc::ch_hpoint"],[13525,"esp32c3::ledc::conf"],[13544,"esp32c3::ledc::date"],[13559,"esp32c3::ledc::int_clr"],[13601,"esp32c3::ledc::int_ena"],[13676,"esp32c3::ledc::int_raw"],[13751,"esp32c3::ledc::int_st"],[13792,"esp32c3::ledc::timer_conf"],[13825,"esp32c3::ledc::timer_value"],[13836,"esp32c3::rmt"],[13930,"esp32c3::rmt::ch_rx_carrier_rm"],[13949,"esp32c3::rmt::ch_rx_conf0"],[13980,"esp32c3::rmt::ch_rx_conf1"],[14019,"esp32c3::rmt::ch_rx_lim"],[14034,"esp32c3::rmt::ch_rx_status"],[14055,"esp32c3::rmt::ch_tx_conf0"],[14116,"esp32c3::rmt::ch_tx_lim"],[14141,"esp32c3::rmt::ch_tx_status"],[14164,"esp32c3::rmt::chcarrier_duty"],[14183,"esp32c3::rmt::chdata"],[14198,"esp32c3::rmt::date"],[14213,"esp32c3::rmt::int_clr"],[14251,"esp32c3::rmt::int_ena"],[14325,"esp32c3::rmt::int_raw"],[14399,"esp32c3::rmt::int_st"],[14443,"esp32c3::rmt::ref_cnt_rst"],[14461,"esp32c3::rmt::sys_conf"],[14512,"esp32c3::rmt::tx_sim"],[14535,"esp32c3::rng"],[14546,"esp32c3::rng::data"],[14555,"esp32c3::rsa"],[14618,"esp32c3::rsa::constant_time"],[14633,"esp32c3::rsa::date"],[14648,"esp32c3::rsa::int_clr"],[14660,"esp32c3::rsa::int_ena"],[14675,"esp32c3::rsa::m_mem"],[14686,"esp32c3::rsa::m_prime"],[14701,"esp32c3::rsa::mode"],[14716,"esp32c3::rsa::query_clean"],[14727,"esp32c3::rsa::query_idle"],[14738,"esp32c3::rsa::search_enable"],[14753,"esp32c3::rsa::search_pos"],[14768,"esp32c3::rsa::set_start_modexp"],[14780,"esp32c3::rsa::set_start_modmult"],[14792,"esp32c3::rsa::set_start_mult"],[14804,"esp32c3::rsa::x_mem"],[14815,"esp32c3::rsa::y_mem"],[14826,"esp32c3::rsa::z_mem"],[14837,"esp32c3::rtc_cntl"],[15070,"esp32c3::rtc_cntl::ana_conf"],[15129,"esp32c3::rtc_cntl::bias_conf"],[15188,"esp32c3::rtc_cntl::brown_out"],[15235,"esp32c3::rtc_cntl::clk_conf"],[15322,"esp32c3::rtc_cntl::cpu_period_conf"],[15341,"esp32c3::rtc_cntl::date"],[15356,"esp32c3::rtc_cntl::dbg_map"],[15415,"esp32c3::rtc_cntl::dbg_sar_sel"],[15430,"esp32c3::rtc_cntl::dbg_sel"],[15469,"esp32c3::rtc_cntl::diag0"],[15480,"esp32c3::rtc_cntl::dig_iso"],[15563,"esp32c3::rtc_cntl::dig_pad_hold"],[15578,"esp32c3::rtc_cntl::dig_pwc"],[15673,"esp32c3::rtc_cntl::ext_wakeup_conf"],[15688,"esp32c3::rtc_cntl::ext_xtl_conf"],[15769,"esp32c3::rtc_cntl::fib_sel"],[15784,"esp32c3::rtc_cntl::gpio_wakeup"],[15853,"esp32c3::rtc_cntl::int_clr_rtc"],[15881,"esp32c3::rtc_cntl::int_ena_rtc"],[15928,"esp32c3::rtc_cntl::int_ena_rtc_w1tc"],[15956,"esp32c3::rtc_cntl::int_ena_rtc_w1ts"],[15984,"esp32c3::rtc_cntl::int_raw_rtc"],[16011,"esp32c3::rtc_cntl::int_st_rtc"],[16038,"esp32c3::rtc_cntl::low_power_st"],[16103,"esp32c3::rtc_cntl::option1"],[16118,"esp32c3::rtc_cntl::options0"],[16215,"esp32c3::rtc_cntl::pad_hold"],[16250,"esp32c3::rtc_cntl::pg_ctrl"],[16281,"esp32c3::rtc_cntl::pwc"],[16296,"esp32c3::rtc_cntl::reset_state"],[16351,"esp32c3::rtc_cntl::retention_ctrl"],[16382,"esp32c3::rtc_cntl::rtc_cntl"],[16417,"esp32c3::rtc_cntl::sdio_conf"],[16490,"esp32c3::rtc_cntl::sensor_ctrl"],[16509,"esp32c3::rtc_cntl::slow_clk_conf"],[16532,"esp32c3::rtc_cntl::slp_reject_cause"],[16543,"esp32c3::rtc_cntl::slp_reject_conf"],[16566,"esp32c3::rtc_cntl::slp_timer0"],[16581,"esp32c3::rtc_cntl::slp_timer1"],[16598,"esp32c3::rtc_cntl::slp_wakeup_cause"],[16609,"esp32c3::rtc_cntl::state0"],[16642,"esp32c3::rtc_cntl::store0"],[16657,"esp32c3::rtc_cntl::store1"],[16672,"esp32c3::rtc_cntl::store2"],[16687,"esp32c3::rtc_cntl::store3"],[16702,"esp32c3::rtc_cntl::store4"],[16717,"esp32c3::rtc_cntl::store5"],[16732,"esp32c3::rtc_cntl::store6"],[16747,"esp32c3::rtc_cntl::store7"],[16762,"esp32c3::rtc_cntl::sw_cpu_stall"],[16781,"esp32c3::rtc_cntl::swd_conf"],[16816,"esp32c3::rtc_cntl::swd_wprotect"],[16831,"esp32c3::rtc_cntl::time_high0"],[16842,"esp32c3::rtc_cntl::time_high1"],[16853,"esp32c3::rtc_cntl::time_low0"],[16864,"esp32c3::rtc_cntl::time_low1"],[16875,"esp32c3::rtc_cntl::time_update"],[16900,"esp32c3::rtc_cntl::timer1"],[16931,"esp32c3::rtc_cntl::timer2"],[16946,"esp32c3::rtc_cntl::timer3"],[16973,"esp32c3::rtc_cntl::timer4"],[17000,"esp32c3::rtc_cntl::timer5"],[17015,"esp32c3::rtc_cntl::timer6"],[17034,"esp32c3::rtc_cntl::ulp_cp_timer_1"],[17049,"esp32c3::rtc_cntl::usb_conf"],[17064,"esp32c3::rtc_cntl::wakeup_state"],[17079,"esp32c3::rtc_cntl::wdtconfig0"],[17142,"esp32c3::rtc_cntl::wdtconfig1"],[17157,"esp32c3::rtc_cntl::wdtconfig2"],[17172,"esp32c3::rtc_cntl::wdtconfig3"],[17187,"esp32c3::rtc_cntl::wdtconfig4"],[17202,"esp32c3::rtc_cntl::wdtfeed"],[17214,"esp32c3::rtc_cntl::wdtwprotect"],[17229,"esp32c3::rtc_cntl::xtal32k_clk_factor"],[17244,"esp32c3::rtc_cntl::xtal32k_conf"],[17271,"esp32c3::sensitive"],[17561,"esp32c3::sensitive::apb_peripheral_access_0"],[17576,"esp32c3::sensitive::apb_peripheral_access_1"],[17591,"esp32c3::sensitive::backup_bus_pms_constrain_0"],[17606,"esp32c3::sensitive::backup_bus_pms_constrain_1"],[17669,"esp32c3::sensitive::backup_bus_pms_constrain_2"],[17716,"esp32c3::sensitive::backup_bus_pms_constrain_3"],[17755,"esp32c3::sensitive::backup_bus_pms_constrain_4"],[17790,"esp32c3::sensitive::backup_bus_pms_monitor_0"],[17805,"esp32c3::sensitive::backup_bus_pms_monitor_1"],[17824,"esp32c3::sensitive::backup_bus_pms_monitor_2"],[17841,"esp32c3::sensitive::backup_bus_pms_monitor_3"],[17852,"esp32c3::sensitive::cache_mmu_access_0"],[17867,"esp32c3::sensitive::cache_mmu_access_1"],[17886,"esp32c3::sensitive::cache_tag_access_0"],[17901,"esp32c3::sensitive::cache_tag_access_1"],[17928,"esp32c3::sensitive::clock_gate"],[17943,"esp32c3::sensitive::core_0_dram0_pms_monitor_0"],[17958,"esp32c3::sensitive::core_0_dram0_pms_monitor_1"],[17977,"esp32c3::sensitive::core_0_dram0_pms_monitor_2"],[17994,"esp32c3::sensitive::core_0_dram0_pms_monitor_3"],[18007,"esp32c3::sensitive::core_0_iram0_pms_monitor_0"],[18022,"esp32c3::sensitive::core_0_iram0_pms_monitor_1"],[18041,"esp32c3::sensitive::core_0_iram0_pms_monitor_2"],[18060,"esp32c3::sensitive::core_0_pif_pms_constrain_0"],[18075,"esp32c3::sensitive::core_0_pif_pms_constrain_1"],[18138,"esp32c3::sensitive::core_0_pif_pms_constrain_10"],[18165,"esp32c3::sensitive::core_0_pif_pms_constrain_2"],[18212,"esp32c3::sensitive::core_0_pif_pms_constrain_3"],[18251,"esp32c3::sensitive::core_0_pif_pms_constrain_4"],[18318,"esp32c3::sensitive::core_0_pif_pms_constrain_5"],[18381,"esp32c3::sensitive::core_0_pif_pms_constrain_6"],[18428,"esp32c3::sensitive::core_0_pif_pms_constrain_7"],[18467,"esp32c3::sensitive::core_0_pif_pms_constrain_8"],[18534,"esp32c3::sensitive::core_0_pif_pms_constrain_9"],[18553,"esp32c3::sensitive::core_0_pif_pms_monitor_0"],[18568,"esp32c3::sensitive::core_0_pif_pms_monitor_1"],[18587,"esp32c3::sensitive::core_0_pif_pms_monitor_2"],[18606,"esp32c3::sensitive::core_0_pif_pms_monitor_3"],[18617,"esp32c3::sensitive::core_0_pif_pms_monitor_4"],[18636,"esp32c3::sensitive::core_0_pif_pms_monitor_5"],[18651,"esp32c3::sensitive::core_0_pif_pms_monitor_6"],[18662,"esp32c3::sensitive::core_x_dram0_pms_constrain_0"],[18677,"esp32c3::sensitive::core_x_dram0_pms_constrain_1"],[18728,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_0"],[18743,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_1"],[18770,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_2"],[18797,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_3"],[18824,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_4"],[18851,"esp32c3::sensitive::core_x_iram0_dram0_dma_split_line_constrain_5"],[18878,"esp32c3::sensitive::core_x_iram0_pms_constrain_0"],[18893,"esp32c3::sensitive::core_x_iram0_pms_constrain_1"],[18928,"esp32c3::sensitive::core_x_iram0_pms_constrain_2"],[18963,"esp32c3::sensitive::date"],[18978,"esp32c3::sensitive::dma_apbperi_adc_dac_pms_constrain_0"],[18993,"esp32c3::sensitive::dma_apbperi_adc_dac_pms_constrain_1"],[19036,"esp32c3::sensitive::dma_apbperi_aes_pms_constrain_0"],[19051,"esp32c3::sensitive::dma_apbperi_aes_pms_constrain_1"],[19094,"esp32c3::sensitive::dma_apbperi_backup_pms_constrain_0"],[19109,"esp32c3::sensitive::dma_apbperi_backup_pms_constrain_1"],[19152,"esp32c3::sensitive::dma_apbperi_i2s0_pms_constrain_0"],[19167,"esp32c3::sensitive::dma_apbperi_i2s0_pms_constrain_1"],[19210,"esp32c3::sensitive::dma_apbperi_lc_pms_constrain_0"],[19225,"esp32c3::sensitive::dma_apbperi_lc_pms_constrain_1"],[19268,"esp32c3::sensitive::dma_apbperi_mac_pms_constrain_0"],[19283,"esp32c3::sensitive::dma_apbperi_mac_pms_constrain_1"],[19326,"esp32c3::sensitive::dma_apbperi_pms_monitor_0"],[19341,"esp32c3::sensitive::dma_apbperi_pms_monitor_1"],[19360,"esp32c3::sensitive::dma_apbperi_pms_monitor_2"],[19375,"esp32c3::sensitive::dma_apbperi_pms_monitor_3"],[19388,"esp32c3::sensitive::dma_apbperi_sha_pms_constrain_0"],[19403,"esp32c3::sensitive::dma_apbperi_sha_pms_constrain_1"],[19446,"esp32c3::sensitive::dma_apbperi_spi2_pms_constrain_0"],[19461,"esp32c3::sensitive::dma_apbperi_spi2_pms_constrain_1"],[19504,"esp32c3::sensitive::dma_apbperi_uchi0_pms_constrain_0"],[19519,"esp32c3::sensitive::dma_apbperi_uchi0_pms_constrain_1"],[19562,"esp32c3::sensitive::internal_sram_usage_0"],[19577,"esp32c3::sensitive::internal_sram_usage_1"],[19596,"esp32c3::sensitive::internal_sram_usage_3"],[19615,"esp32c3::sensitive::internal_sram_usage_4"],[19630,"esp32c3::sensitive::privilege_mode_sel"],[19645,"esp32c3::sensitive::privilege_mode_sel_lock"],[19660,"esp32c3::sensitive::region_pms_constrain_0"],[19675,"esp32c3::sensitive::region_pms_constrain_1"],[19714,"esp32c3::sensitive::region_pms_constrain_10"],[19729,"esp32c3::sensitive::region_pms_constrain_2"],[19768,"esp32c3::sensitive::region_pms_constrain_3"],[19783,"esp32c3::sensitive::region_pms_constrain_4"],[19798,"esp32c3::sensitive::region_pms_constrain_5"],[19813,"esp32c3::sensitive::region_pms_constrain_6"],[19828,"esp32c3::sensitive::region_pms_constrain_7"],[19843,"esp32c3::sensitive::region_pms_constrain_8"],[19858,"esp32c3::sensitive::region_pms_constrain_9"],[19873,"esp32c3::sensitive::rom_table"],[19888,"esp32c3::sensitive::rom_table_lock"],[19903,"esp32c3::sha"],[19955,"esp32c3::sha::busy"],[19966,"esp32c3::sha::clear_irq"],[19978,"esp32c3::sha::continue_"],[19990,"esp32c3::sha::date"],[20005,"esp32c3::sha::dma_block_num"],[20020,"esp32c3::sha::dma_continue"],[20032,"esp32c3::sha::dma_start"],[20044,"esp32c3::sha::h_mem"],[20055,"esp32c3::sha::irq_ena"],[20070,"esp32c3::sha::m_mem"],[20081,"esp32c3::sha::mode"],[20096,"esp32c3::sha::start"],[20108,"esp32c3::sha::t_length"],[20123,"esp32c3::sha::t_string"],[20138,"esp32c3::spi0"],[20200,"esp32c3::spi0::cache_fctrl"],[20247,"esp32c3::spi0::clock"],[20274,"esp32c3::spi0::clock_gate"],[20289,"esp32c3::spi0::core_clk_sel"],[20304,"esp32c3::spi0::ctrl"],[20359,"esp32c3::spi0::ctrl1"],[20376,"esp32c3::spi0::ctrl2"],[20401,"esp32c3::spi0::date"],[20416,"esp32c3::spi0::din_mode"],[20443,"esp32c3::spi0::din_num"],[20470,"esp32c3::spi0::dout_mode"],[20497,"esp32c3::spi0::fsm"],[20516,"esp32c3::spi0::misc"],[20551,"esp32c3::spi0::rd_status"],[20566,"esp32c3::spi0::timing_cali"],[20589,"esp32c3::spi0::user"],[20620,"esp32c3::spi0::user1"],[20639,"esp32c3::spi0::user2"],[20658,"esp32c3::spi1"],[20792,"esp32c3::spi1::addr"],[20807,"esp32c3::spi1::cache_fctrl"],[20846,"esp32c3::spi1::clock"],[20873,"esp32c3::spi1::clock_gate"],[20888,"esp32c3::spi1::cmd"],[20963,"esp32c3::spi1::ctrl"],[21034,"esp32c3::spi1::ctrl1"],[21053,"esp32c3::spi1::ctrl2"],[21065,"esp32c3::spi1::date"],[21080,"esp32c3::spi1::flash_sus_cmd"],[21103,"esp32c3::spi1::flash_sus_ctrl"],[21158,"esp32c3::spi1::flash_waiti_ctrl"],[21181,"esp32c3::spi1::int_clr"],[21201,"esp32c3::spi1::int_ena"],[21232,"esp32c3::spi1::int_raw"],[21263,"esp32c3::spi1::int_st"],[21282,"esp32c3::spi1::misc"],[21309,"esp32c3::spi1::miso_dlen"],[21324,"esp32c3::spi1::mosi_dlen"],[21339,"esp32c3::spi1::rd_status"],[21358,"esp32c3::spi1::sus_status"],[21401,"esp32c3::spi1::timing_cali"],[21420,"esp32c3::spi1::tx_crc"],[21431,"esp32c3::spi1::user"],[21494,"esp32c3::spi1::user1"],[21513,"esp32c3::spi1::user2"],[21532,"esp32c3::spi1::w0"],[21547,"esp32c3::spi1::w1"],[21562,"esp32c3::spi1::w10"],[21577,"esp32c3::spi1::w11"],[21592,"esp32c3::spi1::w12"],[21607,"esp32c3::spi1::w13"],[21622,"esp32c3::spi1::w14"],[21637,"esp32c3::spi1::w15"],[21652,"esp32c3::spi1::w2"],[21667,"esp32c3::spi1::w3"],[21682,"esp32c3::spi1::w4"],[21697,"esp32c3::spi1::w5"],[21712,"esp32c3::spi1::w6"],[21727,"esp32c3::spi1::w7"],[21742,"esp32c3::spi1::w8"],[21757,"esp32c3::spi1::w9"],[21772,"esp32c3::spi2"],[21891,"esp32c3::spi2::addr"],[21906,"esp32c3::spi2::clk_gate"],[21929,"esp32c3::spi2::clock"],[21960,"esp32c3::spi2::cmd"],[21983,"esp32c3::spi2::ctrl"],[22046,"esp32c3::spi2::date"],[22061,"esp32c3::spi2::din_mode"],[22092,"esp32c3::spi2::din_num"],[22119,"esp32c3::spi2::dma_conf"],[22160,"esp32c3::spi2::dma_int_clr"],[22212,"esp32c3::spi2::dma_int_ena"],[22307,"esp32c3::spi2::dma_int_raw"],[22402,"esp32c3::spi2::dma_int_st"],[22453,"esp32c3::spi2::dout_mode"],[22480,"esp32c3::spi2::misc"],[22539,"esp32c3::spi2::ms_dlen"],[22554,"esp32c3::spi2::slave"],[22607,"esp32c3::spi2::slave1"],[22630,"esp32c3::spi2::user"],[22717,"esp32c3::spi2::user1"],[22748,"esp32c3::spi2::user2"],[22771,"esp32c3::spi2::w0"],[22786,"esp32c3::spi2::w1"],[22801,"esp32c3::spi2::w10"],[22816,"esp32c3::spi2::w11"],[22831,"esp32c3::spi2::w12"],[22846,"esp32c3::spi2::w13"],[22861,"esp32c3::spi2::w14"],[22876,"esp32c3::spi2::w15"],[22891,"esp32c3::spi2::w2"],[22906,"esp32c3::spi2::w3"],[22921,"esp32c3::spi2::w4"],[22936,"esp32c3::spi2::w5"],[22951,"esp32c3::spi2::w6"],[22966,"esp32c3::spi2::w7"],[22981,"esp32c3::spi2::w8"],[22996,"esp32c3::spi2::w9"],[23011,"esp32c3::system"],[23139,"esp32c3::system::bt_lpck_div_frac"],[23178,"esp32c3::system::bt_lpck_div_int"],[23193,"esp32c3::system::cache_control"],[23220,"esp32c3::system::clock_gate"],[23235,"esp32c3::system::comb_pvt_err_hvt_site0"],[23246,"esp32c3::system::comb_pvt_err_hvt_site1"],[23257,"esp32c3::system::comb_pvt_err_hvt_site2"],[23268,"esp32c3::system::comb_pvt_err_hvt_site3"],[23279,"esp32c3::system::comb_pvt_err_lvt_site0"],[23290,"esp32c3::system::comb_pvt_err_lvt_site1"],[23301,"esp32c3::system::comb_pvt_err_lvt_site2"],[23312,"esp32c3::system::comb_pvt_err_lvt_site3"],[23323,"esp32c3::system::comb_pvt_err_nvt_site0"],[23334,"esp32c3::system::comb_pvt_err_nvt_site1"],[23345,"esp32c3::system::comb_pvt_err_nvt_site2"],[23356,"esp32c3::system::comb_pvt_err_nvt_site3"],[23367,"esp32c3::system::comb_pvt_hvt_conf"],[23388,"esp32c3::system::comb_pvt_lvt_conf"],[23409,"esp32c3::system::comb_pvt_nvt_conf"],[23430,"esp32c3::system::cpu_intr_from_cpu_0"],[23445,"esp32c3::system::cpu_intr_from_cpu_1"],[23460,"esp32c3::system::cpu_intr_from_cpu_2"],[23475,"esp32c3::system::cpu_intr_from_cpu_3"],[23490,"esp32c3::system::cpu_per_conf"],[23517,"esp32c3::system::cpu_peri_clk_en"],[23536,"esp32c3::system::cpu_peri_rst_en"],[23555,"esp32c3::system::edma_ctrl"],[23574,"esp32c3::system::external_device_encrypt_decrypt_control"],[23601,"esp32c3::system::mem_pd_mask"],[23616,"esp32c3::system::mem_pvt"],[23643,"esp32c3::system::perip_clk_en0"],[23782,"esp32c3::system::perip_clk_en1"],[23833,"esp32c3::system::perip_rst_en0"],[23972,"esp32c3::system::perip_rst_en1"],[24023,"esp32c3::system::redundant_eco_ctrl"],[24040,"esp32c3::system::rsa_pd_ctrl"],[24063,"esp32c3::system::rtc_fastmem_config"],[24088,"esp32c3::system::rtc_fastmem_crc"],[24099,"esp32c3::system::sysclk_conf"],[24122,"esp32c3::system::system_reg_date"],[24137,"esp32c3::systimer"],[24235,"esp32c3::systimer::comp0_load"],[24247,"esp32c3::systimer::comp1_load"],[24259,"esp32c3::systimer::comp2_load"],[24271,"esp32c3::systimer::conf"],[24326,"esp32c3::systimer::date"],[24341,"esp32c3::systimer::int_clr"],[24357,"esp32c3::systimer::int_ena"],[24380,"esp32c3::systimer::int_raw"],[24403,"esp32c3::systimer::int_st"],[24418,"esp32c3::systimer::target0_conf"],[24441,"esp32c3::systimer::target0_hi"],[24456,"esp32c3::systimer::target0_lo"],[24471,"esp32c3::systimer::target1_conf"],[24494,"esp32c3::systimer::target1_hi"],[24509,"esp32c3::systimer::target1_lo"],[24524,"esp32c3::systimer::target2_conf"],[24547,"esp32c3::systimer::target2_hi"],[24562,"esp32c3::systimer::target2_lo"],[24577,"esp32c3::systimer::unit0_load"],[24589,"esp32c3::systimer::unit0_load_hi"],[24604,"esp32c3::systimer::unit0_load_lo"],[24619,"esp32c3::systimer::unit0_op"],[24634,"esp32c3::systimer::unit0_value_hi"],[24645,"esp32c3::systimer::unit0_value_lo"],[24656,"esp32c3::systimer::unit1_load"],[24668,"esp32c3::systimer::unit1_load_hi"],[24683,"esp32c3::systimer::unit1_load_lo"],[24698,"esp32c3::systimer::unit1_op"],[24713,"esp32c3::systimer::unit1_value_hi"],[24724,"esp32c3::systimer::unit1_value_lo"],[24735,"esp32c3::timg0"],[24821,"esp32c3::timg0::int_clr_timers"],[24835,"esp32c3::timg0::int_ena_timers"],[24854,"esp32c3::timg0::int_raw_timers"],[24867,"esp32c3::timg0::int_st_timers"],[24880,"esp32c3::timg0::ntimg_date"],[24895,"esp32c3::timg0::regclk"],[24918,"esp32c3::timg0::rtccalicfg"],[24947,"esp32c3::timg0::rtccalicfg1"],[24960,"esp32c3::timg0::rtccalicfg2"],[24981,"esp32c3::timg0::t0alarmhi"],[24996,"esp32c3::timg0::t0alarmlo"],[25011,"esp32c3::timg0::t0config"],[25048,"esp32c3::timg0::t0hi"],[25059,"esp32c3::timg0::t0lo"],[25070,"esp32c3::timg0::t0load"],[25082,"esp32c3::timg0::t0loadhi"],[25097,"esp32c3::timg0::t0loadlo"],[25112,"esp32c3::timg0::t0update"],[25127,"esp32c3::timg0::wdtconfig0"],[25184,"esp32c3::timg0::wdtconfig1"],[25201,"esp32c3::timg0::wdtconfig2"],[25216,"esp32c3::timg0::wdtconfig3"],[25231,"esp32c3::timg0::wdtconfig4"],[25246,"esp32c3::timg0::wdtconfig5"],[25261,"esp32c3::timg0::wdtfeed"],[25273,"esp32c3::timg0::wdtwprotect"],[25288,"esp32c3::twai0"],[25377,"esp32c3::twai0::arb_lost_cap"],[25388,"esp32c3::twai0::bus_timing_0"],[25407,"esp32c3::twai0::bus_timing_1"],[25430,"esp32c3::twai0::clock_divider"],[25449,"esp32c3::twai0::cmd"],[25469,"esp32c3::twai0::data_0"],[25484,"esp32c3::twai0::data_1"],[25499,"esp32c3::twai0::data_10"],[25514,"esp32c3::twai0::data_11"],[25529,"esp32c3::twai0::data_12"],[25544,"esp32c3::twai0::data_2"],[25559,"esp32c3::twai0::data_3"],[25574,"esp32c3::twai0::data_4"],[25589,"esp32c3::twai0::data_5"],[25604,"esp32c3::twai0::data_6"],[25619,"esp32c3::twai0::data_7"],[25634,"esp32c3::twai0::data_8"],[25649,"esp32c3::twai0::data_9"],[25664,"esp32c3::twai0::err_code_cap"],[25679,"esp32c3::twai0::err_warning_limit"],[25694,"esp32c3::twai0::int_ena"],[25733,"esp32c3::twai0::int_raw"],[25756,"esp32c3::twai0::mode"],[25783,"esp32c3::twai0::rx_err_cnt"],[25798,"esp32c3::twai0::rx_message_cnt"],[25809,"esp32c3::twai0::status"],[25836,"esp32c3::twai0::tx_err_cnt"],[25851,"esp32c3::uart0"],[25958,"esp32c3::uart0::at_cmd_char"],[25977,"esp32c3::uart0::at_cmd_gaptout"],[25992,"esp32c3::uart0::at_cmd_postcnt"],[26007,"esp32c3::uart0::at_cmd_precnt"],[26022,"esp32c3::uart0::clk_conf"],[26073,"esp32c3::uart0::clkdiv"],[26092,"esp32c3::uart0::conf0"],[26211,"esp32c3::uart0::conf1"],[26246,"esp32c3::uart0::date"],[26261,"esp32c3::uart0::fifo"],[26276,"esp32c3::uart0::flow_conf"],[26311,"esp32c3::uart0::fsm_status"],[26324,"esp32c3::uart0::highpulse"],[26335,"esp32c3::uart0::id"],[26358,"esp32c3::uart0::idle_conf"],[26377,"esp32c3::uart0::int_clr"],[26427,"esp32c3::uart0::int_ena"],[26518,"esp32c3::uart0::int_raw"],[26609,"esp32c3::uart0::int_st"],[26658,"esp32c3::uart0::lowpulse"],[26669,"esp32c3::uart0::mem_conf"],[26704,"esp32c3::uart0::mem_rx_status"],[26717,"esp32c3::uart0::mem_tx_status"],[26730,"esp32c3::uart0::negpulse"],[26741,"esp32c3::uart0::pospulse"],[26752,"esp32c3::uart0::rs485_conf"],[26791,"esp32c3::uart0::rx_filt"],[26810,"esp32c3::uart0::rxd_cnt"],[26821,"esp32c3::uart0::sleep_conf"],[26836,"esp32c3::uart0::status"],[26861,"esp32c3::uart0::swfc_conf0"],[26880,"esp32c3::uart0::swfc_conf1"],[26899,"esp32c3::uart0::txbrk_conf"],[26914,"esp32c3::uhci0"],[27021,"esp32c3::uhci0::ack_num"],[27038,"esp32c3::uhci0::conf0"],[27097,"esp32c3::uhci0::conf1"],[27140,"esp32c3::uhci0::date"],[27155,"esp32c3::uhci0::esc_conf0"],[27178,"esp32c3::uhci0::esc_conf1"],[27201,"esp32c3::uhci0::esc_conf2"],[27224,"esp32c3::uhci0::esc_conf3"],[27247,"esp32c3::uhci0::escape_conf"],[27290,"esp32c3::uhci0::hung_conf"],[27325,"esp32c3::uhci0::int_clr"],[27353,"esp32c3::uhci0::int_ena"],[27400,"esp32c3::uhci0::int_raw"],[27447,"esp32c3::uhci0::int_st"],[27474,"esp32c3::uhci0::pkt_thres"],[27489,"esp32c3::uhci0::quick_sent"],[27516,"esp32c3::uhci0::reg_q0_word0"],[27531,"esp32c3::uhci0::reg_q0_word1"],[27546,"esp32c3::uhci0::reg_q1_word0"],[27561,"esp32c3::uhci0::reg_q1_word1"],[27576,"esp32c3::uhci0::reg_q2_word0"],[27591,"esp32c3::uhci0::reg_q2_word1"],[27606,"esp32c3::uhci0::reg_q3_word0"],[27621,"esp32c3::uhci0::reg_q3_word1"],[27636,"esp32c3::uhci0::reg_q4_word0"],[27651,"esp32c3::uhci0::reg_q4_word1"],[27666,"esp32c3::uhci0::reg_q5_word0"],[27681,"esp32c3::uhci0::reg_q5_word1"],[27696,"esp32c3::uhci0::reg_q6_word0"],[27711,"esp32c3::uhci0::reg_q6_word1"],[27726,"esp32c3::uhci0::rx_head"],[27737,"esp32c3::uhci0::state0"],[27750,"esp32c3::uhci0::state1"],[27761,"esp32c3::usb_device"],[27829,"esp32c3::usb_device::conf0"],[27892,"esp32c3::usb_device::date"],[27907,"esp32c3::usb_device::ep1"],[27922,"esp32c3::usb_device::ep1_conf"],[27939,"esp32c3::usb_device::fram_num"],[27950,"esp32c3::usb_device::in_ep0_st"],[27965,"esp32c3::usb_device::in_ep1_st"],[27980,"esp32c3::usb_device::in_ep2_st"],[27995,"esp32c3::usb_device::in_ep3_st"],[28010,"esp32c3::usb_device::int_clr"],[28044,"esp32c3::usb_device::int_ena"],[28103,"esp32c3::usb_device::int_raw"],[28162,"esp32c3::usb_device::int_st"],[28195,"esp32c3::usb_device::jfifo_st"],[28226,"esp32c3::usb_device::mem_conf"],[28245,"esp32c3::usb_device::misc_conf"],[28260,"esp32c3::usb_device::out_ep0_st"],[28275,"esp32c3::usb_device::out_ep1_st"],[28292,"esp32c3::usb_device::out_ep2_st"],[28307,"esp32c3::usb_device::test"],[28334,"esp32c3::xts_aes"],[28370,"esp32c3::xts_aes::date"],[28385,"esp32c3::xts_aes::destination"],[28400,"esp32c3::xts_aes::destroy"],[28412,"esp32c3::xts_aes::linesize"],[28427,"esp32c3::xts_aes::physical_address"],[28442,"esp32c3::xts_aes::plain_mem"],[28453,"esp32c3::xts_aes::release"],[28465,"esp32c3::xts_aes::state"],[28476,"esp32c3::xts_aes::trigger"],[28488,"core::fmt"],[28489,"core::fmt"],[28490,"core::result"],[28491,"core::any"],[28492,"core::iter::traits::iterator"],[28493,"core::marker"],[28494,"core::ops::function"]],"d":["AES (Advanced Encryption Standard) Accelerator","AES","48 - AES","43 - APB_ADC","APB (Advanced Peripheral Bus) Controller","APB_CTRL","14 - APB_CTRL","SAR (Successive Approximation Register) Analog-to-Digital …","APB_SARADC","Debug Assist","ASSIST_DEBUG","54 - ASSIST_DEBUG","60 - BAK_PMS_VIOLATE","BB Peripheral","BB","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","61 - CACHE_CORE0_ACS","36 - CACHE_IA","57 - CORE0_DRAM0_PMS","56 - CORE0_IRAM0_PMS","58 - CORE0_PIF_PMS","59 - CORE0_PIF_PMS_SIZE","DMA (Direct Memory Access) Controller","DMA","55 - DMA_APBPERI_PMS","44 - DMA_CH0","45 - DMA_CH1","46 - DMA_CH2","Digital Signature","DS","eFuse Controller","EFUSE","24 - EFUSE","External Memory","EXTMEM","50 - FROM_CPU_INTR0","51 - FROM_CPU_INTR1","52 - FROM_CPU_INTR2","53 - FROM_CPU_INTR3","General Purpose Input/Output","GPIO","16 - GPIO","17 - GPIO_NMI","Sigma-Delta Modulation","GPIO_SD","HMAC (Hash-based Message Authentication Code) Accelerator","HMAC","I2C (Inter-Integrated Circuit) Controller 0","I2C0","29 - I2C_EXT0","11 - I2C_MASTER","I2S (Inter-IC Sound) Controller 0","I2S0","20 - I2S0","41 - ICACHE_PRELOAD0","42 - ICACHE_SYNC0","Interrupt Controller (Core 0)","INTERRUPT_CORE0","Input/Output Multiplexer","IO_MUX","Enumeration of all the interrupts.","LED Control PWM (Pulse Width Modulation)","LEDC","23 - LEDC","Number available in the NVIC for configuring priority","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","All the peripherals.","Remote Control","RMT","28 - RMT","Hardware Random Number Generator","RNG","RSA (Rivest Shamir Adleman) Accelerator","RSA","47 - RSA","Real-Time Clock Control","RTC_CNTL","27 - RTC_CORE","8 - RWBLE","10 - RWBLE_NMI","7 - RWBT","9 - RWBT_NMI","SENSITIVE Peripheral","SENSITIVE","SHA (Secure Hash Algorithm) Accelerator","SHA","49 - SHA","12 - SLC0","13 - SLC1","SPI (Serial Peripheral Interface) Controller 0","SPI0","SPI (Serial Peripheral Interface) Controller 1","SPI1","18 - SPI1","SPI (Serial Peripheral Interface) Controller 2","SPI2","19 - SPI2","40 - SPI_MEM_REJECT_CACHE","System Configuration Registers","SYSTEM","System Timer","SYSTIMER","37 - SYSTIMER_TARGET0","38 - SYSTIMER_TARGET1","39 - SYSTIMER_TARGET2","32 - TG0_T0_LEVEL","33 - TG0_WDT_LEVEL","34 - TG1_T0_LEVEL","35 - TG1_WDT_LEVEL","30 - TIMER1","31 - TIMER2","Timer Group 0","TIMG0","Timer Group 1","TIMG1","Two-Wire Automotive Interface","TWAI0","25 - TWAI0","UART (Universal Asynchronous Receiver-Transmitter) …","UART0","21 - UART0","UART (Universal Asynchronous Receiver-Transmitter) …","UART1","22 - UART1","Universal Host Controller Interface 0","UHCI0","15 - UHCI0","Universal Host Controller Interface 1","UHCI1","Full-speed USB Serial/JTAG Controller","USB_DEVICE","26 - USB_DEVICE","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_MAC_NMI","2 - WIFI_PWR","XTS-AES-128 Flash Encryption","XTS_AES","AES (Advanced Encryption Standard) Accelerator","APB (Advanced Peripheral Bus) Controller","SAR (Successive Approximation Register) Analog-to-Digital …","Debug Assist","BB Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DMA (Direct Memory Access) Controller","Digital Signature","eFuse Controller","","External Memory","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Common register and bit access and modify traits","General Purpose Input/Output","Sigma-Delta Modulation","HMAC (Hash-based Message Authentication Code) Accelerator","I2C (Inter-Integrated Circuit) Controller 0","I2S (Inter-IC Sound) Controller 0","Assigns a handler to an interrupt","Interrupt Controller (Core 0)","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Input/Output Multiplexer","LED Control PWM (Pulse Width Modulation)","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Remote Control","Hardware Random Number Generator","RSA (Rivest Shamir Adleman) Accelerator","Real-Time Clock Control","SENSITIVE Peripheral","SHA (Secure Hash Algorithm) Accelerator","SPI (Serial Peripheral Interface) Controller 0","SPI (Serial Peripheral Interface) Controller 1","SPI (Serial Peripheral Interface) Controller 2","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Unchecked version of <code>Peripherals::take</code>.","System Configuration Registers","System Timer","Returns all the peripherals <em>once</em>.","Timer Group 0","Timer Group 1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Two-Wire Automotive Interface","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","Universal Host Controller Interface 0","Universal Host Controller Interface 1","Full-speed USB Serial/JTAG Controller","XTS-AES-128 Flash Encryption","AAD_BLOCK_NUM (rw) register accessor: Additional …","BLOCK_MODE (rw) register accessor: AES cipher block mode …","BLOCK_NUM (rw) register accessor: AES block number register","CONTINUE (w) register accessor: AES continue register","DATE (rw) register accessor: AES version control register","DMA_ENABLE (rw) register accessor: DMA-AES working mode …","DMA_EXIT (w) register accessor: AES-DMA exit config","ENDIAN (rw) register accessor: AES Endian configure …","H_MEM (rw) register accessor: The memory that stores GCM …","INC_SEL (rw) register accessor: Standard incrementing …","INT_CLEAR (w) register accessor: AES Interrupt clear …","INT_ENA (rw) register accessor: AES Interrupt enable …","IV_MEM (rw) register accessor: The memory that stores …","J0_MEM (rw) register accessor: The memory that stores J0","KEY_0 (rw) register accessor: Key material key_0 configure …","KEY_1 (rw) register accessor: Key material key_1 configure …","KEY_2 (rw) register accessor: Key material key_2 configure …","KEY_3 (rw) register accessor: Key material key_3 configure …","KEY_4 (rw) register accessor: Key material key_4 configure …","KEY_5 (rw) register accessor: Key material key_5 configure …","KEY_6 (rw) register accessor: Key material key_6 configure …","KEY_7 (rw) register accessor: Key material key_7 configure …","MODE (rw) register accessor: AES Mode register","REMAINDER_BIT_NUM (rw) register accessor: AES remainder …","Register block","STATE (r) register accessor: AES state register","T0_MEM (rw) register accessor: The memory that stores T0","TEXT_IN_0 (rw) register accessor: source text material …","TEXT_IN_1 (rw) register accessor: source text material …","TEXT_IN_2 (rw) register accessor: source text material …","TEXT_IN_3 (rw) register accessor: source text material …","TEXT_OUT_0 (rw) register accessor: result text material …","TEXT_OUT_1 (rw) register accessor: result text material …","TEXT_OUT_2 (rw) register accessor: result text material …","TEXT_OUT_3 (rw) register accessor: result text material …","TRIGGER (w) register accessor: AES trigger register","Additional Authential Data block number register","0xa0 - Additional Authential Data block number register","AES cipher block mode register","0x94 - AES cipher block mode register","AES block number register","0x98 - AES block number register","","","AES continue register","0xa8 - AES continue register","AES version control register","0xb4 - AES version control register","DMA-AES working mode register","0x90 - DMA-AES working mode register","AES-DMA exit config","0xb8 - AES-DMA exit config","AES Endian configure register","0x44 - AES Endian configure register","Returns the argument unchanged.","The memory that stores GCM hash subkey","0x60..0x70 - The memory that stores GCM hash subkey","Iterator for array of: 0x60..0x70 - The memory that stores …","Standard incrementing function configure register","0x9c - Standard incrementing function configure register","AES Interrupt clear register","0xac - AES Interrupt clear register","AES Interrupt enable register","0xb0 - AES Interrupt enable register","Calls <code>U::from(self)</code>.","The memory that stores initialization vector","0x50..0x60 - The memory that stores initialization vector","Iterator for array of: 0x50..0x60 - The memory that stores …","The memory that stores J0","0x70..0x80 - The memory that stores J0","Iterator for array of: 0x70..0x80 - The memory that stores …","Key material key_0 configure register","0x00 - Key material key_0 configure register","Key material key_1 configure register","0x04 - Key material key_1 configure register","Key material key_2 configure register","0x08 - Key material key_2 configure register","Key material key_3 configure register","0x0c - Key material key_3 configure register","Key material key_4 configure register","0x10 - Key material key_4 configure register","Key material key_5 configure register","0x14 - Key material key_5 configure register","Key material key_6 configure register","0x18 - Key material key_6 configure register","Key material key_7 configure register","0x1c - Key material key_7 configure register","AES Mode register","0x40 - AES Mode register","AES remainder bit number register","0xa4 - AES remainder bit number register","AES state register","0x4c - AES state register","The memory that stores T0","0x80..0x90 - The memory that stores T0","Iterator for array of: 0x80..0x90 - The memory that stores …","source text material text_in_0 configure register","0x20 - source text material text_in_0 configure register","source text material text_in_1 configure register","0x24 - source text material text_in_1 configure register","source text material text_in_2 configure register","0x28 - source text material text_in_2 configure register","source text material text_in_3 configure register","0x2c - source text material text_in_3 configure register","result text material text_out_0 configure register","0x30 - result text material text_out_0 configure register","result text material text_out_1 configure register","0x34 - result text material text_out_1 configure register","result text material text_out_2 configure register","0x38 - result text material text_out_2 configure register","result text material text_out_3 configure register","0x3c - result text material text_out_3 configure register","AES trigger register","0x48 - AES trigger register","","","","Field <code>AAD_BLOCK_NUM</code> reader - Those bits stores the number …","Additional Authential Data block number register","Field <code>AAD_BLOCK_NUM</code> writer - Those bits stores the number …","Register <code>AAD_BLOCK_NUM</code> reader","Register <code>AAD_BLOCK_NUM</code> writer","Bits 0:31 - Those bits stores the number of AAD block.","Bits 0:31 - Those bits stores the number of AAD block.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLOCK_MODE</code> reader - Those bits decides which block …","AES cipher block mode register","Field <code>BLOCK_MODE</code> writer - Those bits decides which block …","Register <code>BLOCK_MODE</code> reader","Register <code>BLOCK_MODE</code> writer","Writes raw bits to the register.","Bits 0:2 - Those bits decides which block mode will be …","Bits 0:2 - Those bits decides which block mode will be …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLOCK_NUM</code> reader - Those bits stores the number of …","AES block number register","Field <code>BLOCK_NUM</code> writer - Those bits stores the number of …","Register <code>BLOCK_NUM</code> reader","Register <code>BLOCK_NUM</code> writer","Writes raw bits to the register.","Bits 0:31 - Those bits stores the number of …","Bits 0:31 - Those bits stores the number of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","AES continue register","Field <code>CONTINUE</code> writer - Set this bit to continue GCM …","Register <code>CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to continue GCM operation.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This bits stores the version …","AES version control register","Field <code>DATE</code> writer - This bits stores the version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - This bits stores the version information of …","Bits 0:29 - This bits stores the version information of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_ENABLE</code> reader - 1’b0: typical AES working …","DMA-AES working mode register","Field <code>DMA_ENABLE</code> writer - 1’b0: typical AES working …","Register <code>DMA_ENABLE</code> reader","Register <code>DMA_ENABLE</code> writer","Writes raw bits to the register.","","","Bit 0 - 1’b0: typical AES working mode, 1’b1: DMA-AES …","Bit 0 - 1’b0: typical AES working mode, 1’b1: DMA-AES …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","AES-DMA exit config","Field <code>DMA_EXIT</code> writer - Set this register to leave …","Register <code>DMA_EXIT</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this register to leave calculation done stage. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENDIAN</code> reader - endian. [1:0] key endian, [3:2] …","AES Endian configure register","Field <code>ENDIAN</code> writer - endian. [1:0] key endian, [3:2] …","Register <code>ENDIAN</code> reader","Register <code>ENDIAN</code> writer","Writes raw bits to the register.","","","Bits 0:5 - endian. [1:0] key endian, [3:2] text_in endian …","Bits 0:5 - endian. [1:0] key endian, [3:2] text_in endian …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores GCM hash subkey","Register <code>H_MEM[%s]</code> reader","Register <code>H_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INC_SEL</code> reader - This bit decides the standard …","Standard incrementing function configure register","Field <code>INC_SEL</code> writer - This bit decides the standard …","Register <code>INC_SEL</code> reader","Register <code>INC_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - This bit decides the standard incrementing …","Bit 0 - This bit decides the standard incrementing …","Calls <code>U::from(self)</code>.","","","","AES Interrupt clear register","Field <code>INT_CLEAR</code> writer - Set this bit to clear the AES …","Register <code>INT_CLEAR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to clear the AES interrupt.","Calls <code>U::from(self)</code>.","","","","Field <code>INT_ENA</code> reader - Set this bit to enable interrupt …","AES Interrupt enable register","Field <code>INT_ENA</code> writer - Set this bit to enable interrupt …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to enable interrupt that occurs when …","Bit 0 - Set this bit to enable interrupt that occurs when …","Calls <code>U::from(self)</code>.","","","","The memory that stores initialization vector","Register <code>IV_MEM[%s]</code> reader","Register <code>IV_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores J0","Register <code>J0_MEM[%s]</code> reader","Register <code>J0_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>KEY_0</code> reader - This bits stores key_0 that is a part …","Key material key_0 configure register","Field <code>KEY_0</code> writer - This bits stores key_0 that is a part …","Register <code>KEY_0</code> reader","Register <code>KEY_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_0 that is a part of key …","Bits 0:31 - This bits stores key_0 that is a part of key …","","","","Field <code>KEY_1</code> reader - This bits stores key_1 that is a part …","Key material key_1 configure register","Field <code>KEY_1</code> writer - This bits stores key_1 that is a part …","Register <code>KEY_1</code> reader","Register <code>KEY_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_1 that is a part of key …","Bits 0:31 - This bits stores key_1 that is a part of key …","","","","Field <code>KEY_2</code> reader - This bits stores key_2 that is a part …","Key material key_2 configure register","Field <code>KEY_2</code> writer - This bits stores key_2 that is a part …","Register <code>KEY_2</code> reader","Register <code>KEY_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_2 that is a part of key …","Bits 0:31 - This bits stores key_2 that is a part of key …","","","","Field <code>KEY_3</code> reader - This bits stores key_3 that is a part …","Key material key_3 configure register","Field <code>KEY_3</code> writer - This bits stores key_3 that is a part …","Register <code>KEY_3</code> reader","Register <code>KEY_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_3 that is a part of key …","Bits 0:31 - This bits stores key_3 that is a part of key …","","","","Field <code>KEY_4</code> reader - This bits stores key_4 that is a part …","Key material key_4 configure register","Field <code>KEY_4</code> writer - This bits stores key_4 that is a part …","Register <code>KEY_4</code> reader","Register <code>KEY_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_4 that is a part of key …","Bits 0:31 - This bits stores key_4 that is a part of key …","","","","Field <code>KEY_5</code> reader - This bits stores key_5 that is a part …","Key material key_5 configure register","Field <code>KEY_5</code> writer - This bits stores key_5 that is a part …","Register <code>KEY_5</code> reader","Register <code>KEY_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_5 that is a part of key …","Bits 0:31 - This bits stores key_5 that is a part of key …","","","","Field <code>KEY_6</code> reader - This bits stores key_6 that is a part …","Key material key_6 configure register","Field <code>KEY_6</code> writer - This bits stores key_6 that is a part …","Register <code>KEY_6</code> reader","Register <code>KEY_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_6 that is a part of key …","Bits 0:31 - This bits stores key_6 that is a part of key …","","","","Field <code>KEY_7</code> reader - This bits stores key_7 that is a part …","Key material key_7 configure register","Field <code>KEY_7</code> writer - This bits stores key_7 that is a part …","Register <code>KEY_7</code> reader","Register <code>KEY_7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores key_7 that is a part of key …","Bits 0:31 - This bits stores key_7 that is a part of key …","","","","Field <code>MODE</code> reader - This bits decides which one operation …","AES Mode register","Field <code>MODE</code> writer - This bits decides which one operation …","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - This bits decides which one operation mode will …","Bits 0:2 - This bits decides which one operation mode will …","","","","Register <code>REMAINDER_BIT_NUM</code> reader","Field <code>REMAINDER_BIT_NUM</code> reader - Those bits stores the …","AES remainder bit number register","Field <code>REMAINDER_BIT_NUM</code> writer - Those bits stores the …","Register <code>REMAINDER_BIT_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - Those bits stores the number of remainder bit.","Bits 0:6 - Those bits stores the number of remainder bit.","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Those bits shows AES status. For …","AES state register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Those bits shows AES status. For typical AES, …","","","","Register <code>T0_MEM[%s]</code> reader","The memory that stores T0","Register <code>T0_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>TEXT_IN_0</code> reader","Field <code>TEXT_IN_0</code> reader - This bits stores text_in_0 that …","source text material text_in_0 configure register","Field <code>TEXT_IN_0</code> writer - This bits stores text_in_0 that …","Register <code>TEXT_IN_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_in_0 that is a part of …","Bits 0:31 - This bits stores text_in_0 that is a part of …","","","","Register <code>TEXT_IN_1</code> reader","Field <code>TEXT_IN_1</code> reader - This bits stores text_in_1 that …","source text material text_in_1 configure register","Field <code>TEXT_IN_1</code> writer - This bits stores text_in_1 that …","Register <code>TEXT_IN_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_in_1 that is a part of …","Bits 0:31 - This bits stores text_in_1 that is a part of …","","","","Register <code>TEXT_IN_2</code> reader","Field <code>TEXT_IN_2</code> reader - This bits stores text_in_2 that …","source text material text_in_2 configure register","Field <code>TEXT_IN_2</code> writer - This bits stores text_in_2 that …","Register <code>TEXT_IN_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_in_2 that is a part of …","Bits 0:31 - This bits stores text_in_2 that is a part of …","","","","Register <code>TEXT_IN_3</code> reader","Field <code>TEXT_IN_3</code> reader - This bits stores text_in_3 that …","source text material text_in_3 configure register","Field <code>TEXT_IN_3</code> writer - This bits stores text_in_3 that …","Register <code>TEXT_IN_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_in_3 that is a part of …","Bits 0:31 - This bits stores text_in_3 that is a part of …","","","","Register <code>TEXT_OUT_0</code> reader","Field <code>TEXT_OUT_0</code> reader - This bits stores text_out_0 that …","result text material text_out_0 configure register","Field <code>TEXT_OUT_0</code> writer - This bits stores text_out_0 that …","Register <code>TEXT_OUT_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_out_0 that is a part of …","Bits 0:31 - This bits stores text_out_0 that is a part of …","","","","Register <code>TEXT_OUT_1</code> reader","Field <code>TEXT_OUT_1</code> reader - This bits stores text_out_1 that …","result text material text_out_1 configure register","Field <code>TEXT_OUT_1</code> writer - This bits stores text_out_1 that …","Register <code>TEXT_OUT_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_out_1 that is a part of …","Bits 0:31 - This bits stores text_out_1 that is a part of …","","","","Register <code>TEXT_OUT_2</code> reader","Field <code>TEXT_OUT_2</code> reader - This bits stores text_out_2 that …","result text material text_out_2 configure register","Field <code>TEXT_OUT_2</code> writer - This bits stores text_out_2 that …","Register <code>TEXT_OUT_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_out_2 that is a part of …","Bits 0:31 - This bits stores text_out_2 that is a part of …","","","","Register <code>TEXT_OUT_3</code> reader","Field <code>TEXT_OUT_3</code> reader - This bits stores text_out_3 that …","result text material text_out_3 configure register","Field <code>TEXT_OUT_3</code> writer - This bits stores text_out_3 that …","Register <code>TEXT_OUT_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This bits stores text_out_3 that is a part of …","Bits 0:31 - This bits stores text_out_3 that is a part of …","","","","AES trigger register","Field <code>TRIGGER</code> writer - Set this bit to start AES …","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to start AES calculation.","","","","CLKGATE_FORCE_ON (rw) register accessor: …","CLK_OUT_EN (rw) register accessor: APB_CTRL_CLK_OUT_EN_REG","DATE (rw) register accessor: APB_CTRL_DATE_REG","EXT_MEM_PMS_LOCK (rw) register accessor: …","FLASH_ACE0_ADDR (rw) register accessor: …","FLASH_ACE0_ATTR (rw) register accessor: …","FLASH_ACE0_SIZE (rw) register accessor: …","FLASH_ACE1_ADDR (rw) register accessor: …","FLASH_ACE1_ATTR (rw) register accessor: …","FLASH_ACE1_SIZE (rw) register accessor: …","FLASH_ACE2_ADDR (rw) register accessor: …","FLASH_ACE2_ATTR (rw) register accessor: …","FLASH_ACE2_SIZE (rw) register accessor: …","FLASH_ACE3_ADDR (rw) register accessor: …","FLASH_ACE3_ATTR (rw) register accessor: …","FLASH_ACE3_SIZE (rw) register accessor: …","FRONT_END_MEM_PD (rw) register accessor: …","HOST_INF_SEL (rw) register accessor: …","MEM_POWER_DOWN (rw) register accessor: …","MEM_POWER_UP (rw) register accessor: …","PERI_BACKUP_APB_ADDR (rw) register accessor: …","PERI_BACKUP_CONFIG (rw) register accessor: …","PERI_BACKUP_INT_CLR (w) register accessor: …","PERI_BACKUP_INT_ENA (rw) register accessor: …","PERI_BACKUP_INT_RAW (r) register accessor: …","PERI_BACKUP_INT_ST (r) register accessor: …","PERI_BACKUP_MEM_ADDR (rw) register accessor: …","REDCY_SIG0 (rw) register accessor: …","REDCY_SIG1 (rw) register accessor: …","RETENTION_CTRL (rw) register accessor: …","RND_DATA (r) register accessor: APB_CTRL_RND_DATA_REG","Register block","SDIO_CTRL (rw) register accessor: APB_CTRL_SDIO_CTRL_REG","SPI_MEM_PMS_CTRL (rw) register accessor: …","SPI_MEM_REJECT_ADDR (r) register accessor: …","SYSCLK_CONF (rw) register accessor: …","TICK_CONF (rw) register accessor: APB_CTRL_TICK_CONF_REG","WIFI_BB_CFG (rw) register accessor: …","WIFI_BB_CFG_2 (rw) register accessor: …","WIFI_CLK_EN (rw) register accessor: …","WIFI_RST_EN (rw) register accessor: …","","","APB_CTRL_CLK_OUT_EN_REG","0x08 - APB_CTRL_CLK_OUT_EN_REG","APB_CTRL_CLKGATE_FORCE_ON_REG","0xa4 - APB_CTRL_CLKGATE_FORCE_ON_REG","APB_CTRL_DATE_REG","0x3fc - APB_CTRL_DATE_REG","APB_CTRL_EXT_MEM_PMS_LOCK_REG","0x20 - APB_CTRL_EXT_MEM_PMS_LOCK_REG","APB_CTRL_FLASH_ACE0_ADDR_REG","0x38 - APB_CTRL_FLASH_ACE0_ADDR_REG","APB_CTRL_FLASH_ACE0_ATTR_REG","0x28 - APB_CTRL_FLASH_ACE0_ATTR_REG","APB_CTRL_FLASH_ACE0_SIZE_REG","0x48 - APB_CTRL_FLASH_ACE0_SIZE_REG","APB_CTRL_FLASH_ACE1_ADDR_REG","0x3c - APB_CTRL_FLASH_ACE1_ADDR_REG","APB_CTRL_FLASH_ACE1_ATTR_REG","0x2c - APB_CTRL_FLASH_ACE1_ATTR_REG","APB_CTRL_FLASH_ACE1_SIZE_REG","0x4c - APB_CTRL_FLASH_ACE1_SIZE_REG","APB_CTRL_FLASH_ACE2_ADDR_REG","0x40 - APB_CTRL_FLASH_ACE2_ADDR_REG","APB_CTRL_FLASH_ACE2_ATTR_REG","0x30 - APB_CTRL_FLASH_ACE2_ATTR_REG","APB_CTRL_FLASH_ACE2_SIZE_REG","0x50 - APB_CTRL_FLASH_ACE2_SIZE_REG","APB_CTRL_FLASH_ACE3_ADDR_REG","0x44 - APB_CTRL_FLASH_ACE3_ADDR_REG","APB_CTRL_FLASH_ACE3_ATTR_REG","0x34 - APB_CTRL_FLASH_ACE3_ATTR_REG","APB_CTRL_FLASH_ACE3_SIZE_REG","0x54 - APB_CTRL_FLASH_ACE3_SIZE_REG","Returns the argument unchanged.","APB_CTRL_FRONT_END_MEM_PD_REG","0x9c - APB_CTRL_FRONT_END_MEM_PD_REG","APB_CTRL_HOST_INF_SEL_REG","0x1c - APB_CTRL_HOST_INF_SEL_REG","Calls <code>U::from(self)</code>.","APB_CTRL_MEM_POWER_DOWN_REG","0xa8 - APB_CTRL_MEM_POWER_DOWN_REG","APB_CTRL_MEM_POWER_UP_REG","0xac - APB_CTRL_MEM_POWER_UP_REG","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","0xb8 - APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","0xb4 - APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","APB_CTRL_PERI_BACKUP_INT_CLR_REG","0xd0 - APB_CTRL_PERI_BACKUP_INT_CLR_REG","APB_CTRL_PERI_BACKUP_INT_ENA_REG","0xc8 - APB_CTRL_PERI_BACKUP_INT_ENA_REG","APB_CTRL_PERI_BACKUP_INT_RAW_REG","0xc0 - APB_CTRL_PERI_BACKUP_INT_RAW_REG","APB_CTRL_PERI_BACKUP_INT_ST_REG","0xc4 - APB_CTRL_PERI_BACKUP_INT_ST_REG","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","0xbc - APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","APB_CTRL_REDCY_SIG0_REG_REG","0x94 - APB_CTRL_REDCY_SIG0_REG_REG","APB_CTRL_REDCY_SIG1_REG_REG","0x98 - APB_CTRL_REDCY_SIG1_REG_REG","APB_CTRL_RETENTION_CTRL_REG","0xa0 - APB_CTRL_RETENTION_CTRL_REG","APB_CTRL_RND_DATA_REG","0xb0 - APB_CTRL_RND_DATA_REG","APB_CTRL_SDIO_CTRL_REG","0x90 - APB_CTRL_SDIO_CTRL_REG","APB_CTRL_SPI_MEM_PMS_CTRL_REG","0x88 - APB_CTRL_SPI_MEM_PMS_CTRL_REG","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","0x8c - APB_CTRL_SPI_MEM_REJECT_ADDR_REG","APB_CTRL_SYSCLK_CONF_REG","0x00 - APB_CTRL_SYSCLK_CONF_REG","APB_CTRL_TICK_CONF_REG","0x04 - APB_CTRL_TICK_CONF_REG","","","","APB_CTRL_WIFI_BB_CFG_REG","0x0c - APB_CTRL_WIFI_BB_CFG_REG","APB_CTRL_WIFI_BB_CFG_2_REG","0x10 - APB_CTRL_WIFI_BB_CFG_2_REG","APB_CTRL_WIFI_CLK_EN_REG","0x14 - APB_CTRL_WIFI_CLK_EN_REG","APB_CTRL_WIFI_RST_EN_REG","0x18 - APB_CTRL_WIFI_RST_EN_REG","Field <code>CLK160_OEN</code> reader - reg_clk160_oen","Field <code>CLK160_OEN</code> writer - reg_clk160_oen","Field <code>CLK20_OEN</code> reader - reg_clk20_oen","Field <code>CLK20_OEN</code> writer - reg_clk20_oen","Field <code>CLK22_OEN</code> reader - reg_clk22_oen","Field <code>CLK22_OEN</code> writer - reg_clk22_oen","Field <code>CLK40X_BB_OEN</code> reader - reg_clk40x_bb_oen","Field <code>CLK40X_BB_OEN</code> writer - reg_clk40x_bb_oen","Field <code>CLK44_OEN</code> reader - reg_clk44_oen","Field <code>CLK44_OEN</code> writer - reg_clk44_oen","Field <code>CLK80_OEN</code> reader - reg_clk80_oen","Field <code>CLK80_OEN</code> writer - reg_clk80_oen","Field <code>CLK_320M_OEN</code> reader - reg_clk_320m_oen","Field <code>CLK_320M_OEN</code> writer - reg_clk_320m_oen","Field <code>CLK_ADC_INF_OEN</code> reader - reg_clk_adc_inf_oen","Field <code>CLK_ADC_INF_OEN</code> writer - reg_clk_adc_inf_oen","Field <code>CLK_BB_OEN</code> reader - reg_clk_bb_oen","Field <code>CLK_BB_OEN</code> writer - reg_clk_bb_oen","Field <code>CLK_DAC_CPU_OEN</code> reader - reg_clk_dac_cpu_oen","Field <code>CLK_DAC_CPU_OEN</code> writer - reg_clk_dac_cpu_oen","APB_CTRL_CLK_OUT_EN_REG","Field <code>CLK_XTAL_OEN</code> reader - reg_clk_xtal_oen","Field <code>CLK_XTAL_OEN</code> writer - reg_clk_xtal_oen","Register <code>CLK_OUT_EN</code> reader","Register <code>CLK_OUT_EN</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_clk160_oen","Bit 5 - reg_clk160_oen","Bit 0 - reg_clk20_oen","Bit 0 - reg_clk20_oen","Bit 1 - reg_clk22_oen","Bit 1 - reg_clk22_oen","Bit 9 - reg_clk40x_bb_oen","Bit 9 - reg_clk40x_bb_oen","Bit 2 - reg_clk44_oen","Bit 2 - reg_clk44_oen","Bit 4 - reg_clk80_oen","Bit 4 - reg_clk80_oen","Bit 6 - reg_clk_320m_oen","Bit 6 - reg_clk_320m_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 3 - reg_clk_bb_oen","Bit 3 - reg_clk_bb_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 10 - reg_clk_xtal_oen","Bit 10 - reg_clk_xtal_oen","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_CLKGATE_FORCE_ON_REG","Register <code>CLKGATE_FORCE_ON</code> reader","Field <code>ROM_CLKGATE_FORCE_ON</code> reader - …","Field <code>ROM_CLKGATE_FORCE_ON</code> writer - …","Field <code>SRAM_CLKGATE_FORCE_ON</code> reader - …","Field <code>SRAM_CLKGATE_FORCE_ON</code> writer - …","Register <code>CLKGATE_FORCE_ON</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - reg_rom_clkgate_force_on","Bits 0:1 - reg_rom_clkgate_force_on","Bits 2:5 - reg_sram_clkgate_force_on","Bits 2:5 - reg_sram_clkgate_force_on","","","","Field <code>DATE</code> reader - reg_dateVersion control","APB_CTRL_DATE_REG","Field <code>DATE</code> writer - reg_dateVersion control","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_dateVersion control","Bits 0:31 - reg_dateVersion control","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_MEM_PMS_LOCK</code> reader - reg_ext_mem_pms_lock","APB_CTRL_EXT_MEM_PMS_LOCK_REG","Field <code>EXT_MEM_PMS_LOCK</code> writer - reg_ext_mem_pms_lock","Register <code>EXT_MEM_PMS_LOCK</code> reader","Register <code>EXT_MEM_PMS_LOCK</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ext_mem_pms_lock","Bit 0 - reg_ext_mem_pms_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE0_ADDR_REG","Register <code>FLASH_ACE0_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace0_addr_s","Field <code>S</code> writer - reg_flash_ace0_addr_s","Register <code>FLASH_ACE0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace0_addr_s","Bits 0:31 - reg_flash_ace0_addr_s","","","","Field <code>FLASH_ACE0_ATTR</code> reader - reg_flash_ace0_attr","APB_CTRL_FLASH_ACE0_ATTR_REG","Field <code>FLASH_ACE0_ATTR</code> writer - reg_flash_ace0_attr","Register <code>FLASH_ACE0_ATTR</code> reader","Register <code>FLASH_ACE0_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace0_attr","Bits 0:1 - reg_flash_ace0_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE0_SIZE</code> reader - reg_flash_ace0_size","APB_CTRL_FLASH_ACE0_SIZE_REG","Field <code>FLASH_ACE0_SIZE</code> writer - reg_flash_ace0_size","Register <code>FLASH_ACE0_SIZE</code> reader","Register <code>FLASH_ACE0_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace0_size","Bits 0:12 - reg_flash_ace0_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE1_ADDR_REG","Register <code>FLASH_ACE1_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace1_addr_s","Field <code>S</code> writer - reg_flash_ace1_addr_s","Register <code>FLASH_ACE1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace1_addr_s","Bits 0:31 - reg_flash_ace1_addr_s","","","","Field <code>FLASH_ACE1_ATTR</code> reader - reg_flash_ace1_attr","APB_CTRL_FLASH_ACE1_ATTR_REG","Field <code>FLASH_ACE1_ATTR</code> writer - reg_flash_ace1_attr","Register <code>FLASH_ACE1_ATTR</code> reader","Register <code>FLASH_ACE1_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace1_attr","Bits 0:1 - reg_flash_ace1_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE1_SIZE</code> reader - reg_flash_ace1_size","APB_CTRL_FLASH_ACE1_SIZE_REG","Field <code>FLASH_ACE1_SIZE</code> writer - reg_flash_ace1_size","Register <code>FLASH_ACE1_SIZE</code> reader","Register <code>FLASH_ACE1_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace1_size","Bits 0:12 - reg_flash_ace1_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE2_ADDR_REG","Register <code>FLASH_ACE2_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace2_addr_s","Field <code>S</code> writer - reg_flash_ace2_addr_s","Register <code>FLASH_ACE2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace2_addr_s","Bits 0:31 - reg_flash_ace2_addr_s","","","","Field <code>FLASH_ACE2_ATTR</code> reader - reg_flash_ace2_attr","APB_CTRL_FLASH_ACE2_ATTR_REG","Field <code>FLASH_ACE2_ATTR</code> writer - reg_flash_ace2_attr","Register <code>FLASH_ACE2_ATTR</code> reader","Register <code>FLASH_ACE2_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace2_attr","Bits 0:1 - reg_flash_ace2_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE2_SIZE</code> reader - reg_flash_ace2_size","APB_CTRL_FLASH_ACE2_SIZE_REG","Field <code>FLASH_ACE2_SIZE</code> writer - reg_flash_ace2_size","Register <code>FLASH_ACE2_SIZE</code> reader","Register <code>FLASH_ACE2_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace2_size","Bits 0:12 - reg_flash_ace2_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE3_ADDR_REG","Register <code>FLASH_ACE3_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace3_addr_s","Field <code>S</code> writer - reg_flash_ace3_addr_s","Register <code>FLASH_ACE3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace3_addr_s","Bits 0:31 - reg_flash_ace3_addr_s","","","","Field <code>FLASH_ACE3_ATTR</code> reader - reg_flash_ace3_attr","APB_CTRL_FLASH_ACE3_ATTR_REG","Field <code>FLASH_ACE3_ATTR</code> writer - reg_flash_ace3_attr","Register <code>FLASH_ACE3_ATTR</code> reader","Register <code>FLASH_ACE3_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace3_attr","Bits 0:1 - reg_flash_ace3_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE3_SIZE</code> reader - reg_flash_ace3_size","APB_CTRL_FLASH_ACE3_SIZE_REG","Field <code>FLASH_ACE3_SIZE</code> writer - reg_flash_ace3_size","Register <code>FLASH_ACE3_SIZE</code> reader","Register <code>FLASH_ACE3_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace3_size","Bits 0:12 - reg_flash_ace3_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AGC_MEM_FORCE_PD</code> reader - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PD</code> writer - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PU</code> reader - reg_agc_mem_force_pu","Field <code>AGC_MEM_FORCE_PU</code> writer - reg_agc_mem_force_pu","Field <code>DC_MEM_FORCE_PD</code> reader - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PD</code> writer - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PU</code> reader - reg_dc_mem_force_pu","Field <code>DC_MEM_FORCE_PU</code> writer - reg_dc_mem_force_pu","APB_CTRL_FRONT_END_MEM_PD_REG","Field <code>PBUS_MEM_FORCE_PD</code> reader - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PD</code> writer - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PU</code> reader - reg_pbus_mem_force_pu","Field <code>PBUS_MEM_FORCE_PU</code> writer - reg_pbus_mem_force_pu","Register <code>FRONT_END_MEM_PD</code> reader","Register <code>FRONT_END_MEM_PD</code> writer","Bit 1 - reg_agc_mem_force_pd","Bit 1 - reg_agc_mem_force_pd","Bit 0 - reg_agc_mem_force_pu","Bit 0 - reg_agc_mem_force_pu","Writes raw bits to the register.","","","Bit 5 - reg_dc_mem_force_pd","Bit 5 - reg_dc_mem_force_pd","Bit 4 - reg_dc_mem_force_pu","Bit 4 - reg_dc_mem_force_pu","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - reg_pbus_mem_force_pd","Bit 3 - reg_pbus_mem_force_pd","Bit 2 - reg_pbus_mem_force_pu","Bit 2 - reg_pbus_mem_force_pu","","","","APB_CTRL_HOST_INF_SEL_REG","Field <code>PERI_IO_SWAP</code> reader - reg_peri_io_swap","Field <code>PERI_IO_SWAP</code> writer - reg_peri_io_swap","Register <code>HOST_INF_SEL</code> reader","Register <code>HOST_INF_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - reg_peri_io_swap","Bits 0:7 - reg_peri_io_swap","","","","APB_CTRL_MEM_POWER_DOWN_REG","Register <code>MEM_POWER_DOWN</code> reader","Field <code>ROM_POWER_DOWN</code> reader - reg_rom_power_down","Field <code>ROM_POWER_DOWN</code> writer - reg_rom_power_down","Field <code>SRAM_POWER_DOWN</code> reader - reg_sram_power_down","Field <code>SRAM_POWER_DOWN</code> writer - reg_sram_power_down","Register <code>MEM_POWER_DOWN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - reg_rom_power_down","Bits 0:1 - reg_rom_power_down","Bits 2:5 - reg_sram_power_down","Bits 2:5 - reg_sram_power_down","","","","APB_CTRL_MEM_POWER_UP_REG","Register <code>MEM_POWER_UP</code> reader","Field <code>ROM_POWER_UP</code> reader - reg_rom_power_up","Field <code>ROM_POWER_UP</code> writer - reg_rom_power_up","Field <code>SRAM_POWER_UP</code> reader - reg_sram_power_up","Field <code>SRAM_POWER_UP</code> writer - reg_sram_power_up","Register <code>MEM_POWER_UP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - reg_rom_power_up","Bits 0:1 - reg_rom_power_up","Bits 2:5 - reg_sram_power_up","Bits 2:5 - reg_sram_power_up","","","","Field <code>BACKUP_APB_START_ADDR</code> reader - …","Field <code>BACKUP_APB_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","Register <code>PERI_BACKUP_APB_ADDR</code> reader","Register <code>PERI_BACKUP_APB_ADDR</code> writer","Bits 0:31 - reg_backup_apb_start_addr","Bits 0:31 - reg_backup_apb_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>PERI_BACKUP_BURST_LIMIT</code> reader - …","Field <code>PERI_BACKUP_BURST_LIMIT</code> writer - …","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","Field <code>PERI_BACKUP_ENA</code> reader - reg_peri_backup_ena","Field <code>PERI_BACKUP_ENA</code> writer - reg_peri_backup_ena","Field <code>PERI_BACKUP_FLOW_ERR</code> reader - …","Field <code>PERI_BACKUP_SIZE</code> reader - reg_peri_backup_size","Field <code>PERI_BACKUP_SIZE</code> writer - reg_peri_backup_size","Field <code>PERI_BACKUP_START</code> writer - reg_peri_backup_start","Field <code>PERI_BACKUP_TOUT_THRES</code> reader - …","Field <code>PERI_BACKUP_TOUT_THRES</code> writer - …","Field <code>PERI_BACKUP_TO_MEM</code> reader - reg_peri_backup_to_mem","Field <code>PERI_BACKUP_TO_MEM</code> writer - reg_peri_backup_to_mem","Register <code>PERI_BACKUP_CONFIG</code> reader","Register <code>PERI_BACKUP_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:8 - reg_peri_backup_burst_limit","Bits 4:8 - reg_peri_backup_burst_limit","Bit 31 - reg_peri_backup_ena","Bit 31 - reg_peri_backup_ena","Bits 1:2 - reg_peri_backup_flow_err","Bits 19:28 - reg_peri_backup_size","Bits 19:28 - reg_peri_backup_size","Bit 29 - reg_peri_backup_start","Bit 30 - reg_peri_backup_to_mem","Bit 30 - reg_peri_backup_to_mem","Bits 9:18 - reg_peri_backup_tout_thres","Bits 9:18 - reg_peri_backup_tout_thres","","","","Field <code>PERI_BACKUP_DONE_INT_CLR</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_CLR</code> writer - …","APB_CTRL_PERI_BACKUP_INT_CLR_REG","Register <code>PERI_BACKUP_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_clr","Bit 1 - reg_peri_backup_err_int_clr","","","","Field <code>PERI_BACKUP_DONE_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_DONE_INT_ENA</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> writer - …","APB_CTRL_PERI_BACKUP_INT_ENA_REG","Register <code>PERI_BACKUP_INT_ENA</code> reader","Register <code>PERI_BACKUP_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_ena","Bit 0 - reg_peri_backup_done_int_ena","Bit 1 - reg_peri_backup_err_int_ena","Bit 1 - reg_peri_backup_err_int_ena","","","","Field <code>PERI_BACKUP_DONE_INT_RAW</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_RAW</code> reader - …","APB_CTRL_PERI_BACKUP_INT_RAW_REG","Register <code>PERI_BACKUP_INT_RAW</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_raw","Bit 1 - reg_peri_backup_err_int_raw","","","","Field <code>PERI_BACKUP_DONE_INT_ST</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ST</code> reader - …","APB_CTRL_PERI_BACKUP_INT_ST_REG","Register <code>PERI_BACKUP_INT_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_st","Bit 1 - reg_peri_backup_err_int_st","","","","Field <code>BACKUP_MEM_START_ADDR</code> reader - …","Field <code>BACKUP_MEM_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","Register <code>PERI_BACKUP_MEM_ADDR</code> reader","Register <code>PERI_BACKUP_MEM_ADDR</code> writer","Bits 0:31 - reg_backup_mem_start_addr","Bits 0:31 - reg_backup_mem_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>REDCY_SIG0</code> reader","Field <code>REDCY_ANDOR</code> reader - reg_redcy_andor","Field <code>REDCY_SIG0</code> reader - reg_redcy_sig0","APB_CTRL_REDCY_SIG0_REG_REG","Field <code>REDCY_SIG0</code> writer - reg_redcy_sig0","Register <code>REDCY_SIG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_andor","Bits 0:30 - reg_redcy_sig0","Bits 0:30 - reg_redcy_sig0","","","","Register <code>REDCY_SIG1</code> reader","Field <code>REDCY_NANDOR</code> reader - reg_redcy_nandor","Field <code>REDCY_SIG1</code> reader - reg_redcy_sig1","APB_CTRL_REDCY_SIG1_REG_REG","Field <code>REDCY_SIG1</code> writer - reg_redcy_sig1","Register <code>REDCY_SIG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_nandor","Bits 0:30 - reg_redcy_sig1","Bits 0:30 - reg_redcy_sig1","","","","Field <code>NOBYPASS_CPU_ISO_RST</code> reader - …","Field <code>NOBYPASS_CPU_ISO_RST</code> writer - …","Register <code>RETENTION_CTRL</code> reader","APB_CTRL_RETENTION_CTRL_REG","Field <code>RETENTION_LINK_ADDR</code> reader - reg_retention_link_addr","Field <code>RETENTION_LINK_ADDR</code> writer - reg_retention_link_addr","Register <code>RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - reg_nobypass_cpu_iso_rst","Bit 27 - reg_nobypass_cpu_iso_rst","Bits 0:26 - reg_retention_link_addr","Bits 0:26 - reg_retention_link_addr","","","","Register <code>RND_DATA</code> reader","Field <code>RND_DATA</code> reader - reg_rnd_data","APB_CTRL_RND_DATA_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_rnd_data","","","","Register <code>SDIO_CTRL</code> reader","APB_CTRL_SDIO_CTRL_REG","Field <code>SDIO_WIN_ACCESS_EN</code> reader - reg_sdio_win_access_en","Field <code>SDIO_WIN_ACCESS_EN</code> writer - reg_sdio_win_access_en","Register <code>SDIO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_sdio_win_access_en","Bit 0 - reg_sdio_win_access_en","","","","Register <code>SPI_MEM_PMS_CTRL</code> reader","APB_CTRL_SPI_MEM_PMS_CTRL_REG","Field <code>SPI_MEM_REJECT_CDE</code> reader - reg_spi_mem_reject_cde","Field <code>SPI_MEM_REJECT_CLR</code> writer - reg_spi_mem_reject_clr","Field <code>SPI_MEM_REJECT_INT</code> reader - reg_spi_mem_reject_int","Register <code>SPI_MEM_PMS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:6 - reg_spi_mem_reject_cde","Bit 1 - reg_spi_mem_reject_clr","Bit 0 - reg_spi_mem_reject_int","","","","Register <code>SPI_MEM_REJECT_ADDR</code> reader","Field <code>SPI_MEM_REJECT_ADDR</code> reader - reg_spi_mem_reject_addr","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_spi_mem_reject_addr","","","","Field <code>CLK_320M_EN</code> reader - reg_clk_320m_en","Field <code>CLK_320M_EN</code> writer - reg_clk_320m_en","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","Field <code>PRE_DIV_CNT</code> reader - reg_pre_div_cnt","Field <code>PRE_DIV_CNT</code> writer - reg_pre_div_cnt","Register <code>SYSCLK_CONF</code> reader","Field <code>RST_TICK_CNT</code> reader - reg_rst_tick_cnt","Field <code>RST_TICK_CNT</code> writer - reg_rst_tick_cnt","APB_CTRL_SYSCLK_CONF_REG","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 10 - reg_clk_320m_en","Bit 10 - reg_clk_320m_en","Bit 11 - reg_clk_en","Bit 11 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - reg_pre_div_cnt","Bits 0:9 - reg_pre_div_cnt","Bit 12 - reg_rst_tick_cnt","Bit 12 - reg_rst_tick_cnt","","","","Field <code>CK8M_TICK_NUM</code> reader - reg_ck8m_tick_num","Field <code>CK8M_TICK_NUM</code> writer - reg_ck8m_tick_num","Register <code>TICK_CONF</code> reader","APB_CTRL_TICK_CONF_REG","Field <code>TICK_ENABLE</code> reader - reg_tick_enable","Field <code>TICK_ENABLE</code> writer - reg_tick_enable","Register <code>TICK_CONF</code> writer","Field <code>XTAL_TICK_NUM</code> reader - reg_xtal_tick_num","Field <code>XTAL_TICK_NUM</code> writer - reg_xtal_tick_num","Writes raw bits to the register.","","","Bits 8:15 - reg_ck8m_tick_num","Bits 8:15 - reg_ck8m_tick_num","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - reg_tick_enable","Bit 16 - reg_tick_enable","","","","Bits 0:7 - reg_xtal_tick_num","Bits 0:7 - reg_xtal_tick_num","Register <code>WIFI_BB_CFG</code> reader","Register <code>WIFI_BB_CFG</code> writer","Field <code>WIFI_BB_CFG</code> reader - reg_wifi_bb_cfg","APB_CTRL_WIFI_BB_CFG_REG","Field <code>WIFI_BB_CFG</code> writer - reg_wifi_bb_cfg","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg","Bits 0:31 - reg_wifi_bb_cfg","Register <code>WIFI_BB_CFG_2</code> reader","Register <code>WIFI_BB_CFG_2</code> writer","Field <code>WIFI_BB_CFG_2</code> reader - reg_wifi_bb_cfg_2","APB_CTRL_WIFI_BB_CFG_2_REG","Field <code>WIFI_BB_CFG_2</code> writer - reg_wifi_bb_cfg_2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg_2","Bits 0:31 - reg_wifi_bb_cfg_2","Register <code>WIFI_CLK_EN</code> reader","Register <code>WIFI_CLK_EN</code> writer","Field <code>WIFI_CLK_EN</code> reader - reg_wifi_clk_en","APB_CTRL_WIFI_CLK_EN_REG","Field <code>WIFI_CLK_EN</code> writer - reg_wifi_clk_en","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_clk_en","Bits 0:31 - reg_wifi_clk_en","Register <code>WIFI_RST_EN</code> reader","Register <code>WIFI_RST_EN</code> writer","APB_CTRL_WIFI_RST_EN_REG","Field <code>WIFI_RST</code> reader - reg_wifi_rst","Field <code>WIFI_RST</code> writer - reg_wifi_rst","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_rst","Bits 0:31 - reg_wifi_rst","APB_TSENS_CTRL (rw) register accessor: digital tsens …","ARB_CTRL (rw) register accessor: digital saradc configure …","CALI (rw) register accessor: digital saradc configure …","CLKM_CONF (rw) register accessor: digital saradc configure …","CTRL (rw) register accessor: digital saradc configure …","CTRL2 (rw) register accessor: digital saradc configure …","CTRL_DATE (rw) register accessor: version","DMA_CONF (rw) register accessor: digital saradc configure …","FILTER_CTRL0 (rw) register accessor: digital saradc …","FILTER_CTRL1 (rw) register accessor: digital saradc …","FSM_WAIT (rw) register accessor: digital saradc configure …","INT_CLR (w) register accessor: digital saradc int register","INT_ENA (rw) register accessor: digital saradc int register","INT_RAW (r) register accessor: digital saradc int register","INT_ST (r) register accessor: digital saradc int register","ONETIME_SAMPLE (rw) register accessor: digital saradc …","Register block","SAR1DATA_STATUS (r) register accessor: digital saradc …","SAR1_STATUS (r) register accessor: digital saradc …","SAR2DATA_STATUS (r) register accessor: digital saradc …","SAR2_STATUS (r) register accessor: digital saradc …","SAR_PATT_TAB1 (rw) register accessor: digital saradc …","SAR_PATT_TAB2 (rw) register accessor: digital saradc …","THRES0_CTRL (rw) register accessor: digital saradc …","THRES1_CTRL (rw) register accessor: digital saradc …","THRES_CTRL (rw) register accessor: digital saradc …","TSENS_CTRL2 (rw) register accessor: digital tsens …","digital tsens configure register","0x58 - digital tsens configure register","digital saradc configure register","0x24 - digital saradc configure register","","","digital saradc configure register","0x60 - digital saradc configure register","digital saradc configure register","0x54 - digital saradc configure register","digital saradc configure register","0x00 - digital saradc configure register","digital saradc configure register","0x04 - digital saradc configure register","version","0x3fc - version","digital saradc configure register","0x50 - digital saradc configure register","digital saradc configure register","0x28 - digital saradc configure register","digital saradc configure register","0x08 - digital saradc configure register","Returns the argument unchanged.","digital saradc configure register","0x0c - digital saradc configure register","digital saradc int register","0x4c - digital saradc int register","digital saradc int register","0x40 - digital saradc int register","digital saradc int register","0x44 - digital saradc int register","digital saradc int register","0x48 - digital saradc int register","Calls <code>U::from(self)</code>.","digital saradc configure register","0x20 - digital saradc configure register","digital saradc configure register","0x10 - digital saradc configure register","digital saradc configure register","0x2c - digital saradc configure register","digital saradc configure register","0x14 - digital saradc configure register","digital saradc configure register","0x30 - digital saradc configure register","digital saradc configure register","0x18 - digital saradc configure register","digital saradc configure register","0x1c - digital saradc configure register","digital saradc configure register","0x34 - digital saradc configure register","digital saradc configure register","0x38 - digital saradc configure register","digital saradc configure register","0x3c - digital saradc configure register","","","digital tsens configure register","0x5c - digital tsens configure register","","digital tsens configure register","Register <code>APB_TSENS_CTRL</code> reader","Field <code>TSENS_CLK_DIV</code> reader - temperature sensor clock …","Field <code>TSENS_CLK_DIV</code> writer - temperature sensor clock …","Field <code>TSENS_IN_INV</code> reader - invert temperature sensor data","Field <code>TSENS_IN_INV</code> writer - invert temperature sensor data","Field <code>TSENS_OUT</code> reader - temperature sensor data out","Field <code>TSENS_PU</code> reader - temperature sensor power up","Field <code>TSENS_PU</code> writer - temperature sensor power up","Register <code>APB_TSENS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 14:21 - temperature sensor clock divider","Bits 14:21 - temperature sensor clock divider","Bit 13 - invert temperature sensor data","Bit 13 - invert temperature sensor data","Bits 0:7 - temperature sensor data out","Bit 22 - temperature sensor power up","Bit 22 - temperature sensor power up","","Field <code>ADC_ARB_APB_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_APB_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_APB_PRIORITY</code> reader - Set adc2 arbiterapb …","Field <code>ADC_ARB_APB_PRIORITY</code> writer - Set adc2 arbiterapb …","Field <code>ADC_ARB_FIX_PRIORITY</code> reader - adc2 arbiter uses …","Field <code>ADC_ARB_FIX_PRIORITY</code> writer - adc2 arbiter uses …","Field <code>ADC_ARB_GRANT_FORCE</code> reader - adc2 arbiter force grant","Field <code>ADC_ARB_GRANT_FORCE</code> writer - adc2 arbiter force grant","Field <code>ADC_ARB_RTC_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_PRIORITY</code> reader - Set adc2 arbiter rtc …","Field <code>ADC_ARB_RTC_PRIORITY</code> writer - Set adc2 arbiter rtc …","Field <code>ADC_ARB_WIFI_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_PRIORITY</code> reader - Set adc2 arbiter wifi …","Field <code>ADC_ARB_WIFI_PRIORITY</code> writer - Set adc2 arbiter wifi …","digital saradc configure register","Register <code>ARB_CTRL</code> reader","Register <code>ARB_CTRL</code> writer","Bit 2 - adc2 arbiter force to enableapb controller","Bit 2 - adc2 arbiter force to enableapb controller","Bits 6:7 - Set adc2 arbiterapb priority","Bits 6:7 - Set adc2 arbiterapb priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 5 - adc2 arbiter force grant","Bit 5 - adc2 arbiter force grant","Bit 3 - adc2 arbiter force to enable rtc controller","Bit 3 - adc2 arbiter force to enable rtc controller","Bits 8:9 - Set adc2 arbiter rtc priority","Bits 8:9 - Set adc2 arbiter rtc priority","Bit 4 - adc2 arbiter force to enable wifi controller","Bit 4 - adc2 arbiter force to enable wifi controller","Bits 10:11 - Set adc2 arbiter wifi priority","Bits 10:11 - Set adc2 arbiter wifi priority","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC_CALI_CFG</code> reader - saradc cali factor","Field <code>APB_SARADC_CALI_CFG</code> writer - saradc cali factor","digital saradc configure register","Register <code>CALI</code> reader","Register <code>CALI</code> writer","Bits 0:16 - saradc cali factor","Bits 0:16 - saradc cali factor","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","digital saradc configure register","Field <code>CLKM_DIV_A</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_A</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_B</code> reader - Fractional clock divider …","Field <code>CLKM_DIV_B</code> writer - Fractional clock divider …","Field <code>CLKM_DIV_NUM</code> reader - Integral I2S clock divider …","Field <code>CLKM_DIV_NUM</code> writer - Integral I2S clock divider …","Field <code>CLK_EN</code> reader - reg clk en","Field <code>CLK_EN</code> writer - reg clk en","Field <code>CLK_SEL</code> reader - Set this bit to enable clk_apll","Field <code>CLK_SEL</code> writer - Set this bit to enable clk_apll","Register <code>CLKM_CONF</code> reader","Register <code>CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 20 - reg clk en","Bit 20 - reg clk en","Bits 21:22 - Set this bit to enable clk_apll","Bits 21:22 - Set this bit to enable clk_apll","Bits 14:19 - Fractional clock divider denominator value","Bits 14:19 - Fractional clock divider denominator value","Bits 8:13 - Fractional clock divider numerator value","Bits 8:13 - Fractional clock divider numerator value","Bits 0:7 - Integral I2S clock divider value","Bits 0:7 - Integral I2S clock divider value","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","digital saradc configure register","Register <code>CTRL</code> reader","Field <code>SARADC_SAR_CLK_DIV</code> reader - SAR clock divider","Field <code>SARADC_SAR_CLK_DIV</code> writer - SAR clock divider","Field <code>SARADC_SAR_CLK_GATED</code> reader - SAR clock gated","Field <code>SARADC_SAR_CLK_GATED</code> writer - SAR clock gated","Field <code>SARADC_SAR_PATT_LEN</code> reader - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_LEN</code> writer - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> reader - clear the pointer …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> writer - clear the pointer …","Field <code>SARADC_START_FORCE</code> reader - select software enable …","Field <code>SARADC_START_FORCE</code> writer - select software enable …","Field <code>SARADC_START</code> reader - software enable saradc sample","Field <code>SARADC_START</code> writer - software enable saradc sample","Field <code>SARADC_WAIT_ARB_CYCLE</code> reader - wait arbit signal …","Field <code>SARADC_WAIT_ARB_CYCLE</code> writer - wait arbit signal …","Field <code>SARADC_XPD_SAR_FORCE</code> reader - force option to xpd …","Field <code>SARADC_XPD_SAR_FORCE</code> writer - force option to xpd …","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:14 - SAR clock divider","Bits 7:14 - SAR clock divider","Bit 6 - SAR clock gated","Bit 6 - SAR clock gated","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 1 - software enable saradc sample","Bit 1 - software enable saradc sample","Bit 0 - select software enable saradc sample","Bit 0 - select software enable saradc sample","Bits 30:31 - wait arbit signal stable after sar_done","Bits 30:31 - wait arbit signal stable after sar_done","Bits 27:28 - force option to xpd sar blocks","Bits 27:28 - force option to xpd sar blocks","","","","digital saradc configure register","Register <code>CTRL2</code> reader","Field <code>SARADC_MAX_MEAS_NUM</code> reader - max conversion number","Field <code>SARADC_MAX_MEAS_NUM</code> writer - max conversion number","Field <code>SARADC_MEAS_NUM_LIMIT</code> reader - enable max meas num","Field <code>SARADC_MEAS_NUM_LIMIT</code> writer - enable max meas num","Field <code>SARADC_SAR1_INV</code> reader - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR1_INV</code> writer - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR2_INV</code> reader - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_SAR2_INV</code> writer - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_TIMER_EN</code> reader - to enable saradc timer …","Field <code>SARADC_TIMER_EN</code> writer - to enable saradc timer …","Field <code>SARADC_TIMER_TARGET</code> reader - to set saradc timer …","Field <code>SARADC_TIMER_TARGET</code> writer - to set saradc timer …","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8 - max conversion number","Bits 1:8 - max conversion number","Bit 0 - enable max meas num","Bit 0 - enable max meas num","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 24 - to enable saradc timer trigger","Bit 24 - to enable saradc timer trigger","Bits 12:23 - to set saradc timer target","Bits 12:23 - to set saradc timer target","","","","version","Field <code>DATE</code> reader - version","Field <code>DATE</code> writer - version","Register <code>CTRL_DATE</code> reader","Register <code>CTRL_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - version","Bits 0:31 - version","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_ADC_EOF_NUM</code> reader - the dma_in_suc_eof gen when …","Field <code>APB_ADC_EOF_NUM</code> writer - the dma_in_suc_eof gen when …","Field <code>APB_ADC_RESET_FSM</code> reader - reset_apb_adc_state","Field <code>APB_ADC_RESET_FSM</code> writer - reset_apb_adc_state","Field <code>APB_ADC_TRANS</code> reader - enable apb_adc use spi_dma","Field <code>APB_ADC_TRANS</code> writer - enable apb_adc use spi_dma","digital saradc configure register","Register <code>DMA_CONF</code> reader","Register <code>DMA_CONF</code> writer","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bit 30 - reset_apb_adc_state","Bit 30 - reset_apb_adc_state","Bit 31 - enable apb_adc use spi_dma","Bit 31 - enable apb_adc use spi_dma","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC_FILTER_CHANNEL0</code> reader - configure …","Field <code>APB_SARADC_FILTER_CHANNEL0</code> writer - configure …","Field <code>APB_SARADC_FILTER_CHANNEL1</code> reader - configure …","Field <code>APB_SARADC_FILTER_CHANNEL1</code> writer - configure …","Field <code>APB_SARADC_FILTER_RESET</code> reader - enable …","Field <code>APB_SARADC_FILTER_RESET</code> writer - enable …","digital saradc configure register","Register <code>FILTER_CTRL0</code> reader","Register <code>FILTER_CTRL0</code> writer","Bits 22:25 - configure filter0 to adc channel","Bits 22:25 - configure filter0 to adc channel","Bits 18:21 - configure filter1 to adc channel","Bits 18:21 - configure filter1 to adc channel","Bit 31 - enable apb_adc1_filter","Bit 31 - enable apb_adc1_filter","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC_FILTER_FACTOR0</code> reader - Factor of saradc …","Field <code>APB_SARADC_FILTER_FACTOR0</code> writer - Factor of saradc …","Field <code>APB_SARADC_FILTER_FACTOR1</code> reader - Factor of saradc …","Field <code>APB_SARADC_FILTER_FACTOR1</code> writer - Factor of saradc …","digital saradc configure register","Register <code>FILTER_CTRL1</code> reader","Register <code>FILTER_CTRL1</code> writer","Bits 29:31 - Factor of saradc filter0","Bits 29:31 - Factor of saradc filter0","Bits 26:28 - Factor of saradc filter1","Bits 26:28 - Factor of saradc filter1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","digital saradc configure register","Register <code>FSM_WAIT</code> reader","Field <code>SARADC_RSTB_WAIT</code> reader - saradc_rstb_wait","Field <code>SARADC_RSTB_WAIT</code> writer - saradc_rstb_wait","Field <code>SARADC_STANDBY_WAIT</code> reader - saradc_standby_wait","Field <code>SARADC_STANDBY_WAIT</code> writer - saradc_standby_wait","Field <code>SARADC_XPD_WAIT</code> reader - saradc_xpd_wait","Field <code>SARADC_XPD_WAIT</code> writer - saradc_xpd_wait","Register <code>FSM_WAIT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - saradc_rstb_wait","Bits 8:15 - saradc_rstb_wait","Bits 16:23 - saradc_standby_wait","Bits 16:23 - saradc_standby_wait","Bits 0:7 - saradc_xpd_wait","Bits 0:7 - saradc_xpd_wait","","","","Field <code>APB_SARADC1_DONE_INT_CLR</code> writer - saradc1 done …","Field <code>APB_SARADC2_DONE_INT_CLR</code> writer - saradc2 done …","Field <code>APB_SARADC_THRES0_HIGH_INT_CLR</code> writer - saradc …","Field <code>APB_SARADC_THRES0_LOW_INT_CLR</code> writer - saradc thres0 …","Field <code>APB_SARADC_THRES1_HIGH_INT_CLR</code> writer - saradc …","Field <code>APB_SARADC_THRES1_LOW_INT_CLR</code> writer - saradc thres1 …","digital saradc int register","Register <code>INT_CLR</code> writer","Bit 31 - saradc1 done interrupt clear","Bit 30 - saradc2 done interrupt clear","Bit 29 - saradc thres0 high interrupt clear","Bit 27 - saradc thres0 low interrupt clear","Bit 28 - saradc thres1 high interrupt clear","Bit 26 - saradc thres1 low interrupt clear","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC1_DONE_INT_ENA</code> reader - saradc1 done …","Field <code>APB_SARADC1_DONE_INT_ENA</code> writer - saradc1 done …","Field <code>APB_SARADC2_DONE_INT_ENA</code> reader - saradc2 done …","Field <code>APB_SARADC2_DONE_INT_ENA</code> writer - saradc2 done …","Field <code>APB_SARADC_THRES0_HIGH_INT_ENA</code> reader - saradc …","Field <code>APB_SARADC_THRES0_HIGH_INT_ENA</code> writer - saradc …","Field <code>APB_SARADC_THRES0_LOW_INT_ENA</code> reader - saradc thres0 …","Field <code>APB_SARADC_THRES0_LOW_INT_ENA</code> writer - saradc thres0 …","Field <code>APB_SARADC_THRES1_HIGH_INT_ENA</code> reader - saradc …","Field <code>APB_SARADC_THRES1_HIGH_INT_ENA</code> writer - saradc …","Field <code>APB_SARADC_THRES1_LOW_INT_ENA</code> reader - saradc thres1 …","Field <code>APB_SARADC_THRES1_LOW_INT_ENA</code> writer - saradc thres1 …","digital saradc int register","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Bit 31 - saradc1 done interrupt enable","Bit 31 - saradc1 done interrupt enable","Bit 30 - saradc2 done interrupt enable","Bit 30 - saradc2 done interrupt enable","Bit 29 - saradc thres0 high interrupt enable","Bit 29 - saradc thres0 high interrupt enable","Bit 27 - saradc thres0 low interrupt enable","Bit 27 - saradc thres0 low interrupt enable","Bit 28 - saradc thres1 high interrupt enable","Bit 28 - saradc thres1 high interrupt enable","Bit 26 - saradc thres1 low interrupt enable","Bit 26 - saradc thres1 low interrupt enable","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC1_DONE_INT_RAW</code> reader - saradc1 done …","Field <code>APB_SARADC2_DONE_INT_RAW</code> reader - saradc2 done …","Field <code>APB_SARADC_THRES0_HIGH_INT_RAW</code> reader - saradc …","Field <code>APB_SARADC_THRES0_LOW_INT_RAW</code> reader - saradc thres0 …","Field <code>APB_SARADC_THRES1_HIGH_INT_RAW</code> reader - saradc …","Field <code>APB_SARADC_THRES1_LOW_INT_RAW</code> reader - saradc thres1 …","digital saradc int register","Register <code>INT_RAW</code> reader","Bit 31 - saradc1 done interrupt raw","Bit 30 - saradc2 done interrupt raw","Bit 29 - saradc thres0 high interrupt raw","Bit 27 - saradc thres0 low interrupt raw","Bit 28 - saradc thres1 high interrupt raw","Bit 26 - saradc thres1 low interrupt raw","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC1_DONE_INT_ST</code> reader - saradc1 done …","Field <code>APB_SARADC2_DONE_INT_ST</code> reader - saradc2 done …","Field <code>APB_SARADC_THRES0_HIGH_INT_ST</code> reader - saradc thres0 …","Field <code>APB_SARADC_THRES0_LOW_INT_ST</code> reader - saradc thres0 …","Field <code>APB_SARADC_THRES1_HIGH_INT_ST</code> reader - saradc thres1 …","Field <code>APB_SARADC_THRES1_LOW_INT_ST</code> reader - saradc thres1 …","digital saradc int register","Register <code>INT_ST</code> reader","Bit 31 - saradc1 done interrupt state","Bit 30 - saradc2 done interrupt state","Bit 29 - saradc thres0 high interrupt state","Bit 27 - saradc thres0 low interrupt state","Bit 28 - saradc thres1 high interrupt state","Bit 26 - saradc thres1 low interrupt state","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","digital saradc configure register","Register <code>ONETIME_SAMPLE</code> reader","Field <code>SARADC1_ONETIME_SAMPLE</code> reader - enable adc1 onetime …","Field <code>SARADC1_ONETIME_SAMPLE</code> writer - enable adc1 onetime …","Field <code>SARADC2_ONETIME_SAMPLE</code> reader - enable adc2 onetime …","Field <code>SARADC2_ONETIME_SAMPLE</code> writer - enable adc2 onetime …","Field <code>SARADC_ONETIME_ATTEN</code> reader - configure onetime atten","Field <code>SARADC_ONETIME_ATTEN</code> writer - configure onetime atten","Field <code>SARADC_ONETIME_CHANNEL</code> reader - configure onetime …","Field <code>SARADC_ONETIME_CHANNEL</code> writer - configure onetime …","Field <code>SARADC_ONETIME_START</code> reader - trigger adc onetime …","Field <code>SARADC_ONETIME_START</code> writer - trigger adc onetime …","Register <code>ONETIME_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - enable adc1 onetime sample","Bit 31 - enable adc1 onetime sample","Bit 30 - enable adc2 onetime sample","Bit 30 - enable adc2 onetime sample","Bits 23:24 - configure onetime atten","Bits 23:24 - configure onetime atten","Bits 25:28 - configure onetime channel","Bits 25:28 - configure onetime channel","Bit 29 - trigger adc onetime sample","Bit 29 - trigger adc onetime sample","","","","Register <code>SAR1_STATUS</code> reader","digital saradc configure register","Field <code>SARADC_SAR1_STATUS</code> reader - saradc1 status about …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - saradc1 status about data and channel","","","","Field <code>APB_SARADC1_DATA</code> reader - saradc1 data","Register <code>SAR1DATA_STATUS</code> reader","digital saradc configure register","Bits 0:16 - saradc1 data","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR2_STATUS</code> reader","digital saradc configure register","Field <code>SARADC_SAR2_STATUS</code> reader - saradc2 status about …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - saradc2 status about data and channel","","","","Field <code>APB_SARADC2_DATA</code> reader - saradc2 data","Register <code>SAR2DATA_STATUS</code> reader","digital saradc configure register","Bits 0:16 - saradc2 data","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_PATT_TAB1</code> reader","Field <code>SARADC_SAR_PATT_TAB1</code> reader - item 0 ~ 3 for pattern …","Field <code>SARADC_SAR_PATT_TAB1</code> writer - item 0 ~ 3 for pattern …","digital saradc configure register","Register <code>SAR_PATT_TAB1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","","","","Register <code>SAR_PATT_TAB2</code> reader","Field <code>SARADC_SAR_PATT_TAB2</code> reader - Item 4 ~ 7 for pattern …","Field <code>SARADC_SAR_PATT_TAB2</code> writer - Item 4 ~ 7 for pattern …","digital saradc configure register","Register <code>SAR_PATT_TAB2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","","","","Field <code>APB_SARADC_THRES0_CHANNEL</code> reader - configure thres0 …","Field <code>APB_SARADC_THRES0_CHANNEL</code> writer - configure thres0 …","Field <code>APB_SARADC_THRES0_HIGH</code> reader - saradc thres0 …","Field <code>APB_SARADC_THRES0_HIGH</code> writer - saradc thres0 …","Field <code>APB_SARADC_THRES0_LOW</code> reader - saradc thres0 monitor …","Field <code>APB_SARADC_THRES0_LOW</code> writer - saradc thres0 monitor …","Register <code>THRES0_CTRL</code> reader","digital saradc configure register","Register <code>THRES0_CTRL</code> writer","Bits 0:3 - configure thres0 to adc channel","Bits 0:3 - configure thres0 to adc channel","Bits 5:17 - saradc thres0 monitor thres","Bits 5:17 - saradc thres0 monitor thres","Bits 18:30 - saradc thres0 monitor thres","Bits 18:30 - saradc thres0 monitor thres","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC_THRES1_CHANNEL</code> reader - configure thres1 …","Field <code>APB_SARADC_THRES1_CHANNEL</code> writer - configure thres1 …","Field <code>APB_SARADC_THRES1_HIGH</code> reader - saradc thres1 …","Field <code>APB_SARADC_THRES1_HIGH</code> writer - saradc thres1 …","Field <code>APB_SARADC_THRES1_LOW</code> reader - saradc thres1 monitor …","Field <code>APB_SARADC_THRES1_LOW</code> writer - saradc thres1 monitor …","Register <code>THRES1_CTRL</code> reader","digital saradc configure register","Register <code>THRES1_CTRL</code> writer","Bits 0:3 - configure thres1 to adc channel","Bits 0:3 - configure thres1 to adc channel","Bits 5:17 - saradc thres1 monitor thres","Bits 5:17 - saradc thres1 monitor thres","Bits 18:30 - saradc thres1 monitor thres","Bits 18:30 - saradc thres1 monitor thres","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_SARADC_THRES0_EN</code> reader - enable thres0","Field <code>APB_SARADC_THRES0_EN</code> writer - enable thres0","Field <code>APB_SARADC_THRES1_EN</code> reader - enable thres1","Field <code>APB_SARADC_THRES1_EN</code> writer - enable thres1","Field <code>APB_SARADC_THRES_ALL_EN</code> reader - enable thres to all …","Field <code>APB_SARADC_THRES_ALL_EN</code> writer - enable thres to all …","Register <code>THRES_CTRL</code> reader","digital saradc configure register","Register <code>THRES_CTRL</code> writer","Bit 31 - enable thres0","Bit 31 - enable thres0","Bit 30 - enable thres1","Bit 30 - enable thres1","Bit 27 - enable thres to all channel","Bit 27 - enable thres to all channel","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>TSENS_CTRL2</code> reader","Field <code>TSENS_CLK_INV</code> reader - inv tsens clk","Field <code>TSENS_CLK_INV</code> writer - inv tsens clk","Field <code>TSENS_CLK_SEL</code> reader - tsens clk select","Field <code>TSENS_CLK_SEL</code> writer - tsens clk select","digital tsens configure register","Field <code>TSENS_XPD_FORCE</code> reader - force power up tsens","Field <code>TSENS_XPD_FORCE</code> writer - force power up tsens","Field <code>TSENS_XPD_WAIT</code> reader - the time that power up tsens …","Field <code>TSENS_XPD_WAIT</code> writer - the time that power up tsens …","Register <code>TSENS_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 14 - inv tsens clk","Bit 14 - inv tsens clk","Bit 15 - tsens clk select","Bit 15 - tsens clk select","Bits 12:13 - force power up tsens","Bits 12:13 - force power up tsens","Bits 0:11 - the time that power up tsens need wait","Bits 0:11 - the time that power up tsens need wait","","C0RE_0_DEBUG_MODE (r) register accessor: …","C0RE_0_LASTPC_BEFORE_EXCEPTION (r) register accessor: …","CORE_0_AREA_DRAM0_0_MAX (rw) register accessor: …","CORE_0_AREA_DRAM0_0_MIN (rw) register accessor: …","CORE_0_AREA_DRAM0_1_MAX (rw) register accessor: …","CORE_0_AREA_DRAM0_1_MIN (rw) register accessor: …","CORE_0_AREA_PC (r) register accessor: …","CORE_0_AREA_PIF_0_MAX (rw) register accessor: …","CORE_0_AREA_PIF_0_MIN (rw) register accessor: …","CORE_0_AREA_PIF_1_MAX (rw) register accessor: …","CORE_0_AREA_PIF_1_MIN (rw) register accessor: …","CORE_0_AREA_SP (r) register accessor: …","CORE_0_DRAM0_EXCEPTION_MONITOR_0 (r) register accessor: …","CORE_0_DRAM0_EXCEPTION_MONITOR_1 (r) register accessor: …","CORE_0_DRAM0_EXCEPTION_MONITOR_2 (r) register accessor: …","CORE_0_DRAM0_EXCEPTION_MONITOR_3 (r) register accessor: …","CORE_0_INTR_CLR (rw) register accessor: …","CORE_0_INTR_ENA (rw) register accessor: …","CORE_0_INTR_RAW (r) register accessor: …","CORE_0_IRAM0_EXCEPTION_MONITOR_0 (r) register accessor: …","CORE_0_IRAM0_EXCEPTION_MONITOR_1 (r) register accessor: …","CORE_0_MONTR_ENA (rw) register accessor: …","CORE_0_RCD_EN (rw) register accessor: …","CORE_0_RCD_PDEBUGPC (r) register accessor: …","CORE_0_RCD_PDEBUGSP (r) register accessor: …","CORE_0_SP_MAX (rw) register accessor: …","CORE_0_SP_MIN (rw) register accessor: …","CORE_0_SP_PC (r) register accessor: …","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0 (rw) register …","CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1 (rw) register …","DATE (rw) register accessor: ASSIST_DEBUG_DATE_REG","LOG_DATA_0 (rw) register accessor: …","LOG_DATA_MASK (rw) register accessor: …","LOG_MAX (rw) register accessor: ASSIST_DEBUG_LOG_MAX_REG","LOG_MEM_END (rw) register accessor: …","LOG_MEM_FULL_FLAG (rw) register accessor: …","LOG_MEM_START (rw) register accessor: …","LOG_MEM_WRITING_ADDR (r) register accessor: …","LOG_MIN (rw) register accessor: ASSIST_DEBUG_LOG_MIN_REG","LOG_SETTING (rw) register accessor: …","Register block","","","ASSIST_DEBUG_C0RE_0_DEBUG_MODE","0x98 - ASSIST_DEBUG_C0RE_0_DEBUG_MODE","ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION","0x94 - ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION","ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG","0x14 - ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG","ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG","0x10 - ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG","ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG","0x1c - ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG","ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG","0x18 - ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG","ASSIST_DEBUG_CORE_0_AREA_PC_REG","0x30 - ASSIST_DEBUG_CORE_0_AREA_PC_REG","ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG","0x24 - ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG","ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG","0x20 - ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG","ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG","0x2c - ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG","ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG","0x28 - ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG","ASSIST_DEBUG_CORE_0_AREA_SP_REG","0x34 - ASSIST_DEBUG_CORE_0_AREA_SP_REG","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG","0x58 - ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","0x5c - ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","0x60 - ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG","0x64 - ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG","ASSIST_DEBUG_CORE_0_INTR_CLR_REG","0x0c - ASSIST_DEBUG_CORE_0_INTR_CLR_REG","ASSIST_DEBUG_CORE_0_INTR_ENA_REG","0x08 - ASSIST_DEBUG_CORE_0_INTR_ENA_REG","ASSIST_DEBUG_CORE_0_INTR_RAW_REG","0x04 - ASSIST_DEBUG_CORE_0_INTR_RAW_REG","ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","0x50 - ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG","0x54 - ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG","ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG","0x00 - ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG","ASSIST_DEBUG_CORE_0_RCD_EN_REG","0x44 - ASSIST_DEBUG_CORE_0_RCD_EN_REG","ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG","0x48 - ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG","ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","0x4c - ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","ASSIST_DEBUG_CORE_0_SP_MAX_REG","0x3c - ASSIST_DEBUG_CORE_0_SP_MAX_REG","ASSIST_DEBUG_CORE_0_SP_MIN_REG","0x38 - ASSIST_DEBUG_CORE_0_SP_MIN_REG","ASSIST_DEBUG_CORE_0_SP_PC_REG","0x40 - ASSIST_DEBUG_CORE_0_SP_PC_REG","ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG","0x68 - …","ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG","0x6c - …","ASSIST_DEBUG_DATE_REG","0x1fc - ASSIST_DEBUG_DATE_REG","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","ASSIST_DEBUG_LOG_DATA_0_REG","0x74 - ASSIST_DEBUG_LOG_DATA_0_REG","ASSIST_DEBUG_LOG_DATA_MASK_REG","0x78 - ASSIST_DEBUG_LOG_DATA_MASK_REG","ASSIST_DEBUG_LOG_MAX_REG","0x80 - ASSIST_DEBUG_LOG_MAX_REG","ASSIST_DEBUG_LOG_MEM_END_REG","0x88 - ASSIST_DEBUG_LOG_MEM_END_REG","ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG","0x90 - ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG","ASSIST_DEBUG_LOG_MEM_START_REG","0x84 - ASSIST_DEBUG_LOG_MEM_START_REG","ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG","0x8c - ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG","ASSIST_DEBUG_LOG_MIN_REG","0x7c - ASSIST_DEBUG_LOG_MIN_REG","ASSIST_DEBUG_LOG_SETTING","0x70 - ASSIST_DEBUG_LOG_SETTING","","","","ASSIST_DEBUG_C0RE_0_DEBUG_MODE","Field <code>CORE_0_DEBUG_MODE</code> reader - reg_core_0_debug_mode","Field <code>CORE_0_DEBUG_MODULE_ACTIVE</code> reader - …","Register <code>C0RE_0_DEBUG_MODE</code> reader","","","Bit 0 - reg_core_0_debug_mode","Bit 1 - reg_core_0_debug_module_active","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_C0RE_0_LASTPC_BEFORE_EXCEPTION","Field <code>CORE_0_LASTPC_BEFORE_EXC</code> reader - …","Register <code>C0RE_0_LASTPC_BEFORE_EXCEPTION</code> reader","","","Bits 0:31 - reg_core_0_lastpc_before_exc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_MAX</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG","Field <code>CORE_0_AREA_DRAM0_0_MAX</code> writer - …","Register <code>CORE_0_AREA_DRAM0_0_MAX</code> reader","Register <code>CORE_0_AREA_DRAM0_0_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_dram0_0_max","Bits 0:31 - reg_core_0_area_dram0_0_max","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_MIN</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG","Field <code>CORE_0_AREA_DRAM0_0_MIN</code> writer - …","Register <code>CORE_0_AREA_DRAM0_0_MIN</code> reader","Register <code>CORE_0_AREA_DRAM0_0_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_dram0_0_min","Bits 0:31 - reg_core_0_area_dram0_0_min","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_1_MAX</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG","Field <code>CORE_0_AREA_DRAM0_1_MAX</code> writer - …","Register <code>CORE_0_AREA_DRAM0_1_MAX</code> reader","Register <code>CORE_0_AREA_DRAM0_1_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_dram0_1_max","Bits 0:31 - reg_core_0_area_dram0_1_max","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_1_MIN</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG","Field <code>CORE_0_AREA_DRAM0_1_MIN</code> writer - …","Register <code>CORE_0_AREA_DRAM0_1_MIN</code> reader","Register <code>CORE_0_AREA_DRAM0_1_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_dram0_1_min","Bits 0:31 - reg_core_0_area_dram0_1_min","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_PC</code> reader - reg_core_0_area_pc","ASSIST_DEBUG_CORE_0_AREA_PC_REG","Register <code>CORE_0_AREA_PC</code> reader","","","Bits 0:31 - reg_core_0_area_pc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_PIF_0_MAX</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG","Field <code>CORE_0_AREA_PIF_0_MAX</code> writer - …","Register <code>CORE_0_AREA_PIF_0_MAX</code> reader","Register <code>CORE_0_AREA_PIF_0_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_pif_0_max","Bits 0:31 - reg_core_0_area_pif_0_max","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_PIF_0_MIN</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG","Field <code>CORE_0_AREA_PIF_0_MIN</code> writer - …","Register <code>CORE_0_AREA_PIF_0_MIN</code> reader","Register <code>CORE_0_AREA_PIF_0_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_pif_0_min","Bits 0:31 - reg_core_0_area_pif_0_min","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_PIF_1_MAX</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG","Field <code>CORE_0_AREA_PIF_1_MAX</code> writer - …","Register <code>CORE_0_AREA_PIF_1_MAX</code> reader","Register <code>CORE_0_AREA_PIF_1_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_pif_1_max","Bits 0:31 - reg_core_0_area_pif_1_max","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_PIF_1_MIN</code> reader - …","ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG","Field <code>CORE_0_AREA_PIF_1_MIN</code> writer - …","Register <code>CORE_0_AREA_PIF_1_MIN</code> reader","Register <code>CORE_0_AREA_PIF_1_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_area_pif_1_min","Bits 0:31 - reg_core_0_area_pif_1_min","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_SP</code> reader - reg_core_0_area_sp","ASSIST_DEBUG_CORE_0_AREA_SP_REG","Register <code>CORE_0_AREA_SP</code> reader","","","Bits 0:31 - reg_core_0_area_sp","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG","Field <code>CORE_0_DRAM0_RECORDING_ADDR_0</code> reader - …","Field <code>CORE_0_DRAM0_RECORDING_BYTEEN_0</code> reader - …","Field <code>CORE_0_DRAM0_RECORDING_WR_0</code> reader - …","Register <code>CORE_0_DRAM0_EXCEPTION_MONITOR_0</code> reader","","","Bits 0:23 - reg_core_0_dram0_recording_addr_0","Bits 25:28 - reg_core_0_dram0_recording_byteen_0","Bit 24 - reg_core_0_dram0_recording_wr_0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","Field <code>CORE_0_DRAM0_RECORDING_PC_0</code> reader - …","Register <code>CORE_0_DRAM0_EXCEPTION_MONITOR_1</code> reader","","","Bits 0:31 - reg_core_0_dram0_recording_pc_0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG","Field <code>CORE_0_DRAM0_RECORDING_ADDR_1</code> reader - …","Field <code>CORE_0_DRAM0_RECORDING_BYTEEN_1</code> reader - …","Field <code>CORE_0_DRAM0_RECORDING_WR_1</code> reader - …","Register <code>CORE_0_DRAM0_EXCEPTION_MONITOR_2</code> reader","","","Bits 0:23 - reg_core_0_dram0_recording_addr_1","Bits 25:28 - reg_core_0_dram0_recording_byteen_1","Bit 24 - reg_core_0_dram0_recording_wr_1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG","Field <code>CORE_0_DRAM0_RECORDING_PC_1</code> reader - …","Register <code>CORE_0_DRAM0_EXCEPTION_MONITOR_3</code> reader","","","Bits 0:31 - reg_core_0_dram0_recording_pc_1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_RD_CLR</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_RD_CLR</code> writer - …","Field <code>CORE_0_AREA_DRAM0_0_WR_CLR</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_WR_CLR</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_RD_CLR</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_RD_CLR</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_WR_CLR</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_WR_CLR</code> writer - …","Field <code>CORE_0_AREA_PIF_0_RD_CLR</code> reader - …","Field <code>CORE_0_AREA_PIF_0_RD_CLR</code> writer - …","Field <code>CORE_0_AREA_PIF_0_WR_CLR</code> reader - …","Field <code>CORE_0_AREA_PIF_0_WR_CLR</code> writer - …","Field <code>CORE_0_AREA_PIF_1_RD_CLR</code> reader - …","Field <code>CORE_0_AREA_PIF_1_RD_CLR</code> writer - …","Field <code>CORE_0_AREA_PIF_1_WR_CLR</code> reader - …","Field <code>CORE_0_AREA_PIF_1_WR_CLR</code> writer - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_CLR</code> reader - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_CLR</code> writer - …","ASSIST_DEBUG_CORE_0_INTR_CLR_REG","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_CLR</code> reader - …","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_CLR</code> writer - …","Field <code>CORE_0_SP_SPILL_MAX_CLR</code> reader - …","Field <code>CORE_0_SP_SPILL_MAX_CLR</code> writer - …","Field <code>CORE_0_SP_SPILL_MIN_CLR</code> reader - …","Field <code>CORE_0_SP_SPILL_MIN_CLR</code> writer - …","Register <code>CORE_0_INTR_CLR</code> reader","Register <code>CORE_0_INTR_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_core_0_area_dram0_0_rd_clr","Bit 0 - reg_core_0_area_dram0_0_rd_clr","Bit 1 - reg_core_0_area_dram0_0_wr_clr","Bit 1 - reg_core_0_area_dram0_0_wr_clr","Bit 2 - reg_core_0_area_dram0_1_rd_clr","Bit 2 - reg_core_0_area_dram0_1_rd_clr","Bit 3 - reg_core_0_area_dram0_1_wr_clr","Bit 3 - reg_core_0_area_dram0_1_wr_clr","Bit 4 - reg_core_0_area_pif_0_rd_clr","Bit 4 - reg_core_0_area_pif_0_rd_clr","Bit 5 - reg_core_0_area_pif_0_wr_clr","Bit 5 - reg_core_0_area_pif_0_wr_clr","Bit 6 - reg_core_0_area_pif_1_rd_clr","Bit 6 - reg_core_0_area_pif_1_rd_clr","Bit 7 - reg_core_0_area_pif_1_wr_clr","Bit 7 - reg_core_0_area_pif_1_wr_clr","Bit 11 - reg_core_0_dram0_exception_monitor_clr","Bit 11 - reg_core_0_dram0_exception_monitor_clr","Bit 10 - reg_core_0_iram0_exception_monitor_clr","Bit 10 - reg_core_0_iram0_exception_monitor_clr","Bit 9 - reg_core_0_sp_spill_max_clr","Bit 9 - reg_core_0_sp_spill_max_clr","Bit 8 - reg_core_0_sp_spill_min_clr","Bit 8 - reg_core_0_sp_spill_min_clr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_RD_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_RD_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_0_WR_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_WR_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_RD_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_RD_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_WR_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_WR_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_0_RD_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_0_RD_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_0_WR_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_0_WR_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_1_RD_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_1_RD_INTR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_1_WR_INTR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_1_WR_INTR_ENA</code> writer - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_RLS</code> reader - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_RLS</code> writer - …","ASSIST_DEBUG_CORE_0_INTR_ENA_REG","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_RLS</code> reader - …","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_RLS</code> writer - …","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> reader - …","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> writer - …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> reader - …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> writer - …","Register <code>CORE_0_INTR_ENA</code> reader","Register <code>CORE_0_INTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_core_0_area_dram0_0_rd_intr_ena","Bit 0 - reg_core_0_area_dram0_0_rd_intr_ena","Bit 1 - reg_core_0_area_dram0_0_wr_intr_ena","Bit 1 - reg_core_0_area_dram0_0_wr_intr_ena","Bit 2 - reg_core_0_area_dram0_1_rd_intr_ena","Bit 2 - reg_core_0_area_dram0_1_rd_intr_ena","Bit 3 - reg_core_0_area_dram0_1_wr_intr_ena","Bit 3 - reg_core_0_area_dram0_1_wr_intr_ena","Bit 4 - reg_core_0_area_pif_0_rd_intr_ena","Bit 4 - reg_core_0_area_pif_0_rd_intr_ena","Bit 5 - reg_core_0_area_pif_0_wr_intr_ena","Bit 5 - reg_core_0_area_pif_0_wr_intr_ena","Bit 6 - reg_core_0_area_pif_1_rd_intr_ena","Bit 6 - reg_core_0_area_pif_1_rd_intr_ena","Bit 7 - reg_core_0_area_pif_1_wr_intr_ena","Bit 7 - reg_core_0_area_pif_1_wr_intr_ena","Bit 11 - reg_core_0_dram0_exception_monitor_ena","Bit 11 - reg_core_0_dram0_exception_monitor_ena","Bit 10 - reg_core_0_iram0_exception_monitor_ena","Bit 10 - reg_core_0_iram0_exception_monitor_ena","Bit 9 - reg_core_0_sp_spill_max_intr_ena","Bit 9 - reg_core_0_sp_spill_max_intr_ena","Bit 8 - reg_core_0_sp_spill_min_intr_ena","Bit 8 - reg_core_0_sp_spill_min_intr_ena","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_RD_RAW</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_WR_RAW</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_RD_RAW</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_WR_RAW</code> reader - …","Field <code>CORE_0_AREA_PIF_0_RD_RAW</code> reader - …","Field <code>CORE_0_AREA_PIF_0_WR_RAW</code> reader - …","Field <code>CORE_0_AREA_PIF_1_RD_RAW</code> reader - …","Field <code>CORE_0_AREA_PIF_1_WR_RAW</code> reader - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_RAW</code> reader - …","ASSIST_DEBUG_CORE_0_INTR_RAW_REG","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_RAW</code> reader - …","Field <code>CORE_0_SP_SPILL_MAX_RAW</code> reader - …","Field <code>CORE_0_SP_SPILL_MIN_RAW</code> reader - …","Register <code>CORE_0_INTR_RAW</code> reader","","","Bit 0 - reg_core_0_area_dram0_0_rd_raw","Bit 1 - reg_core_0_area_dram0_0_wr_raw","Bit 2 - reg_core_0_area_dram0_1_rd_raw","Bit 3 - reg_core_0_area_dram0_1_wr_raw","Bit 4 - reg_core_0_area_pif_0_rd_raw","Bit 5 - reg_core_0_area_pif_0_wr_raw","Bit 6 - reg_core_0_area_pif_1_rd_raw","Bit 7 - reg_core_0_area_pif_1_wr_raw","Bit 11 - reg_core_0_dram0_exception_monitor_raw","Bit 10 - reg_core_0_iram0_exception_monitor_raw","Bit 9 - reg_core_0_sp_spill_max_raw","Bit 8 - reg_core_0_sp_spill_min_raw","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","Field <code>CORE_0_IRAM0_RECORDING_ADDR_0</code> reader - …","Field <code>CORE_0_IRAM0_RECORDING_LOADSTORE_0</code> reader - …","Field <code>CORE_0_IRAM0_RECORDING_WR_0</code> reader - …","Register <code>CORE_0_IRAM0_EXCEPTION_MONITOR_0</code> reader","","","Bits 0:23 - reg_core_0_iram0_recording_addr_0","Bit 25 - reg_core_0_iram0_recording_loadstore_0","Bit 24 - reg_core_0_iram0_recording_wr_0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG","Field <code>CORE_0_IRAM0_RECORDING_ADDR_1</code> reader - …","Field <code>CORE_0_IRAM0_RECORDING_LOADSTORE_1</code> reader - …","Field <code>CORE_0_IRAM0_RECORDING_WR_1</code> reader - …","Register <code>CORE_0_IRAM0_EXCEPTION_MONITOR_1</code> reader","","","Bits 0:23 - reg_core_0_iram0_recording_addr_1","Bit 25 - reg_core_0_iram0_recording_loadstore_1","Bit 24 - reg_core_0_iram0_recording_wr_1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_AREA_DRAM0_0_RD_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_RD_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_0_WR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_0_WR_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_RD_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_RD_ENA</code> writer - …","Field <code>CORE_0_AREA_DRAM0_1_WR_ENA</code> reader - …","Field <code>CORE_0_AREA_DRAM0_1_WR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_0_RD_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_0_RD_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_0_WR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_0_WR_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_1_RD_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_1_RD_ENA</code> writer - …","Field <code>CORE_0_AREA_PIF_1_WR_ENA</code> reader - …","Field <code>CORE_0_AREA_PIF_1_WR_ENA</code> writer - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_ENA</code> reader - …","Field <code>CORE_0_DRAM0_EXCEPTION_MONITOR_ENA</code> writer - …","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_ENA</code> reader - …","Field <code>CORE_0_IRAM0_EXCEPTION_MONITOR_ENA</code> writer - …","ASSIST_DEBUG_C0RE_0_MONTR_ENA_REG","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> reader - …","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> writer - …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> reader - …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> writer - …","Register <code>CORE_0_MONTR_ENA</code> reader","Register <code>CORE_0_MONTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_core_0_area_dram0_0_rd_ena","Bit 0 - reg_core_0_area_dram0_0_rd_ena","Bit 1 - reg_core_0_area_dram0_0_wr_ena","Bit 1 - reg_core_0_area_dram0_0_wr_ena","Bit 2 - reg_core_0_area_dram0_1_rd_ena","Bit 2 - reg_core_0_area_dram0_1_rd_ena","Bit 3 - reg_core_0_area_dram0_1_wr_ena","Bit 3 - reg_core_0_area_dram0_1_wr_ena","Bit 4 - reg_core_0_area_pif_0_rd_ena","Bit 4 - reg_core_0_area_pif_0_rd_ena","Bit 5 - reg_core_0_area_pif_0_wr_ena","Bit 5 - reg_core_0_area_pif_0_wr_ena","Bit 6 - reg_core_0_area_pif_1_rd_ena","Bit 6 - reg_core_0_area_pif_1_rd_ena","Bit 7 - reg_core_0_area_pif_1_wr_ena","Bit 7 - reg_core_0_area_pif_1_wr_ena","Bit 11 - reg_core_0_dram0_exception_monitor_ena","Bit 11 - reg_core_0_dram0_exception_monitor_ena","Bit 10 - reg_core_0_iram0_exception_monitor_ena","Bit 10 - reg_core_0_iram0_exception_monitor_ena","Bit 9 - reg_core_0_sp_spill_max_ena","Bit 9 - reg_core_0_sp_spill_max_ena","Bit 8 - reg_core_0_sp_spill_min_ena","Bit 8 - reg_core_0_sp_spill_min_ena","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_0_RCD_EN_REG","Field <code>CORE_0_RCD_PDEBUGEN</code> reader - reg_core_0_rcd_pdebugen","Field <code>CORE_0_RCD_PDEBUGEN</code> writer - reg_core_0_rcd_pdebugen","Field <code>CORE_0_RCD_RECORDEN</code> reader - reg_core_0_rcd_recorden","Field <code>CORE_0_RCD_RECORDEN</code> writer - reg_core_0_rcd_recorden","Register <code>CORE_0_RCD_EN</code> reader","Register <code>CORE_0_RCD_EN</code> writer","Writes raw bits to the register.","","","Bit 1 - reg_core_0_rcd_pdebugen","Bit 1 - reg_core_0_rcd_pdebugen","Bit 0 - reg_core_0_rcd_recorden","Bit 0 - reg_core_0_rcd_recorden","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGPC</code> reader - reg_core_0_rcd_pdebugpc","ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG","Register <code>CORE_0_RCD_PDEBUGPC</code> reader","","","Bits 0:31 - reg_core_0_rcd_pdebugpc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGSP</code> reader - reg_core_0_rcd_pdebugsp","ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG","Register <code>CORE_0_RCD_PDEBUGSP</code> reader","","","Bits 0:31 - reg_core_0_rcd_pdebugsp","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MAX</code> reader - reg_core_0_sp_max","ASSIST_DEBUG_CORE_0_SP_MAX_REG","Field <code>CORE_0_SP_MAX</code> writer - reg_core_0_sp_max","Register <code>CORE_0_SP_MAX</code> reader","Register <code>CORE_0_SP_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_sp_max","Bits 0:31 - reg_core_0_sp_max","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MIN</code> reader - reg_core_0_sp_min","ASSIST_DEBUG_CORE_0_SP_MIN_REG","Field <code>CORE_0_SP_MIN</code> writer - reg_core_0_sp_min","Register <code>CORE_0_SP_MIN</code> reader","Register <code>CORE_0_SP_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core_0_sp_min","Bits 0:31 - reg_core_0_sp_min","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_PC</code> reader - reg_core_0_sp_pc","ASSIST_DEBUG_CORE_0_SP_PC_REG","Register <code>CORE_0_SP_PC</code> reader","","","Bits 0:31 - reg_core_0_sp_pc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG","Field <code>CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0</code> writer - …","Register <code>CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0</code> reader","Register <code>CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0</code> writer","Writes raw bits to the register.","","","Bits 0:19 - reg_core_x_iram0_dram0_limit_cycle_0","Bits 0:19 - reg_core_x_iram0_dram0_limit_cycle_0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG","Field <code>CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1</code> writer - …","Register <code>CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1</code> reader","Register <code>CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1</code> writer","Writes raw bits to the register.","","","Bits 0:19 - reg_core_x_iram0_dram0_limit_cycle_1","Bits 0:19 - reg_core_x_iram0_dram0_limit_cycle_1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ASSIST_DEBUG_DATE</code> reader - reg_assist_debug_date","Field <code>ASSIST_DEBUG_DATE</code> writer - reg_assist_debug_date","ASSIST_DEBUG_DATE_REG","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Bits 0:27 - reg_assist_debug_date","Bits 0:27 - reg_assist_debug_date","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LOG_DATA_0</code> reader - reg_log_data_0","ASSIST_DEBUG_LOG_DATA_0_REG","Field <code>LOG_DATA_0</code> writer - reg_log_data_0","Register <code>LOG_DATA_0</code> reader","Register <code>LOG_DATA_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_data_0","Bits 0:31 - reg_log_data_0","","","","ASSIST_DEBUG_LOG_DATA_MASK_REG","Field <code>LOG_DATA_SIZE</code> reader - reg_log_data_size","Field <code>LOG_DATA_SIZE</code> writer - reg_log_data_size","Register <code>LOG_DATA_MASK</code> reader","Register <code>LOG_DATA_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - reg_log_data_size","Bits 0:15 - reg_log_data_size","","","","Field <code>LOG_MAX</code> reader - reg_log_max","ASSIST_DEBUG_LOG_MAX_REG","Field <code>LOG_MAX</code> writer - reg_log_max","Register <code>LOG_MAX</code> reader","Register <code>LOG_MAX</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_max","Bits 0:31 - reg_log_max","","","","Field <code>LOG_MEM_END</code> reader - reg_log_mem_end","ASSIST_DEBUG_LOG_MEM_END_REG","Field <code>LOG_MEM_END</code> writer - reg_log_mem_end","Register <code>LOG_MEM_END</code> reader","Register <code>LOG_MEM_END</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_mem_end","Bits 0:31 - reg_log_mem_end","","","","Field <code>CLR_LOG_MEM_FULL_FLAG</code> reader - …","Field <code>CLR_LOG_MEM_FULL_FLAG</code> writer - …","Field <code>LOG_MEM_FULL_FLAG</code> reader - reg_log_mem_full_flag","ASSIST_DEBUG_LOG_MEM_FULL_FLAG_REG","Register <code>LOG_MEM_FULL_FLAG</code> reader","Register <code>LOG_MEM_FULL_FLAG</code> writer","Writes raw bits to the register.","","","Bit 1 - reg_clr_log_mem_full_flag","Bit 1 - reg_clr_log_mem_full_flag","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_log_mem_full_flag","","","","Field <code>LOG_MEM_START</code> reader - reg_log_mem_start","ASSIST_DEBUG_LOG_MEM_START_REG","Field <code>LOG_MEM_START</code> writer - reg_log_mem_start","Register <code>LOG_MEM_START</code> reader","Register <code>LOG_MEM_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_mem_start","Bits 0:31 - reg_log_mem_start","","","","Field <code>LOG_MEM_WRITING_ADDR</code> reader - …","ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_REG","Register <code>LOG_MEM_WRITING_ADDR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_mem_writing_addr","","","","Field <code>LOG_MIN</code> reader - reg_log_min","ASSIST_DEBUG_LOG_MIN_REG","Field <code>LOG_MIN</code> writer - reg_log_min","Register <code>LOG_MIN</code> reader","Register <code>LOG_MIN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_log_min","Bits 0:31 - reg_log_min","","","","Field <code>LOG_ENA</code> reader - reg_log_ena","Field <code>LOG_ENA</code> writer - reg_log_ena","Field <code>LOG_MEM_LOOP_ENABLE</code> reader - reg_log_mem_loop_enable","Field <code>LOG_MEM_LOOP_ENABLE</code> writer - reg_log_mem_loop_enable","Field <code>LOG_MODE</code> reader - reg_log_mode","Field <code>LOG_MODE</code> writer - reg_log_mode","ASSIST_DEBUG_LOG_SETTING","Register <code>LOG_SETTING</code> reader","Register <code>LOG_SETTING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - reg_log_ena","Bits 0:2 - reg_log_ena","Bit 7 - reg_log_mem_loop_enable","Bit 7 - reg_log_mem_loop_enable","Bits 3:6 - reg_log_mode","Bits 3:6 - reg_log_mode","","","","BBPD_CTRL (rw) register accessor: Baseband control register","Register block","Baseband control register","0x54 - Baseband control register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Baseband control register","Field <code>DC_EST_FORCE_PD</code> reader - ","Field <code>DC_EST_FORCE_PD</code> writer - ","Field <code>DC_EST_FORCE_PU</code> reader - ","Field <code>DC_EST_FORCE_PU</code> writer - ","Field <code>FFT_FORCE_PD</code> reader - ","Field <code>FFT_FORCE_PD</code> writer - ","Field <code>FFT_FORCE_PU</code> reader - ","Field <code>FFT_FORCE_PU</code> writer - ","Register <code>BBPD_CTRL</code> reader","Register <code>BBPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","AHB_TEST (rw) register accessor: DMA_AHB_TEST_REG.","DATE (rw) register accessor: DMA_DATE_REG.","INFIFO_STATUS_CH0 (r) register accessor: …","INFIFO_STATUS_CH1 (r) register accessor: …","INFIFO_STATUS_CH2 (r) register accessor: …","INT_CLR_CH (w) register accessor: DMA_INT_CLR_CH%s_REG.","INT_ENA_CH (rw) register accessor: DMA_INT_ENA_CH%s_REG.","INT_RAW_CH (rw) register accessor: DMA_INT_RAW_CH%s_REG.","INT_ST_CH0 (r) register accessor: DMA_INT_ST_CH0_REG.","INT_ST_CH1 (r) register accessor: DMA_INT_ST_CH1_REG.","INT_ST_CH2 (r) register accessor: DMA_INT_ST_CH2_REG.","IN_CONF0_CH (rw) register accessor: DMA_IN_CONF%s_CH%s_REG.","IN_CONF1_CH0 (rw) register accessor: DMA_IN_CONF1_CH0_REG.","IN_CONF1_CH1 (rw) register accessor: DMA_IN_CONF1_CH1_REG.","IN_CONF1_CH2 (rw) register accessor: DMA_IN_CONF1_CH2_REG.","IN_DSCR_BF0_CH (r) register accessor: …","IN_DSCR_BF1_CH0 (r) register accessor: …","IN_DSCR_BF1_CH1 (r) register accessor: …","IN_DSCR_BF1_CH2 (r) register accessor: …","IN_DSCR_CH0 (r) register accessor: DMA_IN_DSCR_CH0_REG.","IN_DSCR_CH1 (r) register accessor: DMA_IN_DSCR_CH1_REG.","IN_DSCR_CH2 (r) register accessor: DMA_IN_DSCR_CH2_REG.","IN_ERR_EOF_DES_ADDR_CH0 (r) register accessor: …","IN_ERR_EOF_DES_ADDR_CH1 (r) register accessor: …","IN_ERR_EOF_DES_ADDR_CH2 (r) register accessor: …","IN_LINK_CH (rw) register accessor: DMA_IN_LINK_CH%s_REG.","IN_PERI_SEL_CH (rw) register accessor: …","IN_POP_CH0 (rw) register accessor: DMA_IN_POP_CH0_REG.","IN_POP_CH1 (rw) register accessor: DMA_IN_POP_CH1_REG.","IN_POP_CH2 (rw) register accessor: DMA_IN_POP_CH2_REG.","IN_PRI_CH (rw) register accessor: DMA_IN_PRI_CH%s_REG.","IN_STATE_CH0 (r) register accessor: DMA_IN_STATE_CH0_REG.","IN_STATE_CH1 (r) register accessor: DMA_IN_STATE_CH1_REG.","IN_STATE_CH2 (r) register accessor: DMA_IN_STATE_CH2_REG.","IN_SUC_EOF_DES_ADDR_CH0 (r) register accessor: …","IN_SUC_EOF_DES_ADDR_CH1 (r) register accessor: …","IN_SUC_EOF_DES_ADDR_CH2 (r) register accessor: …","MISC_CONF (rw) register accessor: DMA_MISC_CONF_REG.","OUTFIFO_STATUS_CH0 (r) register accessor: …","OUTFIFO_STATUS_CH1 (r) register accessor: …","OUTFIFO_STATUS_CH2 (r) register accessor: …","OUT_CONF0_CH (rw) register accessor: …","OUT_CONF1_CH (rw) register accessor: …","OUT_DSCR_BF0_CH0 (r) register accessor: …","OUT_DSCR_BF0_CH1 (r) register accessor: …","OUT_DSCR_BF0_CH2 (r) register accessor: …","OUT_DSCR_BF1_CH0 (r) register accessor: …","OUT_DSCR_BF1_CH1 (r) register accessor: …","OUT_DSCR_BF1_CH2 (r) register accessor: …","OUT_DSCR_CH0 (r) register accessor: DMA_OUT_DSCR_CH0_REG.","OUT_DSCR_CH1 (r) register accessor: DMA_OUT_DSCR_CH1_REG.","OUT_DSCR_CH2 (r) register accessor: DMA_OUT_DSCR_CH2_REG.","OUT_EOF_BFR_DES_ADDR_CH0 (r) register accessor: …","OUT_EOF_BFR_DES_ADDR_CH1 (r) register accessor: …","OUT_EOF_BFR_DES_ADDR_CH2 (r) register accessor: …","OUT_EOF_DES_ADDR_CH (r) register accessor: …","OUT_LINK_CH (rw) register accessor: DMA_OUT_LINK_CH%s_REG.","OUT_PERI_SEL_CH (rw) register accessor: …","OUT_PRI_CH (rw) register accessor: DMA_OUT_PRI_CH%s_REG.","OUT_PUSH_CH0 (rw) register accessor: DMA_OUT_PUSH_CH0_REG.","OUT_PUSH_CH1 (rw) register accessor: DMA_OUT_PUSH_CH1_REG.","OUT_PUSH_CH2 (rw) register accessor: DMA_OUT_PUSH_CH2_REG.","OUT_STATE_CH0 (r) register accessor: DMA_OUT_STATE_CH0_REG.","OUT_STATE_CH1 (r) register accessor: DMA_OUT_STATE_CH1_REG.","OUT_STATE_CH2 (r) register accessor: DMA_OUT_STATE_CH2_REG.","Register block","DMA_AHB_TEST_REG.","0x40 - DMA_AHB_TEST_REG.","","","DMA_DATE_REG.","0x48 - DMA_DATE_REG.","Returns the argument unchanged.","DMA_IN_CONF%s_CH%s_REG.","0x70..0x7c - DMA_IN_CONF%s_CH%s_REG.","Iterator for array of: 0x70..0x7c - DMA_IN_CONF%s_CH%s_REG.","DMA_IN_CONF1_CH0_REG.","0x74 - DMA_IN_CONF1_CH0_REG.","DMA_IN_CONF1_CH1_REG.","0x134 - DMA_IN_CONF1_CH1_REG.","DMA_IN_CONF1_CH2_REG.","0x1f4 - DMA_IN_CONF1_CH2_REG.","DMA_IN_DSCR_BF%s_CH%s_REG.","0x94..0xa0 - DMA_IN_DSCR_BF%s_CH%s_REG.","Iterator for array of: 0x94..0xa0 - …","DMA_IN_DSCR_BF1_CH0_REG.","0x98 - DMA_IN_DSCR_BF1_CH0_REG.","DMA_IN_DSCR_BF1_CH1_REG.","0x158 - DMA_IN_DSCR_BF1_CH1_REG.","DMA_IN_DSCR_BF1_CH2_REG.","0x218 - DMA_IN_DSCR_BF1_CH2_REG.","DMA_IN_DSCR_CH0_REG.","0x90 - DMA_IN_DSCR_CH0_REG.","DMA_IN_DSCR_CH1_REG.","0x150 - DMA_IN_DSCR_CH1_REG.","DMA_IN_DSCR_CH2_REG.","0x210 - DMA_IN_DSCR_CH2_REG.","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","0x8c - DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","DMA_IN_ERR_EOF_DES_ADDR_CH1_REG.","0x14c - DMA_IN_ERR_EOF_DES_ADDR_CH1_REG.","DMA_IN_ERR_EOF_DES_ADDR_CH2_REG.","0x20c - DMA_IN_ERR_EOF_DES_ADDR_CH2_REG.","DMA_IN_LINK_CH%s_REG.","0x80..0x8c - DMA_IN_LINK_CH%s_REG.","Iterator for array of: 0x80..0x8c - DMA_IN_LINK_CH%s_REG.","DMA_IN_PERI_SEL_CH%s_REG.","0xa0..0xac - DMA_IN_PERI_SEL_CH%s_REG.","Iterator for array of: 0xa0..0xac - …","DMA_IN_POP_CH0_REG.","0x7c - DMA_IN_POP_CH0_REG.","DMA_IN_POP_CH1_REG.","0x13c - DMA_IN_POP_CH1_REG.","DMA_IN_POP_CH2_REG.","0x1fc - DMA_IN_POP_CH2_REG.","DMA_IN_PRI_CH%s_REG.","0x9c..0xa8 - DMA_IN_PRI_CH%s_REG.","Iterator for array of: 0x9c..0xa8 - DMA_IN_PRI_CH%s_REG.","DMA_IN_STATE_CH0_REG.","0x84 - DMA_IN_STATE_CH0_REG.","DMA_IN_STATE_CH1_REG.","0x144 - DMA_IN_STATE_CH1_REG.","DMA_IN_STATE_CH2_REG.","0x204 - DMA_IN_STATE_CH2_REG.","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","0x88 - DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","DMA_IN_SUC_EOF_DES_ADDR_CH1_REG.","0x148 - DMA_IN_SUC_EOF_DES_ADDR_CH1_REG.","DMA_IN_SUC_EOF_DES_ADDR_CH2_REG.","0x208 - DMA_IN_SUC_EOF_DES_ADDR_CH2_REG.","DMA_INFIFO_STATUS_CH0_REG.","0x78 - DMA_INFIFO_STATUS_CH0_REG.","DMA_INFIFO_STATUS_CH1_REG.","0x138 - DMA_INFIFO_STATUS_CH1_REG.","DMA_INFIFO_STATUS_CH2_REG.","0x1f8 - DMA_INFIFO_STATUS_CH2_REG.","DMA_INT_CLR_CH%s_REG.","0x0c..0x18 - DMA_INT_CLR_CH%s_REG.","Iterator for array of: 0x0c..0x18 - DMA_INT_CLR_CH%s_REG.","DMA_INT_ENA_CH%s_REG.","0x08..0x14 - DMA_INT_ENA_CH%s_REG.","Iterator for array of: 0x08..0x14 - DMA_INT_ENA_CH%s_REG.","DMA_INT_RAW_CH%s_REG.","0x00..0x0c - DMA_INT_RAW_CH%s_REG.","Iterator for array of: 0x00..0x0c - DMA_INT_RAW_CH%s_REG.","DMA_INT_ST_CH0_REG.","0x04 - DMA_INT_ST_CH0_REG.","DMA_INT_ST_CH1_REG.","0x14 - DMA_INT_ST_CH1_REG.","DMA_INT_ST_CH2_REG.","0x24 - DMA_INT_ST_CH2_REG.","Calls <code>U::from(self)</code>.","DMA_MISC_CONF_REG.","0x44 - DMA_MISC_CONF_REG.","DMA_OUT_CONF%s_CH%s_REG.","0xd0..0xdc - DMA_OUT_CONF%s_CH%s_REG.","Iterator for array of: 0xd0..0xdc - …","DMA_OUT_CONF1_CH%s_REG.","0xd4..0xe0 - DMA_OUT_CONF1_CH%s_REG.","Iterator for array of: 0xd4..0xe0 - DMA_OUT_CONF1_CH%s_REG.","DMA_OUT_DSCR_BF0_CH0_REG.","0xf4 - DMA_OUT_DSCR_BF0_CH0_REG.","DMA_OUT_DSCR_BF0_CH1_REG.","0x1b4 - DMA_OUT_DSCR_BF0_CH1_REG.","DMA_OUT_DSCR_BF0_CH2_REG.","0x274 - DMA_OUT_DSCR_BF0_CH2_REG.","DMA_OUT_DSCR_BF1_CH0_REG.","0xf8 - DMA_OUT_DSCR_BF1_CH0_REG.","DMA_OUT_DSCR_BF1_CH1_REG.","0x1b8 - DMA_OUT_DSCR_BF1_CH1_REG.","DMA_OUT_DSCR_BF1_CH2_REG.","0x278 - DMA_OUT_DSCR_BF1_CH2_REG.","DMA_OUT_DSCR_CH0_REG.","0xf0 - DMA_OUT_DSCR_CH0_REG.","DMA_OUT_DSCR_CH1_REG.","0x1b0 - DMA_OUT_DSCR_CH1_REG.","DMA_OUT_DSCR_CH2_REG.","0x270 - DMA_OUT_DSCR_CH2_REG.","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","0xec - DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG.","0x1ac - DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG.","DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG.","0x26c - DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG.","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","0xe8..0xf4 - DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Iterator for array of: 0xe8..0xf4 - …","DMA_OUT_LINK_CH%s_REG.","0xe0..0xec - DMA_OUT_LINK_CH%s_REG.","Iterator for array of: 0xe0..0xec - DMA_OUT_LINK_CH%s_REG.","DMA_OUT_PERI_SEL_CH%s_REG.","0x100..0x10c - DMA_OUT_PERI_SEL_CH%s_REG.","Iterator for array of: 0x100..0x10c - …","DMA_OUT_PRI_CH%s_REG.","0xfc..0x108 - DMA_OUT_PRI_CH%s_REG.","Iterator for array of: 0xfc..0x108 - DMA_OUT_PRI_CH%s_REG.","DMA_OUT_PUSH_CH0_REG.","0xdc - DMA_OUT_PUSH_CH0_REG.","DMA_OUT_PUSH_CH1_REG.","0x19c - DMA_OUT_PUSH_CH1_REG.","DMA_OUT_PUSH_CH2_REG.","0x25c - DMA_OUT_PUSH_CH2_REG.","DMA_OUT_STATE_CH0_REG.","0xe4 - DMA_OUT_STATE_CH0_REG.","DMA_OUT_STATE_CH1_REG.","0x1a4 - DMA_OUT_STATE_CH1_REG.","DMA_OUT_STATE_CH2_REG.","0x264 - DMA_OUT_STATE_CH2_REG.","DMA_OUTFIFO_STATUS_CH0_REG.","0xd8 - DMA_OUTFIFO_STATUS_CH0_REG.","DMA_OUTFIFO_STATUS_CH1_REG.","0x198 - DMA_OUTFIFO_STATUS_CH1_REG.","DMA_OUTFIFO_STATUS_CH2_REG.","0x258 - DMA_OUTFIFO_STATUS_CH2_REG.","","","","Field <code>AHB_TESTADDR</code> reader - reserved","Field <code>AHB_TESTADDR</code> writer - reserved","Field <code>AHB_TESTMODE</code> reader - reserved","Field <code>AHB_TESTMODE</code> writer - reserved","DMA_AHB_TEST_REG.","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5 - reserved","Bits 4:5 - reserved","Bits 0:2 - reserved","Bits 0:2 - reserved","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - register version.","DMA_DATE_REG.","Field <code>DATE</code> writer - register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - register version.","Bits 0:31 - register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INDSCR_BURST_EN</code> reader - Set this bit to 1 to enable …","Field <code>INDSCR_BURST_EN</code> writer - Set this bit to 1 to enable …","DMA_IN_CONF%s_CH%s_REG.","Field <code>IN_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>IN_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>IN_LOOP_TEST</code> reader - reserved","Field <code>IN_LOOP_TEST</code> writer - reserved","Field <code>IN_RST</code> reader - This bit is used to reset DMA …","Field <code>IN_RST</code> writer - This bit is used to reset DMA …","Field <code>MEM_TRANS_EN</code> reader - Set this bit 1 to enable …","Field <code>MEM_TRANS_EN</code> writer - Set this bit 1 to enable …","Register <code>IN_CONF0_CH%s</code> reader","Register <code>IN_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit 1 to enable automatic transmitting …","Bit 4 - Set this bit 1 to enable automatic transmitting …","","","","Field <code>IN_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>IN_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_IN_CONF1_CH0_REG.","Register <code>IN_CONF1_CH0</code> reader","Register <code>IN_CONF1_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","Calls <code>U::from(self)</code>.","","","","Field <code>IN_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>IN_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_IN_CONF1_CH1_REG.","Register <code>IN_CONF1_CH1</code> reader","Register <code>IN_CONF1_CH1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","Calls <code>U::from(self)</code>.","","","","Field <code>IN_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>IN_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_IN_CONF1_CH2_REG.","Register <code>IN_CONF1_CH2</code> reader","Register <code>IN_CONF1_CH2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF0</code> reader - The address of the last …","DMA_IN_DSCR_BF%s_CH%s_REG.","Register <code>IN_DSCR_BF0_CH%s</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the last inlink descriptor x-1.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of the …","DMA_IN_DSCR_BF1_CH0_REG.","Register <code>IN_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the second-to-last inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of the …","DMA_IN_DSCR_BF1_CH1_REG.","Register <code>IN_DSCR_BF1_CH1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the second-to-last inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of the …","DMA_IN_DSCR_BF1_CH2_REG.","Register <code>IN_DSCR_BF1_CH2</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the second-to-last inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of the current …","DMA_IN_DSCR_CH0_REG.","Register <code>IN_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the current inlink descriptor x.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of the current …","DMA_IN_DSCR_CH1_REG.","Register <code>IN_DSCR_CH1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the current inlink descriptor x.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of the current …","DMA_IN_DSCR_CH2_REG.","Register <code>IN_DSCR_CH2</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the current inlink descriptor x.","Calls <code>U::from(self)</code>.","","","","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_ERR_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_ERR_EOF_DES_ADDR_CH1_REG.","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_ERR_EOF_DES_ADDR_CH1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_ERR_EOF_DES_ADDR_CH2_REG.","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_ERR_EOF_DES_ADDR_CH2</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_ADDR</code> reader - This register stores the 20 …","Field <code>INLINK_ADDR</code> writer - This register stores the 20 …","Field <code>INLINK_AUTO_RET</code> reader - Set this bit to return to …","Field <code>INLINK_AUTO_RET</code> writer - Set this bit to return to …","Field <code>INLINK_PARK</code> reader - 1: the inlink descriptor’s …","Field <code>INLINK_RESTART</code> reader - Set this bit to mount a new …","Field <code>INLINK_RESTART</code> writer - Set this bit to mount a new …","Field <code>INLINK_START</code> reader - Set this bit to start dealing …","Field <code>INLINK_START</code> writer - Set this bit to start dealing …","Field <code>INLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>INLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_IN_LINK_CH%s_REG.","Register <code>IN_LINK_CH%s</code> reader","Register <code>IN_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 20 - Set this bit to return to current inlink …","Bit 20 - Set this bit to return to current inlink …","Bit 24 - 1: the inlink descriptor’s FSM is in idle …","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 22 - Set this bit to start dealing with the inlink …","Bit 22 - Set this bit to start dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PERI_SEL_CH%s_REG.","Field <code>PERI_IN_SEL</code> reader - This register is used to select …","Field <code>PERI_IN_SEL</code> writer - This register is used to select …","Register <code>IN_PERI_SEL_CH%s</code> reader","Register <code>IN_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","DMA_IN_POP_CH0_REG.","Register <code>IN_POP_CH0</code> reader","Register <code>IN_POP_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bits 0:11 - This register stores the data popping from DMA …","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","DMA_IN_POP_CH1_REG.","Register <code>IN_POP_CH1</code> reader","Register <code>IN_POP_CH1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bits 0:11 - This register stores the data popping from DMA …","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","DMA_IN_POP_CH2_REG.","Register <code>IN_POP_CH2</code> reader","Register <code>IN_POP_CH2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bits 0:11 - This register stores the data popping from DMA …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PRI_CH%s_REG.","Register <code>IN_PRI_CH%s</code> reader","Field <code>RX_PRI</code> reader - The priority of Rx channel 0. The …","Field <code>RX_PRI</code> writer - The priority of Rx channel 0. The …","Register <code>IN_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - The priority of Rx channel 0. The larger of the …","Bits 0:3 - The priority of Rx channel 0. The larger of the …","","","","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - reserved","DMA_IN_STATE_CH0_REG.","Field <code>IN_STATE</code> reader - reserved","Register <code>IN_STATE_CH0</code> reader","","","Returns the argument unchanged.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - reserved","DMA_IN_STATE_CH1_REG.","Field <code>IN_STATE</code> reader - reserved","Register <code>IN_STATE_CH1</code> reader","","","Returns the argument unchanged.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - reserved","DMA_IN_STATE_CH2_REG.","Field <code>IN_STATE</code> reader - reserved","Register <code>IN_STATE_CH2</code> reader","","","Returns the argument unchanged.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_SUC_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_SUC_EOF_DES_ADDR_CH1_REG.","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_SUC_EOF_DES_ADDR_CH1</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_SUC_EOF_DES_ADDR_CH2_REG.","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_SUC_EOF_DES_ADDR_CH2</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_CNT</code> reader - The register stores the byte …","Field <code>INFIFO_EMPTY</code> reader - L1 Rx FIFO empty signal for Rx …","Field <code>INFIFO_FULL</code> reader - L1 Rx FIFO full signal for Rx …","DMA_INFIFO_STATUS_CH0_REG.","Field <code>IN_BUF_HUNGRY</code> reader - reserved","Field <code>IN_REMAIN_UNDER_1B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_2B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_3B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_4B</code> reader - reserved","Register <code>INFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Bit 27 - reserved","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Rx FIFO empty signal for Rx channel 0.","Bit 0 - L1 Rx FIFO full signal for Rx channel 0.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_CNT</code> reader - The register stores the byte …","Field <code>INFIFO_EMPTY</code> reader - L1 Rx FIFO empty signal for Rx …","Field <code>INFIFO_FULL</code> reader - L1 Rx FIFO full signal for Rx …","DMA_INFIFO_STATUS_CH1_REG.","Field <code>IN_BUF_HUNGRY</code> reader - reserved","Field <code>IN_REMAIN_UNDER_1B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_2B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_3B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_4B</code> reader - reserved","Register <code>INFIFO_STATUS_CH1</code> reader","","","Returns the argument unchanged.","Bit 27 - reserved","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Rx FIFO empty signal for Rx channel 1.","Bit 0 - L1 Rx FIFO full signal for Rx channel 1.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_CNT</code> reader - The register stores the byte …","Field <code>INFIFO_EMPTY</code> reader - L1 Rx FIFO empty signal for Rx …","Field <code>INFIFO_FULL</code> reader - L1 Rx FIFO full signal for Rx …","DMA_INFIFO_STATUS_CH2_REG.","Field <code>IN_BUF_HUNGRY</code> reader - reserved","Field <code>IN_REMAIN_UNDER_1B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_2B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_3B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_4B</code> reader - reserved","Register <code>INFIFO_STATUS_CH2</code> reader","","","Returns the argument unchanged.","Bit 27 - reserved","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Rx FIFO empty signal for Rx channel 2.","Bit 0 - L1 Rx FIFO full signal for Rx channel 2.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>INFIFO_UDF</code> writer - Set this bit to clear the …","DMA_INT_CLR_CH%s_REG.","Field <code>IN_DONE</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_EMPTY</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>IN_ERR_EOF</code> writer - Set this bit to clear the …","Field <code>IN_SUC_EOF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_UDF</code> writer - Set this bit to clear the …","Field <code>OUT_DONE</code> writer - Set this bit to clear the …","Field <code>OUT_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>OUT_EOF</code> writer - Set this bit to clear the …","Field <code>OUT_TOTAL_EOF</code> writer - Set this bit to clear the …","Register <code>INT_CLR_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to clear the IN_DONE_CH_INT interrupt.","Bit 7 - Set this bit to clear the IN_DSCR_EMPTY_CH_INT …","Bit 5 - Set this bit to clear the IN_DSCR_ERR_CH_INT …","Bit 2 - Set this bit to clear the IN_ERR_EOF_CH_INT …","Bit 1 - Set this bit to clear the IN_SUC_EOF_CH_INT …","Bit 9 - Set this bit to clear the INFIFO_OVF_L1_CH_INT …","Bit 10 - Set this bit to clear the INFIFO_UDF_L1_CH_INT …","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to clear the OUT_DONE_CH_INT …","Bit 6 - Set this bit to clear the OUT_DSCR_ERR_CH_INT …","Bit 4 - Set this bit to clear the OUT_EOF_CH_INT interrupt.","Bit 8 - Set this bit to clear the OUT_TOTAL_EOF_CH_INT …","Bit 11 - Set this bit to clear the OUTFIFO_OVF_L1_CH_INT …","Bit 12 - Set this bit to clear the OUTFIFO_UDF_L1_CH_INT …","","","","Field <code>INFIFO_OVF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_OVF</code> writer - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> writer - The interrupt enable bit for the …","DMA_INT_ENA_CH%s_REG.","Field <code>IN_DONE</code> reader - The interrupt enable bit for the …","Field <code>IN_DONE</code> writer - The interrupt enable bit for the …","Field <code>IN_DSCR_EMPTY</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_EMPTY</code> writer - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>IN_ERR_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_ERR_EOF</code> writer - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUTFIFO_OVF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_OVF</code> writer - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> writer - The interrupt enable bit for …","Field <code>OUT_DONE</code> reader - The interrupt enable bit for the …","Field <code>OUT_DONE</code> writer - The interrupt enable bit for the …","Field <code>OUT_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>OUT_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>OUT_EOF</code> reader - The interrupt enable bit for the …","Field <code>OUT_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUT_TOTAL_EOF</code> reader - The interrupt enable bit for …","Field <code>OUT_TOTAL_EOF</code> writer - The interrupt enable bit for …","Register <code>INT_ENA_CH%s</code> reader","Register <code>INT_ENA_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","","","","Field <code>INFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> writer - This raw interrupt bit turns to …","DMA_INT_RAW_CH%s_REG.","Field <code>IN_DONE</code> reader - The raw interrupt bit turns to high …","Field <code>IN_DONE</code> writer - The raw interrupt bit turns to high …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt bit turns …","Field <code>IN_DSCR_EMPTY</code> writer - The raw interrupt bit turns …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>IN_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> writer - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> writer - The raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> writer - This raw interrupt bit turns to …","Field <code>OUT_DONE</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DONE</code> writer - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>OUT_EOF</code> reader - The raw interrupt bit turns to high …","Field <code>OUT_EOF</code> writer - The raw interrupt bit turns to high …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt bit turns …","Field <code>OUT_TOTAL_EOF</code> writer - The raw interrupt bit turns …","Register <code>INT_RAW_CH%s</code> reader","Register <code>INT_RAW_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","","","","Field <code>INFIFO_OVF</code> reader - The raw interrupt status bit for …","Field <code>INFIFO_UDF</code> reader - The raw interrupt status bit for …","DMA_INT_ST_CH0_REG.","Field <code>IN_DONE</code> reader - The raw interrupt status bit for …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt status bit …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt status bit for …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUTFIFO_OVF</code> reader - The raw interrupt status bit …","Field <code>OUTFIFO_UDF</code> reader - The raw interrupt status bit …","Field <code>OUT_DONE</code> reader - The raw interrupt status bit for …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>OUT_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt status bit …","Register <code>INT_ST_CH0</code> reader","","","Returns the argument unchanged.","Bit 0 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 9 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the …","Bit 6 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 8 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 12 - The raw interrupt status bit for the …","","","","Field <code>INFIFO_OVF</code> reader - The raw interrupt status bit for …","Field <code>INFIFO_UDF</code> reader - The raw interrupt status bit for …","DMA_INT_ST_CH1_REG.","Field <code>IN_DONE</code> reader - The raw interrupt status bit for …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt status bit …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt status bit for …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUTFIFO_OVF</code> reader - The raw interrupt status bit …","Field <code>OUTFIFO_UDF</code> reader - The raw interrupt status bit …","Field <code>OUT_DONE</code> reader - The raw interrupt status bit for …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>OUT_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt status bit …","Register <code>INT_ST_CH1</code> reader","","","Returns the argument unchanged.","Bit 0 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 9 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the …","Bit 6 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 8 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 12 - The raw interrupt status bit for the …","","","","Field <code>INFIFO_OVF</code> reader - The raw interrupt status bit for …","Field <code>INFIFO_UDF</code> reader - The raw interrupt status bit for …","DMA_INT_ST_CH2_REG.","Field <code>IN_DONE</code> reader - The raw interrupt status bit for …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt status bit …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt status bit for …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUTFIFO_OVF</code> reader - The raw interrupt status bit …","Field <code>OUTFIFO_UDF</code> reader - The raw interrupt status bit …","Field <code>OUT_DONE</code> reader - The raw interrupt status bit for …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>OUT_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt status bit …","Register <code>INT_ST_CH2</code> reader","","","Returns the argument unchanged.","Bit 0 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 9 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the …","Bit 6 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 8 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 12 - The raw interrupt status bit for the …","","","","Field <code>AHBM_RST_INTER</code> reader - Set this bit, then clear …","Field <code>AHBM_RST_INTER</code> writer - Set this bit, then clear …","Field <code>ARB_PRI_DIS</code> reader - Set this bit to disable …","Field <code>ARB_PRI_DIS</code> writer - Set this bit to disable …","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","DMA_MISC_CONF_REG.","Register <code>MISC_CONF</code> reader","Register <code>MISC_CONF</code> writer","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 2 - Set this bit to disable priority arbitration …","Bit 2 - Set this bit to disable priority arbitration …","Writes raw bits to the register.","","","Bit 3 - reg_clk_en","Bit 3 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUTDSCR_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUTDSCR_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_AUTO_WRBACK</code> reader - Set this bit to enable …","Field <code>OUT_AUTO_WRBACK</code> writer - Set this bit to enable …","DMA_OUT_CONF%s_CH%s_REG.","Field <code>OUT_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUT_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_EOF_MODE</code> reader - EOF flag generation mode when …","Field <code>OUT_EOF_MODE</code> writer - EOF flag generation mode when …","Field <code>OUT_LOOP_TEST</code> reader - reserved","Field <code>OUT_LOOP_TEST</code> writer - reserved","Field <code>OUT_RST</code> reader - This bit is used to reset DMA …","Field <code>OUT_RST</code> writer - This bit is used to reset DMA …","Register <code>OUT_CONF0_CH%s</code> reader","Register <code>OUT_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","","","","Field <code>OUT_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>OUT_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_OUT_CONF1_CH%s_REG.","Register <code>OUT_CONF1_CH%s</code> reader","Register <code>OUT_CONF1_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of the last …","DMA_OUT_DSCR_BF0_CH0_REG.","Register <code>OUT_DSCR_BF0_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the last outlink descriptor y-1.","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of the last …","DMA_OUT_DSCR_BF0_CH1_REG.","Register <code>OUT_DSCR_BF0_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the last outlink descriptor y-1.","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of the last …","DMA_OUT_DSCR_BF0_CH2_REG.","Register <code>OUT_DSCR_BF0_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the last outlink descriptor y-1.","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of the …","DMA_OUT_DSCR_BF1_CH0_REG.","Register <code>OUT_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the second-to-last inlink …","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of the …","DMA_OUT_DSCR_BF1_CH1_REG.","Register <code>OUT_DSCR_BF1_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the second-to-last inlink …","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of the …","DMA_OUT_DSCR_BF1_CH2_REG.","Register <code>OUT_DSCR_BF1_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the second-to-last inlink …","","","","Field <code>OUTLINK_DSCR</code> reader - The address of the current …","DMA_OUT_DSCR_CH0_REG.","Register <code>OUT_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the current outlink descriptor …","","","","Field <code>OUTLINK_DSCR</code> reader - The address of the current …","DMA_OUT_DSCR_CH1_REG.","Register <code>OUT_DSCR_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the current outlink descriptor …","","","","Field <code>OUTLINK_DSCR</code> reader - The address of the current …","DMA_OUT_DSCR_CH2_REG.","Register <code>OUT_DSCR_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the current outlink descriptor …","","","","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>OUT_EOF_BFR_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","DMA_OUT_EOF_BFR_DES_ADDR_CH1_REG.","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>OUT_EOF_BFR_DES_ADDR_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","DMA_OUT_EOF_BFR_DES_ADDR_CH2_REG.","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>OUT_EOF_BFR_DES_ADDR_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Field <code>OUT_EOF_DES_ADDR</code> reader - This register stores the …","Register <code>OUT_EOF_DES_ADDR_CH%s</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","Field <code>OUTLINK_ADDR</code> reader - This register stores the 20 …","Field <code>OUTLINK_ADDR</code> writer - This register stores the 20 …","Field <code>OUTLINK_PARK</code> reader - 1: the outlink descriptor’s …","Field <code>OUTLINK_RESTART</code> reader - Set this bit to restart a …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to restart a …","Field <code>OUTLINK_START</code> reader - Set this bit to start dealing …","Field <code>OUTLINK_START</code> writer - Set this bit to start dealing …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_OUT_LINK_CH%s_REG.","Register <code>OUT_LINK_CH%s</code> reader","Register <code>OUT_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 23 - 1: the outlink descriptor’s FSM is in idle …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","","","","DMA_OUT_PERI_SEL_CH%s_REG.","Field <code>PERI_OUT_SEL</code> reader - This register is used to …","Field <code>PERI_OUT_SEL</code> writer - This register is used to …","Register <code>OUT_PERI_SEL_CH%s</code> reader","Register <code>OUT_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","DMA_OUT_PRI_CH%s_REG.","Register <code>OUT_PRI_CH%s</code> reader","Field <code>TX_PRI</code> reader - The priority of Tx channel 0. The …","Field <code>TX_PRI</code> writer - The priority of Tx channel 0. The …","Register <code>OUT_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:3 - The priority of Tx channel 0. The larger of the …","Bits 0:3 - The priority of Tx channel 0. The larger of the …","","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This register stores the data …","Field <code>OUTFIFO_WDATA</code> writer - This register stores the data …","DMA_OUT_PUSH_CH0_REG.","Register <code>OUT_PUSH_CH0</code> reader","Register <code>OUT_PUSH_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to push data into DMA FIFO.","Bit 9 - Set this bit to push data into DMA FIFO.","Bits 0:8 - This register stores the data that need to be …","Bits 0:8 - This register stores the data that need to be …","","","","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This register stores the data …","Field <code>OUTFIFO_WDATA</code> writer - This register stores the data …","DMA_OUT_PUSH_CH1_REG.","Register <code>OUT_PUSH_CH1</code> reader","Register <code>OUT_PUSH_CH1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to push data into DMA FIFO.","Bit 9 - Set this bit to push data into DMA FIFO.","Bits 0:8 - This register stores the data that need to be …","Bits 0:8 - This register stores the data that need to be …","","","","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This register stores the data …","Field <code>OUTFIFO_WDATA</code> writer - This register stores the data …","DMA_OUT_PUSH_CH2_REG.","Register <code>OUT_PUSH_CH2</code> reader","Register <code>OUT_PUSH_CH2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to push data into DMA FIFO.","Bit 9 - Set this bit to push data into DMA FIFO.","Bits 0:8 - This register stores the data that need to be …","Bits 0:8 - This register stores the data that need to be …","","","","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - reserved","DMA_OUT_STATE_CH0_REG.","Field <code>OUT_STATE</code> reader - reserved","Register <code>OUT_STATE_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current outlink …","","","","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - reserved","DMA_OUT_STATE_CH1_REG.","Field <code>OUT_STATE</code> reader - reserved","Register <code>OUT_STATE_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current outlink …","","","","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - reserved","DMA_OUT_STATE_CH2_REG.","Field <code>OUT_STATE</code> reader - reserved","Register <code>OUT_STATE_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current outlink …","","","","Field <code>OUTFIFO_CNT</code> reader - The register stores the byte …","Field <code>OUTFIFO_EMPTY</code> reader - L1 Tx FIFO empty signal for …","Field <code>OUTFIFO_FULL</code> reader - L1 Tx FIFO full signal for Tx …","DMA_OUTFIFO_STATUS_CH0_REG.","Field <code>OUT_REMAIN_UNDER_1B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_2B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_3B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_4B</code> reader - reserved","Register <code>OUTFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Tx FIFO empty signal for Tx channel 0.","Bit 0 - L1 Tx FIFO full signal for Tx channel 0.","","","","Field <code>OUTFIFO_CNT</code> reader - The register stores the byte …","Field <code>OUTFIFO_EMPTY</code> reader - L1 Tx FIFO empty signal for …","Field <code>OUTFIFO_FULL</code> reader - L1 Tx FIFO full signal for Tx …","DMA_OUTFIFO_STATUS_CH1_REG.","Field <code>OUT_REMAIN_UNDER_1B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_2B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_3B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_4B</code> reader - reserved","Register <code>OUTFIFO_STATUS_CH1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Tx FIFO empty signal for Tx channel 1.","Bit 0 - L1 Tx FIFO full signal for Tx channel 1.","","","","Field <code>OUTFIFO_CNT</code> reader - The register stores the byte …","Field <code>OUTFIFO_EMPTY</code> reader - L1 Tx FIFO empty signal for …","Field <code>OUTFIFO_FULL</code> reader - L1 Tx FIFO full signal for Tx …","DMA_OUTFIFO_STATUS_CH2_REG.","Field <code>OUT_REMAIN_UNDER_1B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_2B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_3B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_4B</code> reader - reserved","Register <code>OUTFIFO_STATUS_CH2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Tx FIFO empty signal for Tx channel 2.","Bit 0 - L1 Tx FIFO full signal for Tx channel 2.","","","","BOX_MEM (rw) register accessor: memory that stores BOX","DATE (rw) register accessor: DS version control register","M_MEM (rw) register accessor: memory that stores M","QUERY_BUSY (r) register accessor: DS query busy register","QUERY_CHECK (r) register accessor: DS query check result …","QUERY_KEY_WRONG (r) register accessor: DS query key-wrong …","RB_MEM (rw) register accessor: memory that stores Rb","Register block","SET_CONTINUE (w) register accessor: DS continue control …","SET_FINISH (w) register accessor: DS finish control …","SET_START (w) register accessor: DS start control register","X_MEM (rw) register accessor: memory that stores X","Y_MEM (rw) register accessor: memory that stores Y","Z_MEM (rw) register accessor: memory that stores Z","","","memory that stores BOX","0x600..0x630 - memory that stores BOX","Iterator for array of: 0x600..0x630 - memory that stores …","DS version control register","0xe20 - DS version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","memory that stores M","0x200..0x400 - memory that stores M","Iterator for array of: 0x200..0x400 - memory that stores M","DS query busy register","0xe0c - DS query busy register","DS query check result register","0xe14 - DS query check result register","DS query key-wrong counter register","0xe10 - DS query key-wrong counter register","memory that stores Rb","0x400..0x600 - memory that stores Rb","Iterator for array of: 0x400..0x600 - memory that stores Rb","DS continue control register","0xe04 - DS continue control register","DS finish control register","0xe08 - DS finish control register","DS start control register","0xe00 - DS start control register","","","","memory that stores X","0x800..0xa00 - memory that stores X","Iterator for array of: 0x800..0xa00 - memory that stores X","memory that stores Y","0x00..0x200 - memory that stores Y","Iterator for array of: 0x00..0x200 - memory that stores Y","memory that stores Z","0xa00..0xc00 - memory that stores Z","Iterator for array of: 0xa00..0xc00 - memory that stores Z","memory that stores BOX","Register <code>BOX_MEM[%s]</code> reader","Register <code>BOX_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - ds version information","DS version control register","Field <code>DATE</code> writer - ds version information","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - ds version information","Bits 0:29 - ds version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","memory that stores M","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>QUERY_BUSY</code> reader - digital signature state. 1’b0: …","DS query busy register","Register <code>QUERY_BUSY</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - digital signature state. 1’b0: idle, 1’b1: busy","","","","Field <code>MD_ERROR</code> reader - MD checkout result. 1’b0: MD …","Field <code>PADDING_BAD</code> reader - padding checkout result. 1’…","DS query check result register","Register <code>QUERY_CHECK</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - MD checkout result. 1’b0: MD check pass, 1’b1: …","Bit 1 - padding checkout result. 1’b0: a good padding, 1…","","","","Field <code>QUERY_KEY_WRONG</code> reader - digital signature key wrong …","DS query key-wrong counter register","Register <code>QUERY_KEY_WRONG</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - digital signature key wrong counter","","","","Register <code>RB_MEM[%s]</code> reader","memory that stores Rb","Register <code>RB_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DS continue control register","Field <code>SET_CONTINUE</code> writer - set this bit to continue DS …","Register <code>SET_CONTINUE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - set this bit to continue DS operation.","","","","DS finish control register","Field <code>SET_FINISH</code> writer - Set this bit to finish DS …","Register <code>SET_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to finish DS process.","","","","DS start control register","Field <code>SET_START</code> writer - set this bit to start DS …","Register <code>SET_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - set this bit to start DS operation.","","","","Register <code>X_MEM[%s]</code> reader","Register <code>X_MEM[%s]</code> writer","memory that stores X","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Y_MEM[%s]</code> reader","Register <code>Y_MEM[%s]</code> writer","memory that stores Y","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Z_MEM[%s]</code> reader","Register <code>Z_MEM[%s]</code> writer","memory that stores Z","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK (rw) register accessor: eFuse clock configuration …","CMD (rw) register accessor: eFuse command register.","CONF (rw) register accessor: eFuse operation mode …","DAC_CONF (rw) register accessor: Controls the eFuse …","DATE (rw) register accessor: eFuse version register.","INT_CLR (w) register accessor: eFuse interrupt clear …","INT_ENA (rw) register accessor: eFuse interrupt enable …","INT_RAW (rw) register accessor: eFuse raw interrupt …","INT_ST (r) register accessor: eFuse interrupt status …","PGM_CHECK_VALUE0 (rw) register accessor: Register 0 that …","PGM_CHECK_VALUE1 (rw) register accessor: Register 1 that …","PGM_CHECK_VALUE2 (rw) register accessor: Register 2 that …","PGM_DATA0 (rw) register accessor: Register 0 that stores …","PGM_DATA1 (rw) register accessor: Register 1 that stores …","PGM_DATA2 (rw) register accessor: Register 2 that stores …","PGM_DATA3 (rw) register accessor: Register 3 that stores …","PGM_DATA4 (rw) register accessor: Register 4 that stores …","PGM_DATA5 (rw) register accessor: Register 5 that stores …","PGM_DATA6 (rw) register accessor: Register 6 that stores …","PGM_DATA7 (rw) register accessor: Register 7 that stores …","RD_KEY0_DATA0 (r) register accessor: Register 0 of BLOCK4 …","RD_KEY0_DATA1 (r) register accessor: Register 1 of BLOCK4 …","RD_KEY0_DATA2 (r) register accessor: Register 2 of BLOCK4 …","RD_KEY0_DATA3 (r) register accessor: Register 3 of BLOCK4 …","RD_KEY0_DATA4 (r) register accessor: Register 4 of BLOCK4 …","RD_KEY0_DATA5 (r) register accessor: Register 5 of BLOCK4 …","RD_KEY0_DATA6 (r) register accessor: Register 6 of BLOCK4 …","RD_KEY0_DATA7 (r) register accessor: Register 7 of BLOCK4 …","RD_KEY1_DATA0 (r) register accessor: Register 0 of BLOCK5 …","RD_KEY1_DATA1 (r) register accessor: Register 1 of BLOCK5 …","RD_KEY1_DATA2 (r) register accessor: Register 2 of BLOCK5 …","RD_KEY1_DATA3 (r) register accessor: Register 3 of BLOCK5 …","RD_KEY1_DATA4 (r) register accessor: Register 4 of BLOCK5 …","RD_KEY1_DATA5 (r) register accessor: Register 5 of BLOCK5 …","RD_KEY1_DATA6 (r) register accessor: Register 6 of BLOCK5 …","RD_KEY1_DATA7 (r) register accessor: Register 7 of BLOCK5 …","RD_KEY2_DATA0 (r) register accessor: Register 0 of BLOCK6 …","RD_KEY2_DATA1 (r) register accessor: Register 1 of BLOCK6 …","RD_KEY2_DATA2 (r) register accessor: Register 2 of BLOCK6 …","RD_KEY2_DATA3 (r) register accessor: Register 3 of BLOCK6 …","RD_KEY2_DATA4 (r) register accessor: Register 4 of BLOCK6 …","RD_KEY2_DATA5 (r) register accessor: Register 5 of BLOCK6 …","RD_KEY2_DATA6 (r) register accessor: Register 6 of BLOCK6 …","RD_KEY2_DATA7 (r) register accessor: Register 7 of BLOCK6 …","RD_KEY3_DATA0 (r) register accessor: Register 0 of BLOCK7 …","RD_KEY3_DATA1 (r) register accessor: Register 1 of BLOCK7 …","RD_KEY3_DATA2 (r) register accessor: Register 2 of BLOCK7 …","RD_KEY3_DATA3 (r) register accessor: Register 3 of BLOCK7 …","RD_KEY3_DATA4 (r) register accessor: Register 4 of BLOCK7 …","RD_KEY3_DATA5 (r) register accessor: Register 5 of BLOCK7 …","RD_KEY3_DATA6 (r) register accessor: Register 6 of BLOCK7 …","RD_KEY3_DATA7 (r) register accessor: Register 7 of BLOCK7 …","RD_KEY4_DATA0 (r) register accessor: Register 0 of BLOCK8 …","RD_KEY4_DATA1 (r) register accessor: Register 1 of BLOCK8 …","RD_KEY4_DATA2 (r) register accessor: Register 2 of BLOCK8 …","RD_KEY4_DATA3 (r) register accessor: Register 3 of BLOCK8 …","RD_KEY4_DATA4 (r) register accessor: Register 4 of BLOCK8 …","RD_KEY4_DATA5 (r) register accessor: Register 5 of BLOCK8 …","RD_KEY4_DATA6 (r) register accessor: Register 6 of BLOCK8 …","RD_KEY4_DATA7 (r) register accessor: Register 7 of BLOCK8 …","RD_KEY5_DATA0 (r) register accessor: Register 0 of BLOCK9 …","RD_KEY5_DATA1 (r) register accessor: Register 1 of BLOCK9 …","RD_KEY5_DATA2 (r) register accessor: Register 2 of BLOCK9 …","RD_KEY5_DATA3 (r) register accessor: Register 3 of BLOCK9 …","RD_KEY5_DATA4 (r) register accessor: Register 4 of BLOCK9 …","RD_KEY5_DATA5 (r) register accessor: Register 5 of BLOCK9 …","RD_KEY5_DATA6 (r) register accessor: Register 6 of BLOCK9 …","RD_KEY5_DATA7 (r) register accessor: Register 7 of BLOCK9 …","RD_MAC_SPI_SYS_0 (r) register accessor: BLOCK1 data …","RD_MAC_SPI_SYS_1 (r) register accessor: BLOCK1 data …","RD_MAC_SPI_SYS_2 (r) register accessor: BLOCK1 data …","RD_MAC_SPI_SYS_3 (r) register accessor: BLOCK1 data …","RD_MAC_SPI_SYS_4 (r) register accessor: BLOCK1 data …","RD_MAC_SPI_SYS_5 (r) register accessor: BLOCK1 data …","RD_REPEAT_DATA0 (r) register accessor: BLOCK0 data …","RD_REPEAT_DATA1 (r) register accessor: BLOCK0 data …","RD_REPEAT_DATA2 (r) register accessor: BLOCK0 data …","RD_REPEAT_DATA3 (r) register accessor: BLOCK0 data …","RD_REPEAT_DATA4 (r) register accessor: BLOCK0 data …","RD_REPEAT_ERR0 (r) register accessor: Programming error …","RD_REPEAT_ERR1 (r) register accessor: Programming error …","RD_REPEAT_ERR2 (r) register accessor: Programming error …","RD_REPEAT_ERR3 (r) register accessor: Programming error …","RD_REPEAT_ERR4 (r) register accessor: Programming error …","RD_RS_ERR0 (r) register accessor: Programming error record …","RD_RS_ERR1 (r) register accessor: Programming error record …","RD_SYS_PART1_DATA0 (r) register accessor: Register 0 of …","RD_SYS_PART1_DATA1 (r) register accessor: Register 1 of …","RD_SYS_PART1_DATA2 (r) register accessor: Register 2 of …","RD_SYS_PART1_DATA3 (r) register accessor: Register 3 of …","RD_SYS_PART1_DATA4 (r) register accessor: Register 4 of …","RD_SYS_PART1_DATA5 (r) register accessor: Register 5 of …","RD_SYS_PART1_DATA6 (r) register accessor: Register 6 of …","RD_SYS_PART1_DATA7 (r) register accessor: Register 7 of …","RD_SYS_PART2_DATA0 (r) register accessor: Register 0 of …","RD_SYS_PART2_DATA1 (r) register accessor: Register 1 of …","RD_SYS_PART2_DATA2 (r) register accessor: Register 2 of …","RD_SYS_PART2_DATA3 (r) register accessor: Register 3 of …","RD_SYS_PART2_DATA4 (r) register accessor: Register 4 of …","RD_SYS_PART2_DATA5 (r) register accessor: Register 5 of …","RD_SYS_PART2_DATA6 (r) register accessor: Register 6 of …","RD_SYS_PART2_DATA7 (r) register accessor: Register 7 of …","RD_TIM_CONF (rw) register accessor: Configures read timing …","RD_USR_DATA0 (r) register accessor: Register 0 of BLOCK3 …","RD_USR_DATA1 (r) register accessor: Register 1 of BLOCK3 …","RD_USR_DATA2 (r) register accessor: Register 2 of BLOCK3 …","RD_USR_DATA3 (r) register accessor: Register 3 of BLOCK3 …","RD_USR_DATA4 (r) register accessor: Register 4 of BLOCK3 …","RD_USR_DATA5 (r) register accessor: Register 5 of BLOCK3 …","RD_USR_DATA6 (r) register accessor: Register 6 of BLOCK3 …","RD_USR_DATA7 (r) register accessor: Register 7 of BLOCK3 …","RD_WR_DIS (r) register accessor: BLOCK0 data register 0.","Register block","STATUS (r) register accessor: eFuse status register.","WR_TIM_CONF1 (rw) register accessor: Configuration …","WR_TIM_CONF2 (rw) register accessor: Configuration …","","","eFuse clock configuration register.","0x1c8 - eFuse clock configuration register.","eFuse command register.","0x1d4 - eFuse command register.","eFuse operation mode configuration register.","0x1cc - eFuse operation mode configuration register.","Controls the eFuse programming voltage.","0x1e8 - Controls the eFuse programming voltage.","eFuse version register.","0x1fc - eFuse version register.","Returns the argument unchanged.","eFuse interrupt clear register.","0x1e4 - eFuse interrupt clear register.","eFuse interrupt enable register.","0x1e0 - eFuse interrupt enable register.","eFuse raw interrupt register.","0x1d8 - eFuse raw interrupt register.","eFuse interrupt status register.","0x1dc - eFuse interrupt status register.","Calls <code>U::from(self)</code>.","Register 0 that stores the RS code to be programmed.","0x20 - Register 0 that stores the RS code to be programmed.","Register 1 that stores the RS code to be programmed.","0x24 - Register 1 that stores the RS code to be programmed.","Register 2 that stores the RS code to be programmed.","0x28 - Register 2 that stores the RS code to be programmed.","Register 0 that stores data to be programmed.","0x00 - Register 0 that stores data to be programmed.","Register 1 that stores data to be programmed.","0x04 - Register 1 that stores data to be programmed.","Register 2 that stores data to be programmed.","0x08 - Register 2 that stores data to be programmed.","Register 3 that stores data to be programmed.","0x0c - Register 3 that stores data to be programmed.","Register 4 that stores data to be programmed.","0x10 - Register 4 that stores data to be programmed.","Register 5 that stores data to be programmed.","0x14 - Register 5 that stores data to be programmed.","Register 6 that stores data to be programmed.","0x18 - Register 6 that stores data to be programmed.","Register 7 that stores data to be programmed.","0x1c - Register 7 that stores data to be programmed.","Register 0 of BLOCK4 (KEY0).","0x9c - Register 0 of BLOCK4 (KEY0).","Register 1 of BLOCK4 (KEY0).","0xa0 - Register 1 of BLOCK4 (KEY0).","Register 2 of BLOCK4 (KEY0).","0xa4 - Register 2 of BLOCK4 (KEY0).","Register 3 of BLOCK4 (KEY0).","0xa8 - Register 3 of BLOCK4 (KEY0).","Register 4 of BLOCK4 (KEY0).","0xac - Register 4 of BLOCK4 (KEY0).","Register 5 of BLOCK4 (KEY0).","0xb0 - Register 5 of BLOCK4 (KEY0).","Register 6 of BLOCK4 (KEY0).","0xb4 - Register 6 of BLOCK4 (KEY0).","Register 7 of BLOCK4 (KEY0).","0xb8 - Register 7 of BLOCK4 (KEY0).","Register 0 of BLOCK5 (KEY1).","0xbc - Register 0 of BLOCK5 (KEY1).","Register 1 of BLOCK5 (KEY1).","0xc0 - Register 1 of BLOCK5 (KEY1).","Register 2 of BLOCK5 (KEY1).","0xc4 - Register 2 of BLOCK5 (KEY1).","Register 3 of BLOCK5 (KEY1).","0xc8 - Register 3 of BLOCK5 (KEY1).","Register 4 of BLOCK5 (KEY1).","0xcc - Register 4 of BLOCK5 (KEY1).","Register 5 of BLOCK5 (KEY1).","0xd0 - Register 5 of BLOCK5 (KEY1).","Register 6 of BLOCK5 (KEY1).","0xd4 - Register 6 of BLOCK5 (KEY1).","Register 7 of BLOCK5 (KEY1).","0xd8 - Register 7 of BLOCK5 (KEY1).","Register 0 of BLOCK6 (KEY2).","0xdc - Register 0 of BLOCK6 (KEY2).","Register 1 of BLOCK6 (KEY2).","0xe0 - Register 1 of BLOCK6 (KEY2).","Register 2 of BLOCK6 (KEY2).","0xe4 - Register 2 of BLOCK6 (KEY2).","Register 3 of BLOCK6 (KEY2).","0xe8 - Register 3 of BLOCK6 (KEY2).","Register 4 of BLOCK6 (KEY2).","0xec - Register 4 of BLOCK6 (KEY2).","Register 5 of BLOCK6 (KEY2).","0xf0 - Register 5 of BLOCK6 (KEY2).","Register 6 of BLOCK6 (KEY2).","0xf4 - Register 6 of BLOCK6 (KEY2).","Register 7 of BLOCK6 (KEY2).","0xf8 - Register 7 of BLOCK6 (KEY2).","Register 0 of BLOCK7 (KEY3).","0xfc - Register 0 of BLOCK7 (KEY3).","Register 1 of BLOCK7 (KEY3).","0x100 - Register 1 of BLOCK7 (KEY3).","Register 2 of BLOCK7 (KEY3).","0x104 - Register 2 of BLOCK7 (KEY3).","Register 3 of BLOCK7 (KEY3).","0x108 - Register 3 of BLOCK7 (KEY3).","Register 4 of BLOCK7 (KEY3).","0x10c - Register 4 of BLOCK7 (KEY3).","Register 5 of BLOCK7 (KEY3).","0x110 - Register 5 of BLOCK7 (KEY3).","Register 6 of BLOCK7 (KEY3).","0x114 - Register 6 of BLOCK7 (KEY3).","Register 7 of BLOCK7 (KEY3).","0x118 - Register 7 of BLOCK7 (KEY3).","Register 0 of BLOCK8 (KEY4).","0x11c - Register 0 of BLOCK8 (KEY4).","Register 1 of BLOCK8 (KEY4).","0x120 - Register 1 of BLOCK8 (KEY4).","Register 2 of BLOCK8 (KEY4).","0x124 - Register 2 of BLOCK8 (KEY4).","Register 3 of BLOCK8 (KEY4).","0x128 - Register 3 of BLOCK8 (KEY4).","Register 4 of BLOCK8 (KEY4).","0x12c - Register 4 of BLOCK8 (KEY4).","Register 5 of BLOCK8 (KEY4).","0x130 - Register 5 of BLOCK8 (KEY4).","Register 6 of BLOCK8 (KEY4).","0x134 - Register 6 of BLOCK8 (KEY4).","Register 7 of BLOCK8 (KEY4).","0x138 - Register 7 of BLOCK8 (KEY4).","Register 0 of BLOCK9 (KEY5).","0x13c - Register 0 of BLOCK9 (KEY5).","Register 1 of BLOCK9 (KEY5).","0x140 - Register 1 of BLOCK9 (KEY5).","Register 2 of BLOCK9 (KEY5).","0x144 - Register 2 of BLOCK9 (KEY5).","Register 3 of BLOCK9 (KEY5).","0x148 - Register 3 of BLOCK9 (KEY5).","Register 4 of BLOCK9 (KEY5).","0x14c - Register 4 of BLOCK9 (KEY5).","Register 5 of BLOCK9 (KEY5).","0x150 - Register 5 of BLOCK9 (KEY5).","Register 6 of BLOCK9 (KEY5).","0x154 - Register 6 of BLOCK9 (KEY5).","Register 7 of BLOCK9 (KEY5).","0x158 - Register 7 of BLOCK9 (KEY5).","BLOCK1 data register 0.","0x44 - BLOCK1 data register 0.","BLOCK1 data register 1.","0x48 - BLOCK1 data register 1.","BLOCK1 data register 2.","0x4c - BLOCK1 data register 2.","BLOCK1 data register 3.","0x50 - BLOCK1 data register 3.","BLOCK1 data register 4.","0x54 - BLOCK1 data register 4.","BLOCK1 data register 5.","0x58 - BLOCK1 data register 5.","BLOCK0 data register 1.","0x30 - BLOCK0 data register 1.","BLOCK0 data register 2.","0x34 - BLOCK0 data register 2.","BLOCK0 data register 3.","0x38 - BLOCK0 data register 3.","BLOCK0 data register 4.","0x3c - BLOCK0 data register 4.","BLOCK0 data register 5.","0x40 - BLOCK0 data register 5.","Programming error record register 0 of BLOCK0.","0x17c - Programming error record register 0 of BLOCK0.","Programming error record register 1 of BLOCK0.","0x180 - Programming error record register 1 of BLOCK0.","Programming error record register 2 of BLOCK0.","0x184 - Programming error record register 2 of BLOCK0.","Programming error record register 3 of BLOCK0.","0x188 - Programming error record register 3 of BLOCK0.","Programming error record register 4 of BLOCK0.","0x190 - Programming error record register 4 of BLOCK0.","Programming error record register 0 of BLOCK1-10.","0x1c0 - Programming error record register 0 of BLOCK1-10.","Programming error record register 1 of BLOCK1-10.","0x1c4 - Programming error record register 1 of BLOCK1-10.","Register 0 of BLOCK2 (system).","0x5c - Register 0 of BLOCK2 (system).","Register 1 of BLOCK2 (system).","0x60 - Register 1 of BLOCK2 (system).","Register 2 of BLOCK2 (system).","0x64 - Register 2 of BLOCK2 (system).","Register 3 of BLOCK2 (system).","0x68 - Register 3 of BLOCK2 (system).","Register 4 of BLOCK2 (system).","0x6c - Register 4 of BLOCK2 (system).","Register 5 of BLOCK2 (system).","0x70 - Register 5 of BLOCK2 (system).","Register 6 of BLOCK2 (system).","0x74 - Register 6 of BLOCK2 (system).","Register 7 of BLOCK2 (system).","0x78 - Register 7 of BLOCK2 (system).","Register 0 of BLOCK10 (system).","0x15c - Register 0 of BLOCK10 (system).","Register 1 of BLOCK9 (KEY5).","0x160 - Register 1 of BLOCK9 (KEY5).","Register 2 of BLOCK10 (system).","0x164 - Register 2 of BLOCK10 (system).","Register 3 of BLOCK10 (system).","0x168 - Register 3 of BLOCK10 (system).","Register 4 of BLOCK10 (system).","0x16c - Register 4 of BLOCK10 (system).","Register 5 of BLOCK10 (system).","0x170 - Register 5 of BLOCK10 (system).","Register 6 of BLOCK10 (system).","0x174 - Register 6 of BLOCK10 (system).","Register 7 of BLOCK10 (system).","0x178 - Register 7 of BLOCK10 (system).","Configures read timing parameters.","0x1ec - Configures read timing parameters.","Register 0 of BLOCK3 (user).","0x7c - Register 0 of BLOCK3 (user).","Register 1 of BLOCK3 (user).","0x80 - Register 1 of BLOCK3 (user).","Register 2 of BLOCK3 (user).","0x84 - Register 2 of BLOCK3 (user).","Register 3 of BLOCK3 (user).","0x88 - Register 3 of BLOCK3 (user).","Register 4 of BLOCK3 (user).","0x8c - Register 4 of BLOCK3 (user).","Register 5 of BLOCK3 (user).","0x90 - Register 5 of BLOCK3 (user).","Register 6 of BLOCK3 (user).","0x94 - Register 6 of BLOCK3 (user).","Register 7 of BLOCK3 (user).","0x98 - Register 7 of BLOCK3 (user).","BLOCK0 data register 0.","0x2c - BLOCK0 data register 0.","eFuse status register.","0x1d0 - eFuse status register.","","","","Configuration register 1 of eFuse programming timing …","0x1f0 - Configuration register 1 of eFuse programming …","Configuration register 2 of eFuse programming timing …","0x1f4 - Configuration register 2 of eFuse programming …","eFuse clock configuration register.","Field <code>EFUSE_MEM_FORCE_PD</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PD</code> writer - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> writer - Set this bit to force …","Field <code>EN</code> reader - Set this bit and force to enable clock …","Field <code>EN</code> writer - Set this bit and force to enable clock …","Field <code>MEM_CLK_FORCE_ON</code> reader - Set this bit and force to …","Field <code>MEM_CLK_FORCE_ON</code> writer - Set this bit and force to …","Register <code>CLK</code> reader","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 16 - Set this bit and force to enable clock signal of …","Bit 16 - Set this bit and force to enable clock signal of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit and force to activate clock signal of …","Bit 1 - Set this bit and force to activate clock signal of …","","","","Field <code>BLK_NUM</code> reader - The serial number of the block to …","Field <code>BLK_NUM</code> writer - The serial number of the block to …","eFuse command register.","Field <code>PGM_CMD</code> reader - Set this bit to send programming …","Field <code>PGM_CMD</code> writer - Set this bit to send programming …","Register <code>CMD</code> reader","Field <code>READ_CMD</code> reader - Set this bit to send read command.","Field <code>READ_CMD</code> writer - Set this bit to send read command.","Register <code>CMD</code> writer","Writes raw bits to the register.","Bits 2:5 - The serial number of the block to be …","Bits 2:5 - The serial number of the block to be …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to send programming command.","Bit 1 - Set this bit to send programming command.","Bit 0 - Set this bit to send read command.","Bit 0 - Set this bit to send read command.","","","","eFuse operation mode configuration register.","Field <code>OP_CODE</code> reader - 0x5A5A: Operate programming command …","Field <code>OP_CODE</code> writer - 0x5A5A: Operate programming command …","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","","","","Field <code>DAC_CLK_DIV</code> reader - Controls the division factor of …","Field <code>DAC_CLK_DIV</code> writer - Controls the division factor of …","Field <code>DAC_CLK_PAD_SEL</code> reader - Don’t care.","Field <code>DAC_CLK_PAD_SEL</code> writer - Don’t care.","Controls the eFuse programming voltage.","Field <code>DAC_NUM</code> reader - Controls the rising period of the …","Field <code>DAC_NUM</code> writer - Controls the rising period of the …","Field <code>OE_CLR</code> reader - Reduces the power supply of the …","Field <code>OE_CLR</code> writer - Reduces the power supply of the …","Register <code>DAC_CONF</code> reader","Register <code>DAC_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Controls the division factor of the rising …","Bits 0:7 - Controls the division factor of the rising …","Bit 8 - Don’t care.","Bit 8 - Don’t care.","Bits 9:16 - Controls the rising period of the programming …","Bits 9:16 - Controls the rising period of the programming …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - Reduces the power supply of the programming …","Bit 17 - Reduces the power supply of the programming …","","","","Field <code>DATE</code> reader - Stores eFuse version.","eFuse version register.","Field <code>DATE</code> writer - Stores eFuse version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Stores eFuse version.","Bits 0:27 - Stores eFuse version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","eFuse interrupt clear register.","Field <code>PGM_DONE_INT_CLR</code> writer - The clear signal for …","Field <code>READ_DONE_INT_CLR</code> writer - The clear signal for …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The clear signal for pgm_done interrupt.","Bit 0 - The clear signal for read_done interrupt.","","","","eFuse interrupt enable register.","Field <code>PGM_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>PGM_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> reader","Field <code>READ_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>READ_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","","","","eFuse raw interrupt register.","Field <code>PGM_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>PGM_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> reader","Field <code>READ_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>READ_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","","","","eFuse interrupt status register.","Field <code>PGM_DONE_INT_ST</code> reader - The status signal for …","Register <code>INT_ST</code> reader","Field <code>READ_DONE_INT_ST</code> reader - The status signal for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The status signal for pgm_done interrupt.","Bit 0 - The status signal for read_done interrupt.","","","","Register 0 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_RS_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_CHECK_VALUE0</code> reader","Register <code>PGM_CHECK_VALUE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit RS code to be …","Bits 0:31 - The content of the 0th 32-bit RS code to be …","","","","Register 1 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_RS_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_CHECK_VALUE1</code> reader","Register <code>PGM_CHECK_VALUE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit RS code to be …","Bits 0:31 - The content of the 1st 32-bit RS code to be …","","","","Register 2 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_RS_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_CHECK_VALUE2</code> reader","Register <code>PGM_CHECK_VALUE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","","","","Register 0 that stores data to be programmed.","Field <code>PGM_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_DATA0</code> reader","Register <code>PGM_DATA0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit data to be …","Bits 0:31 - The content of the 0th 32-bit data to be …","","","","Register 1 that stores data to be programmed.","Field <code>PGM_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_DATA1</code> reader","Register <code>PGM_DATA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit data to be …","Bits 0:31 - The content of the 1st 32-bit data to be …","","","","Register 2 that stores data to be programmed.","Field <code>PGM_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_DATA2</code> reader","Register <code>PGM_DATA2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit data to be …","Bits 0:31 - The content of the 2nd 32-bit data to be …","","","","Register 3 that stores data to be programmed.","Field <code>PGM_DATA_3</code> reader - The content of the 3rd 32-bit …","Field <code>PGM_DATA_3</code> writer - The content of the 3rd 32-bit …","Register <code>PGM_DATA3</code> reader","Register <code>PGM_DATA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 3rd 32-bit data to be …","Bits 0:31 - The content of the 3rd 32-bit data to be …","","","","Register 4 that stores data to be programmed.","Field <code>PGM_DATA_4</code> reader - The content of the 4th 32-bit …","Field <code>PGM_DATA_4</code> writer - The content of the 4th 32-bit …","Register <code>PGM_DATA4</code> reader","Register <code>PGM_DATA4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 4th 32-bit data to be …","Bits 0:31 - The content of the 4th 32-bit data to be …","","","","Register 5 that stores data to be programmed.","Field <code>PGM_DATA_5</code> reader - The content of the 5th 32-bit …","Field <code>PGM_DATA_5</code> writer - The content of the 5th 32-bit …","Register <code>PGM_DATA5</code> reader","Register <code>PGM_DATA5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 5th 32-bit data to be …","Bits 0:31 - The content of the 5th 32-bit data to be …","","","","Register 6 that stores data to be programmed.","Field <code>PGM_DATA_6</code> reader - The content of the 6th 32-bit …","Field <code>PGM_DATA_6</code> writer - The content of the 6th 32-bit …","Register <code>PGM_DATA6</code> reader","Register <code>PGM_DATA6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 6th 32-bit data to be …","Bits 0:31 - The content of the 6th 32-bit data to be …","","","","Register 7 that stores data to be programmed.","Field <code>PGM_DATA_7</code> reader - The content of the 7th 32-bit …","Field <code>PGM_DATA_7</code> writer - The content of the 7th 32-bit …","Register <code>PGM_DATA7</code> reader","Register <code>PGM_DATA7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 7th 32-bit data to be …","Bits 0:31 - The content of the 7th 32-bit data to be …","","","","Field <code>KEY0_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY0_DATA0</code> reader","Register 0 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY0.","","","","Field <code>KEY0_DATA1</code> reader - Stores the first 32 bits of KEY0.","Register <code>RD_KEY0_DATA1</code> reader","Register 1 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY0.","","","","Field <code>KEY0_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY0_DATA2</code> reader","Register 2 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY0.","","","","Field <code>KEY0_DATA3</code> reader - Stores the third 32 bits of KEY0.","Register <code>RD_KEY0_DATA3</code> reader","Register 3 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY0.","","","","Field <code>KEY0_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY0_DATA4</code> reader","Register 4 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY0.","","","","Field <code>KEY0_DATA5</code> reader - Stores the fifth 32 bits of KEY0.","Register <code>RD_KEY0_DATA5</code> reader","Register 5 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY0.","","","","Field <code>KEY0_DATA6</code> reader - Stores the sixth 32 bits of KEY0.","Register <code>RD_KEY0_DATA6</code> reader","Register 6 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY0.","","","","Field <code>KEY0_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY0_DATA7</code> reader","Register 7 of BLOCK4 (KEY0).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY0.","","","","Field <code>KEY1_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY1_DATA0</code> reader","Register 0 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY1.","","","","Field <code>KEY1_DATA1</code> reader - Stores the first 32 bits of KEY1.","Register <code>RD_KEY1_DATA1</code> reader","Register 1 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY1.","","","","Field <code>KEY1_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY1_DATA2</code> reader","Register 2 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY1.","","","","Field <code>KEY1_DATA3</code> reader - Stores the third 32 bits of KEY1.","Register <code>RD_KEY1_DATA3</code> reader","Register 3 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY1.","","","","Field <code>KEY1_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY1_DATA4</code> reader","Register 4 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY1.","","","","Field <code>KEY1_DATA5</code> reader - Stores the fifth 32 bits of KEY1.","Register <code>RD_KEY1_DATA5</code> reader","Register 5 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY1.","","","","Field <code>KEY1_DATA6</code> reader - Stores the sixth 32 bits of KEY1.","Register <code>RD_KEY1_DATA6</code> reader","Register 6 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY1.","","","","Field <code>KEY1_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY1_DATA7</code> reader","Register 7 of BLOCK5 (KEY1).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY1.","","","","Field <code>KEY2_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY2_DATA0</code> reader","Register 0 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY2.","","","","Field <code>KEY2_DATA1</code> reader - Stores the first 32 bits of KEY2.","Register <code>RD_KEY2_DATA1</code> reader","Register 1 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY2.","","","","Field <code>KEY2_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY2_DATA2</code> reader","Register 2 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY2.","","","","Field <code>KEY2_DATA3</code> reader - Stores the third 32 bits of KEY2.","Register <code>RD_KEY2_DATA3</code> reader","Register 3 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY2.","","","","Field <code>KEY2_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY2_DATA4</code> reader","Register 4 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY2.","","","","Field <code>KEY2_DATA5</code> reader - Stores the fifth 32 bits of KEY2.","Register <code>RD_KEY2_DATA5</code> reader","Register 5 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY2.","","","","Field <code>KEY2_DATA6</code> reader - Stores the sixth 32 bits of KEY2.","Register <code>RD_KEY2_DATA6</code> reader","Register 6 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY2.","","","","Field <code>KEY2_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY2_DATA7</code> reader","Register 7 of BLOCK6 (KEY2).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY2.","","","","Field <code>KEY3_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY3_DATA0</code> reader","Register 0 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY3.","","","","Field <code>KEY3_DATA1</code> reader - Stores the first 32 bits of KEY3.","Register <code>RD_KEY3_DATA1</code> reader","Register 1 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY3.","","","","Field <code>KEY3_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY3_DATA2</code> reader","Register 2 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY3.","","","","Field <code>KEY3_DATA3</code> reader - Stores the third 32 bits of KEY3.","Register <code>RD_KEY3_DATA3</code> reader","Register 3 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY3.","","","","Field <code>KEY3_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY3_DATA4</code> reader","Register 4 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY3.","","","","Field <code>KEY3_DATA5</code> reader - Stores the fifth 32 bits of KEY3.","Register <code>RD_KEY3_DATA5</code> reader","Register 5 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY3.","","","","Field <code>KEY3_DATA6</code> reader - Stores the sixth 32 bits of KEY3.","Register <code>RD_KEY3_DATA6</code> reader","Register 6 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY3.","","","","Field <code>KEY3_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY3_DATA7</code> reader","Register 7 of BLOCK7 (KEY3).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY3.","","","","Field <code>KEY4_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY4_DATA0</code> reader","Register 0 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY4.","","","","Field <code>KEY4_DATA1</code> reader - Stores the first 32 bits of KEY4.","Register <code>RD_KEY4_DATA1</code> reader","Register 1 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY4.","","","","Field <code>KEY4_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY4_DATA2</code> reader","Register 2 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY4.","","","","Field <code>KEY4_DATA3</code> reader - Stores the third 32 bits of KEY4.","Register <code>RD_KEY4_DATA3</code> reader","Register 3 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY4.","","","","Field <code>KEY4_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY4_DATA4</code> reader","Register 4 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY4.","","","","Field <code>KEY4_DATA5</code> reader - Stores the fifth 32 bits of KEY4.","Register <code>RD_KEY4_DATA5</code> reader","Register 5 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY4.","","","","Field <code>KEY4_DATA6</code> reader - Stores the sixth 32 bits of KEY4.","Register <code>RD_KEY4_DATA6</code> reader","Register 6 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY4.","","","","Field <code>KEY4_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY4_DATA7</code> reader","Register 7 of BLOCK8 (KEY4).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY4.","","","","Field <code>KEY5_DATA0</code> reader - Stores the zeroth 32 bits of …","Register <code>RD_KEY5_DATA0</code> reader","Register 0 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of KEY5.","","","","Field <code>KEY5_DATA1</code> reader - Stores the first 32 bits of KEY5.","Register <code>RD_KEY5_DATA1</code> reader","Register 1 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of KEY5.","","","","Field <code>KEY5_DATA2</code> reader - Stores the second 32 bits of …","Register <code>RD_KEY5_DATA2</code> reader","Register 2 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of KEY5.","","","","Field <code>KEY5_DATA3</code> reader - Stores the third 32 bits of KEY5.","Register <code>RD_KEY5_DATA3</code> reader","Register 3 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of KEY5.","","","","Field <code>KEY5_DATA4</code> reader - Stores the fourth 32 bits of …","Register <code>RD_KEY5_DATA4</code> reader","Register 4 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of KEY5.","","","","Field <code>KEY5_DATA5</code> reader - Stores the fifth 32 bits of KEY5.","Register <code>RD_KEY5_DATA5</code> reader","Register 5 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of KEY5.","","","","Field <code>KEY5_DATA6</code> reader - Stores the sixth 32 bits of KEY5.","Register <code>RD_KEY5_DATA6</code> reader","Register 6 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of KEY5.","","","","Field <code>KEY5_DATA7</code> reader - Stores the seventh 32 bits of …","Register <code>RD_KEY5_DATA7</code> reader","Register 7 of BLOCK9 (KEY5).","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of KEY5.","","","","Field <code>MAC_0</code> reader - Stores the low 32 bits of MAC address.","Register <code>RD_MAC_SPI_SYS_0</code> reader","BLOCK1 data register 0.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the low 32 bits of MAC address.","","","","Field <code>MAC_1</code> reader - Stores the high 16 bits of MAC …","Register <code>RD_MAC_SPI_SYS_1</code> reader","BLOCK1 data register 1.","Field <code>SPI_PAD_CONF_0</code> reader - Stores the zeroth part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Stores the high 16 bits of MAC address.","Bits 16:31 - Stores the zeroth part of SPI_PAD_CONF.","","","","Register <code>RD_MAC_SPI_SYS_2</code> reader","BLOCK1 data register 2.","Field <code>SPI_PAD_CONF_1</code> reader - Stores the first part of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first part of SPI_PAD_CONF.","","","","Register <code>RD_MAC_SPI_SYS_3</code> reader","BLOCK1 data register 3.","Field <code>SPI_PAD_CONF_2</code> reader - Stores the second part of …","Field <code>SYS_DATA_PART0_0</code> reader - Stores the fist 14 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - Stores the second part of SPI_PAD_CONF.","Bits 18:31 - Stores the fist 14 bits of the zeroth part of …","","","","Register <code>RD_MAC_SPI_SYS_4</code> reader","BLOCK1 data register 4.","Field <code>SYS_DATA_PART0_1</code> reader - Stores the fist 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fist 32 bits of the zeroth part of …","","","","Register <code>RD_MAC_SPI_SYS_5</code> reader","BLOCK1 data register 5.","Field <code>SYS_DATA_PART0_2</code> reader - Stores the second 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of the zeroth part …","","","","Field <code>BTLC_GPIO_ENABLE</code> reader - Enable btlc gpio.","Field <code>DIS_CAN</code> reader - Set this bit to disable CAN …","Field <code>DIS_DOWNLOAD_ICACHE</code> reader - Set this bit to disable …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT</code> reader - Set this bit to …","Field <code>DIS_FORCE_DOWNLOAD</code> reader - Set this bit to disable …","Field <code>DIS_ICACHE</code> reader - Set this bit to disable Icache.","Field <code>DIS_PAD_JTAG</code> reader - Set this bit to disable JTAG …","Field <code>DIS_RTC_RAM_BOOT</code> reader - Set this bit to disable …","Field <code>DIS_USB_DEVICE</code> reader - Set this bit to disable usb …","Field <code>DIS_USB_JTAG</code> reader - Set this bit to disable …","Field <code>JTAG_SEL_ENABLE</code> reader - Set this bit to enable …","Field <code>POWERGLITCH_EN</code> reader - Set this bit to enable power …","Field <code>POWER_GLITCH_DSENSE</code> reader - Sample delay …","Register <code>RD_REPEAT_DATA0</code> reader","Field <code>RD_DIS</code> reader - Set this bit to disable reading from …","BLOCK0 data register 1.","Field <code>RPT4_RESERVED6</code> reader - Reserved (used for four …","Field <code>SOFT_DIS_JTAG</code> reader - Set these bits to disable …","Field <code>USB_DREFH</code> reader - Controls single-end input …","Field <code>USB_DREFL</code> reader - Controls single-end input …","Field <code>USB_EXCHG_PINS</code> reader - Set this bit to exchange USB …","Field <code>VDD_SPI_AS_GPIO</code> reader - Set this bit to vdd spi pin …","","","Bits 27:28 - Enable btlc gpio.","Bit 14 - Set this bit to disable CAN function.","Bit 10 - Set this bit to disable Icache in download mode …","Bit 20 - Set this bit to disable flash encryption when in …","Bit 12 - Set this bit to disable the function that forces …","Bit 8 - Set this bit to disable Icache.","Bit 19 - Set this bit to disable JTAG in the hard way. …","Bit 7 - Set this bit to disable boot from RTC RAM.","Bit 11 - Set this bit to disable usb device.","Bit 9 - Set this bit to disable function of usb switch to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15 - Set this bit to enable selection between …","Bits 30:31 - Sample delay configuration of power glitch.","Bit 29 - Set this bit to enable power glitch function.","Bits 0:6 - Set this bit to disable reading from BlOCK4-10.","Bit 13 - Reserved (used for four backups method).","Bits 16:18 - Set these bits to disable JTAG in the soft …","","","","Bits 21:22 - Controls single-end input threshold vrefh, …","Bits 23:24 - Controls single-end input threshold vrefl, …","Bit 25 - Set this bit to exchange USB D+ and D- pins.","Bit 26 - Set this bit to vdd spi pin function as gpio.","Field <code>KEY_PURPOSE_0</code> reader - Purpose of Key0.","Field <code>KEY_PURPOSE_1</code> reader - Purpose of Key1.","Register <code>RD_REPEAT_DATA1</code> reader","BLOCK0 data register 2.","Field <code>RPT4_RESERVED2</code> reader - Reserved (used for four …","Field <code>SECURE_BOOT_KEY_REVOKE0</code> reader - Set this bit to …","Field <code>SECURE_BOOT_KEY_REVOKE1</code> reader - Set this bit to …","Field <code>SECURE_BOOT_KEY_REVOKE2</code> reader - Set this bit to …","Field <code>SPI_BOOT_CRYPT_CNT</code> reader - Set this bit to enable …","Field <code>WDT_DELAY_SEL</code> reader - Selects RTC watchdog timeout …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:27 - Purpose of Key0.","Bits 28:31 - Purpose of Key1.","Bits 0:15 - Reserved (used for four backups method).","Bit 21 - Set this bit to enable revoking first secure boot …","Bit 22 - Set this bit to enable revoking second secure …","Bit 23 - Set this bit to enable revoking third secure boot …","Bits 18:20 - Set this bit to enable SPI boot …","","","","Bits 16:17 - Selects RTC watchdog timeout threshold, in …","Field <code>FLASH_TPUW</code> reader - Configures flash waiting time …","Field <code>KEY_PURPOSE_2</code> reader - Purpose of Key2.","Field <code>KEY_PURPOSE_3</code> reader - Purpose of Key3.","Field <code>KEY_PURPOSE_4</code> reader - Purpose of Key4.","Field <code>KEY_PURPOSE_5</code> reader - Purpose of Key5.","Register <code>RD_REPEAT_DATA2</code> reader","BLOCK0 data register 3.","Field <code>RPT4_RESERVED0</code> reader - Reserved (used for four …","Field <code>RPT4_RESERVED3</code> reader - Reserved (used for four …","Field <code>SECURE_BOOT_AGGRESSIVE_REVOKE</code> reader - Set this bit …","Field <code>SECURE_BOOT_EN</code> reader - Set this bit to enable …","","","Bits 28:31 - Configures flash waiting time after power-up, …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Purpose of Key2.","Bits 4:7 - Purpose of Key3.","Bits 8:11 - Purpose of Key4.","Bits 12:15 - Purpose of Key5.","Bits 22:27 - Reserved (used for four backups method).","Bits 16:19 - Reserved (used for four backups method).","Bit 21 - Set this bit to enable revoking aggressive secure …","Bit 20 - Set this bit to enable secure boot.","","","","Field <code>DIS_DOWNLOAD_MODE</code> reader - Set this bit to disable …","Field <code>DIS_LEGACY_SPI_BOOT</code> reader - Set this bit to disable …","Field <code>DIS_USB_DOWNLOAD_MODE</code> reader - Set this bit to …","Field <code>ENABLE_SECURITY_DOWNLOAD</code> reader - Set this bit to …","Field <code>FLASH_ECC_EN</code> reader - Set 1 to enable ECC for flash …","Field <code>FLASH_ECC_MODE</code> reader - Set ECC mode in ROM, 0: ROM …","Field <code>FLASH_PAGE_SIZE</code> reader - Set Flash page size.","Field <code>FLASH_TYPE</code> reader - Set the maximum lines of SPI …","Field <code>FORCE_SEND_RESUME</code> reader - Set this bit to force ROM …","Field <code>PIN_POWER_SELECTION</code> reader - GPIO33-GPIO37 power …","Register <code>RD_REPEAT_DATA3</code> reader","BLOCK0 data register 4.","Field <code>RPT4_RESERVED1</code> reader - Reserved (used for four …","Field <code>SECURE_VERSION</code> reader - Secure version (used by …","Field <code>UART_PRINT_CHANNEL</code> reader - Selectes the default …","Field <code>UART_PRINT_CONTROL</code> reader - Set the default UARTboot …","","","Bit 0 - Set this bit to disable download mode (boot_mode…","Bit 1 - Set this bit to disable Legacy SPI boot mode …","Bit 4 - Set this bit to disable UART download mode through …","Bit 5 - Set this bit to enable secure UART download mode.","Bit 12 - Set 1 to enable ECC for flash boot.","Bit 3 - Set ECC mode in ROM, 0: ROM would Enable Flash ECC …","Bits 10:11 - Set Flash page size.","Bit 9 - Set the maximum lines of SPI flash. 0: four lines. …","Bit 13 - Set this bit to force ROM code to send a resume …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - GPIO33-GPIO37 power supply selection in ROM code. …","Bits 30:31 - Reserved (used for four backups method).","Bits 14:29 - Secure version (used by ESP-IDF anti-rollback …","","","","Bit 2 - Selectes the default UART print channel. 0: UART0. …","Bits 6:7 - Set the default UARTboot message output mode. …","Register <code>RD_REPEAT_DATA4</code> reader","BLOCK0 data register 5.","Field <code>RPT4_RESERVED4</code> reader - Reserved (used for four …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Reserved (used for four backups method).","","","","Field <code>BTLC_GPIO_ENABLE_ERR</code> reader - If any bit in …","Field <code>DIS_CAN_ERR</code> reader - If DIS_CAN is 1, then it …","Field <code>DIS_DOWNLOAD_ICACHE_ERR</code> reader - If …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR</code> reader - If …","Field <code>DIS_FORCE_DOWNLOAD_ERR</code> reader - If …","Field <code>DIS_ICACHE_ERR</code> reader - If DIS_ICACHE is 1, then it …","Field <code>DIS_PAD_JTAG_ERR</code> reader - If DIS_PAD_JTAG is 1, then …","Field <code>DIS_RTC_RAM_BOOT_ERR</code> reader - If DIS_RTC_RAM_BOOT is …","Field <code>DIS_USB_DEVICE_ERR</code> reader - If DIS_USB_DEVICE is 1, …","Field <code>DIS_USB_JTAG_ERR</code> reader - If DIS_USB_JTAG is 1, then …","Field <code>JTAG_SEL_ENABLE_ERR</code> reader - If JTAG_SEL_ENABLE is …","Field <code>POWERGLITCH_EN_ERR</code> reader - If POWERGLITCH_EN is 1, …","Field <code>POWER_GLITCH_DSENSE_ERR</code> reader - If any bit in …","Register <code>RD_REPEAT_ERR0</code> reader","Field <code>RD_DIS_ERR</code> reader - If any bit in RD_DIS is 1, then …","Programming error record register 0 of BLOCK0.","Field <code>RPT4_RESERVED6_ERR</code> reader - Reserved.","Field <code>SOFT_DIS_JTAG_ERR</code> reader - If SOFT_DIS_JTAG is 1, …","Field <code>USB_DREFH_ERR</code> reader - If any bit in USB_DREFH is 1, …","Field <code>USB_DREFL_ERR</code> reader - If any bit in USB_DREFL is 1, …","Field <code>USB_EXCHG_PINS_ERR</code> reader - If USB_EXCHG_PINS is 1, …","Field <code>VDD_SPI_AS_GPIO_ERR</code> reader - If VDD_SPI_AS_GPIO is …","","","Bits 27:28 - If any bit in BTLC_GPIO_ENABLE is 1, then it …","Bit 14 - If DIS_CAN is 1, then it indicates a programming …","Bit 10 - If DIS_DOWNLOAD_ICACHE is 1, then it indicates a …","Bit 20 - If DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, then it …","Bit 12 - If DIS_FORCE_DOWNLOAD is 1, then it indicates a …","Bit 8 - If DIS_ICACHE is 1, then it indicates a …","Bit 19 - If DIS_PAD_JTAG is 1, then it indicates a …","Bit 7 - If DIS_RTC_RAM_BOOT is 1, then it indicates a …","Bit 11 - If DIS_USB_DEVICE is 1, then it indicates a …","Bit 9 - If DIS_USB_JTAG is 1, then it indicates a …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 15 - If JTAG_SEL_ENABLE is 1, then it indicates a …","Bits 30:31 - If any bit in POWER_GLITCH_DSENSE is 1, then …","Bit 29 - If POWERGLITCH_EN is 1, then it indicates a …","Bits 0:6 - If any bit in RD_DIS is 1, then it indicates a …","Bit 13 - Reserved.","Bits 16:18 - If SOFT_DIS_JTAG is 1, then it indicates a …","","","","Bits 21:22 - If any bit in USB_DREFH is 1, then it …","Bits 23:24 - If any bit in USB_DREFL is 1, then it …","Bit 25 - If USB_EXCHG_PINS is 1, then it indicates a …","Bit 26 - If VDD_SPI_AS_GPIO is 1, then it indicates a …","Field <code>KEY_PURPOSE_0_ERR</code> reader - If any bit in …","Field <code>KEY_PURPOSE_1_ERR</code> reader - If any bit in …","Register <code>RD_REPEAT_ERR1</code> reader","Programming error record register 1 of BLOCK0.","Field <code>RPT4_RESERVED2_ERR</code> reader - Reserved.","Field <code>SECURE_BOOT_KEY_REVOKE0_ERR</code> reader - If …","Field <code>SECURE_BOOT_KEY_REVOKE1_ERR</code> reader - If …","Field <code>SECURE_BOOT_KEY_REVOKE2_ERR</code> reader - If …","Field <code>SPI_BOOT_CRYPT_CNT_ERR</code> reader - If any bit in …","Field <code>WDT_DELAY_SEL_ERR</code> reader - If any bit in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:27 - If any bit in KEY_PURPOSE_0 is 1, then it …","Bits 28:31 - If any bit in KEY_PURPOSE_1 is 1, then it …","Bits 0:15 - Reserved.","Bit 21 - If SECURE_BOOT_KEY_REVOKE0 is 1, then it …","Bit 22 - If SECURE_BOOT_KEY_REVOKE1 is 1, then it …","Bit 23 - If SECURE_BOOT_KEY_REVOKE2 is 1, then it …","Bits 18:20 - If any bit in SPI_BOOT_CRYPT_CNT is 1, then …","","","","Bits 16:17 - If any bit in WDT_DELAY_SEL is 1, then it …","Field <code>FLASH_TPUW_ERR</code> reader - If any bit in FLASH_TPUM is …","Field <code>KEY_PURPOSE_2_ERR</code> reader - If any bit in …","Field <code>KEY_PURPOSE_3_ERR</code> reader - If any bit in …","Field <code>KEY_PURPOSE_4_ERR</code> reader - If any bit in …","Field <code>KEY_PURPOSE_5_ERR</code> reader - If any bit in …","Register <code>RD_REPEAT_ERR2</code> reader","Programming error record register 2 of BLOCK0.","Field <code>RPT4_RESERVED0_ERR</code> reader - Reserved.","Field <code>RPT4_RESERVED3_ERR</code> reader - Reserved.","Field <code>SECURE_BOOT_AGGRESSIVE_REVOKE_ERR</code> reader - If …","Field <code>SECURE_BOOT_EN_ERR</code> reader - If SECURE_BOOT_EN is 1, …","","","Bits 28:31 - If any bit in FLASH_TPUM is 1, then it …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - If any bit in KEY_PURPOSE_2 is 1, then it …","Bits 4:7 - If any bit in KEY_PURPOSE_3 is 1, then it …","Bits 8:11 - If any bit in KEY_PURPOSE_4 is 1, then it …","Bits 12:15 - If any bit in KEY_PURPOSE_5 is 1, then it …","Bits 22:27 - Reserved.","Bits 16:19 - Reserved.","Bit 21 - If SECURE_BOOT_AGGRESSIVE_REVOKE is 1, then it …","Bit 20 - If SECURE_BOOT_EN is 1, then it indicates a …","","","","Field <code>DIS_DOWNLOAD_MODE_ERR</code> reader - If DIS_DOWNLOAD_MODE …","Field <code>DIS_LEGACY_SPI_BOOT_ERR</code> reader - If …","Field <code>DIS_USB_DOWNLOAD_MODE_ERR</code> reader - If …","Field <code>ENABLE_SECURITY_DOWNLOAD_ERR</code> reader - If …","Field <code>FLASH_ECC_EN_ERR</code> reader - If FLASH_ECC_EN_ERR is 1, …","Field <code>FLASH_ECC_MODE_ERR</code> reader - If FLASH_ECC_MODE is 1, …","Field <code>FLASH_PAGE_SIZE_ERR</code> reader - If any bits in …","Field <code>FLASH_TYPE_ERR</code> reader - If FLASH_TYPE is 1, then it …","Field <code>FORCE_SEND_RESUME_ERR</code> reader - If FORCE_SEND_RESUME …","Field <code>PIN_POWER_SELECTION_ERR</code> reader - If …","Register <code>RD_REPEAT_ERR3</code> reader","Programming error record register 3 of BLOCK0.","Field <code>RPT4_RESERVED1_ERR</code> reader - Reserved.","Field <code>SECURE_VERSION_ERR</code> reader - If any bit in …","Field <code>UART_PRINT_CHANNEL_ERR</code> reader - If …","Field <code>UART_PRINT_CONTROL_ERR</code> reader - If any bit in …","","","Bit 0 - If DIS_DOWNLOAD_MODE is 1, then it indicates a …","Bit 1 - If DIS_LEGACY_SPI_BOOT is 1, then it indicates a …","Bit 4 - If DIS_USB_DOWNLOAD_MODE is 1, then it indicates a …","Bit 5 - If ENABLE_SECURITY_DOWNLOAD is 1, then it …","Bit 12 - If FLASH_ECC_EN_ERR is 1, then it indicates a …","Bit 3 - If FLASH_ECC_MODE is 1, then it indicates a …","Bits 10:11 - If any bits in FLASH_PAGE_SIZE is 1, then it …","Bit 9 - If FLASH_TYPE is 1, then it indicates a …","Bit 13 - If FORCE_SEND_RESUME is 1, then it indicates a …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - If PIN_POWER_SELECTION is 1, then it indicates a …","Bits 30:31 - Reserved.","Bits 14:29 - If any bit in SECURE_VERSION is 1, then it …","","","","Bit 2 - If UART_PRINT_CHANNEL is 1, then it indicates a …","Bits 6:7 - If any bit in UART_PRINT_CONTROL is 1, then it …","Register <code>RD_REPEAT_ERR4</code> reader","Programming error record register 4 of BLOCK0.","Field <code>RPT4_RESERVED4_ERR</code> reader - Reserved.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Reserved.","","","","Field <code>KEY0_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY0_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY1_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY1_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY2_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY2_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY3_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY3_FAIL</code> reader - 0: Means no failure and that the …","Field <code>KEY4_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY4_FAIL</code> reader - 0: Means no failure and that the …","Field <code>MAC_SPI_8M_ERR_NUM</code> reader - The value of this signal …","Field <code>MAC_SPI_8M_FAIL</code> reader - 0: Means no failure and …","Register <code>RD_RS_ERR0</code> reader","Programming error record register 0 of BLOCK1-10.","Field <code>SYS_PART1_FAIL</code> reader - 0: Means no failure and that …","Field <code>SYS_PART1_NUM</code> reader - The value of this signal …","Field <code>USR_DATA_ERR_NUM</code> reader - The value of this signal …","Field <code>USR_DATA_FAIL</code> reader - 0: Means no failure and that …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:14 - The value of this signal means the number of …","Bit 15 - 0: Means no failure and that the data of key0 is …","Bits 16:18 - The value of this signal means the number of …","Bit 19 - 0: Means no failure and that the data of key1 is …","Bits 20:22 - The value of this signal means the number of …","Bit 23 - 0: Means no failure and that the data of key2 is …","Bits 24:26 - The value of this signal means the number of …","Bit 27 - 0: Means no failure and that the data of key3 is …","Bits 28:30 - The value of this signal means the number of …","Bit 31 - 0: Means no failure and that the data of key4 is …","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of …","Bit 7 - 0: Means no failure and that the data of system …","Bits 4:6 - The value of this signal means the number of …","","","","Bits 8:10 - The value of this signal means the number of …","Bit 11 - 0: Means no failure and that the user data is …","Field <code>KEY5_ERR_NUM</code> reader - The value of this signal means …","Field <code>KEY5_FAIL</code> reader - 0: Means no failure and that the …","Register <code>RD_RS_ERR1</code> reader","Programming error record register 1 of BLOCK1-10.","Field <code>SYS_PART2_ERR_NUM</code> reader - The value of this signal …","Field <code>SYS_PART2_FAIL</code> reader - 0: Means no failure and that …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of KEY5 is …","Bits 4:6 - The value of this signal means the number of …","Bit 7 - 0: Means no failure and that the data of system …","","","","Register <code>RD_SYS_PART1_DATA0</code> reader","Register 0 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_0</code> reader - Stores the zeroth 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the zeroth 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA1</code> reader","Register 1 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_1</code> reader - Stores the first 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the first 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA2</code> reader","Register 2 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_2</code> reader - Stores the second 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the second 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA3</code> reader","Register 3 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_3</code> reader - Stores the third 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the third 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA4</code> reader","Register 4 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_4</code> reader - Stores the fourth 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fourth 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA5</code> reader","Register 5 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_5</code> reader - Stores the fifth 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the fifth 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA6</code> reader","Register 6 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_6</code> reader - Stores the sixth 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the sixth 32 bits of the first part of …","","","","Register <code>RD_SYS_PART1_DATA7</code> reader","Register 7 of BLOCK2 (system).","Field <code>SYS_DATA_PART1_7</code> reader - Stores the seventh 32 bits …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the seventh 32 bits of the first part …","","","","Register <code>RD_SYS_PART2_DATA0</code> reader","Register 0 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_0</code> reader - Stores the 0th 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 0th 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA1</code> reader","Register 1 of BLOCK9 (KEY5).","Field <code>SYS_DATA_PART2_1</code> reader - Stores the 1st 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 1st 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA2</code> reader","Register 2 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_2</code> reader - Stores the 2nd 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 2nd 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA3</code> reader","Register 3 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_3</code> reader - Stores the 3rd 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 3rd 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA4</code> reader","Register 4 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_4</code> reader - Stores the 4th 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 4th 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA5</code> reader","Register 5 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_5</code> reader - Stores the 5th 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 5th 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA6</code> reader","Register 6 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_6</code> reader - Stores the 6th 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 6th 32 bits of the 2nd part of …","","","","Register <code>RD_SYS_PART2_DATA7</code> reader","Register 7 of BLOCK10 (system).","Field <code>SYS_DATA_PART2_7</code> reader - Stores the 7th 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the 7th 32 bits of the 2nd part of …","","","","Register <code>RD_TIM_CONF</code> reader","Configures read timing parameters.","Field <code>READ_INIT_NUM</code> reader - Configures the initial read …","Field <code>READ_INIT_NUM</code> writer - Configures the initial read …","Register <code>RD_TIM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 24:31 - Configures the initial read time of eFuse.","","","","Register <code>RD_USR_DATA0</code> reader","Register 0 of BLOCK3 (user).","Field <code>USR_DATA0</code> reader - Stores the zeroth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the zeroth 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA1</code> reader","Register 1 of BLOCK3 (user).","Field <code>USR_DATA1</code> reader - Stores the first 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the first 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA2</code> reader","Register 2 of BLOCK3 (user).","Field <code>USR_DATA2</code> reader - Stores the second 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the second 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA3</code> reader","Register 3 of BLOCK3 (user).","Field <code>USR_DATA3</code> reader - Stores the third 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the third 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA4</code> reader","Register 4 of BLOCK3 (user).","Field <code>USR_DATA4</code> reader - Stores the fourth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the fourth 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA5</code> reader","Register 5 of BLOCK3 (user).","Field <code>USR_DATA5</code> reader - Stores the fifth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the fifth 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA6</code> reader","Register 6 of BLOCK3 (user).","Field <code>USR_DATA6</code> reader - Stores the sixth 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the sixth 32 bits of BLOCK3 (user).","Register <code>RD_USR_DATA7</code> reader","Register 7 of BLOCK3 (user).","Field <code>USR_DATA7</code> reader - Stores the seventh 32 bits of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stores the seventh 32 bits of BLOCK3 (user).","Register <code>RD_WR_DIS</code> reader","BLOCK0 data register 0.","Field <code>WR_DIS</code> reader - Disable programming of individual …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Disable programming of individual eFuses.","Field <code>OTP_CSB_SW</code> reader - The value of OTP_CSB_SW.","Field <code>OTP_LOAD_SW</code> reader - The value of OTP_LOAD_SW.","Field <code>OTP_PGENB_SW</code> reader - The value of OTP_PGENB_SW.","Field <code>OTP_STROBE_SW</code> reader - The value of OTP_STROBE_SW.","Field <code>OTP_VDDQ_C_SYNC2</code> reader - The value of …","Field <code>OTP_VDDQ_IS_SW</code> reader - The value of OTP_VDDQ_IS_SW.","Register <code>STATUS</code> reader","Field <code>REPEAT_ERR_CNT</code> reader - Indicates the number of …","Field <code>STATE</code> reader - Indicates the state of the eFuse …","eFuse status register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The value of OTP_CSB_SW.","Bit 4 - The value of OTP_LOAD_SW.","Bit 8 - The value of OTP_PGENB_SW.","Bit 6 - The value of OTP_STROBE_SW.","Bit 5 - The value of OTP_VDDQ_C_SYNC2.","Bit 9 - The value of OTP_VDDQ_IS_SW.","Bits 10:17 - Indicates the number of error bits during …","Bits 0:3 - Indicates the state of the eFuse state machine.","","","","Field <code>PWR_ON_NUM</code> reader - Configures the power up time for …","Field <code>PWR_ON_NUM</code> writer - Configures the power up time for …","Register <code>WR_TIM_CONF1</code> reader","Register <code>WR_TIM_CONF1</code> writer","Configuration register 1 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23 - Configures the power up time for VDDQ.","Bits 8:23 - Configures the power up time for VDDQ.","","","","Field <code>PWR_OFF_NUM</code> reader - Configures the power outage …","Field <code>PWR_OFF_NUM</code> writer - Configures the power outage …","Register <code>WR_TIM_CONF2</code> reader","Register <code>WR_TIM_CONF2</code> writer","Configuration register 2 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Configures the power outage time for VDDQ.","Bits 0:15 - Configures the power outage time for VDDQ.","","","","CACHE_ACS_CNT_CLR (w) register accessor: This description …","CACHE_CONF_MISC (rw) register accessor: This description …","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON (rw) register accessor: …","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE (rw) register …","CACHE_ILG_INT_CLR (w) register accessor: This description …","CACHE_ILG_INT_ENA (rw) register accessor: This description …","CACHE_ILG_INT_ST (r) register accessor: This description …","CACHE_MMU_FAULT_CONTENT (r) register accessor: This …","CACHE_MMU_FAULT_VADDR (r) register accessor: This …","CACHE_MMU_OWNER (rw) register accessor: This description …","CACHE_MMU_POWER_CTRL (rw) register accessor: This …","CACHE_PRELOAD_INT_CTRL (rw) register accessor: This …","CACHE_REQUEST (rw) register accessor: This description …","CACHE_STATE (r) register accessor: This description will …","CACHE_SYNC_INT_CTRL (rw) register accessor: This …","CACHE_WRAP_AROUND_CTRL (rw) register accessor: This …","CLOCK_GATE (rw) register accessor: This description will …","CORE0_ACS_CACHE_INT_CLR (w) register accessor: This …","CORE0_ACS_CACHE_INT_ENA (rw) register accessor: This …","CORE0_ACS_CACHE_INT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_VADDR (r) register accessor: This …","CORE0_IBUS_REJECT_ST (r) register accessor: This …","CORE0_IBUS_REJECT_VADDR (r) register accessor: This …","DBUS_ACS_CNT (r) register accessor: This description will …","DBUS_ACS_FLASH_MISS_CNT (r) register accessor: This …","DBUS_PMS_TBL_ATTR (rw) register accessor: This description …","DBUS_PMS_TBL_BOUNDARY0 (rw) register accessor: This …","DBUS_PMS_TBL_BOUNDARY1 (rw) register accessor: This …","DBUS_PMS_TBL_BOUNDARY2 (rw) register accessor: This …","DBUS_PMS_TBL_LOCK (rw) register accessor: This description …","DBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","DBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","IBUS_ACS_CNT (r) register accessor: This description will …","IBUS_ACS_MISS_CNT (r) register accessor: This description …","IBUS_PMS_TBL_ATTR (rw) register accessor: This description …","IBUS_PMS_TBL_BOUNDARY0 (rw) register accessor: This …","IBUS_PMS_TBL_BOUNDARY1 (rw) register accessor: This …","IBUS_PMS_TBL_BOUNDARY2 (rw) register accessor: This …","IBUS_PMS_TBL_LOCK (rw) register accessor: This description …","IBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","IBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","ICACHE_ATOMIC_OPERATE_ENA (rw) register accessor: This …","ICACHE_AUTOLOAD_CTRL (rw) register accessor: This …","ICACHE_AUTOLOAD_SCT0_ADDR (rw) register accessor: This …","ICACHE_AUTOLOAD_SCT0_SIZE (rw) register accessor: This …","ICACHE_AUTOLOAD_SCT1_ADDR (rw) register accessor: This …","ICACHE_AUTOLOAD_SCT1_SIZE (rw) register accessor: This …","ICACHE_CTRL (rw) register accessor: This description will …","ICACHE_CTRL1 (rw) register accessor: This description will …","ICACHE_FREEZE (rw) register accessor: This description …","ICACHE_LOCK_ADDR (rw) register accessor: This description …","ICACHE_LOCK_CTRL (rw) register accessor: This description …","ICACHE_LOCK_SIZE (rw) register accessor: This description …","ICACHE_PRELOAD_ADDR (rw) register accessor: This …","ICACHE_PRELOAD_CTRL (rw) register accessor: This …","ICACHE_PRELOAD_SIZE (rw) register accessor: This …","ICACHE_PRELOCK_CTRL (rw) register accessor: This …","ICACHE_PRELOCK_SCT0_ADDR (rw) register accessor: This …","ICACHE_PRELOCK_SCT1_ADDR (rw) register accessor: This …","ICACHE_PRELOCK_SCT_SIZE (rw) register accessor: This …","ICACHE_SYNC_ADDR (rw) register accessor: This description …","ICACHE_SYNC_CTRL (rw) register accessor: This description …","ICACHE_SYNC_SIZE (rw) register accessor: This description …","ICACHE_TAG_POWER_CTRL (rw) register accessor: This …","REG_DATE (rw) register accessor: This description will be …","Register block","","","This description will be updated in the near future.","0x64 - This description will be updated in the near future.","This description will be updated in the near future.","0xc8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb4 - This description will be updated in the near future.","This description will be updated in the near future.","0x7c - This description will be updated in the near future.","This description will be updated in the near future.","0x78 - This description will be updated in the near future.","This description will be updated in the near future.","0x80 - This description will be updated in the near future.","This description will be updated in the near future.","0xa0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa4 - This description will be updated in the near future.","This description will be updated in the near future.","0xc4 - This description will be updated in the near future.","This description will be updated in the near future.","0xac - This description will be updated in the near future.","This description will be updated in the near future.","0xbc - This description will be updated in the near future.","This description will be updated in the near future.","0xd4 - This description will be updated in the near future.","This description will be updated in the near future.","0xb0 - This description will be updated in the near future.","This description will be updated in the near future.","0xc0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa8 - This description will be updated in the near future.","This description will be updated in the near future.","0x100 - This description will be updated in the near …","This description will be updated in the near future.","0x88 - This description will be updated in the near future.","This description will be updated in the near future.","0x84 - This description will be updated in the near future.","This description will be updated in the near future.","0x8c - This description will be updated in the near future.","This description will be updated in the near future.","0x90 - This description will be updated in the near future.","This description will be updated in the near future.","0x94 - This description will be updated in the near future.","This description will be updated in the near future.","0x98 - This description will be updated in the near future.","This description will be updated in the near future.","0x9c - This description will be updated in the near future.","This description will be updated in the near future.","0x74 - This description will be updated in the near future.","This description will be updated in the near future.","0x70 - This description will be updated in the near future.","This description will be updated in the near future.","0xfc - This description will be updated in the near future.","This description will be updated in the near future.","0xf0 - This description will be updated in the near future.","This description will be updated in the near future.","0xf4 - This description will be updated in the near future.","This description will be updated in the near future.","0xf8 - This description will be updated in the near future.","This description will be updated in the near future.","0xec - This description will be updated in the near future.","This description will be updated in the near future.","0x60 - This description will be updated in the near future.","This description will be updated in the near future.","0x5c - This description will be updated in the near future.","Returns the argument unchanged.","This description will be updated in the near future.","0x6c - This description will be updated in the near future.","This description will be updated in the near future.","0x68 - This description will be updated in the near future.","This description will be updated in the near future.","0xe8 - This description will be updated in the near future.","This description will be updated in the near future.","0xdc - This description will be updated in the near future.","This description will be updated in the near future.","0xe0 - This description will be updated in the near future.","This description will be updated in the near future.","0xe4 - This description will be updated in the near future.","This description will be updated in the near future.","0xd8 - This description will be updated in the near future.","This description will be updated in the near future.","0x58 - This description will be updated in the near future.","This description will be updated in the near future.","0x54 - This description will be updated in the near future.","This description will be updated in the near future.","0xd0 - This description will be updated in the near future.","This description will be updated in the near future.","0x40 - This description will be updated in the near future.","This description will be updated in the near future.","0x44 - This description will be updated in the near future.","This description will be updated in the near future.","0x48 - This description will be updated in the near future.","This description will be updated in the near future.","0x4c - This description will be updated in the near future.","This description will be updated in the near future.","0x50 - This description will be updated in the near future.","This description will be updated in the near future.","0x00 - This description will be updated in the near future.","This description will be updated in the near future.","0x04 - This description will be updated in the near future.","This description will be updated in the near future.","0xcc - This description will be updated in the near future.","This description will be updated in the near future.","0x20 - This description will be updated in the near future.","This description will be updated in the near future.","0x1c - This description will be updated in the near future.","This description will be updated in the near future.","0x24 - This description will be updated in the near future.","This description will be updated in the near future.","0x38 - This description will be updated in the near future.","This description will be updated in the near future.","0x34 - This description will be updated in the near future.","This description will be updated in the near future.","0x3c - This description will be updated in the near future.","This description will be updated in the near future.","0x0c - This description will be updated in the near future.","This description will be updated in the near future.","0x10 - This description will be updated in the near future.","This description will be updated in the near future.","0x14 - This description will be updated in the near future.","This description will be updated in the near future.","0x18 - This description will be updated in the near future.","This description will be updated in the near future.","0x2c - This description will be updated in the near future.","This description will be updated in the near future.","0x28 - This description will be updated in the near future.","This description will be updated in the near future.","0x30 - This description will be updated in the near future.","This description will be updated in the near future.","0x08 - This description will be updated in the near future.","Calls <code>U::from(self)</code>.","This description will be updated in the near future.","0x3fc - This description will be updated in the near …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Field <code>IBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Register <code>CACHE_ACS_CNT_CLR</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to clear dbus counter.","Returns the argument unchanged.","Bit 0 - The bit is used to clear ibus counter.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> reader - The …","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> writer - The …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> reader - The bit …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> writer - The bit …","Field <code>CACHE_TRACE_ENA</code> reader - The bit is used to enable …","Field <code>CACHE_TRACE_ENA</code> writer - The bit is used to enable …","Register <code>CACHE_CONF_MISC</code> reader","Register <code>CACHE_CONF_MISC</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable checking mmu entry …","Bit 0 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bit 2 - The bit is used to enable cache trace function.","Bit 2 - The bit is used to enable cache trace function.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> reader - The bit is used to …","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> writer - The bit is used to …","Field <code>CLK_FORCE_ON_CRYPT</code> reader - The bit is used to close …","Field <code>CLK_FORCE_ON_CRYPT</code> writer - The bit is used to close …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> reader - The bit is used …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> writer - The bit is used …","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> reader","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to close clock gating of automatic …","Bit 1 - The bit is used to close clock gating of automatic …","Bit 2 - The bit is used to close clock gating of external …","Bit 2 - The bit is used to close clock gating of external …","Bit 0 - The bit is used to close clock gating of manual …","Bit 0 - The bit is used to close clock gating of manual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> reader","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> writer - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> writer - Reserved.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 1 - Reserved.","Bit 1 - Reserved.","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_CLR</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to clear interrupt by dbus counter …","Returns the argument unchanged.","Bit 7 - The bit is used to clear interrupt by ibus counter …","Bit 1 - The bit is used to clear interrupt by preload …","Bit 0 - The bit is used to clear interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to clear interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_ENA</code> reader","Register <code>CACHE_ILG_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to enable interrupt by dbus …","Bit 8 - The bit is used to enable interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 0 - The bit is used to enable interrupt by sync …","Bit 0 - The bit is used to enable interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to enable interrupt by mmu entry …","Bit 5 - The bit is used to enable interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS_ACS_FLASH_MISS_CNT_OVF_ST</code> reader - The bit is …","Field <code>IBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_ST</code> reader - The bit is used …","Field <code>ICACHE_SYNC_OP_FAULT_ST</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_ST</code> reader - The bit is used to …","Register <code>CACHE_ILG_INT_ST</code> reader","","","Bit 9 - The bit is used to indicate interrupt by dbus …","Bit 10 - The bit is used to indicate interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to indicate interrupt by ibus …","Bit 8 - The bit is used to indicate interrupt by ibus …","Bit 1 - The bit is used to indicate interrupt by preload …","Bit 0 - The bit is used to indicate interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to indicate interrupt by mmu entry …","","","","Field <code>CACHE_MMU_FAULT_CODE</code> reader - The right-most 3 bits …","Field <code>CACHE_MMU_FAULT_CONTENT</code> reader - The bits are used …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_CONTENT</code> reader","","","Bits 10:13 - The right-most 3 bits are used to indicate …","Bits 0:9 - The bits are used to indicate the content of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_FAULT_VADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_OWNER</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CACHE_MMU_OWNER</code> writer - The bits are used to …","Register <code>CACHE_MMU_OWNER</code> reader","Register <code>CACHE_MMU_OWNER</code> writer","Writes raw bits to the register.","","","Bits 0:3 - The bits are used to specify the owner of …","Bits 0:3 - The bits are used to specify the owner of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_POWER_CTRL</code> reader","Register <code>CACHE_MMU_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable clock gating to save …","Bit 0 - The bit is used to enable clock gating to save …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_PRELOAD_INT_CTRL</code> reader","Register <code>CACHE_PRELOAD_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>BYPASS</code> reader - The bit is used to disable request …","Field <code>BYPASS</code> writer - The bit is used to disable request …","This description will be updated in the near future.","Register <code>CACHE_REQUEST</code> reader","Register <code>CACHE_REQUEST</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable request recording which …","Bit 0 - The bit is used to disable request recording which …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_STATE</code> reader - The bit is used to indicate …","Register <code>CACHE_STATE</code> reader","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to indicate whether icache …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SYNC_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_SYNC_INT_CTRL</code> reader","Register <code>CACHE_SYNC_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_FLASH_WRAP_AROUND</code> reader - The bit is used to …","Field <code>CACHE_FLASH_WRAP_AROUND</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_WRAP_AROUND_CTRL</code> reader","Register <code>CACHE_WRAP_AROUND_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable wrap around mode when …","Bit 0 - The bit is used to enable wrap around mode when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clock gate enable.","Field <code>CLK_EN</code> writer - clock gate enable.","This description will be updated in the near future.","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clock gate enable.","Bit 0 - clock gate enable.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to clear interrupt by cpu access …","Bit 4 - The bit is used to clear interrupt by …","Bit 5 - The bit is used to clear interrupt by dbus trying …","Bit 0 - The bit is used to clear interrupt by cpu access …","Bit 2 - The bit is used to clear interrupt by …","Bit 1 - The bit is used to clear interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ENA</code> reader","Register <code>CORE0_ACS_CACHE_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 4 - The bit is used to enable interrupt by …","Bit 4 - The bit is used to enable interrupt by …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 2 - The bit is used to enable interrupt by …","Bit 2 - The bit is used to enable interrupt by …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_DBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_IBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ST</code> reader","","","Bit 3 - The bit is used to indicate interrupt by cpu …","Bit 4 - The bit is used to indicate interrupt by …","Bit 5 - The bit is used to indicate interrupt by dbus …","Bit 0 - The bit is used to indicate interrupt by cpu …","Bit 2 - The bit is used to indicate interrupt by …","Bit 1 - The bit is used to indicate interrupt by ibus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_DBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_DBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_DBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_DBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_IBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_IBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_IBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_IBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_IBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_ACS_CNT</code> reader - The bits are used to count the …","This description will be updated in the near future.","Register <code>DBUS_ACS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of dbus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_ACS_FLASH_MISS_CNT</code> reader - The bits are used …","This description will be updated in the near future.","Register <code>DBUS_ACS_FLASH_MISS_CNT</code> reader","","","Bits 0:31 - The bits are used to count the number of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_PMS_SCT1_ATTR</code> reader - The bit is used to …","Field <code>DBUS_PMS_SCT1_ATTR</code> writer - The bit is used to …","Field <code>DBUS_PMS_SCT2_ATTR</code> reader - The bit is used to …","Field <code>DBUS_PMS_SCT2_ATTR</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>DBUS_PMS_TBL_ATTR</code> reader","Register <code>DBUS_PMS_TBL_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - The bit is used to configure attribute of the …","Bits 0:1 - The bit is used to configure attribute of the …","Bits 2:3 - The bit is used to configure attribute of the …","Bits 2:3 - The bit is used to configure attribute of the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_PMS_BOUNDARY0</code> reader - The bit is used to …","Field <code>DBUS_PMS_BOUNDARY0</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>DBUS_PMS_TBL_BOUNDARY0</code> reader","Register <code>DBUS_PMS_TBL_BOUNDARY0</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The bit is used to configure the dbus …","Bits 0:11 - The bit is used to configure the dbus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_PMS_BOUNDARY1</code> reader - The bit is used to …","Field <code>DBUS_PMS_BOUNDARY1</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>DBUS_PMS_TBL_BOUNDARY1</code> reader","Register <code>DBUS_PMS_TBL_BOUNDARY1</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The bit is used to configure the dbus …","Bits 0:11 - The bit is used to configure the dbus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_PMS_BOUNDARY2</code> reader - The bit is used to …","Field <code>DBUS_PMS_BOUNDARY2</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>DBUS_PMS_TBL_BOUNDARY2</code> reader","Register <code>DBUS_PMS_TBL_BOUNDARY2</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The bit is used to configure the dbus …","Bits 0:11 - The bit is used to configure the dbus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_PMS_LOCK</code> reader - The bit is used to configure …","Field <code>DBUS_PMS_LOCK</code> writer - The bit is used to configure …","This description will be updated in the near future.","Register <code>DBUS_PMS_TBL_LOCK</code> reader","Register <code>DBUS_PMS_TBL_LOCK</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to configure the ibus permission …","Bit 0 - The bit is used to configure the ibus permission …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_END_VADDR</code> reader","Register <code>DBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_START_VADDR</code> reader","Register <code>DBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_ACS_CNT</code> reader - The bits are used to count the …","This description will be updated in the near future.","Register <code>IBUS_ACS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of ibus …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_ACS_MISS_CNT</code> reader - The bits are used to …","This description will be updated in the near future.","Register <code>IBUS_ACS_MISS_CNT</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to count the number of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_PMS_SCT1_ATTR</code> reader - The bit is used to …","Field <code>IBUS_PMS_SCT1_ATTR</code> writer - The bit is used to …","Field <code>IBUS_PMS_SCT2_ATTR</code> reader - The bit is used to …","Field <code>IBUS_PMS_SCT2_ATTR</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>IBUS_PMS_TBL_ATTR</code> reader","Register <code>IBUS_PMS_TBL_ATTR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:3 - The bit is used to configure attribute of the …","Bits 0:3 - The bit is used to configure attribute of the …","Bits 4:7 - The bit is used to configure attribute of the …","Bits 4:7 - The bit is used to configure attribute of the …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_PMS_BOUNDARY0</code> reader - The bit is used to …","Field <code>IBUS_PMS_BOUNDARY0</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>IBUS_PMS_TBL_BOUNDARY0</code> reader","Register <code>IBUS_PMS_TBL_BOUNDARY0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to configure the ibus …","Bits 0:11 - The bit is used to configure the ibus …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_PMS_BOUNDARY1</code> reader - The bit is used to …","Field <code>IBUS_PMS_BOUNDARY1</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>IBUS_PMS_TBL_BOUNDARY1</code> reader","Register <code>IBUS_PMS_TBL_BOUNDARY1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to configure the ibus …","Bits 0:11 - The bit is used to configure the ibus …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_PMS_BOUNDARY2</code> reader - The bit is used to …","Field <code>IBUS_PMS_BOUNDARY2</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>IBUS_PMS_TBL_BOUNDARY2</code> reader","Register <code>IBUS_PMS_TBL_BOUNDARY2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to configure the ibus …","Bits 0:11 - The bit is used to configure the ibus …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_PMS_LOCK</code> reader - The bit is used to configure …","Field <code>IBUS_PMS_LOCK</code> writer - The bit is used to configure …","This description will be updated in the near future.","Register <code>IBUS_PMS_TBL_LOCK</code> reader","Register <code>IBUS_PMS_TBL_LOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to configure the ibus permission …","Bit 0 - The bit is used to configure the ibus permission …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_END_VADDR</code> reader","Register <code>IBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_START_VADDR</code> reader","Register <code>IBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader - The bit is used …","This description will be updated in the near future.","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer - The bit is used …","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate icache atomic …","Bit 0 - The bit is used to activate icache atomic …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_AUTOLOAD_DONE</code> reader - The bit is used to …","Field <code>ICACHE_AUTOLOAD_ENA</code> reader - The bit is used to …","Field <code>ICACHE_AUTOLOAD_ENA</code> writer - The bit is used to …","Field <code>ICACHE_AUTOLOAD_ORDER</code> reader - The bits are used to …","Field <code>ICACHE_AUTOLOAD_ORDER</code> writer - The bits are used to …","Field <code>ICACHE_AUTOLOAD_RQST</code> reader - The bits are used to …","Field <code>ICACHE_AUTOLOAD_RQST</code> writer - The bits are used to …","Field <code>ICACHE_AUTOLOAD_SCT0_ENA</code> reader - The bits are used …","Field <code>ICACHE_AUTOLOAD_SCT0_ENA</code> writer - The bits are used …","Field <code>ICACHE_AUTOLOAD_SCT1_ENA</code> reader - The bits are used …","Field <code>ICACHE_AUTOLOAD_SCT1_ENA</code> writer - The bits are used …","Register <code>ICACHE_AUTOLOAD_CTRL</code> reader","Register <code>ICACHE_AUTOLOAD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - The bit is used to indicate autoload operation is …","Bit 2 - The bit is used to enable and disable autoload …","Bit 2 - The bit is used to enable and disable autoload …","Bit 4 - The bits are used to configure the direction of …","Bit 4 - The bits are used to configure the direction of …","Bits 5:6 - The bits are used to configure trigger …","Bits 5:6 - The bits are used to configure trigger …","Bit 0 - The bits are used to enable the first section for …","Bit 0 - The bits are used to enable the first section for …","Bit 1 - The bits are used to enable the second section for …","Bit 1 - The bits are used to enable the second section for …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_AUTOLOAD_SCT0_ADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_AUTOLOAD_SCT0_ADDR</code> writer - The bits are used …","Register <code>ICACHE_AUTOLOAD_SCT0_ADDR</code> reader","Register <code>ICACHE_AUTOLOAD_SCT0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_AUTOLOAD_SCT0_SIZE</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_AUTOLOAD_SCT0_SIZE</code> writer - The bits are used …","Register <code>ICACHE_AUTOLOAD_SCT0_SIZE</code> reader","Register <code>ICACHE_AUTOLOAD_SCT0_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:26 - The bits are used to configure the length of …","Bits 0:26 - The bits are used to configure the length of …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_AUTOLOAD_SCT1_ADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_AUTOLOAD_SCT1_ADDR</code> writer - The bits are used …","Register <code>ICACHE_AUTOLOAD_SCT1_ADDR</code> reader","Register <code>ICACHE_AUTOLOAD_SCT1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_AUTOLOAD_SCT1_SIZE</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_AUTOLOAD_SCT1_SIZE</code> writer - The bits are used …","Register <code>ICACHE_AUTOLOAD_SCT1_SIZE</code> reader","Register <code>ICACHE_AUTOLOAD_SCT1_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:26 - The bits are used to configure the length of …","Bits 0:26 - The bits are used to configure the length of …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_ENABLE</code> reader - The bit is used to activate …","Field <code>ICACHE_ENABLE</code> writer - The bit is used to activate …","Register <code>ICACHE_CTRL</code> reader","Register <code>ICACHE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SHUT_DBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_DBUS</code> writer - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> writer - The bit is used to disable …","Register <code>ICACHE_CTRL1</code> reader","Register <code>ICACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Calls <code>U::from(self)</code>.","","","","Field <code>DONE</code> reader - The bit is used to indicate icache …","Field <code>ENA</code> reader - The bit is used to enable icache freeze …","Field <code>ENA</code> writer - The bit is used to enable icache freeze …","This description will be updated in the near future.","Field <code>MODE</code> reader - The bit is used to configure freeze …","Field <code>MODE</code> writer - The bit is used to configure freeze …","Register <code>ICACHE_FREEZE</code> reader","Register <code>ICACHE_FREEZE</code> writer","Writes raw bits to the register.","","","Bit 2 - The bit is used to indicate icache freeze success","Bit 0 - The bit is used to enable icache freeze mode","Bit 0 - The bit is used to enable icache freeze mode","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to configure freeze mode, 0: …","Bit 1 - The bit is used to configure freeze mode, 0: …","","","","Field <code>ICACHE_LOCK_ADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_LOCK_ADDR</code> writer - The bits are used to …","Register <code>ICACHE_LOCK_ADDR</code> reader","Register <code>ICACHE_LOCK_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_LOCK_DONE</code> reader - The bit is used to …","Field <code>ICACHE_LOCK_ENA</code> reader - The bit is used to enable …","Field <code>ICACHE_LOCK_ENA</code> writer - The bit is used to enable …","Field <code>ICACHE_UNLOCK_ENA</code> reader - The bit is used to enable …","Field <code>ICACHE_UNLOCK_ENA</code> writer - The bit is used to enable …","Register <code>ICACHE_LOCK_CTRL</code> reader","Register <code>ICACHE_LOCK_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to indicate unlock/lock operation …","Bit 0 - The bit is used to enable lock operation. It will …","Bit 0 - The bit is used to enable lock operation. It will …","Bit 1 - The bit is used to enable unlock operation. It …","Bit 1 - The bit is used to enable unlock operation. It …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_LOCK_SIZE</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_LOCK_SIZE</code> writer - The bits are used to …","Register <code>ICACHE_LOCK_SIZE</code> reader","Register <code>ICACHE_LOCK_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to configure the length for …","Bits 0:15 - The bits are used to configure the length for …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOAD_ADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_ADDR</code> writer - The bits are used to …","Register <code>ICACHE_PRELOAD_ADDR</code> reader","Register <code>ICACHE_PRELOAD_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_DONE</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_ENA</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_ORDER</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_ORDER</code> writer - The bit is used to …","Register <code>ICACHE_PRELOAD_CTRL</code> reader","Register <code>ICACHE_PRELOAD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1 - The bit is used to indicate preload operation is …","Bit 0 - The bit is used to enable preload operation. It …","Bit 0 - The bit is used to enable preload operation. It …","Bit 2 - The bit is used to configure the direction of …","Bit 2 - The bit is used to configure the direction of …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOAD_SIZE</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_SIZE</code> writer - The bits are used to …","Register <code>ICACHE_PRELOAD_SIZE</code> reader","Register <code>ICACHE_PRELOAD_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:15 - The bits are used to configure the length for …","Bits 0:15 - The bits are used to configure the length for …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_PRELOCK_SCT0_EN</code> reader - The bit is used to …","Field <code>ICACHE_PRELOCK_SCT0_EN</code> writer - The bit is used to …","Field <code>ICACHE_PRELOCK_SCT1_EN</code> reader - The bit is used to …","Field <code>ICACHE_PRELOCK_SCT1_EN</code> writer - The bit is used to …","Register <code>ICACHE_PRELOCK_CTRL</code> reader","Register <code>ICACHE_PRELOCK_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to enable the first section of …","Bit 0 - The bit is used to enable the first section of …","Bit 1 - The bit is used to enable the second section of …","Bit 1 - The bit is used to enable the second section of …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOCK_SCT0_ADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_PRELOCK_SCT0_ADDR</code> writer - The bits are used …","Register <code>ICACHE_PRELOCK_SCT0_ADDR</code> reader","Register <code>ICACHE_PRELOCK_SCT0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the first start …","Bits 0:31 - The bits are used to configure the first start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOCK_SCT1_ADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>ICACHE_PRELOCK_SCT1_ADDR</code> writer - The bits are used …","Register <code>ICACHE_PRELOCK_SCT1_ADDR</code> reader","Register <code>ICACHE_PRELOCK_SCT1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the second …","Bits 0:31 - The bits are used to configure the second …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOCK_SCT0_SIZE</code> reader - The bits are used …","Field <code>ICACHE_PRELOCK_SCT0_SIZE</code> writer - The bits are used …","Field <code>ICACHE_PRELOCK_SCT1_SIZE</code> reader - The bits are used …","Field <code>ICACHE_PRELOCK_SCT1_SIZE</code> writer - The bits are used …","This description will be updated in the near future.","Register <code>ICACHE_PRELOCK_SCT_SIZE</code> reader","Register <code>ICACHE_PRELOCK_SCT_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 16:31 - The bits are used to configure the first …","Bits 16:31 - The bits are used to configure the first …","Bits 0:15 - The bits are used to configure the second …","Bits 0:15 - The bits are used to configure the second …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_ADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_ADDR</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_ADDR</code> reader","Register <code>ICACHE_SYNC_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_INVALIDATE_ENA</code> reader - The bit is used to …","Field <code>ICACHE_INVALIDATE_ENA</code> writer - The bit is used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_DONE</code> reader - The bit is used to …","Register <code>ICACHE_SYNC_CTRL</code> reader","Register <code>ICACHE_SYNC_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 1 - The bit is used to indicate invalidate operation …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_SIZE</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_SIZE</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_SIZE</code> reader","Register <code>ICACHE_SYNC_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:22 - The bits are used to configure the length for …","Bits 0:22 - The bits are used to configure the length for …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>ICACHE_TAG_POWER_CTRL</code> reader","Register <code>ICACHE_TAG_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to close clock gating of icache …","Bit 0 - The bit is used to close clock gating of icache …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - version information","Field <code>DATE</code> writer - version information","Register <code>REG_DATE</code> reader","This description will be updated in the near future.","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - version information","Bits 0:27 - version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit-wise field reader","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Field reader.","Raw field type","Write field Proxy with unsafe <code>bits</code>","Write field Proxy with safe <code>bits</code>","Specifies the register bits that are not changed if you …","Register reader.","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …)","Trait implemented by readable registers to enable the <code>read</code> …","This structure provides volatile access to registers.","Raw register type","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Raw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Register writer.","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Trait implemented by writeable registers.","Specifies the register bits that are not changed if you …","Returns the underlying memory address of register.","Value of the field as raw bits.","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Returns <code>true</code> if the bit is clear (0).","Returns <code>true</code> if the bit is set (1).","Reads raw bits from register.","Reads raw bits from field.","Writes raw bits to the field","Writes raw bits to the field","","","Clears the field bit","Clears the field bit","Clears the field bit by passing one","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Mask for bits of width <code>WI</code>","Modifies the contents of the register by reading and then …","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Mask for bits of width 1","Reads the contents of a <code>Readable</code> register.","Writes the reset value to <code>Writable</code> register.","Reset value of the register.","Sets the field bit","Sets the field bit","Sets the field bit by passing zero","Toggle the field bit by passing one","Toggle the field bit by passing zero","","","","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Writes bits to a <code>Writable</code> register.","Writes 0 to a <code>Writable</code> register.","BT_SELECT (rw) register accessor: GPIO bit select register","CLOCK_GATE (rw) register accessor: GPIO clock gate register","CPUSDIO_INT (r) register accessor: GPIO CPUSDIO interrupt …","ENABLE (rw) register accessor: GPIO output enable register","ENABLE_W1TC (w) register accessor: GPIO output enable …","ENABLE_W1TS (w) register accessor: GPIO output enable set …","FUNC_IN_SEL_CFG (rw) register accessor: GPIO input …","FUNC_OUT_SEL_CFG (rw) register accessor: GPIO output …","IN (r) register accessor: GPIO input register","OUT (rw) register accessor: GPIO output register","OUT_W1TC (w) register accessor: GPIO output clear register","OUT_W1TS (w) register accessor: GPIO output set register","PCPU_INT (r) register accessor: GPIO PRO_CPU interrupt …","PCPU_NMI_INT (r) register accessor: GPIO PRO_CPU(not …","PIN (rw) register accessor: GPIO pin configuration register","REG_DATE (rw) register accessor: GPIO version register","Register block","SDIO_SELECT (rw) register accessor: GPIO sdio select …","STATUS (rw) register accessor: GPIO interrupt status …","STATUS_NEXT (r) register accessor: GPIO interrupt source …","STATUS_W1TC (w) register accessor: GPIO interrupt status …","STATUS_W1TS (w) register accessor: GPIO interrupt status …","STRAP (r) register accessor: pad strapping register","","","GPIO bit select register","0x00 - GPIO bit select register","GPIO clock gate register","0x62c - GPIO clock gate register","GPIO CPUSDIO interrupt status register","0x64 - GPIO CPUSDIO interrupt status register","GPIO output enable register","0x20 - GPIO output enable register","GPIO output enable clear register","0x28 - GPIO output enable clear register","GPIO output enable set register","0x24 - GPIO output enable set register","Returns the argument unchanged.","0x154 - GPIO input function configuration register","0x554 - GPIO output function select register","0x2e4 - GPIO input function configuration register","0x2e8 - GPIO input function configuration register","0x2ec - GPIO input function configuration register","0x2f0 - GPIO input function configuration register","0x2f4 - GPIO input function configuration register","0x2f8 - GPIO input function configuration register","0x2fc - GPIO input function configuration register","0x300 - GPIO input function configuration register","0x304 - GPIO input function configuration register","0x308 - GPIO input function configuration register","0x17c - GPIO input function configuration register","0x57c - GPIO output function select register","0x30c - GPIO input function configuration register","0x310 - GPIO input function configuration register","0x314 - GPIO input function configuration register","0x318 - GPIO input function configuration register","0x31c - GPIO input function configuration register","0x320 - GPIO input function configuration register","0x324 - GPIO input function configuration register","0x328 - GPIO input function configuration register","0x32c - GPIO input function configuration register","0x330 - GPIO input function configuration register","0x180 - GPIO input function configuration register","0x580 - GPIO output function select register","0x334 - GPIO input function configuration register","0x338 - GPIO input function configuration register","0x33c - GPIO input function configuration register","0x340 - GPIO input function configuration register","0x344 - GPIO input function configuration register","0x348 - GPIO input function configuration register","0x34c - GPIO input function configuration register","0x350 - GPIO input function configuration register","0x184 - GPIO input function configuration register","0x584 - GPIO output function select register","0x188 - GPIO input function configuration register","0x588 - GPIO output function select register","0x18c - GPIO input function configuration register","0x58c - GPIO output function select register","0x190 - GPIO input function configuration register","0x590 - GPIO output function select register","0x194 - GPIO input function configuration register","0x594 - GPIO output function select register","0x198 - GPIO input function configuration register","0x598 - GPIO output function select register","0x19c - GPIO input function configuration register","0x59c - GPIO output function select register","0x1a0 - GPIO input function configuration register","0x5a0 - GPIO output function select register","0x158 - GPIO input function configuration register","0x558 - GPIO output function select register","0x1a4 - GPIO input function configuration register","0x5a4 - GPIO output function select register","0x1a8 - GPIO input function configuration register","0x5a8 - GPIO output function select register","0x1ac - GPIO input function configuration register","0x5ac - GPIO output function select register","0x1b0 - GPIO input function configuration register","0x5b0 - GPIO output function select register","0x1b4 - GPIO input function configuration register","0x5b4 - GPIO output function select register","0x1b8 - GPIO input function configuration register","0x5b8 - GPIO output function select register","0x1bc - GPIO input function configuration register","0x1c0 - GPIO input function configuration register","0x1c4 - GPIO input function configuration register","0x1c8 - GPIO input function configuration register","0x15c - GPIO input function configuration register","0x55c - GPIO output function select register","0x1cc - GPIO input function configuration register","0x1d0 - GPIO input function configuration register","0x1d4 - GPIO input function configuration register","0x1d8 - GPIO input function configuration register","0x1dc - GPIO input function configuration register","0x1e0 - GPIO input function configuration register","0x1e4 - GPIO input function configuration register","0x1e8 - GPIO input function configuration register","0x1ec - GPIO input function configuration register","0x1f0 - GPIO input function configuration register","0x160 - GPIO input function configuration register","0x560 - GPIO output function select register","0x1f4 - GPIO input function configuration register","0x1f8 - GPIO input function configuration register","0x1fc - GPIO input function configuration register","0x200 - GPIO input function configuration register","0x204 - GPIO input function configuration register","0x208 - GPIO input function configuration register","0x20c - GPIO input function configuration register","0x210 - GPIO input function configuration register","0x214 - GPIO input function configuration register","0x218 - GPIO input function configuration register","0x164 - GPIO input function configuration register","0x564 - GPIO output function select register","0x21c - GPIO input function configuration register","0x220 - GPIO input function configuration register","0x224 - GPIO input function configuration register","0x228 - GPIO input function configuration register","0x22c - GPIO input function configuration register","0x230 - GPIO input function configuration register","0x234 - GPIO input function configuration register","0x238 - GPIO input function configuration register","0x23c - GPIO input function configuration register","0x240 - GPIO input function configuration register","0x168 - GPIO input function configuration register","0x568 - GPIO output function select register","0x244 - GPIO input function configuration register","0x248 - GPIO input function configuration register","0x24c - GPIO input function configuration register","0x250 - GPIO input function configuration register","0x254 - GPIO input function configuration register","0x258 - GPIO input function configuration register","0x25c - GPIO input function configuration register","0x260 - GPIO input function configuration register","0x264 - GPIO input function configuration register","0x268 - GPIO input function configuration register","0x16c - GPIO input function configuration register","0x56c - GPIO output function select register","0x26c - GPIO input function configuration register","0x270 - GPIO input function configuration register","0x274 - GPIO input function configuration register","0x278 - GPIO input function configuration register","0x27c - GPIO input function configuration register","0x280 - GPIO input function configuration register","0x284 - GPIO input function configuration register","0x288 - GPIO input function configuration register","0x28c - GPIO input function configuration register","0x290 - GPIO input function configuration register","0x170 - GPIO input function configuration register","0x570 - GPIO output function select register","0x294 - GPIO input function configuration register","0x298 - GPIO input function configuration register","0x29c - GPIO input function configuration register","0x2a0 - GPIO input function configuration register","0x2a4 - GPIO input function configuration register","0x2a8 - GPIO input function configuration register","0x2ac - GPIO input function configuration register","0x2b0 - GPIO input function configuration register","0x2b4 - GPIO input function configuration register","0x2b8 - GPIO input function configuration register","0x174 - GPIO input function configuration register","0x574 - GPIO output function select register","0x2bc - GPIO input function configuration register","0x2c0 - GPIO input function configuration register","0x2c4 - GPIO input function configuration register","0x2c8 - GPIO input function configuration register","0x2cc - GPIO input function configuration register","0x2d0 - GPIO input function configuration register","0x2d4 - GPIO input function configuration register","0x2d8 - GPIO input function configuration register","0x2dc - GPIO input function configuration register","0x2e0 - GPIO input function configuration register","0x178 - GPIO input function configuration register","0x578 - GPIO output function select register","GPIO input function configuration register","0x154..0x354 - GPIO input function configuration register","Iterator for array of: 0x154..0x354 - GPIO input function …","GPIO output function select register","0x554..0x5bc - GPIO output function select register","Iterator for array of: 0x554..0x5bc - GPIO output function …","GPIO input register","0x3c - GPIO input register","Calls <code>U::from(self)</code>.","GPIO output register","0x04 - GPIO output register","GPIO output clear register","0x0c - GPIO output clear register","GPIO output set register","0x08 - GPIO output set register","GPIO PRO_CPU interrupt status register","0x5c - GPIO PRO_CPU interrupt status register","GPIO PRO_CPU(not shielded) interrupt status register","0x60 - GPIO PRO_CPU(not shielded) interrupt status register","GPIO pin configuration register","0x74..0xdc - GPIO pin configuration register","Iterator for array of: 0x74..0xdc - GPIO pin configuration …","GPIO version register","0x6fc - GPIO version register","GPIO sdio select register","0x1c - GPIO sdio select register","GPIO interrupt status register","0x44 - GPIO interrupt status register","GPIO interrupt source register","0x14c - GPIO interrupt source register","GPIO interrupt status clear register","0x4c - GPIO interrupt status clear register","GPIO interrupt status set register","0x48 - GPIO interrupt status set register","pad strapping register","0x38 - pad strapping register","","","","GPIO bit select register","Field <code>BT_SEL</code> reader - GPIO bit select register","Field <code>BT_SEL</code> writer - GPIO bit select register","Register <code>BT_SELECT</code> reader","Register <code>BT_SELECT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO bit select register","Bits 0:31 - GPIO bit select register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - set this bit to enable GPIO clock …","Field <code>CLK_EN</code> writer - set this bit to enable GPIO clock …","GPIO clock gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - set this bit to enable GPIO clock gate","Bit 0 - set this bit to enable GPIO clock gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO CPUSDIO interrupt status register","Register <code>CPUSDIO_INT</code> reader","Field <code>SDIO_INT</code> reader - GPIO CPUSDIO interrupt status …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO CPUSDIO interrupt status register for …","","","","Field <code>DATA</code> reader - GPIO output enable register for …","Field <code>DATA</code> writer - GPIO output enable register for …","GPIO output enable register","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:25 - GPIO output enable register for GPIO0-25","Bits 0:25 - GPIO output enable register for GPIO0-25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable clear register","Field <code>ENABLE_W1TC</code> writer - GPIO output enable clear …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:25 - GPIO output enable clear register for GPIO0-25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable set register","Field <code>ENABLE_W1TS</code> writer - GPIO output enable set register …","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:25 - GPIO output enable set register for GPIO0-25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO input function configuration register","Field <code>IN_INV_SEL</code> reader - set this bit to invert input …","Field <code>IN_INV_SEL</code> writer - set this bit to invert input …","Field <code>IN_SEL</code> reader - set this value: s=0-53: connect GPIO…","Field <code>IN_SEL</code> writer - set this value: s=0-53: connect GPIO…","Register <code>FUNC%s_IN_SEL_CFG</code> reader","Field <code>SEL</code> reader - set this bit to bypass GPIO. 1:do not …","Field <code>SEL</code> writer - set this bit to bypass GPIO. 1:do not …","Register <code>FUNC%s_IN_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5 - set this bit to invert input signal. 1:invert. …","Bit 5 - set this bit to invert input signal. 1:invert. …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Calls <code>U::from(self)</code>.","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","","","","GPIO output function select register","Field <code>INV_SEL</code> reader - set this bit to invert output …","Field <code>INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_INV_SEL</code> reader - set this bit to invert output …","Field <code>OEN_INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_SEL</code> reader - set this bit to select output …","Field <code>OEN_SEL</code> writer - set this bit to select output …","Field <code>OUT_SEL</code> reader - The value of the bits: 0&lt;=s&lt;=256. …","Field <code>OUT_SEL</code> writer - The value of the bits: 0&lt;=s&lt;=256. …","Register <code>FUNC%s_OUT_SEL_CFG</code> reader","Register <code>FUNC%s_OUT_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - set this bit to invert output …","Bit 8 - set this bit to invert output …","Bit 10 - set this bit to invert output enable …","Bit 10 - set this bit to invert output enable …","Bit 9 - set this bit to select output enable signal.1:use …","Bit 9 - set this bit to select output enable signal.1:use …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","","","","Field <code>DATA_NEXT</code> reader - GPIO input register for GPIO0-25","GPIO input register","Register <code>IN</code> reader","","","Bits 0:25 - GPIO input register for GPIO0-25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_ORIG</code> reader - GPIO output register for GPIO0-25","Field <code>DATA_ORIG</code> writer - GPIO output register for GPIO0-25","GPIO output register","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 0:25 - GPIO output register for GPIO0-25","Bits 0:25 - GPIO output register for GPIO0-25","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output clear register","Field <code>OUT_W1TC</code> writer - GPIO output clear register for …","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO output clear register for GPIO0-25","","","","GPIO output set register","Field <code>OUT_W1TS</code> writer - GPIO output set register for …","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO output set register for GPIO0-25","","","","GPIO PRO_CPU interrupt status register","Field <code>PROCPU_INT</code> reader - GPIO PRO_CPU interrupt status …","Register <code>PCPU_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO PRO_CPU interrupt status register for …","","","","GPIO PRO_CPU(not shielded) interrupt status register","Field <code>PROCPU_NMI_INT</code> reader - GPIO PRO_CPU(not shielded) …","Register <code>PCPU_NMI_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO PRO_CPU(not shielded) interrupt status …","","","","Field <code>CONFIG</code> reader - reserved","Field <code>CONFIG</code> writer - reserved","Field <code>INT_ENA</code> reader - set bit 13 to enable CPU interrupt. …","Field <code>INT_ENA</code> writer - set bit 13 to enable CPU interrupt. …","Field <code>INT_TYPE</code> reader - set this value to choose interrupt …","Field <code>INT_TYPE</code> writer - set this value to choose interrupt …","Field <code>PAD_DRIVER</code> reader - set this bit to select pad …","Field <code>PAD_DRIVER</code> writer - set this bit to select pad …","GPIO pin configuration register","Register <code>PIN%s</code> reader","Field <code>SYNC1_BYPASS</code> reader - set GPIO input_sync1 signal …","Field <code>SYNC1_BYPASS</code> writer - set GPIO input_sync1 signal …","Field <code>SYNC2_BYPASS</code> reader - set GPIO input_sync2 signal …","Field <code>SYNC2_BYPASS</code> writer - set GPIO input_sync2 signal …","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - set this bit to enable GPIO …","Field <code>WAKEUP_ENABLE</code> writer - set this bit to enable GPIO …","Writes raw bits to the register.","","","Bits 11:12 - reserved","Bits 11:12 - reserved","Returns the argument unchanged.","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 7:9 - set this value to choose interrupt mode. …","Bits 7:9 - set this value to choose interrupt mode. …","Calls <code>U::from(self)</code>.","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","","","","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Register <code>REG_DATE</code> reader","Field <code>REG_DATE</code> reader - version register","GPIO version register","Field <code>REG_DATE</code> writer - version register","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - version register","Bits 0:27 - version register","","","","Register <code>SDIO_SELECT</code> reader","GPIO sdio select register","Field <code>SDIO_SEL</code> reader - GPIO sdio select register","Field <code>SDIO_SEL</code> writer - GPIO sdio select register","Register <code>SDIO_SELECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO sdio select register","Bits 0:7 - GPIO sdio select register","","","","Field <code>INTERRUPT</code> reader - GPIO interrupt status register …","Field <code>INTERRUPT</code> writer - GPIO interrupt status register …","Register <code>STATUS</code> reader","GPIO interrupt status register","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:25 - GPIO interrupt status register for GPIO0-25","Bits 0:25 - GPIO interrupt status register for GPIO0-25","Calls <code>U::from(self)</code>.","","","","Register <code>STATUS_NEXT</code> reader","Field <code>STATUS_INTERRUPT_NEXT</code> reader - GPIO interrupt source …","GPIO interrupt source register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO interrupt source register for GPIO0-25","","","","GPIO interrupt status clear register","Field <code>STATUS_W1TC</code> writer - GPIO interrupt status clear …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO interrupt status clear register for …","","","","GPIO interrupt status set register","Field <code>STATUS_W1TS</code> writer - GPIO interrupt status set …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO interrupt status set register for GPIO0-25","","","","Register <code>STRAP</code> reader","Field <code>STRAPPING</code> reader - pad strapping register","pad strapping register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - pad strapping register","","","","Register block","SIGMADELTA (rw) register accessor: Duty Cycle Configure …","SIGMADELTA_CG (rw) register accessor: Clock Gating …","SIGMADELTA_MISC (rw) register accessor: MISC Register","SIGMADELTA_VERSION (rw) register accessor: Version Control …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Duty Cycle Configure Register of SDM%s","0x00..0x10 - Duty Cycle Configure Register of SDM%s","Clock Gating Configure Register","0x20 - Clock Gating Configure Register","Iterator for array of: 0x00..0x10 - Duty Cycle Configure …","MISC Register","0x24 - MISC Register","Version Control Register","0x28 - Version Control Register","","","","Register <code>SIGMADELTA%s</code> reader","Field <code>SD0_IN</code> reader - This field is used to configure the …","Field <code>SD0_IN</code> writer - This field is used to configure the …","Field <code>SD0_PRESCALE</code> reader - This field is used to set a …","Field <code>SD0_PRESCALE</code> writer - This field is used to set a …","Duty Cycle Configure Register of SDM%s","Register <code>SIGMADELTA%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - This field is used to configure the duty cycle …","Bits 0:7 - This field is used to configure the duty cycle …","Bits 8:15 - This field is used to set a divider value to …","Bits 8:15 - This field is used to set a divider value to …","","","","Field <code>CLK_EN</code> reader - Clock enable bit of configuration …","Field <code>CLK_EN</code> writer - Clock enable bit of configuration …","Register <code>SIGMADELTA_CG</code> reader","Clock Gating Configure Register","Register <code>SIGMADELTA_CG</code> writer","Writes raw bits to the register.","","","Bit 31 - Clock enable bit of configuration registers for …","Bit 31 - Clock enable bit of configuration registers for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FUNCTION_CLK_EN</code> reader - Clock enable bit of sigma …","Field <code>FUNCTION_CLK_EN</code> writer - Clock enable bit of sigma …","Register <code>SIGMADELTA_MISC</code> reader","MISC Register","Field <code>SPI_SWAP</code> reader - Reserved.","Field <code>SPI_SWAP</code> writer - Reserved.","Register <code>SIGMADELTA_MISC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - Clock enable bit of sigma delta modulation.","Bit 30 - Clock enable bit of sigma delta modulation.","Calls <code>U::from(self)</code>.","Bit 31 - Reserved.","Bit 31 - Reserved.","","","","Field <code>GPIO_SD_DATE</code> reader - Version control register.","Field <code>GPIO_SD_DATE</code> writer - Version control register.","Register <code>SIGMADELTA_VERSION</code> reader","Version Control Register","Register <code>SIGMADELTA_VERSION</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - Version control register.","Bits 0:27 - Version control register.","Calls <code>U::from(self)</code>.","","","","ONE_BLOCK (w) register accessor: Process control register …","QUERY_BUSY (r) register accessor: Busy register.","QUERY_ERROR (r) register accessor: Error register.","RD_RESULT_MEM (rw) register accessor: Result from upstream.","Register block","SET_INVALIDATE_DS (w) register accessor: Invalidate …","SET_INVALIDATE_JTAG (w) register accessor: Invalidate …","SET_MESSAGE_END (w) register accessor: Process control …","SET_MESSAGE_ING (w) register accessor: Process control …","SET_MESSAGE_ONE (w) register accessor: Process control …","SET_MESSAGE_PAD (w) register accessor: Process control …","SET_PARA_FINISH (w) register accessor: Finish initial …","SET_PARA_KEY (w) register accessor: Configure key.","SET_PARA_PURPOSE (w) register accessor: Configure purpose.","SET_RESULT_FINISH (w) register accessor: Process control …","SET_START (w) register accessor: Process control register …","SOFT_JTAG_CTRL (w) register accessor: Jtag register 0.","WR_JTAG (w) register accessor: Jtag register 1.","WR_MESSAGE_MEM (rw) register accessor: Message block …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Process control register 6.","0xf4 - Process control register 6.","Busy register.","0x6c - Busy register.","Error register.","0x68 - Error register.","Result from upstream.","0xc0..0xe0 - Result from upstream.","Iterator for array of: 0xc0..0xe0 - Result from upstream.","Invalidate register 1.","0x64 - Invalidate register 1.","Invalidate register 0.","0x60 - Invalidate register 0.","Process control register 3.","0x58 - Process control register 3.","Process control register 2.","0x54 - Process control register 2.","Process control register 1.","0x50 - Process control register 1.","Process control register 5.","0xf0 - Process control register 5.","Finish initial configuration.","0x4c - Finish initial configuration.","Configure key.","0x48 - Configure key.","Configure purpose.","0x44 - Configure purpose.","Process control register 4.","0x5c - Process control register 4.","Process control register 0.","0x40 - Process control register 0.","Jtag register 0.","0xf8 - Jtag register 0.","","","","Jtag register 1.","0xfc - Jtag register 1.","Message block memory.","0x80..0xc0 - Message block memory.","Iterator for array of: 0x80..0xc0 - Message block memory.","Process control register 6.","Field <code>SET_ONE_BLOCK</code> writer - Don’t have to do padding.","Register <code>ONE_BLOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Don’t have to do padding.","","","","Field <code>BUSY_STATE</code> reader - Hmac state. 1’b0: idle. 1’…","Busy register.","Register <code>QUERY_BUSY</code> reader","","","Bit 0 - Hmac state. 1’b0: idle. 1’b1: busy","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>QUERY_CHECK</code> reader - Hmac configuration state. 0: …","Error register.","Register <code>QUERY_ERROR</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Hmac configuration state. 0: key are agree with …","","","","Register <code>RD_RESULT_MEM[%s]</code> reader","Result from upstream.","Register <code>RD_RESULT_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Invalidate register 1.","Field <code>SET_INVALIDATE_DS</code> writer - Clear result from hmac …","Register <code>SET_INVALIDATE_DS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Clear result from hmac downstream DS.","","","","Invalidate register 0.","Field <code>SET_INVALIDATE_JTAG</code> writer - Clear result from hmac …","Register <code>SET_INVALIDATE_JTAG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Clear result from hmac downstream JTAG.","","","","Process control register 3.","Field <code>SET_TEXT_END</code> writer - Start hardware padding.","Register <code>SET_MESSAGE_END</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Start hardware padding.","","","","Process control register 2.","Field <code>SET_TEXT_ING</code> writer - Continue typical hmac.","Register <code>SET_MESSAGE_ING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Continue typical hmac.","","","","Process control register 1.","Field <code>SET_TEXT_ONE</code> writer - Call SHA to calculate one …","Register <code>SET_MESSAGE_ONE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Call SHA to calculate one message block.","","","","Process control register 5.","Field <code>SET_TEXT_PAD</code> writer - Start software padding.","Register <code>SET_MESSAGE_PAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Start software padding.","","","","Field <code>SET_PARA_END</code> writer - Finish hmac configuration.","Finish initial configuration.","Register <code>SET_PARA_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Finish hmac configuration.","","","","Field <code>KEY_SET</code> writer - Set hmac parameter key.","Configure key.","Register <code>SET_PARA_KEY</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set hmac parameter key.","","","","Field <code>PURPOSE_SET</code> writer - Set hmac parameter purpose.","Configure purpose.","Register <code>SET_PARA_PURPOSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Set hmac parameter purpose.","","","","Field <code>SET_RESULT_END</code> writer - After read result from …","Process control register 4.","Register <code>SET_RESULT_FINISH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - After read result from upstream, then let hmac …","","","","Process control register 0.","Field <code>SET_START</code> writer - Start hmac operation.","Register <code>SET_START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Start hmac operation.","","","","Jtag register 0.","Field <code>SOFT_JTAG_CTRL</code> writer - Turn on JTAG verification.","Register <code>SOFT_JTAG_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Turn on JTAG verification.","","","","Register <code>WR_JTAG</code> writer","Jtag register 1.","Field <code>WR_JTAG</code> writer - 32-bit of key to be compared.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - 32-bit of key to be compared.","Register <code>WR_MESSAGE_MEM[%s]</code> reader","Register <code>WR_MESSAGE_MEM[%s]</code> writer","Message block memory.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK_CONF (rw) register accessor: I2C_CLK_CONF_REG","COMD (rw) register accessor: I2C_COMD%s_REG","CTR (rw) register accessor: I2C_CTR_REG","DATA (rw) register accessor: I2C_FIFO_DATA_REG","DATE (rw) register accessor: I2C_DATE_REG","FIFO_CONF (rw) register accessor: I2C_FIFO_CONF_REG","FIFO_ST (r) register accessor: I2C_FIFO_ST_REG","FILTER_CFG (rw) register accessor: I2C_FILTER_CFG_REG","INT_CLR (w) register accessor: I2C_INT_CLR_REG","INT_ENA (rw) register accessor: I2C_INT_ENA_REG","INT_RAW (r) register accessor: I2C_INT_RAW_REG","INT_STATUS (r) register accessor: I2C_INT_STATUS_REG","RXFIFO_START_ADDR (r) register accessor: …","Register block","SCL_HIGH_PERIOD (rw) register accessor: …","SCL_LOW_PERIOD (rw) register accessor: …","SCL_MAIN_ST_TIME_OUT (rw) register accessor: …","SCL_RSTART_SETUP (rw) register accessor: …","SCL_SP_CONF (rw) register accessor: I2C_SCL_SP_CONF_REG","SCL_START_HOLD (rw) register accessor: …","SCL_STOP_HOLD (rw) register accessor: I2C_SCL_STOP_HOLD_REG","SCL_STOP_SETUP (rw) register accessor: …","SCL_STRETCH_CONF (rw) register accessor: …","SCL_ST_TIME_OUT (rw) register accessor: …","SDA_HOLD (rw) register accessor: I2C_SDA_HOLD_REG","SDA_SAMPLE (rw) register accessor: I2C_SDA_SAMPLE_REG","SLAVE_ADDR (rw) register accessor: I2C_SLAVE_ADDR_REG","SR (r) register accessor: I2C_SR_REG","TO (rw) register accessor: I2C_TO_REG","TXFIFO_START_ADDR (r) register accessor: …","","","I2C_CLK_CONF_REG","0x54 - I2C_CLK_CONF_REG","I2C_COMD%s_REG","0x58..0x78 - I2C_COMD%s_REG","Iterator for array of: 0x58..0x78 - I2C_COMD%s_REG","I2C_CTR_REG","0x04 - I2C_CTR_REG","I2C_FIFO_DATA_REG","0x1c - I2C_FIFO_DATA_REG","I2C_DATE_REG","0xf8 - I2C_DATE_REG","I2C_FIFO_CONF_REG","0x18 - I2C_FIFO_CONF_REG","I2C_FIFO_ST_REG","0x14 - I2C_FIFO_ST_REG","I2C_FILTER_CFG_REG","0x50 - I2C_FILTER_CFG_REG","Returns the argument unchanged.","I2C_INT_CLR_REG","0x24 - I2C_INT_CLR_REG","I2C_INT_ENA_REG","0x28 - I2C_INT_ENA_REG","I2C_INT_RAW_REG","0x20 - I2C_INT_RAW_REG","I2C_INT_STATUS_REG","0x2c - I2C_INT_STATUS_REG","Calls <code>U::from(self)</code>.","I2C_RXFIFO_START_ADDR_REG","0x180 - I2C_RXFIFO_START_ADDR_REG","I2C_SCL_HIGH_PERIOD_REG","0x38 - I2C_SCL_HIGH_PERIOD_REG","I2C_SCL_LOW_PERIOD_REG","0x00 - I2C_SCL_LOW_PERIOD_REG","I2C_SCL_MAIN_ST_TIME_OUT_REG","0x7c - I2C_SCL_MAIN_ST_TIME_OUT_REG","I2C_SCL_RSTART_SETUP_REG","0x44 - I2C_SCL_RSTART_SETUP_REG","I2C_SCL_SP_CONF_REG","0x80 - I2C_SCL_SP_CONF_REG","I2C_SCL_ST_TIME_OUT_REG","0x78 - I2C_SCL_ST_TIME_OUT_REG","I2C_SCL_START_HOLD_REG","0x40 - I2C_SCL_START_HOLD_REG","I2C_SCL_STOP_HOLD_REG","0x48 - I2C_SCL_STOP_HOLD_REG","I2C_SCL_STOP_SETUP_REG","0x4c - I2C_SCL_STOP_SETUP_REG","I2C_SCL_STRETCH_CONF_REG","0x84 - I2C_SCL_STRETCH_CONF_REG","I2C_SDA_HOLD_REG","0x30 - I2C_SDA_HOLD_REG","I2C_SDA_SAMPLE_REG","0x34 - I2C_SDA_SAMPLE_REG","I2C_SLAVE_ADDR_REG","0x10 - I2C_SLAVE_ADDR_REG","I2C_SR_REG","0x08 - I2C_SR_REG","I2C_TO_REG","0x0c - I2C_TO_REG","","","I2C_TXFIFO_START_ADDR_REG","0x100 - I2C_TXFIFO_START_ADDR_REG","","I2C_CLK_CONF_REG","Register <code>CLK_CONF</code> reader","Field <code>SCLK_ACTIVE</code> reader - reg_sclk_active","Field <code>SCLK_ACTIVE</code> writer - reg_sclk_active","Field <code>SCLK_DIV_A</code> reader - reg_sclk_div_a","Field <code>SCLK_DIV_A</code> writer - reg_sclk_div_a","Field <code>SCLK_DIV_B</code> reader - reg_sclk_div_b","Field <code>SCLK_DIV_B</code> writer - reg_sclk_div_b","Field <code>SCLK_DIV_NUM</code> reader - reg_sclk_div_num","Field <code>SCLK_DIV_NUM</code> writer - reg_sclk_div_num","Field <code>SCLK_SEL</code> reader - reg_sclk_sel","Field <code>SCLK_SEL</code> writer - reg_sclk_sel","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - reg_sclk_active","Bit 21 - reg_sclk_active","Bits 8:13 - reg_sclk_div_a","Bits 8:13 - reg_sclk_div_a","Bits 14:19 - reg_sclk_div_b","Bits 14:19 - reg_sclk_div_b","Bits 0:7 - reg_sclk_div_num","Bits 0:7 - reg_sclk_div_num","Bit 20 - reg_sclk_sel","Bit 20 - reg_sclk_sel","","","","I2C_COMD%s_REG","Field <code>COMMAND_DONE</code> reader - reg_command_done","Field <code>COMMAND_DONE</code> writer - reg_command_done","Field <code>COMMAND</code> reader - reg_command","Field <code>COMMAND</code> writer - reg_command","Register <code>COMD%s</code> reader","Register <code>COMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - reg_command","Bits 0:13 - reg_command","Bit 31 - reg_command_done","Bit 31 - reg_command_done","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDR_10BIT_RW_CHECK_EN</code> reader - …","Field <code>ADDR_10BIT_RW_CHECK_EN</code> writer - …","Field <code>ADDR_BROADCASTING_EN</code> reader - …","Field <code>ADDR_BROADCASTING_EN</code> writer - …","Field <code>ARBITRATION_EN</code> reader - reg_arbitration_en","Field <code>ARBITRATION_EN</code> writer - reg_arbitration_en","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","Field <code>CONF_UPGATE</code> writer - reg_conf_upgate","I2C_CTR_REG","Field <code>FSM_RST</code> writer - reg_fsm_rst","Field <code>MS_MODE</code> reader - reg_ms_mode","Field <code>MS_MODE</code> writer - reg_ms_mode","Register <code>CTR</code> reader","Field <code>RX_FULL_ACK_LEVEL</code> reader - reg_rx_full_ack_level","Field <code>RX_FULL_ACK_LEVEL</code> writer - reg_rx_full_ack_level","Field <code>RX_LSB_FIRST</code> reader - reg_rx_lsb_first","Field <code>RX_LSB_FIRST</code> writer - reg_rx_lsb_first","Field <code>SAMPLE_SCL_LEVEL</code> reader - reg_sample_scl_level","Field <code>SAMPLE_SCL_LEVEL</code> writer - reg_sample_scl_level","Field <code>SCL_FORCE_OUT</code> reader - reg_scl_force_out","Field <code>SCL_FORCE_OUT</code> writer - reg_scl_force_out","Field <code>SDA_FORCE_OUT</code> reader - reg_sda_force_out","Field <code>SDA_FORCE_OUT</code> writer - reg_sda_force_out","Field <code>SLV_TX_AUTO_START_EN</code> reader - …","Field <code>SLV_TX_AUTO_START_EN</code> writer - …","Field <code>TRANS_START</code> writer - reg_trans_start","Field <code>TX_LSB_FIRST</code> reader - reg_tx_lsb_first","Field <code>TX_LSB_FIRST</code> writer - reg_tx_lsb_first","Register <code>CTR</code> writer","Bit 13 - reg_addr_10bit_rw_check_en","Bit 13 - reg_addr_10bit_rw_check_en","Bit 14 - reg_addr_broadcasting_en","Bit 14 - reg_addr_broadcasting_en","Bit 9 - reg_arbitration_en","Bit 9 - reg_arbitration_en","Writes raw bits to the register.","","","Bit 8 - reg_clk_en","Bit 8 - reg_clk_en","Bit 11 - reg_conf_upgate","Returns the argument unchanged.","Bit 10 - reg_fsm_rst","Calls <code>U::from(self)</code>.","Bit 4 - reg_ms_mode","Bit 4 - reg_ms_mode","Bit 3 - reg_rx_full_ack_level","Bit 3 - reg_rx_full_ack_level","Bit 7 - reg_rx_lsb_first","Bit 7 - reg_rx_lsb_first","Bit 2 - reg_sample_scl_level","Bit 2 - reg_sample_scl_level","Bit 1 - reg_scl_force_out","Bit 1 - reg_scl_force_out","Bit 0 - reg_sda_force_out","Bit 0 - reg_sda_force_out","Bit 12 - reg_slv_tx_auto_start_en","Bit 12 - reg_slv_tx_auto_start_en","Bit 5 - reg_trans_start","","","Bit 6 - reg_tx_lsb_first","Bit 6 - reg_tx_lsb_first","","I2C_FIFO_DATA_REG","Field <code>FIFO_RDATA</code> reader - reg_fifo_rdata","Field <code>FIFO_RDATA</code> writer - reg_fifo_rdata","Register <code>DATA</code> reader","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Bits 0:7 - reg_fifo_rdata","Bits 0:7 - reg_fifo_rdata","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - reg_date","I2C_DATE_REG","Field <code>DATE</code> writer - reg_date","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_date","Bits 0:31 - reg_date","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FIFO_ADDR_CFG_EN</code> reader - reg_fifo_addr_cfg_en","Field <code>FIFO_ADDR_CFG_EN</code> writer - reg_fifo_addr_cfg_en","I2C_FIFO_CONF_REG","Field <code>FIFO_PRT_EN</code> reader - reg_fifo_prt_en","Field <code>FIFO_PRT_EN</code> writer - reg_fifo_prt_en","Field <code>NONFIFO_EN</code> reader - reg_nonfifo_en","Field <code>NONFIFO_EN</code> writer - reg_nonfifo_en","Register <code>FIFO_CONF</code> reader","Field <code>RXFIFO_WM_THRHD</code> reader - reg_rxfifo_wm_thrhd","Field <code>RXFIFO_WM_THRHD</code> writer - reg_rxfifo_wm_thrhd","Field <code>RX_FIFO_RST</code> reader - reg_rx_fifo_rst","Field <code>RX_FIFO_RST</code> writer - reg_rx_fifo_rst","Field <code>TXFIFO_WM_THRHD</code> reader - reg_txfifo_wm_thrhd","Field <code>TXFIFO_WM_THRHD</code> writer - reg_txfifo_wm_thrhd","Field <code>TX_FIFO_RST</code> reader - reg_tx_fifo_rst","Field <code>TX_FIFO_RST</code> writer - reg_tx_fifo_rst","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 11 - reg_fifo_addr_cfg_en","Bit 11 - reg_fifo_addr_cfg_en","Bit 14 - reg_fifo_prt_en","Bit 14 - reg_fifo_prt_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - reg_nonfifo_en","Bit 10 - reg_nonfifo_en","Bit 12 - reg_rx_fifo_rst","Bit 12 - reg_rx_fifo_rst","Bits 0:4 - reg_rxfifo_wm_thrhd","Bits 0:4 - reg_rxfifo_wm_thrhd","","","Bit 13 - reg_tx_fifo_rst","Bit 13 - reg_tx_fifo_rst","Bits 5:9 - reg_txfifo_wm_thrhd","Bits 5:9 - reg_txfifo_wm_thrhd","","I2C_FIFO_ST_REG","Register <code>FIFO_ST</code> reader","Field <code>RXFIFO_RADDR</code> reader - reg_rxfifo_raddr","Field <code>RXFIFO_WADDR</code> reader - reg_rxfifo_waddr","Field <code>SLAVE_RW_POINT</code> reader - reg_slave_rw_point","Field <code>TXFIFO_RADDR</code> reader - reg_txfifo_raddr","Field <code>TXFIFO_WADDR</code> reader - reg_txfifo_waddr","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_rxfifo_raddr","Bits 5:9 - reg_rxfifo_waddr","Bits 22:29 - reg_slave_rw_point","","","Bits 10:14 - reg_txfifo_raddr","Bits 15:19 - reg_txfifo_waddr","","I2C_FILTER_CFG_REG","Register <code>FILTER_CFG</code> reader","Field <code>SCL_FILTER_EN</code> reader - reg_scl_filter_en","Field <code>SCL_FILTER_EN</code> writer - reg_scl_filter_en","Field <code>SCL_FILTER_THRES</code> reader - reg_scl_filter_thres","Field <code>SCL_FILTER_THRES</code> writer - reg_scl_filter_thres","Field <code>SDA_FILTER_EN</code> reader - reg_sda_filter_en","Field <code>SDA_FILTER_EN</code> writer - reg_sda_filter_en","Field <code>SDA_FILTER_THRES</code> reader - reg_sda_filter_thres","Field <code>SDA_FILTER_THRES</code> writer - reg_sda_filter_thres","Register <code>FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - reg_scl_filter_en","Bit 8 - reg_scl_filter_en","Bits 0:3 - reg_scl_filter_thres","Bits 0:3 - reg_scl_filter_thres","Bit 9 - reg_sda_filter_en","Bit 9 - reg_sda_filter_en","Bits 4:7 - reg_sda_filter_thres","Bits 4:7 - reg_sda_filter_thres","","","","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - …","Field <code>BYTE_TRANS_DONE_INT_CLR</code> writer - …","Field <code>DET_START_INT_CLR</code> writer - reg_det_start_int_clr","Field <code>END_DETECT_INT_CLR</code> writer - reg_end_detect_int_clr","Field <code>GENERAL_CALL_INT_CLR</code> writer - …","I2C_INT_CLR_REG","Field <code>MST_TXFIFO_UDF_INT_CLR</code> writer - …","Field <code>NACK_INT_CLR</code> writer - reg_nack_int_clr","Field <code>RXFIFO_OVF_INT_CLR</code> writer - reg_rxfifo_ovf_int_clr","Field <code>RXFIFO_UDF_INT_CLR</code> writer - reg_rxfifo_udf_int_clr","Field <code>RXFIFO_WM_INT_CLR</code> writer - reg_rxfifo_wm_int_clr","Field <code>SCL_MAIN_ST_TO_INT_CLR</code> writer - …","Field <code>SCL_ST_TO_INT_CLR</code> writer - reg_scl_st_to_int_clr","Field <code>SLAVE_STRETCH_INT_CLR</code> writer - …","Field <code>TIME_OUT_INT_CLR</code> writer - reg_time_out_int_clr","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - …","Field <code>TRANS_START_INT_CLR</code> writer - reg_trans_start_int_clr","Field <code>TXFIFO_OVF_INT_CLR</code> writer - reg_txfifo_ovf_int_clr","Field <code>TXFIFO_WM_INT_CLR</code> writer - reg_txfifo_wm_int_clr","Register <code>INT_CLR</code> writer","Bit 5 - reg_arbitration_lost_int_clr","Writes raw bits to the register.","","","Bit 4 - reg_byte_trans_done_int_clr","Bit 15 - reg_det_start_int_clr","Bit 3 - reg_end_detect_int_clr","Returns the argument unchanged.","Bit 17 - reg_general_call_int_clr","Calls <code>U::from(self)</code>.","Bit 6 - reg_mst_txfifo_udf_int_clr","Bit 10 - reg_nack_int_clr","Bit 2 - reg_rxfifo_ovf_int_clr","Bit 12 - reg_rxfifo_udf_int_clr","Bit 0 - reg_rxfifo_wm_int_clr","Bit 14 - reg_scl_main_st_to_int_clr","Bit 13 - reg_scl_st_to_int_clr","Bit 16 - reg_slave_stretch_int_clr","Bit 8 - reg_time_out_int_clr","Bit 7 - reg_trans_complete_int_clr","Bit 9 - reg_trans_start_int_clr","","","Bit 11 - reg_txfifo_ovf_int_clr","Bit 1 - reg_txfifo_wm_int_clr","","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> reader - …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> writer - …","Field <code>DET_START_INT_ENA</code> reader - reg_det_start_int_ena","Field <code>DET_START_INT_ENA</code> writer - reg_det_start_int_ena","Field <code>END_DETECT_INT_ENA</code> reader - reg_end_detect_int_ena","Field <code>END_DETECT_INT_ENA</code> writer - reg_end_detect_int_ena","Field <code>GENERAL_CALL_INT_ENA</code> reader - …","Field <code>GENERAL_CALL_INT_ENA</code> writer - …","I2C_INT_ENA_REG","Field <code>MST_TXFIFO_UDF_INT_ENA</code> reader - …","Field <code>MST_TXFIFO_UDF_INT_ENA</code> writer - …","Field <code>NACK_INT_ENA</code> reader - reg_nack_int_ena","Field <code>NACK_INT_ENA</code> writer - reg_nack_int_ena","Register <code>INT_ENA</code> reader","Field <code>RXFIFO_OVF_INT_ENA</code> reader - reg_rxfifo_ovf_int_ena","Field <code>RXFIFO_OVF_INT_ENA</code> writer - reg_rxfifo_ovf_int_ena","Field <code>RXFIFO_UDF_INT_ENA</code> reader - reg_rxfifo_udf_int_ena","Field <code>RXFIFO_UDF_INT_ENA</code> writer - reg_rxfifo_udf_int_ena","Field <code>RXFIFO_WM_INT_ENA</code> reader - reg_rxfifo_wm_int_ena","Field <code>RXFIFO_WM_INT_ENA</code> writer - reg_rxfifo_wm_int_ena","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> reader - …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> writer - …","Field <code>SCL_ST_TO_INT_ENA</code> reader - reg_scl_st_to_int_ena","Field <code>SCL_ST_TO_INT_ENA</code> writer - reg_scl_st_to_int_ena","Field <code>SLAVE_STRETCH_INT_ENA</code> reader - …","Field <code>SLAVE_STRETCH_INT_ENA</code> writer - …","Field <code>TIME_OUT_INT_ENA</code> reader - reg_time_out_int_ena","Field <code>TIME_OUT_INT_ENA</code> writer - reg_time_out_int_ena","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - …","Field <code>TRANS_START_INT_ENA</code> reader - reg_trans_start_int_ena","Field <code>TRANS_START_INT_ENA</code> writer - reg_trans_start_int_ena","Field <code>TXFIFO_OVF_INT_ENA</code> reader - reg_txfifo_ovf_int_ena","Field <code>TXFIFO_OVF_INT_ENA</code> writer - reg_txfifo_ovf_int_ena","Field <code>TXFIFO_WM_INT_ENA</code> reader - reg_txfifo_wm_int_ena","Field <code>TXFIFO_WM_INT_ENA</code> writer - reg_txfifo_wm_int_ena","Register <code>INT_ENA</code> writer","Bit 5 - reg_arbitration_lost_int_ena","Bit 5 - reg_arbitration_lost_int_ena","Writes raw bits to the register.","","","Bit 4 - reg_byte_trans_done_int_ena","Bit 4 - reg_byte_trans_done_int_ena","Bit 15 - reg_det_start_int_ena","Bit 15 - reg_det_start_int_ena","Bit 3 - reg_end_detect_int_ena","Bit 3 - reg_end_detect_int_ena","Returns the argument unchanged.","Bit 17 - reg_general_call_int_ena","Bit 17 - reg_general_call_int_ena","Calls <code>U::from(self)</code>.","Bit 6 - reg_mst_txfifo_udf_int_ena","Bit 6 - reg_mst_txfifo_udf_int_ena","Bit 10 - reg_nack_int_ena","Bit 10 - reg_nack_int_ena","Bit 2 - reg_rxfifo_ovf_int_ena","Bit 2 - reg_rxfifo_ovf_int_ena","Bit 12 - reg_rxfifo_udf_int_ena","Bit 12 - reg_rxfifo_udf_int_ena","Bit 0 - reg_rxfifo_wm_int_ena","Bit 0 - reg_rxfifo_wm_int_ena","Bit 14 - reg_scl_main_st_to_int_ena","Bit 14 - reg_scl_main_st_to_int_ena","Bit 13 - reg_scl_st_to_int_ena","Bit 13 - reg_scl_st_to_int_ena","Bit 16 - reg_slave_stretch_int_ena","Bit 16 - reg_slave_stretch_int_ena","Bit 8 - reg_time_out_int_ena","Bit 8 - reg_time_out_int_ena","Bit 7 - reg_trans_complete_int_ena","Bit 7 - reg_trans_complete_int_ena","Bit 9 - reg_trans_start_int_ena","Bit 9 - reg_trans_start_int_ena","","","Bit 11 - reg_txfifo_ovf_int_ena","Bit 11 - reg_txfifo_ovf_int_ena","Bit 1 - reg_txfifo_wm_int_ena","Bit 1 - reg_txfifo_wm_int_ena","","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - …","Field <code>BYTE_TRANS_DONE_INT_RAW</code> reader - …","Field <code>DET_START_INT_RAW</code> reader - reg_det_start_int_raw","Field <code>END_DETECT_INT_RAW</code> reader - reg_end_detect_int_raw","Field <code>GENERAL_CALL_INT_RAW</code> reader - …","I2C_INT_RAW_REG","Field <code>MST_TXFIFO_UDF_INT_RAW</code> reader - …","Field <code>NACK_INT_RAW</code> reader - reg_nack_int_raw","Register <code>INT_RAW</code> reader","Field <code>RXFIFO_OVF_INT_RAW</code> reader - reg_rxfifo_ovf_int_raw","Field <code>RXFIFO_UDF_INT_RAW</code> reader - reg_rxfifo_udf_int_raw","Field <code>RXFIFO_WM_INT_RAW</code> reader - reg_rxfifo_wm_int_raw","Field <code>SCL_MAIN_ST_TO_INT_RAW</code> reader - …","Field <code>SCL_ST_TO_INT_RAW</code> reader - reg_scl_st_to_int_raw","Field <code>SLAVE_STRETCH_INT_RAW</code> reader - …","Field <code>TIME_OUT_INT_RAW</code> reader - reg_time_out_int_raw","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - …","Field <code>TRANS_START_INT_RAW</code> reader - reg_trans_start_int_raw","Field <code>TXFIFO_OVF_INT_RAW</code> reader - reg_txfifo_ovf_int_raw","Field <code>TXFIFO_WM_INT_RAW</code> reader - reg_txfifo_wm_int_raw","Bit 5 - reg_arbitration_lost_int_raw","","","Bit 4 - reg_byte_trans_done_int_raw","Bit 15 - reg_det_start_int_raw","Bit 3 - reg_end_detect_int_raw","Returns the argument unchanged.","Bit 17 - reg_general_call_int_raw","Calls <code>U::from(self)</code>.","Bit 6 - reg_mst_txfifo_udf_int_raw","Bit 10 - reg_nack_int_raw","Bit 2 - reg_rxfifo_ovf_int_raw","Bit 12 - reg_rxfifo_udf_int_raw","Bit 0 - reg_rxfifo_wm_int_raw","Bit 14 - reg_scl_main_st_to_int_raw","Bit 13 - reg_scl_st_to_int_raw","Bit 16 - reg_slave_stretch_int_raw","Bit 8 - reg_time_out_int_raw","Bit 7 - reg_trans_complete_int_raw","Bit 9 - reg_trans_start_int_raw","","","Bit 11 - reg_txfifo_ovf_int_raw","Bit 1 - reg_txfifo_wm_int_raw","","Field <code>ARBITRATION_LOST_INT_ST</code> reader - …","Field <code>BYTE_TRANS_DONE_INT_ST</code> reader - …","Field <code>DET_START_INT_ST</code> reader - reg_det_start_int_st","Field <code>END_DETECT_INT_ST</code> reader - reg_end_detect_int_st","Field <code>GENERAL_CALL_INT_ST</code> reader - reg_general_call_int_st","I2C_INT_STATUS_REG","Field <code>MST_TXFIFO_UDF_INT_ST</code> reader - …","Field <code>NACK_INT_ST</code> reader - reg_nack_int_st","Register <code>INT_STATUS</code> reader","Field <code>RXFIFO_OVF_INT_ST</code> reader - reg_rxfifo_ovf_int_st","Field <code>RXFIFO_UDF_INT_ST</code> reader - reg_rxfifo_udf_int_st","Field <code>RXFIFO_WM_INT_ST</code> reader - reg_rxfifo_wm_int_st","Field <code>SCL_MAIN_ST_TO_INT_ST</code> reader - …","Field <code>SCL_ST_TO_INT_ST</code> reader - reg_scl_st_to_int_st","Field <code>SLAVE_STRETCH_INT_ST</code> reader - …","Field <code>TIME_OUT_INT_ST</code> reader - reg_time_out_int_st","Field <code>TRANS_COMPLETE_INT_ST</code> reader - …","Field <code>TRANS_START_INT_ST</code> reader - reg_trans_start_int_st","Field <code>TXFIFO_OVF_INT_ST</code> reader - reg_txfifo_ovf_int_st","Field <code>TXFIFO_WM_INT_ST</code> reader - reg_txfifo_wm_int_st","Bit 5 - reg_arbitration_lost_int_st","","","Bit 4 - reg_byte_trans_done_int_st","Bit 15 - reg_det_start_int_st","Bit 3 - reg_end_detect_int_st","Returns the argument unchanged.","Bit 17 - reg_general_call_int_st","Calls <code>U::from(self)</code>.","Bit 6 - reg_mst_txfifo_udf_int_st","Bit 10 - reg_nack_int_st","Bit 2 - reg_rxfifo_ovf_int_st","Bit 12 - reg_rxfifo_udf_int_st","Bit 0 - reg_rxfifo_wm_int_st","Bit 14 - reg_scl_main_st_to_int_st","Bit 13 - reg_scl_st_to_int_st","Bit 16 - reg_slave_stretch_int_st","Bit 8 - reg_time_out_int_st","Bit 7 - reg_trans_complete_int_st","Bit 9 - reg_trans_start_int_st","","","Bit 11 - reg_txfifo_ovf_int_st","Bit 1 - reg_txfifo_wm_int_st","","Register <code>RXFIFO_START_ADDR</code> reader","Field <code>RXFIFO_START_ADDR</code> reader - reg_rxfifo_start_addr.","I2C_RXFIFO_START_ADDR_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_rxfifo_start_addr.","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - reg_scl_high_period","I2C_SCL_HIGH_PERIOD_REG","Field <code>SCL_HIGH_PERIOD</code> writer - reg_scl_high_period","Field <code>SCL_WAIT_HIGH_PERIOD</code> reader - …","Field <code>SCL_WAIT_HIGH_PERIOD</code> writer - …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_high_period","Bits 0:8 - reg_scl_high_period","Bits 9:15 - reg_scl_wait_high_period","Bits 9:15 - reg_scl_wait_high_period","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - reg_scl_low_period","I2C_SCL_LOW_PERIOD_REG","Field <code>SCL_LOW_PERIOD</code> writer - reg_scl_low_period","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_low_period","Bits 0:8 - reg_scl_low_period","","","","Register <code>SCL_MAIN_ST_TIME_OUT</code> reader","I2C_SCL_MAIN_ST_TIME_OUT_REG","Field <code>SCL_MAIN_ST_TO_I2C</code> reader - reg_scl_main_st_to_regno …","Field <code>SCL_MAIN_ST_TO_I2C</code> writer - reg_scl_main_st_to_regno …","Register <code>SCL_MAIN_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_scl_main_st_to_regno more than 23","Bits 0:4 - reg_scl_main_st_to_regno more than 23","","","","Register <code>SCL_RSTART_SETUP</code> reader","I2C_SCL_RSTART_SETUP_REG","Field <code>TIME</code> reader - reg_scl_rstart_setup_time","Field <code>TIME</code> writer - reg_scl_rstart_setup_time","Register <code>SCL_RSTART_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_rstart_setup_time","Bits 0:8 - reg_scl_rstart_setup_time","","","","Register <code>SCL_SP_CONF</code> reader","Field <code>SCL_PD_EN</code> reader - reg_scl_pd_en","Field <code>SCL_PD_EN</code> writer - reg_scl_pd_en","Field <code>SCL_RST_SLV_EN</code> reader - reg_scl_rst_slv_en","Field <code>SCL_RST_SLV_EN</code> writer - reg_scl_rst_slv_en","Field <code>SCL_RST_SLV_NUM</code> reader - reg_scl_rst_slv_num","Field <code>SCL_RST_SLV_NUM</code> writer - reg_scl_rst_slv_num","I2C_SCL_SP_CONF_REG","Field <code>SDA_PD_EN</code> reader - reg_sda_pd_en","Field <code>SDA_PD_EN</code> writer - reg_sda_pd_en","Register <code>SCL_SP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - reg_scl_pd_en","Bit 6 - reg_scl_pd_en","Bit 0 - reg_scl_rst_slv_en","Bit 0 - reg_scl_rst_slv_en","Bits 1:5 - reg_scl_rst_slv_num","Bits 1:5 - reg_scl_rst_slv_num","Bit 7 - reg_sda_pd_en","Bit 7 - reg_sda_pd_en","","","","Register <code>SCL_ST_TIME_OUT</code> reader","I2C_SCL_ST_TIME_OUT_REG","Field <code>SCL_ST_TO_I2C</code> reader - reg_scl_st_to_regno more than …","Field <code>SCL_ST_TO_I2C</code> writer - reg_scl_st_to_regno more than …","Register <code>SCL_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_scl_st_to_regno more than 23","Bits 0:4 - reg_scl_st_to_regno more than 23","","","","Register <code>SCL_START_HOLD</code> reader","I2C_SCL_START_HOLD_REG","Field <code>TIME</code> reader - reg_scl_start_hold_time","Field <code>TIME</code> writer - reg_scl_start_hold_time","Register <code>SCL_START_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_start_hold_time","Bits 0:8 - reg_scl_start_hold_time","","","","Register <code>SCL_STOP_HOLD</code> reader","I2C_SCL_STOP_HOLD_REG","Field <code>TIME</code> reader - reg_scl_stop_hold_time","Field <code>TIME</code> writer - reg_scl_stop_hold_time","Register <code>SCL_STOP_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_stop_hold_time","Bits 0:8 - reg_scl_stop_hold_time","","","","Register <code>SCL_STOP_SETUP</code> reader","I2C_SCL_STOP_SETUP_REG","Field <code>TIME</code> reader - reg_scl_stop_setup_time","Field <code>TIME</code> writer - reg_scl_stop_setup_time","Register <code>SCL_STOP_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_scl_stop_setup_time","Bits 0:8 - reg_scl_stop_setup_time","","","","Register <code>SCL_STRETCH_CONF</code> reader","I2C_SCL_STRETCH_CONF_REG","Field <code>SLAVE_BYTE_ACK_CTL_EN</code> reader - …","Field <code>SLAVE_BYTE_ACK_CTL_EN</code> writer - …","Field <code>SLAVE_BYTE_ACK_LVL</code> reader - reg_slave_byte_ack_lvl","Field <code>SLAVE_BYTE_ACK_LVL</code> writer - reg_slave_byte_ack_lvl","Field <code>SLAVE_SCL_STRETCH_CLR</code> writer - …","Field <code>SLAVE_SCL_STRETCH_EN</code> reader - …","Field <code>SLAVE_SCL_STRETCH_EN</code> writer - …","Field <code>STRETCH_PROTECT_NUM</code> reader - reg_stretch_protect_num","Field <code>STRETCH_PROTECT_NUM</code> writer - reg_stretch_protect_num","Register <code>SCL_STRETCH_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - reg_slave_byte_ack_ctl_en","Bit 12 - reg_slave_byte_ack_ctl_en","Bit 13 - reg_slave_byte_ack_lvl","Bit 13 - reg_slave_byte_ack_lvl","Bit 11 - reg_slave_scl_stretch_clr","Bit 10 - reg_slave_scl_stretch_en","Bit 10 - reg_slave_scl_stretch_en","Bits 0:9 - reg_stretch_protect_num","Bits 0:9 - reg_stretch_protect_num","","","","Register <code>SDA_HOLD</code> reader","I2C_SDA_HOLD_REG","Field <code>TIME</code> reader - reg_sda_hold_time","Field <code>TIME</code> writer - reg_sda_hold_time","Register <code>SDA_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_sda_hold_time","Bits 0:8 - reg_sda_hold_time","","","","Register <code>SDA_SAMPLE</code> reader","I2C_SDA_SAMPLE_REG","Field <code>TIME</code> reader - reg_sda_sample_time","Field <code>TIME</code> writer - reg_sda_sample_time","Register <code>SDA_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_sda_sample_time","Bits 0:8 - reg_sda_sample_time","","","","Field <code>ADDR_10BIT_EN</code> reader - reg_addr_10bit_en","Field <code>ADDR_10BIT_EN</code> writer - reg_addr_10bit_en","Register <code>SLAVE_ADDR</code> reader","Field <code>SLAVE_ADDR</code> reader - reg_slave_addr","I2C_SLAVE_ADDR_REG","Field <code>SLAVE_ADDR</code> writer - reg_slave_addr","Register <code>SLAVE_ADDR</code> writer","Bit 31 - reg_addr_10bit_en","Bit 31 - reg_addr_10bit_en","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:14 - reg_slave_addr","Bits 0:14 - reg_slave_addr","","","","Field <code>ARB_LOST</code> reader - reg_arb_lost","Field <code>BUS_BUSY</code> reader - reg_bus_busy","Register <code>SR</code> reader","Field <code>RESP_REC</code> reader - reg_resp_rec","Field <code>RXFIFO_CNT</code> reader - reg_rxfifo_cnt","Field <code>SCL_MAIN_STATE_LAST</code> reader - reg_scl_main_state_last","Field <code>SCL_STATE_LAST</code> reader - reg_scl_state_last","Field <code>SLAVE_ADDRESSED</code> reader - reg_slave_addressed","Field <code>SLAVE_RW</code> reader - reg_slave_rw","I2C_SR_REG","Field <code>STRETCH_CAUSE</code> reader - reg_stretch_cause","Field <code>TXFIFO_CNT</code> reader - reg_txfifo_cnt","Bit 3 - reg_arb_lost","","","Bit 4 - reg_bus_busy","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_resp_rec","Bits 8:13 - reg_rxfifo_cnt","Bits 24:26 - reg_scl_main_state_last","Bits 28:30 - reg_scl_state_last","Bit 5 - reg_slave_addressed","Bit 1 - reg_slave_rw","Bits 14:15 - reg_stretch_cause","","","Bits 18:23 - reg_txfifo_cnt","","Register <code>TO</code> reader","Field <code>TIME_OUT_EN</code> reader - reg_time_out_en","Field <code>TIME_OUT_EN</code> writer - reg_time_out_en","Field <code>TIME_OUT_VALUE</code> reader - reg_time_out_value","Field <code>TIME_OUT_VALUE</code> writer - reg_time_out_value","I2C_TO_REG","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - reg_time_out_en","Bit 5 - reg_time_out_en","Bits 0:4 - reg_time_out_value","Bits 0:4 - reg_time_out_value","","","","Register <code>TXFIFO_START_ADDR</code> reader","Field <code>TXFIFO_START_ADDR</code> reader - reg_txfifo_start_addr.","I2C_TXFIFO_START_ADDR_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:31 - reg_txfifo_start_addr.","","CONF_SIGLE_DATA (rw) register accessor: I2S signal data …","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: I2S interrupt clear …","INT_ENA (rw) register accessor: I2S interrupt enable …","INT_RAW (r) register accessor: I2S interrupt raw register, …","INT_ST (r) register accessor: I2S interrupt status …","LC_HUNG_CONF (rw) register accessor: I2S HUNG configure …","RXEOF_NUM (rw) register accessor: I2S RX data number …","RX_CLKM_CONF (rw) register accessor: I2S RX clock …","RX_CLKM_DIV_CONF (rw) register accessor: I2S RX module …","RX_CONF (rw) register accessor: I2S RX configure register","RX_CONF1 (rw) register accessor: I2S RX configure register …","RX_TDM_CTRL (rw) register accessor: I2S TX TDM mode …","RX_TIMING (rw) register accessor: I2S RX timing control …","Register block","STATE (r) register accessor: I2S TX status register","TX_CLKM_CONF (rw) register accessor: I2S TX clock …","TX_CLKM_DIV_CONF (rw) register accessor: I2S TX module …","TX_CONF (rw) register accessor: I2S TX configure register","TX_CONF1 (rw) register accessor: I2S TX configure register …","TX_PCM2PDM_CONF (rw) register accessor: I2S TX PCM2PDM …","TX_PCM2PDM_CONF1 (rw) register accessor: I2S TX PCM2PDM …","TX_TDM_CTRL (rw) register accessor: I2S TX TDM mode …","TX_TIMING (rw) register accessor: I2S TX timing control …","","","I2S signal data register","0x68 - I2S signal data register","Version control register","0x80 - Version control register","Returns the argument unchanged.","I2S interrupt clear register.","0x18 - I2S interrupt clear register.","I2S interrupt enable register.","0x14 - I2S interrupt enable register.","I2S interrupt raw register, valid in level.","0x0c - I2S interrupt raw register, valid in level.","I2S interrupt status register.","0x10 - I2S interrupt status register.","Calls <code>U::from(self)</code>.","I2S HUNG configure register.","0x60 - I2S HUNG configure register.","I2S RX clock configure register","0x30 - I2S RX clock configure register","I2S RX module clock divider configure register","0x38 - I2S RX module clock divider configure register","I2S RX configure register","0x20 - I2S RX configure register","I2S RX configure register 1","0x28 - I2S RX configure register 1","I2S TX TDM mode control register","0x50 - I2S TX TDM mode control register","I2S RX timing control register","0x58 - I2S RX timing control register","I2S RX data number control register.","0x64 - I2S RX data number control register.","I2S TX status register","0x6c - I2S TX status register","","","I2S TX clock configure register","0x34 - I2S TX clock configure register","I2S TX module clock divider configure register","0x3c - I2S TX module clock divider configure register","I2S TX configure register","0x24 - I2S TX configure register","I2S TX configure register 1","0x2c - I2S TX configure register 1","I2S TX PCM2PDM configuration register","0x40 - I2S TX PCM2PDM configuration register","I2S TX PCM2PDM configuration register","0x44 - I2S TX PCM2PDM configuration register","I2S TX TDM mode control register","0x54 - I2S TX TDM mode control register","I2S TX timing control register","0x5c - I2S TX timing control register","","I2S signal data register","Register <code>CONF_SIGLE_DATA</code> reader","Field <code>SINGLE_DATA</code> reader - The configured constant channel …","Field <code>SINGLE_DATA</code> writer - The configured constant channel …","Register <code>CONF_SIGLE_DATA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The configured constant channel data to be …","Bits 0:31 - The configured constant channel data to be …","","","","Field <code>DATE</code> reader - I2S version control register","Version control register","Field <code>DATE</code> writer - I2S version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - I2S version control register","Bits 0:27 - I2S version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","I2S interrupt clear register.","Field <code>RX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Field <code>RX_HUNG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TX_HUNG_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear the i2s_rx_done_int interrupt","Bit 2 - Set this bit to clear the i2s_rx_hung_int interrupt","","","Bit 1 - Set this bit to clear the i2s_tx_done_int interrupt","Bit 3 - Set this bit to clear the i2s_tx_hung_int interrupt","","I2S interrupt enable register.","Register <code>INT_ENA</code> reader","Field <code>RX_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RX_DONE_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RX_HUNG_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RX_HUNG_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TX_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TX_DONE_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TX_HUNG_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TX_HUNG_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Bit 2 - The interrupt enable bit for the i2s_rx_hung_int …","Bit 2 - The interrupt enable bit for the i2s_rx_hung_int …","","","Bit 1 - The interrupt enable bit for the i2s_tx_done_int …","Bit 1 - The interrupt enable bit for the i2s_tx_done_int …","Bit 3 - The interrupt enable bit for the i2s_tx_hung_int …","Bit 3 - The interrupt enable bit for the i2s_tx_hung_int …","","I2S interrupt raw register, valid in level.","Register <code>INT_RAW</code> reader","Field <code>RX_DONE_INT_RAW</code> reader - The raw interrupt status …","Field <code>RX_HUNG_INT_RAW</code> reader - The raw interrupt status …","Field <code>TX_DONE_INT_RAW</code> reader - The raw interrupt status …","Field <code>TX_HUNG_INT_RAW</code> reader - The raw interrupt status …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","","","Bit 1 - The raw interrupt status bit for the …","Bit 3 - The raw interrupt status bit for the …","","I2S interrupt status register.","Register <code>INT_ST</code> reader","Field <code>RX_DONE_INT_ST</code> reader - The masked interrupt status …","Field <code>RX_HUNG_INT_ST</code> reader - The masked interrupt status …","Field <code>TX_DONE_INT_ST</code> reader - The masked interrupt status …","Field <code>TX_HUNG_INT_ST</code> reader - The masked interrupt status …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The masked interrupt status bit for the …","Bit 2 - The masked interrupt status bit for the …","","","Bit 1 - The masked interrupt status bit for the …","Bit 3 - The masked interrupt status bit for the …","","Field <code>LC_FIFO_TIMEOUT_ENA</code> reader - The enable bit for FIFO …","Field <code>LC_FIFO_TIMEOUT_ENA</code> writer - The enable bit for FIFO …","Field <code>LC_FIFO_TIMEOUT</code> reader - the i2s_tx_hung_int …","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> reader - The bits are used to …","Field <code>LC_FIFO_TIMEOUT_SHIFT</code> writer - The bits are used to …","Field <code>LC_FIFO_TIMEOUT</code> writer - the i2s_tx_hung_int …","I2S HUNG configure register.","Register <code>LC_HUNG_CONF</code> reader","Register <code>LC_HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - the i2s_tx_hung_int interrupt or the …","Bits 0:7 - the i2s_tx_hung_int interrupt or the …","Bit 11 - The enable bit for FIFO timeout","Bit 11 - The enable bit for FIFO timeout","Bits 8:10 - The bits are used to scale tick counter …","Bits 8:10 - The bits are used to scale tick counter …","","","","Field <code>MCLK_SEL</code> reader - 0: UseI2S Tx module clock as …","Field <code>MCLK_SEL</code> writer - 0: UseI2S Tx module clock as …","Register <code>RX_CLKM_CONF</code> reader","I2S RX clock configure register","Field <code>RX_CLKM_DIV_NUM</code> reader - Integral I2S clock divider …","Field <code>RX_CLKM_DIV_NUM</code> writer - Integral I2S clock divider …","Field <code>RX_CLK_ACTIVE</code> reader - I2S Rx module clock enable …","Field <code>RX_CLK_ACTIVE</code> writer - I2S Rx module clock enable …","Field <code>RX_CLK_SEL</code> reader - Select I2S Rx module source …","Field <code>RX_CLK_SEL</code> writer - Select I2S Rx module source …","Register <code>RX_CLKM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - 0: UseI2S Tx module clock as I2S_MCLK_OUT. 1: …","Bit 29 - 0: UseI2S Tx module clock as I2S_MCLK_OUT. 1: …","Bit 26 - I2S Rx module clock enable signal.","Bit 26 - I2S Rx module clock enable signal.","Bits 27:28 - Select I2S Rx module source clock. 0: no …","Bits 27:28 - Select I2S Rx module source clock. 0: no …","Bits 0:7 - Integral I2S clock divider value","Bits 0:7 - Integral I2S clock divider value","","","","Register <code>RX_CLKM_DIV_CONF</code> reader","I2S RX module clock divider configure register","Field <code>RX_CLKM_DIV_X</code> reader - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_X</code> writer - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_YN1</code> reader - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_YN1</code> writer - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_Y</code> reader - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_Y</code> writer - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_Z</code> reader - For b &lt;= a/2, the value of …","Field <code>RX_CLKM_DIV_Z</code> writer - For b &lt;= a/2, the value of …","Register <code>RX_CLKM_DIV_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:26 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_X …","Bits 18:26 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_X …","Bits 9:17 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_Y …","Bits 9:17 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_Y …","Bit 27 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_YN1 is …","Bit 27 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_YN1 is …","Bits 0:8 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_Z is …","Bits 0:8 - For b &lt;= a/2, the value of I2S_RX_CLKM_DIV_Z is …","","","","Register <code>RX_CONF</code> reader","Field <code>RX_24_FILL_EN</code> reader - 1: store 24 channel bits to …","Field <code>RX_24_FILL_EN</code> writer - 1: store 24 channel bits to …","Field <code>RX_BIG_ENDIAN</code> reader - I2S Rx byte endian, 1: low …","Field <code>RX_BIG_ENDIAN</code> writer - I2S Rx byte endian, 1: low …","Field <code>RX_BIT_ORDER</code> reader - I2S Rx bit endian. 1:small …","Field <code>RX_BIT_ORDER</code> writer - I2S Rx bit endian. 1:small …","I2S RX configure register","Field <code>RX_FIFO_RESET</code> writer - Set this bit to reset Rx AFIFO","Field <code>RX_LEFT_ALIGN</code> reader - 1: I2S RX left alignment …","Field <code>RX_LEFT_ALIGN</code> writer - 1: I2S RX left alignment …","Field <code>RX_MONO_FST_VLD</code> reader - 1: The first channel data …","Field <code>RX_MONO_FST_VLD</code> writer - 1: The first channel data …","Field <code>RX_MONO</code> reader - Set this bit to enable receiver in …","Field <code>RX_MONO</code> writer - Set this bit to enable receiver in …","Field <code>RX_PCM_BYPASS</code> reader - Set this bit to bypass …","Field <code>RX_PCM_BYPASS</code> writer - Set this bit to bypass …","Field <code>RX_PCM_CONF</code> reader - I2S RX compress/decompress …","Field <code>RX_PCM_CONF</code> writer - I2S RX compress/decompress …","Field <code>RX_PDM_EN</code> reader - 1: Enable I2S PDM Rx mode . 0: …","Field <code>RX_PDM_EN</code> writer - 1: Enable I2S PDM Rx mode . 0: …","Field <code>RX_RESET</code> writer - Set this bit to reset receiver","Field <code>RX_SLAVE_MOD</code> reader - Set this bit to enable slave …","Field <code>RX_SLAVE_MOD</code> writer - Set this bit to enable slave …","Field <code>RX_START</code> reader - Set this bit to start receiving …","Field <code>RX_START</code> writer - Set this bit to start receiving …","Field <code>RX_STOP_MODE</code> reader - 0 : I2S Rx only stop when …","Field <code>RX_STOP_MODE</code> writer - 0 : I2S Rx only stop when …","Field <code>RX_TDM_EN</code> reader - 1: Enable I2S TDM Rx mode . 0: …","Field <code>RX_TDM_EN</code> writer - 1: Enable I2S TDM Rx mode . 0: …","Field <code>RX_UPDATE</code> reader - Set 1 to update I2S RX registers …","Field <code>RX_UPDATE</code> writer - Set 1 to update I2S RX registers …","Field <code>RX_WS_IDLE_POL</code> reader - 0: WS should be 0 when …","Field <code>RX_WS_IDLE_POL</code> writer - 0: WS should be 0 when …","Register <code>RX_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1: store 24 channel bits to 32 bits. 0:store 24 …","Bit 16 - 1: store 24 channel bits to 32 bits. 0:store 24 …","Bit 7 - I2S Rx byte endian, 1: low addr value to high …","Bit 7 - I2S Rx byte endian, 1: low addr value to high …","Bit 18 - I2S Rx bit endian. 1:small endian, the LSB is …","Bit 18 - I2S Rx bit endian. 1:small endian, the LSB is …","Bit 1 - Set this bit to reset Rx AFIFO","Bit 15 - 1: I2S RX left alignment mode. 0: I2S RX right …","Bit 15 - 1: I2S RX left alignment mode. 0: I2S RX right …","Bit 5 - Set this bit to enable receiver in mono mode","Bit 5 - Set this bit to enable receiver in mono mode","Bit 9 - 1: The first channel data value is valid in I2S RX …","Bit 9 - 1: The first channel data value is valid in I2S RX …","Bit 12 - Set this bit to bypass Compress/Decompress module …","Bit 12 - Set this bit to bypass Compress/Decompress module …","Bits 10:11 - I2S RX compress/decompress configuration bit. …","Bits 10:11 - I2S RX compress/decompress configuration bit. …","Bit 20 - 1: Enable I2S PDM Rx mode . 0: Disable.","Bit 20 - 1: Enable I2S PDM Rx mode . 0: Disable.","Bit 0 - Set this bit to reset receiver","Bit 3 - Set this bit to enable slave receiver mode","Bit 3 - Set this bit to enable slave receiver mode","Bit 2 - Set this bit to start receiving data","Bit 2 - Set this bit to start receiving data","Bits 13:14 - 0 : I2S Rx only stop when reg_rx_start is …","Bits 13:14 - 0 : I2S Rx only stop when reg_rx_start is …","Bit 19 - 1: Enable I2S TDM Rx mode . 0: Disable.","Bit 19 - 1: Enable I2S TDM Rx mode . 0: Disable.","Bit 8 - Set 1 to update I2S RX registers from APB clock …","Bit 8 - Set 1 to update I2S RX registers from APB clock …","Bit 17 - 0: WS should be 0 when receiving left channel …","Bit 17 - 0: WS should be 0 when receiving left channel …","","","","Register <code>RX_CONF1</code> reader","Field <code>RX_BCK_DIV_NUM</code> reader - Bit clock configuration bits …","Field <code>RX_BCK_DIV_NUM</code> writer - Bit clock configuration bits …","Field <code>RX_BITS_MOD</code> reader - Set the bits to configure the …","Field <code>RX_BITS_MOD</code> writer - Set the bits to configure the …","I2S RX configure register 1","Field <code>RX_HALF_SAMPLE_BITS</code> reader - I2S Rx half sample bits …","Field <code>RX_HALF_SAMPLE_BITS</code> writer - I2S Rx half sample bits …","Field <code>RX_MSB_SHIFT</code> reader - Set this bit to enable …","Field <code>RX_MSB_SHIFT</code> writer - Set this bit to enable …","Field <code>RX_TDM_CHAN_BITS</code> reader - The Rx bit number for each …","Field <code>RX_TDM_CHAN_BITS</code> writer - The Rx bit number for each …","Field <code>RX_TDM_WS_WIDTH</code> reader - The width of rx_ws_out in …","Field <code>RX_TDM_WS_WIDTH</code> writer - The width of rx_ws_out in …","Register <code>RX_CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:12 - Bit clock configuration bits in receiver mode.","Bits 7:12 - Bit clock configuration bits in receiver mode.","Bits 13:17 - Set the bits to configure the valid data bit …","Bits 13:17 - Set the bits to configure the valid data bit …","Bits 18:23 - I2S Rx half sample bits -1.","Bits 18:23 - I2S Rx half sample bits -1.","Bit 29 - Set this bit to enable receiver in Phillips …","Bit 29 - Set this bit to enable receiver in Phillips …","Bits 24:28 - The Rx bit number for each channel minus 1in …","Bits 24:28 - The Rx bit number for each channel minus 1in …","Bits 0:6 - The width of rx_ws_out in TDM mode is …","Bits 0:6 - The width of rx_ws_out in TDM mode is …","","","","Register <code>RX_TDM_CTRL</code> reader","Field <code>RX_TDM_CHAN10_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN10_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN11_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN11_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN12_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN12_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN13_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN13_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN14_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN14_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN15_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN15_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN8_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN8_EN</code> writer - 1: Enable the valid data …","Field <code>RX_TDM_CHAN9_EN</code> reader - 1: Enable the valid data …","Field <code>RX_TDM_CHAN9_EN</code> writer - 1: Enable the valid data …","I2S TX TDM mode control register","Field <code>RX_TDM_PDM_CHAN0_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN0_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN1_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN1_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN2_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN2_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN3_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN3_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN4_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN4_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN5_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN5_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN6_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN6_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN7_EN</code> reader - 1: Enable the valid …","Field <code>RX_TDM_PDM_CHAN7_EN</code> writer - 1: Enable the valid …","Field <code>RX_TDM_TOT_CHAN_NUM</code> reader - The total channel …","Field <code>RX_TDM_TOT_CHAN_NUM</code> writer - The total channel …","Register <code>RX_TDM_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - 1: Enable the valid data input of I2S RX TDM …","Bit 10 - 1: Enable the valid data input of I2S RX TDM …","Bit 11 - 1: Enable the valid data input of I2S RX TDM …","Bit 11 - 1: Enable the valid data input of I2S RX TDM …","Bit 12 - 1: Enable the valid data input of I2S RX TDM …","Bit 12 - 1: Enable the valid data input of I2S RX TDM …","Bit 13 - 1: Enable the valid data input of I2S RX TDM …","Bit 13 - 1: Enable the valid data input of I2S RX TDM …","Bit 14 - 1: Enable the valid data input of I2S RX TDM …","Bit 14 - 1: Enable the valid data input of I2S RX TDM …","Bit 15 - 1: Enable the valid data input of I2S RX TDM …","Bit 15 - 1: Enable the valid data input of I2S RX TDM …","Bit 8 - 1: Enable the valid data input of I2S RX TDM …","Bit 8 - 1: Enable the valid data input of I2S RX TDM …","Bit 9 - 1: Enable the valid data input of I2S RX TDM …","Bit 9 - 1: Enable the valid data input of I2S RX TDM …","Bit 0 - 1: Enable the valid data input of I2S RX TDM or …","Bit 0 - 1: Enable the valid data input of I2S RX TDM or …","Bit 1 - 1: Enable the valid data input of I2S RX TDM or …","Bit 1 - 1: Enable the valid data input of I2S RX TDM or …","Bit 2 - 1: Enable the valid data input of I2S RX TDM or …","Bit 2 - 1: Enable the valid data input of I2S RX TDM or …","Bit 3 - 1: Enable the valid data input of I2S RX TDM or …","Bit 3 - 1: Enable the valid data input of I2S RX TDM or …","Bit 4 - 1: Enable the valid data input of I2S RX TDM or …","Bit 4 - 1: Enable the valid data input of I2S RX TDM or …","Bit 5 - 1: Enable the valid data input of I2S RX TDM or …","Bit 5 - 1: Enable the valid data input of I2S RX TDM or …","Bit 6 - 1: Enable the valid data input of I2S RX TDM or …","Bit 6 - 1: Enable the valid data input of I2S RX TDM or …","Bit 7 - 1: Enable the valid data input of I2S RX TDM or …","Bit 7 - 1: Enable the valid data input of I2S RX TDM or …","Bits 16:19 - The total channel number of I2S TX TDM mode.","Bits 16:19 - The total channel number of I2S TX TDM mode.","","","","Register <code>RX_TIMING</code> reader","Field <code>RX_BCK_IN_DM</code> reader - The delay mode of I2S Rx BCK …","Field <code>RX_BCK_IN_DM</code> writer - The delay mode of I2S Rx BCK …","Field <code>RX_BCK_OUT_DM</code> reader - The delay mode of I2S Rx BCK …","Field <code>RX_BCK_OUT_DM</code> writer - The delay mode of I2S Rx BCK …","Field <code>RX_SD_IN_DM</code> reader - The delay mode of I2S Rx SD …","Field <code>RX_SD_IN_DM</code> writer - The delay mode of I2S Rx SD …","I2S RX timing control register","Field <code>RX_WS_IN_DM</code> reader - The delay mode of I2S Rx WS …","Field <code>RX_WS_IN_DM</code> writer - The delay mode of I2S Rx WS …","Field <code>RX_WS_OUT_DM</code> reader - The delay mode of I2S Rx WS …","Field <code>RX_WS_OUT_DM</code> writer - The delay mode of I2S Rx WS …","Register <code>RX_TIMING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 28:29 - The delay mode of I2S Rx BCK input signal. 0: …","Bits 28:29 - The delay mode of I2S Rx BCK input signal. 0: …","Bits 20:21 - The delay mode of I2S Rx BCK output signal. …","Bits 20:21 - The delay mode of I2S Rx BCK output signal. …","Bits 0:1 - The delay mode of I2S Rx SD input signal. 0: …","Bits 0:1 - The delay mode of I2S Rx SD input signal. 0: …","Bits 24:25 - The delay mode of I2S Rx WS input signal. 0: …","Bits 24:25 - The delay mode of I2S Rx WS input signal. 0: …","Bits 16:17 - The delay mode of I2S Rx WS output signal. 0: …","Bits 16:17 - The delay mode of I2S Rx WS output signal. 0: …","","","","Register <code>RXEOF_NUM</code> reader","I2S RX data number control register.","Field <code>RX_EOF_NUM</code> reader - The receive data bit length is …","Field <code>RX_EOF_NUM</code> writer - The receive data bit length is …","Register <code>RXEOF_NUM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - The receive data bit length is (I2S_RX_BITS_MOD…","Bits 0:11 - The receive data bit length is (I2S_RX_BITS_MOD…","","","","Register <code>STATE</code> reader","I2S TX status register","Field <code>TX_IDLE</code> reader - 1: i2s_tx is idle state. 0: i2s_tx …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 0 - 1: i2s_tx is idle state. 0: i2s_tx is working.","","Field <code>CLK_EN</code> reader - Set this bit to enable clk gate","Field <code>CLK_EN</code> writer - Set this bit to enable clk gate","Register <code>TX_CLKM_CONF</code> reader","I2S TX clock configure register","Field <code>TX_CLKM_DIV_NUM</code> reader - Integral I2S TX clock …","Field <code>TX_CLKM_DIV_NUM</code> writer - Integral I2S TX clock …","Field <code>TX_CLK_ACTIVE</code> reader - I2S Tx module clock enable …","Field <code>TX_CLK_ACTIVE</code> writer - I2S Tx module clock enable …","Field <code>TX_CLK_SEL</code> reader - Select I2S Tx module source …","Field <code>TX_CLK_SEL</code> writer - Select I2S Tx module source …","Register <code>TX_CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 29 - Set this bit to enable clk gate","Bit 29 - Set this bit to enable clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 26 - I2S Tx module clock enable signal.","Bit 26 - I2S Tx module clock enable signal.","Bits 27:28 - Select I2S Tx module source clock. 0: XTAL …","Bits 27:28 - Select I2S Tx module source clock. 0: XTAL …","Bits 0:7 - Integral I2S TX clock divider value. f_I2S_CLK …","Bits 0:7 - Integral I2S TX clock divider value. f_I2S_CLK …","","Register <code>TX_CLKM_DIV_CONF</code> reader","I2S TX module clock divider configure register","Field <code>TX_CLKM_DIV_X</code> reader - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_X</code> writer - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_YN1</code> reader - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_YN1</code> writer - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_Y</code> reader - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_Y</code> writer - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_Z</code> reader - For b &lt;= a/2, the value of …","Field <code>TX_CLKM_DIV_Z</code> writer - For b &lt;= a/2, the value of …","Register <code>TX_CLKM_DIV_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 18:26 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_X …","Bits 18:26 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_X …","Bits 9:17 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_Y …","Bits 9:17 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_Y …","Bit 27 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_YN1 is …","Bit 27 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_YN1 is …","Bits 0:8 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_Z is …","Bits 0:8 - For b &lt;= a/2, the value of I2S_TX_CLKM_DIV_Z is …","","Register <code>TX_CONF</code> reader","Field <code>SIG_LOOPBACK</code> reader - Enable signal loop back mode …","Field <code>SIG_LOOPBACK</code> writer - Enable signal loop back mode …","Field <code>TX_24_FILL_EN</code> reader - 1: Sent 32 bits in 24 channel …","Field <code>TX_24_FILL_EN</code> writer - 1: Sent 32 bits in 24 channel …","Field <code>TX_BIG_ENDIAN</code> reader - I2S Tx byte endian, 1: low …","Field <code>TX_BIG_ENDIAN</code> writer - I2S Tx byte endian, 1: low …","Field <code>TX_BIT_ORDER</code> reader - I2S Tx bit endian. 1:small …","Field <code>TX_BIT_ORDER</code> writer - I2S Tx bit endian. 1:small …","Field <code>TX_CHAN_EQUAL</code> reader - 1: The value of Left channel …","Field <code>TX_CHAN_EQUAL</code> writer - 1: The value of Left channel …","Field <code>TX_CHAN_MOD</code> reader - I2S transmitter channel mode …","Field <code>TX_CHAN_MOD</code> writer - I2S transmitter channel mode …","I2S TX configure register","Field <code>TX_FIFO_RESET</code> writer - Set this bit to reset Tx AFIFO","Field <code>TX_LEFT_ALIGN</code> reader - 1: I2S TX left alignment …","Field <code>TX_LEFT_ALIGN</code> writer - 1: I2S TX left alignment …","Field <code>TX_MONO_FST_VLD</code> reader - 1: The first channel data …","Field <code>TX_MONO_FST_VLD</code> writer - 1: The first channel data …","Field <code>TX_MONO</code> reader - Set this bit to enable transmitter …","Field <code>TX_MONO</code> writer - Set this bit to enable transmitter …","Field <code>TX_PCM_BYPASS</code> reader - Set this bit to bypass …","Field <code>TX_PCM_BYPASS</code> writer - Set this bit to bypass …","Field <code>TX_PCM_CONF</code> reader - I2S TX compress/decompress …","Field <code>TX_PCM_CONF</code> writer - I2S TX compress/decompress …","Field <code>TX_PDM_EN</code> reader - 1: Enable I2S PDM Tx mode . 0: …","Field <code>TX_PDM_EN</code> writer - 1: Enable I2S PDM Tx mode . 0: …","Field <code>TX_RESET</code> writer - Set this bit to reset transmitter","Field <code>TX_SLAVE_MOD</code> reader - Set this bit to enable slave …","Field <code>TX_SLAVE_MOD</code> writer - Set this bit to enable slave …","Field <code>TX_START</code> reader - Set this bit to start transmitting …","Field <code>TX_START</code> writer - Set this bit to start transmitting …","Field <code>TX_STOP_EN</code> reader - Set this bit to stop disable …","Field <code>TX_STOP_EN</code> writer - Set this bit to stop disable …","Field <code>TX_TDM_EN</code> reader - 1: Enable I2S TDM Tx mode . 0: …","Field <code>TX_TDM_EN</code> writer - 1: Enable I2S TDM Tx mode . 0: …","Field <code>TX_UPDATE</code> reader - Set 1 to update I2S TX registers …","Field <code>TX_UPDATE</code> writer - Set 1 to update I2S TX registers …","Field <code>TX_WS_IDLE_POL</code> reader - 0: WS should be 0 when …","Field <code>TX_WS_IDLE_POL</code> writer - 0: WS should be 0 when …","Register <code>TX_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - Enable signal loop back mode with transmitter …","Bit 27 - Enable signal loop back mode with transmitter …","","","Bit 16 - 1: Sent 32 bits in 24 channel bits mode. 0: Sent …","Bit 16 - 1: Sent 32 bits in 24 channel bits mode. 0: Sent …","Bit 7 - I2S Tx byte endian, 1: low addr value to high …","Bit 7 - I2S Tx byte endian, 1: low addr value to high …","Bit 18 - I2S Tx bit endian. 1:small endian, the LSB is …","Bit 18 - I2S Tx bit endian. 1:small endian, the LSB is …","Bit 6 - 1: The value of Left channel data is equal to the …","Bit 6 - 1: The value of Left channel data is equal to the …","Bits 24:26 - I2S transmitter channel mode configuration …","Bits 24:26 - I2S transmitter channel mode configuration …","Bit 1 - Set this bit to reset Tx AFIFO","Bit 15 - 1: I2S TX left alignment mode. 0: I2S TX right …","Bit 15 - 1: I2S TX left alignment mode. 0: I2S TX right …","Bit 5 - Set this bit to enable transmitter in mono mode","Bit 5 - Set this bit to enable transmitter in mono mode","Bit 9 - 1: The first channel data value is valid in I2S TX …","Bit 9 - 1: The first channel data value is valid in I2S TX …","Bit 12 - Set this bit to bypass Compress/Decompress module …","Bit 12 - Set this bit to bypass Compress/Decompress module …","Bits 10:11 - I2S TX compress/decompress configuration bit. …","Bits 10:11 - I2S TX compress/decompress configuration bit. …","Bit 20 - 1: Enable I2S PDM Tx mode . 0: Disable.","Bit 20 - 1: Enable I2S PDM Tx mode . 0: Disable.","Bit 0 - Set this bit to reset transmitter","Bit 3 - Set this bit to enable slave transmitter mode","Bit 3 - Set this bit to enable slave transmitter mode","Bit 2 - Set this bit to start transmitting data","Bit 2 - Set this bit to start transmitting data","Bit 13 - Set this bit to stop disable output BCK signal …","Bit 13 - Set this bit to stop disable output BCK signal …","Bit 19 - 1: Enable I2S TDM Tx mode . 0: Disable.","Bit 19 - 1: Enable I2S TDM Tx mode . 0: Disable.","Bit 8 - Set 1 to update I2S TX registers from APB clock …","Bit 8 - Set 1 to update I2S TX registers from APB clock …","Bit 17 - 0: WS should be 0 when sending left channel data, …","Bit 17 - 0: WS should be 0 when sending left channel data, …","","Register <code>TX_CONF1</code> reader","Field <code>TX_BCK_DIV_NUM</code> reader - Bit clock configuration bits …","Field <code>TX_BCK_DIV_NUM</code> writer - Bit clock configuration bits …","Field <code>TX_BCK_NO_DLY</code> reader - 1: BCK is not delayed to …","Field <code>TX_BCK_NO_DLY</code> writer - 1: BCK is not delayed to …","Field <code>TX_BITS_MOD</code> reader - Set the bits to configure the …","Field <code>TX_BITS_MOD</code> writer - Set the bits to configure the …","I2S TX configure register 1","Field <code>TX_HALF_SAMPLE_BITS</code> reader - I2S Tx half sample bits …","Field <code>TX_HALF_SAMPLE_BITS</code> writer - I2S Tx half sample bits …","Field <code>TX_MSB_SHIFT</code> reader - Set this bit to enable …","Field <code>TX_MSB_SHIFT</code> writer - Set this bit to enable …","Field <code>TX_TDM_CHAN_BITS</code> reader - The Tx bit number for each …","Field <code>TX_TDM_CHAN_BITS</code> writer - The Tx bit number for each …","Field <code>TX_TDM_WS_WIDTH</code> reader - The width of tx_ws_out in …","Field <code>TX_TDM_WS_WIDTH</code> writer - The width of tx_ws_out in …","Register <code>TX_CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 7:12 - Bit clock configuration bits in transmitter …","Bits 7:12 - Bit clock configuration bits in transmitter …","Bit 30 - 1: BCK is not delayed to generate pos/neg edge in …","Bit 30 - 1: BCK is not delayed to generate pos/neg edge in …","Bits 13:17 - Set the bits to configure the valid data bit …","Bits 13:17 - Set the bits to configure the valid data bit …","Bits 18:23 - I2S Tx half sample bits -1.","Bits 18:23 - I2S Tx half sample bits -1.","Bit 29 - Set this bit to enable transmitter in Phillips …","Bit 29 - Set this bit to enable transmitter in Phillips …","Bits 24:28 - The Tx bit number for each channel minus 1in …","Bits 24:28 - The Tx bit number for each channel minus 1in …","Bits 0:6 - The width of tx_ws_out in TDM mode is …","Bits 0:6 - The width of tx_ws_out in TDM mode is …","","Field <code>PCM2PDM_CONV_EN</code> reader - I2S TX PDM Converter enable","Field <code>PCM2PDM_CONV_EN</code> writer - I2S TX PDM Converter enable","Register <code>TX_PCM2PDM_CONF</code> reader","I2S TX PCM2PDM configuration register","Field <code>TX_PDM_DAC_2OUT_EN</code> reader - I2S TX PDM dac mode …","Field <code>TX_PDM_DAC_2OUT_EN</code> writer - I2S TX PDM dac mode …","Field <code>TX_PDM_DAC_MODE_EN</code> reader - I2S TX PDM dac 2channel …","Field <code>TX_PDM_DAC_MODE_EN</code> writer - I2S TX PDM dac 2channel …","Field <code>TX_PDM_HP_BYPASS</code> reader - I2S TX PDM bypass hp …","Field <code>TX_PDM_HP_BYPASS</code> writer - I2S TX PDM bypass hp …","Field <code>TX_PDM_HP_IN_SHIFT</code> reader - I2S TX PDM sigmadelta …","Field <code>TX_PDM_HP_IN_SHIFT</code> writer - I2S TX PDM sigmadelta …","Field <code>TX_PDM_LP_IN_SHIFT</code> reader - I2S TX PDM sigmadelta …","Field <code>TX_PDM_LP_IN_SHIFT</code> writer - I2S TX PDM sigmadelta …","Field <code>TX_PDM_PRESCALE</code> reader - I2S TX PDM prescale for …","Field <code>TX_PDM_PRESCALE</code> writer - I2S TX PDM prescale for …","Field <code>TX_PDM_SIGMADELTA_DITHER2</code> reader - I2S TX PDM …","Field <code>TX_PDM_SIGMADELTA_DITHER2</code> writer - I2S TX PDM …","Field <code>TX_PDM_SIGMADELTA_DITHER</code> reader - I2S TX PDM …","Field <code>TX_PDM_SIGMADELTA_DITHER</code> writer - I2S TX PDM …","Field <code>TX_PDM_SIGMADELTA_IN_SHIFT</code> reader - I2S TX PDM …","Field <code>TX_PDM_SIGMADELTA_IN_SHIFT</code> writer - I2S TX PDM …","Field <code>TX_PDM_SINC_IN_SHIFT</code> reader - I2S TX PDM sigmadelta …","Field <code>TX_PDM_SINC_IN_SHIFT</code> writer - I2S TX PDM sigmadelta …","Field <code>TX_PDM_SINC_OSR2</code> reader - I2S TX PDM OSR2 value","Field <code>TX_PDM_SINC_OSR2</code> writer - I2S TX PDM OSR2 value","Register <code>TX_PCM2PDM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - I2S TX PDM Converter enable","Bit 25 - I2S TX PDM Converter enable","","","Bit 23 - I2S TX PDM dac mode enable","Bit 23 - I2S TX PDM dac mode enable","Bit 24 - I2S TX PDM dac 2channel enable","Bit 24 - I2S TX PDM dac 2channel enable","Bit 0 - I2S TX PDM bypass hp filter or not. The option has …","Bit 0 - I2S TX PDM bypass hp filter or not. The option has …","Bits 13:14 - I2S TX PDM sigmadelta scale shift number: …","Bits 13:14 - I2S TX PDM sigmadelta scale shift number: …","Bits 15:16 - I2S TX PDM sigmadelta scale shift number: …","Bits 15:16 - I2S TX PDM sigmadelta scale shift number: …","Bits 5:12 - I2S TX PDM prescale for sigmadelta","Bits 5:12 - I2S TX PDM prescale for sigmadelta","Bit 22 - I2S TX PDM sigmadelta dither value","Bit 22 - I2S TX PDM sigmadelta dither value","Bit 21 - I2S TX PDM sigmadelta dither2 value","Bit 21 - I2S TX PDM sigmadelta dither2 value","Bits 19:20 - I2S TX PDM sigmadelta scale shift number: …","Bits 19:20 - I2S TX PDM sigmadelta scale shift number: …","Bits 17:18 - I2S TX PDM sigmadelta scale shift number: …","Bits 17:18 - I2S TX PDM sigmadelta scale shift number: …","Bits 1:4 - I2S TX PDM OSR2 value","Bits 1:4 - I2S TX PDM OSR2 value","","Register <code>TX_PCM2PDM_CONF1</code> reader","Field <code>TX_IIR_HP_MULT12_0</code> reader - The fourth parameter of …","Field <code>TX_IIR_HP_MULT12_0</code> writer - The fourth parameter of …","Field <code>TX_IIR_HP_MULT12_5</code> reader - The fourth parameter of …","Field <code>TX_IIR_HP_MULT12_5</code> writer - The fourth parameter of …","I2S TX PCM2PDM configuration register","Field <code>TX_PDM_FP</code> reader - I2S TX PDM Fp","Field <code>TX_PDM_FP</code> writer - I2S TX PDM Fp","Field <code>TX_PDM_FS</code> reader - I2S TX PDM Fs","Field <code>TX_PDM_FS</code> writer - I2S TX PDM Fs","Register <code>TX_PCM2PDM_CONF1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 23:25 - The fourth parameter of PDM TX IIR_HP filter …","Bits 23:25 - The fourth parameter of PDM TX IIR_HP filter …","Bits 20:22 - The fourth parameter of PDM TX IIR_HP filter …","Bits 20:22 - The fourth parameter of PDM TX IIR_HP filter …","Bits 0:9 - I2S TX PDM Fp","Bits 0:9 - I2S TX PDM Fp","Bits 10:19 - I2S TX PDM Fs","Bits 10:19 - I2S TX PDM Fs","","Register <code>TX_TDM_CTRL</code> reader","Field <code>TX_TDM_CHAN0_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN0_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN10_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN10_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN11_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN11_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN12_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN12_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN13_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN13_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN14_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN14_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN15_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN15_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN1_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN1_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN2_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN2_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN3_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN3_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN4_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN4_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN5_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN5_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN6_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN6_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN7_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN7_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN8_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN8_EN</code> writer - 1: Enable the valid data …","Field <code>TX_TDM_CHAN9_EN</code> reader - 1: Enable the valid data …","Field <code>TX_TDM_CHAN9_EN</code> writer - 1: Enable the valid data …","I2S TX TDM mode control register","Field <code>TX_TDM_SKIP_MSK_EN</code> reader - When DMA TX buffer …","Field <code>TX_TDM_SKIP_MSK_EN</code> writer - When DMA TX buffer …","Field <code>TX_TDM_TOT_CHAN_NUM</code> reader - The total channel …","Field <code>TX_TDM_TOT_CHAN_NUM</code> writer - The total channel …","Register <code>TX_TDM_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 0 - 1: Enable the valid data output of I2S TX TDM …","Bit 0 - 1: Enable the valid data output of I2S TX TDM …","Bit 10 - 1: Enable the valid data output of I2S TX TDM …","Bit 10 - 1: Enable the valid data output of I2S TX TDM …","Bit 11 - 1: Enable the valid data output of I2S TX TDM …","Bit 11 - 1: Enable the valid data output of I2S TX TDM …","Bit 12 - 1: Enable the valid data output of I2S TX TDM …","Bit 12 - 1: Enable the valid data output of I2S TX TDM …","Bit 13 - 1: Enable the valid data output of I2S TX TDM …","Bit 13 - 1: Enable the valid data output of I2S TX TDM …","Bit 14 - 1: Enable the valid data output of I2S TX TDM …","Bit 14 - 1: Enable the valid data output of I2S TX TDM …","Bit 15 - 1: Enable the valid data output of I2S TX TDM …","Bit 15 - 1: Enable the valid data output of I2S TX TDM …","Bit 1 - 1: Enable the valid data output of I2S TX TDM …","Bit 1 - 1: Enable the valid data output of I2S TX TDM …","Bit 2 - 1: Enable the valid data output of I2S TX TDM …","Bit 2 - 1: Enable the valid data output of I2S TX TDM …","Bit 3 - 1: Enable the valid data output of I2S TX TDM …","Bit 3 - 1: Enable the valid data output of I2S TX TDM …","Bit 4 - 1: Enable the valid data output of I2S TX TDM …","Bit 4 - 1: Enable the valid data output of I2S TX TDM …","Bit 5 - 1: Enable the valid data output of I2S TX TDM …","Bit 5 - 1: Enable the valid data output of I2S TX TDM …","Bit 6 - 1: Enable the valid data output of I2S TX TDM …","Bit 6 - 1: Enable the valid data output of I2S TX TDM …","Bit 7 - 1: Enable the valid data output of I2S TX TDM …","Bit 7 - 1: Enable the valid data output of I2S TX TDM …","Bit 8 - 1: Enable the valid data output of I2S TX TDM …","Bit 8 - 1: Enable the valid data output of I2S TX TDM …","Bit 9 - 1: Enable the valid data output of I2S TX TDM …","Bit 9 - 1: Enable the valid data output of I2S TX TDM …","Bit 20 - When DMA TX buffer stores the data of …","Bit 20 - When DMA TX buffer stores the data of …","Bits 16:19 - The total channel number of I2S TX TDM mode.","Bits 16:19 - The total channel number of I2S TX TDM mode.","","Register <code>TX_TIMING</code> reader","Field <code>TX_BCK_IN_DM</code> reader - The delay mode of I2S TX BCK …","Field <code>TX_BCK_IN_DM</code> writer - The delay mode of I2S TX BCK …","Field <code>TX_BCK_OUT_DM</code> reader - The delay mode of I2S TX BCK …","Field <code>TX_BCK_OUT_DM</code> writer - The delay mode of I2S TX BCK …","Field <code>TX_SD1_OUT_DM</code> reader - The delay mode of I2S TX SD1 …","Field <code>TX_SD1_OUT_DM</code> writer - The delay mode of I2S TX SD1 …","Field <code>TX_SD_OUT_DM</code> reader - The delay mode of I2S TX SD …","Field <code>TX_SD_OUT_DM</code> writer - The delay mode of I2S TX SD …","I2S TX timing control register","Field <code>TX_WS_IN_DM</code> reader - The delay mode of I2S TX WS …","Field <code>TX_WS_IN_DM</code> writer - The delay mode of I2S TX WS …","Field <code>TX_WS_OUT_DM</code> reader - The delay mode of I2S TX WS …","Field <code>TX_WS_OUT_DM</code> writer - The delay mode of I2S TX WS …","Register <code>TX_TIMING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 28:29 - The delay mode of I2S TX BCK input signal. 0: …","Bits 28:29 - The delay mode of I2S TX BCK input signal. 0: …","Bits 20:21 - The delay mode of I2S TX BCK output signal. …","Bits 20:21 - The delay mode of I2S TX BCK output signal. …","Bits 4:5 - The delay mode of I2S TX SD1 output signal. 0: …","Bits 4:5 - The delay mode of I2S TX SD1 output signal. 0: …","Bits 0:1 - The delay mode of I2S TX SD output signal. 0: …","Bits 0:1 - The delay mode of I2S TX SD output signal. 0: …","Bits 24:25 - The delay mode of I2S TX WS input signal. 0: …","Bits 24:25 - The delay mode of I2S TX WS input signal. 0: …","Bits 16:17 - The delay mode of I2S TX WS output signal. 0: …","Bits 16:17 - The delay mode of I2S TX WS output signal. 0: …","","AES_INT_MAP (rw) register accessor: aes intr map register","APB_ADC_INT_MAP (rw) register accessor: adc intr map …","APB_CTRL_INTR_MAP (rw) register accessor: apb_ctrl intr …","ASSIST_DEBUG_INTR_MAP (rw) register accessor: assist debug …","BACKUP_PMS_VIOLATE_INTR_MAP (rw) register accessor: mac …","BB_INT_MAP (rw) register accessor: bb intr map register","BT_BB_INT_MAP (rw) register accessor: bb_bt intr map …","BT_BB_NMI_MAP (rw) register accessor: bb_bt_nmi intr map …","BT_MAC_INT_MAP (rw) register accessor: bt intr map register","CACHE_CORE0_ACS_INT_MAP (rw) register accessor: mac intr …","CACHE_IA_INT_MAP (rw) register accessor: cache ia intr map …","CAN_INT_MAP (rw) register accessor: can intr map register","CLOCK_GATE (rw) register accessor: mac intr map register","CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP (rw) register …","CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP (rw) register …","CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP (rw) register …","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP (rw) register …","CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: cpu from …","CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: cpu from …","CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: cpu from …","CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: cpu from …","CPU_INT_CLEAR (rw) register accessor: mac intr map register","CPU_INT_EIP_STATUS (r) register accessor: mac intr map …","CPU_INT_ENABLE (rw) register accessor: mac intr map …","CPU_INT_PRI_0 (rw) register accessor: mac intr map register","CPU_INT_PRI_1 (rw) register accessor: mac intr map register","CPU_INT_PRI_10 (rw) register accessor: mac intr map …","CPU_INT_PRI_11 (rw) register accessor: mac intr map …","CPU_INT_PRI_12 (rw) register accessor: mac intr map …","CPU_INT_PRI_13 (rw) register accessor: mac intr map …","CPU_INT_PRI_14 (rw) register accessor: mac intr map …","CPU_INT_PRI_15 (rw) register accessor: mac intr map …","CPU_INT_PRI_16 (rw) register accessor: mac intr map …","CPU_INT_PRI_17 (rw) register accessor: mac intr map …","CPU_INT_PRI_18 (rw) register accessor: mac intr map …","CPU_INT_PRI_19 (rw) register accessor: mac intr map …","CPU_INT_PRI_2 (rw) register accessor: mac intr map register","CPU_INT_PRI_20 (rw) register accessor: mac intr map …","CPU_INT_PRI_21 (rw) register accessor: mac intr map …","CPU_INT_PRI_22 (rw) register accessor: mac intr map …","CPU_INT_PRI_23 (rw) register accessor: mac intr map …","CPU_INT_PRI_24 (rw) register accessor: mac intr map …","CPU_INT_PRI_25 (rw) register accessor: mac intr map …","CPU_INT_PRI_26 (rw) register accessor: mac intr map …","CPU_INT_PRI_27 (rw) register accessor: mac intr map …","CPU_INT_PRI_28 (rw) register accessor: mac intr map …","CPU_INT_PRI_29 (rw) register accessor: mac intr map …","CPU_INT_PRI_3 (rw) register accessor: mac intr map register","CPU_INT_PRI_30 (rw) register accessor: mac intr map …","CPU_INT_PRI_31 (rw) register accessor: mac intr map …","CPU_INT_PRI_4 (rw) register accessor: mac intr map register","CPU_INT_PRI_5 (rw) register accessor: mac intr map register","CPU_INT_PRI_6 (rw) register accessor: mac intr map register","CPU_INT_PRI_7 (rw) register accessor: mac intr map register","CPU_INT_PRI_8 (rw) register accessor: mac intr map register","CPU_INT_PRI_9 (rw) register accessor: mac intr map register","CPU_INT_THRESH (rw) register accessor: mac intr map …","CPU_INT_TYPE (rw) register accessor: mac intr map register","DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP (rw) register …","DMA_CH0_INT_MAP (rw) register accessor: dma ch0 intr map …","DMA_CH1_INT_MAP (rw) register accessor: dma ch1 intr map …","DMA_CH2_INT_MAP (rw) register accessor: dma ch2 intr map …","EFUSE_INT_MAP (rw) register accessor: efuse intr map …","GPIO_INTERRUPT_PRO_MAP (rw) register accessor: gpio intr …","GPIO_INTERRUPT_PRO_NMI_MAP (rw) register accessor: …","I2C_EXT0_INTR_MAP (rw) register accessor: i2c intr map …","I2C_MST_INT_MAP (rw) register accessor: i2c intr map …","I2S1_INT_MAP (rw) register accessor: spi2 intr map register","ICACHE_PRELOAD_INT_MAP (rw) register accessor: icache …","ICACHE_SYNC_INT_MAP (rw) register accessor: icache sync …","INTERRUPT_REG_DATE (rw) register accessor: mac intr map …","INTR_STATUS_REG_0 (r) register accessor: mac intr map …","INTR_STATUS_REG_1 (r) register accessor: mac intr map …","LEDC_INT_MAP (rw) register accessor: ledc intr map register","MAC_INTR_MAP (rw) register accessor: mac intr map register","MAC_NMI_MAP (rw) register accessor: mac nmi_intr map …","PWR_INTR_MAP (rw) register accessor: pwr intr map register","RMT_INTR_MAP (rw) register accessor: rmt intr map register","RSA_INT_MAP (rw) register accessor: rsa intr map register","RTC_CORE_INTR_MAP (rw) register accessor: rtc intr map …","RWBLE_IRQ_MAP (rw) register accessor: rwble intr map …","RWBLE_NMI_MAP (rw) register accessor: rwble_nmi intr map …","RWBT_IRQ_MAP (rw) register accessor: rwbt intr map register","RWBT_NMI_MAP (rw) register accessor: rwbt_nmi intr map …","Register block","SHA_INT_MAP (rw) register accessor: sha intr map register","SLC0_INTR_MAP (rw) register accessor: slc0 intr map …","SLC1_INTR_MAP (rw) register accessor: slc1 intr map …","SPI_INTR_1_MAP (rw) register accessor: gpio_pro_nmi intr …","SPI_INTR_2_MAP (rw) register accessor: spi1 intr map …","SPI_MEM_REJECT_INTR_MAP (rw) register accessor: spi mem …","SYSTIMER_TARGET0_INT_MAP (rw) register accessor: systimer …","SYSTIMER_TARGET1_INT_MAP (rw) register accessor: systimer …","SYSTIMER_TARGET2_INT_MAP (rw) register accessor: systimer …","TG1_T0_INT_MAP (rw) register accessor: tg1 to intr map …","TG1_WDT_INT_MAP (rw) register accessor: tg1 wdt intr map …","TG_T0_INT_MAP (rw) register accessor: tg to intr map …","TG_WDT_INT_MAP (rw) register accessor: tg wdt intr map …","TIMER_INT1_MAP (rw) register accessor: timer1 intr map …","TIMER_INT2_MAP (rw) register accessor: timer2 intr map …","UART1_INTR_MAP (rw) register accessor: uart1 intr map …","UART_INTR_MAP (rw) register accessor: i2s1 intr map …","UHCI0_INTR_MAP (rw) register accessor: uchi0 intr map …","USB_INTR_MAP (rw) register accessor: usb intr map register","aes intr map register","0xc0 - aes intr map register","adc intr map register","0xac - adc intr map register","apb_ctrl intr map register","0x38 - apb_ctrl intr map register","assist debug intr map register","0xd8 - assist debug intr map register","mac intr map register","0xf0 - mac intr map register","bb intr map register","0x0c - bb intr map register","","","bb_bt intr map register","0x14 - bb_bt intr map register","bb_bt_nmi intr map register","0x18 - bb_bt_nmi intr map register","bt intr map register","0x10 - bt intr map register","mac intr map register","0xf4 - mac intr map register","cache ia intr map register","0x90 - cache ia intr map register","can intr map register","0x64 - can intr map register","mac intr map register","0x100 - mac intr map register","mac intr map register","0xe4 - mac intr map register","iram0 pms violatile intr map register","0xe0 - iram0 pms violatile intr map register","mac intr map register","0xe8 - mac intr map register","mac intr map register","0xec - mac intr map register","mac intr map register","0x10c - mac intr map register","mac intr map register","0x110 - mac intr map register","mac intr map register","0x104 - mac intr map register","mac intr map register","0x114 - mac intr map register","mac intr map register","0x118 - mac intr map register","mac intr map register","0x13c - mac intr map register","mac intr map register","0x140 - mac intr map register","mac intr map register","0x144 - mac intr map register","mac intr map register","0x148 - mac intr map register","mac intr map register","0x14c - mac intr map register","mac intr map register","0x150 - mac intr map register","mac intr map register","0x154 - mac intr map register","mac intr map register","0x158 - mac intr map register","mac intr map register","0x15c - mac intr map register","mac intr map register","0x160 - mac intr map register","mac intr map register","0x11c - mac intr map register","mac intr map register","0x164 - mac intr map register","mac intr map register","0x168 - mac intr map register","mac intr map register","0x16c - mac intr map register","mac intr map register","0x170 - mac intr map register","mac intr map register","0x174 - mac intr map register","mac intr map register","0x178 - mac intr map register","mac intr map register","0x17c - mac intr map register","mac intr map register","0x180 - mac intr map register","mac intr map register","0x184 - mac intr map register","mac intr map register","0x188 - mac intr map register","mac intr map register","0x120 - mac intr map register","mac intr map register","0x18c - mac intr map register","mac intr map register","0x190 - mac intr map register","mac intr map register","0x124 - mac intr map register","mac intr map register","0x128 - mac intr map register","mac intr map register","0x12c - mac intr map register","mac intr map register","0x130 - mac intr map register","mac intr map register","0x134 - mac intr map register","mac intr map register","0x138 - mac intr map register","mac intr map register","0x194 - mac intr map register","mac intr map register","0x108 - mac intr map register","cpu from cpu 0 intr map register","0xc8 - cpu from cpu 0 intr map register","cpu from cpu 0 intr map register","0xcc - cpu from cpu 0 intr map register","cpu from cpu 1 intr map register","0xd0 - cpu from cpu 1 intr map register","cpu from cpu 3 intr map register","0xd4 - cpu from cpu 3 intr map register","dma pms violatile intr map register","0xdc - dma pms violatile intr map register","dma ch0 intr map register","0xb0 - dma ch0 intr map register","dma ch1 intr map register","0xb4 - dma ch1 intr map register","dma ch2 intr map register","0xb8 - dma ch2 intr map register","efuse intr map register","0x60 - efuse intr map register","Returns the argument unchanged.","gpio intr map register","0x40 - gpio intr map register","gpio_pro intr map register","0x44 - gpio_pro intr map register","i2c intr map register","0x74 - i2c intr map register","i2c intr map register","0x2c - i2c intr map register","spi2 intr map register","0x50 - spi2 intr map register","icache perload intr map register","0xa4 - icache perload intr map register","icache sync intr map register","0xa8 - icache sync intr map register","mac intr map register","0x7fc - mac intr map register","Calls <code>U::from(self)</code>.","mac intr map register","0xf8 - mac intr map register","mac intr map register","0xfc - mac intr map register","ledc intr map register","0x5c - ledc intr map register","mac intr map register","0x00 - mac intr map register","mac nmi_intr map register","0x04 - mac nmi_intr map register","pwr intr map register","0x08 - pwr intr map register","rmt intr map register","0x70 - rmt intr map register","rsa intr map register","0xbc - rsa intr map register","rtc intr map register","0x6c - rtc intr map register","rwble intr map register","0x20 - rwble intr map register","rwble_nmi intr map register","0x28 - rwble_nmi intr map register","rwbt intr map register","0x1c - rwbt intr map register","rwbt_nmi intr map register","0x24 - rwbt_nmi intr map register","sha intr map register","0xc4 - sha intr map register","slc0 intr map register","0x30 - slc0 intr map register","slc1 intr map register","0x34 - slc1 intr map register","gpio_pro_nmi intr map register","0x48 - gpio_pro_nmi intr map register","spi1 intr map register","0x4c - spi1 intr map register","spi mem reject intr map register","0xa0 - spi mem reject intr map register","systimer intr map register","0x94 - systimer intr map register","systimer target1 intr map register","0x98 - systimer target1 intr map register","systimer target2 intr map register","0x9c - systimer target2 intr map register","tg1 to intr map register","0x88 - tg1 to intr map register","tg1 wdt intr map register","0x8c - tg1 wdt intr map register","tg to intr map register","0x80 - tg to intr map register","tg wdt intr map register","0x84 - tg wdt intr map register","timer1 intr map register","0x78 - timer1 intr map register","timer2 intr map register","0x7c - timer2 intr map register","","","","uart1 intr map register","0x58 - uart1 intr map register","i2s1 intr map register","0x54 - i2s1 intr map register","uchi0 intr map register","0x3c - uchi0 intr map register","usb intr map register","0x68 - usb intr map register","Field <code>AES_INT_MAP</code> reader - reg_core0_aes_int_map","aes intr map register","Field <code>AES_INT_MAP</code> writer - reg_core0_aes_int_map","Register <code>AES_INT_MAP</code> reader","Register <code>AES_INT_MAP</code> writer","Bits 0:4 - reg_core0_aes_int_map","Bits 0:4 - reg_core0_aes_int_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_ADC_INT_MAP</code> reader - reg_core0_apb_adc_int_map","adc intr map register","Field <code>APB_ADC_INT_MAP</code> writer - reg_core0_apb_adc_int_map","Register <code>APB_ADC_INT_MAP</code> reader","Register <code>APB_ADC_INT_MAP</code> writer","Bits 0:4 - reg_core0_apb_adc_int_map","Bits 0:4 - reg_core0_apb_adc_int_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CTRL_INTR_MAP</code> reader - …","apb_ctrl intr map register","Field <code>APB_CTRL_INTR_MAP</code> writer - …","Register <code>APB_CTRL_INTR_MAP</code> reader","Register <code>APB_CTRL_INTR_MAP</code> writer","Bits 0:4 - reg_core0_apb_ctrl_intr_map","Bits 0:4 - reg_core0_apb_ctrl_intr_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ASSIST_DEBUG_INTR_MAP</code> reader - …","assist debug intr map register","Field <code>ASSIST_DEBUG_INTR_MAP</code> writer - …","Register <code>ASSIST_DEBUG_INTR_MAP</code> reader","Register <code>ASSIST_DEBUG_INTR_MAP</code> writer","Bits 0:4 - reg_core0_assist_debug_intr_map","Bits 0:4 - reg_core0_assist_debug_intr_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BACKUP_PMS_VIOLATE_INTR_MAP</code> reader - …","mac intr map register","Field <code>BACKUP_PMS_VIOLATE_INTR_MAP</code> writer - …","Register <code>BACKUP_PMS_VIOLATE_INTR_MAP</code> reader","Register <code>BACKUP_PMS_VIOLATE_INTR_MAP</code> writer","Bits 0:4 - reg_core0_backup_pms_violate_intr_map","Bits 0:4 - reg_core0_backup_pms_violate_intr_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BB_INT_MAP</code> reader - reg_core0_bb_int_map","bb intr map register","Field <code>BB_INT_MAP</code> writer - reg_core0_bb_int_map","Register <code>BB_INT_MAP</code> reader","Register <code>BB_INT_MAP</code> writer","Bits 0:4 - reg_core0_bb_int_map","Bits 0:4 - reg_core0_bb_int_map","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_INT_MAP</code> reader - reg_core0_bt_bb_int_map","bb_bt intr map register","Field <code>BT_BB_INT_MAP</code> writer - reg_core0_bt_bb_int_map","Register <code>BT_BB_INT_MAP</code> reader","Register <code>BT_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_bt_bb_int_map","Bits 0:4 - reg_core0_bt_bb_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_NMI_MAP</code> reader - reg_core0_bt_bb_nmi_map","bb_bt_nmi intr map register","Field <code>BT_BB_NMI_MAP</code> writer - reg_core0_bt_bb_nmi_map","Register <code>BT_BB_NMI_MAP</code> reader","Register <code>BT_BB_NMI_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_bt_bb_nmi_map","Bits 0:4 - reg_core0_bt_bb_nmi_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_MAC_INT_MAP</code> reader - reg_core0_bt_mac_int_map","bt intr map register","Field <code>BT_MAC_INT_MAP</code> writer - reg_core0_bt_mac_int_map","Register <code>BT_MAC_INT_MAP</code> reader","Register <code>BT_MAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_bt_mac_int_map","Bits 0:4 - reg_core0_bt_mac_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_CORE0_ACS_INT_MAP</code> reader - …","mac intr map register","Field <code>CACHE_CORE0_ACS_INT_MAP</code> writer - …","Register <code>CACHE_CORE0_ACS_INT_MAP</code> reader","Register <code>CACHE_CORE0_ACS_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cache_core0_acs_int_map","Bits 0:4 - reg_core0_cache_core0_acs_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_IA_INT_MAP</code> reader - reg_core0_cache_ia_int_map","cache ia intr map register","Field <code>CACHE_IA_INT_MAP</code> writer - reg_core0_cache_ia_int_map","Register <code>CACHE_IA_INT_MAP</code> reader","Register <code>CACHE_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cache_ia_int_map","Bits 0:4 - reg_core0_cache_ia_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CAN_INT_MAP</code> reader - reg_core0_can_int_map","can intr map register","Field <code>CAN_INT_MAP</code> writer - reg_core0_can_int_map","Register <code>CAN_INT_MAP</code> reader","Register <code>CAN_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_can_int_map","Bits 0:4 - reg_core0_can_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Register <code>CLOCK_GATE</code> reader","Field <code>REG_CLK_EN</code> reader - reg_core0_reg_clk_en","Field <code>REG_CLK_EN</code> writer - reg_core0_reg_clk_en","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_core0_reg_clk_en","Bit 0 - reg_core0_reg_clk_en","","","","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader - …","mac intr map register","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer - …","Register <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader","Register <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - …","Bits 0:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader - …","iram0 pms violatile intr map register","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer - …","Register <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader","Register <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - …","Bits 0:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader - …","mac intr map register","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer - …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - …","Bits 0:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> reader …","mac intr map register","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> writer …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Writes raw bits to the register.","","","Bits 0:4 - …","Bits 0:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_CLEAR</code> reader - reg_core0_cpu_int_clear","mac intr map register","Field <code>CPU_INT_CLEAR</code> writer - reg_core0_cpu_int_clear","Register <code>CPU_INT_CLEAR</code> reader","Register <code>CPU_INT_CLEAR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core0_cpu_int_clear","Bits 0:31 - reg_core0_cpu_int_clear","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_EIP_STATUS</code> reader - …","mac intr map register","Register <code>CPU_INT_EIP_STATUS</code> reader","","","Bits 0:31 - reg_core0_cpu_int_eip_status","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_ENABLE</code> reader - reg_core0_cpu_int_enable","mac intr map register","Field <code>CPU_INT_ENABLE</code> writer - reg_core0_cpu_int_enable","Register <code>CPU_INT_ENABLE</code> reader","Register <code>CPU_INT_ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core0_cpu_int_enable","Bits 0:31 - reg_core0_cpu_int_enable","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_0_MAP</code> reader - reg_core0_cpu_pri_0_map","Field <code>CPU_PRI_0_MAP</code> writer - reg_core0_cpu_pri_0_map","Register <code>CPU_INT_PRI_0</code> reader","Register <code>CPU_INT_PRI_0</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_0_map","Bits 0:3 - reg_core0_cpu_pri_0_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_1_MAP</code> reader - reg_core0_cpu_pri_1_map","Field <code>CPU_PRI_1_MAP</code> writer - reg_core0_cpu_pri_1_map","Register <code>CPU_INT_PRI_1</code> reader","Register <code>CPU_INT_PRI_1</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_1_map","Bits 0:3 - reg_core0_cpu_pri_1_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_10_MAP</code> reader - reg_core0_cpu_pri_10_map","Field <code>CPU_PRI_10_MAP</code> writer - reg_core0_cpu_pri_10_map","Register <code>CPU_INT_PRI_10</code> reader","Register <code>CPU_INT_PRI_10</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_10_map","Bits 0:3 - reg_core0_cpu_pri_10_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_11_MAP</code> reader - reg_core0_cpu_pri_11_map","Field <code>CPU_PRI_11_MAP</code> writer - reg_core0_cpu_pri_11_map","Register <code>CPU_INT_PRI_11</code> reader","Register <code>CPU_INT_PRI_11</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_11_map","Bits 0:3 - reg_core0_cpu_pri_11_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_12_MAP</code> reader - reg_core0_cpu_pri_12_map","Field <code>CPU_PRI_12_MAP</code> writer - reg_core0_cpu_pri_12_map","Register <code>CPU_INT_PRI_12</code> reader","Register <code>CPU_INT_PRI_12</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_12_map","Bits 0:3 - reg_core0_cpu_pri_12_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_13_MAP</code> reader - reg_core0_cpu_pri_13_map","Field <code>CPU_PRI_13_MAP</code> writer - reg_core0_cpu_pri_13_map","Register <code>CPU_INT_PRI_13</code> reader","Register <code>CPU_INT_PRI_13</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_13_map","Bits 0:3 - reg_core0_cpu_pri_13_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_14_MAP</code> reader - reg_core0_cpu_pri_14_map","Field <code>CPU_PRI_14_MAP</code> writer - reg_core0_cpu_pri_14_map","Register <code>CPU_INT_PRI_14</code> reader","Register <code>CPU_INT_PRI_14</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_14_map","Bits 0:3 - reg_core0_cpu_pri_14_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_15_MAP</code> reader - reg_core0_cpu_pri_15_map","Field <code>CPU_PRI_15_MAP</code> writer - reg_core0_cpu_pri_15_map","Register <code>CPU_INT_PRI_15</code> reader","Register <code>CPU_INT_PRI_15</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_15_map","Bits 0:3 - reg_core0_cpu_pri_15_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_16_MAP</code> reader - reg_core0_cpu_pri_16_map","Field <code>CPU_PRI_16_MAP</code> writer - reg_core0_cpu_pri_16_map","Register <code>CPU_INT_PRI_16</code> reader","Register <code>CPU_INT_PRI_16</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_16_map","Bits 0:3 - reg_core0_cpu_pri_16_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_17_MAP</code> reader - reg_core0_cpu_pri_17_map","Field <code>CPU_PRI_17_MAP</code> writer - reg_core0_cpu_pri_17_map","Register <code>CPU_INT_PRI_17</code> reader","Register <code>CPU_INT_PRI_17</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_17_map","Bits 0:3 - reg_core0_cpu_pri_17_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_18_MAP</code> reader - reg_core0_cpu_pri_18_map","Field <code>CPU_PRI_18_MAP</code> writer - reg_core0_cpu_pri_18_map","Register <code>CPU_INT_PRI_18</code> reader","Register <code>CPU_INT_PRI_18</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_18_map","Bits 0:3 - reg_core0_cpu_pri_18_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_19_MAP</code> reader - reg_core0_cpu_pri_19_map","Field <code>CPU_PRI_19_MAP</code> writer - reg_core0_cpu_pri_19_map","Register <code>CPU_INT_PRI_19</code> reader","Register <code>CPU_INT_PRI_19</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_19_map","Bits 0:3 - reg_core0_cpu_pri_19_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_2_MAP</code> reader - reg_core0_cpu_pri_2_map","Field <code>CPU_PRI_2_MAP</code> writer - reg_core0_cpu_pri_2_map","Register <code>CPU_INT_PRI_2</code> reader","Register <code>CPU_INT_PRI_2</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_2_map","Bits 0:3 - reg_core0_cpu_pri_2_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_20_MAP</code> reader - reg_core0_cpu_pri_20_map","Field <code>CPU_PRI_20_MAP</code> writer - reg_core0_cpu_pri_20_map","Register <code>CPU_INT_PRI_20</code> reader","Register <code>CPU_INT_PRI_20</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_20_map","Bits 0:3 - reg_core0_cpu_pri_20_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_21_MAP</code> reader - reg_core0_cpu_pri_21_map","Field <code>CPU_PRI_21_MAP</code> writer - reg_core0_cpu_pri_21_map","Register <code>CPU_INT_PRI_21</code> reader","Register <code>CPU_INT_PRI_21</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_21_map","Bits 0:3 - reg_core0_cpu_pri_21_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_22_MAP</code> reader - reg_core0_cpu_pri_22_map","Field <code>CPU_PRI_22_MAP</code> writer - reg_core0_cpu_pri_22_map","Register <code>CPU_INT_PRI_22</code> reader","Register <code>CPU_INT_PRI_22</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_22_map","Bits 0:3 - reg_core0_cpu_pri_22_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_23_MAP</code> reader - reg_core0_cpu_pri_23_map","Field <code>CPU_PRI_23_MAP</code> writer - reg_core0_cpu_pri_23_map","Register <code>CPU_INT_PRI_23</code> reader","Register <code>CPU_INT_PRI_23</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_23_map","Bits 0:3 - reg_core0_cpu_pri_23_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_24_MAP</code> reader - reg_core0_cpu_pri_24_map","Field <code>CPU_PRI_24_MAP</code> writer - reg_core0_cpu_pri_24_map","Register <code>CPU_INT_PRI_24</code> reader","Register <code>CPU_INT_PRI_24</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_24_map","Bits 0:3 - reg_core0_cpu_pri_24_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_25_MAP</code> reader - reg_core0_cpu_pri_25_map","Field <code>CPU_PRI_25_MAP</code> writer - reg_core0_cpu_pri_25_map","Register <code>CPU_INT_PRI_25</code> reader","Register <code>CPU_INT_PRI_25</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_25_map","Bits 0:3 - reg_core0_cpu_pri_25_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_26_MAP</code> reader - reg_core0_cpu_pri_26_map","Field <code>CPU_PRI_26_MAP</code> writer - reg_core0_cpu_pri_26_map","Register <code>CPU_INT_PRI_26</code> reader","Register <code>CPU_INT_PRI_26</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_26_map","Bits 0:3 - reg_core0_cpu_pri_26_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_27_MAP</code> reader - reg_core0_cpu_pri_27_map","Field <code>CPU_PRI_27_MAP</code> writer - reg_core0_cpu_pri_27_map","Register <code>CPU_INT_PRI_27</code> reader","Register <code>CPU_INT_PRI_27</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_27_map","Bits 0:3 - reg_core0_cpu_pri_27_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_28_MAP</code> reader - reg_core0_cpu_pri_28_map","Field <code>CPU_PRI_28_MAP</code> writer - reg_core0_cpu_pri_28_map","Register <code>CPU_INT_PRI_28</code> reader","Register <code>CPU_INT_PRI_28</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_28_map","Bits 0:3 - reg_core0_cpu_pri_28_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_29_MAP</code> reader - reg_core0_cpu_pri_29_map","Field <code>CPU_PRI_29_MAP</code> writer - reg_core0_cpu_pri_29_map","Register <code>CPU_INT_PRI_29</code> reader","Register <code>CPU_INT_PRI_29</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_29_map","Bits 0:3 - reg_core0_cpu_pri_29_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_3_MAP</code> reader - reg_core0_cpu_pri_3_map","Field <code>CPU_PRI_3_MAP</code> writer - reg_core0_cpu_pri_3_map","Register <code>CPU_INT_PRI_3</code> reader","Register <code>CPU_INT_PRI_3</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_3_map","Bits 0:3 - reg_core0_cpu_pri_3_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_30_MAP</code> reader - reg_core0_cpu_pri_30_map","Field <code>CPU_PRI_30_MAP</code> writer - reg_core0_cpu_pri_30_map","Register <code>CPU_INT_PRI_30</code> reader","Register <code>CPU_INT_PRI_30</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_30_map","Bits 0:3 - reg_core0_cpu_pri_30_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_31_MAP</code> reader - reg_core0_cpu_pri_31_map","Field <code>CPU_PRI_31_MAP</code> writer - reg_core0_cpu_pri_31_map","Register <code>CPU_INT_PRI_31</code> reader","Register <code>CPU_INT_PRI_31</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_31_map","Bits 0:3 - reg_core0_cpu_pri_31_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_4_MAP</code> reader - reg_core0_cpu_pri_4_map","Field <code>CPU_PRI_4_MAP</code> writer - reg_core0_cpu_pri_4_map","Register <code>CPU_INT_PRI_4</code> reader","Register <code>CPU_INT_PRI_4</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_4_map","Bits 0:3 - reg_core0_cpu_pri_4_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_5_MAP</code> reader - reg_core0_cpu_pri_5_map","Field <code>CPU_PRI_5_MAP</code> writer - reg_core0_cpu_pri_5_map","Register <code>CPU_INT_PRI_5</code> reader","Register <code>CPU_INT_PRI_5</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_5_map","Bits 0:3 - reg_core0_cpu_pri_5_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_6_MAP</code> reader - reg_core0_cpu_pri_6_map","Field <code>CPU_PRI_6_MAP</code> writer - reg_core0_cpu_pri_6_map","Register <code>CPU_INT_PRI_6</code> reader","Register <code>CPU_INT_PRI_6</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_6_map","Bits 0:3 - reg_core0_cpu_pri_6_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_7_MAP</code> reader - reg_core0_cpu_pri_7_map","Field <code>CPU_PRI_7_MAP</code> writer - reg_core0_cpu_pri_7_map","Register <code>CPU_INT_PRI_7</code> reader","Register <code>CPU_INT_PRI_7</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_7_map","Bits 0:3 - reg_core0_cpu_pri_7_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_8_MAP</code> reader - reg_core0_cpu_pri_8_map","Field <code>CPU_PRI_8_MAP</code> writer - reg_core0_cpu_pri_8_map","Register <code>CPU_INT_PRI_8</code> reader","Register <code>CPU_INT_PRI_8</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_8_map","Bits 0:3 - reg_core0_cpu_pri_8_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mac intr map register","Field <code>CPU_PRI_9_MAP</code> reader - reg_core0_cpu_pri_9_map","Field <code>CPU_PRI_9_MAP</code> writer - reg_core0_cpu_pri_9_map","Register <code>CPU_INT_PRI_9</code> reader","Register <code>CPU_INT_PRI_9</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_pri_9_map","Bits 0:3 - reg_core0_cpu_pri_9_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_THRESH</code> reader - reg_core0_cpu_int_thresh","mac intr map register","Field <code>CPU_INT_THRESH</code> writer - reg_core0_cpu_int_thresh","Register <code>CPU_INT_THRESH</code> reader","Register <code>CPU_INT_THRESH</code> writer","Writes raw bits to the register.","","","Bits 0:3 - reg_core0_cpu_int_thresh","Bits 0:3 - reg_core0_cpu_int_thresh","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_TYPE</code> reader - reg_core0_cpu_int_type","mac intr map register","Field <code>CPU_INT_TYPE</code> writer - reg_core0_cpu_int_type","Register <code>CPU_INT_TYPE</code> reader","Register <code>CPU_INT_TYPE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_core0_cpu_int_type","Bits 0:31 - reg_core0_cpu_int_type","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> reader - …","cpu from cpu 0 intr map register","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> writer - …","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cpu_intr_from_cpu_0_map","Bits 0:4 - reg_core0_cpu_intr_from_cpu_0_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> reader - …","cpu from cpu 0 intr map register","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> writer - …","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cpu_intr_from_cpu_1_map","Bits 0:4 - reg_core0_cpu_intr_from_cpu_1_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> reader - …","cpu from cpu 1 intr map register","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> writer - …","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cpu_intr_from_cpu_2_map","Bits 0:4 - reg_core0_cpu_intr_from_cpu_2_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> reader - …","cpu from cpu 3 intr map register","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> writer - …","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_cpu_intr_from_cpu_3_map","Bits 0:4 - reg_core0_cpu_intr_from_cpu_3_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader - …","dma pms violatile intr map register","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer - …","Register <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</code> reader","Register <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - …","Bits 0:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_CH0_INT_MAP</code> reader - reg_core0_dma_ch0_int_map","dma ch0 intr map register","Field <code>DMA_CH0_INT_MAP</code> writer - reg_core0_dma_ch0_int_map","Register <code>DMA_CH0_INT_MAP</code> reader","Register <code>DMA_CH0_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_dma_ch0_int_map","Bits 0:4 - reg_core0_dma_ch0_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_CH1_INT_MAP</code> reader - reg_core0_dma_ch1_int_map","dma ch1 intr map register","Field <code>DMA_CH1_INT_MAP</code> writer - reg_core0_dma_ch1_int_map","Register <code>DMA_CH1_INT_MAP</code> reader","Register <code>DMA_CH1_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_dma_ch1_int_map","Bits 0:4 - reg_core0_dma_ch1_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_CH2_INT_MAP</code> reader - reg_core0_dma_ch2_int_map","dma ch2 intr map register","Field <code>DMA_CH2_INT_MAP</code> writer - reg_core0_dma_ch2_int_map","Register <code>DMA_CH2_INT_MAP</code> reader","Register <code>DMA_CH2_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_dma_ch2_int_map","Bits 0:4 - reg_core0_dma_ch2_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EFUSE_INT_MAP</code> reader - reg_core0_efuse_int_map","efuse intr map register","Field <code>EFUSE_INT_MAP</code> writer - reg_core0_efuse_int_map","Register <code>EFUSE_INT_MAP</code> reader","Register <code>EFUSE_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - reg_core0_efuse_int_map","Bits 0:4 - reg_core0_efuse_int_map","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_MAP</code> reader - …","gpio intr map register","Field <code>GPIO_INTERRUPT_PRO_MAP</code> writer - …","Register <code>GPIO_INTERRUPT_PRO_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_gpio_interrupt_pro_map","Bits 0:4 - reg_core0_gpio_interrupt_pro_map","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader - …","gpio_pro intr map register","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer - …","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_gpio_interrupt_pro_nmi_map","Bits 0:4 - reg_core0_gpio_interrupt_pro_nmi_map","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_EXT0_INTR_MAP</code> reader - …","i2c intr map register","Field <code>I2C_EXT0_INTR_MAP</code> writer - …","Register <code>I2C_EXT0_INTR_MAP</code> reader","Register <code>I2C_EXT0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_i2c_ext0_intr_map","Bits 0:4 - reg_core0_i2c_ext0_intr_map","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_MST_INT_MAP</code> reader - reg_core0_i2c_mst_int_map","i2c intr map register","Field <code>I2C_MST_INT_MAP</code> writer - reg_core0_i2c_mst_int_map","Register <code>I2C_MST_INT_MAP</code> reader","Register <code>I2C_MST_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_i2c_mst_int_map","Bits 0:4 - reg_core0_i2c_mst_int_map","Calls <code>U::from(self)</code>.","","","","Field <code>I2S1_INT_MAP</code> reader - reg_core0_i2s1_int_map","spi2 intr map register","Field <code>I2S1_INT_MAP</code> writer - reg_core0_i2s1_int_map","Register <code>I2S1_INT_MAP</code> reader","Register <code>I2S1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_i2s1_int_map","Bits 0:4 - reg_core0_i2s1_int_map","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOAD_INT_MAP</code> reader - …","icache perload intr map register","Field <code>ICACHE_PRELOAD_INT_MAP</code> writer - …","Register <code>ICACHE_PRELOAD_INT_MAP</code> reader","Register <code>ICACHE_PRELOAD_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_icache_preload_int_map","Bits 0:4 - reg_core0_icache_preload_int_map","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_INT_MAP</code> reader - …","icache sync intr map register","Field <code>ICACHE_SYNC_INT_MAP</code> writer - …","Register <code>ICACHE_SYNC_INT_MAP</code> reader","Register <code>ICACHE_SYNC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - reg_core0_icache_sync_int_map","Bits 0:4 - reg_core0_icache_sync_int_map","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_REG_DATE</code> reader - …","mac intr map register","Field <code>INTERRUPT_REG_DATE</code> writer - …","Register <code>INTERRUPT_REG_DATE</code> reader","Register <code>INTERRUPT_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - reg_core0_interrupt_reg_date","Bits 0:27 - reg_core0_interrupt_reg_date","Calls <code>U::from(self)</code>.","","","","Field <code>INTR_STATUS_0</code> reader - reg_core0_intr_status_0","mac intr map register","Register <code>INTR_STATUS_REG_0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_core0_intr_status_0","","","","Field <code>INTR_STATUS_1</code> reader - reg_core0_intr_status_1","mac intr map register","Register <code>INTR_STATUS_REG_1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_core0_intr_status_1","","","","Field <code>LEDC_INT_MAP</code> reader - reg_core0_ledc_int_map","ledc intr map register","Field <code>LEDC_INT_MAP</code> writer - reg_core0_ledc_int_map","Register <code>LEDC_INT_MAP</code> reader","Register <code>LEDC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_ledc_int_map","Bits 0:4 - reg_core0_ledc_int_map","","","","Field <code>MAC_INTR_MAP</code> reader - core0_mac_intr_map","mac intr map register","Field <code>MAC_INTR_MAP</code> writer - core0_mac_intr_map","Register <code>MAC_INTR_MAP</code> reader","Register <code>MAC_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - core0_mac_intr_map","Bits 0:4 - core0_mac_intr_map","","","","Field <code>MAC_NMI_MAP</code> reader - reg_core0_mac_nmi_map","mac nmi_intr map register","Field <code>MAC_NMI_MAP</code> writer - reg_core0_mac_nmi_map","Register <code>MAC_NMI_MAP</code> reader","Register <code>MAC_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_mac_nmi_map","Bits 0:4 - reg_core0_mac_nmi_map","","","","Field <code>PWR_INTR_MAP</code> reader - reg_core0_pwr_intr_map","pwr intr map register","Field <code>PWR_INTR_MAP</code> writer - reg_core0_pwr_intr_map","Register <code>PWR_INTR_MAP</code> reader","Register <code>PWR_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_pwr_intr_map","Bits 0:4 - reg_core0_pwr_intr_map","","","","Register <code>RMT_INTR_MAP</code> reader","Field <code>RMT_INTR_MAP</code> reader - reg_core0_rmt_intr_map","rmt intr map register","Field <code>RMT_INTR_MAP</code> writer - reg_core0_rmt_intr_map","Register <code>RMT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rmt_intr_map","Bits 0:4 - reg_core0_rmt_intr_map","","","","Register <code>RSA_INT_MAP</code> reader","Field <code>RSA_INT_MAP</code> reader - reg_core0_rsa_int_map","rsa intr map register","Field <code>RSA_INT_MAP</code> writer - reg_core0_rsa_int_map","Register <code>RSA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rsa_int_map","Bits 0:4 - reg_core0_rsa_int_map","","","","Register <code>RTC_CORE_INTR_MAP</code> reader","Field <code>RTC_CORE_INTR_MAP</code> reader - …","rtc intr map register","Field <code>RTC_CORE_INTR_MAP</code> writer - …","Register <code>RTC_CORE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rtc_core_intr_map","Bits 0:4 - reg_core0_rtc_core_intr_map","","","","Register <code>RWBLE_IRQ_MAP</code> reader","Field <code>RWBLE_IRQ_MAP</code> reader - reg_core0_rwble_irq_map","rwble intr map register","Field <code>RWBLE_IRQ_MAP</code> writer - reg_core0_rwble_irq_map","Register <code>RWBLE_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rwble_irq_map","Bits 0:4 - reg_core0_rwble_irq_map","","","","Register <code>RWBLE_NMI_MAP</code> reader","Field <code>RWBLE_NMI_MAP</code> reader - reg_core0_rwble_nmi_map","rwble_nmi intr map register","Field <code>RWBLE_NMI_MAP</code> writer - reg_core0_rwble_nmi_map","Register <code>RWBLE_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rwble_nmi_map","Bits 0:4 - reg_core0_rwble_nmi_map","","","","Register <code>RWBT_IRQ_MAP</code> reader","Field <code>RWBT_IRQ_MAP</code> reader - reg_core0_rwbt_irq_map","rwbt intr map register","Field <code>RWBT_IRQ_MAP</code> writer - reg_core0_rwbt_irq_map","Register <code>RWBT_IRQ_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rwbt_irq_map","Bits 0:4 - reg_core0_rwbt_irq_map","","","","Register <code>RWBT_NMI_MAP</code> reader","Field <code>RWBT_NMI_MAP</code> reader - reg_core0_rwbt_nmi_map","rwbt_nmi intr map register","Field <code>RWBT_NMI_MAP</code> writer - reg_core0_rwbt_nmi_map","Register <code>RWBT_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_rwbt_nmi_map","Bits 0:4 - reg_core0_rwbt_nmi_map","","","","Register <code>SHA_INT_MAP</code> reader","Field <code>SHA_INT_MAP</code> reader - reg_core0_sha_int_map","sha intr map register","Field <code>SHA_INT_MAP</code> writer - reg_core0_sha_int_map","Register <code>SHA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_sha_int_map","Bits 0:4 - reg_core0_sha_int_map","","","","Register <code>SLC0_INTR_MAP</code> reader","Field <code>SLC0_INTR_MAP</code> reader - reg_core0_slc0_intr_map","slc0 intr map register","Field <code>SLC0_INTR_MAP</code> writer - reg_core0_slc0_intr_map","Register <code>SLC0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_slc0_intr_map","Bits 0:4 - reg_core0_slc0_intr_map","","","","Register <code>SLC1_INTR_MAP</code> reader","Field <code>SLC1_INTR_MAP</code> reader - reg_core0_slc1_intr_map","slc1 intr map register","Field <code>SLC1_INTR_MAP</code> writer - reg_core0_slc1_intr_map","Register <code>SLC1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_slc1_intr_map","Bits 0:4 - reg_core0_slc1_intr_map","","","","Register <code>SPI_INTR_1_MAP</code> reader","Field <code>SPI_INTR_1_MAP</code> reader - reg_core0_spi_intr_1_map","gpio_pro_nmi intr map register","Field <code>SPI_INTR_1_MAP</code> writer - reg_core0_spi_intr_1_map","Register <code>SPI_INTR_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_spi_intr_1_map","Bits 0:4 - reg_core0_spi_intr_1_map","","","","Register <code>SPI_INTR_2_MAP</code> reader","Field <code>SPI_INTR_2_MAP</code> reader - reg_core0_spi_intr_2_map","spi1 intr map register","Field <code>SPI_INTR_2_MAP</code> writer - reg_core0_spi_intr_2_map","Register <code>SPI_INTR_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_spi_intr_2_map","Bits 0:4 - reg_core0_spi_intr_2_map","","","","Register <code>SPI_MEM_REJECT_INTR_MAP</code> reader","Field <code>SPI_MEM_REJECT_INTR_MAP</code> reader - …","spi mem reject intr map register","Field <code>SPI_MEM_REJECT_INTR_MAP</code> writer - …","Register <code>SPI_MEM_REJECT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_spi_mem_reject_intr_map","Bits 0:4 - reg_core0_spi_mem_reject_intr_map","","","","Register <code>SYSTIMER_TARGET0_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET0_INT_MAP</code> reader - …","systimer intr map register","Field <code>SYSTIMER_TARGET0_INT_MAP</code> writer - …","Register <code>SYSTIMER_TARGET0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_systimer_target0_int_map","Bits 0:4 - reg_core0_systimer_target0_int_map","","","","Register <code>SYSTIMER_TARGET1_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET1_INT_MAP</code> reader - …","systimer target1 intr map register","Field <code>SYSTIMER_TARGET1_INT_MAP</code> writer - …","Register <code>SYSTIMER_TARGET1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_systimer_target1_int_map","Bits 0:4 - reg_core0_systimer_target1_int_map","","","","Register <code>SYSTIMER_TARGET2_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET2_INT_MAP</code> reader - …","systimer target2 intr map register","Field <code>SYSTIMER_TARGET2_INT_MAP</code> writer - …","Register <code>SYSTIMER_TARGET2_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_systimer_target2_int_map","Bits 0:4 - reg_core0_systimer_target2_int_map","","","","Register <code>TG1_T0_INT_MAP</code> reader","Field <code>TG1_T0_INT_MAP</code> reader - reg_core0_tg1_t0_int_map","tg1 to intr map register","Field <code>TG1_T0_INT_MAP</code> writer - reg_core0_tg1_t0_int_map","Register <code>TG1_T0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_tg1_t0_int_map","Bits 0:4 - reg_core0_tg1_t0_int_map","","","","Register <code>TG1_WDT_INT_MAP</code> reader","Field <code>TG1_WDT_INT_MAP</code> reader - reg_core0_tg1_wdt_int_map","tg1 wdt intr map register","Field <code>TG1_WDT_INT_MAP</code> writer - reg_core0_tg1_wdt_int_map","Register <code>TG1_WDT_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_tg1_wdt_int_map","Bits 0:4 - reg_core0_tg1_wdt_int_map","","","","Register <code>TG_T0_INT_MAP</code> reader","Field <code>TG_T0_INT_MAP</code> reader - reg_core0_tg_t0_int_map","tg to intr map register","Field <code>TG_T0_INT_MAP</code> writer - reg_core0_tg_t0_int_map","Register <code>TG_T0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_tg_t0_int_map","Bits 0:4 - reg_core0_tg_t0_int_map","","","","Register <code>TG_WDT_INT_MAP</code> reader","Field <code>TG_WDT_INT_MAP</code> reader - reg_core0_tg_wdt_int_map","tg wdt intr map register","Field <code>TG_WDT_INT_MAP</code> writer - reg_core0_tg_wdt_int_map","Register <code>TG_WDT_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_tg_wdt_int_map","Bits 0:4 - reg_core0_tg_wdt_int_map","","","","Register <code>TIMER_INT1_MAP</code> reader","Field <code>TIMER_INT1_MAP</code> reader - reg_core0_timer_int1_map","timer1 intr map register","Field <code>TIMER_INT1_MAP</code> writer - reg_core0_timer_int1_map","Register <code>TIMER_INT1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_timer_int1_map","Bits 0:4 - reg_core0_timer_int1_map","","","","Register <code>TIMER_INT2_MAP</code> reader","Field <code>TIMER_INT2_MAP</code> reader - reg_core0_timer_int2_map","timer2 intr map register","Field <code>TIMER_INT2_MAP</code> writer - reg_core0_timer_int2_map","Register <code>TIMER_INT2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - reg_core0_timer_int2_map","Bits 0:4 - reg_core0_timer_int2_map","","","","Register <code>UART1_INTR_MAP</code> reader","Field <code>UART1_INTR_MAP</code> reader - reg_core0_uart1_intr_map","uart1 intr map register","Field <code>UART1_INTR_MAP</code> writer - reg_core0_uart1_intr_map","Register <code>UART1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - reg_core0_uart1_intr_map","Bits 0:4 - reg_core0_uart1_intr_map","Register <code>UART_INTR_MAP</code> reader","Field <code>UART_INTR_MAP</code> reader - reg_core0_uart_intr_map","i2s1 intr map register","Field <code>UART_INTR_MAP</code> writer - reg_core0_uart_intr_map","Register <code>UART_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - reg_core0_uart_intr_map","Bits 0:4 - reg_core0_uart_intr_map","Register <code>UHCI0_INTR_MAP</code> reader","Field <code>UHCI0_INTR_MAP</code> reader - reg_core0_uhci0_intr_map","uchi0 intr map register","Field <code>UHCI0_INTR_MAP</code> writer - reg_core0_uhci0_intr_map","Register <code>UHCI0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - reg_core0_uhci0_intr_map","Bits 0:4 - reg_core0_uhci0_intr_map","Register <code>USB_INTR_MAP</code> reader","Field <code>USB_INTR_MAP</code> reader - reg_core0_usb_intr_map","usb intr map register","Field <code>USB_INTR_MAP</code> writer - reg_core0_usb_intr_map","Register <code>USB_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - reg_core0_usb_intr_map","Bits 0:4 - reg_core0_usb_intr_map","DATE (rw) register accessor: IO MUX Version Control …","GPIO (rw) register accessor: IO MUX Configure Register for …","PIN_CTRL (rw) register accessor: Clock Output …","Register block","","","IO MUX Version Control Register","0xfc - IO MUX Version Control Register","Returns the argument unchanged.","IO MUX Configure Register for pad XTAL_32K_P","0x04..0x5c - IO MUX Configure Register for pad XTAL_32K_P","Iterator for array of: 0x04..0x5c - IO MUX Configure …","Calls <code>U::from(self)</code>.","Clock Output Configuration Register","0x00 - Clock Output Configuration Register","","","","IO MUX Version Control Register","Register <code>DATE</code> reader","Field <code>REG_DATE</code> reader - Version control register","Field <code>REG_DATE</code> writer - Version control register","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version control register","Bits 0:27 - Version control register","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","IO MUX Configure Register for pad XTAL_32K_P","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad in …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad in …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO%s</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO%s</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>CLK_OUT1</code> reader - If you want to output clock for …","Field <code>CLK_OUT1</code> writer - If you want to output clock for …","Field <code>CLK_OUT2</code> reader - If you want to output clock for …","Field <code>CLK_OUT2</code> writer - If you want to output clock for …","Field <code>CLK_OUT3</code> reader - If you want to output clock for …","Field <code>CLK_OUT3</code> writer - If you want to output clock for …","Clock Output Configuration Register","Register <code>PIN_CTRL</code> reader","Register <code>PIN_CTRL</code> writer","Writes raw bits to the register.","","","Bits 0:3 - If you want to output clock for I2S to …","Bits 0:3 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CH_CONF0 (rw) register accessor: LEDC_LSCH%s_CONF%s.","CH_CONF1 (rw) register accessor: LEDC_LSCH%s_CONF1.","CH_DUTY (rw) register accessor: LEDC_LSCH%s_DUTY.","CH_DUTY_R (r) register accessor: LEDC_LSCH%s_DUTY_R.","CH_HPOINT (rw) register accessor: LEDC_LSCH%s_HPOINT.","CONF (rw) register accessor: LEDC_CONF.","DATE (rw) register accessor: LEDC_DATE.","INT_CLR (w) register accessor: LEDC_INT_CLR.","INT_ENA (rw) register accessor: LEDC_INT_ENA.","INT_RAW (rw) register accessor: LEDC_INT_RAW.","INT_ST (r) register accessor: LEDC_INT_ST.","Register block","TIMER_CONF (rw) register accessor: LEDC_LSTIMER%s_CONF.","TIMER_VALUE (r) register accessor: LEDC_LSTIMER%s_VALUE.","","","0x00 - LEDC_LSCH0_CONF0.","0x0c - LEDC_LSCH0_CONF1.","0x08 - LEDC_LSCH0_DUTY.","0x10 - LEDC_LSCH0_DUTY_R.","0x04 - LEDC_LSCH0_HPOINT.","0x14 - LEDC_LSCH1_CONF1.","0x20 - LEDC_LSCH1_CONF1.","0x1c - LEDC_LSCH1_DUTY.","0x24 - LEDC_LSCH1_DUTY_R.","0x18 - LEDC_LSCH1_HPOINT.","0x28 - LEDC_LSCH2_CONF2.","0x34 - LEDC_LSCH2_CONF1.","0x30 - LEDC_LSCH2_DUTY.","0x38 - LEDC_LSCH2_DUTY_R.","0x2c - LEDC_LSCH2_HPOINT.","0x3c - LEDC_LSCH3_CONF3.","0x48 - LEDC_LSCH3_CONF1.","0x44 - LEDC_LSCH3_DUTY.","0x4c - LEDC_LSCH3_DUTY_R.","0x40 - LEDC_LSCH3_HPOINT.","0x50 - LEDC_LSCH4_CONF4.","0x5c - LEDC_LSCH4_CONF1.","0x58 - LEDC_LSCH4_DUTY.","0x60 - LEDC_LSCH4_DUTY_R.","0x54 - LEDC_LSCH4_HPOINT.","0x64 - LEDC_LSCH5_CONF5.","0x70 - LEDC_LSCH5_CONF1.","0x6c - LEDC_LSCH5_DUTY.","0x74 - LEDC_LSCH5_DUTY_R.","0x68 - LEDC_LSCH5_HPOINT.","LEDC_LSCH%s_CONF%s.","0x00..0x18 - LEDC_LSCH%s_CONF%s.","Iterator for array of: 0x00..0x18 - LEDC_LSCH%s_CONF%s.","LEDC_LSCH%s_CONF1.","0x0c..0x24 - LEDC_LSCH%s_CONF1.","Iterator for array of: 0x0c..0x24 - LEDC_LSCH%s_CONF1.","LEDC_LSCH%s_DUTY.","0x08..0x20 - LEDC_LSCH%s_DUTY.","Iterator for array of: 0x08..0x20 - LEDC_LSCH%s_DUTY.","LEDC_LSCH%s_DUTY_R.","0x10..0x28 - LEDC_LSCH%s_DUTY_R.","Iterator for array of: 0x10..0x28 - LEDC_LSCH%s_DUTY_R.","LEDC_LSCH%s_HPOINT.","0x04..0x1c - LEDC_LSCH%s_HPOINT.","Iterator for array of: 0x04..0x1c - LEDC_LSCH%s_HPOINT.","LEDC_CONF.","0xd0 - LEDC_CONF.","LEDC_DATE.","0xfc - LEDC_DATE.","Returns the argument unchanged.","LEDC_INT_CLR.","0xcc - LEDC_INT_CLR.","LEDC_INT_ENA.","0xc8 - LEDC_INT_ENA.","LEDC_INT_RAW.","0xc0 - LEDC_INT_RAW.","LEDC_INT_ST.","0xc4 - LEDC_INT_ST.","Calls <code>U::from(self)</code>.","0xa0 - LEDC_LSTIMER0_CONF.","0xa4 - LEDC_LSTIMER0_VALUE.","0xa8 - LEDC_LSTIMER1_CONF.","0xac - LEDC_LSTIMER1_VALUE.","0xb0 - LEDC_LSTIMER2_CONF.","0xb4 - LEDC_LSTIMER2_VALUE.","0xb8 - LEDC_LSTIMER3_CONF.","0xbc - LEDC_LSTIMER3_VALUE.","LEDC_LSTIMER%s_CONF.","0xa0..0xb0 - LEDC_LSTIMER%s_CONF.","Iterator for array of: 0xa0..0xb0 - LEDC_LSTIMER%s_CONF.","LEDC_LSTIMER%s_VALUE.","0xa4..0xb4 - LEDC_LSTIMER%s_VALUE.","Iterator for array of: 0xa4..0xb4 - LEDC_LSTIMER%s_VALUE.","","","","LEDC_LSCH%s_CONF%s.","Field <code>IDLE_LV</code> reader - reg_idle_lv_lsch0.","Field <code>IDLE_LV</code> writer - reg_idle_lv_lsch0.","Field <code>OVF_CNT_EN</code> reader - reg_ovf_cnt_en_lsch0.","Field <code>OVF_CNT_EN</code> writer - reg_ovf_cnt_en_lsch0.","Field <code>OVF_CNT_RESET</code> writer - reg_ovf_cnt_reset_lsch0.","Field <code>OVF_NUM</code> reader - reg_ovf_num_lsch0.","Field <code>OVF_NUM</code> writer - reg_ovf_num_lsch0.","Field <code>PARA_UP</code> writer - reg_para_up_lsch0.","Register <code>CH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - reg_sig_out_en_lsch0.","Field <code>SIG_OUT_EN</code> writer - reg_sig_out_en_lsch0.","Field <code>TIMER_SEL</code> reader - reg_timer_sel_lsch0.","Field <code>TIMER_SEL</code> writer - reg_timer_sel_lsch0.","Register <code>CH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - reg_idle_lv_lsch0.","Bit 3 - reg_idle_lv_lsch0.","Calls <code>U::from(self)</code>.","Bit 15 - reg_ovf_cnt_en_lsch0.","Bit 15 - reg_ovf_cnt_en_lsch0.","Bit 16 - reg_ovf_cnt_reset_lsch0.","Bits 5:14 - reg_ovf_num_lsch0.","Bits 5:14 - reg_ovf_num_lsch0.","Bit 4 - reg_para_up_lsch0.","Bit 2 - reg_sig_out_en_lsch0.","Bit 2 - reg_sig_out_en_lsch0.","Bits 0:1 - reg_timer_sel_lsch0.","Bits 0:1 - reg_timer_sel_lsch0.","","","","LEDC_LSCH%s_CONF1.","Field <code>DUTY_CYCLE</code> reader - reg_duty_cycle_lsch0.","Field <code>DUTY_CYCLE</code> writer - reg_duty_cycle_lsch0.","Field <code>DUTY_INC</code> reader - reg_duty_inc_lsch0.","Field <code>DUTY_INC</code> writer - reg_duty_inc_lsch0.","Field <code>DUTY_NUM</code> reader - reg_duty_num_lsch0.","Field <code>DUTY_NUM</code> writer - reg_duty_num_lsch0.","Field <code>DUTY_SCALE</code> reader - reg_duty_scale_lsch0.","Field <code>DUTY_SCALE</code> writer - reg_duty_scale_lsch0.","Field <code>DUTY_START</code> reader - reg_duty_start_lsch0.","Field <code>DUTY_START</code> writer - reg_duty_start_lsch0.","Register <code>CH%s_CONF1</code> reader","Register <code>CH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - reg_duty_cycle_lsch0.","Bits 10:19 - reg_duty_cycle_lsch0.","Bit 30 - reg_duty_inc_lsch0.","Bit 30 - reg_duty_inc_lsch0.","Bits 20:29 - reg_duty_num_lsch0.","Bits 20:29 - reg_duty_num_lsch0.","Bits 0:9 - reg_duty_scale_lsch0.","Bits 0:9 - reg_duty_scale_lsch0.","Bit 31 - reg_duty_start_lsch0.","Bit 31 - reg_duty_start_lsch0.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","LEDC_LSCH%s_DUTY.","Field <code>DUTY</code> reader - reg_duty_lsch0.","Field <code>DUTY</code> writer - reg_duty_lsch0.","Register <code>CH%s_DUTY</code> reader","Register <code>CH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:18 - reg_duty_lsch0.","Bits 0:18 - reg_duty_lsch0.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","LEDC_LSCH%s_DUTY_R.","Field <code>DUTY_R</code> reader - reg_duty_lsch0_r.","Register <code>CH%s_DUTY_R</code> reader","","","Bits 0:18 - reg_duty_lsch0_r.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","LEDC_LSCH%s_HPOINT.","Field <code>HPOINT</code> reader - reg_hpoint_lsch0.","Field <code>HPOINT</code> writer - reg_hpoint_lsch0.","Register <code>CH%s_HPOINT</code> reader","Register <code>CH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:13 - reg_hpoint_lsch0.","Bits 0:13 - reg_hpoint_lsch0.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CLK_SEL</code> reader - reg_apb_clk_sel.","Field <code>APB_CLK_SEL</code> writer - reg_apb_clk_sel.","Field <code>CLK_EN</code> reader - reg_clk_en.","Field <code>CLK_EN</code> writer - reg_clk_en.","LEDC_CONF.","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Bits 0:1 - reg_apb_clk_sel.","Bits 0:1 - reg_apb_clk_sel.","Writes raw bits to the register.","","","Bit 31 - reg_clk_en.","Bit 31 - reg_clk_en.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","LEDC_DATE.","Field <code>LEDC_DATE</code> reader - reg_ledc_date.","Field <code>LEDC_DATE</code> writer - reg_ledc_date.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_ledc_date.","Bits 0:31 - reg_ledc_date.","","","","Field <code>DUTY_CHNG_END_LSCH0_INT_CLR</code> writer - …","Field <code>DUTY_CHNG_END_LSCH1_INT_CLR</code> writer - …","Field <code>DUTY_CHNG_END_LSCH2_INT_CLR</code> writer - …","Field <code>DUTY_CHNG_END_LSCH3_INT_CLR</code> writer - …","Field <code>DUTY_CHNG_END_LSCH4_INT_CLR</code> writer - …","Field <code>DUTY_CHNG_END_LSCH5_INT_CLR</code> writer - …","LEDC_INT_CLR.","Field <code>LSTIMER0_OVF_INT_CLR</code> writer - …","Field <code>LSTIMER1_OVF_INT_CLR</code> writer - …","Field <code>LSTIMER2_OVF_INT_CLR</code> writer - …","Field <code>LSTIMER3_OVF_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH0_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH1_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH2_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH3_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH4_INT_CLR</code> writer - …","Field <code>OVF_CNT_LSCH5_INT_CLR</code> writer - …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 4 - reg_duty_chng_end_lsch0_int_clr.","Bit 5 - reg_duty_chng_end_lsch1_int_clr.","Bit 6 - reg_duty_chng_end_lsch2_int_clr.","Bit 7 - reg_duty_chng_end_lsch3_int_clr.","Bit 8 - reg_duty_chng_end_lsch4_int_clr.","Bit 9 - reg_duty_chng_end_lsch5_int_clr.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_lstimer0_ovf_int_clr.","Bit 1 - reg_lstimer1_ovf_int_clr.","Bit 2 - reg_lstimer2_ovf_int_clr.","Bit 3 - reg_lstimer3_ovf_int_clr.","Bit 10 - reg_ovf_cnt_lsch0_int_clr.","Bit 11 - reg_ovf_cnt_lsch1_int_clr.","Bit 12 - reg_ovf_cnt_lsch2_int_clr.","Bit 13 - reg_ovf_cnt_lsch3_int_clr.","Bit 14 - reg_ovf_cnt_lsch4_int_clr.","Bit 15 - reg_ovf_cnt_lsch5_int_clr.","","","","Field <code>DUTY_CHNG_END_LSCH0_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH0_INT_ENA</code> writer - …","Field <code>DUTY_CHNG_END_LSCH1_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH1_INT_ENA</code> writer - …","Field <code>DUTY_CHNG_END_LSCH2_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH2_INT_ENA</code> writer - …","Field <code>DUTY_CHNG_END_LSCH3_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH3_INT_ENA</code> writer - …","Field <code>DUTY_CHNG_END_LSCH4_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH4_INT_ENA</code> writer - …","Field <code>DUTY_CHNG_END_LSCH5_INT_ENA</code> reader - …","Field <code>DUTY_CHNG_END_LSCH5_INT_ENA</code> writer - …","LEDC_INT_ENA.","Field <code>LSTIMER0_OVF_INT_ENA</code> reader - …","Field <code>LSTIMER0_OVF_INT_ENA</code> writer - …","Field <code>LSTIMER1_OVF_INT_ENA</code> reader - …","Field <code>LSTIMER1_OVF_INT_ENA</code> writer - …","Field <code>LSTIMER2_OVF_INT_ENA</code> reader - …","Field <code>LSTIMER2_OVF_INT_ENA</code> writer - …","Field <code>LSTIMER3_OVF_INT_ENA</code> reader - …","Field <code>LSTIMER3_OVF_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH0_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH0_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH1_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH1_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH2_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH2_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH3_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH3_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH4_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH4_INT_ENA</code> writer - …","Field <code>OVF_CNT_LSCH5_INT_ENA</code> reader - …","Field <code>OVF_CNT_LSCH5_INT_ENA</code> writer - …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 4 - reg_duty_chng_end_lsch0_int_ena.","Bit 4 - reg_duty_chng_end_lsch0_int_ena.","Bit 5 - reg_duty_chng_end_lsch1_int_ena.","Bit 5 - reg_duty_chng_end_lsch1_int_ena.","Bit 6 - reg_duty_chng_end_lsch2_int_ena.","Bit 6 - reg_duty_chng_end_lsch2_int_ena.","Bit 7 - reg_duty_chng_end_lsch3_int_ena.","Bit 7 - reg_duty_chng_end_lsch3_int_ena.","Bit 8 - reg_duty_chng_end_lsch4_int_ena.","Bit 8 - reg_duty_chng_end_lsch4_int_ena.","Bit 9 - reg_duty_chng_end_lsch5_int_ena.","Bit 9 - reg_duty_chng_end_lsch5_int_ena.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_lstimer0_ovf_int_ena.","Bit 0 - reg_lstimer0_ovf_int_ena.","Bit 1 - reg_lstimer1_ovf_int_ena.","Bit 1 - reg_lstimer1_ovf_int_ena.","Bit 2 - reg_lstimer2_ovf_int_ena.","Bit 2 - reg_lstimer2_ovf_int_ena.","Bit 3 - reg_lstimer3_ovf_int_ena.","Bit 3 - reg_lstimer3_ovf_int_ena.","Bit 10 - reg_ovf_cnt_lsch0_int_ena.","Bit 10 - reg_ovf_cnt_lsch0_int_ena.","Bit 11 - reg_ovf_cnt_lsch1_int_ena.","Bit 11 - reg_ovf_cnt_lsch1_int_ena.","Bit 12 - reg_ovf_cnt_lsch2_int_ena.","Bit 12 - reg_ovf_cnt_lsch2_int_ena.","Bit 13 - reg_ovf_cnt_lsch3_int_ena.","Bit 13 - reg_ovf_cnt_lsch3_int_ena.","Bit 14 - reg_ovf_cnt_lsch4_int_ena.","Bit 14 - reg_ovf_cnt_lsch4_int_ena.","Bit 15 - reg_ovf_cnt_lsch5_int_ena.","Bit 15 - reg_ovf_cnt_lsch5_int_ena.","","","","Field <code>DUTY_CHNG_END_LSCH0_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH0_INT_RAW</code> writer - …","Field <code>DUTY_CHNG_END_LSCH1_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH1_INT_RAW</code> writer - …","Field <code>DUTY_CHNG_END_LSCH2_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH2_INT_RAW</code> writer - …","Field <code>DUTY_CHNG_END_LSCH3_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH3_INT_RAW</code> writer - …","Field <code>DUTY_CHNG_END_LSCH4_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH4_INT_RAW</code> writer - …","Field <code>DUTY_CHNG_END_LSCH5_INT_RAW</code> reader - …","Field <code>DUTY_CHNG_END_LSCH5_INT_RAW</code> writer - …","LEDC_INT_RAW.","Field <code>LSTIMER0_OVF_INT_RAW</code> reader - …","Field <code>LSTIMER0_OVF_INT_RAW</code> writer - …","Field <code>LSTIMER1_OVF_INT_RAW</code> reader - …","Field <code>LSTIMER1_OVF_INT_RAW</code> writer - …","Field <code>LSTIMER2_OVF_INT_RAW</code> reader - …","Field <code>LSTIMER2_OVF_INT_RAW</code> writer - …","Field <code>LSTIMER3_OVF_INT_RAW</code> reader - …","Field <code>LSTIMER3_OVF_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH0_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH0_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH1_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH1_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH2_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH2_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH3_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH3_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH4_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH4_INT_RAW</code> writer - …","Field <code>OVF_CNT_LSCH5_INT_RAW</code> reader - …","Field <code>OVF_CNT_LSCH5_INT_RAW</code> writer - …","Register <code>INT_RAW</code> reader","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Bit 4 - reg_duty_chng_end_lsch0_int_raw.","Bit 4 - reg_duty_chng_end_lsch0_int_raw.","Bit 5 - reg_duty_chng_end_lsch1_int_raw.","Bit 5 - reg_duty_chng_end_lsch1_int_raw.","Bit 6 - reg_duty_chng_end_lsch2_int_raw.","Bit 6 - reg_duty_chng_end_lsch2_int_raw.","Bit 7 - reg_duty_chng_end_lsch3_int_raw.","Bit 7 - reg_duty_chng_end_lsch3_int_raw.","Bit 8 - reg_duty_chng_end_lsch4_int_raw.","Bit 8 - reg_duty_chng_end_lsch4_int_raw.","Bit 9 - reg_duty_chng_end_lsch5_int_raw.","Bit 9 - reg_duty_chng_end_lsch5_int_raw.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_lstimer0_ovf_int_raw.","Bit 0 - reg_lstimer0_ovf_int_raw.","Bit 1 - reg_lstimer1_ovf_int_raw.","Bit 1 - reg_lstimer1_ovf_int_raw.","Bit 2 - reg_lstimer2_ovf_int_raw.","Bit 2 - reg_lstimer2_ovf_int_raw.","Bit 3 - reg_lstimer3_ovf_int_raw.","Bit 3 - reg_lstimer3_ovf_int_raw.","Bit 10 - reg_ovf_cnt_lsch0_int_raw.","Bit 10 - reg_ovf_cnt_lsch0_int_raw.","Bit 11 - reg_ovf_cnt_lsch1_int_raw.","Bit 11 - reg_ovf_cnt_lsch1_int_raw.","Bit 12 - reg_ovf_cnt_lsch2_int_raw.","Bit 12 - reg_ovf_cnt_lsch2_int_raw.","Bit 13 - reg_ovf_cnt_lsch3_int_raw.","Bit 13 - reg_ovf_cnt_lsch3_int_raw.","Bit 14 - reg_ovf_cnt_lsch4_int_raw.","Bit 14 - reg_ovf_cnt_lsch4_int_raw.","Bit 15 - reg_ovf_cnt_lsch5_int_raw.","Bit 15 - reg_ovf_cnt_lsch5_int_raw.","","","","Field <code>DUTY_CHNG_END_LSCH0_INT_ST</code> reader - …","Field <code>DUTY_CHNG_END_LSCH1_INT_ST</code> reader - …","Field <code>DUTY_CHNG_END_LSCH2_INT_ST</code> reader - …","Field <code>DUTY_CHNG_END_LSCH3_INT_ST</code> reader - …","Field <code>DUTY_CHNG_END_LSCH4_INT_ST</code> reader - …","Field <code>DUTY_CHNG_END_LSCH5_INT_ST</code> reader - …","LEDC_INT_ST.","Field <code>LSTIMER0_OVF_INT_ST</code> reader - reg_lstimer0_ovf_int_st.","Field <code>LSTIMER1_OVF_INT_ST</code> reader - reg_lstimer1_ovf_int_st.","Field <code>LSTIMER2_OVF_INT_ST</code> reader - reg_lstimer2_ovf_int_st.","Field <code>LSTIMER3_OVF_INT_ST</code> reader - reg_lstimer3_ovf_int_st.","Field <code>OVF_CNT_LSCH0_INT_ST</code> reader - …","Field <code>OVF_CNT_LSCH1_INT_ST</code> reader - …","Field <code>OVF_CNT_LSCH2_INT_ST</code> reader - …","Field <code>OVF_CNT_LSCH3_INT_ST</code> reader - …","Field <code>OVF_CNT_LSCH4_INT_ST</code> reader - …","Field <code>OVF_CNT_LSCH5_INT_ST</code> reader - …","Register <code>INT_ST</code> reader","","","Bit 4 - reg_duty_chng_end_lsch0_int_st.","Bit 5 - reg_duty_chng_end_lsch1_int_st.","Bit 6 - reg_duty_chng_end_lsch2_int_st.","Bit 7 - reg_duty_chng_end_lsch3_int_st.","Bit 8 - reg_duty_chng_end_lsch4_int_st.","Bit 9 - reg_duty_chng_end_lsch5_int_st.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_lstimer0_ovf_int_st.","Bit 1 - reg_lstimer1_ovf_int_st.","Bit 2 - reg_lstimer2_ovf_int_st.","Bit 3 - reg_lstimer3_ovf_int_st.","Bit 10 - reg_ovf_cnt_lsch0_int_st.","Bit 11 - reg_ovf_cnt_lsch1_int_st.","Bit 12 - reg_ovf_cnt_lsch2_int_st.","Bit 13 - reg_ovf_cnt_lsch3_int_st.","Bit 14 - reg_ovf_cnt_lsch4_int_st.","Bit 15 - reg_ovf_cnt_lsch5_int_st.","","","","Field <code>CLK_DIV</code> reader - reg_clk_div_lstimer0.","Field <code>CLK_DIV</code> writer - reg_clk_div_lstimer0.","Field <code>DUTY_RES</code> reader - reg_lstimer0_duty_res.","Field <code>DUTY_RES</code> writer - reg_lstimer0_duty_res.","Field <code>PARA_UP</code> writer - reg_lstimer0_para_up.","Field <code>PAUSE</code> reader - reg_lstimer0_pause.","Field <code>PAUSE</code> writer - reg_lstimer0_pause.","Register <code>TIMER%s_CONF</code> reader","Field <code>RST</code> reader - reg_lstimer0_rst.","Field <code>RST</code> writer - reg_lstimer0_rst.","Field <code>TICK_SEL</code> reader - reg_tick_sel_lstimer0.","Field <code>TICK_SEL</code> writer - reg_tick_sel_lstimer0.","LEDC_LSTIMER%s_CONF.","Register <code>TIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:21 - reg_clk_div_lstimer0.","Bits 4:21 - reg_clk_div_lstimer0.","Bits 0:3 - reg_lstimer0_duty_res.","Bits 0:3 - reg_lstimer0_duty_res.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - reg_lstimer0_para_up.","Bit 22 - reg_lstimer0_pause.","Bit 22 - reg_lstimer0_pause.","Bit 23 - reg_lstimer0_rst.","Bit 23 - reg_lstimer0_rst.","Bit 24 - reg_tick_sel_lstimer0.","Bit 24 - reg_tick_sel_lstimer0.","","","","Field <code>CNT</code> reader - reg_lstimer0_cnt.","Register <code>TIMER%s_VALUE</code> reader","LEDC_LSTIMER%s_VALUE.","","","Bits 0:13 - reg_lstimer0_cnt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CHCARRIER_DUTY (rw) register accessor: …","CHDATA (rw) register accessor: RMT_CH%sDATA_REG.","CH_RX_CARRIER_RM (rw) register accessor: …","CH_RX_CONF0 (rw) register accessor: RMT_CH2CONF0_REG.","CH_RX_CONF1 (rw) register accessor: RMT_CH2CONF1_REG.","CH_RX_LIM (rw) register accessor: RMT_CH2_RX_LIM_REG.","CH_RX_STATUS (r) register accessor: RMT_CH2STATUS_REG.","CH_TX_CONF0 (rw) register accessor: RMT_CH%sCONF%s_REG.","CH_TX_LIM (rw) register accessor: RMT_CH%s_TX_LIM_REG.","CH_TX_STATUS (r) register accessor: RMT_CH%sSTATUS_REG.","DATE (rw) register accessor: RMT_DATE_REG.","INT_CLR (w) register accessor: RMT_INT_CLR_REG.","INT_ENA (rw) register accessor: RMT_INT_ENA_REG.","INT_RAW (rw) register accessor: RMT_INT_RAW_REG.","INT_ST (r) register accessor: RMT_INT_ST_REG.","REF_CNT_RST (w) register accessor: RMT_REF_CNT_RST_REG.","Register block","SYS_CONF (rw) register accessor: RMT_SYS_CONF_REG.","TX_SIM (rw) register accessor: RMT_TX_SIM_REG.","","","0x10 - RMT_CH0CONF0_REG.","0x58 - RMT_CH0_TX_LIM_REG.","0x28 - RMT_CH0STATUS_REG.","0x48 - RMT_CH0CARRIER_DUTY_REG.","0x00 - RMT_CH0DATA_REG.","0x14 - RMT_CH1CONF1_REG.","0x5c - RMT_CH1_TX_LIM_REG.","0x2c - RMT_CH1STATUS_REG.","0x4c - RMT_CH1CARRIER_DUTY_REG.","0x04 - RMT_CH1DATA_REG.","0x50 - RMT_CH2_RX_CARRIER_RM_REG.","0x18 - RMT_CH2CONF0_REG.","0x1c - RMT_CH2CONF1_REG.","0x60 - RMT_CH2_RX_LIM_REG.","0x30 - RMT_CH2STATUS_REG.","0x08 - RMT_CH2DATA_REG.","0x54 - RMT_CH2_RX_CARRIER_RM_REG.","0x20 - RMT_CH2CONF0_REG.","0x24 - RMT_CH2CONF1_REG.","0x64 - RMT_CH2_RX_LIM_REG.","0x34 - RMT_CH2STATUS_REG.","0x0c - RMT_CH3DATA_REG.","RMT_CH2_RX_CARRIER_RM_REG.","0x50..0x58 - RMT_CH2_RX_CARRIER_RM_REG.","Iterator for array of: 0x50..0x58 - …","RMT_CH2CONF0_REG.","0x18..0x20 - RMT_CH2CONF0_REG.","Iterator for array of: 0x18..0x20 - RMT_CH2CONF0_REG.","RMT_CH2CONF1_REG.","0x1c..0x24 - RMT_CH2CONF1_REG.","Iterator for array of: 0x1c..0x24 - RMT_CH2CONF1_REG.","RMT_CH2_RX_LIM_REG.","0x60..0x68 - RMT_CH2_RX_LIM_REG.","Iterator for array of: 0x60..0x68 - RMT_CH2_RX_LIM_REG.","RMT_CH2STATUS_REG.","0x30..0x38 - RMT_CH2STATUS_REG.","Iterator for array of: 0x30..0x38 - RMT_CH2STATUS_REG.","RMT_CH%sCONF%s_REG.","0x10..0x18 - RMT_CH%sCONF%s_REG.","Iterator for array of: 0x10..0x18 - RMT_CH%sCONF%s_REG.","RMT_CH%s_TX_LIM_REG.","0x58..0x60 - RMT_CH%s_TX_LIM_REG.","Iterator for array of: 0x58..0x60 - RMT_CH%s_TX_LIM_REG.","RMT_CH%sSTATUS_REG.","0x28..0x30 - RMT_CH%sSTATUS_REG.","Iterator for array of: 0x28..0x30 - RMT_CH%sSTATUS_REG.","RMT_CH%sCARRIER_DUTY_REG.","0x48..0x50 - RMT_CH%sCARRIER_DUTY_REG.","Iterator for array of: 0x48..0x50 - …","RMT_CH%sDATA_REG.","0x00..0x10 - RMT_CH%sDATA_REG.","Iterator for array of: 0x00..0x10 - RMT_CH%sDATA_REG.","RMT_DATE_REG.","0xcc - RMT_DATE_REG.","Returns the argument unchanged.","RMT_INT_CLR_REG.","0x44 - RMT_INT_CLR_REG.","RMT_INT_ENA_REG.","0x40 - RMT_INT_ENA_REG.","RMT_INT_RAW_REG.","0x38 - RMT_INT_RAW_REG.","RMT_INT_ST_REG.","0x3c - RMT_INT_ST_REG.","Calls <code>U::from(self)</code>.","RMT_REF_CNT_RST_REG.","0x70 - RMT_REF_CNT_RST_REG.","RMT_SYS_CONF_REG.","0x68 - RMT_SYS_CONF_REG.","","","RMT_TX_SIM_REG.","0x6c - RMT_TX_SIM_REG.","","Field <code>CARRIER_HIGH_THRES</code> reader - …","Field <code>CARRIER_HIGH_THRES</code> writer - …","Field <code>CARRIER_LOW_THRES</code> reader - reg_carrier_low_thres_ch2.","Field <code>CARRIER_LOW_THRES</code> writer - reg_carrier_low_thres_ch2.","RMT_CH2_RX_CARRIER_RM_REG.","Register <code>CH%s_RX_CARRIER_RM</code> reader","Register <code>CH%s_RX_CARRIER_RM</code> writer","Writes raw bits to the register.","","","Bits 16:31 - reg_carrier_high_thres_ch2.","Bits 16:31 - reg_carrier_high_thres_ch2.","Bits 0:15 - reg_carrier_low_thres_ch2.","Bits 0:15 - reg_carrier_low_thres_ch2.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CARRIER_EN</code> reader - reg_carrier_en_ch2.","Field <code>CARRIER_EN</code> writer - reg_carrier_en_ch2.","Field <code>CARRIER_OUT_LV</code> reader - reg_carrier_out_lv_ch2.","Field <code>CARRIER_OUT_LV</code> writer - reg_carrier_out_lv_ch2.","RMT_CH2CONF0_REG.","Field <code>DIV_CNT</code> reader - reg_div_cnt_ch2.","Field <code>DIV_CNT</code> writer - reg_div_cnt_ch2.","Field <code>IDLE_THRES</code> reader - reg_idle_thres_ch2.","Field <code>IDLE_THRES</code> writer - reg_idle_thres_ch2.","Field <code>MEM_SIZE</code> reader - reg_mem_size_ch2.","Field <code>MEM_SIZE</code> writer - reg_mem_size_ch2.","Register <code>CH%s_RX_CONF0</code> reader","Register <code>CH%s_RX_CONF0</code> writer","Writes raw bits to the register.","","","Bit 28 - reg_carrier_en_ch2.","Bit 28 - reg_carrier_en_ch2.","Bit 29 - reg_carrier_out_lv_ch2.","Bit 29 - reg_carrier_out_lv_ch2.","Bits 0:7 - reg_div_cnt_ch2.","Bits 0:7 - reg_div_cnt_ch2.","Returns the argument unchanged.","Bits 8:22 - reg_idle_thres_ch2.","Bits 8:22 - reg_idle_thres_ch2.","Calls <code>U::from(self)</code>.","Bits 23:25 - reg_mem_size_ch2.","Bits 23:25 - reg_mem_size_ch2.","","","","Field <code>AFIFO_RST</code> writer - reg_afifo_rst_ch2.","Field <code>APB_MEM_RST</code> writer - reg_apb_mem_rst_ch2.","RMT_CH2CONF1_REG.","Field <code>CONF_UPDATE</code> writer - reg_conf_update_ch2.","Field <code>MEM_OWNER</code> reader - reg_mem_owner_ch2.","Field <code>MEM_OWNER</code> writer - reg_mem_owner_ch2.","Field <code>MEM_RX_WRAP_EN</code> reader - reg_mem_rx_wrap_en_ch2.","Field <code>MEM_RX_WRAP_EN</code> writer - reg_mem_rx_wrap_en_ch2.","Field <code>MEM_WR_RST</code> writer - reg_mem_wr_rst_ch2.","Register <code>CH%s_RX_CONF1</code> reader","Field <code>RX_EN</code> reader - reg_rx_en_ch2.","Field <code>RX_EN</code> writer - reg_rx_en_ch2.","Field <code>RX_FILTER_EN</code> reader - reg_rx_filter_en_ch2.","Field <code>RX_FILTER_EN</code> writer - reg_rx_filter_en_ch2.","Field <code>RX_FILTER_THRES</code> reader - reg_rx_filter_thres_ch2.","Field <code>RX_FILTER_THRES</code> writer - reg_rx_filter_thres_ch2.","Register <code>CH%s_RX_CONF1</code> writer","Bit 14 - reg_afifo_rst_ch2.","Bit 2 - reg_apb_mem_rst_ch2.","Writes raw bits to the register.","","","Bit 15 - reg_conf_update_ch2.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - reg_mem_owner_ch2.","Bit 3 - reg_mem_owner_ch2.","Bit 13 - reg_mem_rx_wrap_en_ch2.","Bit 13 - reg_mem_rx_wrap_en_ch2.","Bit 1 - reg_mem_wr_rst_ch2.","Bit 0 - reg_rx_en_ch2.","Bit 0 - reg_rx_en_ch2.","Bit 4 - reg_rx_filter_en_ch2.","Bit 4 - reg_rx_filter_en_ch2.","Bits 5:12 - reg_rx_filter_thres_ch2.","Bits 5:12 - reg_rx_filter_thres_ch2.","","","","RMT_CH2_RX_LIM_REG.","Register <code>CH%s_RX_LIM</code> reader","Field <code>RX_LIM</code> reader - reg_rmt_rx_lim_ch2.","Field <code>RX_LIM</code> writer - reg_rmt_rx_lim_ch2.","Register <code>CH%s_RX_LIM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - reg_rmt_rx_lim_ch2.","Bits 0:8 - reg_rmt_rx_lim_ch2.","","","","Field <code>APB_MEM_RADDR</code> reader - reg_apb_mem_raddr_ch2.","Field <code>APB_MEM_RD_ERR</code> reader - reg_apb_mem_rd_err_ch2.","RMT_CH2STATUS_REG.","Field <code>MEM_FULL</code> reader - reg_mem_full_ch2.","Field <code>MEM_OWNER_ERR</code> reader - reg_mem_owner_err_ch2.","Field <code>MEM_WADDR_EX</code> reader - reg_mem_waddr_ex_ch2.","Register <code>CH%s_RX_STATUS</code> reader","Field <code>STATE</code> reader - reg_state_ch2.","Bits 12:20 - reg_apb_mem_raddr_ch2.","Bit 27 - reg_apb_mem_rd_err_ch2.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - reg_mem_full_ch2.","Bit 25 - reg_mem_owner_err_ch2.","Bits 0:8 - reg_mem_waddr_ex_ch2.","Bits 22:24 - reg_state_ch2.","","","","Field <code>AFIFO_RST</code> writer - reg_afifo_rst_ch0.","Field <code>APB_MEM_RST</code> writer - reg_apb_mem_rst_ch0.","Field <code>CARRIER_EFF_EN</code> reader - reg_carrier_eff_en_ch0.","Field <code>CARRIER_EFF_EN</code> writer - reg_carrier_eff_en_ch0.","Field <code>CARRIER_EN</code> reader - reg_carrier_en_ch0.","Field <code>CARRIER_EN</code> writer - reg_carrier_en_ch0.","Field <code>CARRIER_OUT_LV</code> reader - reg_carrier_out_lv_ch0.","Field <code>CARRIER_OUT_LV</code> writer - reg_carrier_out_lv_ch0.","RMT_CH%sCONF%s_REG.","Field <code>CONF_UPDATE</code> writer - reg_reg_conf_update_ch0.","Field <code>DIV_CNT</code> reader - reg_div_cnt_ch0.","Field <code>DIV_CNT</code> writer - reg_div_cnt_ch0.","Field <code>IDLE_OUT_EN</code> reader - reg_idle_out_en_ch0.","Field <code>IDLE_OUT_EN</code> writer - reg_idle_out_en_ch0.","Field <code>IDLE_OUT_LV</code> reader - reg_idle_out_lv_ch0.","Field <code>IDLE_OUT_LV</code> writer - reg_idle_out_lv_ch0.","Field <code>MEM_RD_RST</code> writer - reg_mem_rd_rst_ch0.","Field <code>MEM_SIZE</code> reader - reg_mem_size_ch0.","Field <code>MEM_SIZE</code> writer - reg_mem_size_ch0.","Field <code>MEM_TX_WRAP_EN</code> reader - reg_mem_tx_wrap_en_ch0.","Field <code>MEM_TX_WRAP_EN</code> writer - reg_mem_tx_wrap_en_ch0.","Register <code>CH%s_TX_CONF0</code> reader","Field <code>TX_CONTI_MODE</code> reader - reg_tx_conti_mode_ch0.","Field <code>TX_CONTI_MODE</code> writer - reg_tx_conti_mode_ch0.","Field <code>TX_START</code> writer - reg_tx_start_ch0.","Field <code>TX_STOP</code> reader - reg_tx_stop_ch0.","Field <code>TX_STOP</code> writer - reg_tx_stop_ch0.","Register <code>CH%s_TX_CONF0</code> writer","Bit 23 - reg_afifo_rst_ch0.","Bit 2 - reg_apb_mem_rst_ch0.","Writes raw bits to the register.","","","Bit 20 - reg_carrier_eff_en_ch0.","Bit 20 - reg_carrier_eff_en_ch0.","Bit 21 - reg_carrier_en_ch0.","Bit 21 - reg_carrier_en_ch0.","Bit 22 - reg_carrier_out_lv_ch0.","Bit 22 - reg_carrier_out_lv_ch0.","Bit 24 - reg_reg_conf_update_ch0.","Bits 8:15 - reg_div_cnt_ch0.","Bits 8:15 - reg_div_cnt_ch0.","Returns the argument unchanged.","Bit 6 - reg_idle_out_en_ch0.","Bit 6 - reg_idle_out_en_ch0.","Bit 5 - reg_idle_out_lv_ch0.","Bit 5 - reg_idle_out_lv_ch0.","Calls <code>U::from(self)</code>.","Bit 1 - reg_mem_rd_rst_ch0.","Bits 16:18 - reg_mem_size_ch0.","Bits 16:18 - reg_mem_size_ch0.","Bit 4 - reg_mem_tx_wrap_en_ch0.","Bit 4 - reg_mem_tx_wrap_en_ch0.","","","Bit 3 - reg_tx_conti_mode_ch0.","Bit 3 - reg_tx_conti_mode_ch0.","Bit 0 - reg_tx_start_ch0.","Bit 7 - reg_tx_stop_ch0.","Bit 7 - reg_tx_stop_ch0.","","RMT_CH%s_TX_LIM_REG.","Field <code>LOOP_COUNT_RESET</code> writer - reg_loop_count_reset_ch0.","Register <code>CH%s_TX_LIM</code> reader","Field <code>TX_LIM</code> reader - reg_rmt_tx_lim_ch0.","Field <code>TX_LIM</code> writer - reg_rmt_tx_lim_ch0.","Field <code>TX_LOOP_CNT_EN</code> reader - reg_rmt_tx_loop_cnt_en_ch0.","Field <code>TX_LOOP_CNT_EN</code> writer - reg_rmt_tx_loop_cnt_en_ch0.","Field <code>TX_LOOP_NUM</code> reader - reg_rmt_tx_loop_num_ch0.","Field <code>TX_LOOP_NUM</code> writer - reg_rmt_tx_loop_num_ch0.","Register <code>CH%s_TX_LIM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - reg_loop_count_reset_ch0.","","","Bits 0:8 - reg_rmt_tx_lim_ch0.","Bits 0:8 - reg_rmt_tx_lim_ch0.","Bit 19 - reg_rmt_tx_loop_cnt_en_ch0.","Bit 19 - reg_rmt_tx_loop_cnt_en_ch0.","Bits 9:18 - reg_rmt_tx_loop_num_ch0.","Bits 9:18 - reg_rmt_tx_loop_num_ch0.","","Field <code>APB_MEM_RADDR</code> reader - reg_apb_mem_raddr_ch0.","Field <code>APB_MEM_RD_ERR</code> reader - reg_apb_mem_rd_err_ch0.","Field <code>APB_MEM_WADDR</code> reader - reg_apb_mem_waddr_ch0.","Field <code>APB_MEM_WR_ERR</code> reader - reg_apb_mem_wr_err_ch0.","RMT_CH%sSTATUS_REG.","Field <code>MEM_EMPTY</code> reader - reg_mem_empty_ch0.","Field <code>MEM_RADDR_EX</code> reader - reg_mem_raddr_ex_ch0.","Register <code>CH%s_TX_STATUS</code> reader","Field <code>STATE</code> reader - reg_state_ch0.","Bits 24:31 - reg_apb_mem_raddr_ch0.","Bit 21 - reg_apb_mem_rd_err_ch0.","Bits 12:20 - reg_apb_mem_waddr_ch0.","Bit 23 - reg_apb_mem_wr_err_ch0.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 22 - reg_mem_empty_ch0.","Bits 0:8 - reg_mem_raddr_ex_ch0.","Bits 9:11 - reg_state_ch0.","","","","Field <code>CARRIER_HIGH</code> reader - reg_carrier_high_ch0.","Field <code>CARRIER_HIGH</code> writer - reg_carrier_high_ch0.","Field <code>CARRIER_LOW</code> reader - reg_carrier_low_ch0.","Field <code>CARRIER_LOW</code> writer - reg_carrier_low_ch0.","RMT_CH%sCARRIER_DUTY_REG.","Register <code>CH%sCARRIER_DUTY</code> reader","Register <code>CH%sCARRIER_DUTY</code> writer","Writes raw bits to the register.","","","Bits 16:31 - reg_carrier_high_ch0.","Bits 16:31 - reg_carrier_high_ch0.","Bits 0:15 - reg_carrier_low_ch0.","Bits 0:15 - reg_carrier_low_ch0.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","RMT_CH%sDATA_REG.","Field <code>DATA</code> reader - Reserved.","Field <code>DATA</code> writer - Reserved.","Register <code>CH%sDATA</code> reader","Register <code>CH%sDATA</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Reserved.","Bits 0:31 - Reserved.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - reg_rmt_date.","RMT_DATE_REG.","Field <code>DATE</code> writer - reg_rmt_date.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - reg_rmt_date.","Bits 0:27 - reg_rmt_date.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_RX_END(2-3)</code> writer - reg_ch2_rx_end_int_clr.","Field <code>CH_RX_ERR(2-3)</code> writer - reg_ch2_err_int_clr.","Field <code>CH_RX_THR_EVENT(2-3)</code> writer - …","Field <code>CH_TX_END(0-1)</code> writer - reg_ch%s_tx_end_int_clr.","Field <code>CH_TX_ERR(0-1)</code> writer - reg_ch%s_err_int_clr.","Field <code>CH_TX_LOOP(0-1)</code> writer - reg_ch%s_tx_loop_int_clr.","Field <code>CH_TX_THR_EVENT(0-1)</code> writer - …","RMT_INT_CLR_REG.","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ch0_tx_end_int_clr.","Bit 4 - reg_ch0_err_int_clr.","Bit 12 - reg_ch0_tx_loop_int_clr.","Bit 8 - reg_ch0_tx_thr_event_int_clr.","Bit 1 - reg_ch1_tx_end_int_clr.","Bit 5 - reg_ch1_err_int_clr.","Bit 13 - reg_ch1_tx_loop_int_clr.","Bit 9 - reg_ch1_tx_thr_event_int_clr.","Bit 2 - reg_ch2_rx_end_int_clr.","Bit 6 - reg_ch2_err_int_clr.","Bit 10 - reg_ch2_rx_thr_event_int_clr.","Bit 3 - reg_ch2_rx_end_int_clr.","Bit 7 - reg_ch2_err_int_clr.","Bit 11 - reg_ch2_rx_thr_event_int_clr.","reg_ch2_rx_end_int_clr.","reg_ch2_err_int_clr.","reg_ch2_rx_thr_event_int_clr.","reg_ch(0-1)_tx_end_int_clr.","reg_ch(0-1)_err_int_clr.","reg_ch(0-1)_tx_loop_int_clr.","reg_ch(0-1)_tx_thr_event_int_clr.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_RX_END(2-3)</code> reader - reg_ch2_rx_end_int_ena.","Field <code>CH_RX_END(2-3)</code> writer - reg_ch2_rx_end_int_ena.","Field <code>CH_RX_ERR(2-3)</code> reader - reg_ch2_err_int_ena.","Field <code>CH_RX_ERR(2-3)</code> writer - reg_ch2_err_int_ena.","Field <code>CH_RX_THR_EVENT(2-3)</code> reader - …","Field <code>CH_RX_THR_EVENT(2-3)</code> writer - …","Field <code>CH_TX_END(0-1)</code> reader - reg_ch%s_tx_end_int_ena.","Field <code>CH_TX_END(0-1)</code> writer - reg_ch%s_tx_end_int_ena.","Field <code>CH_TX_ERR(0-1)</code> reader - reg_ch%s_err_int_ena.","Field <code>CH_TX_ERR(0-1)</code> writer - reg_ch%s_err_int_ena.","Field <code>CH_TX_LOOP(0-1)</code> reader - reg_ch%s_tx_loop_int_ena.","Field <code>CH_TX_LOOP(0-1)</code> writer - reg_ch%s_tx_loop_int_ena.","Field <code>CH_TX_THR_EVENT(0-1)</code> reader - …","Field <code>CH_TX_THR_EVENT(0-1)</code> writer - …","RMT_INT_ENA_REG.","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ch0_tx_end_int_ena.","Bit 0 - reg_ch0_tx_end_int_ena.","Bit 4 - reg_ch0_err_int_ena.","Bit 4 - reg_ch0_err_int_ena.","Bit 12 - reg_ch0_tx_loop_int_ena.","Bit 12 - reg_ch0_tx_loop_int_ena.","Bit 8 - reg_ch0_tx_thr_event_int_ena.","Bit 8 - reg_ch0_tx_thr_event_int_ena.","Bit 1 - reg_ch1_tx_end_int_ena.","Bit 1 - reg_ch1_tx_end_int_ena.","Bit 5 - reg_ch1_err_int_ena.","Bit 5 - reg_ch1_err_int_ena.","Bit 13 - reg_ch1_tx_loop_int_ena.","Bit 13 - reg_ch1_tx_loop_int_ena.","Bit 9 - reg_ch1_tx_thr_event_int_ena.","Bit 9 - reg_ch1_tx_thr_event_int_ena.","Bit 2 - reg_ch2_rx_end_int_ena.","Bit 2 - reg_ch2_rx_end_int_ena.","Bit 6 - reg_ch2_err_int_ena.","Bit 6 - reg_ch2_err_int_ena.","Bit 10 - reg_ch2_rx_thr_event_int_ena.","Bit 10 - reg_ch2_rx_thr_event_int_ena.","Bit 3 - reg_ch2_rx_end_int_ena.","Bit 3 - reg_ch2_rx_end_int_ena.","Bit 7 - reg_ch2_err_int_ena.","Bit 7 - reg_ch2_err_int_ena.","Bit 11 - reg_ch2_rx_thr_event_int_ena.","Bit 11 - reg_ch2_rx_thr_event_int_ena.","reg_ch2_rx_end_int_ena.","reg_ch2_rx_end_int_ena.","Iterator for array of: reg_ch2_rx_end_int_ena.","reg_ch2_err_int_ena.","reg_ch2_err_int_ena.","Iterator for array of: reg_ch2_err_int_ena.","reg_ch2_rx_thr_event_int_ena.","reg_ch2_rx_thr_event_int_ena.","Iterator for array of: reg_ch2_rx_thr_event_int_ena.","reg_ch(0-1)_tx_end_int_ena.","reg_ch(0-1)_tx_end_int_ena.","Iterator for array of: reg_ch(0-1)_tx_end_int_ena.","reg_ch(0-1)_err_int_ena.","reg_ch(0-1)_err_int_ena.","Iterator for array of: reg_ch(0-1)_err_int_ena.","reg_ch(0-1)_tx_loop_int_ena.","reg_ch(0-1)_tx_loop_int_ena.","Iterator for array of: reg_ch(0-1)_tx_loop_int_ena.","reg_ch(0-1)_tx_thr_event_int_ena.","reg_ch(0-1)_tx_thr_event_int_ena.","Iterator for array of: reg_ch(0-1)_tx_thr_event_int_ena.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_RX_END(2-3)</code> reader - reg_ch2_rx_end_int_raw.","Field <code>CH_RX_END(2-3)</code> writer - reg_ch2_rx_end_int_raw.","Field <code>CH_RX_ERR(2-3)</code> reader - reg_ch2_err_int_raw.","Field <code>CH_RX_ERR(2-3)</code> writer - reg_ch2_err_int_raw.","Field <code>CH_RX_THR_EVENT(2-3)</code> reader - …","Field <code>CH_RX_THR_EVENT(2-3)</code> writer - …","Field <code>CH_TX_END(0-1)</code> reader - reg_ch%s_tx_end_int_raw.","Field <code>CH_TX_END(0-1)</code> writer - reg_ch%s_tx_end_int_raw.","Field <code>CH_TX_ERR(0-1)</code> reader - reg_ch%s_err_int_raw.","Field <code>CH_TX_ERR(0-1)</code> writer - reg_ch%s_err_int_raw.","Field <code>CH_TX_LOOP(0-1)</code> reader - reg_ch%s_tx_loop_int_raw.","Field <code>CH_TX_LOOP(0-1)</code> writer - reg_ch%s_tx_loop_int_raw.","Field <code>CH_TX_THR_EVENT(0-1)</code> reader - …","Field <code>CH_TX_THR_EVENT(0-1)</code> writer - …","RMT_INT_RAW_REG.","Register <code>INT_RAW</code> reader","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ch0_tx_end_int_raw.","Bit 0 - reg_ch0_tx_end_int_raw.","Bit 4 - reg_ch0_err_int_raw.","Bit 4 - reg_ch0_err_int_raw.","Bit 12 - reg_ch0_tx_loop_int_raw.","Bit 12 - reg_ch0_tx_loop_int_raw.","Bit 8 - reg_ch0_tx_thr_event_int_raw.","Bit 8 - reg_ch0_tx_thr_event_int_raw.","Bit 1 - reg_ch1_tx_end_int_raw.","Bit 1 - reg_ch1_tx_end_int_raw.","Bit 5 - reg_ch1_err_int_raw.","Bit 5 - reg_ch1_err_int_raw.","Bit 13 - reg_ch1_tx_loop_int_raw.","Bit 13 - reg_ch1_tx_loop_int_raw.","Bit 9 - reg_ch1_tx_thr_event_int_raw.","Bit 9 - reg_ch1_tx_thr_event_int_raw.","Bit 2 - reg_ch2_rx_end_int_raw.","Bit 2 - reg_ch2_rx_end_int_raw.","Bit 6 - reg_ch2_err_int_raw.","Bit 6 - reg_ch2_err_int_raw.","Bit 10 - reg_ch2_rx_thr_event_int_raw.","Bit 10 - reg_ch2_rx_thr_event_int_raw.","Bit 3 - reg_ch2_rx_end_int_raw.","Bit 3 - reg_ch2_rx_end_int_raw.","Bit 7 - reg_ch2_err_int_raw.","Bit 7 - reg_ch2_err_int_raw.","Bit 11 - reg_ch2_rx_thr_event_int_raw.","Bit 11 - reg_ch2_rx_thr_event_int_raw.","reg_ch2_rx_end_int_raw.","reg_ch2_rx_end_int_raw.","Iterator for array of: reg_ch2_rx_end_int_raw.","reg_ch2_err_int_raw.","reg_ch2_err_int_raw.","Iterator for array of: reg_ch2_err_int_raw.","reg_ch2_rx_thr_event_int_raw.","reg_ch2_rx_thr_event_int_raw.","Iterator for array of: reg_ch2_rx_thr_event_int_raw.","reg_ch(0-1)_tx_end_int_raw.","reg_ch(0-1)_tx_end_int_raw.","Iterator for array of: reg_ch(0-1)_tx_end_int_raw.","reg_ch(0-1)_err_int_raw.","reg_ch(0-1)_err_int_raw.","Iterator for array of: reg_ch(0-1)_err_int_raw.","reg_ch(0-1)_tx_loop_int_raw.","reg_ch(0-1)_tx_loop_int_raw.","Iterator for array of: reg_ch(0-1)_tx_loop_int_raw.","reg_ch(0-1)_tx_thr_event_int_raw.","reg_ch(0-1)_tx_thr_event_int_raw.","Iterator for array of: reg_ch(0-1)_tx_thr_event_int_raw.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH_RX_END(2-3)</code> reader - reg_ch2_rx_end_int_st.","Field <code>CH_RX_ERR(2-3)</code> reader - reg_ch2_err_int_st.","Field <code>CH_RX_THR_EVENT(2-3)</code> reader - …","Field <code>CH_TX_END(0-1)</code> reader - reg_ch%s_tx_end_int_st.","Field <code>CH_TX_ERR(0-1)</code> reader - reg_ch%s_err_int_st.","Field <code>CH_TX_LOOP(0-1)</code> reader - reg_ch%s_tx_loop_int_st.","Field <code>CH_TX_THR_EVENT(0-1)</code> reader - …","RMT_INT_ST_REG.","Register <code>INT_ST</code> reader","","","Bit 0 - reg_ch0_tx_end_int_st.","Bit 4 - reg_ch0_err_int_st.","Bit 12 - reg_ch0_tx_loop_int_st.","Bit 8 - reg_ch0_tx_thr_event_int_st.","Bit 1 - reg_ch1_tx_end_int_st.","Bit 5 - reg_ch1_err_int_st.","Bit 13 - reg_ch1_tx_loop_int_st.","Bit 9 - reg_ch1_tx_thr_event_int_st.","Bit 2 - reg_ch2_rx_end_int_st.","Bit 6 - reg_ch2_err_int_st.","Bit 10 - reg_ch2_rx_thr_event_int_st.","Bit 3 - reg_ch2_rx_end_int_st.","Bit 7 - reg_ch2_err_int_st.","Bit 11 - reg_ch2_rx_thr_event_int_st.","reg_ch2_rx_end_int_st.","Iterator for array of: reg_ch2_rx_end_int_st.","reg_ch2_err_int_st.","Iterator for array of: reg_ch2_err_int_st.","reg_ch2_rx_thr_event_int_st.","Iterator for array of: reg_ch2_rx_thr_event_int_st.","reg_ch(0-1)_tx_end_int_st.","Iterator for array of: reg_ch(0-1)_tx_end_int_st.","reg_ch(0-1)_err_int_st.","Iterator for array of: reg_ch(0-1)_err_int_st.","reg_ch(0-1)_tx_loop_int_st.","Iterator for array of: reg_ch(0-1)_tx_loop_int_st.","reg_ch(0-1)_tx_thr_event_int_st.","Iterator for array of: reg_ch(0-1)_tx_thr_event_int_st.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CH0</code> writer - reg_ref_cnt_rst_ch0.","Field <code>CH1</code> writer - reg_ref_cnt_rst_ch1.","Field <code>CH2</code> writer - reg_ref_cnt_rst_ch2.","Field <code>CH3</code> writer - reg_ref_cnt_rst_ch3.","RMT_REF_CNT_RST_REG.","Register <code>REF_CNT_RST</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ref_cnt_rst_ch0.","Bit 1 - reg_ref_cnt_rst_ch1.","Bit 2 - reg_ref_cnt_rst_ch2.","Bit 3 - reg_ref_cnt_rst_ch3.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_FIFO_MASK</code> reader - reg_apb_fifo_mask.","Field <code>APB_FIFO_MASK</code> writer - reg_apb_fifo_mask.","Field <code>CLK_EN</code> reader - reg_clk_en.","Field <code>CLK_EN</code> writer - reg_clk_en.","Field <code>MEM_CLK_FORCE_ON</code> reader - reg_mem_clk_force_on.","Field <code>MEM_CLK_FORCE_ON</code> writer - reg_mem_clk_force_on.","Field <code>MEM_FORCE_PD</code> reader - reg_rmt_mem_force_pd.","Field <code>MEM_FORCE_PD</code> writer - reg_rmt_mem_force_pd.","Field <code>MEM_FORCE_PU</code> reader - reg_rmt_mem_force_pu.","Field <code>MEM_FORCE_PU</code> writer - reg_rmt_mem_force_pu.","Register <code>SYS_CONF</code> reader","Field <code>SCLK_ACTIVE</code> reader - reg_rmt_sclk_active.","Field <code>SCLK_ACTIVE</code> writer - reg_rmt_sclk_active.","Field <code>SCLK_DIV_A</code> reader - reg_rmt_sclk_div_a.","Field <code>SCLK_DIV_A</code> writer - reg_rmt_sclk_div_a.","Field <code>SCLK_DIV_B</code> reader - reg_rmt_sclk_div_b.","Field <code>SCLK_DIV_B</code> writer - reg_rmt_sclk_div_b.","Field <code>SCLK_DIV_NUM</code> reader - reg_rmt_sclk_div_num.","Field <code>SCLK_DIV_NUM</code> writer - reg_rmt_sclk_div_num.","Field <code>SCLK_SEL</code> reader - reg_rmt_sclk_sel.","Field <code>SCLK_SEL</code> writer - reg_rmt_sclk_sel.","RMT_SYS_CONF_REG.","Register <code>SYS_CONF</code> writer","Bit 0 - reg_apb_fifo_mask.","Bit 0 - reg_apb_fifo_mask.","Writes raw bits to the register.","","","Bit 31 - reg_clk_en.","Bit 31 - reg_clk_en.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - reg_mem_clk_force_on.","Bit 1 - reg_mem_clk_force_on.","Bit 2 - reg_rmt_mem_force_pd.","Bit 2 - reg_rmt_mem_force_pd.","Bit 3 - reg_rmt_mem_force_pu.","Bit 3 - reg_rmt_mem_force_pu.","Bit 26 - reg_rmt_sclk_active.","Bit 26 - reg_rmt_sclk_active.","Bits 12:17 - reg_rmt_sclk_div_a.","Bits 12:17 - reg_rmt_sclk_div_a.","Bits 18:23 - reg_rmt_sclk_div_b.","Bits 18:23 - reg_rmt_sclk_div_b.","Bits 4:11 - reg_rmt_sclk_div_num.","Bits 4:11 - reg_rmt_sclk_div_num.","Bits 24:25 - reg_rmt_sclk_sel.","Bits 24:25 - reg_rmt_sclk_sel.","","","","Register <code>TX_SIM</code> reader","Field <code>TX_SIM_CH0</code> reader - reg_rmt_tx_sim_ch0.","Field <code>TX_SIM_CH0</code> writer - reg_rmt_tx_sim_ch0.","Field <code>TX_SIM_CH1</code> reader - reg_rmt_tx_sim_ch1.","Field <code>TX_SIM_CH1</code> writer - reg_rmt_tx_sim_ch1.","Field <code>TX_SIM_EN</code> reader - reg_rmt_tx_sim_en.","Field <code>TX_SIM_EN</code> writer - reg_rmt_tx_sim_en.","RMT_TX_SIM_REG.","Register <code>TX_SIM</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 0 - reg_rmt_tx_sim_ch0.","Bit 0 - reg_rmt_tx_sim_ch0.","Bit 1 - reg_rmt_tx_sim_ch1.","Bit 1 - reg_rmt_tx_sim_ch1.","Bit 2 - reg_rmt_tx_sim_en.","Bit 2 - reg_rmt_tx_sim_en.","","DATA (r) register accessor: Random number data","Register block","","","Random number data","0xb0 - Random number data","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Random number data","Register <code>DATA</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CONSTANT_TIME (rw) register accessor: RSA constant time …","DATE (rw) register accessor: RSA version control register","INT_CLR (w) register accessor: RSA interrupt clear register","INT_ENA (rw) register accessor: RSA interrupt enable …","MODE (rw) register accessor: RSA mode register","M_MEM (rw) register accessor: The memory that stores M","M_PRIME (rw) register accessor: RSA M_prime register","QUERY_CLEAN (r) register accessor: RSA query clean register","QUERY_IDLE (r) register accessor: RSA query idle register","Register block","SEARCH_ENABLE (rw) register accessor: RSA search option","SEARCH_POS (rw) register accessor: RSA search position …","SET_START_MODEXP (w) register accessor: RSA modular …","SET_START_MODMULT (w) register accessor: RSA modular …","SET_START_MULT (w) register accessor: RSA normal …","X_MEM (rw) register accessor: The memory that stores X","Y_MEM (rw) register accessor: The memory that stores Y","Z_MEM (rw) register accessor: The memory that stores Z","","","RSA constant time option register","0x820 - RSA constant time option register","RSA version control register","0x830 - RSA version control register","Returns the argument unchanged.","RSA interrupt clear register","0x81c - RSA interrupt clear register","RSA interrupt enable register","0x82c - RSA interrupt enable register","Calls <code>U::from(self)</code>.","The memory that stores M","0x00..0x180 - The memory that stores M","Iterator for array of: 0x00..0x180 - The memory that …","RSA M_prime register","0x800 - RSA M_prime register","RSA mode register","0x804 - RSA mode register","RSA query clean register","0x808 - RSA query clean register","RSA query idle register","0x818 - RSA query idle register","RSA search option","0x824 - RSA search option","RSA search position configure register","0x828 - RSA search position configure register","RSA modular exponentiation trigger register.","0x80c - RSA modular exponentiation trigger register.","RSA modular multiplication trigger register.","0x810 - RSA modular multiplication trigger register.","RSA normal multiplication trigger register.","0x814 - RSA normal multiplication trigger register.","","","","The memory that stores X","0x600..0x780 - The memory that stores X","Iterator for array of: 0x600..0x780 - The memory that …","The memory that stores Y","0x400..0x580 - The memory that stores Y","Iterator for array of: 0x400..0x580 - The memory that …","The memory that stores Z","0x200..0x380 - The memory that stores Z","Iterator for array of: 0x200..0x380 - The memory that …","Field <code>CONSTANT_TIME</code> reader - Configure this bit to 0 for …","RSA constant time option register","Field <code>CONSTANT_TIME</code> writer - Configure this bit to 0 for …","Register <code>CONSTANT_TIME</code> reader","Register <code>CONSTANT_TIME</code> writer","Writes raw bits to the register.","","","Bit 0 - Configure this bit to 0 for acceleration. 0: with …","Bit 0 - Configure this bit to 0 for acceleration. 0: with …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - rsa version information","RSA version control register","Field <code>DATE</code> writer - rsa version information","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - rsa version information","Bits 0:29 - rsa version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLEAR_INTERRUPT</code> writer - set this bit to clear RSA …","RSA interrupt clear register","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - set this bit to clear RSA interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INT_ENA</code> reader - Set this bit to enable interrupt …","RSA interrupt enable register","Field <code>INT_ENA</code> writer - Set this bit to enable interrupt …","Register <code>INT_ENA</code> reader","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to enable interrupt that occurs when …","Bit 0 - Set this bit to enable interrupt that occurs when …","Calls <code>U::from(self)</code>.","","","","The memory that stores M","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>M_PRIME</code> reader - Those bits stores m’","RSA M_prime register","Field <code>M_PRIME</code> writer - Those bits stores m’","Register <code>M_PRIME</code> reader","Register <code>M_PRIME</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Those bits stores m’","Bits 0:31 - Those bits stores m’","","","","Field <code>MODE</code> reader - rsa mode (rsa length).","RSA mode register","Field <code>MODE</code> writer - rsa mode (rsa length).","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - rsa mode (rsa length).","Bits 0:6 - rsa mode (rsa length).","","","","Field <code>QUERY_CLEAN</code> reader - query clean","RSA query clean register","Register <code>QUERY_CLEAN</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - query clean","","","","Field <code>QUERY_IDLE</code> reader - query rsa idle. 1’b0: busy, 1…","RSA query idle register","Register <code>QUERY_IDLE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - query rsa idle. 1’b0: busy, 1’b1: idle","","","","Register <code>SEARCH_ENABLE</code> reader","Field <code>SEARCH_ENABLE</code> reader - Configure this bit to 1 for …","RSA search option","Field <code>SEARCH_ENABLE</code> writer - Configure this bit to 1 for …","Register <code>SEARCH_ENABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Configure this bit to 1 for acceleration. 1: with …","Bit 0 - Configure this bit to 1 for acceleration. 1: with …","","","","Register <code>SEARCH_POS</code> reader","Field <code>SEARCH_POS</code> reader - Configure this field to set …","RSA search position configure register","Field <code>SEARCH_POS</code> writer - Configure this field to set …","Register <code>SEARCH_POS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - Configure this field to set search position. …","Bits 0:11 - Configure this field to set search position. …","","","","RSA modular exponentiation trigger register.","Field <code>SET_START_MODEXP</code> writer - start modular …","Register <code>SET_START_MODEXP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - start modular exponentiation","","","","RSA modular multiplication trigger register.","Field <code>SET_START_MODMULT</code> writer - start modular …","Register <code>SET_START_MODMULT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - start modular multiplication","","","","RSA normal multiplication trigger register.","Field <code>SET_START_MULT</code> writer - start multiplicaiton","Register <code>SET_START_MULT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - start multiplicaiton","","","","Register <code>X_MEM[%s]</code> reader","Register <code>X_MEM[%s]</code> writer","The memory that stores X","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Y_MEM[%s]</code> reader","Register <code>Y_MEM[%s]</code> writer","The memory that stores Y","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>Z_MEM[%s]</code> reader","Register <code>Z_MEM[%s]</code> writer","The memory that stores Z","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ANA_CONF (rw) register accessor: rtc configure register","BIAS_CONF (rw) register accessor: rtc configure register","BROWN_OUT (rw) register accessor: rtc configure register","CLK_CONF (rw) register accessor: rtc configure register","CPU_PERIOD_CONF (rw) register accessor: rtc configure …","DATE (rw) register accessor: rtc configure register","DBG_MAP (rw) register accessor: rtc configure register","DBG_SAR_SEL (rw) register accessor: rtc configure register","DBG_SEL (rw) register accessor: rtc configure register","DIAG0 (r) register accessor: rtc configure register","DIG_ISO (rw) register accessor: rtc configure register","DIG_PAD_HOLD (rw) register accessor: rtc configure register","DIG_PWC (rw) register accessor: rtc configure register","EXT_WAKEUP_CONF (rw) register accessor: rtc configure …","EXT_XTL_CONF (rw) register accessor: rtc configure register","FIB_SEL (rw) register accessor: rtc configure register","GPIO_WAKEUP (rw) register accessor: rtc configure register","INT_CLR_RTC (w) register accessor: rtc configure register","INT_ENA_RTC (rw) register accessor: rtc configure register","INT_ENA_RTC_W1TC (w) register accessor: rtc configure …","INT_ENA_RTC_W1TS (w) register accessor: rtc configure …","INT_RAW_RTC (r) register accessor: rtc configure register","INT_ST_RTC (r) register accessor: rtc configure register","LOW_POWER_ST (r) register accessor: rtc configure register","OPTION1 (rw) register accessor: rtc configure register","OPTIONS0 (rw) register accessor: rtc configure register","PAD_HOLD (rw) register accessor: rtc configure register","PG_CTRL (rw) register accessor: rtc configure register","PWC (rw) register accessor: rtc configure register","RESET_STATE (rw) register accessor: rtc configure register","RETENTION_CTRL (rw) register accessor: rtc configure …","RTC_CNTL (rw) register accessor: rtc configure register","Register block","SDIO_CONF (rw) register accessor: rtc configure register","SENSOR_CTRL (rw) register accessor: rtc configure register","SLOW_CLK_CONF (rw) register accessor: rtc configure …","SLP_REJECT_CAUSE (r) register accessor: …","SLP_REJECT_CONF (rw) register accessor: rtc configure …","SLP_TIMER0 (rw) register accessor: rtc configure register","SLP_TIMER1 (rw) register accessor: rtc configure register","SLP_WAKEUP_CAUSE (r) register accessor: …","STATE0 (rw) register accessor: rtc configure register","STORE0 (rw) register accessor: rtc configure register","STORE1 (rw) register accessor: rtc configure register","STORE2 (rw) register accessor: rtc configure register","STORE3 (rw) register accessor: rtc configure register","STORE4 (rw) register accessor: rtc configure register","STORE5 (rw) register accessor: rtc configure register","STORE6 (rw) register accessor: rtc configure register","STORE7 (rw) register accessor: rtc configure register","SWD_CONF (rw) register accessor: rtc configure register","SWD_WPROTECT (rw) register accessor: rtc configure register","SW_CPU_STALL (rw) register accessor: rtc configure register","TIMER1 (rw) register accessor: rtc configure register","TIMER2 (rw) register accessor: rtc configure register","TIMER3 (rw) register accessor: rtc configure register","TIMER4 (rw) register accessor: rtc configure register","TIMER5 (rw) register accessor: rtc configure register","TIMER6 (rw) register accessor: rtc configure register","TIME_HIGH0 (r) register accessor: rtc configure register","TIME_HIGH1 (r) register accessor: rtc configure register","TIME_LOW0 (r) register accessor: rtc configure register","TIME_LOW1 (r) register accessor: rtc configure register","TIME_UPDATE (rw) register accessor: rtc configure register","ULP_CP_TIMER_1 (rw) register accessor: rtc configure …","USB_CONF (rw) register accessor: rtc configure register","WAKEUP_STATE (rw) register accessor: rtc configure register","WDTCONFIG0 (rw) register accessor: rtc configure register","WDTCONFIG1 (rw) register accessor: rtc configure register","WDTCONFIG2 (rw) register accessor: rtc configure register","WDTCONFIG3 (rw) register accessor: rtc configure register","WDTCONFIG4 (rw) register accessor: rtc configure register","WDTFEED (w) register accessor: rtc configure register","WDTWPROTECT (rw) register accessor: rtc configure register","XTAL32K_CLK_FACTOR (rw) register accessor: rtc configure …","XTAL32K_CONF (rw) register accessor: rtc configure register","rtc configure register","0x34 - rtc configure register","rtc configure register","0x7c - rtc configure register","","","rtc configure register","0xd8 - rtc configure register","rtc configure register","0x70 - rtc configure register","rtc configure register","0x6c - rtc configure register","rtc configure register","0x1fc - rtc configure register","rtc configure register","0x118 - rtc configure register","rtc configure register","0x120 - rtc configure register","rtc configure register","0x114 - rtc configure register","rtc configure register","0xcc - rtc configure register","rtc configure register","0x8c - rtc configure register","rtc configure register","0xd4 - rtc configure register","rtc configure register","0x88 - rtc configure register","rtc configure register","0x64 - rtc configure register","rtc configure register","0x60 - rtc configure register","rtc configure register","0x10c - rtc configure register","Returns the argument unchanged.","rtc configure register","0x110 - rtc configure register","rtc configure register","0x4c - rtc configure register","rtc configure register","0x40 - rtc configure register","rtc configure register","0x104 - rtc configure register","rtc configure register","0x100 - rtc configure register","rtc configure register","0x44 - rtc configure register","rtc configure register","0x48 - rtc configure register","Calls <code>U::from(self)</code>.","rtc configure register","0xc8 - rtc configure register","rtc configure register","0xf4 - rtc configure register","rtc configure register","0x00 - rtc configure register","rtc configure register","0xd0 - rtc configure register","rtc configure register","0x124 - rtc configure register","rtc configure register","0x84 - rtc configure register","rtc configure register","0x38 - rtc configure register","rtc configure register","0x108 - rtc configure register","rtc configure register","0x80 - rtc configure register","rtc configure register","0x78 - rtc configure register","rtc configure register","0x11c - rtc configure register","rtc configure register","0x74 - rtc configure register","RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG","0xf0 - RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG","rtc configure register","0x68 - rtc configure register","rtc configure register","0x04 - rtc configure register","rtc configure register","0x08 - rtc configure register","RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG","0xf8 - RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG","rtc configure register","0x18 - rtc configure register","rtc configure register","0x50 - rtc configure register","rtc configure register","0x54 - rtc configure register","rtc configure register","0x58 - rtc configure register","rtc configure register","0x5c - rtc configure register","rtc configure register","0xb8 - rtc configure register","rtc configure register","0xbc - rtc configure register","rtc configure register","0xc0 - rtc configure register","rtc configure register","0xc4 - rtc configure register","rtc configure register","0xb4 - rtc configure register","rtc configure register","0xac - rtc configure register","rtc configure register","0xb0 - rtc configure register","rtc configure register","0x14 - rtc configure register","rtc configure register","0xe0 - rtc configure register","rtc configure register","0x10 - rtc configure register","rtc configure register","0xdc - rtc configure register","rtc configure register","0x0c - rtc configure register","rtc configure register","0x1c - rtc configure register","rtc configure register","0x20 - rtc configure register","rtc configure register","0x24 - rtc configure register","rtc configure register","0x28 - rtc configure register","rtc configure register","0x2c - rtc configure register","rtc configure register","0x30 - rtc configure register","","","","rtc configure register","0xfc - rtc configure register","rtc configure register","0xec - rtc configure register","rtc configure register","0x3c - rtc configure register","rtc configure register","0x90 - rtc configure register","rtc configure register","0x94 - rtc configure register","rtc configure register","0x98 - rtc configure register","rtc configure register","0x9c - rtc configure register","rtc configure register","0xa0 - rtc configure register","rtc configure register","0xa4 - rtc configure register","rtc configure register","0xa8 - rtc configure register","rtc configure register","0xe4 - rtc configure register","rtc configure register","0xe8 - rtc configure register","rtc configure register","Field <code>BBPLL_CAL_SLP_START</code> reader - start BBPLL calibration …","Field <code>BBPLL_CAL_SLP_START</code> writer - start BBPLL calibration …","Field <code>CKGEN_I2C_PU</code> reader - 1: CKGEN_I2C power up","Field <code>CKGEN_I2C_PU</code> writer - 1: CKGEN_I2C power up","Field <code>GLITCH_RST_EN</code> reader - enable glitch reset","Field <code>GLITCH_RST_EN</code> writer - enable glitch reset","Field <code>PLLA_FORCE_PD</code> reader - PLLA force power down","Field <code>PLLA_FORCE_PD</code> writer - PLLA force power down","Field <code>PLLA_FORCE_PU</code> reader - PLLA force power up","Field <code>PLLA_FORCE_PU</code> writer - PLLA force power up","Field <code>PLL_I2C_PU</code> reader - power up pll i2c","Field <code>PLL_I2C_PU</code> writer - power up pll i2c","Field <code>PVTMON_PU</code> reader - 1: PVTMON power up","Field <code>PVTMON_PU</code> writer - 1: PVTMON power up","Register <code>ANA_CONF</code> reader","Field <code>RESET_POR_FORCE_PD</code> reader - force no bypass i2c …","Field <code>RESET_POR_FORCE_PD</code> writer - force no bypass i2c …","Field <code>RESET_POR_FORCE_PU</code> reader - force bypass i2c power …","Field <code>RESET_POR_FORCE_PU</code> writer - force bypass i2c power …","Field <code>RFRX_PBUS_PU</code> reader - 1: RFRX_PBUS power up","Field <code>RFRX_PBUS_PU</code> writer - 1: RFRX_PBUS power up","Field <code>SAR_I2C_PU</code> reader - PLLA force power up","Field <code>SAR_I2C_PU</code> writer - PLLA force power up","Field <code>TXRF_I2C_PU</code> reader - 1: TXRF_I2C power up","Field <code>TXRF_I2C_PU</code> writer - 1: TXRF_I2C power up","Register <code>ANA_CONF</code> writer","Bit 25 - start BBPLL calibration during sleep","Bit 25 - start BBPLL calibration during sleep","Writes raw bits to the register.","","","Bit 30 - 1: CKGEN_I2C power up","Bit 30 - 1: CKGEN_I2C power up","Returns the argument unchanged.","Bit 20 - enable glitch reset","Bit 20 - enable glitch reset","Calls <code>U::from(self)</code>.","Bit 31 - power up pll i2c","Bit 31 - power up pll i2c","Bit 23 - PLLA force power down","Bit 23 - PLLA force power down","Bit 24 - PLLA force power up","Bit 24 - PLLA force power up","Bit 26 - 1: PVTMON power up","Bit 26 - 1: PVTMON power up","Bit 18 - force no bypass i2c power on reset","Bit 18 - force no bypass i2c power on reset","Bit 19 - force bypass i2c power on reset","Bit 19 - force bypass i2c power on reset","Bit 28 - 1: RFRX_PBUS power up","Bit 28 - 1: RFRX_PBUS power up","Bit 22 - PLLA force power up","Bit 22 - PLLA force power up","","","Bit 27 - 1: TXRF_I2C power up","Bit 27 - 1: TXRF_I2C power up","","Field <code>BIAS_BUF_DEEP_SLP</code> reader - bias buf when rtc in …","Field <code>BIAS_BUF_DEEP_SLP</code> writer - bias buf when rtc in …","Field <code>BIAS_BUF_IDLE</code> reader - bias buf when rtc in normal …","Field <code>BIAS_BUF_IDLE</code> writer - bias buf when rtc in normal …","Field <code>BIAS_BUF_MONITOR</code> reader - bias buf when rtc in …","Field <code>BIAS_BUF_MONITOR</code> writer - bias buf when rtc in …","Field <code>BIAS_BUF_WAKE</code> reader - bias buf when rtc in wakeup …","Field <code>BIAS_BUF_WAKE</code> writer - bias buf when rtc in wakeup …","rtc configure register","Field <code>BIAS_SLEEP_DEEP_SLP</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_DEEP_SLP</code> writer - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> writer - bias_sleep when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> writer - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> writer - DBG_ATTEN when rtc in …","Field <code>DG_VDD_DRV_B_SLP_EN</code> reader - ","Field <code>DG_VDD_DRV_B_SLP_EN</code> writer - ","Field <code>DG_VDD_DRV_B_SLP</code> reader - ","Field <code>DG_VDD_DRV_B_SLP</code> writer - ","Field <code>PD_CUR_DEEP_SLP</code> reader - xpd cur when rtc in …","Field <code>PD_CUR_DEEP_SLP</code> writer - xpd cur when rtc in …","Field <code>PD_CUR_MONITOR</code> reader - xpd cur when rtc in monitor …","Field <code>PD_CUR_MONITOR</code> writer - xpd cur when rtc in monitor …","Register <code>BIAS_CONF</code> reader","Register <code>BIAS_CONF</code> writer","Bit 12 - bias buf when rtc in sleep state","Bit 12 - bias buf when rtc in sleep state","Bit 10 - bias buf when rtc in normal work state","Bit 10 - bias buf when rtc in normal work state","Bit 13 - bias buf when rtc in monitor state","Bit 13 - bias buf when rtc in monitor state","Bit 11 - bias buf when rtc in wakeup state","Bit 11 - bias buf when rtc in wakeup state","Bit 16 - bias_sleep when rtc in sleep_state","Bit 16 - bias_sleep when rtc in sleep_state","Bit 17 - bias_sleep when rtc in monitor state","Bit 17 - bias_sleep when rtc in monitor state","Writes raw bits to the register.","","","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 22:25 - DBG_ATTEN when rtc in monitor state","Bits 22:25 - DBG_ATTEN when rtc in monitor state","Bits 0:7","Bits 0:7","Bit 8","Bit 8","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - xpd cur when rtc in sleep_state","Bit 14 - xpd cur when rtc in sleep_state","Bit 15 - xpd cur when rtc in monitor state","Bit 15 - xpd cur when rtc in monitor state","","","","Field <code>BROWN_OUT_ANA_RST_EN</code> reader - brown_out origin reset …","Field <code>BROWN_OUT_ANA_RST_EN</code> writer - brown_out origin reset …","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> reader - enable close …","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> writer - enable close …","Field <code>BROWN_OUT_CNT_CLR</code> writer - clear brown out counter","Field <code>BROWN_OUT_ENA</code> reader - enable brown out","Field <code>BROWN_OUT_ENA</code> writer - enable brown out","Field <code>BROWN_OUT_INT_WAIT</code> reader - brown out interrupt wait …","Field <code>BROWN_OUT_INT_WAIT</code> writer - brown out interrupt wait …","Field <code>BROWN_OUT_PD_RF_ENA</code> reader - enable power down RF …","Field <code>BROWN_OUT_PD_RF_ENA</code> writer - enable power down RF …","Field <code>BROWN_OUT_RST_ENA</code> reader - enable brown out reset","Field <code>BROWN_OUT_RST_ENA</code> writer - enable brown out reset","Field <code>BROWN_OUT_RST_SEL</code> reader - 1: 4-pos reset","Field <code>BROWN_OUT_RST_SEL</code> writer - 1: 4-pos reset","Field <code>BROWN_OUT_RST_WAIT</code> reader - brown out reset wait …","Field <code>BROWN_OUT_RST_WAIT</code> writer - brown out reset wait …","rtc configure register","Field <code>DET</code> reader - the flag of brown det from analog","Register <code>BROWN_OUT</code> reader","Register <code>BROWN_OUT</code> writer","Writes raw bits to the register.","","","Bit 28 - brown_out origin reset enable","Bit 28 - brown_out origin reset enable","Bit 14 - enable close flash when brown out happens","Bit 14 - enable close flash when brown out happens","Bit 29 - clear brown out counter","Bit 30 - enable brown out","Bit 30 - enable brown out","Bits 4:13 - brown out interrupt wait cycles","Bits 4:13 - brown out interrupt wait cycles","Bit 15 - enable power down RF when brown out happens","Bit 15 - enable power down RF when brown out happens","Bit 26 - enable brown out reset","Bit 26 - enable brown out reset","Bit 27 - 1: 4-pos reset","Bit 27 - 1: 4-pos reset","Bits 16:25 - brown out reset wait cycles","Bits 16:25 - brown out reset wait cycles","Bit 31 - the flag of brown det from analog","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANA_CLK_RTC_SEL</code> reader - slelect rtc slow clk","Field <code>ANA_CLK_RTC_SEL</code> writer - slelect rtc slow clk","Field <code>CK8M_DFREQ</code> reader - CK8M_DFREQ","Field <code>CK8M_DFREQ</code> writer - CK8M_DFREQ","Field <code>CK8M_DIV</code> reader - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_DIV_SEL</code> reader - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV_SEL_VLD</code> reader - used to sync …","Field <code>CK8M_DIV_SEL_VLD</code> writer - used to sync …","Field <code>CK8M_DIV_SEL</code> writer - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV</code> writer - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_FORCE_NOGATING</code> reader - CK8M force no gating …","Field <code>CK8M_FORCE_NOGATING</code> writer - CK8M force no gating …","Field <code>CK8M_FORCE_PD</code> reader - CK8M force power down","Field <code>CK8M_FORCE_PD</code> writer - CK8M force power down","Field <code>CK8M_FORCE_PU</code> reader - CK8M force power up","Field <code>CK8M_FORCE_PU</code> writer - CK8M force power up","rtc configure register","Field <code>DIG_CLK8M_D256_EN</code> reader - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_D256_EN</code> writer - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_EN</code> reader - enable CK8M for digital core …","Field <code>DIG_CLK8M_EN</code> writer - enable CK8M for digital core …","Field <code>DIG_XTAL32K_EN</code> reader - enable CK_XTAL_32K for …","Field <code>DIG_XTAL32K_EN</code> writer - enable CK_XTAL_32K for …","Field <code>EFUSE_CLK_FORCE_GATING</code> reader - …","Field <code>EFUSE_CLK_FORCE_GATING</code> writer - …","Field <code>EFUSE_CLK_FORCE_NOGATING</code> reader - …","Field <code>EFUSE_CLK_FORCE_NOGATING</code> writer - …","Field <code>ENB_CK8M_DIV</code> reader - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M_DIV</code> writer - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M</code> reader - disable CK8M and CK8M_D256_OUT","Field <code>ENB_CK8M</code> writer - disable CK8M and CK8M_D256_OUT","Field <code>FAST_CLK_RTC_SEL</code> reader - fast_clk_rtc sel. 0: XTAL …","Field <code>FAST_CLK_RTC_SEL</code> writer - fast_clk_rtc sel. 0: XTAL …","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Field <code>XTAL_FORCE_NOGATING</code> reader - XTAL force no gating …","Field <code>XTAL_FORCE_NOGATING</code> writer - XTAL force no gating …","Field <code>XTAL_GLOBAL_FORCE_GATING</code> reader - force enable xtal …","Field <code>XTAL_GLOBAL_FORCE_GATING</code> writer - force enable xtal …","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> reader - force bypass …","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> writer - force bypass …","Bits 30:31 - slelect rtc slow clk","Bits 30:31 - slelect rtc slow clk","Writes raw bits to the register.","","","Bits 17:24 - CK8M_DFREQ","Bits 17:24 - CK8M_DFREQ","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 16 - CK8M force no gating during sleep","Bit 16 - CK8M force no gating during sleep","Bit 25 - CK8M force power down","Bit 25 - CK8M force power down","Bit 26 - CK8M force power up","Bit 26 - CK8M force power up","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 1 - efuse_clk_force_gating","Bit 1 - efuse_clk_force_gating","Bit 2 - efuse_clk_force_nogating","Bit 2 - efuse_clk_force_nogating","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 15 - XTAL force no gating during sleep","Bit 15 - XTAL force no gating during sleep","Bit 27 - force enable xtal clk gating","Bit 27 - force enable xtal clk gating","Bit 28 - force bypass xtal clk gating","Bit 28 - force bypass xtal clk gating","Field <code>CPUPERIOD_SEL</code> reader - CPU clk sel option","Field <code>CPUPERIOD_SEL</code> writer - CPU clk sel option","Field <code>CPUSEL_CONF</code> reader - CPU sel option","Field <code>CPUSEL_CONF</code> writer - CPU sel option","rtc configure register","Register <code>CPU_PERIOD_CONF</code> reader","Register <code>CPU_PERIOD_CONF</code> writer","Writes raw bits to the register.","","","Bits 30:31 - CPU clk sel option","Bits 30:31 - CPU clk sel option","Bit 29 - CPU sel option","Bit 29 - CPU sel option","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - verision","rtc configure register","Field <code>DATE</code> writer - verision","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - verision","Bits 0:27 - verision","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","rtc configure register","Field <code>GPIO_PIN0_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN0_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN0_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN0_MUX_SEL</code> writer - use for debug","Field <code>GPIO_PIN1_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN1_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN1_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN1_MUX_SEL</code> writer - use for debug","Field <code>GPIO_PIN2_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN2_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN2_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN2_MUX_SEL</code> writer - use for debug","Field <code>GPIO_PIN3_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN3_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN3_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN3_MUX_SEL</code> writer - use for debug","Field <code>GPIO_PIN4_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN4_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN4_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN4_MUX_SEL</code> writer - use for debug","Field <code>GPIO_PIN5_FUN_SEL</code> reader - use for debug","Field <code>GPIO_PIN5_FUN_SEL</code> writer - use for debug","Field <code>GPIO_PIN5_MUX_SEL</code> reader - use for debug","Field <code>GPIO_PIN5_MUX_SEL</code> writer - use for debug","Register <code>DBG_MAP</code> reader","Register <code>DBG_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 28:31 - use for debug","Bits 28:31 - use for debug","Bit 7 - use for debug","Bit 7 - use for debug","Bits 24:27 - use for debug","Bits 24:27 - use for debug","Bit 6 - use for debug","Bit 6 - use for debug","Bits 20:23 - use for debug","Bits 20:23 - use for debug","Bit 5 - use for debug","Bit 5 - use for debug","Bits 16:19 - use for debug","Bits 16:19 - use for debug","Bit 4 - use for debug","Bit 4 - use for debug","Bits 12:15 - use for debug","Bits 12:15 - use for debug","Bit 3 - use for debug","Bit 3 - use for debug","Bits 8:11 - use for debug","Bits 8:11 - use for debug","Bit 2 - use for debug","Bit 2 - use for debug","Calls <code>U::from(self)</code>.","","","","rtc configure register","Register <code>DBG_SAR_SEL</code> reader","Field <code>SAR_DEBUG_SEL</code> reader - use for debug","Field <code>SAR_DEBUG_SEL</code> writer - use for debug","Register <code>DBG_SAR_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - use for debug","Bits 27:31 - use for debug","","","","rtc configure register","Field <code>DEBUG_12M_NO_GATING</code> reader - use for debug","Field <code>DEBUG_12M_NO_GATING</code> writer - use for debug","Field <code>DEBUG_BIT_SEL</code> reader - use for debug","Field <code>DEBUG_BIT_SEL</code> writer - use for debug","Field <code>DEBUG_SEL0</code> reader - use for debug","Field <code>DEBUG_SEL0</code> writer - use for debug","Field <code>DEBUG_SEL1</code> reader - use for debug","Field <code>DEBUG_SEL1</code> writer - use for debug","Field <code>DEBUG_SEL2</code> reader - use for debug","Field <code>DEBUG_SEL2</code> writer - use for debug","Field <code>DEBUG_SEL3</code> reader - use for debug","Field <code>DEBUG_SEL3</code> writer - use for debug","Field <code>DEBUG_SEL4</code> reader - use for debug","Field <code>DEBUG_SEL4</code> writer - use for debug","Register <code>DBG_SEL</code> reader","Register <code>DBG_SEL</code> writer","Writes raw bits to the register.","","","Bit 1 - use for debug","Bit 1 - use for debug","Bits 2:6 - use for debug","Bits 2:6 - use for debug","Bits 7:11 - use for debug","Bits 7:11 - use for debug","Bits 12:16 - use for debug","Bits 12:16 - use for debug","Bits 17:21 - use for debug","Bits 17:21 - use for debug","Bits 22:26 - use for debug","Bits 22:26 - use for debug","Bits 27:31 - use for debug","Bits 27:31 - use for debug","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","rtc configure register","Field <code>LOW_POWER_DIAG1</code> reader - ","Register <code>DIAG0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31","","","","Field <code>BT_FORCE_ISO</code> reader - bt force ISO","Field <code>BT_FORCE_ISO</code> writer - bt force ISO","Field <code>BT_FORCE_NOISO</code> reader - bt force no ISO","Field <code>BT_FORCE_NOISO</code> writer - bt force no ISO","Field <code>CLR_DG_PAD_AUTOHOLD</code> writer - wtite only register to …","Field <code>CPU_TOP_FORCE_ISO</code> reader - cpu force ISO","Field <code>CPU_TOP_FORCE_ISO</code> writer - cpu force ISO","Field <code>CPU_TOP_FORCE_NOISO</code> reader - cpu force no ISO","Field <code>CPU_TOP_FORCE_NOISO</code> writer - cpu force no ISO","Field <code>DG_PAD_AUTOHOLD_EN</code> reader - digital pad enable …","Field <code>DG_PAD_AUTOHOLD_EN</code> writer - digital pad enable …","Field <code>DG_PAD_AUTOHOLD</code> reader - read only register to …","Field <code>DG_PAD_FORCE_HOLD</code> reader - digital pad force hold","Field <code>DG_PAD_FORCE_HOLD</code> writer - digital pad force hold","Field <code>DG_PAD_FORCE_ISO</code> reader - digital pad force ISO","Field <code>DG_PAD_FORCE_ISO</code> writer - digital pad force ISO","Field <code>DG_PAD_FORCE_NOISO</code> reader - digital pad force no ISO","Field <code>DG_PAD_FORCE_NOISO</code> writer - digital pad force no ISO","Field <code>DG_PAD_FORCE_UNHOLD</code> reader - digital pad force …","Field <code>DG_PAD_FORCE_UNHOLD</code> writer - digital pad force …","Field <code>DG_PERI_FORCE_ISO</code> reader - Digital peri force ISO","Field <code>DG_PERI_FORCE_ISO</code> writer - Digital peri force ISO","Field <code>DG_PERI_FORCE_NOISO</code> reader - digital peri force no …","Field <code>DG_PERI_FORCE_NOISO</code> writer - digital peri force no …","Field <code>DG_WRAP_FORCE_ISO</code> reader - digital core force ISO","Field <code>DG_WRAP_FORCE_ISO</code> writer - digital core force ISO","Field <code>DG_WRAP_FORCE_NOISO</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NOISO</code> writer - digital core force no …","rtc configure register","Field <code>FORCE_OFF</code> reader - DIG_ISO force off","Field <code>FORCE_OFF</code> writer - DIG_ISO force off","Field <code>FORCE_ON</code> reader - DIG_ISO force on","Field <code>FORCE_ON</code> writer - DIG_ISO force on","Register <code>DIG_ISO</code> reader","Register <code>DIG_ISO</code> writer","Field <code>WIFI_FORCE_ISO</code> reader - wifi force ISO","Field <code>WIFI_FORCE_ISO</code> writer - wifi force ISO","Field <code>WIFI_FORCE_NOISO</code> reader - wifi force no ISO","Field <code>WIFI_FORCE_NOISO</code> writer - wifi force no ISO","Writes raw bits to the register.","","","Bit 22 - bt force ISO","Bit 22 - bt force ISO","Bit 23 - bt force no ISO","Bit 23 - bt force no ISO","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 26 - cpu force ISO","Bit 26 - cpu force ISO","Bit 27 - cpu force no ISO","Bit 27 - cpu force no ISO","Bit 9 - read only register to indicate digital pad …","Bit 11 - digital pad enable auto-hold","Bit 11 - digital pad enable auto-hold","Bit 15 - digital pad force hold","Bit 15 - digital pad force hold","Bit 13 - digital pad force ISO","Bit 13 - digital pad force ISO","Bit 12 - digital pad force no ISO","Bit 12 - digital pad force no ISO","Bit 14 - digital pad force un-hold","Bit 14 - digital pad force un-hold","Bit 24 - Digital peri force ISO","Bit 24 - Digital peri force ISO","Bit 25 - digital peri force no ISO","Bit 25 - digital peri force no ISO","Bit 30 - digital core force ISO","Bit 30 - digital core force ISO","Bit 31 - digital core force no ISO","Bit 31 - digital core force no ISO","Bit 7 - DIG_ISO force off","Bit 7 - DIG_ISO force off","Bit 8 - DIG_ISO force on","Bit 8 - DIG_ISO force on","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 28 - wifi force ISO","Bit 28 - wifi force ISO","Bit 29 - wifi force no ISO","Bit 29 - wifi force no ISO","Field <code>DIG_PAD_HOLD</code> reader - the configure of digital pad","rtc configure register","Field <code>DIG_PAD_HOLD</code> writer - the configure of digital pad","Register <code>DIG_PAD_HOLD</code> reader","Register <code>DIG_PAD_HOLD</code> writer","Writes raw bits to the register.","","","Bits 0:31 - the configure of digital pad","Bits 0:31 - the configure of digital pad","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_FORCE_PD</code> reader - bt force power down","Field <code>BT_FORCE_PD</code> writer - bt force power down","Field <code>BT_FORCE_PU</code> reader - bt force power up","Field <code>BT_FORCE_PU</code> writer - bt force power up","Field <code>BT_PD_EN</code> reader - enable power down bt in sleep","Field <code>BT_PD_EN</code> writer - enable power down bt in sleep","Field <code>CPU_TOP_FORCE_PD</code> reader - cpu core force power down","Field <code>CPU_TOP_FORCE_PD</code> writer - cpu core force power down","Field <code>CPU_TOP_FORCE_PU</code> reader - cpu force power up","Field <code>CPU_TOP_FORCE_PU</code> writer - cpu force power up","Field <code>CPU_TOP_PD_EN</code> reader - enable power down cpu in sleep","Field <code>CPU_TOP_PD_EN</code> writer - enable power down cpu in sleep","Field <code>DG_PERI_FORCE_PD</code> reader - digital peri force power …","Field <code>DG_PERI_FORCE_PD</code> writer - digital peri force power …","Field <code>DG_PERI_FORCE_PU</code> reader - digital peri force power up","Field <code>DG_PERI_FORCE_PU</code> writer - digital peri force power up","Field <code>DG_PERI_PD_EN</code> reader - enable power down digital …","Field <code>DG_PERI_PD_EN</code> writer - enable power down digital …","Field <code>DG_WRAP_FORCE_PD</code> reader - digital core force power …","Field <code>DG_WRAP_FORCE_PD</code> writer - digital core force power …","Field <code>DG_WRAP_FORCE_PU</code> reader - digital core force power up","Field <code>DG_WRAP_FORCE_PU</code> writer - digital core force power up","Field <code>DG_WRAP_PD_EN</code> reader - enable power down digital …","Field <code>DG_WRAP_PD_EN</code> writer - enable power down digital …","rtc configure register","Field <code>FASTMEM_FORCE_LPD</code> reader - fastmemory retention mode …","Field <code>FASTMEM_FORCE_LPD</code> writer - fastmemory retention mode …","Field <code>FASTMEM_FORCE_LPU</code> reader - fastmemory donlt entry …","Field <code>FASTMEM_FORCE_LPU</code> writer - fastmemory donlt entry …","Field <code>LSLP_MEM_FORCE_PD</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PD</code> writer - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> writer - memories in digital core …","Register <code>DIG_PWC</code> reader","Field <code>VDD_SPI_PWR_DRV</code> reader - vdd_spi drv’s software …","Field <code>VDD_SPI_PWR_DRV</code> writer - vdd_spi drv’s software …","Field <code>VDD_SPI_PWR_FORCE</code> reader - vdd_spi drv use software …","Field <code>VDD_SPI_PWR_FORCE</code> writer - vdd_spi drv use software …","Register <code>DIG_PWC</code> writer","Field <code>WIFI_FORCE_PD</code> reader - wifi force power down","Field <code>WIFI_FORCE_PD</code> writer - wifi force power down","Field <code>WIFI_FORCE_PU</code> reader - wifi force power up","Field <code>WIFI_FORCE_PU</code> writer - wifi force power up","Field <code>WIFI_PD_EN</code> reader - enable power down wifi in sleep","Field <code>WIFI_PD_EN</code> writer - enable power down wifi in sleep","Writes raw bits to the register.","","","Bit 11 - bt force power down","Bit 11 - bt force power down","Bit 12 - bt force power up","Bit 12 - bt force power up","Bit 27 - enable power down bt in sleep","Bit 27 - enable power down bt in sleep","Bit 21 - cpu core force power down","Bit 21 - cpu core force power down","Bit 22 - cpu force power up","Bit 22 - cpu force power up","Bit 29 - enable power down cpu in sleep","Bit 29 - enable power down cpu in sleep","Bit 13 - digital peri force power down","Bit 13 - digital peri force power down","Bit 14 - digital peri force power up","Bit 14 - digital peri force power up","Bit 28 - enable power down digital peri in sleep","Bit 28 - enable power down digital peri in sleep","Bit 19 - digital core force power down","Bit 19 - digital core force power down","Bit 20 - digital core force power up","Bit 20 - digital core force power up","Bit 31 - enable power down digital wrap in sleep","Bit 31 - enable power down digital wrap in sleep","Bit 15 - fastmemory retention mode in sleep","Bit 15 - fastmemory retention mode in sleep","Bit 16 - fastmemory donlt entry retention mode in sleep","Bit 16 - fastmemory donlt entry retention mode in sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - memories in digital core force PD in sleep","Bit 3 - memories in digital core force PD in sleep","Bit 4 - memories in digital core force PU in sleep","Bit 4 - memories in digital core force PU in sleep","","","","Bits 0:1 - vdd_spi drv’s software value","Bits 0:1 - vdd_spi drv’s software value","Bit 2 - vdd_spi drv use software value","Bit 2 - vdd_spi drv use software value","Bit 17 - wifi force power down","Bit 17 - wifi force power down","Bit 18 - wifi force power up","Bit 18 - wifi force power up","Bit 30 - enable power down wifi in sleep","Bit 30 - enable power down wifi in sleep","rtc configure register","Field <code>GPIO_WAKEUP_FILTER</code> reader - enable filter for gpio …","Field <code>GPIO_WAKEUP_FILTER</code> writer - enable filter for gpio …","Register <code>EXT_WAKEUP_CONF</code> reader","Register <code>EXT_WAKEUP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31 - enable filter for gpio wakeup event","Bit 31 - enable filter for gpio wakeup event","Calls <code>U::from(self)</code>.","","","","Field <code>DAC_XTAL_32K</code> reader - DAC_XTAL_32K","Field <code>DAC_XTAL_32K</code> writer - DAC_XTAL_32K","Field <code>DBUF_XTAL_32K</code> reader - 0: single-end buffer 1: …","Field <code>DBUF_XTAL_32K</code> writer - 0: single-end buffer 1: …","Field <code>DGM_XTAL_32K</code> reader - xtal_32k gm control","Field <code>DGM_XTAL_32K</code> writer - xtal_32k gm control","Field <code>DRES_XTAL_32K</code> reader - DRES_XTAL_32K","Field <code>DRES_XTAL_32K</code> writer - DRES_XTAL_32K","Field <code>ENCKINIT_XTAL_32K</code> reader - apply an internal clock …","Field <code>ENCKINIT_XTAL_32K</code> writer - apply an internal clock …","rtc configure register","Register <code>EXT_XTL_CONF</code> reader","Register <code>EXT_XTL_CONF</code> writer","Field <code>WDT_STATE</code> reader - state of 32k_wdt","Field <code>XPD_XTAL_32K</code> reader - XPD_XTAL_32K","Field <code>XPD_XTAL_32K</code> writer - XPD_XTAL_32K","Field <code>XTAL32K_AUTO_BACKUP</code> reader - xtal 32k switch to back …","Field <code>XTAL32K_AUTO_BACKUP</code> writer - xtal 32k switch to back …","Field <code>XTAL32K_AUTO_RESTART</code> reader - xtal 32k restart xtal …","Field <code>XTAL32K_AUTO_RESTART</code> writer - xtal 32k restart xtal …","Field <code>XTAL32K_AUTO_RETURN</code> reader - xtal 32k switch back …","Field <code>XTAL32K_AUTO_RETURN</code> writer - xtal 32k switch back …","Field <code>XTAL32K_EXT_CLK_FO</code> reader - xtal 32k external xtal …","Field <code>XTAL32K_EXT_CLK_FO</code> writer - xtal 32k external xtal …","Field <code>XTAL32K_GPIO_SEL</code> reader - XTAL_32K sel. 0: external …","Field <code>XTAL32K_GPIO_SEL</code> writer - XTAL_32K sel. 0: external …","Field <code>XTAL32K_WDT_CLK_FO</code> reader - xtal 32k watch dog clock …","Field <code>XTAL32K_WDT_CLK_FO</code> writer - xtal 32k watch dog clock …","Field <code>XTAL32K_WDT_EN</code> reader - xtal 32k watch dog enable","Field <code>XTAL32K_WDT_EN</code> writer - xtal 32k watch dog enable","Field <code>XTAL32K_WDT_RESET</code> reader - xtal 32k watch dog sw …","Field <code>XTAL32K_WDT_RESET</code> writer - xtal 32k watch dog sw …","Field <code>XTAL32K_XPD_FORCE</code> reader - Xtal 32k xpd control by …","Field <code>XTAL32K_XPD_FORCE</code> writer - Xtal 32k xpd control by …","Field <code>XTL_EXT_CTR_EN</code> reader - enable gpio configure xtal …","Field <code>XTL_EXT_CTR_EN</code> writer - enable gpio configure xtal …","Field <code>XTL_EXT_CTR_LV</code> reader - 0: power down XTAL at high …","Field <code>XTL_EXT_CTR_LV</code> writer - 0: power down XTAL at high …","Writes raw bits to the register.","","","Bits 17:19 - DAC_XTAL_32K","Bits 17:19 - DAC_XTAL_32K","Bit 9 - 0: single-end buffer 1: differential buffer","Bit 9 - 0: single-end buffer 1: differential buffer","Bits 10:12 - xtal_32k gm control","Bits 10:12 - xtal_32k gm control","Bits 13:15 - DRES_XTAL_32K","Bits 13:15 - DRES_XTAL_32K","Bit 8 - apply an internal clock to help xtal 32k to start","Bit 8 - apply an internal clock to help xtal 32k to start","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 20:22 - state of 32k_wdt","Bit 16 - XPD_XTAL_32K","Bit 16 - XPD_XTAL_32K","Bit 4 - xtal 32k switch to back up clock when xtal is dead","Bit 4 - xtal 32k switch to back up clock when xtal is dead","Bit 5 - xtal 32k restart xtal when xtal is dead","Bit 5 - xtal 32k restart xtal when xtal is dead","Bit 6 - xtal 32k switch back xtal when xtal is restarted","Bit 6 - xtal 32k switch back xtal when xtal is restarted","Bit 3 - xtal 32k external xtal clock force on","Bit 3 - xtal 32k external xtal clock force on","Bit 23 - XTAL_32K sel. 0: external XTAL_32K","Bit 23 - XTAL_32K sel. 0: external XTAL_32K","Bit 1 - xtal 32k watch dog clock force on","Bit 1 - xtal 32k watch dog clock force on","Bit 0 - xtal 32k watch dog enable","Bit 0 - xtal 32k watch dog enable","Bit 2 - xtal 32k watch dog sw reset","Bit 2 - xtal 32k watch dog sw reset","Bit 7 - Xtal 32k xpd control by sw or fsm","Bit 7 - Xtal 32k xpd control by sw or fsm","Bit 31 - enable gpio configure xtal power on","Bit 31 - enable gpio configure xtal power on","Bit 30 - 0: power down XTAL at high level","Bit 30 - 0: power down XTAL at high level","Field <code>FIB_SEL</code> reader - select use analog fib signal","rtc configure register","Field <code>FIB_SEL</code> writer - select use analog fib signal","Register <code>FIB_SEL</code> reader","Register <code>FIB_SEL</code> writer","Writes raw bits to the register.","","","Bits 0:2 - select use analog fib signal","Bits 0:2 - select use analog fib signal","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_PIN0_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN0_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN1_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN1_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN2_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN2_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN3_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN3_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN4_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN4_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN5_INT_TYPE</code> reader - configure gpio wakeup …","Field <code>GPIO_PIN5_INT_TYPE</code> writer - configure gpio wakeup …","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> reader - enable wakeup from …","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> writer - enable wakeup from …","Field <code>GPIO_PIN_CLK_GATE</code> reader - enable rtc io clk gate","Field <code>GPIO_PIN_CLK_GATE</code> writer - enable rtc io clk gate","rtc configure register","Field <code>GPIO_WAKEUP_STATUS_CLR</code> reader - clear rtc gpio …","Field <code>GPIO_WAKEUP_STATUS_CLR</code> writer - clear rtc gpio …","Field <code>GPIO_WAKEUP_STATUS</code> reader - rtc gpio wakeup flag","Register <code>GPIO_WAKEUP</code> reader","Register <code>GPIO_WAKEUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 23:25 - configure gpio wakeup type","Bits 23:25 - configure gpio wakeup type","Bit 31 - enable wakeup from rtc gpio0","Bit 31 - enable wakeup from rtc gpio0","Bits 20:22 - configure gpio wakeup type","Bits 20:22 - configure gpio wakeup type","Bit 30 - enable wakeup from rtc gpio1","Bit 30 - enable wakeup from rtc gpio1","Bits 17:19 - configure gpio wakeup type","Bits 17:19 - configure gpio wakeup type","Bit 29 - enable wakeup from rtc gpio2","Bit 29 - enable wakeup from rtc gpio2","Bits 14:16 - configure gpio wakeup type","Bits 14:16 - configure gpio wakeup type","Bit 28 - enable wakeup from rtc gpio3","Bit 28 - enable wakeup from rtc gpio3","Bits 11:13 - configure gpio wakeup type","Bits 11:13 - configure gpio wakeup type","Bit 27 - enable wakeup from rtc gpio4","Bit 27 - enable wakeup from rtc gpio4","Bits 8:10 - configure gpio wakeup type","Bits 8:10 - configure gpio wakeup type","Bit 26 - enable wakeup from rtc gpio5","Bit 26 - enable wakeup from rtc gpio5","Bit 7 - enable rtc io clk gate","Bit 7 - enable rtc io clk gate","Bits 0:5 - rtc gpio wakeup flag","Bit 6 - clear rtc gpio wakeup flag","Bit 6 - clear rtc gpio wakeup flag","Calls <code>U::from(self)</code>.","","","","Field <code>BBPLL_CAL_INT_CLR</code> writer - clear bbpll cal end …","Field <code>BROWN_OUT_INT_CLR</code> writer - Clear brown out interrupt …","Field <code>GLITCH_DET_INT_CLR</code> writer - Clear glitch det …","rtc configure register","Field <code>MAIN_TIMER_INT_CLR</code> writer - Clear RTC main timer …","Field <code>SLP_REJECT_INT_CLR</code> writer - Clear sleep reject …","Field <code>SLP_WAKEUP_INT_CLR</code> writer - Clear sleep wakeup …","Field <code>SWD_INT_CLR</code> writer - Clear super watch dog interrupt …","Register <code>INT_CLR_RTC</code> writer","Field <code>WDT_INT_CLR</code> writer - Clear RTC WDT interrupt state","Field <code>XTAL32K_DEAD_INT_CLR</code> writer - Clear RTC WDT …","Bit 20 - clear bbpll cal end interrupt state","Writes raw bits to the register.","","","Bit 9 - Clear brown out interrupt state","Returns the argument unchanged.","Bit 19 - Clear glitch det interrupt state","Calls <code>U::from(self)</code>.","Bit 10 - Clear RTC main timer interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 15 - Clear super watch dog interrupt state","","","","Bit 3 - Clear RTC WDT interrupt state","Bit 16 - Clear RTC WDT interrupt state","Field <code>BBPLL_CAL_INT_ENA</code> reader - enbale bbpll cal end …","Field <code>BBPLL_CAL_INT_ENA</code> writer - enbale bbpll cal end …","Field <code>BROWN_OUT_INT_ENA</code> reader - enable brown out interrupt","Field <code>BROWN_OUT_INT_ENA</code> writer - enable brown out interrupt","Field <code>GLITCH_DET_INT_ENA</code> reader - enbale gitch det …","Field <code>GLITCH_DET_INT_ENA</code> writer - enbale gitch det …","rtc configure register","Field <code>MAIN_TIMER_INT_ENA</code> reader - enable RTC main timer …","Field <code>MAIN_TIMER_INT_ENA</code> writer - enable RTC main timer …","Register <code>INT_ENA_RTC</code> reader","Field <code>SLP_REJECT_INT_ENA</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA</code> reader - enable super watch dog interrupt","Field <code>SWD_INT_ENA</code> writer - enable super watch dog interrupt","Register <code>INT_ENA_RTC</code> writer","Field <code>WDT_INT_ENA</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA</code> writer - enable RTC WDT interrupt","Field <code>XTAL32K_DEAD_INT_ENA</code> reader - enable xtal32k_dead …","Field <code>XTAL32K_DEAD_INT_ENA</code> writer - enable xtal32k_dead …","Bit 20 - enbale bbpll cal end interrupt","Bit 20 - enbale bbpll cal end interrupt","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Bit 19 - enbale gitch det interrupt","Bit 19 - enbale gitch det interrupt","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Bit 16 - enable xtal32k_dead interrupt","Bit 16 - enable xtal32k_dead interrupt","Field <code>BBPLL_CAL_INT_ENA_W1TC</code> writer - clear bbpll cal …","Field <code>BROWN_OUT_INT_ENA_W1TC</code> writer - clear brown out …","Field <code>GLITCH_DET_INT_ENA_W1TC</code> writer - clear gitch det …","rtc configure register","Field <code>MAIN_TIMER_INT_ENA_W1TC</code> writer - Clear RTC main …","Field <code>SLP_REJECT_INT_ENA_W1TC</code> writer - clear sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TC</code> writer - clear sleep wakeup …","Field <code>SWD_INT_ENA_W1TC</code> writer - clear super watch dog …","Register <code>INT_ENA_RTC_W1TC</code> writer","Field <code>WDT_INT_ENA_W1TC</code> writer - clear RTC WDT interrupt …","Field <code>XTAL32K_DEAD_INT_ENA_W1TC</code> writer - clear …","Bit 20 - clear bbpll cal interrupt enable","Writes raw bits to the register.","","","Bit 9 - clear brown out interrupt enable","Returns the argument unchanged.","Bit 19 - clear gitch det interrupt enable","Calls <code>U::from(self)</code>.","Bit 10 - Clear RTC main timer interrupt enable","Bit 1 - clear sleep reject interrupt enable","Bit 0 - clear sleep wakeup interrupt enable","Bit 15 - clear super watch dog interrupt enable","","","","Bit 3 - clear RTC WDT interrupt enable","Bit 16 - clear xtal32k_dead interrupt enable","Field <code>BBPLL_CAL_INT_ENA_W1TS</code> writer - enbale bbpll cal …","Field <code>BROWN_OUT_INT_ENA_W1TS</code> writer - enable brown out …","Field <code>GLITCH_DET_INT_ENA_W1TS</code> writer - enbale gitch det …","rtc configure register","Field <code>MAIN_TIMER_INT_ENA_W1TS</code> writer - enable RTC main …","Field <code>SLP_REJECT_INT_ENA_W1TS</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TS</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA_W1TS</code> writer - enable super watch dog …","Register <code>INT_ENA_RTC_W1TS</code> writer","Field <code>WDT_INT_ENA_W1TS</code> writer - enable RTC WDT interrupt","Field <code>XTAL32K_DEAD_INT_ENA_W1TS</code> writer - enable …","Bit 20 - enbale bbpll cal interrupt","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Bit 19 - enbale gitch det interrupt","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 16 - enable xtal32k_dead interrupt","Field <code>BBPLL_CAL_INT_RAW</code> reader - bbpll cal end interrupt …","Field <code>BROWN_OUT_INT_RAW</code> reader - brown out interrupt raw","Field <code>GLITCH_DET_INT_RAW</code> reader - glitch_det_interrupt_raw","rtc configure register","Field <code>MAIN_TIMER_INT_RAW</code> reader - RTC main timer interrupt …","Register <code>INT_RAW_RTC</code> reader","Field <code>SLP_REJECT_INT_RAW</code> reader - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> reader - sleep wakeup interrupt …","Field <code>SWD_INT_RAW</code> reader - super watch dog interrupt raw","Field <code>WDT_INT_RAW</code> reader - RTC WDT interrupt raw","Field <code>XTAL32K_DEAD_INT_RAW</code> reader - xtal32k dead detection …","Bit 20 - bbpll cal end interrupt state","","","Bit 9 - brown out interrupt raw","Returns the argument unchanged.","Bit 19 - glitch_det_interrupt_raw","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 15 - super watch dog interrupt raw","","","","Bit 3 - RTC WDT interrupt raw","Bit 16 - xtal32k dead detection interrupt raw","Field <code>BBPLL_CAL_INT_ST</code> reader - bbpll cal end interrupt …","Field <code>BROWN_OUT_INT_ST</code> reader - brown out interrupt state","Field <code>GLITCH_DET_INT_ST</code> reader - glitch_det_interrupt state","rtc configure register","Field <code>MAIN_TIMER_INT_ST</code> reader - RTC main timer interrupt …","Register <code>INT_ST_RTC</code> reader","Field <code>SLP_REJECT_INT_ST</code> reader - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> reader - sleep wakeup interrupt …","Field <code>SWD_INT_ST</code> reader - super watch dog interrupt state","Field <code>WDT_INT_ST</code> reader - RTC WDT interrupt state","Field <code>XTAL32K_DEAD_INT_ST</code> reader - xtal32k dead detection …","Bit 20 - bbpll cal end interrupt state","","","Bit 9 - brown out interrupt state","Returns the argument unchanged.","Bit 19 - glitch_det_interrupt state","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt state","Bit 1 - sleep reject interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 15 - super watch dog interrupt state","","","","Bit 3 - RTC WDT interrupt state","Bit 16 - xtal32k dead detection interrupt state","Field <code>COCPU_STATE_DONE</code> reader - ulp/cocpu is done","Field <code>COCPU_STATE_SLP</code> reader - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_START</code> reader - ulp/cocpu should start to …","Field <code>COCPU_STATE_SWITCH</code> reader - ulp/cocpu is about to …","Field <code>DIG_ISO</code> reader - digital wrap iso","Field <code>IN_LOW_POWER_STATE</code> reader - rtc main state machine …","Field <code>IN_WAKEUP_STATE</code> reader - rtc main state machine is …","rtc configure register","Field <code>MAIN_STATE_IN_IDLE</code> reader - rtc main state machine …","Field <code>MAIN_STATE_IN_SLP</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_IN_WAIT_8M</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> reader - rtc main state …","Field <code>MAIN_STATE_PLL_ON</code> reader - rtc main state machine is …","Field <code>MAIN_STATE</code> reader - rtc main state machine status","Field <code>MAIN_STATE_WAIT_END</code> reader - rtc main state machine …","Field <code>MAIN_STATE_XTAL_ISO</code> reader - no use any more","Field <code>PERI_ISO</code> reader - rtc peripheral iso","Register <code>LOW_POWER_ST</code> reader","Field <code>RDY_FOR_WAKEUP</code> reader - rtc is ready to receive wake …","Field <code>TOUCH_STATE_DONE</code> reader - touch is done","Field <code>TOUCH_STATE_SLP</code> reader - touch is in sleep state","Field <code>TOUCH_STATE_START</code> reader - touch should start to work","Field <code>TOUCH_STATE_SWITCH</code> reader - touch is about to …","Field <code>WIFI_ISO</code> reader - wifi iso","Field <code>XPD_DIG_DCDC</code> reader - External DCDC power down","Field <code>XPD_DIG</code> reader - digital wrap power down","Field <code>XPD_ROM0</code> reader - rom0 power down","Field <code>XPD_RTC_PERI</code> reader - rtc peripheral power down","Field <code>XPD_WIFI</code> reader - wifi wrap power down","","","Bit 16 - ulp/cocpu is done","Bit 15 - ulp/cocpu is in sleep state","Bit 13 - ulp/cocpu should start to work","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Bit 7 - digital wrap iso","Returns the argument unchanged.","Bit 22 - rtc main state machine is in the states of low …","Bit 21 - rtc main state machine is in the states of wakeup …","Calls <code>U::from(self)</code>.","Bits 28:31 - rtc main state machine status","Bit 27 - rtc main state machine is in idle state","Bit 26 - rtc main state machine is in sleep state","Bit 23 - rtc main state machine is in wait 8m state","Bit 24 - rtc main state machine is in wait pll state","Bit 25 - rtc main state machine is in wait xtal state","Bit 18 - rtc main state machine is in states that pll …","Bit 20 - rtc main state machine has been waited for some …","Bit 17 - no use any more","Bit 3 - rtc peripheral iso","Bit 19 - rtc is ready to receive wake up trigger from wake …","Bit 12 - touch is done","Bit 11 - touch is in sleep state","Bit 9 - touch should start to work","Bit 10 - touch is about to working. Switch rtc main state","","","","Bit 5 - wifi iso","Bit 8 - digital wrap power down","Bit 2 - External DCDC power down","Bit 0 - rom0 power down","Bit 4 - rtc peripheral power down","Bit 6 - wifi wrap power down","Field <code>FORCE_DOWNLOAD_BOOT</code> reader - force chip entry …","Field <code>FORCE_DOWNLOAD_BOOT</code> writer - force chip entry …","rtc configure register","Register <code>OPTION1</code> reader","Register <code>OPTION1</code> writer","Writes raw bits to the register.","","","Bit 0 - force chip entry download mode","Bit 0 - force chip entry download mode","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANALOG_FORCE_ISO</code> reader - analog configure","Field <code>ANALOG_FORCE_ISO</code> writer - analog configure","Field <code>ANALOG_FORCE_NOISO</code> reader - analog configure","Field <code>ANALOG_FORCE_NOISO</code> writer - analog configure","Field <code>BBPLL_FORCE_PD</code> reader - BB_PLL force power down","Field <code>BBPLL_FORCE_PD</code> writer - BB_PLL force power down","Field <code>BBPLL_FORCE_PU</code> reader - BB_PLL force power up","Field <code>BBPLL_FORCE_PU</code> writer - BB_PLL force power up","Field <code>BBPLL_I2C_FORCE_PD</code> reader - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PD</code> writer - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PU</code> reader - BB_PLL_I2C force power up","Field <code>BBPLL_I2C_FORCE_PU</code> writer - BB_PLL_I2C force power up","Field <code>BB_I2C_FORCE_PD</code> reader - BB_I2C force power down","Field <code>BB_I2C_FORCE_PD</code> writer - BB_I2C force power down","Field <code>BB_I2C_FORCE_PU</code> reader - BB_I2C force power up","Field <code>BB_I2C_FORCE_PU</code> writer - BB_I2C force power up","Field <code>DG_WRAP_FORCE_NORST</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NORST</code> writer - digital core force no …","Field <code>DG_WRAP_FORCE_RST</code> reader - digital wrap force reset …","Field <code>DG_WRAP_FORCE_RST</code> writer - digital wrap force reset …","rtc configure register","Field <code>PLL_FORCE_ISO</code> reader - analog configure","Field <code>PLL_FORCE_ISO</code> writer - analog configure","Field <code>PLL_FORCE_NOISO</code> reader - analog configure","Field <code>PLL_FORCE_NOISO</code> writer - analog configure","Register <code>OPTIONS0</code> reader","Field <code>SW_APPCPU_RST</code> writer - APP CPU SW reset","Field <code>SW_PROCPU_RST</code> writer - PRO CPU SW reset","Field <code>SW_STALL_APPCPU_C0</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C0</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> reader - {reg_sw_stall_procpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> writer - {reg_sw_stall_procpu_c1…","Field <code>SW_SYS_RST</code> writer - SW system reset","Register <code>OPTIONS0</code> writer","Field <code>XTL_EN_WAIT</code> reader - wait bias_sleep and current …","Field <code>XTL_EN_WAIT</code> writer - wait bias_sleep and current …","Field <code>XTL_EXT_CTR_SEL</code> reader - analog configure","Field <code>XTL_EXT_CTR_SEL</code> writer - analog configure","Field <code>XTL_FORCE_ISO</code> reader - analog configure","Field <code>XTL_FORCE_ISO</code> writer - analog configure","Field <code>XTL_FORCE_NOISO</code> reader - analog configure","Field <code>XTL_FORCE_NOISO</code> writer - analog configure","Field <code>XTL_FORCE_PD</code> reader - crystall force power down","Field <code>XTL_FORCE_PD</code> writer - crystall force power down","Field <code>XTL_FORCE_PU</code> reader - crystall force power up","Field <code>XTL_FORCE_PU</code> writer - crystall force power up","Bit 25 - analog configure","Bit 25 - analog configure","Bit 28 - analog configure","Bit 28 - analog configure","Bit 6 - BB_I2C force power down","Bit 6 - BB_I2C force power down","Bit 7 - BB_I2C force power up","Bit 7 - BB_I2C force power up","Bit 10 - BB_PLL force power down","Bit 10 - BB_PLL force power down","Bit 11 - BB_PLL force power up","Bit 11 - BB_PLL force power up","Bit 8 - BB_PLL _I2C force power down","Bit 8 - BB_PLL _I2C force power down","Bit 9 - BB_PLL_I2C force power up","Bit 9 - BB_PLL_I2C force power up","Writes raw bits to the register.","","","Bit 30 - digital core force no reset in deep sleep","Bit 30 - digital core force no reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 24 - analog configure","Bit 24 - analog configure","Bit 27 - analog configure","Bit 27 - analog configure","Bit 4 - APP CPU SW reset","Bit 5 - PRO CPU SW reset","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0], …","Bits 0:1 - {reg_sw_stall_appcpu_c1[5:0], …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bit 31 - SW system reset","","","","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 20:22 - analog configure","Bits 20:22 - analog configure","Bit 23 - analog configure","Bit 23 - analog configure","Bit 26 - analog configure","Bit 26 - analog configure","Bit 12 - crystall force power down","Bit 12 - crystall force power down","Bit 13 - crystall force power up","Bit 13 - crystall force power up","Field <code>GPIO_PIN0_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN0_HOLD</code> writer - the hold configure of rtc …","Field <code>GPIO_PIN1_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN1_HOLD</code> writer - the hold configure of rtc …","Field <code>GPIO_PIN2_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN2_HOLD</code> writer - the hold configure of rtc …","Field <code>GPIO_PIN3_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN3_HOLD</code> writer - the hold configure of rtc …","Field <code>GPIO_PIN4_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN4_HOLD</code> writer - the hold configure of rtc …","Field <code>GPIO_PIN5_HOLD</code> reader - the hold configure of rtc …","Field <code>GPIO_PIN5_HOLD</code> writer - the hold configure of rtc …","rtc configure register","Register <code>PAD_HOLD</code> reader","Register <code>PAD_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - the hold configure of rtc gpio0","Bit 0 - the hold configure of rtc gpio0","Bit 1 - the hold configure of rtc gpio1","Bit 1 - the hold configure of rtc gpio1","Bit 2 - the hold configure of rtc gpio2","Bit 2 - the hold configure of rtc gpio2","Bit 3 - the hold configure of rtc gpio3","Bit 3 - the hold configure of rtc gpio3","Bit 4 - the hold configure of rtc gpio4","Bit 4 - the hold configure of rtc gpio4","Bit 5 - the hold configure of rtc gpio5","Bit 5 - the hold configure of rtc gpio5","Calls <code>U::from(self)</code>.","","","","rtc configure register","Field <code>POWER_GLITCH_DSENSE</code> reader - power glitch desense","Field <code>POWER_GLITCH_DSENSE</code> writer - power glitch desense","Field <code>POWER_GLITCH_EFUSE_SEL</code> reader - use efuse value …","Field <code>POWER_GLITCH_EFUSE_SEL</code> writer - use efuse value …","Field <code>POWER_GLITCH_EN</code> reader - enable power glitch","Field <code>POWER_GLITCH_EN</code> writer - enable power glitch","Field <code>POWER_GLITCH_FORCE_PD</code> reader - force disable power …","Field <code>POWER_GLITCH_FORCE_PD</code> writer - force disable power …","Field <code>POWER_GLITCH_FORCE_PU</code> reader - force enable power …","Field <code>POWER_GLITCH_FORCE_PU</code> writer - force enable power …","Register <code>PG_CTRL</code> reader","Register <code>PG_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 26:27 - power glitch desense","Bits 26:27 - power glitch desense","Bit 30 - use efuse value control power glitch enable","Bit 30 - use efuse value control power glitch enable","Bit 31 - enable power glitch","Bit 31 - enable power glitch","Bit 28 - force disable power glitch","Bit 28 - force disable power glitch","Bit 29 - force enable power glitch","Bit 29 - force enable power glitch","","","","Field <code>PAD_FORCE_HOLD</code> reader - rtc pad force hold","Field <code>PAD_FORCE_HOLD</code> writer - rtc pad force hold","rtc configure register","Register <code>PWC</code> reader","Register <code>PWC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - rtc pad force hold","Bit 21 - rtc pad force hold","","","","Field <code>ALL_RESET_FLAG_APPCPU</code> reader - APP CPU reset flag","Field <code>ALL_RESET_FLAG_CLR_APPCPU</code> writer - clear APP CPU …","Field <code>ALL_RESET_FLAG_CLR_PROCPU</code> writer - clear PRO CPU …","Field <code>ALL_RESET_FLAG_PROCPU</code> reader - PRO CPU reset_flag","Field <code>DRESET_MASK_APPCPU</code> reader - configure dreset …","Field <code>DRESET_MASK_APPCPU</code> writer - configure dreset …","Field <code>DRESET_MASK_PROCPU</code> reader - configure dreset …","Field <code>DRESET_MASK_PROCPU</code> writer - configure dreset …","Field <code>JTAG_RESET_FLAG_APPCPU</code> reader - configure jtag reset …","Field <code>JTAG_RESET_FLAG_CLR_APPCPU</code> writer - configure jtag …","Field <code>JTAG_RESET_FLAG_CLR_PROCPU</code> writer - configure jtag …","Field <code>JTAG_RESET_FLAG_PROCPU</code> reader - configure jtag reset …","Field <code>OCD_HALT_ON_RESET_APPCPU</code> reader - APPCPU …","Field <code>OCD_HALT_ON_RESET_APPCPU</code> writer - APPCPU …","Field <code>OCD_HALT_ON_RESET_PROCPU</code> reader - PROCPU …","Field <code>OCD_HALT_ON_RESET_PROCPU</code> writer - PROCPU …","Register <code>RESET_STATE</code> reader","Field <code>RESET_CAUSE_APPCPU</code> reader - reset cause of APP CPU","Field <code>RESET_CAUSE_PROCPU</code> reader - reset cause of PRO CPU","rtc configure register","Field <code>STAT_VECTOR_SEL_APPCPU</code> reader - APP CPU state vector …","Field <code>STAT_VECTOR_SEL_APPCPU</code> writer - APP CPU state vector …","Field <code>STAT_VECTOR_SEL_PROCPU</code> reader - PRO CPU state vector …","Field <code>STAT_VECTOR_SEL_PROCPU</code> writer - PRO CPU state vector …","Register <code>RESET_STATE</code> writer","Bit 15 - APP CPU reset flag","Bit 17 - clear APP CPU reset flag","Bit 16 - clear PRO CPU reset_flag","Bit 14 - PRO CPU reset_flag","Writes raw bits to the register.","","","Bit 24 - configure dreset configure","Bit 24 - configure dreset configure","Bit 25 - configure dreset configure","Bit 25 - configure dreset configure","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - configure jtag reset configure","Bit 23 - configure jtag reset configure","Bit 22 - configure jtag reset configure","Bit 20 - configure jtag reset configure","Bit 18 - APPCPU OcdHaltOnReset","Bit 18 - APPCPU OcdHaltOnReset","Bit 19 - PROCPU OcdHaltOnReset","Bit 19 - PROCPU OcdHaltOnReset","Bits 6:11 - reset cause of APP CPU","Bits 0:5 - reset cause of PRO CPU","Bit 12 - APP CPU state vector sel","Bit 12 - APP CPU state vector sel","Bit 13 - PRO CPU state vector sel","Bit 13 - PRO CPU state vector sel","","","","Register <code>RETENTION_CTRL</code> reader","Field <code>RETENTION_CLKOFF_WAIT</code> reader - Retention clkoff wait …","Field <code>RETENTION_CLKOFF_WAIT</code> writer - Retention clkoff wait …","Field <code>RETENTION_CLK_SEL</code> reader - Retention clk sel","Field <code>RETENTION_CLK_SEL</code> writer - Retention clk sel","rtc configure register","Field <code>RETENTION_DONE_WAIT</code> reader - Retention done wait time","Field <code>RETENTION_DONE_WAIT</code> writer - Retention done wait time","Field <code>RETENTION_EN</code> reader - enable cpu retention when …","Field <code>RETENTION_EN</code> writer - enable cpu retention when …","Field <code>RETENTION_WAIT</code> reader - wait cycles for rention …","Field <code>RETENTION_WAIT</code> writer - wait cycles for rention …","Register <code>RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - Retention clk sel","Bit 18 - Retention clk sel","Bits 22:25 - Retention clkoff wait time","Bits 22:25 - Retention clkoff wait time","Bits 19:21 - Retention done wait time","Bits 19:21 - Retention done wait time","Bit 26 - enable cpu retention when light sleep","Bit 26 - enable cpu retention when light sleep","Bits 27:31 - wait cycles for rention operation","Bits 27:31 - wait cycles for rention operation","","","","Field <code>DBOOST_FORCE_PD</code> reader - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PD</code> writer - RTC_DBOOST force power down","Field <code>DBOOST_FORCE_PU</code> reader - RTC_DBOOST force power up","Field <code>DBOOST_FORCE_PU</code> writer - RTC_DBOOST force power up","Field <code>DIG_REG_CAL_EN</code> reader - software enable digital …","Field <code>DIG_REG_CAL_EN</code> writer - software enable digital …","Register <code>RTC_CNTL</code> reader","Field <code>REGULATOR_FORCE_PD</code> reader - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PD</code> writer - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PU</code> reader - RTC_REG force power up","Field <code>REGULATOR_FORCE_PU</code> writer - RTC_REG force power up","rtc configure register","Field <code>SCK_DCAP</code> reader - SCK_DCAP","Field <code>SCK_DCAP</code> writer - SCK_DCAP","Register <code>RTC_CNTL</code> writer","Writes raw bits to the register.","","","Bit 28 - RTC_DBOOST force power down","Bit 28 - RTC_DBOOST force power down","Bit 29 - RTC_DBOOST force power up","Bit 29 - RTC_DBOOST force power up","Bit 7 - software enable digital regulator cali","Bit 7 - software enable digital regulator cali","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 31 - RTC_REG force power up","Bit 31 - RTC_REG force power up","Bits 14:21 - SCK_DCAP","Bits 14:21 - SCK_DCAP","","","","Field <code>DREFH_SDIO</code> reader - SW option for DREFH_SDIO. Only …","Field <code>DREFH_SDIO</code> writer - SW option for DREFH_SDIO. Only …","Field <code>DREFL_SDIO</code> reader - SW option for DREFL_SDIO. Only …","Field <code>DREFL_SDIO</code> writer - SW option for DREFL_SDIO. Only …","Field <code>DREFM_SDIO</code> reader - SW option for DREFM_SDIO. Only …","Field <code>DREFM_SDIO</code> writer - SW option for DREFM_SDIO. Only …","Register <code>SDIO_CONF</code> reader","rtc configure register","Field <code>SDIO_DCAP</code> reader - ability to prevent LDO from …","Field <code>SDIO_DCAP</code> writer - ability to prevent LDO from …","Field <code>SDIO_DCURLIM</code> reader - tune current limit threshold …","Field <code>SDIO_DCURLIM</code> writer - tune current limit threshold …","Field <code>SDIO_DTHDRV</code> reader - Tieh = 1 mode drive ability. …","Field <code>SDIO_DTHDRV</code> writer - Tieh = 1 mode drive ability. …","Field <code>SDIO_ENCURLIM</code> reader - enable current limit","Field <code>SDIO_ENCURLIM</code> writer - enable current limit","Field <code>SDIO_EN_INITI</code> reader - 0 to set init[1:0]=0","Field <code>SDIO_EN_INITI</code> writer - 0 to set init[1:0]=0","Field <code>SDIO_FORCE</code> reader - 1: use SW option to control …","Field <code>SDIO_FORCE</code> writer - 1: use SW option to control …","Field <code>SDIO_INITI</code> reader - add resistor from ldo output to …","Field <code>SDIO_INITI</code> writer - add resistor from ldo output to …","Field <code>SDIO_MODECURLIM</code> reader - select current limit mode","Field <code>SDIO_MODECURLIM</code> writer - select current limit mode","Field <code>SDIO_REG_PD_EN</code> reader - power down SDIO_REG in …","Field <code>SDIO_REG_PD_EN</code> writer - power down SDIO_REG in …","Field <code>SDIO_TIEH</code> reader - SW option for SDIO_TIEH. Only …","Field <code>SDIO_TIEH</code> writer - SW option for SDIO_TIEH. Only …","Field <code>SDIO_TIMER_TARGET</code> reader - timer count to apply …","Field <code>SDIO_TIMER_TARGET</code> writer - timer count to apply …","Register <code>SDIO_CONF</code> writer","Field <code>XPD_SDIO</code> reader - ","Field <code>XPD_SDIO</code> writer - ","Field <code>_1P8_READY</code> reader - read only register for …","Bit 24 - read only register for REG1P8_READY","Writes raw bits to the register.","","","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 29:30 - SW option for DREFH_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 25:26 - SW option for DREFL_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Bits 27:28 - SW option for DREFM_SDIO. Only active when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:12 - ability to prevent LDO from overshoot","Bits 11:12 - ability to prevent LDO from overshoot","Bits 16:18 - tune current limit threshold when tieh = 0. …","Bits 16:18 - tune current limit threshold when tieh = 0. …","Bits 9:10 - Tieh = 1 mode drive ability. Initially set to …","Bits 9:10 - Tieh = 1 mode drive ability. Initially set to …","Bit 15 - 0 to set init[1:0]=0","Bit 15 - 0 to set init[1:0]=0","Bit 20 - enable current limit","Bit 20 - enable current limit","Bit 22 - 1: use SW option to control SDIO_REG","Bit 22 - 1: use SW option to control SDIO_REG","Bits 13:14 - add resistor from ldo output to ground. 0: no …","Bits 13:14 - add resistor from ldo output to ground. 0: no …","Bit 19 - select current limit mode","Bit 19 - select current limit mode","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 21 - power down SDIO_REG in sleep. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","Bit 23 - SW option for SDIO_TIEH. Only active when …","Bits 0:7 - timer count to apply reg_sdio_dcap after sdio …","Bits 0:7 - timer count to apply reg_sdio_dcap after sdio …","","","","Bit 31","Bit 31","Field <code>FORCE_XPD_SAR</code> reader - force power up SAR","Field <code>FORCE_XPD_SAR</code> writer - force power up SAR","Register <code>SENSOR_CTRL</code> reader","Field <code>SAR2_PWDET_CCT</code> reader - reg_sar2_pwdet_cct","Field <code>SAR2_PWDET_CCT</code> writer - reg_sar2_pwdet_cct","rtc configure register","Register <code>SENSOR_CTRL</code> writer","Writes raw bits to the register.","","","Bits 30:31 - force power up SAR","Bits 30:31 - force power up SAR","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:29 - reg_sar2_pwdet_cct","Bits 27:29 - reg_sar2_pwdet_cct","","","","Field <code>ANA_CLK_DIV</code> reader - the clk divider num of RTC_CLK","Field <code>ANA_CLK_DIV_VLD</code> reader - used to sync div bus. clear …","Field <code>ANA_CLK_DIV_VLD</code> writer - used to sync div bus. clear …","Field <code>ANA_CLK_DIV</code> writer - the clk divider num of RTC_CLK","Register <code>SLOW_CLK_CONF</code> reader","rtc configure register","Field <code>SLOW_CLK_NEXT_EDGE</code> reader - flag …","Field <code>SLOW_CLK_NEXT_EDGE</code> writer - flag …","Register <code>SLOW_CLK_CONF</code> writer","Bits 23:30 - the clk divider num of RTC_CLK","Bits 23:30 - the clk divider num of RTC_CLK","Bit 22 - used to sync div bus. clear vld before set …","Bit 22 - used to sync div bus. clear vld before set …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - flag rtc_slow_clk_next_edge","Bit 31 - flag rtc_slow_clk_next_edge","","","","Register <code>SLP_REJECT_CAUSE</code> reader","Field <code>REJECT_CAUSE</code> reader - sleep reject cause","RTC_CNTL_RTC_SLP_REJECT_CAUSE_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - sleep reject cause","","","","Field <code>DEEP_SLP_REJECT_EN</code> reader - enable reject for deep …","Field <code>DEEP_SLP_REJECT_EN</code> writer - enable reject for deep …","Field <code>LIGHT_SLP_REJECT_EN</code> reader - enable reject for light …","Field <code>LIGHT_SLP_REJECT_EN</code> writer - enable reject for light …","Register <code>SLP_REJECT_CONF</code> reader","Field <code>SLEEP_REJECT_ENA</code> reader - sleep reject enable","Field <code>SLEEP_REJECT_ENA</code> writer - sleep reject enable","rtc configure register","Register <code>SLP_REJECT_CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - enable reject for deep sleep","Bit 31 - enable reject for deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - enable reject for light sleep","Bit 30 - enable reject for light sleep","Bits 12:29 - sleep reject enable","Bits 12:29 - sleep reject enable","","","","Register <code>SLP_TIMER0</code> reader","rtc configure register","Field <code>SLP_VAL_LO</code> reader - configure the sleep time","Field <code>SLP_VAL_LO</code> writer - configure the sleep time","Register <code>SLP_TIMER0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - configure the sleep time","Bits 0:31 - configure the sleep time","","","","Field <code>MAIN_TIMER_ALARM_EN</code> writer - timer alarm enable bit","Register <code>SLP_TIMER1</code> reader","rtc configure register","Field <code>SLP_VAL_HI</code> reader - RTC sleep timer high 16 bits","Field <code>SLP_VAL_HI</code> writer - RTC sleep timer high 16 bits","Register <code>SLP_TIMER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - timer alarm enable bit","Bits 0:15 - RTC sleep timer high 16 bits","Bits 0:15 - RTC sleep timer high 16 bits","","","","Register <code>SLP_WAKEUP_CAUSE</code> reader","RTC_CNTL_RTC_SLP_WAKEUP_CAUSE_REG","Field <code>WAKEUP_CAUSE</code> reader - sleep wakeup cause","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:16 - sleep wakeup cause","Field <code>APB2RTC_BRIDGE_SEL</code> reader - 1: APB to RTC using …","Field <code>APB2RTC_BRIDGE_SEL</code> writer - 1: APB to RTC using …","Register <code>STATE0</code> reader","Field <code>SDIO_ACTIVE_IND</code> reader - SDIO active indication","Field <code>SLEEP_EN</code> reader - sleep enable bit","Field <code>SLEEP_EN</code> writer - sleep enable bit","Field <code>SLP_REJECT_CAUSE_CLR</code> writer - clear rtc sleep reject …","Field <code>SLP_REJECT</code> reader - leep reject bit","Field <code>SLP_REJECT</code> writer - leep reject bit","Field <code>SLP_WAKEUP</code> reader - leep wakeup bit","Field <code>SLP_WAKEUP</code> writer - leep wakeup bit","rtc configure register","Field <code>SW_CPU_INT</code> writer - rtc software interrupt to main …","Register <code>STATE0</code> writer","Bit 22 - 1: APB to RTC using bridge","Bit 22 - 1: APB to RTC using bridge","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - SDIO active indication","Bit 31 - sleep enable bit","Bit 31 - sleep enable bit","Bit 30 - leep reject bit","Bit 30 - leep reject bit","Bit 1 - clear rtc sleep reject cause","Bit 29 - leep wakeup bit","Bit 29 - leep wakeup bit","Bit 0 - rtc software interrupt to main cpu","","","","Register <code>STORE0</code> reader","Field <code>SCRATCH0</code> reader - reserved register","Field <code>SCRATCH0</code> writer - reserved register","rtc configure register","Register <code>STORE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE1</code> reader","Field <code>SCRATCH1</code> reader - reserved register","Field <code>SCRATCH1</code> writer - reserved register","rtc configure register","Register <code>STORE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE2</code> reader","Field <code>SCRATCH2</code> reader - reserved register","Field <code>SCRATCH2</code> writer - reserved register","rtc configure register","Register <code>STORE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE3</code> reader","Field <code>SCRATCH3</code> reader - reserved register","Field <code>SCRATCH3</code> writer - reserved register","rtc configure register","Register <code>STORE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE4</code> reader","Field <code>SCRATCH4</code> reader - reserved register","Field <code>SCRATCH4</code> writer - reserved register","rtc configure register","Register <code>STORE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE5</code> reader","Field <code>SCRATCH5</code> reader - reserved register","Field <code>SCRATCH5</code> writer - reserved register","rtc configure register","Register <code>STORE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE6</code> reader","Field <code>SCRATCH6</code> reader - reserved register","Field <code>SCRATCH6</code> writer - reserved register","rtc configure register","Register <code>STORE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>STORE7</code> reader","Field <code>SCRATCH7</code> reader - reserved register","Field <code>SCRATCH7</code> writer - reserved register","rtc configure register","Register <code>STORE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reserved register","Bits 0:31 - reserved register","","","","Register <code>SW_CPU_STALL</code> reader","rtc configure register","Field <code>SW_STALL_APPCPU_C1</code> reader - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_APPCPU_C1</code> writer - {reg_sw_stall_appcpu_c1…","Field <code>SW_STALL_PROCPU_C1</code> reader - stall cpu by software","Field <code>SW_STALL_PROCPU_C1</code> writer - stall cpu by software","Register <code>SW_CPU_STALL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0]","Bits 20:25 - {reg_sw_stall_appcpu_c1[5:0]","Bits 26:31 - stall cpu by software","Bits 26:31 - stall cpu by software","","","","Register <code>SWD_CONF</code> reader","Field <code>SWD_AUTO_FEED_EN</code> reader - automatically feed swd …","Field <code>SWD_AUTO_FEED_EN</code> writer - automatically feed swd …","Field <code>SWD_BYPASS_RST</code> reader - Bypass swd rst","Field <code>SWD_BYPASS_RST</code> writer - Bypass swd rst","rtc configure register","Field <code>SWD_DISABLE</code> reader - disabel SWD","Field <code>SWD_DISABLE</code> writer - disabel SWD","Field <code>SWD_FEED_INT</code> reader - swd interrupt for feeding","Field <code>SWD_FEED</code> writer - Sw feed swd","Field <code>SWD_RESET_FLAG</code> reader - swd reset flag","Field <code>SWD_RST_FLAG_CLR</code> writer - reset swd reset flag","Field <code>SWD_SIGNAL_WIDTH</code> reader - adjust signal width send …","Field <code>SWD_SIGNAL_WIDTH</code> writer - adjust signal width send …","Register <code>SWD_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - automatically feed swd when int comes","Bit 31 - automatically feed swd when int comes","Bit 17 - Bypass swd rst","Bit 17 - Bypass swd rst","Bit 30 - disabel SWD","Bit 30 - disabel SWD","Bit 29 - Sw feed swd","Bit 1 - swd interrupt for feeding","Bit 0 - swd reset flag","Bit 28 - reset swd reset flag","Bits 18:27 - adjust signal width send to swd","Bits 18:27 - adjust signal width send to swd","","","","Register <code>SWD_WPROTECT</code> reader","Field <code>SWD_WKEY</code> reader - the key of super wdt","Field <code>SWD_WKEY</code> writer - the key of super wdt","rtc configure register","Register <code>SWD_WPROTECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - the key of super wdt","Bits 0:31 - the key of super wdt","","","","Register <code>TIME_HIGH0</code> reader","Field <code>TIMER_VALUE0_HIGH</code> reader - RTC timer high 16 bits","rtc configure register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_HIGH1</code> reader","Field <code>TIMER_VALUE1_HIGH</code> reader - RTC timer high 16 bits","rtc configure register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_LOW0</code> reader","Field <code>TIMER_VALUE0_LOW</code> reader - RTC timer low 32 bits","rtc configure register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_LOW1</code> reader","Field <code>TIMER_VALUE1_LOW</code> reader - RTC timer low 32 bits","rtc configure register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_UPDATE</code> reader","Field <code>TIMER_SYS_RST</code> reader - enable to record system reset …","Field <code>TIMER_SYS_RST</code> writer - enable to record system reset …","Field <code>TIMER_SYS_STALL</code> reader - Enable to record system …","Field <code>TIMER_SYS_STALL</code> writer - Enable to record system …","Field <code>TIMER_XTL_OFF</code> reader - Enable to record 40M XTAL OFF …","Field <code>TIMER_XTL_OFF</code> writer - Enable to record 40M XTAL OFF …","rtc configure register","Field <code>TIME_UPDATE</code> writer - Set 1: to update register with …","Register <code>TIME_UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set 1: to update register with RTC timer","Bit 29 - enable to record system reset time","Bit 29 - enable to record system reset time","Bit 27 - Enable to record system stall time","Bit 27 - Enable to record system stall time","Bit 28 - Enable to record 40M XTAL OFF time","Bit 28 - Enable to record 40M XTAL OFF time","","","","Field <code>CK8M_WAIT</code> reader - CK8M wait cycles in slow_clk_rtc","Field <code>CK8M_WAIT</code> writer - CK8M wait cycles in slow_clk_rtc","Field <code>CPU_STALL_EN</code> reader - CPU stall enable bit","Field <code>CPU_STALL_EN</code> writer - CPU stall enable bit","Field <code>CPU_STALL_WAIT</code> reader - CPU stall wait cycles in …","Field <code>CPU_STALL_WAIT</code> writer - CPU stall wait cycles in …","Field <code>PLL_BUF_WAIT</code> reader - PLL wait cycles in slow_clk_rtc","Field <code>PLL_BUF_WAIT</code> writer - PLL wait cycles in slow_clk_rtc","Register <code>TIMER1</code> reader","rtc configure register","Register <code>TIMER1</code> writer","Field <code>XTL_BUF_WAIT</code> reader - XTAL wait cycles in …","Field <code>XTL_BUF_WAIT</code> writer - XTAL wait cycles in …","Writes raw bits to the register.","","","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bit 0 - CPU stall enable bit","Bit 0 - CPU stall enable bit","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - PLL wait cycles in slow_clk_rtc","Bits 24:31 - PLL wait cycles in slow_clk_rtc","","","","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Field <code>MIN_TIME_CK8M_OFF</code> reader - minimal cycles in …","Field <code>MIN_TIME_CK8M_OFF</code> writer - minimal cycles in …","Register <code>TIMER2</code> reader","rtc configure register","Register <code>TIMER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","","","","Field <code>BT_POWERUP_TIMER</code> reader - bt power domain power on …","Field <code>BT_POWERUP_TIMER</code> writer - bt power domain power on …","Field <code>BT_WAIT_TIMER</code> reader - bt power domain wakeup time","Field <code>BT_WAIT_TIMER</code> writer - bt power domain wakeup time","Register <code>TIMER3</code> reader","rtc configure register","Register <code>TIMER3</code> writer","Field <code>WIFI_POWERUP_TIMER</code> reader - wifi power domain power …","Field <code>WIFI_POWERUP_TIMER</code> writer - wifi power domain power …","Field <code>WIFI_WAIT_TIMER</code> reader - wifi power domain wakeup …","Field <code>WIFI_WAIT_TIMER</code> writer - wifi power domain wakeup …","Writes raw bits to the register.","","","Bits 25:31 - bt power domain power on time","Bits 25:31 - bt power domain power on time","Bits 16:24 - bt power domain wakeup time","Bits 16:24 - bt power domain wakeup time","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:15 - wifi power domain power on time","Bits 9:15 - wifi power domain power on time","Bits 0:8 - wifi power domain wakeup time","Bits 0:8 - wifi power domain wakeup time","Field <code>CPU_TOP_POWERUP_TIMER</code> reader - cpu top power domain …","Field <code>CPU_TOP_POWERUP_TIMER</code> writer - cpu top power domain …","Field <code>CPU_TOP_WAIT_TIMER</code> reader - cpu top power domain …","Field <code>CPU_TOP_WAIT_TIMER</code> writer - cpu top power domain …","Field <code>DG_WRAP_POWERUP_TIMER</code> reader - digital wrap power …","Field <code>DG_WRAP_POWERUP_TIMER</code> writer - digital wrap power …","Field <code>DG_WRAP_WAIT_TIMER</code> reader - digital wrap power …","Field <code>DG_WRAP_WAIT_TIMER</code> writer - digital wrap power …","Register <code>TIMER4</code> reader","rtc configure register","Register <code>TIMER4</code> writer","Writes raw bits to the register.","","","Bits 9:15 - cpu top power domain power on time","Bits 9:15 - cpu top power domain power on time","Bits 0:8 - cpu top power domain wakeup time","Bits 0:8 - cpu top power domain wakeup time","Bits 25:31 - digital wrap power domain power on time","Bits 25:31 - digital wrap power domain power on time","Bits 16:24 - digital wrap power domain wakeup time","Bits 16:24 - digital wrap power domain wakeup time","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MIN_SLP_VAL</code> reader - minimal sleep cycles in …","Field <code>MIN_SLP_VAL</code> writer - minimal sleep cycles in …","Register <code>TIMER5</code> reader","rtc configure register","Register <code>TIMER5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","","","","Field <code>DG_PERI_POWERUP_TIMER</code> reader - digital peri power …","Field <code>DG_PERI_POWERUP_TIMER</code> writer - digital peri power …","Field <code>DG_PERI_WAIT_TIMER</code> reader - digital peri power …","Field <code>DG_PERI_WAIT_TIMER</code> writer - digital peri power …","Register <code>TIMER6</code> reader","rtc configure register","Register <code>TIMER6</code> writer","Writes raw bits to the register.","","","Bits 25:31 - digital peri power domain power on time","Bits 25:31 - digital peri power domain power on time","Bits 16:24 - digital peri power domain wakeup time","Bits 16:24 - digital peri power domain wakeup time","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>ULP_CP_TIMER_1</code> reader","rtc configure register","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> reader - sleep cycles for …","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> writer - sleep cycles for …","Register <code>ULP_CP_TIMER_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Field <code>IO_MUX_RESET_DISABLE</code> reader - disable io_mux reset","Field <code>IO_MUX_RESET_DISABLE</code> writer - disable io_mux reset","Register <code>USB_CONF</code> reader","rtc configure register","Register <code>USB_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - disable io_mux reset","Bit 18 - disable io_mux reset","","","","Register <code>WAKEUP_STATE</code> reader","Register <code>WAKEUP_STATE</code> writer","Field <code>WAKEUP_ENA</code> reader - wakeup enable bitmap","Field <code>WAKEUP_ENA</code> writer - wakeup enable bitmap","rtc configure register","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 15:31 - wakeup enable bitmap","Bits 15:31 - wakeup enable bitmap","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","rtc configure register","Field <code>WDT_APPCPU_RESET_EN</code> reader - enable WDT reset APP CPU","Field <code>WDT_APPCPU_RESET_EN</code> writer - enable WDT reset APP CPU","Field <code>WDT_CHIP_RESET_EN</code> reader - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_EN</code> writer - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_WIDTH</code> reader - chip reset siginal …","Field <code>WDT_CHIP_RESET_WIDTH</code> writer - chip reset siginal …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset counter …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset counter …","Field <code>WDT_EN</code> reader - enable rtc wdt","Field <code>WDT_EN</code> writer - enable rtc wdt","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - enable WDT in flash …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - enable WDT in flash …","Field <code>WDT_PAUSE_IN_SLP</code> reader - pause WDT in sleep","Field <code>WDT_PAUSE_IN_SLP</code> writer - pause WDT in sleep","Field <code>WDT_PROCPU_RESET_EN</code> reader - enable WDT reset PRO CPU","Field <code>WDT_PROCPU_RESET_EN</code> writer - enable WDT reset PRO CPU","Field <code>WDT_STG0</code> reader - 1: interrupt stage en","Field <code>WDT_STG0</code> writer - 1: interrupt stage en","Field <code>WDT_STG1</code> reader - 1: interrupt stage en","Field <code>WDT_STG1</code> writer - 1: interrupt stage en","Field <code>WDT_STG2</code> reader - 1: interrupt stage en","Field <code>WDT_STG2</code> writer - 1: interrupt stage en","Field <code>WDT_STG3</code> reader - 1: interrupt stage en","Field <code>WDT_STG3</code> writer - 1: interrupt stage en","Field <code>WDT_SYS_RESET_LENGTH</code> reader - system reset counter …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - system reset counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 10 - enable WDT reset APP CPU","Bit 10 - enable WDT reset APP CPU","Bit 8 - wdt reset whole chip enable","Bit 8 - wdt reset whole chip enable","Bits 0:7 - chip reset siginal pulse width","Bits 0:7 - chip reset siginal pulse width","Bits 16:18 - CPU reset counter length","Bits 16:18 - CPU reset counter length","Bit 31 - enable rtc wdt","Bit 31 - enable rtc wdt","Bit 12 - enable WDT in flash boot","Bit 12 - enable WDT in flash boot","Bit 9 - pause WDT in sleep","Bit 9 - pause WDT in sleep","Bit 11 - enable WDT reset PRO CPU","Bit 11 - enable WDT reset PRO CPU","Bits 28:30 - 1: interrupt stage en","Bits 28:30 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 13:15 - system reset counter length","Bits 13:15 - system reset counter length","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","rtc configure register","Field <code>WDT_STG0_HOLD</code> reader - the hold time of stage0","Field <code>WDT_STG0_HOLD</code> writer - the hold time of stage0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - the hold time of stage0","Bits 0:31 - the hold time of stage0","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","rtc configure register","Field <code>WDT_STG1_HOLD</code> reader - the hold time of stage1","Field <code>WDT_STG1_HOLD</code> writer - the hold time of stage1","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - the hold time of stage1","Bits 0:31 - the hold time of stage1","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","rtc configure register","Field <code>WDT_STG2_HOLD</code> reader - the hold time of stage2","Field <code>WDT_STG2_HOLD</code> writer - the hold time of stage2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - the hold time of stage2","Bits 0:31 - the hold time of stage2","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","rtc configure register","Field <code>WDT_STG3_HOLD</code> reader - the hold time of stage3","Field <code>WDT_STG3_HOLD</code> writer - the hold time of stage3","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - the hold time of stage3","Bits 0:31 - the hold time of stage3","Register <code>WDTFEED</code> writer","rtc configure register","Field <code>WDT_FEED</code> writer - sw feed rtc wdt","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - sw feed rtc wdt","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","rtc configure register","Field <code>WDT_WKEY</code> reader - the key of rtc wdt","Field <code>WDT_WKEY</code> writer - the key of rtc wdt","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - the key of rtc wdt","Bits 0:31 - the key of rtc wdt","Register <code>XTAL32K_CLK_FACTOR</code> reader","Register <code>XTAL32K_CLK_FACTOR</code> writer","Field <code>XTAL32K_CLK_FACTOR</code> reader - xtal 32k watch dog …","rtc configure register","Field <code>XTAL32K_CLK_FACTOR</code> writer - xtal 32k watch dog …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - xtal 32k watch dog backup clock factor","Bits 0:31 - xtal 32k watch dog backup clock factor","Register <code>XTAL32K_CONF</code> reader","Register <code>XTAL32K_CONF</code> writer","rtc configure register","Field <code>XTAL32K_RESTART_WAIT</code> reader - cycles to wait to …","Field <code>XTAL32K_RESTART_WAIT</code> writer - cycles to wait to …","Field <code>XTAL32K_RETURN_WAIT</code> reader - cycles to wait to …","Field <code>XTAL32K_RETURN_WAIT</code> writer - cycles to wait to …","Field <code>XTAL32K_STABLE_THRES</code> reader - if restarted xtal32k …","Field <code>XTAL32K_STABLE_THRES</code> writer - if restarted xtal32k …","Field <code>XTAL32K_WDT_TIMEOUT</code> reader - If no clock detected …","Field <code>XTAL32K_WDT_TIMEOUT</code> writer - If no clock detected …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 4:19 - cycles to wait to repower on xtal 32k","Bits 4:19 - cycles to wait to repower on xtal 32k","Bits 0:3 - cycles to wait to return noral xtal 32k","Bits 0:3 - cycles to wait to return noral xtal 32k","Bits 28:31 - if restarted xtal32k period is smaller than …","Bits 28:31 - if restarted xtal32k period is smaller than …","Bits 20:27 - If no clock detected for this amount of time","Bits 20:27 - If no clock detected for this amount of time","APB_PERIPHERAL_ACCESS_0 (rw) register accessor: …","APB_PERIPHERAL_ACCESS_1 (rw) register accessor: …","BACKUP_BUS_PMS_CONSTRAIN_0 (rw) register accessor: …","BACKUP_BUS_PMS_CONSTRAIN_1 (rw) register accessor: …","BACKUP_BUS_PMS_CONSTRAIN_2 (rw) register accessor: …","BACKUP_BUS_PMS_CONSTRAIN_3 (rw) register accessor: …","BACKUP_BUS_PMS_CONSTRAIN_4 (rw) register accessor: …","BACKUP_BUS_PMS_MONITOR_0 (rw) register accessor: …","BACKUP_BUS_PMS_MONITOR_1 (rw) register accessor: …","BACKUP_BUS_PMS_MONITOR_2 (r) register accessor: …","BACKUP_BUS_PMS_MONITOR_3 (r) register accessor: …","CACHE_MMU_ACCESS_0 (rw) register accessor: …","CACHE_MMU_ACCESS_1 (rw) register accessor: …","CACHE_TAG_ACCESS_0 (rw) register accessor: …","CACHE_TAG_ACCESS_1 (rw) register accessor: …","CLOCK_GATE (rw) register accessor: …","CORE_0_DRAM0_PMS_MONITOR_0 (rw) register accessor: …","CORE_0_DRAM0_PMS_MONITOR_1 (rw) register accessor: …","CORE_0_DRAM0_PMS_MONITOR_2 (r) register accessor: …","CORE_0_DRAM0_PMS_MONITOR_3 (r) register accessor: …","CORE_0_IRAM0_PMS_MONITOR_0 (rw) register accessor: …","CORE_0_IRAM0_PMS_MONITOR_1 (rw) register accessor: …","CORE_0_IRAM0_PMS_MONITOR_2 (r) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_0 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_1 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_10 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_2 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_3 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_4 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_5 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_6 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_7 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_8 (rw) register accessor: …","CORE_0_PIF_PMS_CONSTRAIN_9 (rw) register accessor: …","CORE_0_PIF_PMS_MONITOR_0 (rw) register accessor: …","CORE_0_PIF_PMS_MONITOR_1 (rw) register accessor: …","CORE_0_PIF_PMS_MONITOR_2 (r) register accessor: …","CORE_0_PIF_PMS_MONITOR_3 (r) register accessor: …","CORE_0_PIF_PMS_MONITOR_4 (rw) register accessor: …","CORE_0_PIF_PMS_MONITOR_5 (r) register accessor: …","CORE_0_PIF_PMS_MONITOR_6 (r) register accessor: …","CORE_X_DRAM0_PMS_CONSTRAIN_0 (rw) register accessor: …","CORE_X_DRAM0_PMS_CONSTRAIN_1 (rw) register accessor: …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0 (rw) …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1 (rw) …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2 (rw) …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3 (rw) …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4 (rw) …","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5 (rw) …","CORE_X_IRAM0_PMS_CONSTRAIN_0 (rw) register accessor: …","CORE_X_IRAM0_PMS_CONSTRAIN_1 (rw) register accessor: …","CORE_X_IRAM0_PMS_CONSTRAIN_2 (rw) register accessor: …","DATE (rw) register accessor: SENSITIVE_DATE_REG","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0 (rw) register …","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1 (rw) register …","DMA_APBPERI_AES_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_AES_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_I2S0_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_I2S0_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_LC_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_LC_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_MAC_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_MAC_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_PMS_MONITOR_0 (rw) register accessor: …","DMA_APBPERI_PMS_MONITOR_1 (rw) register accessor: …","DMA_APBPERI_PMS_MONITOR_2 (r) register accessor: …","DMA_APBPERI_PMS_MONITOR_3 (r) register accessor: …","DMA_APBPERI_SHA_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_SHA_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_SPI2_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_SPI2_PMS_CONSTRAIN_1 (rw) register accessor: …","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0 (rw) register accessor: …","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1 (rw) register accessor: …","INTERNAL_SRAM_USAGE_0 (rw) register accessor: …","INTERNAL_SRAM_USAGE_1 (rw) register accessor: …","INTERNAL_SRAM_USAGE_3 (rw) register accessor: …","INTERNAL_SRAM_USAGE_4 (rw) register accessor: …","PRIVILEGE_MODE_SEL (rw) register accessor: …","PRIVILEGE_MODE_SEL_LOCK (rw) register accessor: …","REGION_PMS_CONSTRAIN_0 (rw) register accessor: …","REGION_PMS_CONSTRAIN_1 (rw) register accessor: …","REGION_PMS_CONSTRAIN_10 (rw) register accessor: …","REGION_PMS_CONSTRAIN_2 (rw) register accessor: …","REGION_PMS_CONSTRAIN_3 (rw) register accessor: …","REGION_PMS_CONSTRAIN_4 (rw) register accessor: …","REGION_PMS_CONSTRAIN_5 (rw) register accessor: …","REGION_PMS_CONSTRAIN_6 (rw) register accessor: …","REGION_PMS_CONSTRAIN_7 (rw) register accessor: …","REGION_PMS_CONSTRAIN_8 (rw) register accessor: …","REGION_PMS_CONSTRAIN_9 (rw) register accessor: …","ROM_TABLE (rw) register accessor: SENSITIVE_ROM_TABLE_REG","ROM_TABLE_LOCK (rw) register accessor: …","Register block","SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG","0x10 - SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG","SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG","0x14 - SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG","0x14c - SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG","0x150 - SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG","0x154 - SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG","0x158 - SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG","0x15c - SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG","SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG","0x160 - SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG","SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG","0x164 - SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG","SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG","0x168 - SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG","SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG","0x16c - SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG","","","SENSITIVE_CACHE_MMU_ACCESS_0_REG","0x30 - SENSITIVE_CACHE_MMU_ACCESS_0_REG","SENSITIVE_CACHE_MMU_ACCESS_1_REG","0x34 - SENSITIVE_CACHE_MMU_ACCESS_1_REG","SENSITIVE_CACHE_TAG_ACCESS_0_REG","0x28 - SENSITIVE_CACHE_TAG_ACCESS_0_REG","SENSITIVE_CACHE_TAG_ACCESS_1_REG","0x2c - SENSITIVE_CACHE_TAG_ACCESS_1_REG","SENSITIVE_CLOCK_GATE_REG_REG","0x170 - SENSITIVE_CLOCK_GATE_REG_REG","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG","0xc8 - SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG","0xcc - SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG","0xd0 - SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG","0xd4 - SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG","0xb4 - SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG","0xb8 - SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG","0xbc - SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG","0xd8 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG","0xdc - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG","0x100 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG","0xe0 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG","0xe4 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG","0xe8 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG","0xec - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG","0xf0 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG","0xf4 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG","0xf8 - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG","0xfc - SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG","0x130 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG","0x134 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG","0x138 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG","0x13c - SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG","0x140 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG","0x144 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG","SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG","0x148 - SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG","SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG","0xc0 - SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG","SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG","0xc4 - SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG","0x90 - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG","0x94 - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG","0x98 - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG","0x9c - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG","0xa0 - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG","0xa4 - …","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG","0xa8 - SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG","0xac - SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG","0xb0 - SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG","SENSITIVE_DATE_REG","0xffc - SENSITIVE_DATE_REG","SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG","0x78 - SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG","0x7c - SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG","0x68 - SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG","0x6c - SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG","0x58 - SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG","0x5c - SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG","0x48 - SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG","0x4c - SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG","0x60 - SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG","0x64 - SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG","0x50 - SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG","0x54 - SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG","0x80 - SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG","SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG","0x84 - SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG","SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG","0x88 - SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG","SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG","0x8c - SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG","SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG","0x70 - SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG","0x74 - SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG","0x38 - SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG","0x3c - SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG","SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG","0x40 - SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG","SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG","0x44 - SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG","Returns the argument unchanged.","SENSITIVE_INTERNAL_SRAM_USAGE_0_REG","0x18 - SENSITIVE_INTERNAL_SRAM_USAGE_0_REG","SENSITIVE_INTERNAL_SRAM_USAGE_1_REG","0x1c - SENSITIVE_INTERNAL_SRAM_USAGE_1_REG","SENSITIVE_INTERNAL_SRAM_USAGE_3_REG","0x20 - SENSITIVE_INTERNAL_SRAM_USAGE_3_REG","SENSITIVE_INTERNAL_SRAM_USAGE_4_REG","0x24 - SENSITIVE_INTERNAL_SRAM_USAGE_4_REG","Calls <code>U::from(self)</code>.","SENSITIVE_PRIVILEGE_MODE_SEL_REG","0x0c - SENSITIVE_PRIVILEGE_MODE_SEL_REG","SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG","0x08 - SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG","SENSITIVE_REGION_PMS_CONSTRAIN_0_REG","0x104 - SENSITIVE_REGION_PMS_CONSTRAIN_0_REG","SENSITIVE_REGION_PMS_CONSTRAIN_1_REG","0x108 - SENSITIVE_REGION_PMS_CONSTRAIN_1_REG","SENSITIVE_REGION_PMS_CONSTRAIN_10_REG","0x12c - SENSITIVE_REGION_PMS_CONSTRAIN_10_REG","SENSITIVE_REGION_PMS_CONSTRAIN_2_REG","0x10c - SENSITIVE_REGION_PMS_CONSTRAIN_2_REG","SENSITIVE_REGION_PMS_CONSTRAIN_3_REG","0x110 - SENSITIVE_REGION_PMS_CONSTRAIN_3_REG","SENSITIVE_REGION_PMS_CONSTRAIN_4_REG","0x114 - SENSITIVE_REGION_PMS_CONSTRAIN_4_REG","SENSITIVE_REGION_PMS_CONSTRAIN_5_REG","0x118 - SENSITIVE_REGION_PMS_CONSTRAIN_5_REG","SENSITIVE_REGION_PMS_CONSTRAIN_6_REG","0x11c - SENSITIVE_REGION_PMS_CONSTRAIN_6_REG","SENSITIVE_REGION_PMS_CONSTRAIN_7_REG","0x120 - SENSITIVE_REGION_PMS_CONSTRAIN_7_REG","SENSITIVE_REGION_PMS_CONSTRAIN_8_REG","0x124 - SENSITIVE_REGION_PMS_CONSTRAIN_8_REG","SENSITIVE_REGION_PMS_CONSTRAIN_9_REG","0x128 - SENSITIVE_REGION_PMS_CONSTRAIN_9_REG","SENSITIVE_ROM_TABLE_REG","0x04 - SENSITIVE_ROM_TABLE_REG","SENSITIVE_ROM_TABLE_LOCK_REG","0x00 - SENSITIVE_ROM_TABLE_LOCK_REG","","","","SENSITIVE_APB_PERIPHERAL_ACCESS_0_REG","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> reader - …","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> writer - …","Register <code>APB_PERIPHERAL_ACCESS_0</code> reader","Register <code>APB_PERIPHERAL_ACCESS_0</code> writer","Bit 0 - apb_peripheral_access_lock","Bit 0 - apb_peripheral_access_lock","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_APB_PERIPHERAL_ACCESS_1_REG","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> reader - …","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> writer - …","Register <code>APB_PERIPHERAL_ACCESS_1</code> reader","Register <code>APB_PERIPHERAL_ACCESS_1</code> writer","Bit 0 - apb_peripheral_access_split_burst","Bit 0 - apb_peripheral_access_split_burst","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_0_REG","Field <code>BACKUP_BUS_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>BACKUP_BUS_PMS_CONSTRAIN_0</code> reader","Register <code>BACKUP_BUS_PMS_CONSTRAIN_0</code> writer","Bit 0 - backup_bus_pms_constrain_lock","Bit 0 - backup_bus_pms_constrain_lock","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1_REG","Field <code>BACKUP_BUS_PMS_CONSTRAIN_FE2</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_FE2</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_FE</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_FE</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_GPIO</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_GPIO</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2C</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2C</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_IO_MUX</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_IO_MUX</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_MISC</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_MISC</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RTC</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RTC</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMER</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMER</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UART1</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UART1</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UART</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UART</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_WDG</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_WDG</code> writer - …","Register <code>BACKUP_BUS_PMS_CONSTRAIN_1</code> reader","Register <code>BACKUP_BUS_PMS_CONSTRAIN_1</code> writer","Bits 10:11 - backup_bus_pms_constrain_fe","Bits 10:11 - backup_bus_pms_constrain_fe","Bits 8:9 - backup_bus_pms_constrain_fe2","Bits 8:9 - backup_bus_pms_constrain_fe2","Bits 4:5 - backup_bus_pms_constrain_g0spi_0","Bits 4:5 - backup_bus_pms_constrain_g0spi_0","Bits 2:3 - backup_bus_pms_constrain_g0spi_1","Bits 2:3 - backup_bus_pms_constrain_g0spi_1","Bits 6:7 - backup_bus_pms_constrain_gpio","Bits 6:7 - backup_bus_pms_constrain_gpio","Bits 26:27 - backup_bus_pms_constrain_i2c","Bits 26:27 - backup_bus_pms_constrain_i2c","Bits 16:17 - backup_bus_pms_constrain_io_mux","Bits 16:17 - backup_bus_pms_constrain_io_mux","Bits 24:25 - backup_bus_pms_constrain_misc","Bits 24:25 - backup_bus_pms_constrain_misc","Bits 14:15 - backup_bus_pms_constrain_rtc","Bits 14:15 - backup_bus_pms_constrain_rtc","Bits 12:13 - backup_bus_pms_constrain_timer","Bits 12:13 - backup_bus_pms_constrain_timer","Bits 0:1 - backup_bus_pms_constrain_uart","Bits 0:1 - backup_bus_pms_constrain_uart","Bits 30:31 - backup_bus_pms_constrain_uart1","Bits 30:31 - backup_bus_pms_constrain_uart1","Bits 18:19 - backup_bus_pms_constrain_wdg","Bits 18:19 - backup_bus_pms_constrain_wdg","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_2_REG","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BB</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BB</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BT</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BT</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_LEDC</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_LEDC</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RMT</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RMT</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UHCI0</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_UHCI0</code> writer - …","Register <code>BACKUP_BUS_PMS_CONSTRAIN_2</code> reader","Register <code>BACKUP_BUS_PMS_CONSTRAIN_2</code> writer","Bits 22:23 - backup_bus_pms_constrain_bb","Bits 22:23 - backup_bus_pms_constrain_bb","Bits 0:1 - backup_bus_pms_constrain_bt","Bits 0:1 - backup_bus_pms_constrain_bt","Bits 4:5 - backup_bus_pms_constrain_i2c_ext0","Bits 4:5 - backup_bus_pms_constrain_i2c_ext0","Bits 16:17 - backup_bus_pms_constrain_ledc","Bits 16:17 - backup_bus_pms_constrain_ledc","Bits 10:11 - backup_bus_pms_constrain_rmt","Bits 10:11 - backup_bus_pms_constrain_rmt","Bits 30:31 - backup_bus_pms_constrain_systimer","Bits 30:31 - backup_bus_pms_constrain_systimer","Bits 26:27 - backup_bus_pms_constrain_timergroup","Bits 26:27 - backup_bus_pms_constrain_timergroup","Bits 28:29 - backup_bus_pms_constrain_timergroup1","Bits 28:29 - backup_bus_pms_constrain_timergroup1","Bits 6:7 - backup_bus_pms_constrain_uhci0","Bits 6:7 - backup_bus_pms_constrain_uhci0","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_3_REG","Field <code>BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CAN</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CAN</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2S1</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_I2S1</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_PWR</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_PWR</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RWBT</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_RWBT</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_SPI_2</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_SPI_2</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC</code> writer - …","Register <code>BACKUP_BUS_PMS_CONSTRAIN_3</code> reader","Register <code>BACKUP_BUS_PMS_CONSTRAIN_3</code> writer","Bits 4:5 - backup_bus_pms_constrain_apb_ctrl","Bits 4:5 - backup_bus_pms_constrain_apb_ctrl","Bits 10:11 - backup_bus_pms_constrain_can","Bits 10:11 - backup_bus_pms_constrain_can","Bits 14:15 - backup_bus_pms_constrain_i2s1","Bits 14:15 - backup_bus_pms_constrain_i2s1","Bits 28:29 - backup_bus_pms_constrain_pwr","Bits 28:29 - backup_bus_pms_constrain_pwr","Bits 22:23 - backup_bus_pms_constrain_rwbt","Bits 22:23 - backup_bus_pms_constrain_rwbt","Bits 0:1 - backup_bus_pms_constrain_spi_2","Bits 0:1 - backup_bus_pms_constrain_spi_2","Bits 26:27 - backup_bus_pms_constrain_wifimac","Bits 26:27 - backup_bus_pms_constrain_wifimac","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_4_REG","Field <code>BACKUP_BUS_PMS_CONSTRAIN_APB_ADC</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_APB_ADC</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BT_PWR</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_BT_PWR</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE</code> writer - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP</code> reader - …","Field <code>BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP</code> writer - …","Register <code>BACKUP_BUS_PMS_CONSTRAIN_4</code> reader","Register <code>BACKUP_BUS_PMS_CONSTRAIN_4</code> writer","Bits 8:9 - backup_bus_pms_constrain_apb_adc","Bits 8:9 - backup_bus_pms_constrain_apb_adc","Bits 12:13 - backup_bus_pms_constrain_bt_pwr","Bits 12:13 - backup_bus_pms_constrain_bt_pwr","Bits 6:7 - backup_bus_pms_constrain_crypto_dma","Bits 6:7 - backup_bus_pms_constrain_crypto_dma","Bits 4:5 - backup_bus_pms_constrain_crypto_peri","Bits 4:5 - backup_bus_pms_constrain_crypto_peri","Bits 14:15 - backup_bus_pms_constrain_usb_device","Bits 14:15 - backup_bus_pms_constrain_usb_device","Bits 2:3 - backup_bus_pms_constrain_usb_wrap","Bits 2:3 - backup_bus_pms_constrain_usb_wrap","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_MONITOR_0_REG","Field <code>BACKUP_BUS_PMS_MONITOR_LOCK</code> reader - …","Field <code>BACKUP_BUS_PMS_MONITOR_LOCK</code> writer - …","Register <code>BACKUP_BUS_PMS_MONITOR_0</code> reader","Register <code>BACKUP_BUS_PMS_MONITOR_0</code> writer","Bit 0 - backup_bus_pms_monitor_lock","Bit 0 - backup_bus_pms_monitor_lock","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_MONITOR_1_REG","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR</code> reader - …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR</code> writer - …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_EN</code> reader - …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_EN</code> writer - …","Register <code>BACKUP_BUS_PMS_MONITOR_1</code> reader","Register <code>BACKUP_BUS_PMS_MONITOR_1</code> writer","Bit 0 - backup_bus_pms_monitor_violate_clr","Bit 0 - backup_bus_pms_monitor_violate_clr","Bit 1 - backup_bus_pms_monitor_violate_en","Bit 1 - backup_bus_pms_monitor_violate_en","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_MONITOR_2_REG","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR</code> reader - …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE</code> reader - …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS</code> reader …","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE</code> reader …","Register <code>BACKUP_BUS_PMS_MONITOR_2</code> reader","Bit 0 - backup_bus_pms_monitor_violate_intr","Bits 3:5 - backup_bus_pms_monitor_violate_status_hsize","Bits 1:2 - backup_bus_pms_monitor_violate_status_htrans","Bit 6 - backup_bus_pms_monitor_violate_status_hwrite","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_BACKUP_BUS_PMS_MONITOR_3_REG","Field <code>BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR</code> reader - …","Register <code>BACKUP_BUS_PMS_MONITOR_3</code> reader","Bits 0:31 - backup_bus_pms_monitor_violate_haddr","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CACHE_MMU_ACCESS_0_REG","Field <code>CACHE_MMU_ACCESS_LOCK</code> reader - cache_mmu_access_lock","Field <code>CACHE_MMU_ACCESS_LOCK</code> writer - cache_mmu_access_lock","Register <code>CACHE_MMU_ACCESS_0</code> reader","Register <code>CACHE_MMU_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - cache_mmu_access_lock","Bit 0 - cache_mmu_access_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CACHE_MMU_ACCESS_1_REG","Field <code>PRO_MMU_RD_ACS</code> reader - pro_mmu_rd_acs","Field <code>PRO_MMU_RD_ACS</code> writer - pro_mmu_rd_acs","Field <code>PRO_MMU_WR_ACS</code> reader - pro_mmu_wr_acs","Field <code>PRO_MMU_WR_ACS</code> writer - pro_mmu_wr_acs","Register <code>CACHE_MMU_ACCESS_1</code> reader","Register <code>CACHE_MMU_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - pro_mmu_rd_acs","Bit 0 - pro_mmu_rd_acs","Bit 1 - pro_mmu_wr_acs","Bit 1 - pro_mmu_wr_acs","","","","SENSITIVE_CACHE_TAG_ACCESS_0_REG","Field <code>CACHE_TAG_ACCESS_LOCK</code> reader - cache_tag_access_lock","Field <code>CACHE_TAG_ACCESS_LOCK</code> writer - cache_tag_access_lock","Register <code>CACHE_TAG_ACCESS_0</code> reader","Register <code>CACHE_TAG_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - cache_tag_access_lock","Bit 0 - cache_tag_access_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CACHE_TAG_ACCESS_1_REG","Field <code>PRO_D_TAG_RD_ACS</code> reader - pro_d_tag_rd_acs","Field <code>PRO_D_TAG_RD_ACS</code> writer - pro_d_tag_rd_acs","Field <code>PRO_D_TAG_WR_ACS</code> reader - pro_d_tag_wr_acs","Field <code>PRO_D_TAG_WR_ACS</code> writer - pro_d_tag_wr_acs","Field <code>PRO_I_TAG_RD_ACS</code> reader - pro_i_tag_rd_acs","Field <code>PRO_I_TAG_RD_ACS</code> writer - pro_i_tag_rd_acs","Field <code>PRO_I_TAG_WR_ACS</code> reader - pro_i_tag_wr_acs","Field <code>PRO_I_TAG_WR_ACS</code> writer - pro_i_tag_wr_acs","Register <code>CACHE_TAG_ACCESS_1</code> reader","Register <code>CACHE_TAG_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - pro_d_tag_rd_acs","Bit 2 - pro_d_tag_rd_acs","Bit 3 - pro_d_tag_wr_acs","Bit 3 - pro_d_tag_wr_acs","Bit 0 - pro_i_tag_rd_acs","Bit 0 - pro_i_tag_rd_acs","Bit 1 - pro_i_tag_wr_acs","Bit 1 - pro_i_tag_wr_acs","","","","Field <code>CLK_EN</code> reader - clk_en","Field <code>CLK_EN</code> writer - clk_en","SENSITIVE_CLOCK_GATE_REG_REG","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clk_en","Bit 0 - clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_0_REG","Field <code>CORE_0_DRAM0_PMS_MONITOR_LOCK</code> reader - …","Field <code>CORE_0_DRAM0_PMS_MONITOR_LOCK</code> writer - …","Register <code>CORE_0_DRAM0_PMS_MONITOR_0</code> reader","Register <code>CORE_0_DRAM0_PMS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_dram0_pms_monitor_lock","Bit 0 - core_0_dram0_pms_monitor_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_1_REG","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR</code> reader - …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR</code> writer - …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN</code> reader - …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN</code> writer - …","Register <code>CORE_0_DRAM0_PMS_MONITOR_1</code> reader","Register <code>CORE_0_DRAM0_PMS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_dram0_pms_monitor_violate_clr","Bit 0 - core_0_dram0_pms_monitor_violate_clr","Bit 1 - core_0_dram0_pms_monitor_violate_en","Bit 1 - core_0_dram0_pms_monitor_violate_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_2_REG","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR</code> reader - …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR</code> reader …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK</code> reader …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD</code> reader …","Register <code>CORE_0_DRAM0_PMS_MONITOR_2</code> reader","","","Bit 0 - core_0_dram0_pms_monitor_violate_intr","Bits 4:27 - core_0_dram0_pms_monitor_violate_status_addr","Bit 1 - core_0_dram0_pms_monitor_violate_status_lock","Bits 2:3 - core_0_dram0_pms_monitor_violate_status_world","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_3_REG","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN</code> …","Field <code>CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR</code> reader - …","Register <code>CORE_0_DRAM0_PMS_MONITOR_3</code> reader","","","Bits 1:4 - core_0_dram0_pms_monitor_violate_status_byteen","Bit 0 - core_0_dram0_pms_monitor_violate_status_wr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_0_REG","Field <code>CORE_0_IRAM0_PMS_MONITOR_LOCK</code> reader - …","Field <code>CORE_0_IRAM0_PMS_MONITOR_LOCK</code> writer - …","Register <code>CORE_0_IRAM0_PMS_MONITOR_0</code> reader","Register <code>CORE_0_IRAM0_PMS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_iram0_pms_monitor_lock","Bit 0 - core_0_iram0_pms_monitor_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_1_REG","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR</code> reader - …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR</code> writer - …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN</code> reader - …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN</code> writer - …","Register <code>CORE_0_IRAM0_PMS_MONITOR_1</code> reader","Register <code>CORE_0_IRAM0_PMS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_iram0_pms_monitor_violate_clr","Bit 0 - core_0_iram0_pms_monitor_violate_clr","Bit 1 - core_0_iram0_pms_monitor_violate_en","Bit 1 - core_0_iram0_pms_monitor_violate_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_2_REG","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR</code> reader - …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR</code> reader …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE</code> …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD</code> reader …","Field <code>CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR</code> reader - …","Register <code>CORE_0_IRAM0_PMS_MONITOR_2</code> reader","","","Bit 0 - core_0_iram0_pms_monitor_violate_intr","Bits 5:28 - core_0_iram0_pms_monitor_violate_status_addr","Bit 2 - core_0_iram0_pms_monitor_violate_status_loadstore","Bits 3:4 - core_0_iram0_pms_monitor_violate_status_world","Bit 1 - core_0_iram0_pms_monitor_violate_status_wr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_0_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_0</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_pif_pms_constrain_lock","Bit 0 - core_0_pif_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_1_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_1</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 10:11 - core_0_pif_pms_constrain_world_0_fe","Bits 10:11 - core_0_pif_pms_constrain_world_0_fe","Bits 8:9 - core_0_pif_pms_constrain_world_0_fe2","Bits 8:9 - core_0_pif_pms_constrain_world_0_fe2","Bits 4:5 - core_0_pif_pms_constrain_world_0_g0spi_0","Bits 4:5 - core_0_pif_pms_constrain_world_0_g0spi_0","Bits 2:3 - core_0_pif_pms_constrain_world_0_g0spi_1","Bits 2:3 - core_0_pif_pms_constrain_world_0_g0spi_1","Bits 6:7 - core_0_pif_pms_constrain_world_0_gpio","Bits 6:7 - core_0_pif_pms_constrain_world_0_gpio","Bits 26:27 - core_0_pif_pms_constrain_world_0_i2c","Bits 26:27 - core_0_pif_pms_constrain_world_0_i2c","Bits 16:17 - core_0_pif_pms_constrain_world_0_io_mux","Bits 16:17 - core_0_pif_pms_constrain_world_0_io_mux","Bits 24:25 - core_0_pif_pms_constrain_world_0_misc","Bits 24:25 - core_0_pif_pms_constrain_world_0_misc","Bits 14:15 - core_0_pif_pms_constrain_world_0_rtc","Bits 14:15 - core_0_pif_pms_constrain_world_0_rtc","Bits 12:13 - core_0_pif_pms_constrain_world_0_timer","Bits 12:13 - core_0_pif_pms_constrain_world_0_timer","Bits 0:1 - core_0_pif_pms_constrain_world_0_uart","Bits 0:1 - core_0_pif_pms_constrain_world_0_uart","Bits 30:31 - core_0_pif_pms_constrain_world_0_uart1","Bits 30:31 - core_0_pif_pms_constrain_world_0_uart1","Bits 18:19 - core_0_pif_pms_constrain_world_0_wdg","Bits 18:19 - core_0_pif_pms_constrain_world_0_wdg","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_10_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_10</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_10</code> writer","Writes raw bits to the register.","","","Bits 3:5 - core_0_pif_pms_constrain_rtcfast_world_0_h","Bits 3:5 - core_0_pif_pms_constrain_rtcfast_world_0_h","Bits 0:2 - core_0_pif_pms_constrain_rtcfast_world_0_l","Bits 0:2 - core_0_pif_pms_constrain_rtcfast_world_0_l","Bits 9:11 - core_0_pif_pms_constrain_rtcfast_world_1_h","Bits 9:11 - core_0_pif_pms_constrain_rtcfast_world_1_h","Bits 6:8 - core_0_pif_pms_constrain_rtcfast_world_1_l","Bits 6:8 - core_0_pif_pms_constrain_rtcfast_world_1_l","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_2_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_2</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_2</code> writer","Writes raw bits to the register.","","","Bits 22:23 - core_0_pif_pms_constrain_world_0_bb","Bits 22:23 - core_0_pif_pms_constrain_world_0_bb","Bits 0:1 - core_0_pif_pms_constrain_world_0_bt","Bits 0:1 - core_0_pif_pms_constrain_world_0_bt","Bits 4:5 - core_0_pif_pms_constrain_world_0_i2c_ext0","Bits 4:5 - core_0_pif_pms_constrain_world_0_i2c_ext0","Bits 16:17 - core_0_pif_pms_constrain_world_0_ledc","Bits 16:17 - core_0_pif_pms_constrain_world_0_ledc","Bits 10:11 - core_0_pif_pms_constrain_world_0_rmt","Bits 10:11 - core_0_pif_pms_constrain_world_0_rmt","Bits 30:31 - core_0_pif_pms_constrain_world_0_systimer","Bits 30:31 - core_0_pif_pms_constrain_world_0_systimer","Bits 26:27 - core_0_pif_pms_constrain_world_0_timergroup","Bits 26:27 - core_0_pif_pms_constrain_world_0_timergroup","Bits 28:29 - core_0_pif_pms_constrain_world_0_timergroup1","Bits 28:29 - core_0_pif_pms_constrain_world_0_timergroup1","Bits 6:7 - core_0_pif_pms_constrain_world_0_uhci0","Bits 6:7 - core_0_pif_pms_constrain_world_0_uhci0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_3_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_3</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_3</code> writer","Writes raw bits to the register.","","","Bits 4:5 - core_0_pif_pms_constrain_world_0_apb_ctrl","Bits 4:5 - core_0_pif_pms_constrain_world_0_apb_ctrl","Bits 10:11 - core_0_pif_pms_constrain_world_0_can","Bits 10:11 - core_0_pif_pms_constrain_world_0_can","Bits 14:15 - core_0_pif_pms_constrain_world_0_i2s1","Bits 14:15 - core_0_pif_pms_constrain_world_0_i2s1","Bits 28:29 - core_0_pif_pms_constrain_world_0_pwr","Bits 28:29 - core_0_pif_pms_constrain_world_0_pwr","Bits 22:23 - core_0_pif_pms_constrain_world_0_rwbt","Bits 22:23 - core_0_pif_pms_constrain_world_0_rwbt","Bits 0:1 - core_0_pif_pms_constrain_world_0_spi_2","Bits 0:1 - core_0_pif_pms_constrain_world_0_spi_2","Bits 26:27 - core_0_pif_pms_constrain_world_0_wifimac","Bits 26:27 - core_0_pif_pms_constrain_world_0_wifimac","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_4_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER</code> …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER</code> …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_4</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_4</code> writer","Writes raw bits to the register.","","","Bits 26:27 - core_0_pif_pms_constrain_world_0_ad","Bits 26:27 - core_0_pif_pms_constrain_world_0_ad","Bits 8:9 - core_0_pif_pms_constrain_world_0_apb_adc","Bits 8:9 - core_0_pif_pms_constrain_world_0_apb_adc","Bits 12:13 - core_0_pif_pms_constrain_world_0_bt_pwr","Bits 12:13 - core_0_pif_pms_constrain_world_0_bt_pwr","Bits 24:25 - core_0_pif_pms_constrain_world_0_cache_config","Bits 24:25 - core_0_pif_pms_constrain_world_0_cache_config","Bits 6:7 - core_0_pif_pms_constrain_world_0_crypto_dma","Bits 6:7 - core_0_pif_pms_constrain_world_0_crypto_dma","Bits 4:5 - core_0_pif_pms_constrain_world_0_crypto_peri","Bits 4:5 - core_0_pif_pms_constrain_world_0_crypto_peri","Bits 28:29 - core_0_pif_pms_constrain_world_0_dio","Bits 28:29 - core_0_pif_pms_constrain_world_0_dio","Bits 22:23 - core_0_pif_pms_constrain_world_0_dma_copy","Bits 22:23 - core_0_pif_pms_constrain_world_0_dma_copy","Bits 20:21 - core_0_pif_pms_constrain_world_0_interrupt","Bits 20:21 - core_0_pif_pms_constrain_world_0_interrupt","Bits 18:19 - core_0_pif_pms_constrain_world_0_sensitive","Bits 18:19 - core_0_pif_pms_constrain_world_0_sensitive","Bits 16:17 - core_0_pif_pms_constrain_world_0_system","Bits 16:17 - core_0_pif_pms_constrain_world_0_system","Bits 14:15 - core_0_pif_pms_constrain_world_0_usb_device","Bits 14:15 - core_0_pif_pms_constrain_world_0_usb_device","Bits 2:3 - core_0_pif_pms_constrain_world_0_usb_wrap","Bits 2:3 - core_0_pif_pms_constrain_world_0_usb_wrap","Bits 30:31 - …","Bits 30:31 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_5_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_5</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_5</code> writer","Writes raw bits to the register.","","","Bits 10:11 - core_0_pif_pms_constrain_world_1_fe","Bits 10:11 - core_0_pif_pms_constrain_world_1_fe","Bits 8:9 - core_0_pif_pms_constrain_world_1_fe2","Bits 8:9 - core_0_pif_pms_constrain_world_1_fe2","Bits 4:5 - core_0_pif_pms_constrain_world_1_g0spi_0","Bits 4:5 - core_0_pif_pms_constrain_world_1_g0spi_0","Bits 2:3 - core_0_pif_pms_constrain_world_1_g0spi_1","Bits 2:3 - core_0_pif_pms_constrain_world_1_g0spi_1","Bits 6:7 - core_0_pif_pms_constrain_world_1_gpio","Bits 6:7 - core_0_pif_pms_constrain_world_1_gpio","Bits 26:27 - core_0_pif_pms_constrain_world_1_i2c","Bits 26:27 - core_0_pif_pms_constrain_world_1_i2c","Bits 16:17 - core_0_pif_pms_constrain_world_1_io_mux","Bits 16:17 - core_0_pif_pms_constrain_world_1_io_mux","Bits 24:25 - core_0_pif_pms_constrain_world_1_misc","Bits 24:25 - core_0_pif_pms_constrain_world_1_misc","Bits 14:15 - core_0_pif_pms_constrain_world_1_rtc","Bits 14:15 - core_0_pif_pms_constrain_world_1_rtc","Bits 12:13 - core_0_pif_pms_constrain_world_1_timer","Bits 12:13 - core_0_pif_pms_constrain_world_1_timer","Bits 0:1 - core_0_pif_pms_constrain_world_1_uart","Bits 0:1 - core_0_pif_pms_constrain_world_1_uart","Bits 30:31 - core_0_pif_pms_constrain_world_1_uart1","Bits 30:31 - core_0_pif_pms_constrain_world_1_uart1","Bits 18:19 - core_0_pif_pms_constrain_world_1_wdg","Bits 18:19 - core_0_pif_pms_constrain_world_1_wdg","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_6_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_6</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_6</code> writer","Writes raw bits to the register.","","","Bits 22:23 - core_0_pif_pms_constrain_world_1_bb","Bits 22:23 - core_0_pif_pms_constrain_world_1_bb","Bits 0:1 - core_0_pif_pms_constrain_world_1_bt","Bits 0:1 - core_0_pif_pms_constrain_world_1_bt","Bits 4:5 - core_0_pif_pms_constrain_world_1_i2c_ext0","Bits 4:5 - core_0_pif_pms_constrain_world_1_i2c_ext0","Bits 16:17 - core_0_pif_pms_constrain_world_1_ledc","Bits 16:17 - core_0_pif_pms_constrain_world_1_ledc","Bits 10:11 - core_0_pif_pms_constrain_world_1_rmt","Bits 10:11 - core_0_pif_pms_constrain_world_1_rmt","Bits 30:31 - core_0_pif_pms_constrain_world_1_systimer","Bits 30:31 - core_0_pif_pms_constrain_world_1_systimer","Bits 26:27 - core_0_pif_pms_constrain_world_1_timergroup","Bits 26:27 - core_0_pif_pms_constrain_world_1_timergroup","Bits 28:29 - core_0_pif_pms_constrain_world_1_timergroup1","Bits 28:29 - core_0_pif_pms_constrain_world_1_timergroup1","Bits 6:7 - core_0_pif_pms_constrain_world_1_uhci0","Bits 6:7 - core_0_pif_pms_constrain_world_1_uhci0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_7_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC</code> writer - …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_7</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_7</code> writer","Writes raw bits to the register.","","","Bits 4:5 - core_0_pif_pms_constrain_world_1_apb_ctrl","Bits 4:5 - core_0_pif_pms_constrain_world_1_apb_ctrl","Bits 10:11 - core_0_pif_pms_constrain_world_1_can","Bits 10:11 - core_0_pif_pms_constrain_world_1_can","Bits 14:15 - core_0_pif_pms_constrain_world_1_i2s1","Bits 14:15 - core_0_pif_pms_constrain_world_1_i2s1","Bits 28:29 - core_0_pif_pms_constrain_world_1_pwr","Bits 28:29 - core_0_pif_pms_constrain_world_1_pwr","Bits 22:23 - core_0_pif_pms_constrain_world_1_rwbt","Bits 22:23 - core_0_pif_pms_constrain_world_1_rwbt","Bits 0:1 - core_0_pif_pms_constrain_world_1_spi_2","Bits 0:1 - core_0_pif_pms_constrain_world_1_spi_2","Bits 26:27 - core_0_pif_pms_constrain_world_1_wifimac","Bits 26:27 - core_0_pif_pms_constrain_world_1_wifimac","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_8_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI</code> reader …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI</code> writer …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP</code> reader - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP</code> writer - …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER</code> …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER</code> …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_8</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_8</code> writer","Writes raw bits to the register.","","","Bits 26:27 - core_0_pif_pms_constrain_world_1_ad","Bits 26:27 - core_0_pif_pms_constrain_world_1_ad","Bits 8:9 - core_0_pif_pms_constrain_world_1_apb_adc","Bits 8:9 - core_0_pif_pms_constrain_world_1_apb_adc","Bits 12:13 - core_0_pif_pms_constrain_world_1_bt_pwr","Bits 12:13 - core_0_pif_pms_constrain_world_1_bt_pwr","Bits 24:25 - core_0_pif_pms_constrain_world_1_cache_config","Bits 24:25 - core_0_pif_pms_constrain_world_1_cache_config","Bits 6:7 - core_0_pif_pms_constrain_world_1_crypto_dma","Bits 6:7 - core_0_pif_pms_constrain_world_1_crypto_dma","Bits 4:5 - core_0_pif_pms_constrain_world_1_crypto_peri","Bits 4:5 - core_0_pif_pms_constrain_world_1_crypto_peri","Bits 28:29 - core_0_pif_pms_constrain_world_1_dio","Bits 28:29 - core_0_pif_pms_constrain_world_1_dio","Bits 22:23 - core_0_pif_pms_constrain_world_1_dma_copy","Bits 22:23 - core_0_pif_pms_constrain_world_1_dma_copy","Bits 20:21 - core_0_pif_pms_constrain_world_1_interrupt","Bits 20:21 - core_0_pif_pms_constrain_world_1_interrupt","Bits 18:19 - core_0_pif_pms_constrain_world_1_sensitive","Bits 18:19 - core_0_pif_pms_constrain_world_1_sensitive","Bits 16:17 - core_0_pif_pms_constrain_world_1_system","Bits 16:17 - core_0_pif_pms_constrain_world_1_system","Bits 14:15 - core_0_pif_pms_constrain_world_1_usb_device","Bits 14:15 - core_0_pif_pms_constrain_world_1_usb_device","Bits 2:3 - core_0_pif_pms_constrain_world_1_usb_wrap","Bits 2:3 - core_0_pif_pms_constrain_world_1_usb_wrap","Bits 30:31 - …","Bits 30:31 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_9_REG","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0</code> …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0</code> …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1</code> …","Field <code>CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1</code> …","Register <code>CORE_0_PIF_PMS_CONSTRAIN_9</code> reader","Register <code>CORE_0_PIF_PMS_CONSTRAIN_9</code> writer","Writes raw bits to the register.","","","Bits 0:10 - …","Bits 0:10 - …","Bits 11:21 - …","Bits 11:21 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_0_REG","Field <code>CORE_0_PIF_PMS_MONITOR_LOCK</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_LOCK</code> writer - …","Register <code>CORE_0_PIF_PMS_MONITOR_0</code> reader","Register <code>CORE_0_PIF_PMS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_pif_pms_monitor_lock","Bit 0 - core_0_pif_pms_monitor_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_1_REG","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR</code> writer - …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_EN</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_EN</code> writer - …","Register <code>CORE_0_PIF_PMS_MONITOR_1</code> reader","Register <code>CORE_0_PIF_PMS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_pif_pms_monitor_violate_clr","Bit 0 - core_0_pif_pms_monitor_violate_clr","Bit 1 - core_0_pif_pms_monitor_violate_en","Bit 1 - core_0_pif_pms_monitor_violate_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_2_REG","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0</code> reader …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD</code> reader …","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE</code> reader …","Register <code>CORE_0_PIF_PMS_MONITOR_2</code> reader","","","Bit 0 - core_0_pif_pms_monitor_violate_intr","Bit 1 - core_0_pif_pms_monitor_violate_status_hport_0","Bits 2:4 - core_0_pif_pms_monitor_violate_status_hsize","Bits 6:7 - core_0_pif_pms_monitor_violate_status_hworld","Bit 5 - core_0_pif_pms_monitor_violate_status_hwrite","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_3_REG","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR</code> reader - …","Register <code>CORE_0_PIF_PMS_MONITOR_3</code> reader","","","Bits 0:31 - core_0_pif_pms_monitor_violate_status_haddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_4_REG","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR</code> writer - …","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN</code> writer - …","Register <code>CORE_0_PIF_PMS_MONITOR_4</code> reader","Register <code>CORE_0_PIF_PMS_MONITOR_4</code> writer","Writes raw bits to the register.","","","Bit 0 - core_0_pif_pms_monitor_nonword_violate_clr","Bit 0 - core_0_pif_pms_monitor_nonword_violate_clr","Bit 1 - core_0_pif_pms_monitor_nonword_violate_en","Bit 1 - core_0_pif_pms_monitor_nonword_violate_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_5_REG","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR</code> reader - …","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE</code> …","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD</code> …","Register <code>CORE_0_PIF_PMS_MONITOR_5</code> reader","","","Bit 0 - core_0_pif_pms_monitor_nonword_violate_intr","Bits 1:2 - …","Bits 3:4 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_0_PIF_PMS_MONITOR_6_REG","Field <code>CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR</code> …","Register <code>CORE_0_PIF_PMS_MONITOR_6</code> reader","","","Bits 0:31 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_0_REG","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>CORE_X_DRAM0_PMS_CONSTRAIN_0</code> reader","Register <code>CORE_X_DRAM0_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_x_dram0_pms_constrain_lock","Bit 0 - core_x_dram0_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_1_REG","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</code> reader - …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</code> writer - …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</code> reader - …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</code> writer - …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> writer …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> reader …","Field <code>CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> writer …","Register <code>CORE_X_DRAM0_PMS_CONSTRAIN_1</code> reader","Register <code>CORE_X_DRAM0_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 24:25 - core_x_dram0_pms_constrain_rom_world_0_pms","Bits 24:25 - core_x_dram0_pms_constrain_rom_world_0_pms","Bits 26:27 - core_x_dram0_pms_constrain_rom_world_1_pms","Bits 26:27 - core_x_dram0_pms_constrain_rom_world_1_pms","Bits 0:1 - core_x_dram0_pms_constrain_sram_world_0_pms_0","Bits 0:1 - core_x_dram0_pms_constrain_sram_world_0_pms_0","Bits 2:3 - core_x_dram0_pms_constrain_sram_world_0_pms_1","Bits 2:3 - core_x_dram0_pms_constrain_sram_world_0_pms_1","Bits 4:5 - core_x_dram0_pms_constrain_sram_world_0_pms_2","Bits 4:5 - core_x_dram0_pms_constrain_sram_world_0_pms_2","Bits 6:7 - core_x_dram0_pms_constrain_sram_world_0_pms_3","Bits 6:7 - core_x_dram0_pms_constrain_sram_world_0_pms_3","Bits 12:13 - core_x_dram0_pms_constrain_sram_world_1_pms_0","Bits 12:13 - core_x_dram0_pms_constrain_sram_world_1_pms_0","Bits 14:15 - core_x_dram0_pms_constrain_sram_world_1_pms_1","Bits 14:15 - core_x_dram0_pms_constrain_sram_world_1_pms_1","Bits 16:17 - core_x_dram0_pms_constrain_sram_world_1_pms_2","Bits 16:17 - core_x_dram0_pms_constrain_sram_world_1_pms_2","Bits 18:19 - core_x_dram0_pms_constrain_sram_world_1_pms_3","Bits 18:19 - core_x_dram0_pms_constrain_sram_world_1_pms_3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_REG","Field <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK</code> …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0</code> …","Writes raw bits to the register.","","","Bit 0 - core_x_iram0_dram0_dma_split_line_constrain_lock","Bit 0 - core_x_iram0_dram0_dma_split_line_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_REG","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0</code> writer - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1</code> writer - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2</code> writer - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR</code> reader - …","Field <code>CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR</code> writer - …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1</code> …","Writes raw bits to the register.","","","Bits 0:1 - core_x_iram0_dram0_dma_sram_category_0","Bits 0:1 - core_x_iram0_dram0_dma_sram_category_0","Bits 2:3 - core_x_iram0_dram0_dma_sram_category_1","Bits 2:3 - core_x_iram0_dram0_dma_sram_category_1","Bits 4:5 - core_x_iram0_dram0_dma_sram_category_2","Bits 4:5 - core_x_iram0_dram0_dma_sram_category_2","Bits 14:21 - core_x_iram0_dram0_dma_sram_splitaddr","Bits 14:21 - core_x_iram0_dram0_dma_sram_splitaddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_REG","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR</code> writer - …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2</code> …","Writes raw bits to the register.","","","Bits 0:1 - core_x_iram0_sram_line_0_category_0","Bits 0:1 - core_x_iram0_sram_line_0_category_0","Bits 2:3 - core_x_iram0_sram_line_0_category_1","Bits 2:3 - core_x_iram0_sram_line_0_category_1","Bits 4:5 - core_x_iram0_sram_line_0_category_2","Bits 4:5 - core_x_iram0_sram_line_0_category_2","Bits 14:21 - core_x_iram0_sram_line_0_splitaddr","Bits 14:21 - core_x_iram0_sram_line_0_splitaddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_REG","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2</code> writer - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR</code> reader - …","Field <code>CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR</code> writer - …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3</code> …","Writes raw bits to the register.","","","Bits 0:1 - core_x_iram0_sram_line_1_category_0","Bits 0:1 - core_x_iram0_sram_line_1_category_0","Bits 2:3 - core_x_iram0_sram_line_1_category_1","Bits 2:3 - core_x_iram0_sram_line_1_category_1","Bits 4:5 - core_x_iram0_sram_line_1_category_2","Bits 4:5 - core_x_iram0_sram_line_1_category_2","Bits 14:21 - core_x_iram0_sram_line_1_splitaddr","Bits 14:21 - core_x_iram0_sram_line_1_splitaddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR</code> writer - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_REG","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4</code> …","Writes raw bits to the register.","","","Bits 0:1 - core_x_dram0_dma_sram_line_0_category_0","Bits 0:1 - core_x_dram0_dma_sram_line_0_category_0","Bits 2:3 - core_x_dram0_dma_sram_line_0_category_1","Bits 2:3 - core_x_dram0_dma_sram_line_0_category_1","Bits 4:5 - core_x_dram0_dma_sram_line_0_category_2","Bits 4:5 - core_x_dram0_dma_sram_line_0_category_2","Bits 14:21 - core_x_dram0_dma_sram_line_0_splitaddr","Bits 14:21 - core_x_dram0_dma_sram_line_0_splitaddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2</code> writer - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR</code> reader - …","Field <code>CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR</code> writer - …","SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_REG","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5</code> …","Register <code>CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5</code> …","Writes raw bits to the register.","","","Bits 0:1 - core_x_dram0_dma_sram_line_1_category_0","Bits 0:1 - core_x_dram0_dma_sram_line_1_category_0","Bits 2:3 - core_x_dram0_dma_sram_line_1_category_1","Bits 2:3 - core_x_dram0_dma_sram_line_1_category_1","Bits 4:5 - core_x_dram0_dma_sram_line_1_category_2","Bits 4:5 - core_x_dram0_dma_sram_line_1_category_2","Bits 14:21 - core_x_dram0_dma_sram_line_1_splitaddr","Bits 14:21 - core_x_dram0_dma_sram_line_1_splitaddr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_0_REG","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_0</code> reader","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - core_x_iram0_pms_constrain_lock","Bit 0 - core_x_iram0_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_1_REG","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</code> reader - …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS</code> writer - …","Field …","Field …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> writer …","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_1</code> reader","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 18:20 - core_x_iram0_pms_constrain_rom_world_1_pms","Bits 18:20 - core_x_iram0_pms_constrain_rom_world_1_pms","Bits 12:14 - …","Bits 12:14 - …","Bits 0:2 - core_x_iram0_pms_constrain_sram_world_1_pms_0","Bits 0:2 - core_x_iram0_pms_constrain_sram_world_1_pms_0","Bits 3:5 - core_x_iram0_pms_constrain_sram_world_1_pms_1","Bits 3:5 - core_x_iram0_pms_constrain_sram_world_1_pms_1","Bits 6:8 - core_x_iram0_pms_constrain_sram_world_1_pms_2","Bits 6:8 - core_x_iram0_pms_constrain_sram_world_1_pms_2","Bits 9:11 - core_x_iram0_pms_constrain_sram_world_1_pms_3","Bits 9:11 - core_x_iram0_pms_constrain_sram_world_1_pms_3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_2_REG","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</code> reader - …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS</code> writer - …","Field …","Field …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> writer …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> reader …","Field <code>CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> writer …","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_2</code> reader","Register <code>CORE_X_IRAM0_PMS_CONSTRAIN_2</code> writer","Writes raw bits to the register.","","","Bits 18:20 - core_x_iram0_pms_constrain_rom_world_0_pms","Bits 18:20 - core_x_iram0_pms_constrain_rom_world_0_pms","Bits 12:14 - …","Bits 12:14 - …","Bits 0:2 - core_x_iram0_pms_constrain_sram_world_0_pms_0","Bits 0:2 - core_x_iram0_pms_constrain_sram_world_0_pms_0","Bits 3:5 - core_x_iram0_pms_constrain_sram_world_0_pms_1","Bits 3:5 - core_x_iram0_pms_constrain_sram_world_0_pms_1","Bits 6:8 - core_x_iram0_pms_constrain_sram_world_0_pms_2","Bits 6:8 - core_x_iram0_pms_constrain_sram_world_0_pms_2","Bits 9:11 - core_x_iram0_pms_constrain_sram_world_0_pms_3","Bits 9:11 - core_x_iram0_pms_constrain_sram_world_0_pms_3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - reg_date","SENSITIVE_DATE_REG","Field <code>DATE</code> writer - reg_date","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - reg_date","Bits 0:27 - reg_date","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_adc_dac_pms_constrain_lock","Bit 0 - dma_apbperi_adc_dac_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - …","Bits 0:1 - …","Bits 2:3 - …","Bits 2:3 - …","Bits 4:5 - …","Bits 4:5 - …","Bits 6:7 - …","Bits 6:7 - …","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_AES_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_AES_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_aes_pms_constrain_lock","Bit 0 - dma_apbperi_aes_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_AES_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_AES_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_0","Bits 0:1 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_0","Bits 2:3 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_1","Bits 2:3 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_1","Bits 4:5 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_2","Bits 4:5 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_2","Bits 6:7 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_3","Bits 6:7 - dma_apbperi_aes_pms_constrain_sram_world_0_pms_3","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_backup_pms_constrain_lock","Bit 0 - dma_apbperi_backup_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - …","Bits 0:1 - …","Bits 2:3 - …","Bits 2:3 - …","Bits 4:5 - …","Bits 4:5 - …","Bits 6:7 - …","Bits 6:7 - …","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_i2s0_pms_constrain_lock","Bit 0 - dma_apbperi_i2s0_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_I2S0_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - …","Bits 0:1 - …","Bits 2:3 - …","Bits 2:3 - …","Bits 4:5 - …","Bits 4:5 - …","Bits 6:7 - …","Bits 6:7 - …","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_LC_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_LC_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_lc_pms_constrain_lock","Bit 0 - dma_apbperi_lc_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_LC_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_LC_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_0","Bits 0:1 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_0","Bits 2:3 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_1","Bits 2:3 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_1","Bits 4:5 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_2","Bits 4:5 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_2","Bits 6:7 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_3","Bits 6:7 - dma_apbperi_lc_pms_constrain_sram_world_0_pms_3","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_mac_pms_constrain_lock","Bit 0 - dma_apbperi_mac_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_MAC_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_0","Bits 0:1 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_0","Bits 2:3 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_1","Bits 2:3 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_1","Bits 4:5 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_2","Bits 4:5 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_2","Bits 6:7 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_3","Bits 6:7 - dma_apbperi_mac_pms_constrain_sram_world_0_pms_3","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_PMS_MONITOR_0_REG","Field <code>DMA_APBPERI_PMS_MONITOR_LOCK</code> reader - …","Field <code>DMA_APBPERI_PMS_MONITOR_LOCK</code> writer - …","Register <code>DMA_APBPERI_PMS_MONITOR_0</code> reader","Register <code>DMA_APBPERI_PMS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_pms_monitor_lock","Bit 0 - dma_apbperi_pms_monitor_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_PMS_MONITOR_1_REG","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR</code> reader - …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR</code> writer - …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_EN</code> reader - …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_EN</code> writer - …","Register <code>DMA_APBPERI_PMS_MONITOR_1</code> reader","Register <code>DMA_APBPERI_PMS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_pms_monitor_violate_clr","Bit 0 - dma_apbperi_pms_monitor_violate_clr","Bit 1 - dma_apbperi_pms_monitor_violate_en","Bit 1 - dma_apbperi_pms_monitor_violate_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_PMS_MONITOR_2_REG","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR</code> reader - …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR</code> reader - …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD</code> reader …","Register <code>DMA_APBPERI_PMS_MONITOR_2</code> reader","","","Bit 0 - dma_apbperi_pms_monitor_violate_intr","Bits 3:26 - dma_apbperi_pms_monitor_violate_status_addr","Bits 1:2 - dma_apbperi_pms_monitor_violate_status_world","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_PMS_MONITOR_3_REG","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN</code> reader …","Field <code>DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR</code> reader - …","Register <code>DMA_APBPERI_PMS_MONITOR_3</code> reader","","","Bits 1:4 - dma_apbperi_pms_monitor_violate_status_byteen","Bit 0 - dma_apbperi_pms_monitor_violate_status_wr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_sha_pms_constrain_lock","Bit 0 - dma_apbperi_sha_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_SHA_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_0","Bits 0:1 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_0","Bits 2:3 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_1","Bits 2:3 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_1","Bits 4:5 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_2","Bits 4:5 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_2","Bits 6:7 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_3","Bits 6:7 - dma_apbperi_sha_pms_constrain_sram_world_0_pms_3","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_spi2_pms_constrain_lock","Bit 0 - dma_apbperi_spi2_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_SPI2_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - …","Bits 0:1 - …","Bits 2:3 - …","Bits 2:3 - …","Bits 4:5 - …","Bits 4:5 - …","Bits 6:7 - …","Bits 6:7 - …","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_REG","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0</code> reader","Register <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Bit 0 - dma_apbperi_uchi0_pms_constrain_lock","Bit 0 - dma_apbperi_uchi0_pms_constrain_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_REG","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Field <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3</code> …","Register <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1</code> reader","Register <code>DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - …","Bits 0:1 - …","Bits 2:3 - …","Bits 2:3 - …","Bits 4:5 - …","Bits 4:5 - …","Bits 6:7 - …","Bits 6:7 - …","Bits 12:13 - …","Bits 12:13 - …","Bits 14:15 - …","Bits 14:15 - …","Bits 16:17 - …","Bits 16:17 - …","Bits 18:19 - …","Bits 18:19 - …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SENSITIVE_INTERNAL_SRAM_USAGE_0_REG","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> reader - …","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> writer - …","Register <code>INTERNAL_SRAM_USAGE_0</code> reader","Register <code>INTERNAL_SRAM_USAGE_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - internal_sram_usage_lock","Bit 0 - internal_sram_usage_lock","Calls <code>U::from(self)</code>.","","","","SENSITIVE_INTERNAL_SRAM_USAGE_1_REG","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> reader - …","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> writer - …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> reader - …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> writer - …","Register <code>INTERNAL_SRAM_USAGE_1</code> reader","Register <code>INTERNAL_SRAM_USAGE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - internal_sram_usage_cpu_cache","Bit 0 - internal_sram_usage_cpu_cache","Bits 1:3 - internal_sram_usage_cpu_sram","Bits 1:3 - internal_sram_usage_cpu_sram","Calls <code>U::from(self)</code>.","","","","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> reader - …","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> writer - …","SENSITIVE_INTERNAL_SRAM_USAGE_3_REG","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> reader - …","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> writer - …","Register <code>INTERNAL_SRAM_USAGE_3</code> reader","Register <code>INTERNAL_SRAM_USAGE_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - internal_sram_alloc_mac_dump","Bit 3 - internal_sram_alloc_mac_dump","Bits 0:2 - internal_sram_usage_mac_dump_sram","Bits 0:2 - internal_sram_usage_mac_dump_sram","Calls <code>U::from(self)</code>.","","","","SENSITIVE_INTERNAL_SRAM_USAGE_4_REG","Field <code>INTERNAL_SRAM_USAGE_LOG_SRAM</code> reader - …","Field <code>INTERNAL_SRAM_USAGE_LOG_SRAM</code> writer - …","Register <code>INTERNAL_SRAM_USAGE_4</code> reader","Register <code>INTERNAL_SRAM_USAGE_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - internal_sram_usage_log_sram","Bit 0 - internal_sram_usage_log_sram","Calls <code>U::from(self)</code>.","","","","Field <code>PRIVILEGE_MODE_SEL</code> reader - privilege_mode_sel","SENSITIVE_PRIVILEGE_MODE_SEL_REG","Field <code>PRIVILEGE_MODE_SEL</code> writer - privilege_mode_sel","Register <code>PRIVILEGE_MODE_SEL</code> reader","Register <code>PRIVILEGE_MODE_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - privilege_mode_sel","Bit 0 - privilege_mode_sel","","","","Field <code>PRIVILEGE_MODE_SEL_LOCK</code> reader - …","SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_REG","Field <code>PRIVILEGE_MODE_SEL_LOCK</code> writer - …","Register <code>PRIVILEGE_MODE_SEL_LOCK</code> reader","Register <code>PRIVILEGE_MODE_SEL_LOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - privilege_mode_sel_lock","Bit 0 - privilege_mode_sel_lock","","","","Register <code>REGION_PMS_CONSTRAIN_0</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_0_REG","Field <code>REGION_PMS_CONSTRAIN_LOCK</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_LOCK</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - region_pms_constrain_lock","Bit 0 - region_pms_constrain_lock","","","","Register <code>REGION_PMS_CONSTRAIN_1</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_1_REG","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_0</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_0</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_1</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_1</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_2</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_2</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_3</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_3</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_4</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_4</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_5</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_5</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_6</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_0_AREA_6</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - region_pms_constrain_world_0_area_0","Bits 0:1 - region_pms_constrain_world_0_area_0","Bits 2:3 - region_pms_constrain_world_0_area_1","Bits 2:3 - region_pms_constrain_world_0_area_1","Bits 4:5 - region_pms_constrain_world_0_area_2","Bits 4:5 - region_pms_constrain_world_0_area_2","Bits 6:7 - region_pms_constrain_world_0_area_3","Bits 6:7 - region_pms_constrain_world_0_area_3","Bits 8:9 - region_pms_constrain_world_0_area_4","Bits 8:9 - region_pms_constrain_world_0_area_4","Bits 10:11 - region_pms_constrain_world_0_area_5","Bits 10:11 - region_pms_constrain_world_0_area_5","Bits 12:13 - region_pms_constrain_world_0_area_6","Bits 12:13 - region_pms_constrain_world_0_area_6","","","","Register <code>REGION_PMS_CONSTRAIN_10</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_10_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_7</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_7</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_7","Bits 0:29 - region_pms_constrain_addr_7","","","","Register <code>REGION_PMS_CONSTRAIN_2</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_2_REG","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_0</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_0</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_1</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_1</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_2</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_2</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_3</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_3</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_4</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_4</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_5</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_5</code> writer - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_6</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_WORLD_1_AREA_6</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - region_pms_constrain_world_1_area_0","Bits 0:1 - region_pms_constrain_world_1_area_0","Bits 2:3 - region_pms_constrain_world_1_area_1","Bits 2:3 - region_pms_constrain_world_1_area_1","Bits 4:5 - region_pms_constrain_world_1_area_2","Bits 4:5 - region_pms_constrain_world_1_area_2","Bits 6:7 - region_pms_constrain_world_1_area_3","Bits 6:7 - region_pms_constrain_world_1_area_3","Bits 8:9 - region_pms_constrain_world_1_area_4","Bits 8:9 - region_pms_constrain_world_1_area_4","Bits 10:11 - region_pms_constrain_world_1_area_5","Bits 10:11 - region_pms_constrain_world_1_area_5","Bits 12:13 - region_pms_constrain_world_1_area_6","Bits 12:13 - region_pms_constrain_world_1_area_6","","","","Register <code>REGION_PMS_CONSTRAIN_3</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_3_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_0</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_0</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_0","Bits 0:29 - region_pms_constrain_addr_0","","","","Register <code>REGION_PMS_CONSTRAIN_4</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_4_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_1</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_1</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_1","Bits 0:29 - region_pms_constrain_addr_1","","","","Register <code>REGION_PMS_CONSTRAIN_5</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_5_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_2</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_2</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_2","Bits 0:29 - region_pms_constrain_addr_2","","","","Register <code>REGION_PMS_CONSTRAIN_6</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_6_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_3</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_3</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_3","Bits 0:29 - region_pms_constrain_addr_3","","","","Register <code>REGION_PMS_CONSTRAIN_7</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_7_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_4</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_4</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_4","Bits 0:29 - region_pms_constrain_addr_4","","","","Register <code>REGION_PMS_CONSTRAIN_8</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_8_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_5</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_5</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_5","Bits 0:29 - region_pms_constrain_addr_5","","","","Register <code>REGION_PMS_CONSTRAIN_9</code> reader","SENSITIVE_REGION_PMS_CONSTRAIN_9_REG","Field <code>REGION_PMS_CONSTRAIN_ADDR_6</code> reader - …","Field <code>REGION_PMS_CONSTRAIN_ADDR_6</code> writer - …","Register <code>REGION_PMS_CONSTRAIN_9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - region_pms_constrain_addr_6","Bits 0:29 - region_pms_constrain_addr_6","","","","Register <code>ROM_TABLE</code> reader","Field <code>ROM_TABLE</code> reader - rom_table","SENSITIVE_ROM_TABLE_REG","Field <code>ROM_TABLE</code> writer - rom_table","Register <code>ROM_TABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - rom_table","Bits 0:31 - rom_table","","","","Register <code>ROM_TABLE_LOCK</code> reader","Field <code>ROM_TABLE_LOCK</code> reader - rom_table_lock","SENSITIVE_ROM_TABLE_LOCK_REG","Field <code>ROM_TABLE_LOCK</code> writer - rom_table_lock","Register <code>ROM_TABLE_LOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - rom_table_lock","Bit 0 - rom_table_lock","","","","BUSY (r) register accessor: Busy register.","CLEAR_IRQ (w) register accessor: Interrupt clear register.","CONTINUE (w) register accessor: Typical SHA configuration …","DATE (rw) register accessor: Date register.","DMA_BLOCK_NUM (rw) register accessor: DMA configuration …","DMA_CONTINUE (w) register accessor: DMA configuration …","DMA_START (w) register accessor: DMA configuration …","H_MEM (rw) register accessor: Sha H memory which contains …","IRQ_ENA (rw) register accessor: Interrupt enable register.","MODE (rw) register accessor: Initial configuration …","M_MEM (rw) register accessor: Sha M memory which contains …","Register block","START (w) register accessor: Typical SHA configuration …","T_LENGTH (rw) register accessor: SHA 512/t configuration …","T_STRING (rw) register accessor: SHA 512/t configuration …","","","Busy register.","0x18 - Busy register.","Interrupt clear register.","0x24 - Interrupt clear register.","Typical SHA configuration register 1.","0x14 - Typical SHA configuration register 1.","Date register.","0x2c - Date register.","DMA configuration register 0.","0x0c - DMA configuration register 0.","DMA configuration register 2.","0x20 - DMA configuration register 2.","DMA configuration register 1.","0x1c - DMA configuration register 1.","Returns the argument unchanged.","Sha H memory which contains intermediate hash or finial …","0x40..0x60 - Sha H memory which contains intermediate hash …","Iterator for array of: 0x40..0x60 - Sha H memory which …","Calls <code>U::from(self)</code>.","Interrupt enable register.","0x28 - Interrupt enable register.","Sha M memory which contains message.","0x80..0xc0 - Sha M memory which contains message.","Iterator for array of: 0x80..0xc0 - Sha M memory which …","Initial configuration register.","0x00 - Initial configuration register.","Typical SHA configuration register 0.","0x10 - Typical SHA configuration register 0.","SHA 512/t configuration register 1.","0x08 - SHA 512/t configuration register 1.","SHA 512/t configuration register 0.","0x04 - SHA 512/t configuration register 0.","","","","Busy register.","Register <code>BUSY</code> reader","Field <code>STATE</code> reader - Sha busy state. 1’b0: idle. 1’b1: …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Sha busy state. 1’b0: idle. 1’b1: busy.","","","","Field <code>CLEAR_INTERRUPT</code> writer - Clear sha interrupt.","Interrupt clear register.","Register <code>CLEAR_IRQ</code> writer","Writes raw bits to the register.","","","Bit 0 - Clear sha interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Typical SHA configuration register 1.","Field <code>CONTINUE</code> writer - Reserved.","Register <code>CONTINUE</code> writer","Writes raw bits to the register.","","","Bits 1:31 - Reserved.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Sha date information/ sha version …","Date register.","Field <code>DATE</code> writer - Sha date information/ sha version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Sha date information/ sha version information.","Bits 0:29 - Sha date information/ sha version information.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_BLOCK_NUM</code> reader - Dma-sha block number.","DMA configuration register 0.","Field <code>DMA_BLOCK_NUM</code> writer - Dma-sha block number.","Register <code>DMA_BLOCK_NUM</code> reader","Register <code>DMA_BLOCK_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:5 - Dma-sha block number.","Bits 0:5 - Dma-sha block number.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 2.","Field <code>DMA_CONTINUE</code> writer - Continue dma-sha.","Register <code>DMA_CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Continue dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 1.","Field <code>DMA_START</code> writer - Start dma-sha.","Register <code>DMA_START</code> writer","Writes raw bits to the register.","","","Bit 0 - Start dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Sha H memory which contains intermediate hash or finial …","Register <code>H_MEM[%s]</code> reader","Register <code>H_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_ENA</code> reader - Sha interrupt enable …","Field <code>INTERRUPT_ENA</code> writer - Sha interrupt enable …","Interrupt enable register.","Register <code>IRQ_ENA</code> reader","Register <code>IRQ_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Sha interrupt enable register. 1’b0: …","Bit 0 - Sha interrupt enable register. 1’b0: …","Calls <code>U::from(self)</code>.","","","","Sha M memory which contains message.","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MODE</code> reader - Sha mode.","Initial configuration register.","Field <code>MODE</code> writer - Sha mode.","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Sha mode.","Bits 0:2 - Sha mode.","","","","Typical SHA configuration register 0.","Field <code>START</code> writer - Reserved.","Register <code>START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:31 - Reserved.","","","","Register <code>T_LENGTH</code> reader","Field <code>T_LENGTH</code> reader - Sha t_length (used if and only if …","SHA 512/t configuration register 1.","Field <code>T_LENGTH</code> writer - Sha t_length (used if and only if …","Register <code>T_LENGTH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - Sha t_length (used if and only if mode == …","Bits 0:5 - Sha t_length (used if and only if mode == …","","","","Register <code>T_STRING</code> reader","Field <code>T_STRING</code> reader - Sha t_string (used if and only if …","SHA 512/t configuration register 0.","Field <code>T_STRING</code> writer - Sha t_string (used if and only if …","Register <code>T_STRING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Sha t_string (used if and only if mode == …","Bits 0:31 - Sha t_string (used if and only if mode == …","","","","CACHE_FCTRL (rw) register accessor: SPI0 bit mode control …","CLOCK (rw) register accessor: SPI clock division control …","CLOCK_GATE (rw) register accessor: SPI0 clk_gate register","CORE_CLK_SEL (rw) register accessor: SPI0 module clock …","CTRL (rw) register accessor: SPI0 control register.","CTRL1 (rw) register accessor: SPI0 control1 register.","CTRL2 (rw) register accessor: SPI0 control2 register.","DATE (rw) register accessor: Version control register","DIN_MODE (rw) register accessor: SPI0 input delay mode …","DIN_NUM (rw) register accessor: SPI0 input delay number …","DOUT_MODE (rw) register accessor: SPI0 output delay mode …","FSM (rw) register accessor: SPI0 FSM status register","MISC (rw) register accessor: SPI0 misc register","RD_STATUS (rw) register accessor: SPI0 read control …","Register block","TIMING_CALI (rw) register accessor: SPI0 timing …","USER (rw) register accessor: SPI0 user register.","USER1 (rw) register accessor: SPI0 user1 register.","USER2 (rw) register accessor: SPI0 user2 register.","","","SPI0 bit mode control register.","0x3c - SPI0 bit mode control register.","SPI clock division control register.","0x14 - SPI clock division control register.","SPI0 clk_gate register","0xdc - SPI0 clk_gate register","SPI0 module clock select register","0xe0 - SPI0 module clock select register","SPI0 control register.","0x08 - SPI0 control register.","SPI0 control1 register.","0x0c - SPI0 control1 register.","SPI0 control2 register.","0x10 - SPI0 control2 register.","Version control register","0x3fc - Version control register","SPI0 input delay mode control register","0xac - SPI0 input delay mode control register","SPI0 input delay number control register","0xb0 - SPI0 input delay number control register","SPI0 output delay mode control register","0xb4 - SPI0 output delay mode control register","Returns the argument unchanged.","SPI0 FSM status register","0x54 - SPI0 FSM status register","Calls <code>U::from(self)</code>.","SPI0 misc register","0x34 - SPI0 misc register","SPI0 read control register.","0x2c - SPI0 read control register.","SPI0 timing calibration register","0xa8 - SPI0 timing calibration register","","","","SPI0 user register.","0x18 - SPI0 user register.","SPI0 user1 register.","0x1c - SPI0 user1 register.","SPI0 user2 register.","0x20 - SPI0 user2 register.","SPI0 bit mode control register.","Field <code>CACHE_FLASH_USR_CMD</code> reader - For SPI0, cache read …","Field <code>CACHE_FLASH_USR_CMD</code> writer - For SPI0, cache read …","Field <code>CACHE_REQ_EN</code> reader - For SPI0, Cache access enable, …","Field <code>CACHE_REQ_EN</code> writer - For SPI0, Cache access enable, …","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI0, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI0, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_DUAL</code> writer - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> writer - For SPI0 flash, address phase …","Field <code>FDIN_DUAL</code> reader - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI0 flash, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI0 flash, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_DUAL</code> writer - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> writer - For SPI0 flash, dout phase apply …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 2 - For SPI0, cache read flash for user define …","Bit 2 - For SPI0, cache read flash for user define …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - Set this bit in 1-division …","Field <code>CLK_EQU_SYSCLK</code> writer - Set this bit in 1-division …","SPI clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - Set this bit in 1-division mode.","Bit 31 - Set this bit in 1-division mode.","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI0 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI0 module clock select register","Register <code>CORE_CLK_SEL</code> reader","Field <code>SPI01_CLK_SEL</code> reader - When the digital system clock …","Field <code>SPI01_CLK_SEL</code> writer - When the digital system clock …","Register <code>CORE_CLK_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - When the digital system clock selects PLL clock …","Bits 0:1 - When the digital system clock selects PLL clock …","","","","SPI0 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","SPI0 control1 register.","Register <code>CTRL1</code> reader","Field <code>RXFIFO_RST</code> writer - SPI0 RX FIFO reset signal.","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - SPI0 RX FIFO reset signal.","","","","Field <code>CS_HOLD_DELAY</code> reader - These bits are used to set …","Field <code>CS_HOLD_DELAY</code> writer - These bits are used to set …","Field <code>CS_HOLD_TIME</code> reader - Spi cs signal is delayed to …","Field <code>CS_HOLD_TIME</code> writer - Spi cs signal is delayed to …","Field <code>CS_SETUP_TIME</code> reader - (cycles-1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles-1) of prepare phase …","SPI0 control2 register.","Register <code>CTRL2</code> reader","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Bits 25:30 - These bits are used to set the minimum CS …","Bits 25:30 - These bits are used to set the minimum CS …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - SPI register version.","Version control register","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN0_MODE</code> writer - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> writer - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> writer - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> writer - the input signals are delayed by …","SPI0 input delay mode control register","Register <code>DIN_MODE</code> reader","Register <code>DIN_MODE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the input signals are delayed by system clock …","Bits 0:1 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN0_NUM</code> writer - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> writer - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> writer - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> writer - the input signals are delayed by …","SPI0 input delay number control register","Register <code>DIN_NUM</code> reader","Register <code>DIN_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the input signals are delayed by system clock …","Bits 0:1 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DOUT0_MODE</code> reader - the output signals are delayed …","Field <code>DOUT0_MODE</code> writer - the output signals are delayed …","Field <code>DOUT1_MODE</code> reader - the output signals are delayed …","Field <code>DOUT1_MODE</code> writer - the output signals are delayed …","Field <code>DOUT2_MODE</code> reader - the output signals are delayed …","Field <code>DOUT2_MODE</code> writer - the output signals are delayed …","Field <code>DOUT3_MODE</code> reader - the output signals are delayed …","Field <code>DOUT3_MODE</code> writer - the output signals are delayed …","SPI0 output delay mode control register","Register <code>DOUT_MODE</code> reader","Register <code>DOUT_MODE</code> writer","Writes raw bits to the register.","","","Bit 0 - the output signals are delayed by system clock …","Bit 0 - the output signals are delayed by system clock …","Bit 1 - the output signals are delayed by system clock …","Bit 1 - the output signals are delayed by system clock …","Bit 2 - the output signals are delayed by system clock …","Bit 2 - the output signals are delayed by system clock …","Bit 3 - the output signals are delayed by system clock …","Bit 3 - the output signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CSPI_LOCK_DELAY_TIME</code> reader - The lock delay time of …","Field <code>CSPI_LOCK_DELAY_TIME</code> writer - The lock delay time of …","Field <code>CSPI_ST</code> reader - The current status of SPI0 slave …","Field <code>EM_ST</code> reader - The current status of SPI0 master …","SPI0 FSM status register","Register <code>FSM</code> reader","Register <code>FSM</code> writer","Writes raw bits to the register.","","","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 0:3 - The current status of SPI0 slave FSM: …","Bits 4:6 - The current status of SPI0 master FSM: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> reader - The bit is used …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> writer - The bit is used …","Field <code>CSPI_ST_TRANS_END</code> reader - The bit is used to …","Field <code>CSPI_ST_TRANS_END</code> writer - The bit is used to …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI0 misc register","Register <code>MISC</code> reader","Field <code>TRANS_END_INT_ENA</code> reader - The bit is used to enable …","Field <code>TRANS_END_INT_ENA</code> writer - The bit is used to enable …","Field <code>TRANS_END</code> reader - The bit is used to indicate the …","Field <code>TRANS_END</code> writer - The bit is used to indicate the …","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 6 - The bit is used to enable the interrupt of …","Bit 6 - The bit is used to enable the interrupt of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 4 - The bit is used to enable the interrupt of …","Bit 4 - The bit is used to enable the interrupt of …","","","","Register <code>RD_STATUS</code> reader","SPI0 read control register.","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Field <code>EXTRA_DUMMY_CYCLELEN</code> writer - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI0 timing calibration register","Field <code>TIMING_CALI</code> writer - The bit is used to enable …","Field <code>TIMING_CLK_ENA</code> reader - The bit is used to enable …","Field <code>TIMING_CLK_ENA</code> writer - The bit is used to enable …","Register <code>TIMING_CALI</code> writer","Writes raw bits to the register.","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","Bit 1 - The bit is used to enable timing auto-calibration …","Bit 0 - The bit is used to enable timing adjust clock for …","Bit 0 - The bit is used to enable timing adjust clock for …","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Register <code>USER</code> reader","SPI0 user register.","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Register <code>USER1</code> reader","SPI0 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI0 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","ADDR (rw) register accessor: SPI1 address register","CACHE_FCTRL (rw) register accessor: SPI1 bit mode control …","CLOCK (rw) register accessor: SPI1 clock division control …","CLOCK_GATE (rw) register accessor: SPI1 clk_gate register","CMD (rw) register accessor: SPI1 memory command register","CTRL (rw) register accessor: SPI1 control register.","CTRL1 (rw) register accessor: SPI1 control1 register.","CTRL2 (w) register accessor: SPI1 control2 register.","DATE (rw) register accessor: Version control register","FLASH_SUS_CMD (rw) register accessor: SPI1 flash suspend …","FLASH_SUS_CTRL (rw) register accessor: SPI1 flash suspend …","FLASH_WAITI_CTRL (rw) register accessor: SPI1 wait idle …","INT_CLR (w) register accessor: SPI1 interrupt clear …","INT_ENA (rw) register accessor: SPI1 interrupt enable …","INT_RAW (rw) register accessor: SPI1 interrupt raw register","INT_ST (r) register accessor: SPI1 interrupt status …","MISC (rw) register accessor: SPI1 misc register","MISO_DLEN (rw) register accessor: SPI1 receive data bit …","MOSI_DLEN (rw) register accessor: SPI1 send data bit …","RD_STATUS (rw) register accessor: SPI1 status register.","Register block","SUS_STATUS (rw) register accessor: SPI1 flash suspend …","TIMING_CALI (rw) register accessor: SPI1 timing control …","TX_CRC (r) register accessor: SPI1 TX CRC data register.","USER (rw) register accessor: SPI1 user register.","USER1 (rw) register accessor: SPI1 user1 register.","USER2 (rw) register accessor: SPI1 user2 register.","W0 (rw) register accessor: SPI1 memory data buffer0","W1 (rw) register accessor: SPI1 memory data buffer1","W10 (rw) register accessor: SPI1 memory data buffer10","W11 (rw) register accessor: SPI1 memory data buffer11","W12 (rw) register accessor: SPI1 memory data buffer12","W13 (rw) register accessor: SPI1 memory data buffer13","W14 (rw) register accessor: SPI1 memory data buffer14","W15 (rw) register accessor: SPI1 memory data buffer15","W2 (rw) register accessor: SPI1 memory data buffer2","W3 (rw) register accessor: SPI1 memory data buffer3","W4 (rw) register accessor: SPI1 memory data buffer4","W5 (rw) register accessor: SPI1 memory data buffer5","W6 (rw) register accessor: SPI1 memory data buffer6","W7 (rw) register accessor: SPI1 memory data buffer7","W8 (rw) register accessor: SPI1 memory data buffer8","W9 (rw) register accessor: SPI1 memory data buffer9","SPI1 address register","0x04 - SPI1 address register","","","SPI1 bit mode control register.","0x3c - SPI1 bit mode control register.","SPI1 clock division control register.","0x14 - SPI1 clock division control register.","SPI1 clk_gate register","0xdc - SPI1 clk_gate register","SPI1 memory command register","0x00 - SPI1 memory command register","SPI1 control register.","0x08 - SPI1 control register.","SPI1 control1 register.","0x0c - SPI1 control1 register.","SPI1 control2 register.","0x10 - SPI1 control2 register.","Version control register","0x3fc - Version control register","SPI1 flash suspend command register","0xa0 - SPI1 flash suspend command register","SPI1 flash suspend control register","0x9c - SPI1 flash suspend control register","SPI1 wait idle control register","0x98 - SPI1 wait idle control register","Returns the argument unchanged.","SPI1 interrupt clear register","0xc4 - SPI1 interrupt clear register","SPI1 interrupt enable register","0xc0 - SPI1 interrupt enable register","SPI1 interrupt raw register","0xc8 - SPI1 interrupt raw register","SPI1 interrupt status register","0xcc - SPI1 interrupt status register","Calls <code>U::from(self)</code>.","SPI1 misc register","0x34 - SPI1 misc register","SPI1 receive data bit length control register.","0x28 - SPI1 receive data bit length control register.","SPI1 send data bit length control register.","0x24 - SPI1 send data bit length control register.","SPI1 status register.","0x2c - SPI1 status register.","SPI1 flash suspend status register","0xa4 - SPI1 flash suspend status register","SPI1 timing control register","0xa8 - SPI1 timing control register","","","SPI1 TX CRC data register.","0x38 - SPI1 TX CRC data register.","","SPI1 user register.","0x18 - SPI1 user register.","SPI1 user1 register.","0x1c - SPI1 user1 register.","SPI1 user2 register.","0x20 - SPI1 user2 register.","SPI1 memory data buffer0","0x58 - SPI1 memory data buffer0","SPI1 memory data buffer1","0x5c - SPI1 memory data buffer1","SPI1 memory data buffer10","0x80 - SPI1 memory data buffer10","SPI1 memory data buffer11","0x84 - SPI1 memory data buffer11","SPI1 memory data buffer12","0x88 - SPI1 memory data buffer12","SPI1 memory data buffer13","0x8c - SPI1 memory data buffer13","SPI1 memory data buffer14","0x90 - SPI1 memory data buffer14","SPI1 memory data buffer15","0x94 - SPI1 memory data buffer15","SPI1 memory data buffer2","0x60 - SPI1 memory data buffer2","SPI1 memory data buffer3","0x64 - SPI1 memory data buffer3","SPI1 memory data buffer4","0x68 - SPI1 memory data buffer4","SPI1 memory data buffer5","0x6c - SPI1 memory data buffer5","SPI1 memory data buffer6","0x70 - SPI1 memory data buffer6","SPI1 memory data buffer7","0x74 - SPI1 memory data buffer7","SPI1 memory data buffer8","0x78 - SPI1 memory data buffer8","SPI1 memory data buffer9","0x7c - SPI1 memory data buffer9","SPI1 address register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - In user mode, it is the …","Field <code>USR_ADDR_VALUE</code> writer - In user mode, it is the …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - In user mode, it is the memory address. other …","Bits 0:31 - In user mode, it is the memory address. other …","SPI1 bit mode control register.","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI1, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI1, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI1, address phase apply 2 …","Field <code>FADDR_DUAL</code> writer - For SPI1, address phase apply 2 …","Field <code>FADDR_QUAD</code> reader - For SPI1, address phase apply 4 …","Field <code>FADDR_QUAD</code> writer - For SPI1, address phase apply 4 …","Field <code>FDIN_DUAL</code> reader - For SPI1, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI1, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI1, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI1, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI1, dout phase apply 2 …","Field <code>FDOUT_DUAL</code> writer - For SPI1, dout phase apply 2 …","Field <code>FDOUT_QUAD</code> reader - For SPI1, dout phase apply 4 …","Field <code>FDOUT_QUAD</code> writer - For SPI1, dout phase apply 4 …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - reserved","Field <code>CLK_EQU_SYSCLK</code> writer - reserved","SPI1 clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - reserved","Bit 31 - reserved","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI1 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 memory command register","Field <code>FLASH_BE</code> reader - Block erase enable(32KB) . Block …","Field <code>FLASH_BE</code> writer - Block erase enable(32KB) . Block …","Field <code>FLASH_CE</code> reader - Chip erase enable. Chip erase …","Field <code>FLASH_CE</code> writer - Chip erase enable. Chip erase …","Field <code>FLASH_DP</code> reader - Drive Flash into power down. An …","Field <code>FLASH_DP</code> writer - Drive Flash into power down. An …","Field <code>FLASH_HPM</code> reader - Drive Flash into high performance …","Field <code>FLASH_HPM</code> writer - Drive Flash into high performance …","Field <code>FLASH_PE</code> reader - In user mode, it is set to …","Field <code>FLASH_PE</code> writer - In user mode, it is set to …","Field <code>FLASH_PP</code> reader - Page program enable(1 byte ~256 …","Field <code>FLASH_PP</code> writer - Page program enable(1 byte ~256 …","Field <code>FLASH_RDID</code> reader - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDID</code> writer - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDSR</code> reader - Read status register-1. Read …","Field <code>FLASH_RDSR</code> writer - Read status register-1. Read …","Field <code>FLASH_READ</code> reader - Read flash enable. Read flash …","Field <code>FLASH_READ</code> writer - Read flash enable. Read flash …","Field <code>FLASH_RES</code> reader - This bit combined with …","Field <code>FLASH_RES</code> writer - This bit combined with …","Field <code>FLASH_SE</code> reader - Sector erase enable(4KB). Sector …","Field <code>FLASH_SE</code> writer - Sector erase enable(4KB). Sector …","Field <code>FLASH_WRDI</code> reader - Write flash disable. Write …","Field <code>FLASH_WRDI</code> writer - Write flash disable. Write …","Field <code>FLASH_WREN</code> reader - Write flash enable. Write enable …","Field <code>FLASH_WREN</code> writer - Write flash enable. Write enable …","Field <code>FLASH_WRSR</code> reader - Write status register enable. …","Field <code>FLASH_WRSR</code> writer - Write status register enable. …","Field <code>MSPI_ST</code> reader - The current status of SPI1 slave …","Register <code>CMD</code> reader","Field <code>SPI1_MST_ST</code> reader - The current status of SPI1 …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 17 - In user mode, it is set to indicate that …","Bit 17 - In user mode, it is set to indicate that …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 27 - Read status register-1. Read status operation …","Bit 27 - Read status register-1. Read status operation …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 29 - Write flash disable. Write disable command will …","Bit 29 - Write flash disable. Write disable command will …","Bit 30 - Write flash enable. Write enable command will be …","Bit 30 - Write flash enable. Write enable command will be …","Bit 26 - Write status register enable. Write status …","Bit 26 - Write status register enable. Write status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:7 - The current status of SPI1 slave FSM: mspi_st. …","Bits 0:3 - The current status of SPI1 master FSM.","","","","Bit 18 - User define command enable. An operation will be …","Bit 18 - User define command enable. An operation will be …","SPI1 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FCS_CRC_EN</code> reader - For SPI1, initialize crc32 …","Field <code>FCS_CRC_EN</code> writer - For SPI1, initialize crc32 …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RESANDRES</code> reader - The Device ID is read out to …","Field <code>RESANDRES</code> writer - The Device ID is read out to …","Field <code>TX_CRC_EN</code> reader - For SPI1, enable crc32 when …","Field <code>TX_CRC_EN</code> writer - For SPI1, enable crc32 when …","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Field <code>WRSR_2B</code> reader - two bytes data will be written to …","Field <code>WRSR_2B</code> writer - two bytes data will be written to …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","","","Bit 11 - For SPI1, enable crc32 when writing encrypted …","Bit 11 - For SPI1, enable crc32 when writing encrypted …","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 22 - two bytes data will be written to status register …","Bit 22 - two bytes data will be written to status register …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>CS_HOLD_DLY_RES</code> reader - After RES/DP/HPM command is …","Field <code>CS_HOLD_DLY_RES</code> writer - After RES/DP/HPM command is …","SPI1 control1 register.","Register <code>CTRL1</code> reader","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 control2 register.","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_PER_COMMAND</code> reader - Program/Erase resume …","Field <code>FLASH_PER_COMMAND</code> writer - Program/Erase resume …","Field <code>FLASH_PES_COMMAND</code> reader - Program/Erase suspend …","Field <code>FLASH_PES_COMMAND</code> writer - Program/Erase suspend …","SPI1 flash suspend command register","Register <code>FLASH_SUS_CMD</code> reader","Register <code>FLASH_SUS_CMD</code> writer","Field <code>WAIT_PESR_COMMAND</code> reader - Flash SUS/SUS1/SUS2 …","Field <code>WAIT_PESR_COMMAND</code> writer - Flash SUS/SUS1/SUS2 …","Writes raw bits to the register.","","","Bits 0:7 - Program/Erase resume command.","Bits 0:7 - Program/Erase resume command.","Bits 8:15 - Program/Erase suspend command.","Bits 8:15 - Program/Erase suspend command.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Field <code>FLASH_PER</code> reader - program erase resume bit, program …","Field <code>FLASH_PER</code> writer - program erase resume bit, program …","Field <code>FLASH_PER_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PER_WAIT_EN</code> writer - 1: SPI1 waits …","Field <code>FLASH_PES_EN</code> reader - Set this bit to enable …","Field <code>FLASH_PES_EN</code> writer - Set this bit to enable …","Field <code>FLASH_PES</code> reader - program erase suspend bit, …","Field <code>FLASH_PES</code> writer - program erase suspend bit, …","Field <code>FLASH_PES_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PES_WAIT_EN</code> writer - 1: SPI1 waits …","SPI1 flash suspend control register","Field <code>PER_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PER_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PESR_END_MSK</code> reader - The mask value when check …","Field <code>PESR_END_MSK</code> writer - The mask value when check …","Field <code>PES_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_PER_EN</code> reader - Set this bit to enable PES end …","Field <code>PES_PER_EN</code> writer - Set this bit to enable PES end …","Register <code>FLASH_SUS_CTRL</code> reader","Field <code>RD_SUS_2B</code> reader - 1: Read two bytes when check …","Field <code>RD_SUS_2B</code> writer - 1: Read two bytes when check …","Field <code>SUS_TIMEOUT_CNT</code> reader - When SPI1 checks …","Field <code>SUS_TIMEOUT_CNT</code> writer - When SPI1 checks …","Register <code>FLASH_SUS_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - program erase resume bit, program erase suspend …","Bit 0 - program erase resume bit, program erase suspend …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 4 - Set this bit to enable PES end triggers PER …","Bit 4 - Set this bit to enable PES end triggers PER …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","","","","SPI1 wait idle control register","Register <code>FLASH_WAITI_CTRL</code> reader","Register <code>FLASH_WAITI_CTRL</code> writer","Field <code>WAITI_CMD</code> reader - The command to wait flash …","Field <code>WAITI_CMD</code> writer - The command to wait flash …","Field <code>WAITI_DUMMY_CYCLELEN</code> reader - The dummy cycle length …","Field <code>WAITI_DUMMY_CYCLELEN</code> writer - The dummy cycle length …","Field <code>WAITI_DUMMY</code> reader - The dummy phase enable when …","Field <code>WAITI_DUMMY</code> writer - The dummy phase enable when …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 2:9 - The command to wait flash idle(RDSR).","Bits 2:9 - The command to wait flash idle(RDSR).","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bits 10:15 - The dummy cycle length when wait flash …","Bits 10:15 - The dummy cycle length when wait flash …","SPI1 interrupt clear register","Field <code>MST_ST_END_INT_CLR</code> writer - The clear bit for …","Field <code>PER_END_INT_CLR</code> writer - The clear bit for …","Field <code>PES_END_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_ST_END_INT_CLR</code> writer - The clear bit for …","Register <code>INT_CLR</code> writer","Field <code>WPE_END_INT_CLR</code> writer - The clear bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The clear bit for SPI_MEM_MST_ST_END_INT interrupt.","Bit 0 - The clear bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The clear bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.","","","","Bit 2 - The clear bit for SPI_MEM_WPE_END_INT interrupt.","SPI1 interrupt enable register","Field <code>MST_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>MST_ST_END_INT_ENA</code> writer - The enable bit for …","Field <code>PER_END_INT_ENA</code> reader - The enable bit for …","Field <code>PER_END_INT_ENA</code> writer - The enable bit for …","Field <code>PES_END_INT_ENA</code> reader - The enable bit for …","Field <code>PES_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> reader","Field <code>SLV_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_ST_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WPE_END_INT_ENA</code> reader - The enable bit for …","Field <code>WPE_END_INT_ENA</code> writer - The enable bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","SPI1 interrupt raw register","Field <code>MST_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>MST_ST_END_INT_RAW</code> writer - The raw bit for …","Field <code>PER_END_INT_RAW</code> reader - The raw bit for …","Field <code>PER_END_INT_RAW</code> writer - The raw bit for …","Field <code>PES_END_INT_RAW</code> reader - The raw bit for …","Field <code>PES_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> reader","Field <code>SLV_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_ST_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> writer","Field <code>WPE_END_INT_RAW</code> reader - The raw bit for …","Field <code>WPE_END_INT_RAW</code> writer - The raw bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","","","","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","SPI1 interrupt status register","Field <code>MST_ST_END_INT_ST</code> reader - The status bit for …","Field <code>PER_END_INT_ST</code> reader - The status bit for …","Field <code>PES_END_INT_ST</code> reader - The status bit for …","Register <code>INT_ST</code> reader","Field <code>SLV_ST_END_INT_ST</code> reader - The status bit for …","Field <code>WPE_END_INT_ST</code> reader - The status bit for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The status bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The status bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The status bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The status bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The status bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CS0_DIS</code> reader - SPI_CS0 pin enable, 1: disable …","Field <code>CS0_DIS</code> writer - SPI_CS0 pin enable, 1: disable …","Field <code>CS1_DIS</code> reader - SPI_CS1 pin enable, 1: disable …","Field <code>CS1_DIS</code> writer - SPI_CS1 pin enable, 1: disable …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI1 misc register","Register <code>MISC</code> reader","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 receive data bit length control register.","Register <code>MISO_DLEN</code> reader","Field <code>USR_MISO_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MISO_DBITLEN</code> writer - The length in bits of …","Register <code>MISO_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of read-data. The register …","Bits 0:9 - The length in bits of read-data. The register …","SPI1 send data bit length control register.","Register <code>MOSI_DLEN</code> reader","Field <code>USR_MOSI_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MOSI_DBITLEN</code> writer - The length in bits of …","Register <code>MOSI_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of write-data. The register …","Bits 0:9 - The length in bits of write-data. The register …","Register <code>RD_STATUS</code> reader","SPI1 status register.","Field <code>STATUS</code> reader - The value is stored when set …","Field <code>STATUS</code> writer - The value is stored when set …","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The value is stored when set …","Bits 0:15 - The value is stored when set …","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>FLASH_DP_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_DP_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_PER_DLY_128</code> reader - Valid when …","Field <code>FLASH_PER_DLY_128</code> writer - Valid when …","Field <code>FLASH_PES_DLY_128</code> reader - Valid when …","Field <code>FLASH_PES_DLY_128</code> writer - Valid when …","Field <code>FLASH_RES_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_RES_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_SUS</code> reader - The status of flash suspend, only …","Field <code>FLASH_SUS</code> writer - The status of flash suspend, only …","Register <code>SUS_STATUS</code> reader","Field <code>SPI0_LOCK_EN</code> reader - 1: Enable SPI0 lock SPI0/1 …","Field <code>SPI0_LOCK_EN</code> writer - 1: Enable SPI0 lock SPI0/1 …","SPI1 flash suspend status register","Register <code>SUS_STATUS</code> writer","Field <code>WAIT_PESR_CMD_2B</code> reader - 1: SPI1 sends out …","Field <code>WAIT_PESR_CMD_2B</code> writer - 1: SPI1 sends out …","Writes raw bits to the register.","","","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 0 - The status of flash suspend, only used in SPI1.","Bit 0 - The status of flash suspend, only used in SPI1.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","","","","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Field <code>EXTRA_DUMMY_CYCLELEN</code> writer - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI1 timing control register","Field <code>TIMING_CALI</code> writer - The bit is used to enable …","Register <code>TIMING_CALI</code> writer","Writes raw bits to the register.","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","Bit 1 - The bit is used to enable timing auto-calibration …","","","","Field <code>DATA</code> reader - For SPI1, the value of crc32.","Register <code>TX_CRC</code> reader","SPI1 TX CRC data register.","","","Bits 0:31 - For SPI1, the value of crc32.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>FWRITE_DIO</code> reader - In the write operations address …","Field <code>FWRITE_DIO</code> writer - In the write operations address …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_QIO</code> reader - In the write operations address …","Field <code>FWRITE_QIO</code> writer - In the write operations address …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Register <code>USER</code> reader","SPI1 user register.","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_DUMMY_IDLE</code> reader - SPI clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - SPI clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Returns the argument unchanged.","Bit 14 - In the write operations address phase and …","Bit 14 - In the write operations address phase and …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 15 - In the write operations address phase and …","Bit 15 - In the write operations address phase and …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","","","","Bit 30 - This bit enable the address phase of an operation.","Bit 30 - This bit enable the address phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Register <code>USER1</code> reader","SPI1 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI1 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI1 memory data buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI1 memory data buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI1 memory data buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI1 memory data buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI1 memory data buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI1 memory data buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI1 memory data buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI1 memory data buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI1 memory data buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI1 memory data buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI1 memory data buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI1 memory data buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI1 memory data buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI1 memory data buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI1 memory data buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI1 memory data buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ADDR (rw) register accessor: Address value register","CLK_GATE (rw) register accessor: SPI module clock and …","CLOCK (rw) register accessor: SPI clock control register","CMD (rw) register accessor: Command control register","CTRL (rw) register accessor: SPI control register","DATE (rw) register accessor: Version control","DIN_MODE (rw) register accessor: SPI input delay mode …","DIN_NUM (rw) register accessor: SPI input delay number …","DMA_CONF (rw) register accessor: SPI DMA control register","DMA_INT_CLR (w) register accessor: SPI DMA interrupt clear …","DMA_INT_ENA (rw) register accessor: SPI DMA interrupt …","DMA_INT_RAW (rw) register accessor: SPI DMA interrupt raw …","DMA_INT_ST (r) register accessor: SPI DMA interrupt status …","DOUT_MODE (rw) register accessor: SPI output delay mode …","MISC (rw) register accessor: SPI misc register","MS_DLEN (rw) register accessor: SPI data bit length …","Register block","SLAVE (rw) register accessor: SPI slave control register","SLAVE1 (rw) register accessor: SPI slave control register 1","USER (rw) register accessor: SPI USER control register","USER1 (rw) register accessor: SPI USER control register 1","USER2 (rw) register accessor: SPI USER control register 2","W0 (rw) register accessor: SPI CPU-controlled buffer0","W1 (rw) register accessor: SPI CPU-controlled buffer1","W10 (rw) register accessor: SPI CPU-controlled buffer10","W11 (rw) register accessor: SPI CPU-controlled buffer11","W12 (rw) register accessor: SPI CPU-controlled buffer12","W13 (rw) register accessor: SPI CPU-controlled buffer13","W14 (rw) register accessor: SPI CPU-controlled buffer14","W15 (rw) register accessor: SPI CPU-controlled buffer15","W2 (rw) register accessor: SPI CPU-controlled buffer2","W3 (rw) register accessor: SPI CPU-controlled buffer3","W4 (rw) register accessor: SPI CPU-controlled buffer4","W5 (rw) register accessor: SPI CPU-controlled buffer5","W6 (rw) register accessor: SPI CPU-controlled buffer6","W7 (rw) register accessor: SPI CPU-controlled buffer7","W8 (rw) register accessor: SPI CPU-controlled buffer8","W9 (rw) register accessor: SPI CPU-controlled buffer9","Address value register","0x04 - Address value register","","","SPI module clock and register clock control","0xe8 - SPI module clock and register clock control","SPI clock control register","0x0c - SPI clock control register","Command control register","0x00 - Command control register","SPI control register","0x08 - SPI control register","Version control","0xf0 - Version control","SPI input delay mode configuration","0x24 - SPI input delay mode configuration","SPI input delay number configuration","0x28 - SPI input delay number configuration","SPI DMA control register","0x30 - SPI DMA control register","SPI DMA interrupt clear register","0x38 - SPI DMA interrupt clear register","SPI DMA interrupt enable register","0x34 - SPI DMA interrupt enable register","SPI DMA interrupt raw register","0x3c - SPI DMA interrupt raw register","SPI DMA interrupt status register","0x40 - SPI DMA interrupt status register","SPI output delay mode configuration","0x2c - SPI output delay mode configuration","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","SPI misc register","0x20 - SPI misc register","SPI data bit length control register","0x1c - SPI data bit length control register","SPI slave control register","0xe0 - SPI slave control register","SPI slave control register 1","0xe4 - SPI slave control register 1","","","","SPI USER control register","0x10 - SPI USER control register","SPI USER control register 1","0x14 - SPI USER control register 1","SPI USER control register 2","0x18 - SPI USER control register 2","SPI CPU-controlled buffer0","0x98 - SPI CPU-controlled buffer0","SPI CPU-controlled buffer1","0x9c - SPI CPU-controlled buffer1","SPI CPU-controlled buffer10","0xc0 - SPI CPU-controlled buffer10","SPI CPU-controlled buffer11","0xc4 - SPI CPU-controlled buffer11","SPI CPU-controlled buffer12","0xc8 - SPI CPU-controlled buffer12","SPI CPU-controlled buffer13","0xcc - SPI CPU-controlled buffer13","SPI CPU-controlled buffer14","0xd0 - SPI CPU-controlled buffer14","SPI CPU-controlled buffer15","0xd4 - SPI CPU-controlled buffer15","SPI CPU-controlled buffer2","0xa0 - SPI CPU-controlled buffer2","SPI CPU-controlled buffer3","0xa4 - SPI CPU-controlled buffer3","SPI CPU-controlled buffer4","0xa8 - SPI CPU-controlled buffer4","SPI CPU-controlled buffer5","0xac - SPI CPU-controlled buffer5","SPI CPU-controlled buffer6","0xb0 - SPI CPU-controlled buffer6","SPI CPU-controlled buffer7","0xb4 - SPI CPU-controlled buffer7","SPI CPU-controlled buffer8","0xb8 - SPI CPU-controlled buffer8","SPI CPU-controlled buffer9","0xbc - SPI CPU-controlled buffer9","Address value register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - Address to slave. Can be …","Field <code>USR_ADDR_VALUE</code> writer - Address to slave. Can be …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Address to slave. Can be configured in CONF …","Bits 0:31 - Address to slave. Can be configured in CONF …","Field <code>CLK_EN</code> reader - Set this bit to enable clk gate","Field <code>CLK_EN</code> writer - Set this bit to enable clk gate","SPI module clock and register clock control","Field <code>MST_CLK_ACTIVE</code> reader - Set this bit to power on the …","Field <code>MST_CLK_ACTIVE</code> writer - Set this bit to power on the …","Field <code>MST_CLK_SEL</code> reader - This bit is used to select SPI …","Field <code>MST_CLK_SEL</code> writer - This bit is used to select SPI …","Register <code>CLK_GATE</code> reader","Register <code>CLK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable clk gate","Bit 0 - Set this bit to enable clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 2 - This bit is used to select SPI module clock source …","Bit 2 - This bit is used to select SPI module clock source …","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLKDIV_PRE</code> reader - In the master mode it is …","Field <code>CLKDIV_PRE</code> writer - In the master mode it is …","Field <code>CLK_EQU_SYSCLK</code> reader - In the master mode 1: …","Field <code>CLK_EQU_SYSCLK</code> writer - In the master mode 1: …","SPI clock control register","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bits 6:11 - In the master mode it must be …","Bits 6:11 - In the master mode it must be …","Bits 0:5 - In the master mode it must be equal to …","Bits 0:5 - In the master mode it must be equal to …","Bits 12:17 - In the master mode it is the divider of …","Bits 12:17 - In the master mode it is the divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Command control register","Field <code>CONF_BITLEN</code> reader - Define the APB cycles of …","Field <code>CONF_BITLEN</code> writer - Define the APB cycles of …","Register <code>CMD</code> reader","Field <code>UPDATE</code> reader - Set this bit to synchronize SPI …","Field <code>UPDATE</code> writer - Set this bit to synchronize SPI …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 24 - User define command enable. An operation will be …","Bit 24 - User define command enable. An operation will be …","SPI control register","Field <code>DUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>DUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FADDR_DUAL</code> reader - Apply 2 signals during addr …","Field <code>FADDR_DUAL</code> writer - Apply 2 signals during addr …","Field <code>FADDR_QUAD</code> reader - Apply 4 signals during addr …","Field <code>FADDR_QUAD</code> writer - Apply 4 signals during addr …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>HOLD_POL</code> reader - SPI_HOLD output value when SPI is …","Field <code>HOLD_POL</code> writer - SPI_HOLD output value when SPI is …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: …","Register <code>CTRL</code> writer","Field <code>WP_POL</code> reader - Write protect signal output when SPI …","Field <code>WP_POL</code> writer - Write protect signal output when SPI …","Field <code>WR_BIT_ORDER</code> reader - In command address write-data …","Field <code>WR_BIT_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 15 - In the read operations read-data phase apply 4 …","Bit 15 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bit 25 - In read-data (MISO) phase 1: LSB first 0: MSB …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Bit 26 - In command address write-data (MOSI) phases 1: …","Field <code>DATE</code> reader - SPI register version.","Version control","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN0_MODE</code> writer - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> writer - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> writer - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> writer - the input signals are delayed by …","SPI input delay mode configuration","Register <code>DIN_MODE</code> reader","Field <code>TIMING_HCLK_ACTIVE</code> reader - 1:enable hclk in SPI …","Field <code>TIMING_HCLK_ACTIVE</code> writer - 1:enable hclk in SPI …","Register <code>DIN_MODE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1:enable hclk in SPI input timing module. 0: …","Bit 16 - 1:enable hclk in SPI input timing module. 0: …","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN0_NUM</code> writer - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> writer - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> writer - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> writer - the input signals are delayed by …","SPI input delay number configuration","Register <code>DIN_NUM</code> reader","Register <code>DIN_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF_AFIFO_RST</code> writer - Set this bit to reset BUF TX …","Field <code>DMA_AFIFO_RST</code> writer - Set this bit to reset DMA TX …","SPI DMA control register","Field <code>DMA_RX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_RX_ENA</code> writer - Set this bit to enable SPI DMA …","Field <code>DMA_SLV_SEG_TRANS_EN</code> reader - Enable dma segment …","Field <code>DMA_SLV_SEG_TRANS_EN</code> writer - Enable dma segment …","Field <code>DMA_TX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_TX_ENA</code> writer - Set this bit to enable SPI DMA …","Register <code>DMA_CONF</code> reader","Field <code>RX_AFIFO_RST</code> writer - Set this bit to reset RX …","Field <code>RX_EOF_EN</code> reader - 1: spi_dma_inlink_eof is set when …","Field <code>RX_EOF_EN</code> writer - 1: spi_dma_inlink_eof is set when …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> writer - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> writer - 1: …","Register <code>DMA_CONF</code> writer","Writes raw bits to the register.","","","Bit 30 - Set this bit to reset BUF TX AFIFO, which is used …","Bit 31 - Set this bit to reset DMA TX AFIFO, which is used …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Set this bit to reset RX AFIFO, which is used to …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","","","","Field <code>APP1_INT_CLR</code> writer - The clear bit for SPI_APP1_INT …","Field <code>APP2_INT_CLR</code> writer - The clear bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_CLR</code> writer - The clear bit …","SPI DMA interrupt clear register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_CLR</code> writer - The clear bit …","Field <code>DMA_SEG_TRANS_DONE_INT_CLR</code> writer - The clear bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_CLR</code> writer - The clear …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_CLR</code> writer - The clear …","Field <code>SEG_MAGIC_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_CMD7_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD8_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD9_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMDA_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_EN_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_EX_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_RD_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>TRANS_DONE_INT_CLR</code> writer - The clear bit for …","Register <code>DMA_INT_CLR</code> writer","Bit 20 - The clear bit for SPI_APP1_INT interrupt.","Bit 19 - The clear bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The clear bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.","Bit 15 - The clear bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The clear bit for SPI slave CMD7 interrupt.","Bit 5 - The clear bit for SPI slave CMD8 interrupt.","Bit 6 - The clear bit for SPI slave CMD9 interrupt.","Bit 16 - The clear bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The clear bit for SPI slave CMDA interrupt.","Bit 3 - The clear bit for SPI slave En_QPI interrupt.","Bit 2 - The clear bit for SPI slave Ex_QPI interrupt.","Bit 10 - The clear bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The clear bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The clear bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The clear bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The clear bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_ENA</code> reader - The enable bit for …","Field <code>APP1_INT_ENA</code> writer - The enable bit for …","Field <code>APP2_INT_ENA</code> reader - The enable bit for …","Field <code>APP2_INT_ENA</code> writer - The enable bit for …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> reader - The enable bit …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> writer - The enable bit …","SPI DMA interrupt enable register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> writer - The enable …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> reader - The enable bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> writer - The enable bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> writer - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> writer - The enable …","Register <code>DMA_INT_ENA</code> reader","Field <code>SEG_MAGIC_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SEG_MAGIC_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_CMD7_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD7_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_CMD_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_EN_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EN_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> writer - The enable bit for …","Register <code>DMA_INT_ENA</code> writer","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The enable bit for …","Bit 18 - The enable bit for …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_RAW</code> reader - The raw bit for SPI_APP1_INT …","Field <code>APP1_INT_RAW</code> writer - The raw bit for SPI_APP1_INT …","Field <code>APP2_INT_RAW</code> reader - The raw bit for SPI_APP2_INT …","Field <code>APP2_INT_RAW</code> writer - The raw bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> reader - 1: The current …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> writer - 1: The current …","SPI DMA interrupt raw register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> reader - 1: The …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> writer - 1: The …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> writer - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> writer - The raw bit …","Register <code>DMA_INT_RAW</code> reader","Field <code>SEG_MAGIC_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SEG_MAGIC_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_CMD7_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD7_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_CMD_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_EN_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EN_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Register <code>DMA_INT_RAW</code> writer","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Writes raw bits to the register.","","","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","","","","Field <code>APP1_INT_ST</code> reader - The status bit for SPI_APP1_INT …","Field <code>APP2_INT_ST</code> reader - The status bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_ST</code> reader - The status bit …","SPI DMA interrupt status register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ST</code> reader - The status bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ST</code> reader - The status bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ST</code> reader - The status …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ST</code> reader - The status …","Register <code>DMA_INT_ST</code> reader","Field <code>SEG_MAGIC_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_CMD7_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD8_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD9_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMDA_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_EN_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_EX_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_RD_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>TRANS_DONE_INT_ST</code> reader - The status bit for …","Bit 20 - The status bit for SPI_APP1_INT interrupt.","Bit 19 - The status bit for SPI_APP2_INT interrupt.","","","Bit 0 - The status bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The status bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The status bit for …","Bit 14 - The status bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The status bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The status bit for SPI slave CMD7 interrupt.","Bit 5 - The status bit for SPI slave CMD8 interrupt.","Bit 6 - The status bit for SPI slave CMD9 interrupt.","Bit 16 - The status bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The status bit for SPI slave CMDA interrupt.","Bit 3 - The status bit for SPI slave En_QPI interrupt.","Bit 2 - The status bit for SPI slave Ex_QPI interrupt.","Bit 10 - The status bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The status bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The status bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The status bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The status bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>DOUT0_MODE</code> reader - The output signal 0 is delayed …","Field <code>DOUT0_MODE</code> writer - The output signal 0 is delayed …","Field <code>DOUT1_MODE</code> reader - The output signal 1 is delayed …","Field <code>DOUT1_MODE</code> writer - The output signal 1 is delayed …","Field <code>DOUT2_MODE</code> reader - The output signal 2 is delayed …","Field <code>DOUT2_MODE</code> writer - The output signal 2 is delayed …","Field <code>DOUT3_MODE</code> reader - The output signal 3 is delayed …","Field <code>DOUT3_MODE</code> writer - The output signal 3 is delayed …","SPI output delay mode configuration","Register <code>DOUT_MODE</code> reader","Register <code>DOUT_MODE</code> writer","Writes raw bits to the register.","","","Bit 0 - The output signal 0 is delayed by the SPI module …","Bit 0 - The output signal 0 is delayed by the SPI module …","Bit 1 - The output signal 1 is delayed by the SPI module …","Bit 1 - The output signal 1 is delayed by the SPI module …","Bit 2 - The output signal 2 is delayed by the SPI module …","Bit 2 - The output signal 2 is delayed by the SPI module …","Bit 3 - The output signal 3 is delayed by the SPI module …","Bit 3 - The output signal 3 is delayed by the SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_DIS</code> reader - 1: spi clk out disable, 0: spi clk …","Field <code>CK_DIS</code> writer - 1: spi clk out disable, 0: spi clk …","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CS0_DIS</code> reader - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS0_DIS</code> writer - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS1_DIS</code> reader - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS1_DIS</code> writer - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS2_DIS</code> reader - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS2_DIS</code> writer - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS3_DIS</code> reader - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS3_DIS</code> writer - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS4_DIS</code> reader - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS4_DIS</code> writer - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS5_DIS</code> reader - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS5_DIS</code> writer - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","Field <code>MASTER_CS_POL</code> reader - In the master mode the bits …","Field <code>MASTER_CS_POL</code> writer - In the master mode the bits …","SPI misc register","Field <code>QUAD_DIN_PIN_SWAP</code> reader - 1: spi quad input swap …","Field <code>QUAD_DIN_PIN_SWAP</code> writer - 1: spi quad input swap …","Register <code>MISC</code> reader","Field <code>SLAVE_CS_POL</code> reader - spi slave input cs polarity …","Field <code>SLAVE_CS_POL</code> writer - spi slave input cs polarity …","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:12 - In the master mode the bits are the polarity …","Bits 7:12 - In the master mode the bits are the polarity …","Bit 31 - 1: spi quad input swap enable 0: spi quad input …","Bit 31 - 1: spi quad input swap enable 0: spi quad input …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","","","","Field <code>MS_DATA_BITLEN</code> reader - The value of these bits is …","Field <code>MS_DATA_BITLEN</code> writer - The value of these bits is …","SPI data bit length control register","Register <code>MS_DLEN</code> reader","Register <code>MS_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The value of these bits is the configured SPI …","Bits 0:17 - The value of these bits is the configured SPI …","","","","Field <code>CLK_MODE_13</code> reader - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE_13</code> writer - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>DMA_SEG_MAGIC_VALUE</code> reader - The magic value of BM …","Field <code>DMA_SEG_MAGIC_VALUE</code> writer - The magic value of BM …","Field <code>MODE</code> reader - Set SPI work mode. 1: slave mode 0: …","Field <code>MODE</code> writer - Set SPI work mode. 1: slave mode 0: …","Register <code>SLAVE</code> reader","Field <code>RSCK_DATA_OUT</code> reader - It saves half a cycle when …","Field <code>RSCK_DATA_OUT</code> writer - It saves half a cycle when …","SPI slave control register","Field <code>SLV_RDBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SOFT_RESET</code> writer - Software reset enable, reset the …","Field <code>USR_CONF</code> reader - 1: Enable the DMA CONF phase of …","Field <code>USR_CONF</code> writer - 1: Enable the DMA CONF phase of …","Register <code>SLAVE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bits 22:25 - The magic value of BM table in master DMA …","Bits 22:25 - The magic value of BM table in master DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 27 - Software reset enable, reset the spi clock line …","","","","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Register <code>SLAVE1</code> reader","SPI slave control register 1","Field <code>SLV_DATA_BITLEN</code> reader - The transferred data bit …","Field <code>SLV_DATA_BITLEN</code> writer - The transferred data bit …","Field <code>SLV_LAST_ADDR</code> reader - In the slave mode it is the …","Field <code>SLV_LAST_ADDR</code> writer - In the slave mode it is the …","Field <code>SLV_LAST_COMMAND</code> reader - In the slave mode it is …","Field <code>SLV_LAST_COMMAND</code> writer - In the slave mode it is …","Register <code>SLAVE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 26:31 - In the slave mode it is the value of address.","Bits 26:31 - In the slave mode it is the value of address.","Bits 18:25 - In the slave mode it is the value of command.","Bits 18:25 - In the slave mode it is the value of command.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Field <code>DOUTDIN</code> reader - Set the bit to enable full duplex …","Field <code>DOUTDIN</code> writer - Set the bit to enable full duplex …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Field <code>QPI_MODE</code> reader - Both for master mode and slave …","Field <code>QPI_MODE</code> writer - Both for master mode and slave …","Register <code>USER</code> reader","Field <code>RSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>RSCK_I_EDGE</code> writer - In the slave mode, this bit can …","Field <code>SIO</code> reader - Set the bit to enable 3-line half …","Field <code>SIO</code> writer - Set the bit to enable 3-line half …","Field <code>TSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>TSCK_I_EDGE</code> writer - In the slave mode, this bit can …","SPI USER control register","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_CONF_NXT</code> reader - 1: Enable the DMA CONF phase …","Field <code>USR_CONF_NXT</code> writer - 1: Enable the DMA CONF phase …","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 0 - Set the bit to enable full duplex communication. …","Bit 0 - Set the bit to enable full duplex communication. …","Returns the argument unchanged.","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 17 - Set the bit to enable 3-line half duplex …","Bit 17 - Set the bit to enable 3-line half duplex …","","","Bit 5 - In the slave mode, this bit can be used to change …","Bit 5 - In the slave mode, this bit can be used to change …","","Bit 30 - This bit enable the address phase of an …","Bit 30 - This bit enable the address phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Field <code>CS_HOLD_TIME</code> reader - delay cycles of cs pin by spi …","Field <code>CS_HOLD_TIME</code> writer - delay cycles of cs pin by spi …","Field <code>CS_SETUP_TIME</code> reader - (cycles+1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles+1) of prepare phase …","Field <code>MST_WFULL_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_WFULL_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER1</code> reader","SPI USER control register 1","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in spi_clk …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in spi_clk …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","","","","Bits 27:31 - The length in bits of address phase. The …","Bits 27:31 - The length in bits of address phase. The …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Field <code>MST_REMPTY_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_REMPTY_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER2</code> reader","SPI USER control register 2","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command. Can …","Field <code>USR_COMMAND_VALUE</code> writer - The value of command. Can …","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command. Can be configured in …","Bits 0:15 - The value of command. Can be configured in …","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI CPU-controlled buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI CPU-controlled buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI CPU-controlled buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI CPU-controlled buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI CPU-controlled buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI CPU-controlled buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI CPU-controlled buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI CPU-controlled buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI CPU-controlled buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI CPU-controlled buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI CPU-controlled buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI CPU-controlled buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI CPU-controlled buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI CPU-controlled buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI CPU-controlled buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI CPU-controlled buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BT_LPCK_DIV_FRAC (rw) register accessor: clock config …","BT_LPCK_DIV_INT (rw) register accessor: clock config …","CACHE_CONTROL (rw) register accessor: cache control …","CLOCK_GATE (rw) register accessor: clock gating register","COMB_PVT_ERR_HVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_HVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_LVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_NVT_CONF (rw) register accessor: mem pvt register","CPU_INTR_FROM_CPU_0 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_1 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_2 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_3 (rw) register accessor: interrupt …","CPU_PERI_CLK_EN (rw) register accessor: cpu_peripheral …","CPU_PERI_RST_EN (rw) register accessor: cpu_peripheral …","CPU_PER_CONF (rw) register accessor: cpu clock config …","EDMA_CTRL (rw) register accessor: EDMA clock and reset …","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL (rw) register …","MEM_PD_MASK (rw) register accessor: memory power down mask …","MEM_PVT (rw) register accessor: mem pvt register","PERIP_CLK_EN0 (rw) register accessor: peripheral clock …","PERIP_CLK_EN1 (rw) register accessor: peripheral clock …","PERIP_RST_EN0 (rw) register accessor: reserved","PERIP_RST_EN1 (rw) register accessor: peripheral reset …","REDUNDANT_ECO_CTRL (rw) register accessor: eco register","RSA_PD_CTRL (rw) register accessor: rsa memory power …","RTC_FASTMEM_CONFIG (rw) register accessor: fast memory …","RTC_FASTMEM_CRC (r) register accessor: reserved","Register block","SYSCLK_CONF (rw) register accessor: system clock config …","SYSTEM_REG_DATE (rw) register accessor: Version register","","","clock config register","0x24 - clock config register","clock config register","0x20 - clock config register","cache control register","0x40 - cache control register","clock gating register","0x54 - clock gating register","mem pvt register","0x74 - mem pvt register","mem pvt register","0x80 - mem pvt register","mem pvt register","0x8c - mem pvt register","mem pvt register","0x98 - mem pvt register","mem pvt register","0x6c - mem pvt register","mem pvt register","0x78 - mem pvt register","mem pvt register","0x84 - mem pvt register","mem pvt register","0x90 - mem pvt register","mem pvt register","0x70 - mem pvt register","mem pvt register","0x7c - mem pvt register","mem pvt register","0x88 - mem pvt register","mem pvt register","0x94 - mem pvt register","mem pvt register","0x68 - mem pvt register","mem pvt register","0x60 - mem pvt register","mem pvt register","0x64 - mem pvt register","interrupt generate register","0x28 - interrupt generate register","interrupt generate register","0x2c - interrupt generate register","interrupt generate register","0x30 - interrupt generate register","interrupt generate register","0x34 - interrupt generate register","cpu clock config register","0x08 - cpu clock config register","cpu_peripheral clock gating register","0x00 - cpu_peripheral clock gating register","cpu_peripheral reset register","0x04 - cpu_peripheral reset register","EDMA clock and reset register","0x3c - EDMA clock and reset register","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","0x44 - SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","memory power down mask register","0x0c - memory power down mask register","mem pvt register","0x5c - mem pvt register","peripheral clock gating register","0x10 - peripheral clock gating register","peripheral clock gating register","0x14 - peripheral clock gating register","reserved","0x18 - reserved","peripheral reset register","0x1c - peripheral reset register","eco register","0x50 - eco register","rsa memory power control register","0x38 - rsa memory power control register","fast memory config register","0x48 - fast memory config register","reserved","0x4c - reserved","system clock config register","0x58 - system clock config register","Version register","0xffc - Version register","","","","Field <code>BT_LPCK_DIV_A</code> reader - reg_bt_lpck_div_a","Field <code>BT_LPCK_DIV_A</code> writer - reg_bt_lpck_div_a","Field <code>BT_LPCK_DIV_B</code> reader - reg_bt_lpck_div_b","Field <code>BT_LPCK_DIV_B</code> writer - reg_bt_lpck_div_b","clock config register","Field <code>LPCLK_RTC_EN</code> reader - reg_lpclk_rtc_en","Field <code>LPCLK_RTC_EN</code> writer - reg_lpclk_rtc_en","Field <code>LPCLK_SEL_8M</code> reader - reg_lpclk_sel_8m","Field <code>LPCLK_SEL_8M</code> writer - reg_lpclk_sel_8m","Field <code>LPCLK_SEL_RTC_SLOW</code> reader - reg_lpclk_sel_rtc_slow","Field <code>LPCLK_SEL_RTC_SLOW</code> writer - reg_lpclk_sel_rtc_slow","Field <code>LPCLK_SEL_XTAL32K</code> reader - reg_lpclk_sel_xtal32k","Field <code>LPCLK_SEL_XTAL32K</code> writer - reg_lpclk_sel_xtal32k","Field <code>LPCLK_SEL_XTAL</code> reader - reg_lpclk_sel_xtal","Field <code>LPCLK_SEL_XTAL</code> writer - reg_lpclk_sel_xtal","Register <code>BT_LPCK_DIV_FRAC</code> reader","Register <code>BT_LPCK_DIV_FRAC</code> writer","Writes raw bits to the register.","","","Bits 12:23 - reg_bt_lpck_div_a","Bits 12:23 - reg_bt_lpck_div_a","Bits 0:11 - reg_bt_lpck_div_b","Bits 0:11 - reg_bt_lpck_div_b","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - reg_lpclk_rtc_en","Bit 28 - reg_lpclk_rtc_en","Bit 25 - reg_lpclk_sel_8m","Bit 25 - reg_lpclk_sel_8m","Bit 24 - reg_lpclk_sel_rtc_slow","Bit 24 - reg_lpclk_sel_rtc_slow","Bit 26 - reg_lpclk_sel_xtal","Bit 26 - reg_lpclk_sel_xtal","Bit 27 - reg_lpclk_sel_xtal32k","Bit 27 - reg_lpclk_sel_xtal32k","","","","clock config register","Field <code>BT_LPCK_DIV_NUM</code> reader - reg_bt_lpck_div_num","Field <code>BT_LPCK_DIV_NUM</code> writer - reg_bt_lpck_div_num","Register <code>BT_LPCK_DIV_INT</code> reader","Register <code>BT_LPCK_DIV_INT</code> writer","Writes raw bits to the register.","","","Bits 0:11 - reg_bt_lpck_div_num","Bits 0:11 - reg_bt_lpck_div_num","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cache control register","Field <code>DCACHE_CLK_ON</code> reader - reg_dcache_clk_on","Field <code>DCACHE_CLK_ON</code> writer - reg_dcache_clk_on","Field <code>DCACHE_RESET</code> reader - reg_dcache_reset","Field <code>DCACHE_RESET</code> writer - reg_dcache_reset","Field <code>ICACHE_CLK_ON</code> reader - reg_icache_clk_on","Field <code>ICACHE_CLK_ON</code> writer - reg_icache_clk_on","Field <code>ICACHE_RESET</code> reader - reg_icache_reset","Field <code>ICACHE_RESET</code> writer - reg_icache_reset","Register <code>CACHE_CONTROL</code> reader","Register <code>CACHE_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 2 - reg_dcache_clk_on","Bit 2 - reg_dcache_clk_on","Bit 3 - reg_dcache_reset","Bit 3 - reg_dcache_reset","Returns the argument unchanged.","Bit 0 - reg_icache_clk_on","Bit 0 - reg_icache_clk_on","Bit 1 - reg_icache_reset","Bit 1 - reg_icache_reset","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","clock gating register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_clk_en","Bit 0 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_HVT</code> writer - …","Field <code>COMB_PATH_LEN_HVT</code> reader - reg_comb_path_len_hvt","Field <code>COMB_PATH_LEN_HVT</code> writer - reg_comb_path_len_hvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_HVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_HVT</code> writer - …","Register <code>COMB_PVT_HVT_CONF</code> reader","Register <code>COMB_PVT_HVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_comb_err_cnt_clr_hvt","Bits 0:4 - reg_comb_path_len_hvt","Bits 0:4 - reg_comb_path_len_hvt","Bit 6 - reg_comb_pvt_monitor_en_hvt","Bit 6 - reg_comb_pvt_monitor_en_hvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_LVT</code> writer - …","Field <code>COMB_PATH_LEN_LVT</code> reader - reg_comb_path_len_lvt","Field <code>COMB_PATH_LEN_LVT</code> writer - reg_comb_path_len_lvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_LVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_LVT</code> writer - …","Register <code>COMB_PVT_LVT_CONF</code> reader","Register <code>COMB_PVT_LVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_comb_err_cnt_clr_lvt","Bits 0:4 - reg_comb_path_len_lvt","Bits 0:4 - reg_comb_path_len_lvt","Bit 6 - reg_comb_pvt_monitor_en_lvt","Bit 6 - reg_comb_pvt_monitor_en_lvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_NVT</code> writer - …","Field <code>COMB_PATH_LEN_NVT</code> reader - reg_comb_path_len_nvt","Field <code>COMB_PATH_LEN_NVT</code> writer - reg_comb_path_len_nvt","Field <code>COMB_PVT_MONITOR_EN_NVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_NVT</code> writer - …","mem pvt register","Register <code>COMB_PVT_NVT_CONF</code> reader","Register <code>COMB_PVT_NVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_comb_err_cnt_clr_nvt","Bits 0:4 - reg_comb_path_len_nvt","Bits 0:4 - reg_comb_path_len_nvt","Bit 6 - reg_comb_pvt_monitor_en_nvt","Bit 6 - reg_comb_pvt_monitor_en_nvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0</code> reader - reg_cpu_intr_from_cpu_0","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_0</code> writer - reg_cpu_intr_from_cpu_0","Register <code>CPU_INTR_FROM_CPU_0</code> reader","Register <code>CPU_INTR_FROM_CPU_0</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_cpu_intr_from_cpu_0","Bit 0 - reg_cpu_intr_from_cpu_0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1</code> reader - reg_cpu_intr_from_cpu_1","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_1</code> writer - reg_cpu_intr_from_cpu_1","Register <code>CPU_INTR_FROM_CPU_1</code> reader","Register <code>CPU_INTR_FROM_CPU_1</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_cpu_intr_from_cpu_1","Bit 0 - reg_cpu_intr_from_cpu_1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2</code> reader - reg_cpu_intr_from_cpu_2","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_2</code> writer - reg_cpu_intr_from_cpu_2","Register <code>CPU_INTR_FROM_CPU_2</code> reader","Register <code>CPU_INTR_FROM_CPU_2</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_cpu_intr_from_cpu_2","Bit 0 - reg_cpu_intr_from_cpu_2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3</code> reader - reg_cpu_intr_from_cpu_3","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_3</code> writer - reg_cpu_intr_from_cpu_3","Register <code>CPU_INTR_FROM_CPU_3</code> reader","Register <code>CPU_INTR_FROM_CPU_3</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_cpu_intr_from_cpu_3","Bit 0 - reg_cpu_intr_from_cpu_3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - reg_cpuperiod_sel","Field <code>CPUPERIOD_SEL</code> writer - reg_cpuperiod_sel","cpu clock config register","Field <code>CPU_WAITI_DELAY_NUM</code> reader - reg_cpu_waiti_delay_num","Field <code>CPU_WAITI_DELAY_NUM</code> writer - reg_cpu_waiti_delay_num","Field <code>CPU_WAIT_MODE_FORCE_ON</code> reader - …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> writer - …","Field <code>PLL_FREQ_SEL</code> reader - reg_pll_freq_sel","Field <code>PLL_FREQ_SEL</code> writer - reg_pll_freq_sel","Register <code>CPU_PER_CONF</code> reader","Register <code>CPU_PER_CONF</code> writer","Writes raw bits to the register.","","","Bit 3 - reg_cpu_wait_mode_force_on","Bit 3 - reg_cpu_wait_mode_force_on","Bits 4:7 - reg_cpu_waiti_delay_num","Bits 4:7 - reg_cpu_waiti_delay_num","Bits 0:1 - reg_cpuperiod_sel","Bits 0:1 - reg_cpuperiod_sel","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - reg_pll_freq_sel","Bit 2 - reg_pll_freq_sel","","","","Field <code>CLK_EN_ASSIST_DEBUG</code> reader - reg_clk_en_assist_debug","Field <code>CLK_EN_ASSIST_DEBUG</code> writer - reg_clk_en_assist_debug","Field <code>CLK_EN_DEDICATED_GPIO</code> reader - …","Field <code>CLK_EN_DEDICATED_GPIO</code> writer - …","cpu_peripheral clock gating register","Register <code>CPU_PERI_CLK_EN</code> reader","Register <code>CPU_PERI_CLK_EN</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_clk_en_assist_debug","Bit 6 - reg_clk_en_assist_debug","Bit 7 - reg_clk_en_dedicated_gpio","Bit 7 - reg_clk_en_dedicated_gpio","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cpu_peripheral reset register","Register <code>CPU_PERI_RST_EN</code> reader","Field <code>RST_EN_ASSIST_DEBUG</code> reader - reg_rst_en_assist_debug","Field <code>RST_EN_ASSIST_DEBUG</code> writer - reg_rst_en_assist_debug","Field <code>RST_EN_DEDICATED_GPIO</code> reader - …","Field <code>RST_EN_DEDICATED_GPIO</code> writer - …","Register <code>CPU_PERI_RST_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - reg_rst_en_assist_debug","Bit 6 - reg_rst_en_assist_debug","Bit 7 - reg_rst_en_dedicated_gpio","Bit 7 - reg_rst_en_dedicated_gpio","","","","Field <code>EDMA_CLK_ON</code> reader - reg_edma_clk_on","Field <code>EDMA_CLK_ON</code> writer - reg_edma_clk_on","EDMA clock and reset register","Field <code>EDMA_RESET</code> reader - reg_edma_reset","Field <code>EDMA_RESET</code> writer - reg_edma_reset","Register <code>EDMA_CTRL</code> reader","Register <code>EDMA_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_edma_clk_on","Bit 0 - reg_edma_clk_on","Bit 1 - reg_edma_reset","Bit 1 - reg_edma_reset","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> reader - …","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> writer - …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> reader - …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> writer - …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> reader - …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> writer - …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> reader - …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> writer - …","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> reader","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 1 - reg_enable_download_db_encrypt","Bit 1 - reg_enable_download_db_encrypt","Bit 2 - reg_enable_download_g0cb_decrypt","Bit 2 - reg_enable_download_g0cb_decrypt","Bit 3 - reg_enable_download_manual_encrypt","Bit 3 - reg_enable_download_manual_encrypt","Bit 0 - reg_enable_spi_manual_encrypt","Bit 0 - reg_enable_spi_manual_encrypt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LSLP_MEM_PD_MASK</code> reader - reg_lslp_mem_pd_mask","Field <code>LSLP_MEM_PD_MASK</code> writer - reg_lslp_mem_pd_mask","memory power down mask register","Register <code>MEM_PD_MASK</code> reader","Register <code>MEM_PD_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_lslp_mem_pd_mask","Bit 0 - reg_lslp_mem_pd_mask","","","","Field <code>MEM_ERR_CNT_CLR</code> writer - reg_mem_err_cnt_clr","Field <code>MEM_PATH_LEN</code> reader - reg_mem_path_len","Field <code>MEM_PATH_LEN</code> writer - reg_mem_path_len","mem pvt register","Field <code>MEM_TIMING_ERR_CNT</code> reader - reg_mem_timing_err_cnt","Field <code>MEM_VT_SEL</code> reader - reg_mem_vt_sel","Field <code>MEM_VT_SEL</code> writer - reg_mem_vt_sel","Field <code>MONITOR_EN</code> reader - reg_mem_pvt_monitor_en","Field <code>MONITOR_EN</code> writer - reg_mem_pvt_monitor_en","Register <code>MEM_PVT</code> reader","Register <code>MEM_PVT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - reg_mem_err_cnt_clr","Bits 0:3 - reg_mem_path_len","Bits 0:3 - reg_mem_path_len","Bits 6:21 - reg_mem_timing_err_cnt","Bits 22:23 - reg_mem_vt_sel","Bits 22:23 - reg_mem_vt_sel","Bit 5 - reg_mem_pvt_monitor_en","Bit 5 - reg_mem_pvt_monitor_en","","","","Field <code>ADC2_ARB_CLK_EN</code> reader - reg_adc2_arb_clk_en","Field <code>ADC2_ARB_CLK_EN</code> writer - reg_adc2_arb_clk_en","Field <code>APB_SARADC_CLK_EN</code> reader - reg_apb_saradc_clk_en","Field <code>APB_SARADC_CLK_EN</code> writer - reg_apb_saradc_clk_en","Field <code>EFUSE_CLK_EN</code> reader - reg_efuse_clk_en","Field <code>EFUSE_CLK_EN</code> writer - reg_efuse_clk_en","Field <code>EXT1_CLK_EN</code> reader - reg_ext1_clk_en","Field <code>EXT1_CLK_EN</code> writer - reg_ext1_clk_en","Field <code>I2C_EXT0_CLK_EN</code> reader - reg_ext0_clk_en","Field <code>I2C_EXT0_CLK_EN</code> writer - reg_ext0_clk_en","Field <code>I2S0_CLK_EN</code> reader - reg_i2s0_clk_en","Field <code>I2S0_CLK_EN</code> writer - reg_i2s0_clk_en","Field <code>I2S1_CLK_EN</code> reader - reg_i2s1_clk_en","Field <code>I2S1_CLK_EN</code> writer - reg_i2s1_clk_en","Field <code>LEDC_CLK_EN</code> reader - reg_ledc_clk_en","Field <code>LEDC_CLK_EN</code> writer - reg_ledc_clk_en","Field <code>PCNT_CLK_EN</code> reader - reg_pcnt_clk_en","Field <code>PCNT_CLK_EN</code> writer - reg_pcnt_clk_en","peripheral clock gating register","Field <code>PWM0_CLK_EN</code> reader - reg_pwm0_clk_en","Field <code>PWM0_CLK_EN</code> writer - reg_pwm0_clk_en","Field <code>PWM1_CLK_EN</code> reader - reg_pwm1_clk_en","Field <code>PWM1_CLK_EN</code> writer - reg_pwm1_clk_en","Field <code>PWM2_CLK_EN</code> reader - reg_pwm2_clk_en","Field <code>PWM2_CLK_EN</code> writer - reg_pwm2_clk_en","Field <code>PWM3_CLK_EN</code> reader - reg_pwm3_clk_en","Field <code>PWM3_CLK_EN</code> writer - reg_pwm3_clk_en","Register <code>PERIP_CLK_EN0</code> reader","Field <code>RMT_CLK_EN</code> reader - reg_rmt_clk_en","Field <code>RMT_CLK_EN</code> writer - reg_rmt_clk_en","Field <code>SPI01_CLK_EN</code> reader - reg_spi01_clk_en","Field <code>SPI01_CLK_EN</code> writer - reg_spi01_clk_en","Field <code>SPI2_CLK_EN</code> reader - reg_spi2_clk_en","Field <code>SPI2_CLK_EN</code> writer - reg_spi2_clk_en","Field <code>SPI2_DMA_CLK_EN</code> reader - reg_spi2_dma_clk_en","Field <code>SPI2_DMA_CLK_EN</code> writer - reg_spi2_dma_clk_en","Field <code>SPI3_CLK_EN</code> reader - reg_spi3_clk_en","Field <code>SPI3_CLK_EN</code> writer - reg_spi3_clk_en","Field <code>SPI3_DMA_CLK_EN</code> reader - reg_spi3_dma_clk_en","Field <code>SPI3_DMA_CLK_EN</code> writer - reg_spi3_dma_clk_en","Field <code>SPI4_CLK_EN</code> reader - reg_spi4_clk_en","Field <code>SPI4_CLK_EN</code> writer - reg_spi4_clk_en","Field <code>SYSTIMER_CLK_EN</code> reader - reg_systimer_clk_en","Field <code>SYSTIMER_CLK_EN</code> writer - reg_systimer_clk_en","Field <code>TIMERGROUP1_CLK_EN</code> reader - reg_timergroup1_clk_en","Field <code>TIMERGROUP1_CLK_EN</code> writer - reg_timergroup1_clk_en","Field <code>TIMERGROUP_CLK_EN</code> reader - reg_timergroup_clk_en","Field <code>TIMERGROUP_CLK_EN</code> writer - reg_timergroup_clk_en","Field <code>TIMERS_CLK_EN</code> reader - reg_timers_clk_en","Field <code>TIMERS_CLK_EN</code> writer - reg_timers_clk_en","Field <code>TWAI_CLK_EN</code> reader - reg_can_clk_en","Field <code>TWAI_CLK_EN</code> writer - reg_can_clk_en","Field <code>UART1_CLK_EN</code> reader - reg_uart1_clk_en","Field <code>UART1_CLK_EN</code> writer - reg_uart1_clk_en","Field <code>UART_CLK_EN</code> reader - reg_uart_clk_en","Field <code>UART_CLK_EN</code> writer - reg_uart_clk_en","Field <code>UART_MEM_CLK_EN</code> reader - reg_uart_mem_clk_en","Field <code>UART_MEM_CLK_EN</code> writer - reg_uart_mem_clk_en","Field <code>UHCI0_CLK_EN</code> reader - reg_uhci0_clk_en","Field <code>UHCI0_CLK_EN</code> writer - reg_uhci0_clk_en","Field <code>UHCI1_CLK_EN</code> reader - reg_uhci1_clk_en","Field <code>UHCI1_CLK_EN</code> writer - reg_uhci1_clk_en","Field <code>USB_DEVICE_CLK_EN</code> reader - reg_usb_device_clk_en","Field <code>USB_DEVICE_CLK_EN</code> writer - reg_usb_device_clk_en","Register <code>PERIP_CLK_EN0</code> writer","Field <code>WDG_CLK_EN</code> reader - reg_wdg_clk_en","Field <code>WDG_CLK_EN</code> writer - reg_wdg_clk_en","Bit 30 - reg_adc2_arb_clk_en","Bit 30 - reg_adc2_arb_clk_en","Bit 28 - reg_apb_saradc_clk_en","Bit 28 - reg_apb_saradc_clk_en","Writes raw bits to the register.","","","Bit 14 - reg_efuse_clk_en","Bit 14 - reg_efuse_clk_en","Bit 18 - reg_ext1_clk_en","Bit 18 - reg_ext1_clk_en","Returns the argument unchanged.","Bit 7 - reg_ext0_clk_en","Bit 7 - reg_ext0_clk_en","Bit 4 - reg_i2s0_clk_en","Bit 4 - reg_i2s0_clk_en","Bit 21 - reg_i2s1_clk_en","Bit 21 - reg_i2s1_clk_en","Calls <code>U::from(self)</code>.","Bit 11 - reg_ledc_clk_en","Bit 11 - reg_ledc_clk_en","Bit 10 - reg_pcnt_clk_en","Bit 10 - reg_pcnt_clk_en","Bit 17 - reg_pwm0_clk_en","Bit 17 - reg_pwm0_clk_en","Bit 20 - reg_pwm1_clk_en","Bit 20 - reg_pwm1_clk_en","Bit 25 - reg_pwm2_clk_en","Bit 25 - reg_pwm2_clk_en","Bit 26 - reg_pwm3_clk_en","Bit 26 - reg_pwm3_clk_en","Bit 9 - reg_rmt_clk_en","Bit 9 - reg_rmt_clk_en","Bit 1 - reg_spi01_clk_en","Bit 1 - reg_spi01_clk_en","Bit 6 - reg_spi2_clk_en","Bit 6 - reg_spi2_clk_en","Bit 22 - reg_spi2_dma_clk_en","Bit 22 - reg_spi2_dma_clk_en","Bit 16 - reg_spi3_clk_en","Bit 16 - reg_spi3_clk_en","Bit 27 - reg_spi3_dma_clk_en","Bit 27 - reg_spi3_dma_clk_en","Bit 31 - reg_spi4_clk_en","Bit 31 - reg_spi4_clk_en","Bit 29 - reg_systimer_clk_en","Bit 29 - reg_systimer_clk_en","Bit 15 - reg_timergroup1_clk_en","Bit 15 - reg_timergroup1_clk_en","Bit 13 - reg_timergroup_clk_en","Bit 13 - reg_timergroup_clk_en","Bit 0 - reg_timers_clk_en","Bit 0 - reg_timers_clk_en","","","Bit 19 - reg_can_clk_en","Bit 19 - reg_can_clk_en","","Bit 5 - reg_uart1_clk_en","Bit 5 - reg_uart1_clk_en","Bit 2 - reg_uart_clk_en","Bit 2 - reg_uart_clk_en","Bit 24 - reg_uart_mem_clk_en","Bit 24 - reg_uart_mem_clk_en","Bit 8 - reg_uhci0_clk_en","Bit 8 - reg_uhci0_clk_en","Bit 12 - reg_uhci1_clk_en","Bit 12 - reg_uhci1_clk_en","Bit 23 - reg_usb_device_clk_en","Bit 23 - reg_usb_device_clk_en","Bit 3 - reg_wdg_clk_en","Bit 3 - reg_wdg_clk_en","Field <code>CRYPTO_AES_CLK_EN</code> reader - reg_crypto_aes_clk_en","Field <code>CRYPTO_AES_CLK_EN</code> writer - reg_crypto_aes_clk_en","Field <code>CRYPTO_DS_CLK_EN</code> reader - reg_crypto_ds_clk_en","Field <code>CRYPTO_DS_CLK_EN</code> writer - reg_crypto_ds_clk_en","Field <code>CRYPTO_HMAC_CLK_EN</code> reader - reg_crypto_hmac_clk_en","Field <code>CRYPTO_HMAC_CLK_EN</code> writer - reg_crypto_hmac_clk_en","Field <code>CRYPTO_RSA_CLK_EN</code> reader - reg_crypto_rsa_clk_en","Field <code>CRYPTO_RSA_CLK_EN</code> writer - reg_crypto_rsa_clk_en","Field <code>CRYPTO_SHA_CLK_EN</code> reader - reg_crypto_sha_clk_en","Field <code>CRYPTO_SHA_CLK_EN</code> writer - reg_crypto_sha_clk_en","Field <code>DMA_CLK_EN</code> reader - reg_dma_clk_en","Field <code>DMA_CLK_EN</code> writer - reg_dma_clk_en","Field <code>LCD_CAM_CLK_EN</code> reader - reg_lcd_cam_clk_en","Field <code>LCD_CAM_CLK_EN</code> writer - reg_lcd_cam_clk_en","peripheral clock gating register","Register <code>PERIP_CLK_EN1</code> reader","Field <code>SDIO_HOST_CLK_EN</code> reader - reg_sdio_host_clk_en","Field <code>SDIO_HOST_CLK_EN</code> writer - reg_sdio_host_clk_en","Field <code>TSENS_CLK_EN</code> reader - reg_tsens_clk_en","Field <code>TSENS_CLK_EN</code> writer - reg_tsens_clk_en","Field <code>UART2_CLK_EN</code> reader - reg_uart2_clk_en","Field <code>UART2_CLK_EN</code> writer - reg_uart2_clk_en","Register <code>PERIP_CLK_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - reg_crypto_aes_clk_en","Bit 1 - reg_crypto_aes_clk_en","Bit 4 - reg_crypto_ds_clk_en","Bit 4 - reg_crypto_ds_clk_en","Bit 5 - reg_crypto_hmac_clk_en","Bit 5 - reg_crypto_hmac_clk_en","Bit 3 - reg_crypto_rsa_clk_en","Bit 3 - reg_crypto_rsa_clk_en","Bit 2 - reg_crypto_sha_clk_en","Bit 2 - reg_crypto_sha_clk_en","Bit 6 - reg_dma_clk_en","Bit 6 - reg_dma_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - reg_lcd_cam_clk_en","Bit 8 - reg_lcd_cam_clk_en","Bit 7 - reg_sdio_host_clk_en","Bit 7 - reg_sdio_host_clk_en","","","Bit 10 - reg_tsens_clk_en","Bit 10 - reg_tsens_clk_en","","Bit 9 - reg_uart2_clk_en","Bit 9 - reg_uart2_clk_en","Field <code>ADC2_ARB_RST</code> reader - reg_adc2_arb_rst","Field <code>ADC2_ARB_RST</code> writer - reg_adc2_arb_rst","Field <code>APB_SARADC_RST</code> reader - reg_apb_saradc_rst","Field <code>APB_SARADC_RST</code> writer - reg_apb_saradc_rst","Field <code>EFUSE_RST</code> reader - reg_efuse_rst","Field <code>EFUSE_RST</code> writer - reg_efuse_rst","Field <code>EXT1_RST</code> reader - reg_ext1_rst","Field <code>EXT1_RST</code> writer - reg_ext1_rst","Field <code>I2C_EXT0_RST</code> reader - reg_ext0_rst","Field <code>I2C_EXT0_RST</code> writer - reg_ext0_rst","Field <code>I2S0_RST</code> reader - reg_i2s0_rst","Field <code>I2S0_RST</code> writer - reg_i2s0_rst","Field <code>I2S1_RST</code> reader - reg_i2s1_rst","Field <code>I2S1_RST</code> writer - reg_i2s1_rst","Field <code>LEDC_RST</code> reader - reg_ledc_rst","Field <code>LEDC_RST</code> writer - reg_ledc_rst","Field <code>PCNT_RST</code> reader - reg_pcnt_rst","Field <code>PCNT_RST</code> writer - reg_pcnt_rst","reserved","Field <code>PWM0_RST</code> reader - reg_pwm0_rst","Field <code>PWM0_RST</code> writer - reg_pwm0_rst","Field <code>PWM1_RST</code> reader - reg_pwm1_rst","Field <code>PWM1_RST</code> writer - reg_pwm1_rst","Field <code>PWM2_RST</code> reader - reg_pwm2_rst","Field <code>PWM2_RST</code> writer - reg_pwm2_rst","Field <code>PWM3_RST</code> reader - reg_pwm3_rst","Field <code>PWM3_RST</code> writer - reg_pwm3_rst","Register <code>PERIP_RST_EN0</code> reader","Field <code>RMT_RST</code> reader - reg_rmt_rst","Field <code>RMT_RST</code> writer - reg_rmt_rst","Field <code>SPI01_RST</code> reader - reg_spi01_rst","Field <code>SPI01_RST</code> writer - reg_spi01_rst","Field <code>SPI2_DMA_RST</code> reader - reg_spi2_dma_rst","Field <code>SPI2_DMA_RST</code> writer - reg_spi2_dma_rst","Field <code>SPI2_RST</code> reader - reg_spi2_rst","Field <code>SPI2_RST</code> writer - reg_spi2_rst","Field <code>SPI3_DMA_RST</code> reader - reg_spi3_dma_rst","Field <code>SPI3_DMA_RST</code> writer - reg_spi3_dma_rst","Field <code>SPI3_RST</code> reader - reg_spi3_rst","Field <code>SPI3_RST</code> writer - reg_spi3_rst","Field <code>SPI4_RST</code> reader - reg_spi4_rst","Field <code>SPI4_RST</code> writer - reg_spi4_rst","Field <code>SYSTIMER_RST</code> reader - reg_systimer_rst","Field <code>SYSTIMER_RST</code> writer - reg_systimer_rst","Field <code>TIMERGROUP1_RST</code> reader - reg_timergroup1_rst","Field <code>TIMERGROUP1_RST</code> writer - reg_timergroup1_rst","Field <code>TIMERGROUP_RST</code> reader - reg_timergroup_rst","Field <code>TIMERGROUP_RST</code> writer - reg_timergroup_rst","Field <code>TIMERS_RST</code> reader - reg_timers_rst","Field <code>TIMERS_RST</code> writer - reg_timers_rst","Field <code>TWAI_RST</code> reader - reg_can_rst","Field <code>TWAI_RST</code> writer - reg_can_rst","Field <code>UART1_RST</code> reader - reg_uart1_rst","Field <code>UART1_RST</code> writer - reg_uart1_rst","Field <code>UART_MEM_RST</code> reader - reg_uart_mem_rst","Field <code>UART_MEM_RST</code> writer - reg_uart_mem_rst","Field <code>UART_RST</code> reader - reg_uart_rst","Field <code>UART_RST</code> writer - reg_uart_rst","Field <code>UHCI0_RST</code> reader - reg_uhci0_rst","Field <code>UHCI0_RST</code> writer - reg_uhci0_rst","Field <code>UHCI1_RST</code> reader - reg_uhci1_rst","Field <code>UHCI1_RST</code> writer - reg_uhci1_rst","Field <code>USB_DEVICE_RST</code> reader - reg_usb_device_rst","Field <code>USB_DEVICE_RST</code> writer - reg_usb_device_rst","Register <code>PERIP_RST_EN0</code> writer","Field <code>WDG_RST</code> reader - reg_wdg_rst","Field <code>WDG_RST</code> writer - reg_wdg_rst","Bit 30 - reg_adc2_arb_rst","Bit 30 - reg_adc2_arb_rst","Bit 28 - reg_apb_saradc_rst","Bit 28 - reg_apb_saradc_rst","Writes raw bits to the register.","","","Bit 14 - reg_efuse_rst","Bit 14 - reg_efuse_rst","Bit 18 - reg_ext1_rst","Bit 18 - reg_ext1_rst","Returns the argument unchanged.","Bit 7 - reg_ext0_rst","Bit 7 - reg_ext0_rst","Bit 4 - reg_i2s0_rst","Bit 4 - reg_i2s0_rst","Bit 21 - reg_i2s1_rst","Bit 21 - reg_i2s1_rst","Calls <code>U::from(self)</code>.","Bit 11 - reg_ledc_rst","Bit 11 - reg_ledc_rst","Bit 10 - reg_pcnt_rst","Bit 10 - reg_pcnt_rst","Bit 17 - reg_pwm0_rst","Bit 17 - reg_pwm0_rst","Bit 20 - reg_pwm1_rst","Bit 20 - reg_pwm1_rst","Bit 25 - reg_pwm2_rst","Bit 25 - reg_pwm2_rst","Bit 26 - reg_pwm3_rst","Bit 26 - reg_pwm3_rst","Bit 9 - reg_rmt_rst","Bit 9 - reg_rmt_rst","Bit 1 - reg_spi01_rst","Bit 1 - reg_spi01_rst","Bit 22 - reg_spi2_dma_rst","Bit 22 - reg_spi2_dma_rst","Bit 6 - reg_spi2_rst","Bit 6 - reg_spi2_rst","Bit 27 - reg_spi3_dma_rst","Bit 27 - reg_spi3_dma_rst","Bit 16 - reg_spi3_rst","Bit 16 - reg_spi3_rst","Bit 31 - reg_spi4_rst","Bit 31 - reg_spi4_rst","Bit 29 - reg_systimer_rst","Bit 29 - reg_systimer_rst","Bit 15 - reg_timergroup1_rst","Bit 15 - reg_timergroup1_rst","Bit 13 - reg_timergroup_rst","Bit 13 - reg_timergroup_rst","Bit 0 - reg_timers_rst","Bit 0 - reg_timers_rst","","","Bit 19 - reg_can_rst","Bit 19 - reg_can_rst","","Bit 5 - reg_uart1_rst","Bit 5 - reg_uart1_rst","Bit 24 - reg_uart_mem_rst","Bit 24 - reg_uart_mem_rst","Bit 2 - reg_uart_rst","Bit 2 - reg_uart_rst","Bit 8 - reg_uhci0_rst","Bit 8 - reg_uhci0_rst","Bit 12 - reg_uhci1_rst","Bit 12 - reg_uhci1_rst","Bit 23 - reg_usb_device_rst","Bit 23 - reg_usb_device_rst","Bit 3 - reg_wdg_rst","Bit 3 - reg_wdg_rst","Field <code>CRYPTO_AES_RST</code> reader - reg_crypto_aes_rst","Field <code>CRYPTO_AES_RST</code> writer - reg_crypto_aes_rst","Field <code>CRYPTO_DS_RST</code> reader - reg_crypto_ds_rst","Field <code>CRYPTO_DS_RST</code> writer - reg_crypto_ds_rst","Field <code>CRYPTO_HMAC_RST</code> reader - reg_crypto_hmac_rst","Field <code>CRYPTO_HMAC_RST</code> writer - reg_crypto_hmac_rst","Field <code>CRYPTO_RSA_RST</code> reader - reg_crypto_rsa_rst","Field <code>CRYPTO_RSA_RST</code> writer - reg_crypto_rsa_rst","Field <code>CRYPTO_SHA_RST</code> reader - reg_crypto_sha_rst","Field <code>CRYPTO_SHA_RST</code> writer - reg_crypto_sha_rst","Field <code>DMA_RST</code> reader - reg_dma_rst","Field <code>DMA_RST</code> writer - reg_dma_rst","Field <code>LCD_CAM_RST</code> reader - reg_lcd_cam_rst","Field <code>LCD_CAM_RST</code> writer - reg_lcd_cam_rst","peripheral reset register","Register <code>PERIP_RST_EN1</code> reader","Field <code>SDIO_HOST_RST</code> reader - reg_sdio_host_rst","Field <code>SDIO_HOST_RST</code> writer - reg_sdio_host_rst","Field <code>TSENS_RST</code> reader - reg_tsens_rst","Field <code>TSENS_RST</code> writer - reg_tsens_rst","Field <code>UART2_RST</code> reader - reg_uart2_rst","Field <code>UART2_RST</code> writer - reg_uart2_rst","Register <code>PERIP_RST_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - reg_crypto_aes_rst","Bit 1 - reg_crypto_aes_rst","Bit 4 - reg_crypto_ds_rst","Bit 4 - reg_crypto_ds_rst","Bit 5 - reg_crypto_hmac_rst","Bit 5 - reg_crypto_hmac_rst","Bit 3 - reg_crypto_rsa_rst","Bit 3 - reg_crypto_rsa_rst","Bit 2 - reg_crypto_sha_rst","Bit 2 - reg_crypto_sha_rst","Bit 6 - reg_dma_rst","Bit 6 - reg_dma_rst","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - reg_lcd_cam_rst","Bit 8 - reg_lcd_cam_rst","Bit 7 - reg_sdio_host_rst","Bit 7 - reg_sdio_host_rst","","","Bit 10 - reg_tsens_rst","Bit 10 - reg_tsens_rst","","Bit 9 - reg_uart2_rst","Bit 9 - reg_uart2_rst","Register <code>REDUNDANT_ECO_CTRL</code> reader","eco register","Field <code>REDUNDANT_ECO_DRIVE</code> reader - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_DRIVE</code> writer - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_RESULT</code> reader - …","Register <code>REDUNDANT_ECO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_redundant_eco_drive","Bit 0 - reg_redundant_eco_drive","Bit 1 - reg_redundant_eco_result","","","","Register <code>RSA_PD_CTRL</code> reader","Field <code>RSA_MEM_FORCE_PD</code> reader - reg_rsa_mem_force_pd","Field <code>RSA_MEM_FORCE_PD</code> writer - reg_rsa_mem_force_pd","Field <code>RSA_MEM_FORCE_PU</code> reader - reg_rsa_mem_force_pu","Field <code>RSA_MEM_FORCE_PU</code> writer - reg_rsa_mem_force_pu","Field <code>RSA_MEM_PD</code> reader - reg_rsa_mem_pd","Field <code>RSA_MEM_PD</code> writer - reg_rsa_mem_pd","rsa memory power control register","Register <code>RSA_PD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - reg_rsa_mem_force_pd","Bit 2 - reg_rsa_mem_force_pd","Bit 1 - reg_rsa_mem_force_pu","Bit 1 - reg_rsa_mem_force_pu","Bit 0 - reg_rsa_mem_pd","Bit 0 - reg_rsa_mem_pd","","","","Register <code>RTC_FASTMEM_CONFIG</code> reader","fast memory config register","Field <code>RTC_MEM_CRC_ADDR</code> reader - reg_rtc_mem_crc_addr","Field <code>RTC_MEM_CRC_ADDR</code> writer - reg_rtc_mem_crc_addr","Field <code>RTC_MEM_CRC_FINISH</code> reader - reg_rtc_mem_crc_finish","Field <code>RTC_MEM_CRC_LEN</code> reader - reg_rtc_mem_crc_len","Field <code>RTC_MEM_CRC_LEN</code> writer - reg_rtc_mem_crc_len","Field <code>RTC_MEM_CRC_START</code> reader - reg_rtc_mem_crc_start","Field <code>RTC_MEM_CRC_START</code> writer - reg_rtc_mem_crc_start","Register <code>RTC_FASTMEM_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:19 - reg_rtc_mem_crc_addr","Bits 9:19 - reg_rtc_mem_crc_addr","Bit 31 - reg_rtc_mem_crc_finish","Bits 20:30 - reg_rtc_mem_crc_len","Bits 20:30 - reg_rtc_mem_crc_len","Bit 8 - reg_rtc_mem_crc_start","Bit 8 - reg_rtc_mem_crc_start","","","","Register <code>RTC_FASTMEM_CRC</code> reader","reserved","Field <code>RTC_MEM_CRC_RES</code> reader - reg_rtc_mem_crc_res","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_rtc_mem_crc_res","","","","Field <code>CLK_DIV_EN</code> reader - reg_clk_div_en","Field <code>CLK_XTAL_FREQ</code> reader - reg_clk_xtal_freq","Field <code>PRE_DIV_CNT</code> reader - reg_pre_div_cnt","Field <code>PRE_DIV_CNT</code> writer - reg_pre_div_cnt","Register <code>SYSCLK_CONF</code> reader","Field <code>SOC_CLK_SEL</code> reader - reg_soc_clk_sel","Field <code>SOC_CLK_SEL</code> writer - reg_soc_clk_sel","system clock config register","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 19 - reg_clk_div_en","Bits 12:18 - reg_clk_xtal_freq","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - reg_pre_div_cnt","Bits 0:9 - reg_pre_div_cnt","Bits 10:11 - reg_soc_clk_sel","Bits 10:11 - reg_soc_clk_sel","","","","Register <code>SYSTEM_REG_DATE</code> reader","Field <code>SYSTEM_REG_DATE</code> reader - reg_system_reg_date","Version register","Field <code>SYSTEM_REG_DATE</code> writer - reg_system_reg_date","Register <code>SYSTEM_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - reg_system_reg_date","Bits 0:27 - reg_system_reg_date","","","","COMP0_LOAD (w) register accessor: SYSTIMER_COMP0_LOAD.","COMP1_LOAD (w) register accessor: SYSTIMER_COMP1_LOAD.","COMP2_LOAD (w) register accessor: SYSTIMER_COMP2_LOAD.","CONF (rw) register accessor: SYSTIMER_CONF.","DATE (rw) register accessor: SYSTIMER_DATE.","INT_CLR (w) register accessor: SYSTIMER_INT_CLR.","INT_ENA (rw) register accessor: SYSTIMER_INT_ENA.","INT_RAW (rw) register accessor: SYSTIMER_INT_RAW.","INT_ST (r) register accessor: SYSTIMER_INT_ST.","Register block","TARGET0_CONF (rw) register accessor: SYSTIMER_TARGET0_CONF.","TARGET0_HI (rw) register accessor: SYSTIMER_TARGET0_HI.","TARGET0_LO (rw) register accessor: SYSTIMER_TARGET0_LO.","TARGET1_CONF (rw) register accessor: SYSTIMER_TARGET1_CONF.","TARGET1_HI (rw) register accessor: SYSTIMER_TARGET1_HI.","TARGET1_LO (rw) register accessor: SYSTIMER_TARGET1_LO.","TARGET2_CONF (rw) register accessor: SYSTIMER_TARGET2_CONF.","TARGET2_HI (rw) register accessor: SYSTIMER_TARGET2_HI.","TARGET2_LO (rw) register accessor: SYSTIMER_TARGET2_LO.","UNIT0_LOAD (w) register accessor: SYSTIMER_UNIT0_LOAD.","UNIT0_LOAD_HI (rw) register accessor: …","UNIT0_LOAD_LO (rw) register accessor: …","UNIT0_OP (rw) register accessor: SYSTIMER_UNIT0_OP.","UNIT0_VALUE_HI (r) register accessor: …","UNIT0_VALUE_LO (r) register accessor: …","UNIT1_LOAD (w) register accessor: SYSTIMER_UNIT1_LOAD.","UNIT1_LOAD_HI (rw) register accessor: …","UNIT1_LOAD_LO (rw) register accessor: …","UNIT1_OP (rw) register accessor: SYSTIMER_UNIT1_OP.","UNIT1_VALUE_HI (r) register accessor: …","UNIT1_VALUE_LO (r) register accessor: …","","","SYSTIMER_COMP0_LOAD.","0x50 - SYSTIMER_COMP0_LOAD.","SYSTIMER_COMP1_LOAD.","0x54 - SYSTIMER_COMP1_LOAD.","SYSTIMER_COMP2_LOAD.","0x58 - SYSTIMER_COMP2_LOAD.","SYSTIMER_CONF.","0x00 - SYSTIMER_CONF.","SYSTIMER_DATE.","0xfc - SYSTIMER_DATE.","Returns the argument unchanged.","SYSTIMER_INT_CLR.","0x6c - SYSTIMER_INT_CLR.","SYSTIMER_INT_ENA.","0x64 - SYSTIMER_INT_ENA.","SYSTIMER_INT_RAW.","0x68 - SYSTIMER_INT_RAW.","SYSTIMER_INT_ST.","0x70 - SYSTIMER_INT_ST.","Calls <code>U::from(self)</code>.","SYSTIMER_TARGET0_CONF.","0x34 - SYSTIMER_TARGET0_CONF.","SYSTIMER_TARGET0_HI.","0x1c - SYSTIMER_TARGET0_HI.","SYSTIMER_TARGET0_LO.","0x20 - SYSTIMER_TARGET0_LO.","SYSTIMER_TARGET1_CONF.","0x38 - SYSTIMER_TARGET1_CONF.","SYSTIMER_TARGET1_HI.","0x24 - SYSTIMER_TARGET1_HI.","SYSTIMER_TARGET1_LO.","0x28 - SYSTIMER_TARGET1_LO.","SYSTIMER_TARGET2_CONF.","0x3c - SYSTIMER_TARGET2_CONF.","SYSTIMER_TARGET2_HI.","0x2c - SYSTIMER_TARGET2_HI.","SYSTIMER_TARGET2_LO.","0x30 - SYSTIMER_TARGET2_LO.","","","","SYSTIMER_UNIT0_LOAD.","0x5c - SYSTIMER_UNIT0_LOAD.","SYSTIMER_UNIT0_LOAD_HI.","0x0c - SYSTIMER_UNIT0_LOAD_HI.","SYSTIMER_UNIT0_LOAD_LO.","0x10 - SYSTIMER_UNIT0_LOAD_LO.","SYSTIMER_UNIT0_OP.","0x04 - SYSTIMER_UNIT0_OP.","SYSTIMER_UNIT0_VALUE_HI.","0x40 - SYSTIMER_UNIT0_VALUE_HI.","SYSTIMER_UNIT0_VALUE_LO.","0x44 - SYSTIMER_UNIT0_VALUE_LO.","SYSTIMER_UNIT1_LOAD.","0x60 - SYSTIMER_UNIT1_LOAD.","SYSTIMER_UNIT1_LOAD_HI.","0x14 - SYSTIMER_UNIT1_LOAD_HI.","SYSTIMER_UNIT1_LOAD_LO.","0x18 - SYSTIMER_UNIT1_LOAD_LO.","SYSTIMER_UNIT1_OP.","0x08 - SYSTIMER_UNIT1_OP.","SYSTIMER_UNIT1_VALUE_HI.","0x48 - SYSTIMER_UNIT1_VALUE_HI.","SYSTIMER_UNIT1_VALUE_LO.","0x4c - SYSTIMER_UNIT1_VALUE_LO.","SYSTIMER_COMP0_LOAD.","Field <code>TIMER_COMP0_LOAD</code> writer - timer comp0 load value","Register <code>COMP0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp0 load value","","","","SYSTIMER_COMP1_LOAD.","Field <code>TIMER_COMP1_LOAD</code> writer - timer comp1 load value","Register <code>COMP1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp1 load value","","","","SYSTIMER_COMP2_LOAD.","Field <code>TIMER_COMP2_LOAD</code> writer - timer comp2 load value","Register <code>COMP2_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp2 load value","","","","Field <code>CLK_EN</code> reader - register file clk gating","Field <code>CLK_EN</code> writer - register file clk gating","SYSTIMER_CONF.","Register <code>CONF</code> reader","Field <code>SYSTIMER_CLK_FO</code> reader - systimer clock force on","Field <code>SYSTIMER_CLK_FO</code> writer - systimer clock force on","Field <code>TARGET0_WORK_EN</code> reader - target0 work enable","Field <code>TARGET0_WORK_EN</code> writer - target0 work enable","Field <code>TARGET1_WORK_EN</code> reader - target1 work enable","Field <code>TARGET1_WORK_EN</code> writer - target1 work enable","Field <code>TARGET2_WORK_EN</code> reader - target2 work enable","Field <code>TARGET2_WORK_EN</code> writer - target2 work enable","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_WORK_EN</code> reader - timer unit0 work enable","Field <code>TIMER_UNIT0_WORK_EN</code> writer - timer unit0 work enable","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_WORK_EN</code> reader - timer unit1 work enable","Field <code>TIMER_UNIT1_WORK_EN</code> writer - timer unit1 work enable","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - register file clk gating","Bit 31 - register file clk gating","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - systimer clock force on","Bit 0 - systimer clock force on","Bit 24 - target0 work enable","Bit 24 - target0 work enable","Bit 23 - target1 work enable","Bit 23 - target1 work enable","Bit 22 - target2 work enable","Bit 22 - target2 work enable","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 30 - timer unit0 work enable","Bit 30 - timer unit0 work enable","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 29 - timer unit1 work enable","Bit 29 - timer unit1 work enable","","","","Field <code>DATE</code> reader - reg_date","SYSTIMER_DATE.","Field <code>DATE</code> writer - reg_date","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_date","Bits 0:31 - reg_date","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SYSTIMER_INT_CLR.","Field <code>TARGET0_INT_CLR</code> writer - interupt0 clear","Field <code>TARGET1_INT_CLR</code> writer - interupt1 clear","Field <code>TARGET2_INT_CLR</code> writer - interupt2 clear","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 clear","Bit 1 - interupt1 clear","Bit 2 - interupt2 clear","","","","SYSTIMER_INT_ENA.","Register <code>INT_ENA</code> reader","Field <code>TARGET0_INT_ENA</code> reader - interupt0 enable","Field <code>TARGET0_INT_ENA</code> writer - interupt0 enable","Field <code>TARGET1_INT_ENA</code> reader - interupt1 enable","Field <code>TARGET1_INT_ENA</code> writer - interupt1 enable","Field <code>TARGET2_INT_ENA</code> reader - interupt2 enable","Field <code>TARGET2_INT_ENA</code> writer - interupt2 enable","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 enable","Bit 0 - interupt0 enable","Bit 1 - interupt1 enable","Bit 1 - interupt1 enable","Bit 2 - interupt2 enable","Bit 2 - interupt2 enable","","","","SYSTIMER_INT_RAW.","Register <code>INT_RAW</code> reader","Field <code>TARGET0_INT_RAW</code> reader - interupt0 raw","Field <code>TARGET0_INT_RAW</code> writer - interupt0 raw","Field <code>TARGET1_INT_RAW</code> reader - interupt1 raw","Field <code>TARGET1_INT_RAW</code> writer - interupt1 raw","Field <code>TARGET2_INT_RAW</code> reader - interupt2 raw","Field <code>TARGET2_INT_RAW</code> writer - interupt2 raw","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 raw","Bit 0 - interupt0 raw","Bit 1 - interupt1 raw","Bit 1 - interupt1 raw","Bit 2 - interupt2 raw","Bit 2 - interupt2 raw","","","","SYSTIMER_INT_ST.","Register <code>INT_ST</code> reader","Field <code>TARGET0_INT_ST</code> reader - reg_target0_int_st","Field <code>TARGET1_INT_ST</code> reader - reg_target1_int_st","Field <code>TARGET2_INT_ST</code> reader - reg_target2_int_st","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_target0_int_st","Bit 1 - reg_target1_int_st","Bit 2 - reg_target2_int_st","","","","Register <code>TARGET0_CONF</code> reader","SYSTIMER_TARGET0_CONF.","Field <code>TARGET0_PERIOD_MODE</code> reader - Set target0 to period …","Field <code>TARGET0_PERIOD_MODE</code> writer - Set target0 to period …","Field <code>TARGET0_PERIOD</code> reader - target0 period","Field <code>TARGET0_PERIOD</code> writer - target0 period","Field <code>TARGET0_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET0_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET0_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target0 period","Bits 0:25 - target0 period","Bit 30 - Set target0 to period mode","Bit 30 - Set target0 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET0_HI</code> reader","SYSTIMER_TARGET0_HI.","Field <code>TIMER_TARGET0_HI</code> reader - timer taget0 high 32 bit","Field <code>TIMER_TARGET0_HI</code> writer - timer taget0 high 32 bit","Register <code>TARGET0_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget0 high 32 bit","Bits 0:19 - timer taget0 high 32 bit","","","","Register <code>TARGET0_LO</code> reader","SYSTIMER_TARGET0_LO.","Field <code>TIMER_TARGET0_LO</code> reader - timer taget0 low 32 bit","Field <code>TIMER_TARGET0_LO</code> writer - timer taget0 low 32 bit","Register <code>TARGET0_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget0 low 32 bit","Bits 0:31 - timer taget0 low 32 bit","","","","Register <code>TARGET1_CONF</code> reader","SYSTIMER_TARGET1_CONF.","Field <code>TARGET1_PERIOD_MODE</code> reader - Set target1 to period …","Field <code>TARGET1_PERIOD_MODE</code> writer - Set target1 to period …","Field <code>TARGET1_PERIOD</code> reader - target1 period","Field <code>TARGET1_PERIOD</code> writer - target1 period","Field <code>TARGET1_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET1_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET1_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target1 period","Bits 0:25 - target1 period","Bit 30 - Set target1 to period mode","Bit 30 - Set target1 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET1_HI</code> reader","SYSTIMER_TARGET1_HI.","Field <code>TIMER_TARGET1_HI</code> reader - timer taget1 high 32 bit","Field <code>TIMER_TARGET1_HI</code> writer - timer taget1 high 32 bit","Register <code>TARGET1_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget1 high 32 bit","Bits 0:19 - timer taget1 high 32 bit","","","","Register <code>TARGET1_LO</code> reader","SYSTIMER_TARGET1_LO.","Field <code>TIMER_TARGET1_LO</code> reader - timer taget1 low 32 bit","Field <code>TIMER_TARGET1_LO</code> writer - timer taget1 low 32 bit","Register <code>TARGET1_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget1 low 32 bit","Bits 0:31 - timer taget1 low 32 bit","","","","Register <code>TARGET2_CONF</code> reader","SYSTIMER_TARGET2_CONF.","Field <code>TARGET2_PERIOD_MODE</code> reader - Set target2 to period …","Field <code>TARGET2_PERIOD_MODE</code> writer - Set target2 to period …","Field <code>TARGET2_PERIOD</code> reader - target2 period","Field <code>TARGET2_PERIOD</code> writer - target2 period","Field <code>TARGET2_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET2_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET2_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target2 period","Bits 0:25 - target2 period","Bit 30 - Set target2 to period mode","Bit 30 - Set target2 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET2_HI</code> reader","SYSTIMER_TARGET2_HI.","Field <code>TIMER_TARGET2_HI</code> reader - timer taget2 high 32 bit","Field <code>TIMER_TARGET2_HI</code> writer - timer taget2 high 32 bit","Register <code>TARGET2_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget2 high 32 bit","Bits 0:19 - timer taget2 high 32 bit","","","","Register <code>TARGET2_LO</code> reader","SYSTIMER_TARGET2_LO.","Field <code>TIMER_TARGET2_LO</code> reader - timer taget2 low 32 bit","Field <code>TIMER_TARGET2_LO</code> writer - timer taget2 low 32 bit","Register <code>TARGET2_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget2 low 32 bit","Bits 0:31 - timer taget2 low 32 bit","","","","Field <code>TIMER_UNIT0_LOAD</code> writer - timer unit0 load value","SYSTIMER_UNIT0_LOAD.","Register <code>UNIT0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit0 load value","","","","Register <code>UNIT0_LOAD_HI</code> reader","Field <code>TIMER_UNIT0_LOAD_HI</code> reader - timer unit0 load high …","Field <code>TIMER_UNIT0_LOAD_HI</code> writer - timer unit0 load high …","SYSTIMER_UNIT0_LOAD_HI.","Register <code>UNIT0_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit0 load high 32 bit","Bits 0:19 - timer unit0 load high 32 bit","","","","Register <code>UNIT0_LOAD_LO</code> reader","Field <code>TIMER_UNIT0_LOAD_LO</code> reader - timer unit0 load low 32 …","Field <code>TIMER_UNIT0_LOAD_LO</code> writer - timer unit0 load low 32 …","SYSTIMER_UNIT0_LOAD_LO.","Register <code>UNIT0_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit0 load low 32 bit","Bits 0:31 - timer unit0 load low 32 bit","","","","Register <code>UNIT0_OP</code> reader","Field <code>TIMER_UNIT0_UPDATE</code> writer - update timer_unit0","Field <code>TIMER_UNIT0_VALUE_VALID</code> reader - …","SYSTIMER_UNIT0_OP.","Register <code>UNIT0_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer_unit0","Bit 29 - reg_timer_unit0_value_valid","","","","Register <code>UNIT0_VALUE_HI</code> reader","Field <code>TIMER_UNIT0_VALUE_HI</code> reader - timer read value high …","SYSTIMER_UNIT0_VALUE_HI.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 32bit","","","","Register <code>UNIT0_VALUE_LO</code> reader","Field <code>TIMER_UNIT0_VALUE_LO</code> reader - timer read value low …","SYSTIMER_UNIT0_VALUE_LO.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bit","","","","Field <code>TIMER_UNIT1_LOAD</code> writer - timer unit1 load value","SYSTIMER_UNIT1_LOAD.","Register <code>UNIT1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit1 load value","","","","Register <code>UNIT1_LOAD_HI</code> reader","Field <code>TIMER_UNIT1_LOAD_HI</code> reader - timer unit1 load high …","Field <code>TIMER_UNIT1_LOAD_HI</code> writer - timer unit1 load high …","SYSTIMER_UNIT1_LOAD_HI.","Register <code>UNIT1_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit1 load high 32 bit","Bits 0:19 - timer unit1 load high 32 bit","","","","Register <code>UNIT1_LOAD_LO</code> reader","Field <code>TIMER_UNIT1_LOAD_LO</code> reader - timer unit1 load low 32 …","Field <code>TIMER_UNIT1_LOAD_LO</code> writer - timer unit1 load low 32 …","SYSTIMER_UNIT1_LOAD_LO.","Register <code>UNIT1_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit1 load low 32 bit","Bits 0:31 - timer unit1 load low 32 bit","","","","Register <code>UNIT1_OP</code> reader","Field <code>TIMER_UNIT1_UPDATE</code> writer - update timer unit1","Field <code>TIMER_UNIT1_VALUE_VALID</code> reader - timer value is sync …","SYSTIMER_UNIT1_OP.","Register <code>UNIT1_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer unit1","Bit 29 - timer value is sync and valid","","","","Register <code>UNIT1_VALUE_HI</code> reader","Field <code>TIMER_UNIT1_VALUE_HI</code> reader - timer read value high …","SYSTIMER_UNIT1_VALUE_HI.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 32bit","","","","Register <code>UNIT1_VALUE_LO</code> reader","Field <code>TIMER_UNIT1_VALUE_LO</code> reader - timer read value low …","SYSTIMER_UNIT1_VALUE_LO.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bit","","","","INT_CLR_TIMERS (w) register accessor: INT_CLR_TIMG_REG","INT_ENA_TIMERS (rw) register accessor: INT_ENA_TIMG_REG","INT_RAW_TIMERS (r) register accessor: INT_RAW_TIMG_REG","INT_ST_TIMERS (r) register accessor: INT_ST_TIMG_REG","NTIMG_DATE (rw) register accessor: TIMG_NTIMG_DATE_REG.","REGCLK (rw) register accessor: TIMG_REGCLK_REG.","RTCCALICFG (rw) register accessor: TIMG_RTCCALICFG_REG.","RTCCALICFG1 (r) register accessor: TIMG_RTCCALICFG1_REG.","RTCCALICFG2 (rw) register accessor: TIMG_RTCCALICFG2_REG.","Register block","T0ALARMHI (rw) register accessor: TIMG_T0ALARMHI_REG.","T0ALARMLO (rw) register accessor: TIMG_T0ALARMLO_REG.","T0CONFIG (rw) register accessor: TIMG_T0CONFIG_REG.","T0HI (r) register accessor: TIMG_T0HI_REG.","T0LO (r) register accessor: TIMG_T0LO_REG.","T0LOAD (w) register accessor: TIMG_T0LOAD_REG.","T0LOADHI (rw) register accessor: TIMG_T0LOADHI_REG.","T0LOADLO (rw) register accessor: TIMG_T0LOADLO_REG.","T0UPDATE (rw) register accessor: TIMG_T0UPDATE_REG.","WDTCONFIG0 (rw) register accessor: TIMG_WDTCONFIG0_REG.","WDTCONFIG1 (rw) register accessor: TIMG_WDTCONFIG1_REG.","WDTCONFIG2 (rw) register accessor: TIMG_WDTCONFIG2_REG.","WDTCONFIG3 (rw) register accessor: TIMG_WDTCONFIG3_REG.","WDTCONFIG4 (rw) register accessor: TIMG_WDTCONFIG4_REG.","WDTCONFIG5 (rw) register accessor: TIMG_WDTCONFIG5_REG.","WDTFEED (w) register accessor: TIMG_WDTFEED_REG.","WDTWPROTECT (rw) register accessor: TIMG_WDTWPROTECT_REG.","","","Returns the argument unchanged.","INT_CLR_TIMG_REG","0x7c - INT_CLR_TIMG_REG","INT_ENA_TIMG_REG","0x70 - INT_ENA_TIMG_REG","INT_RAW_TIMG_REG","0x74 - INT_RAW_TIMG_REG","INT_ST_TIMG_REG","0x78 - INT_ST_TIMG_REG","Calls <code>U::from(self)</code>.","TIMG_NTIMG_DATE_REG.","0xf8 - TIMG_NTIMG_DATE_REG.","TIMG_REGCLK_REG.","0xfc - TIMG_REGCLK_REG.","TIMG_RTCCALICFG_REG.","0x68 - TIMG_RTCCALICFG_REG.","TIMG_RTCCALICFG1_REG.","0x6c - TIMG_RTCCALICFG1_REG.","TIMG_RTCCALICFG2_REG.","0x80 - TIMG_RTCCALICFG2_REG.","TIMG_T0ALARMHI_REG.","0x14 - TIMG_T0ALARMHI_REG.","TIMG_T0ALARMLO_REG.","0x10 - TIMG_T0ALARMLO_REG.","TIMG_T0CONFIG_REG.","0x00 - TIMG_T0CONFIG_REG.","TIMG_T0HI_REG.","0x08 - TIMG_T0HI_REG.","TIMG_T0LO_REG.","0x04 - TIMG_T0LO_REG.","TIMG_T0LOAD_REG.","0x20 - TIMG_T0LOAD_REG.","TIMG_T0LOADHI_REG.","0x1c - TIMG_T0LOADHI_REG.","TIMG_T0LOADLO_REG.","0x18 - TIMG_T0LOADLO_REG.","TIMG_T0UPDATE_REG.","0x0c - TIMG_T0UPDATE_REG.","","","","TIMG_WDTCONFIG0_REG.","0x48 - TIMG_WDTCONFIG0_REG.","TIMG_WDTCONFIG1_REG.","0x4c - TIMG_WDTCONFIG1_REG.","TIMG_WDTCONFIG2_REG.","0x50 - TIMG_WDTCONFIG2_REG.","TIMG_WDTCONFIG3_REG.","0x54 - TIMG_WDTCONFIG3_REG.","TIMG_WDTCONFIG4_REG.","0x58 - TIMG_WDTCONFIG4_REG.","TIMG_WDTCONFIG5_REG.","0x5c - TIMG_WDTCONFIG5_REG.","TIMG_WDTFEED_REG.","0x60 - TIMG_WDTFEED_REG.","TIMG_WDTWPROTECT_REG.","0x64 - TIMG_WDTWPROTECT_REG.","INT_CLR_TIMG_REG","Field <code>T0_INT_CLR</code> writer - t0_int_clr","Register <code>INT_CLR_TIMERS</code> writer","Field <code>WDT_INT_CLR</code> writer - wdt_int_clr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - t0_int_clr","","","","Bit 1 - wdt_int_clr","INT_ENA_TIMG_REG","Register <code>INT_ENA_TIMERS</code> reader","Field <code>T0_INT_ENA</code> reader - t0_int_ena","Field <code>T0_INT_ENA</code> writer - t0_int_ena","Register <code>INT_ENA_TIMERS</code> writer","Field <code>WDT_INT_ENA</code> reader - wdt_int_ena","Field <code>WDT_INT_ENA</code> writer - wdt_int_ena","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - t0_int_ena","Bit 0 - t0_int_ena","","","","Bit 1 - wdt_int_ena","Bit 1 - wdt_int_ena","INT_RAW_TIMG_REG","Register <code>INT_RAW_TIMERS</code> reader","Field <code>T0_INT_RAW</code> reader - t0_int_raw","Field <code>WDT_INT_RAW</code> reader - wdt_int_raw","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - t0_int_raw","","","","Bit 1 - wdt_int_raw","INT_ST_TIMG_REG","Register <code>INT_ST_TIMERS</code> reader","Field <code>T0_INT_ST</code> reader - t0_int_st","Field <code>WDT_INT_ST</code> reader - wdt_int_st","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - t0_int_st","","","","Bit 1 - wdt_int_st","Field <code>NTIMGS_DATE</code> reader - reg_ntimers_date.","Field <code>NTIMGS_DATE</code> writer - reg_ntimers_date.","TIMG_NTIMG_DATE_REG.","Register <code>NTIMG_DATE</code> reader","Register <code>NTIMG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - reg_ntimers_date.","Bits 0:27 - reg_ntimers_date.","","","","Field <code>CLK_EN</code> reader - reg_clk_en.","Field <code>CLK_EN</code> writer - reg_clk_en.","Register <code>REGCLK</code> reader","TIMG_REGCLK_REG.","Field <code>TIMER_CLK_IS_ACTIVE</code> reader - reg_timer_clk_is_active.","Field <code>TIMER_CLK_IS_ACTIVE</code> writer - reg_timer_clk_is_active.","Register <code>REGCLK</code> writer","Field <code>WDT_CLK_IS_ACTIVE</code> reader - reg_wdt_clk_is_active.","Field <code>WDT_CLK_IS_ACTIVE</code> writer - reg_wdt_clk_is_active.","Writes raw bits to the register.","","","Bit 31 - reg_clk_en.","Bit 31 - reg_clk_en.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - reg_timer_clk_is_active.","Bit 30 - reg_timer_clk_is_active.","","","","Bit 29 - reg_wdt_clk_is_active.","Bit 29 - reg_wdt_clk_is_active.","Register <code>RTCCALICFG</code> reader","TIMG_RTCCALICFG_REG.","Field <code>RTC_CALI_CLK_SEL</code> reader - …","Field <code>RTC_CALI_CLK_SEL</code> writer - …","Field <code>RTC_CALI_MAX</code> reader - reg_rtc_cali_max.","Field <code>RTC_CALI_MAX</code> writer - reg_rtc_cali_max.","Field <code>RTC_CALI_RDY</code> reader - rtc_cali_rdy","Field <code>RTC_CALI_START_CYCLING</code> reader - …","Field <code>RTC_CALI_START_CYCLING</code> writer - …","Field <code>RTC_CALI_START</code> reader - reg_rtc_cali_start.","Field <code>RTC_CALI_START</code> writer - reg_rtc_cali_start.","Register <code>RTCCALICFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 13:14 - …","Bits 13:14 - …","Bits 16:30 - reg_rtc_cali_max.","Bits 16:30 - reg_rtc_cali_max.","Bit 15 - rtc_cali_rdy","Bit 31 - reg_rtc_cali_start.","Bit 31 - reg_rtc_cali_start.","Bit 12 - reg_rtc_cali_start_cycling.","Bit 12 - reg_rtc_cali_start_cycling.","","","","Register <code>RTCCALICFG1</code> reader","TIMG_RTCCALICFG1_REG.","Field <code>RTC_CALI_CYCLING_DATA_VLD</code> reader - …","Field <code>RTC_CALI_VALUE</code> reader - rtc_cali_value","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - rtc_cali_cycling_data_vld","Bits 7:31 - rtc_cali_value","","","","Register <code>RTCCALICFG2</code> reader","TIMG_RTCCALICFG2_REG.","Field <code>RTC_CALI_TIMEOUT</code> reader - timeoutindicator","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> reader - …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> writer - …","Field <code>RTC_CALI_TIMEOUT_THRES</code> reader - …","Field <code>RTC_CALI_TIMEOUT_THRES</code> writer - …","Register <code>RTCCALICFG2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timeoutindicator","Bits 3:6 - …","Bits 3:6 - …","Bits 7:31 - …","Bits 7:31 - …","","","","Field <code>ALARM_HI</code> reader - reg_t0_alarm_hi.","Field <code>ALARM_HI</code> writer - reg_t0_alarm_hi.","Register <code>T0ALARMHI</code> reader","TIMG_T0ALARMHI_REG.","Register <code>T0ALARMHI</code> writer","Bits 0:21 - reg_t0_alarm_hi.","Bits 0:21 - reg_t0_alarm_hi.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - reg_t0_alarm_lo.","Field <code>ALARM_LO</code> writer - reg_t0_alarm_lo.","Register <code>T0ALARMLO</code> reader","TIMG_T0ALARMLO_REG.","Register <code>T0ALARMLO</code> writer","Bits 0:31 - reg_t0_alarm_lo.","Bits 0:31 - reg_t0_alarm_lo.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - reg_t0_alarm_en.","Field <code>ALARM_EN</code> writer - reg_t0_alarm_en.","Field <code>AUTORELOAD</code> reader - reg_t0_autoreload.","Field <code>AUTORELOAD</code> writer - reg_t0_autoreload.","Field <code>DIVCNT_RST</code> writer - reg_t0_divcnt_rst.","Field <code>DIVIDER</code> reader - reg_t0_divider.","Field <code>DIVIDER</code> writer - reg_t0_divider.","Field <code>EN</code> reader - reg_t0_en.","Field <code>EN</code> writer - reg_t0_en.","Field <code>INCREASE</code> reader - reg_t0_increase.","Field <code>INCREASE</code> writer - reg_t0_increase.","Register <code>T0CONFIG</code> reader","TIMG_T0CONFIG_REG.","Field <code>USE_XTAL</code> reader - reg_t0_use_xtal.","Field <code>USE_XTAL</code> writer - reg_t0_use_xtal.","Register <code>T0CONFIG</code> writer","Bit 10 - reg_t0_alarm_en.","Bit 10 - reg_t0_alarm_en.","Bit 29 - reg_t0_autoreload.","Bit 29 - reg_t0_autoreload.","Writes raw bits to the register.","","","Bit 12 - reg_t0_divcnt_rst.","Bits 13:28 - reg_t0_divider.","Bits 13:28 - reg_t0_divider.","Bit 31 - reg_t0_en.","Bit 31 - reg_t0_en.","Returns the argument unchanged.","Bit 30 - reg_t0_increase.","Bit 30 - reg_t0_increase.","Calls <code>U::from(self)</code>.","","","","Bit 9 - reg_t0_use_xtal.","Bit 9 - reg_t0_use_xtal.","Field <code>HI</code> reader - t0_hi","Register <code>T0HI</code> reader","TIMG_T0HI_REG.","","","Returns the argument unchanged.","Bits 0:21 - t0_hi","Calls <code>U::from(self)</code>.","","","","Field <code>LO</code> reader - t0_lo","Register <code>T0LO</code> reader","TIMG_T0LO_REG.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - t0_lo","","","","Field <code>LOAD</code> writer - t0_load","TIMG_T0LOAD_REG.","Register <code>T0LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - t0_load","","","","Field <code>LOAD_HI</code> reader - reg_t0_load_hi.","Field <code>LOAD_HI</code> writer - reg_t0_load_hi.","Register <code>T0LOADHI</code> reader","TIMG_T0LOADHI_REG.","Register <code>T0LOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - reg_t0_load_hi.","Bits 0:21 - reg_t0_load_hi.","","","","Field <code>LOAD_LO</code> reader - reg_t0_load_lo.","Field <code>LOAD_LO</code> writer - reg_t0_load_lo.","Register <code>T0LOADLO</code> reader","TIMG_T0LOADLO_REG.","Register <code>T0LOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_t0_load_lo.","Bits 0:31 - reg_t0_load_lo.","","","","Register <code>T0UPDATE</code> reader","TIMG_T0UPDATE_REG.","Field <code>UPDATE</code> reader - t0_update","Field <code>UPDATE</code> writer - t0_update","Register <code>T0UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - t0_update","Bit 31 - t0_update","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","TIMG_WDTCONFIG0_REG.","Field <code>WDT_APPCPU_RESET_EN</code> reader - reg_wdt_appcpu_reset_en.","Field <code>WDT_APPCPU_RESET_EN</code> writer - reg_wdt_appcpu_reset_en.","Field <code>WDT_CONF_UPDATE_EN</code> writer - reg_wdt_conf_update_en.","Field <code>WDT_CPU_RESET_LENGTH</code> reader - …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - …","Field <code>WDT_EN</code> reader - reg_wdt_en.","Field <code>WDT_EN</code> writer - reg_wdt_en.","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - …","Field <code>WDT_PROCPU_RESET_EN</code> reader - reg_wdt_procpu_reset_en.","Field <code>WDT_PROCPU_RESET_EN</code> writer - reg_wdt_procpu_reset_en.","Field <code>WDT_STG0</code> reader - reg_wdt_stg0.","Field <code>WDT_STG0</code> writer - reg_wdt_stg0.","Field <code>WDT_STG1</code> reader - reg_wdt_stg1.","Field <code>WDT_STG1</code> writer - reg_wdt_stg1.","Field <code>WDT_STG2</code> reader - reg_wdt_stg2.","Field <code>WDT_STG2</code> writer - reg_wdt_stg2.","Field <code>WDT_STG3</code> reader - reg_wdt_stg3.","Field <code>WDT_STG3</code> writer - reg_wdt_stg3.","Field <code>WDT_SYS_RESET_LENGTH</code> reader - …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - …","Field <code>WDT_USE_XTAL</code> reader - reg_wdt_use_xtal.","Field <code>WDT_USE_XTAL</code> writer - reg_wdt_use_xtal.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 12 - reg_wdt_appcpu_reset_en.","Bit 12 - reg_wdt_appcpu_reset_en.","Bit 22 - reg_wdt_conf_update_en.","Bits 18:20 - reg_wdt_cpu_reset_length.","Bits 18:20 - reg_wdt_cpu_reset_length.","Bit 31 - reg_wdt_en.","Bit 31 - reg_wdt_en.","Bit 14 - reg_wdt_flashboot_mod_en.","Bit 14 - reg_wdt_flashboot_mod_en.","Bit 13 - reg_wdt_procpu_reset_en.","Bit 13 - reg_wdt_procpu_reset_en.","Bits 29:30 - reg_wdt_stg0.","Bits 29:30 - reg_wdt_stg0.","Bits 27:28 - reg_wdt_stg1.","Bits 27:28 - reg_wdt_stg1.","Bits 25:26 - reg_wdt_stg2.","Bits 25:26 - reg_wdt_stg2.","Bits 23:24 - reg_wdt_stg3.","Bits 23:24 - reg_wdt_stg3.","Bits 15:17 - reg_wdt_sys_reset_length.","Bits 15:17 - reg_wdt_sys_reset_length.","Bit 21 - reg_wdt_use_xtal.","Bit 21 - reg_wdt_use_xtal.","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","TIMG_WDTCONFIG1_REG.","Field <code>WDT_CLK_PRESCALE</code> reader - reg_wdt_clk_prescale.","Field <code>WDT_CLK_PRESCALE</code> writer - reg_wdt_clk_prescale.","Field <code>WDT_DIVCNT_RST</code> writer - reg_wdt_divcnt_rst.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - reg_wdt_clk_prescale.","Bits 16:31 - reg_wdt_clk_prescale.","Bit 0 - reg_wdt_divcnt_rst.","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","TIMG_WDTCONFIG2_REG.","Field <code>WDT_STG0_HOLD</code> reader - reg_wdt_stg0_hold.","Field <code>WDT_STG0_HOLD</code> writer - reg_wdt_stg0_hold.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wdt_stg0_hold.","Bits 0:31 - reg_wdt_stg0_hold.","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","TIMG_WDTCONFIG3_REG.","Field <code>WDT_STG1_HOLD</code> reader - reg_wdt_stg1_hold.","Field <code>WDT_STG1_HOLD</code> writer - reg_wdt_stg1_hold.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wdt_stg1_hold.","Bits 0:31 - reg_wdt_stg1_hold.","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","TIMG_WDTCONFIG4_REG.","Field <code>WDT_STG2_HOLD</code> reader - reg_wdt_stg2_hold.","Field <code>WDT_STG2_HOLD</code> writer - reg_wdt_stg2_hold.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wdt_stg2_hold.","Bits 0:31 - reg_wdt_stg2_hold.","Register <code>WDTCONFIG5</code> reader","Register <code>WDTCONFIG5</code> writer","TIMG_WDTCONFIG5_REG.","Field <code>WDT_STG3_HOLD</code> reader - reg_wdt_stg3_hold.","Field <code>WDT_STG3_HOLD</code> writer - reg_wdt_stg3_hold.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wdt_stg3_hold.","Bits 0:31 - reg_wdt_stg3_hold.","Register <code>WDTFEED</code> writer","TIMG_WDTFEED_REG.","Field <code>WDT_FEED</code> writer - wdt_feed","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - wdt_feed","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","TIMG_WDTWPROTECT_REG.","Field <code>WDT_WKEY</code> reader - reg_wdt_wkey.","Field <code>WDT_WKEY</code> writer - reg_wdt_wkey.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wdt_wkey.","Bits 0:31 - reg_wdt_wkey.","ARB_LOST_CAP (r) register accessor: Arbitration Lost …","BUS_TIMING_0 (rw) register accessor: Bus Timing Register 0","BUS_TIMING_1 (rw) register accessor: Bus Timing Register 1","CLOCK_DIVIDER (rw) register accessor: Clock Divider …","CMD (w) register accessor: Command Register","DATA_0 (rw) register accessor: Data register 0","DATA_1 (rw) register accessor: Data register 1","DATA_10 (rw) register accessor: Data register 10","DATA_11 (rw) register accessor: Data register 11","DATA_12 (rw) register accessor: Data register 12","DATA_2 (rw) register accessor: Data register 2","DATA_3 (rw) register accessor: Data register 3","DATA_4 (rw) register accessor: Data register 4","DATA_5 (rw) register accessor: Data register 5","DATA_6 (rw) register accessor: Data register 6","DATA_7 (rw) register accessor: Data register 7","DATA_8 (rw) register accessor: Data register 8","DATA_9 (rw) register accessor: Data register 9","ERR_CODE_CAP (r) register accessor: Error Code Capture …","ERR_WARNING_LIMIT (rw) register accessor: Error Warning …","INT_ENA (rw) register accessor: Interrupt Enable Register","INT_RAW (r) register accessor: Interrupt Register","MODE (rw) register accessor: Mode Register","RX_ERR_CNT (rw) register accessor: Receive Error Counter …","RX_MESSAGE_CNT (r) register accessor: Receive Message …","Register block","STATUS (r) register accessor: Status register","TX_ERR_CNT (rw) register accessor: Transmit Error Counter …","Arbitration Lost Capture Register","0x2c - Arbitration Lost Capture Register","","","Bus Timing Register 0","0x18 - Bus Timing Register 0","Bus Timing Register 1","0x1c - Bus Timing Register 1","Clock Divider register","0x7c - Clock Divider register","Command Register","0x04 - Command Register","Data register 0","0x40 - Data register 0","Data register 1","0x44 - Data register 1","Data register 10","0x68 - Data register 10","Data register 11","0x6c - Data register 11","Data register 12","0x70 - Data register 12","Data register 2","0x48 - Data register 2","Data register 3","0x4c - Data register 3","Data register 4","0x50 - Data register 4","Data register 5","0x54 - Data register 5","Data register 6","0x58 - Data register 6","Data register 7","0x5c - Data register 7","Data register 8","0x60 - Data register 8","Data register 9","0x64 - Data register 9","Error Code Capture Register","0x30 - Error Code Capture Register","Error Warning Limit Register","0x34 - Error Warning Limit Register","Returns the argument unchanged.","Interrupt Enable Register","0x10 - Interrupt Enable Register","Interrupt Register","0x0c - Interrupt Register","Calls <code>U::from(self)</code>.","Mode Register","0x00 - Mode Register","Receive Error Counter Register","0x38 - Receive Error Counter Register","Receive Message Counter Register","0x74 - Receive Message Counter Register","Status register","0x08 - Status register","","","Transmit Error Counter Register","0x3c - Transmit Error Counter Register","","Field <code>ARB_LOST_CAP</code> reader - This register contains …","Arbitration Lost Capture Register","Register <code>ARB_LOST_CAP</code> reader","Bits 0:4 - This register contains information about the …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BAUD_PRESC</code> reader - Baud Rate Prescaler, determines …","Field <code>BAUD_PRESC</code> writer - Baud Rate Prescaler, determines …","Bus Timing Register 0","Register <code>BUS_TIMING_0</code> reader","Field <code>SYNC_JUMP_WIDTH</code> reader - Synchronization Jump Width …","Field <code>SYNC_JUMP_WIDTH</code> writer - Synchronization Jump Width …","Register <code>BUS_TIMING_0</code> writer","Bits 0:13 - Baud Rate Prescaler, determines the frequency …","Bits 0:13 - Baud Rate Prescaler, determines the frequency …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:15 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ …","Bits 14:15 - Synchronization Jump Width (SJW), 1 \\\\verb+~+ …","","","","Bus Timing Register 1","Register <code>BUS_TIMING_1</code> reader","Field <code>TIME_SAMP</code> reader - The number of sample points. 0: …","Field <code>TIME_SAMP</code> writer - The number of sample points. 0: …","Field <code>TIME_SEG1</code> reader - The width of PBS1.","Field <code>TIME_SEG1</code> writer - The width of PBS1.","Field <code>TIME_SEG2</code> reader - The width of PBS2.","Field <code>TIME_SEG2</code> writer - The width of PBS2.","Register <code>BUS_TIMING_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The number of sample points. 0: the bus is sampled …","Bit 7 - The number of sample points. 0: the bus is sampled …","Bits 0:3 - The width of PBS1.","Bits 0:3 - The width of PBS1.","Bits 4:6 - The width of PBS2.","Bits 4:6 - The width of PBS2.","","","","Field <code>CD</code> reader - These bits are used to configure …","Field <code>CD</code> writer - These bits are used to configure …","Clock Divider register","Field <code>CLOCK_OFF</code> reader - This bit can be configured under …","Field <code>CLOCK_OFF</code> writer - This bit can be configured under …","Register <code>CLOCK_DIVIDER</code> reader","Register <code>CLOCK_DIVIDER</code> writer","Writes raw bits to the register.","","","Bits 0:7 - These bits are used to configure frequency …","Bits 0:7 - These bits are used to configure frequency …","Bit 8 - This bit can be configured under reset mode. 1: …","Bit 8 - This bit can be configured under reset mode. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ABORT_TX</code> writer - Set the bit to 1 to cancel a …","Field <code>CLR_OVERRUN</code> writer - Set the bit to 1 to clear the …","Command Register","Field <code>RELEASE_BUF</code> writer - Set the bit to 1 to release the …","Field <code>SELF_RX_REQ</code> writer - Self reception request command. …","Field <code>TX_REQ</code> writer - Set the bit to 1 to allow the …","Register <code>CMD</code> writer","Bit 1 - Set the bit to 1 to cancel a pending transmission …","Writes raw bits to the register.","","","Bit 3 - Set the bit to 1 to clear the data overrun status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set the bit to 1 to release the RX buffer.","Bit 4 - Self reception request command. Set the bit to 1 …","","","Bit 0 - Set the bit to 1 to allow the driving nodes start …","","Data register 0","Register <code>DATA_0</code> reader","Field <code>TX_BYTE_0</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_0</code> writer - In reset mode, it is acceptance …","Register <code>DATA_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 0 …","Bits 0:7 - In reset mode, it is acceptance code register 0 …","","Data register 1","Register <code>DATA_1</code> reader","Field <code>TX_BYTE_1</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_1</code> writer - In reset mode, it is acceptance …","Register <code>DATA_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 1 …","Bits 0:7 - In reset mode, it is acceptance code register 1 …","","Data register 10","Register <code>DATA_10</code> reader","Field <code>TX_BYTE_10</code> reader - In operation mode, it stores the …","Field <code>TX_BYTE_10</code> writer - In operation mode, it stores the …","Register <code>DATA_10</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In operation mode, it stores the 10th byte of …","Bits 0:7 - In operation mode, it stores the 10th byte of …","","Data register 11","Register <code>DATA_11</code> reader","Field <code>TX_BYTE_11</code> reader - In operation mode, it stores the …","Field <code>TX_BYTE_11</code> writer - In operation mode, it stores the …","Register <code>DATA_11</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In operation mode, it stores the 11th byte of …","Bits 0:7 - In operation mode, it stores the 11th byte of …","","Data register 12","Register <code>DATA_12</code> reader","Field <code>TX_BYTE_12</code> reader - In operation mode, it stores the …","Field <code>TX_BYTE_12</code> writer - In operation mode, it stores the …","Register <code>DATA_12</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In operation mode, it stores the 12th byte of …","Bits 0:7 - In operation mode, it stores the 12th byte of …","","Data register 2","Register <code>DATA_2</code> reader","Field <code>TX_BYTE_2</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_2</code> writer - In reset mode, it is acceptance …","Register <code>DATA_2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 2 …","Bits 0:7 - In reset mode, it is acceptance code register 2 …","","Data register 3","Register <code>DATA_3</code> reader","Field <code>TX_BYTE_3</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_3</code> writer - In reset mode, it is acceptance …","Register <code>DATA_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 3 …","Bits 0:7 - In reset mode, it is acceptance code register 3 …","","Data register 4","Register <code>DATA_4</code> reader","Field <code>TX_BYTE_4</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_4</code> writer - In reset mode, it is acceptance …","Register <code>DATA_4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 4 …","Bits 0:7 - In reset mode, it is acceptance code register 4 …","","Data register 5","Register <code>DATA_5</code> reader","Field <code>TX_BYTE_5</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_5</code> writer - In reset mode, it is acceptance …","Register <code>DATA_5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 5 …","Bits 0:7 - In reset mode, it is acceptance code register 5 …","","Data register 6","Register <code>DATA_6</code> reader","Field <code>TX_BYTE_6</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_6</code> writer - In reset mode, it is acceptance …","Register <code>DATA_6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 6 …","Bits 0:7 - In reset mode, it is acceptance code register 6 …","","Data register 7","Register <code>DATA_7</code> reader","Field <code>TX_BYTE_7</code> reader - In reset mode, it is acceptance …","Field <code>TX_BYTE_7</code> writer - In reset mode, it is acceptance …","Register <code>DATA_7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In reset mode, it is acceptance code register 7 …","Bits 0:7 - In reset mode, it is acceptance code register 7 …","","Data register 8","Register <code>DATA_8</code> reader","Field <code>TX_BYTE_8</code> reader - In operation mode, it stores the …","Field <code>TX_BYTE_8</code> writer - In operation mode, it stores the …","Register <code>DATA_8</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In operation mode, it stores the 8th byte of …","Bits 0:7 - In operation mode, it stores the 8th byte of …","","Data register 9","Register <code>DATA_9</code> reader","Field <code>TX_BYTE_9</code> reader - In operation mode, it stores the …","Field <code>TX_BYTE_9</code> writer - In operation mode, it stores the …","Register <code>DATA_9</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - In operation mode, it stores the 9th byte of …","Bits 0:7 - In operation mode, it stores the 9th byte of …","","Field <code>ECC_DIRECTION</code> reader - This register contains …","Field <code>ECC_SEGMENT</code> reader - This register contains …","Field <code>ECC_TYPE</code> reader - This register contains information …","Error Code Capture Register","Register <code>ERR_CODE_CAP</code> reader","","","Bit 5 - This register contains information about …","Bits 0:4 - This register contains information about the …","Bits 6:7 - This register contains information about error …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ERR_WARNING_LIMIT</code> reader - Error warning threshold. …","Error Warning Limit Register","Field <code>ERR_WARNING_LIMIT</code> writer - Error warning threshold. …","Register <code>ERR_WARNING_LIMIT</code> reader","Register <code>ERR_WARNING_LIMIT</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Error warning threshold. In the case when any …","Bits 0:7 - Error warning threshold. In the case when any …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARB_LOST_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ARB_LOST_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>BUS_ERR_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>BUS_ERR_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>ERR_PASSIVE_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_PASSIVE_INT_ENA</code> writer - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> reader - Set this bit to 1 to …","Field <code>ERR_WARN_INT_ENA</code> writer - Set this bit to 1 to …","Interrupt Enable Register","Field <code>OVERRUN_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>OVERRUN_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> reader","Field <code>RX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>RX_INT_ENA</code> writer - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> reader - Set this bit to 1 to enable …","Field <code>TX_INT_ENA</code> writer - Set this bit to 1 to enable …","Register <code>INT_ENA</code> writer","Bit 6 - Set this bit to 1 to enable arbitration lost …","Bit 6 - Set this bit to 1 to enable arbitration lost …","Writes raw bits to the register.","","","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 7 - Set this bit to 1 to enable error interrupt.","Bit 5 - Set this bit to 1 to enable error passive …","Bit 5 - Set this bit to 1 to enable error passive …","Bit 2 - Set this bit to 1 to enable error warning …","Bit 2 - Set this bit to 1 to enable error warning …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 3 - Set this bit to 1 to enable data overrun interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","Bit 0 - Set this bit to 1 to enable receive interrupt.","","","Bit 1 - Set this bit to 1 to enable transmit interrupt.","Bit 1 - Set this bit to 1 to enable transmit interrupt.","","Field <code>ARB_LOST_INT_ST</code> reader - Arbitration lost interrupt. …","Field <code>BUS_ERR_INT_ST</code> reader - Error interrupt. If this bit …","Field <code>ERR_PASSIVE_INT_ST</code> reader - Error passive interrupt. …","Field <code>ERR_WARN_INT_ST</code> reader - Error warning interrupt. If …","Interrupt Register","Field <code>OVERRUN_INT_ST</code> reader - Data overrun interrupt. If …","Register <code>INT_RAW</code> reader","Field <code>RX_INT_ST</code> reader - Receive interrupt. If this bit is …","Field <code>TX_INT_ST</code> reader - Transmit interrupt. If this bit …","Bit 6 - Arbitration lost interrupt. If this bit is set to …","","","Bit 7 - Error interrupt. If this bit is set to 1, it …","Bit 5 - Error passive interrupt. If this bit is set to 1, …","Bit 2 - Error warning interrupt. If this bit is set to 1, …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - Data overrun interrupt. If this bit is set to 1, …","Bit 0 - Receive interrupt. If this bit is set to 1, it …","","","Bit 1 - Transmit interrupt. If this bit is set to 1, it …","","Field <code>LISTEN_ONLY_MODE</code> reader - 1: Listen only mode. In …","Field <code>LISTEN_ONLY_MODE</code> writer - 1: Listen only mode. In …","Mode Register","Register <code>MODE</code> reader","Field <code>RESET_MODE</code> reader - This bit is used to configure …","Field <code>RESET_MODE</code> writer - This bit is used to configure …","Field <code>RX_FILTER_MODE</code> reader - This bit is used to …","Field <code>RX_FILTER_MODE</code> writer - This bit is used to …","Field <code>SELF_TEST_MODE</code> reader - 1: Self test mode. In this …","Field <code>SELF_TEST_MODE</code> writer - 1: Self test mode. In this …","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 1 - 1: Listen only mode. In this mode the nodes will …","Bit 0 - This bit is used to configure the operating mode …","Bit 0 - This bit is used to configure the operating mode …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 3 - This bit is used to configure the filter mode. 0: …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","Bit 2 - 1: Self test mode. In this mode the TX nodes can …","","","","Register <code>RX_ERR_CNT</code> reader","Field <code>RX_ERR_CNT</code> reader - The RX error counter register, …","Receive Error Counter Register","Field <code>RX_ERR_CNT</code> writer - The RX error counter register, …","Register <code>RX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - The RX error counter register, reflects value …","Bits 0:7 - The RX error counter register, reflects value …","","","","Register <code>RX_MESSAGE_CNT</code> reader","Receive Message Counter Register","Field <code>RX_MESSAGE_COUNTER</code> reader - This register reflects …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:6 - This register reflects the number of messages …","","","","Field <code>BUS_OFF_ST</code> reader - 1: In bus-off status, the TWAI …","Field <code>ERR_ST</code> reader - 1: At least one of the RX/TX error …","Field <code>MISS_ST</code> reader - This bit reflects whether the data …","Field <code>OVERRUN_ST</code> reader - 1: The RX FIFO is full and data …","Register <code>STATUS</code> reader","Field <code>RX_BUF_ST</code> reader - 1: The data in the RX buffer is …","Field <code>RX_ST</code> reader - 1: The TWAI Controller is receiving a …","Status register","Field <code>TX_BUF_ST</code> reader - 1: The TX buffer is empty, the …","Field <code>TX_COMPLETE</code> reader - 1: The TWAI controller has …","Field <code>TX_ST</code> reader - 1: The TWAI Controller is …","","","Bit 7 - 1: In bus-off status, the TWAI Controller is no …","Bit 6 - 1: At least one of the RX/TX error counter has …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - This bit reflects whether the data packet in the …","Bit 1 - 1: The RX FIFO is full and data overrun has …","Bit 0 - 1: The data in the RX buffer is not empty, with at …","Bit 4 - 1: The TWAI Controller is receiving a message from …","","","Bit 2 - 1: The TX buffer is empty, the CPU may write a …","Bit 3 - 1: The TWAI controller has successfully received a …","Bit 5 - 1: The TWAI Controller is transmitting a message …","","Register <code>TX_ERR_CNT</code> reader","Field <code>TX_ERR_CNT</code> reader - The TX error counter register, …","Transmit Error Counter Register","Field <code>TX_ERR_CNT</code> writer - The TX error counter register, …","Register <code>TX_ERR_CNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - The TX error counter register, reflects value …","Bits 0:7 - The TX error counter register, reflects value …","","AT_CMD_CHAR (rw) register accessor: AT escape sequence …","AT_CMD_GAPTOUT (rw) register accessor: Timeout …","AT_CMD_POSTCNT (rw) register accessor: Post-sequence …","AT_CMD_PRECNT (rw) register accessor: Pre-sequence timing …","CLKDIV (rw) register accessor: Clock divider configuration","CLK_CONF (rw) register accessor: UART core clock …","CONF0 (rw) register accessor: a","CONF1 (rw) register accessor: Configuration register 1","DATE (rw) register accessor: UART Version register","FIFO (rw) register accessor: FIFO data register","FLOW_CONF (rw) register accessor: Software flow-control …","FSM_STATUS (r) register accessor: UART transmit and …","HIGHPULSE (r) register accessor: Autobaud minimum high …","ID (rw) register accessor: UART ID register","IDLE_CONF (rw) register accessor: Frame-end idle …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (rw) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","LOWPULSE (r) register accessor: Autobaud minimum low pulse …","MEM_CONF (rw) register accessor: UART threshold and …","MEM_RX_STATUS (r) register accessor: Rx-FIFO write and …","MEM_TX_STATUS (r) register accessor: Tx-FIFO write and …","NEGPULSE (r) register accessor: Autobaud low pulse register","POSPULSE (r) register accessor: Autobaud high pulse …","RS485_CONF (rw) register accessor: RS485 mode configuration","RXD_CNT (r) register accessor: Autobaud edge change count …","RX_FILT (rw) register accessor: Rx Filter configuration","Register block","SLEEP_CONF (rw) register accessor: Sleep-mode configuration","STATUS (r) register accessor: UART status register","SWFC_CONF0 (rw) register accessor: Software flow-control …","SWFC_CONF1 (rw) register accessor: Software flow-control …","TXBRK_CONF (rw) register accessor: Tx Break character …","AT escape sequence detection configuration","0x5c - AT escape sequence detection configuration","Timeout configuration","0x58 - Timeout configuration","Post-sequence timing configuration","0x54 - Post-sequence timing configuration","Pre-sequence timing configuration","0x50 - Pre-sequence timing configuration","","","UART core clock configuration","0x78 - UART core clock configuration","Clock divider configuration","0x14 - Clock divider configuration","a","0x20 - a","Configuration register 1","0x24 - Configuration register 1","UART Version register","0x7c - UART Version register","FIFO data register","0x00 - FIFO data register","Software flow-control configuration","0x34 - Software flow-control configuration","Returns the argument unchanged.","UART transmit and receive status.","0x6c - UART transmit and receive status.","Autobaud minimum high pulse duration register","0x2c - Autobaud minimum high pulse duration register","UART ID register","0x80 - UART ID register","Frame-end idle configuration","0x48 - Frame-end idle configuration","Interrupt clear bits","0x10 - Interrupt clear bits","Interrupt enable bits","0x0c - Interrupt enable bits","Raw interrupt status","0x04 - Raw interrupt status","Masked interrupt status","0x08 - Masked interrupt status","Calls <code>U::from(self)</code>.","Autobaud minimum low pulse duration register","0x28 - Autobaud minimum low pulse duration register","UART threshold and allocation configuration","0x60 - UART threshold and allocation configuration","Rx-FIFO write and read offset address.","0x68 - Rx-FIFO write and read offset address.","Tx-FIFO write and read offset address.","0x64 - Tx-FIFO write and read offset address.","Autobaud low pulse register","0x74 - Autobaud low pulse register","Autobaud high pulse register","0x70 - Autobaud high pulse register","RS485 mode configuration","0x4c - RS485 mode configuration","Rx Filter configuration","0x18 - Rx Filter configuration","Autobaud edge change count register","0x30 - Autobaud edge change count register","Sleep-mode configuration","0x38 - Sleep-mode configuration","UART status register","0x1c - UART status register","Software flow-control character configuration","0x3c - Software flow-control character configuration","Software flow-control character configuration","0x40 - Software flow-control character configuration","","","Tx Break character configuration","0x44 - Tx Break character configuration","","Field <code>AT_CMD_CHAR</code> reader - This register is used to …","AT escape sequence detection configuration","Field <code>AT_CMD_CHAR</code> writer - This register is used to …","Field <code>CHAR_NUM</code> reader - This register is used to configure …","Field <code>CHAR_NUM</code> writer - This register is used to configure …","Register <code>AT_CMD_CHAR</code> reader","Register <code>AT_CMD_CHAR</code> writer","Bits 0:7 - This register is used to configure the content …","Bits 0:7 - This register is used to configure the content …","Writes raw bits to the register.","","","Bits 8:15 - This register is used to configure the num of …","Bits 8:15 - This register is used to configure the num of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Timeout configuration","Register <code>AT_CMD_GAPTOUT</code> reader","Field <code>RX_GAP_TOUT</code> reader - This register is used to …","Field <code>RX_GAP_TOUT</code> writer - This register is used to …","Register <code>AT_CMD_GAPTOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Post-sequence timing configuration","Field <code>POST_IDLE_NUM</code> reader - This register is used to …","Field <code>POST_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_POSTCNT</code> reader","Register <code>AT_CMD_POSTCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Pre-sequence timing configuration","Field <code>PRE_IDLE_NUM</code> reader - This register is used to …","Field <code>PRE_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_PRECNT</code> reader","Register <code>AT_CMD_PRECNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the idle …","Bits 0:15 - This register is used to configure the idle …","","","","UART core clock configuration","Register <code>CLK_CONF</code> reader","Field <code>RST_CORE</code> reader - Write 1 then write 0 to this bit, …","Field <code>RST_CORE</code> writer - Write 1 then write 0 to this bit, …","Field <code>RX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>RX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>RX_SCLK_EN</code> reader - Set this bit to enable UART Rx …","Field <code>RX_SCLK_EN</code> writer - Set this bit to enable UART Rx …","Field <code>SCLK_DIV_A</code> reader - The numerator of the frequency …","Field <code>SCLK_DIV_A</code> writer - The numerator of the frequency …","Field <code>SCLK_DIV_B</code> reader - The denominator of the frequency …","Field <code>SCLK_DIV_B</code> writer - The denominator of the frequency …","Field <code>SCLK_DIV_NUM</code> reader - The integral part of the …","Field <code>SCLK_DIV_NUM</code> writer - The integral part of the …","Field <code>SCLK_EN</code> reader - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_EN</code> writer - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_SEL</code> reader - UART clock source select. 1: …","Field <code>SCLK_SEL</code> writer - UART clock source select. 1: …","Field <code>TX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>TX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>TX_SCLK_EN</code> reader - Set this bit to enable UART Tx …","Field <code>TX_SCLK_EN</code> writer - Set this bit to enable UART Tx …","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 25 - Set this bit to enable UART Rx clock.","Bit 25 - Set this bit to enable UART Rx clock.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 12:19 - The integral part of the frequency divider …","Bits 12:19 - The integral part of the frequency divider …","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","","","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 24 - Set this bit to enable UART Tx clock.","Bit 24 - Set this bit to enable UART Tx clock.","","Field <code>CLKDIV</code> reader - The integral part of the frequency …","Clock divider configuration","Field <code>CLKDIV</code> writer - The integral part of the frequency …","Field <code>FRAG</code> reader - The decimal part of the frequency …","Field <code>FRAG</code> writer - The decimal part of the frequency …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The integral part of the frequency divider …","Bits 0:11 - The integral part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AUTOBAUD_EN</code> reader - This is the enable bit for …","Field <code>AUTOBAUD_EN</code> writer - This is the enable bit for …","Field <code>BIT_NUM</code> reader - This register is used to set the …","Field <code>BIT_NUM</code> writer - This register is used to set the …","Field <code>CLK_EN</code> reader - 1’h1: Force clock on for register. …","Field <code>CLK_EN</code> writer - 1’h1: Force clock on for register. …","a","Field <code>CTS_INV</code> reader - Set this bit to inverse the level …","Field <code>CTS_INV</code> writer - Set this bit to inverse the level …","Field <code>DSR_INV</code> reader - Set this bit to inverse the level …","Field <code>DSR_INV</code> writer - Set this bit to inverse the level …","Field <code>DTR_INV</code> reader - Set this bit to inverse the level …","Field <code>DTR_INV</code> writer - Set this bit to inverse the level …","Field <code>ERR_WR_MASK</code> reader - 1’h1: Receiver stops storing …","Field <code>ERR_WR_MASK</code> writer - 1’h1: Receiver stops storing …","Field <code>IRDA_DPLX</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_DPLX</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_RX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_RX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_TX_EN</code> reader - This is the start enable bit for …","Field <code>IRDA_TX_EN</code> writer - This is the start enable bit for …","Field <code>IRDA_TX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_TX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_WCTL</code> reader - 1’h1: The IrDA transmitter’s …","Field <code>IRDA_WCTL</code> writer - 1’h1: The IrDA transmitter’s …","Field <code>LOOPBACK</code> reader - Set this bit to enable uart …","Field <code>LOOPBACK</code> writer - Set this bit to enable uart …","Field <code>MEM_CLK_EN</code> reader - UART memory clock gate enable …","Field <code>MEM_CLK_EN</code> writer - UART memory clock gate enable …","Field <code>PARITY_EN</code> reader - Set this bit to enable uart …","Field <code>PARITY_EN</code> writer - Set this bit to enable uart …","Field <code>PARITY</code> reader - This register is used to configure …","Field <code>PARITY</code> writer - This register is used to configure …","Register <code>CONF0</code> reader","Field <code>RTS_INV</code> reader - Set this bit to inverse the level …","Field <code>RTS_INV</code> writer - Set this bit to inverse the level …","Field <code>RXD_INV</code> reader - Set this bit to inverse the level …","Field <code>RXD_INV</code> writer - Set this bit to inverse the level …","Field <code>RXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>RXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>STOP_BIT_NUM</code> reader - This register is used to set …","Field <code>STOP_BIT_NUM</code> writer - This register is used to set …","Field <code>SW_DTR</code> reader - This register is used to configure …","Field <code>SW_DTR</code> writer - This register is used to configure …","Field <code>SW_RTS</code> reader - This register is used to configure …","Field <code>SW_RTS</code> writer - This register is used to configure …","Field <code>TXD_BRK</code> reader - Set this bit to enbale transmitter …","Field <code>TXD_BRK</code> writer - Set this bit to enbale transmitter …","Field <code>TXD_INV</code> reader - Set this bit to inverse the level …","Field <code>TXD_INV</code> writer - Set this bit to inverse the level …","Field <code>TXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>TXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>TX_FLOW_EN</code> reader - Set this bit to enable flow …","Field <code>TX_FLOW_EN</code> writer - Set this bit to enable flow …","Register <code>CONF0</code> writer","Bit 27 - This is the enable bit for detecting baudrate.","Bit 27 - This is the enable bit for detecting baudrate.","Bits 2:3 - This register is used to set the length of data.","Bits 2:3 - This register is used to set the length of data.","Writes raw bits to the register.","","","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 12 - Set this bit to invert the level of IrDA …","Bit 12 - Set this bit to invert the level of IrDA …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 28 - UART memory clock gate enable signal.","Bit 28 - UART memory clock gate enable signal.","Bit 0 - This register is used to configure the parity …","Bit 0 - This register is used to configure the parity …","Bit 1 - Set this bit to enable uart parity check.","Bit 1 - Set this bit to enable uart parity check.","Bit 23 - Set this bit to inverse the level value of uart …","Bit 23 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bits 4:5 - This register is used to set the length of stop …","Bits 4:5 - This register is used to set the length of stop …","Bit 7 - This register is used to configure the software …","Bit 7 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","","","Bit 15 - Set this bit to enable flow control function for …","Bit 15 - Set this bit to enable flow control function for …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 18 - Set this bit to reset the uart transmit-FIFO.","Bit 18 - Set this bit to reset the uart transmit-FIFO.","","Configuration register 1","Field <code>DIS_RX_DAT_OVF</code> reader - Disable UART Rx data …","Field <code>DIS_RX_DAT_OVF</code> writer - Disable UART Rx data …","Register <code>CONF1</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - It will produce …","Field <code>RXFIFO_FULL_THRHD</code> writer - It will produce …","Field <code>RX_FLOW_EN</code> reader - This is the flow enable bit for …","Field <code>RX_FLOW_EN</code> writer - This is the flow enable bit for …","Field <code>RX_TOUT_EN</code> reader - This is the enble bit for uart …","Field <code>RX_TOUT_EN</code> writer - This is the enble bit for uart …","Field <code>RX_TOUT_FLOW_DIS</code> reader - Set this bit to stop …","Field <code>RX_TOUT_FLOW_DIS</code> writer - Set this bit to stop …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - It will produce …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - It will produce …","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Bit 18 - Disable UART Rx data overflow detect.","Bit 18 - Disable UART Rx data overflow detect.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 21 - This is the enble bit for uart receiver’s …","Bit 21 - This is the enble bit for uart receiver’s …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","","","Bits 9:17 - It will produce txfifo_empty_int interrupt …","Bits 9:17 - It will produce txfifo_empty_int interrupt …","","Field <code>DATE</code> reader - This is the version register.","UART Version register","Field <code>DATE</code> writer - This is the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version register.","Bits 0:31 - This is the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO data register","Register <code>FIFO</code> reader","Field <code>RXFIFO_RD_BYTE</code> reader - UART 0 accesses FIFO via …","Field <code>RXFIFO_RD_BYTE</code> writer - UART 0 accesses FIFO via …","Register <code>FIFO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - UART 0 accesses FIFO via this register.","Bits 0:7 - UART 0 accesses FIFO via this register.","","","","Software flow-control configuration","Field <code>FORCE_XOFF</code> reader - Set this bit to stop the …","Field <code>FORCE_XOFF</code> writer - Set this bit to stop the …","Field <code>FORCE_XON</code> reader - Set this bit to enable the …","Field <code>FORCE_XON</code> writer - Set this bit to enable the …","Register <code>FLOW_CONF</code> reader","Field <code>SEND_XOFF</code> reader - Set this bit to send Xoff char. …","Field <code>SEND_XOFF</code> writer - Set this bit to send Xoff char. …","Field <code>SEND_XON</code> reader - Set this bit to send Xon char. It …","Field <code>SEND_XON</code> writer - Set this bit to send Xon char. It …","Field <code>SW_FLOW_CON_EN</code> reader - Set this bit to enable …","Field <code>SW_FLOW_CON_EN</code> writer - Set this bit to enable …","Register <code>FLOW_CONF</code> writer","Field <code>XONOFF_DEL</code> reader - Set this bit to remove flow …","Field <code>XONOFF_DEL</code> writer - Set this bit to remove flow …","Writes raw bits to the register.","","","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 2 - Set this bit to enable the transmitter to go on …","Bit 2 - Set this bit to enable the transmitter to go on …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 0 - Set this bit to enable software flow control. It …","Bit 0 - Set this bit to enable software flow control. It …","","","","Bit 1 - Set this bit to remove flow control char from the …","Bit 1 - Set this bit to remove flow control char from the …","UART transmit and receive status.","Register <code>FSM_STATUS</code> reader","Field <code>ST_URX_OUT</code> reader - This is the status register of …","Field <code>ST_UTX_OUT</code> reader - This is the status register of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the status register of receiver.","Bits 4:7 - This is the status register of transmitter.","","","","Autobaud minimum high pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>HIGHPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the maxinum …","","","","Field <code>HIGH_SPEED</code> reader - This bit used to select …","Field <code>HIGH_SPEED</code> writer - This bit used to select …","Field <code>ID</code> reader - This register is used to configure the …","UART ID register","Field <code>ID</code> writer - This register is used to configure the …","Register <code>ID</code> reader","Field <code>REG_UPDATE</code> reader - Software write 1 would …","Field <code>REG_UPDATE</code> writer - Software write 1 would …","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - This bit used to select synchronize mode. 1: …","Bit 30 - This bit used to select synchronize mode. 1: …","Bits 0:29 - This register is used to configure the uart_id.","Bits 0:29 - This register is used to configure the uart_id.","Calls <code>U::from(self)</code>.","Bit 31 - Software write 1 would synchronize registers into …","Bit 31 - Software write 1 would synchronize registers into …","","","","Frame-end idle configuration","Register <code>IDLE_CONF</code> reader","Field <code>RX_IDLE_THRHD</code> reader - It will produce frame end …","Field <code>RX_IDLE_THRHD</code> writer - It will produce frame end …","Field <code>TX_IDLE_NUM</code> reader - This register is used to …","Field <code>TX_IDLE_NUM</code> writer - This register is used to …","Register <code>IDLE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - It will produce frame end signal when receiver …","Bits 0:9 - It will produce frame end signal when receiver …","","","Bits 10:19 - This register is used to configure the …","Bits 10:19 - This register is used to configure the …","","Field <code>AT_CMD_CHAR_DET_INT_CLR</code> writer - Set this bit to …","Field <code>BRK_DET_INT_CLR</code> writer - Set this bit to clear the …","Field <code>CTS_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>DSR_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>GLITCH_DET_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>PARITY_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_CLASH_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_PARITY_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_TOUT_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XOFF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>SW_XON_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_IDLE_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR</code> writer","Field <code>WAKEUP_INT_CLR</code> writer - Set this bit to clear the …","Bit 18 - Set this bit to clear the at_cmd_char_det_int_raw …","Writes raw bits to the register.","","","Bit 7 - Set this bit to clear the brk_det_int_raw …","Bit 6 - Set this bit to clear the cts_chg_int_raw …","Bit 5 - Set this bit to clear the dsr_chg_int_raw …","Bit 3 - Set this bit to clear frm_err_int_raw interrupt.","Returns the argument unchanged.","Bit 11 - Set this bit to clear the glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to clear parity_err_int_raw interrupt.","Bit 17 - Set this bit to clear the rs485_clash_int_raw …","Bit 16 - Set this bit to clear the rs485_frm_err_int_raw …","Bit 15 - Set this bit to clear the …","Bit 0 - Set this bit to clear the rxfifo_full_int_raw …","Bit 4 - Set this bit to clear rxfifo_ovf_int_raw interrupt.","Bit 8 - Set this bit to clear the rxfifo_tout_int_raw …","Bit 10 - Set this bit to clear the sw_xoff_int_raw …","Bit 9 - Set this bit to clear the sw_xon_int_raw interrupt.","","","Bit 12 - Set this bit to clear the tx_brk_done_int_raw …","Bit 13 - Set this bit to clear the …","Bit 14 - Set this bit to clear the tx_done_int_raw …","Bit 1 - Set this bit to clear txfifo_empty_int_raw …","","Bit 19 - Set this bit to clear the uart_wakeup_int_raw …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> reader - This is the enable …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> writer - This is the enable …","Field <code>BRK_DET_INT_ENA</code> reader - This is the enable bit for …","Field <code>BRK_DET_INT_ENA</code> writer - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> reader - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> writer - This is the enable bit for …","Field <code>GLITCH_DET_INT_ENA</code> reader - This is the enable bit …","Field <code>GLITCH_DET_INT_ENA</code> writer - This is the enable bit …","Interrupt enable bits","Field <code>PARITY_ERR_INT_ENA</code> reader - This is the enable bit …","Field <code>PARITY_ERR_INT_ENA</code> writer - This is the enable bit …","Register <code>INT_ENA</code> reader","Field <code>RS485_CLASH_INT_ENA</code> reader - This is the enable bit …","Field <code>RS485_CLASH_INT_ENA</code> writer - This is the enable bit …","Field <code>RS485_FRM_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_FRM_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RXFIFO_FULL_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> writer - This is the enable bit …","Field <code>SW_XOFF_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XOFF_INT_ENA</code> writer - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> writer - This is the enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> reader - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> reader - This is the enable …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> writer - This is the enable …","Field <code>TX_DONE_INT_ENA</code> reader - This is the enable bit for …","Field <code>TX_DONE_INT_ENA</code> writer - This is the enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WAKEUP_INT_ENA</code> reader - This is the enable bit for …","Field <code>WAKEUP_INT_ENA</code> writer - This is the enable bit for …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Writes raw bits to the register.","","","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Returns the argument unchanged.","Bit 11 - This is the enable bit for glitch_det_int_st …","Bit 11 - This is the enable bit for glitch_det_int_st …","Calls <code>U::from(self)</code>.","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 16 - This is the enable bit for …","Bit 16 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 9 - This is the enable bit for sw_xon_int_st register.","Bit 9 - This is the enable bit for sw_xon_int_st register.","","","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 13 - This is the enable bit for …","Bit 13 - This is the enable bit for …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> reader - This interrupt raw …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> writer - This interrupt raw …","Field <code>BRK_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>BRK_DET_INT_RAW</code> writer - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> writer - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> writer - This interrupt raw bit …","Raw interrupt status","Field <code>PARITY_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>PARITY_ERR_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> reader","Field <code>RS485_CLASH_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RS485_CLASH_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RS485_FRM_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_FRM_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RXFIFO_FULL_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_FULL_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XON_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>SW_XON_INT_RAW</code> writer - This interrupt raw bit turns …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TXFIFO_EMPTY_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> reader - This interrupt raw …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> writer - This interrupt raw …","Field <code>TX_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_DONE_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> writer","Field <code>WAKEUP_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>WAKEUP_INT_RAW</code> writer - This interrupt raw bit turns …","Bit 18 - This interrupt raw bit turns to high level when …","Bit 18 - This interrupt raw bit turns to high level when …","Writes raw bits to the register.","","","Bit 7 - This interrupt raw bit turns to high level when …","Bit 7 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Returns the argument unchanged.","Bit 11 - This interrupt raw bit turns to high level when …","Bit 11 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 2 - This interrupt raw bit turns to high level when …","Bit 2 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","","","Bit 12 - This interrupt raw bit turns to high level when …","Bit 12 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","","Bit 19 - This interrupt raw bit turns to high level when …","Bit 19 - This interrupt raw bit turns to high level when …","Field <code>AT_CMD_CHAR_DET_INT_ST</code> reader - This is the status …","Field <code>BRK_DET_INT_ST</code> reader - This is the status bit for …","Field <code>CTS_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>DSR_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>FRM_ERR_INT_ST</code> reader - This is the status bit for …","Field <code>GLITCH_DET_INT_ST</code> reader - This is the status bit …","Masked interrupt status","Field <code>PARITY_ERR_INT_ST</code> reader - This is the status bit …","Register <code>INT_ST</code> reader","Field <code>RS485_CLASH_INT_ST</code> reader - This is the status bit …","Field <code>RS485_FRM_ERR_INT_ST</code> reader - This is the status bit …","Field <code>RS485_PARITY_ERR_INT_ST</code> reader - This is the status …","Field <code>RXFIFO_FULL_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_OVF_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_TOUT_INT_ST</code> reader - This is the status bit …","Field <code>SW_XOFF_INT_ST</code> reader - This is the status bit for …","Field <code>SW_XON_INT_ST</code> reader - This is the status bit for …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_DONE_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_IDLE_DONE_INT_ST</code> reader - This is the stauts …","Field <code>TX_DONE_INT_ST</code> reader - This is the status bit for …","Field <code>WAKEUP_INT_ST</code> reader - This is the status bit for …","Bit 18 - This is the status bit for at_cmd_det_int_raw …","","","Bit 7 - This is the status bit for brk_det_int_raw when …","Bit 6 - This is the status bit for cts_chg_int_raw when …","Bit 5 - This is the status bit for dsr_chg_int_raw when …","Bit 3 - This is the status bit for frm_err_int_raw when …","Returns the argument unchanged.","Bit 11 - This is the status bit for glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - This is the status bit for parity_err_int_raw when …","Bit 17 - This is the status bit for rs485_clash_int_raw …","Bit 16 - This is the status bit for rs485_frm_err_int_raw …","Bit 15 - This is the status bit for …","Bit 0 - This is the status bit for rxfifo_full_int_raw …","Bit 4 - This is the status bit for rxfifo_ovf_int_raw when …","Bit 8 - This is the status bit for rxfifo_tout_int_raw …","Bit 10 - This is the status bit for sw_xoff_int_raw when …","Bit 9 - This is the status bit for sw_xon_int_raw when …","","","Bit 12 - This is the status bit for tx_brk_done_int_raw …","Bit 13 - This is the stauts bit for …","Bit 14 - This is the status bit for tx_done_int_raw when …","Bit 1 - This is the status bit for txfifo_empty_int_raw …","","Bit 19 - This is the status bit for uart_wakeup_int_raw …","Autobaud minimum low pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>LOWPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the minimum …","","","","UART threshold and allocation configuration","Field <code>MEM_FORCE_PD</code> reader - Set this bit to force power …","Field <code>MEM_FORCE_PD</code> writer - Set this bit to force power …","Field <code>MEM_FORCE_PU</code> reader - Set this bit to force power up …","Field <code>MEM_FORCE_PU</code> writer - Set this bit to force power up …","Register <code>MEM_CONF</code> reader","Field <code>RX_FLOW_THRHD</code> reader - This register is used to …","Field <code>RX_FLOW_THRHD</code> writer - This register is used to …","Field <code>RX_SIZE</code> reader - This register is used to configure …","Field <code>RX_SIZE</code> writer - This register is used to configure …","Field <code>RX_TOUT_THRHD</code> reader - This register is used to …","Field <code>RX_TOUT_THRHD</code> writer - This register is used to …","Field <code>TX_SIZE</code> reader - This register is used to configure …","Field <code>TX_SIZE</code> writer - This register is used to configure …","Register <code>MEM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to force power down UART memory.","Bit 26 - Set this bit to force power down UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bits 7:15 - This register is used to configure the maximum …","Bits 7:15 - This register is used to configure the maximum …","Bits 1:3 - This register is used to configure the amount …","Bits 1:3 - This register is used to configure the amount …","Bits 16:25 - This register is used to configure the …","Bits 16:25 - This register is used to configure the …","","","Bits 4:6 - This register is used to configure the amount …","Bits 4:6 - This register is used to configure the amount …","","Field <code>APB_RX_RADDR</code> reader - This register stores the …","Rx-FIFO write and read offset address.","Register <code>MEM_RX_STATUS</code> reader","Field <code>RX_WADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:20 - This register stores the offset address in …","","","","Field <code>APB_TX_WADDR</code> reader - This register stores the …","Tx-FIFO write and read offset address.","Register <code>MEM_TX_STATUS</code> reader","Field <code>TX_RADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 11:20 - This register stores the offset address in …","","Field <code>NEGEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud low pulse register","Register <code>NEGPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>POSEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud high pulse register","Register <code>POSPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>DL0_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL0_EN</code> writer - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> writer - Set this bit to delay the stop bit …","Register <code>RS485_CONF</code> reader","Field <code>RS485RXBY_TX_EN</code> reader - 1’h1: enable rs485 …","Field <code>RS485RXBY_TX_EN</code> writer - 1’h1: enable rs485 …","Field <code>RS485TX_RX_EN</code> reader - Set this bit to enable …","Field <code>RS485TX_RX_EN</code> writer - Set this bit to enable …","RS485 mode configuration","Field <code>RS485_EN</code> reader - Set this bit to choose the rs485 …","Field <code>RS485_EN</code> writer - Set this bit to choose the rs485 …","Field <code>RS485_RX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_RX_DLY_NUM</code> writer - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> writer - This register is used to …","Register <code>RS485_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 5 - This register is used to delay the receiver’s …","Bit 5 - This register is used to delay the receiver’s …","Bits 6:9 - This register is used to delay the transmitter…","Bits 6:9 - This register is used to delay the transmitter…","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 3 - Set this bit to enable receiver could receive data …","Bit 3 - Set this bit to enable receiver could receive data …","","","","Field <code>GLITCH_FILT_EN</code> reader - Set this bit to enable Rx …","Field <code>GLITCH_FILT_EN</code> writer - Set this bit to enable Rx …","Field <code>GLITCH_FILT</code> reader - when input pulse width is lower …","Field <code>GLITCH_FILT</code> writer - when input pulse width is lower …","Register <code>RX_FILT</code> reader","Rx Filter configuration","Register <code>RX_FILT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7 - when input pulse width is lower than this …","Bits 0:7 - when input pulse width is lower than this …","Bit 8 - Set this bit to enable Rx signal filter.","Bit 8 - Set this bit to enable Rx signal filter.","Calls <code>U::from(self)</code>.","","","","Register <code>RXD_CNT</code> reader","Autobaud edge change count register","Field <code>RXD_EDGE_CNT</code> reader - This register stores the count …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register stores the count of rxd edge …","","","","Field <code>ACTIVE_THRESHOLD</code> reader - The uart is activated from …","Field <code>ACTIVE_THRESHOLD</code> writer - The uart is activated from …","Register <code>SLEEP_CONF</code> reader","Sleep-mode configuration","Register <code>SLEEP_CONF</code> writer","Bits 0:9 - The uart is activated from light sleeping mode …","Bits 0:9 - The uart is activated from light sleeping mode …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CTSN</code> reader - This register represent the level …","Field <code>DSRN</code> reader - The register represent the level value …","Field <code>DTRN</code> reader - This bit represents the level of the …","Register <code>STATUS</code> reader","Field <code>RTSN</code> reader - This bit represents the level of the …","Field <code>RXD</code> reader - This register represent the level value …","Field <code>RXFIFO_CNT</code> reader - Stores the byte number of valid …","UART status register","Field <code>TXD</code> reader - This bit represents the level of the …","Field <code>TXFIFO_CNT</code> reader - Stores the byte number of data …","","","Bit 14 - This register represent the level value of the …","Bit 13 - The register represent the level value of the …","Bit 29 - This bit represents the level of the internal …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This bit represents the level of the internal …","Bit 15 - This register represent the level value of the …","Bits 0:9 - Stores the byte number of valid data in Rx-FIFO.","","","Bit 31 - This bit represents the level of the internal …","Bits 16:25 - Stores the byte number of data in Tx-FIFO.","","Register <code>SWFC_CONF0</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF0</code> writer","Field <code>XOFF_CHAR</code> reader - This register stores the Xoff …","Field <code>XOFF_CHAR</code> writer - This register stores the Xoff …","Field <code>XOFF_THRESHOLD</code> reader - When the data amount in …","Field <code>XOFF_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xoff flow control …","Bits 9:16 - This register stores the Xoff flow control …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Register <code>SWFC_CONF1</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF1</code> writer","Field <code>XON_CHAR</code> reader - This register stores the Xon flow …","Field <code>XON_CHAR</code> writer - This register stores the Xon flow …","Field <code>XON_THRESHOLD</code> reader - When the data amount in …","Field <code>XON_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xon flow control char.","Bits 9:16 - This register stores the Xon flow control char.","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Register <code>TXBRK_CONF</code> reader","Tx Break character configuration","Field <code>TX_BRK_NUM</code> reader - This register is used to …","Field <code>TX_BRK_NUM</code> writer - This register is used to …","Register <code>TXBRK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - This register is used to configure the number …","Bits 0:7 - This register is used to configure the number …","","ACK_NUM (rw) register accessor: a","CONF0 (rw) register accessor: a","CONF1 (rw) register accessor: a","DATE (rw) register accessor: a","ESCAPE_CONF (rw) register accessor: a","ESC_CONF0 (rw) register accessor: a","ESC_CONF1 (rw) register accessor: a","ESC_CONF2 (rw) register accessor: a","ESC_CONF3 (rw) register accessor: a","HUNG_CONF (rw) register accessor: a","INT_CLR (w) register accessor: a","INT_ENA (rw) register accessor: a","INT_RAW (rw) register accessor: a","INT_ST (r) register accessor: a","PKT_THRES (rw) register accessor: a","QUICK_SENT (rw) register accessor: a","REG_Q0_WORD0 (rw) register accessor: a","REG_Q0_WORD1 (rw) register accessor: a","REG_Q1_WORD0 (rw) register accessor: a","REG_Q1_WORD1 (rw) register accessor: a","REG_Q2_WORD0 (rw) register accessor: a","REG_Q2_WORD1 (rw) register accessor: a","REG_Q3_WORD0 (rw) register accessor: a","REG_Q3_WORD1 (rw) register accessor: a","REG_Q4_WORD0 (rw) register accessor: a","REG_Q4_WORD1 (rw) register accessor: a","REG_Q5_WORD0 (rw) register accessor: a","REG_Q5_WORD1 (rw) register accessor: a","REG_Q6_WORD0 (rw) register accessor: a","REG_Q6_WORD1 (rw) register accessor: a","RX_HEAD (r) register accessor: a","Register block","STATE0 (r) register accessor: a","STATE1 (r) register accessor: a","a","0x28 - a","","","a","0x00 - a","a","0x14 - a","a","0x80 - a","a","0x6c - a","a","0x70 - a","a","0x74 - a","a","0x78 - a","a","0x20 - a","Returns the argument unchanged.","a","0x24 - a","a","0x10 - a","a","0x0c - a","a","0x04 - a","a","0x08 - a","Calls <code>U::from(self)</code>.","a","0x7c - a","a","0x30 - a","a","0x34 - a","a","0x38 - a","a","0x3c - a","a","0x40 - a","a","0x44 - a","a","0x48 - a","a","0x4c - a","a","0x50 - a","a","0x54 - a","a","0x58 - a","a","0x5c - a","a","0x60 - a","a","0x64 - a","a","0x68 - a","a","0x2c - a","a","0x18 - a","a","0x1c - a","","","","Field <code>ACK_NUM</code> reader - a","a","Field <code>ACK_NUM</code> writer - a","Field <code>LOAD</code> writer - a","Register <code>ACK_NUM</code> reader","Register <code>ACK_NUM</code> writer","Bits 0:2 - a","Bits 0:2 - a","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - a","","","","Field <code>CLK_EN</code> reader - 1’b1: Force clock on for register. …","Field <code>CLK_EN</code> writer - 1’b1: Force clock on for register. …","a","Field <code>CRC_REC_EN</code> reader - Set this bit to enable UHCI to …","Field <code>CRC_REC_EN</code> writer - Set this bit to enable UHCI to …","Field <code>ENCODE_CRC_EN</code> reader - Set this bit to enable data …","Field <code>ENCODE_CRC_EN</code> writer - Set this bit to enable data …","Field <code>HEAD_EN</code> reader - Set this bit to encode the data …","Field <code>HEAD_EN</code> writer - Set this bit to encode the data …","Field <code>LEN_EOF_EN</code> reader - If this bit is set to 1, UHCI …","Field <code>LEN_EOF_EN</code> writer - If this bit is set to 1, UHCI …","Register <code>CONF0</code> reader","Field <code>RX_RST</code> reader - Write 1, then write 0 to this bit to …","Field <code>RX_RST</code> writer - Write 1, then write 0 to this bit to …","Field <code>SEPER_EN</code> reader - Set this bit to separate the data …","Field <code>SEPER_EN</code> writer - Set this bit to separate the data …","Field <code>TX_RST</code> reader - Write 1, then write 0 to this bit to …","Field <code>TX_RST</code> writer - Write 1, then write 0 to this bit to …","Field <code>UART0_CE</code> reader - Set this bit to link up HCI and …","Field <code>UART0_CE</code> writer - Set this bit to link up HCI and …","Field <code>UART1_CE</code> reader - Set this bit to link up HCI and …","Field <code>UART1_CE</code> writer - Set this bit to link up HCI and …","Field <code>UART_IDLE_EOF_EN</code> reader - If this bit is set to 1, …","Field <code>UART_IDLE_EOF_EN</code> writer - If this bit is set to 1, …","Field <code>UART_RX_BRK_EOF_EN</code> reader - If this bit is set to 1, …","Field <code>UART_RX_BRK_EOF_EN</code> writer - If this bit is set to 1, …","Register <code>CONF0</code> writer","Writes raw bits to the register.","","","Bit 11 - 1’b1: Force clock on for register. 1’b0: …","Bit 11 - 1’b1: Force clock on for register. 1’b0: …","Bit 7 - Set this bit to enable UHCI to receive the 16 bit …","Bit 7 - Set this bit to enable UHCI to receive the 16 bit …","Bit 10 - Set this bit to enable data integrity checking by …","Bit 10 - Set this bit to enable data integrity checking by …","Returns the argument unchanged.","Bit 6 - Set this bit to encode the data packet with a …","Bit 6 - Set this bit to encode the data packet with a …","Calls <code>U::from(self)</code>.","Bit 9 - If this bit is set to 1, UHCI decoder receiving …","Bit 9 - If this bit is set to 1, UHCI decoder receiving …","Bit 1 - Write 1, then write 0 to this bit to reset encode …","Bit 1 - Write 1, then write 0 to this bit to reset encode …","Bit 5 - Set this bit to separate the data frame using a …","Bit 5 - Set this bit to separate the data frame using a …","","","Bit 0 - Write 1, then write 0 to this bit to reset decode …","Bit 0 - Write 1, then write 0 to this bit to reset decode …","","Bit 2 - Set this bit to link up HCI and UART0.","Bit 2 - Set this bit to link up HCI and UART0.","Bit 3 - Set this bit to link up HCI and UART1.","Bit 3 - Set this bit to link up HCI and UART1.","Bit 8 - If this bit is set to 1, UHCI will end the payload …","Bit 8 - If this bit is set to 1, UHCI will end the payload …","Bit 12 - If this bit is set to 1, UHCI will end payload …","Bit 12 - If this bit is set to 1, UHCI will end payload …","Field <code>CHECK_SEQ_EN</code> reader - a","Field <code>CHECK_SEQ_EN</code> writer - a","Field <code>CHECK_SUM_EN</code> reader - a","Field <code>CHECK_SUM_EN</code> writer - a","a","Field <code>CRC_DISABLE</code> reader - a","Field <code>CRC_DISABLE</code> writer - a","Register <code>CONF1</code> reader","Field <code>SAVE_HEAD</code> reader - a","Field <code>SAVE_HEAD</code> writer - a","Field <code>SW_START</code> reader - a","Field <code>SW_START</code> writer - a","Field <code>TX_ACK_NUM_RE</code> reader - a","Field <code>TX_ACK_NUM_RE</code> writer - a","Field <code>TX_CHECK_SUM_RE</code> reader - a","Field <code>TX_CHECK_SUM_RE</code> writer - a","Register <code>CONF1</code> writer","Field <code>WAIT_SW_START</code> reader - a","Field <code>WAIT_SW_START</code> writer - a","Writes raw bits to the register.","","","Bit 1 - a","Bit 1 - a","Bit 0 - a","Bit 0 - a","Bit 2 - a","Bit 2 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - a","Bit 3 - a","Bit 8 - a","Bit 8 - a","","","Bit 5 - a","Bit 5 - a","Bit 4 - a","Bit 4 - a","","Bit 7 - a","Bit 7 - a","Field <code>DATE</code> reader - a","a","Field <code>DATE</code> writer - a","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - a","Bits 0:31 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","a","Register <code>ESC_CONF0</code> reader","Field <code>SEPER_CHAR</code> reader - a","Field <code>SEPER_CHAR</code> writer - a","Field <code>SEPER_ESC_CHAR0</code> reader - a","Field <code>SEPER_ESC_CHAR0</code> writer - a","Field <code>SEPER_ESC_CHAR1</code> reader - a","Field <code>SEPER_ESC_CHAR1</code> writer - a","Register <code>ESC_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - a","Bits 0:7 - a","Bits 8:15 - a","Bits 8:15 - a","Bits 16:23 - a","Bits 16:23 - a","","","","a","Field <code>ESC_SEQ0_CHAR0</code> reader - a","Field <code>ESC_SEQ0_CHAR0</code> writer - a","Field <code>ESC_SEQ0_CHAR1</code> reader - a","Field <code>ESC_SEQ0_CHAR1</code> writer - a","Field <code>ESC_SEQ0</code> reader - a","Field <code>ESC_SEQ0</code> writer - a","Register <code>ESC_CONF1</code> reader","Register <code>ESC_CONF1</code> writer","Writes raw bits to the register.","","","Bits 0:7 - a","Bits 0:7 - a","Bits 8:15 - a","Bits 8:15 - a","Bits 16:23 - a","Bits 16:23 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","a","Field <code>ESC_SEQ1_CHAR0</code> reader - a","Field <code>ESC_SEQ1_CHAR0</code> writer - a","Field <code>ESC_SEQ1_CHAR1</code> reader - a","Field <code>ESC_SEQ1_CHAR1</code> writer - a","Field <code>ESC_SEQ1</code> reader - a","Field <code>ESC_SEQ1</code> writer - a","Register <code>ESC_CONF2</code> reader","Register <code>ESC_CONF2</code> writer","Writes raw bits to the register.","","","Bits 0:7 - a","Bits 0:7 - a","Bits 8:15 - a","Bits 8:15 - a","Bits 16:23 - a","Bits 16:23 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","a","Field <code>ESC_SEQ2_CHAR0</code> reader - a","Field <code>ESC_SEQ2_CHAR0</code> writer - a","Field <code>ESC_SEQ2_CHAR1</code> reader - a","Field <code>ESC_SEQ2_CHAR1</code> writer - a","Field <code>ESC_SEQ2</code> reader - a","Field <code>ESC_SEQ2</code> writer - a","Register <code>ESC_CONF3</code> reader","Register <code>ESC_CONF3</code> writer","Writes raw bits to the register.","","","Bits 0:7 - a","Bits 0:7 - a","Bits 8:15 - a","Bits 8:15 - a","Bits 16:23 - a","Bits 16:23 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","a","Register <code>ESCAPE_CONF</code> reader","Field <code>RX_11_ESC_EN</code> reader - a","Field <code>RX_11_ESC_EN</code> writer - a","Field <code>RX_13_ESC_EN</code> reader - a","Field <code>RX_13_ESC_EN</code> writer - a","Field <code>RX_C0_ESC_EN</code> reader - a","Field <code>RX_C0_ESC_EN</code> writer - a","Field <code>RX_DB_ESC_EN</code> reader - a","Field <code>RX_DB_ESC_EN</code> writer - a","Field <code>TX_11_ESC_EN</code> reader - a","Field <code>TX_11_ESC_EN</code> writer - a","Field <code>TX_13_ESC_EN</code> reader - a","Field <code>TX_13_ESC_EN</code> writer - a","Field <code>TX_C0_ESC_EN</code> reader - a","Field <code>TX_C0_ESC_EN</code> writer - a","Field <code>TX_DB_ESC_EN</code> reader - a","Field <code>TX_DB_ESC_EN</code> writer - a","Register <code>ESCAPE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - a","Bit 6 - a","Bit 7 - a","Bit 7 - a","Bit 4 - a","Bit 4 - a","Bit 5 - a","Bit 5 - a","","","Bit 2 - a","Bit 2 - a","Bit 3 - a","Bit 3 - a","Bit 0 - a","Bit 0 - a","Bit 1 - a","Bit 1 - a","","a","Register <code>HUNG_CONF</code> reader","Field <code>RXFIFO_TIMEOUT_ENA</code> reader - a","Field <code>RXFIFO_TIMEOUT_ENA</code> writer - a","Field <code>RXFIFO_TIMEOUT</code> reader - a","Field <code>RXFIFO_TIMEOUT_SHIFT</code> reader - a","Field <code>RXFIFO_TIMEOUT_SHIFT</code> writer - a","Field <code>RXFIFO_TIMEOUT</code> writer - a","Field <code>TXFIFO_TIMEOUT_ENA</code> reader - a","Field <code>TXFIFO_TIMEOUT_ENA</code> writer - a","Field <code>TXFIFO_TIMEOUT</code> reader - a","Field <code>TXFIFO_TIMEOUT_SHIFT</code> reader - a","Field <code>TXFIFO_TIMEOUT_SHIFT</code> writer - a","Field <code>TXFIFO_TIMEOUT</code> writer - a","Register <code>HUNG_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 12:19 - a","Bits 12:19 - a","Bit 23 - a","Bit 23 - a","Bits 20:22 - a","Bits 20:22 - a","","","Bits 0:7 - a","Bits 0:7 - a","Bit 11 - a","Bit 11 - a","Bits 8:10 - a","Bits 8:10 - a","","Field <code>APP_CTRL0_INT_CLR</code> writer - a","Field <code>APP_CTRL1_INT_CLR</code> writer - a","a","Field <code>OUTLINK_EOF_ERR_INT_CLR</code> writer - a","Field <code>RX_HUNG_INT_CLR</code> writer - a","Field <code>RX_START_INT_CLR</code> writer - a","Field <code>SEND_A_REG_Q_INT_CLR</code> writer - a","Field <code>SEND_S_REG_Q_INT_CLR</code> writer - a","Field <code>TX_HUNG_INT_CLR</code> writer - a","Field <code>TX_START_INT_CLR</code> writer - a","Register <code>INT_CLR</code> writer","Bit 7 - a","Bit 8 - a","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - a","Bit 2 - a","Bit 0 - a","Bit 5 - a","Bit 4 - a","","","Bit 3 - a","Bit 1 - a","","Field <code>APP_CTRL0_INT_ENA</code> reader - a","Field <code>APP_CTRL0_INT_ENA</code> writer - a","Field <code>APP_CTRL1_INT_ENA</code> reader - a","Field <code>APP_CTRL1_INT_ENA</code> writer - a","a","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> reader - a","Field <code>OUTLINK_EOF_ERR_INT_ENA</code> writer - a","Register <code>INT_ENA</code> reader","Field <code>RX_HUNG_INT_ENA</code> reader - a","Field <code>RX_HUNG_INT_ENA</code> writer - a","Field <code>RX_START_INT_ENA</code> reader - a","Field <code>RX_START_INT_ENA</code> writer - a","Field <code>SEND_A_REG_Q_INT_ENA</code> reader - a","Field <code>SEND_A_REG_Q_INT_ENA</code> writer - a","Field <code>SEND_S_REG_Q_INT_ENA</code> reader - a","Field <code>SEND_S_REG_Q_INT_ENA</code> writer - a","Field <code>TX_HUNG_INT_ENA</code> reader - a","Field <code>TX_HUNG_INT_ENA</code> writer - a","Field <code>TX_START_INT_ENA</code> reader - a","Field <code>TX_START_INT_ENA</code> writer - a","Register <code>INT_ENA</code> writer","Bit 7 - a","Bit 7 - a","Bit 8 - a","Bit 8 - a","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - a","Bit 6 - a","Bit 2 - a","Bit 2 - a","Bit 0 - a","Bit 0 - a","Bit 5 - a","Bit 5 - a","Bit 4 - a","Bit 4 - a","","","Bit 3 - a","Bit 3 - a","Bit 1 - a","Bit 1 - a","","Field <code>APP_CTRL0_INT_RAW</code> reader - Soft control int raw bit.","Field <code>APP_CTRL0_INT_RAW</code> writer - Soft control int raw bit.","Field <code>APP_CTRL1_INT_RAW</code> reader - Soft control int raw bit.","Field <code>APP_CTRL1_INT_RAW</code> writer - Soft control int raw bit.","a","Field <code>OUT_EOF_INT_RAW</code> reader - This is the interrupt raw …","Field <code>OUT_EOF_INT_RAW</code> writer - This is the interrupt raw …","Register <code>INT_RAW</code> reader","Field <code>RX_HUNG_INT_RAW</code> reader - a","Field <code>RX_HUNG_INT_RAW</code> writer - a","Field <code>RX_START_INT_RAW</code> reader - a","Field <code>RX_START_INT_RAW</code> writer - a","Field <code>SEND_A_REG_Q_INT_RAW</code> reader - a","Field <code>SEND_A_REG_Q_INT_RAW</code> writer - a","Field <code>SEND_S_REG_Q_INT_RAW</code> reader - a","Field <code>SEND_S_REG_Q_INT_RAW</code> writer - a","Field <code>TX_HUNG_INT_RAW</code> reader - a","Field <code>TX_HUNG_INT_RAW</code> writer - a","Field <code>TX_START_INT_RAW</code> reader - a","Field <code>TX_START_INT_RAW</code> writer - a","Register <code>INT_RAW</code> writer","Bit 7 - Soft control int raw bit.","Bit 7 - Soft control int raw bit.","Bit 8 - Soft control int raw bit.","Bit 8 - Soft control int raw bit.","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - This is the interrupt raw bit. Triggered when …","Bit 6 - This is the interrupt raw bit. Triggered when …","Bit 2 - a","Bit 2 - a","Bit 0 - a","Bit 0 - a","Bit 5 - a","Bit 5 - a","Bit 4 - a","Bit 4 - a","","","Bit 3 - a","Bit 3 - a","Bit 1 - a","Bit 1 - a","","Field <code>APP_CTRL0_INT_ST</code> reader - a","Field <code>APP_CTRL1_INT_ST</code> reader - a","a","Field <code>OUTLINK_EOF_ERR_INT_ST</code> reader - a","Register <code>INT_ST</code> reader","Field <code>RX_HUNG_INT_ST</code> reader - a","Field <code>RX_START_INT_ST</code> reader - a","Field <code>SEND_A_REG_Q_INT_ST</code> reader - a","Field <code>SEND_S_REG_Q_INT_ST</code> reader - a","Field <code>TX_HUNG_INT_ST</code> reader - a","Field <code>TX_START_INT_ST</code> reader - a","Bit 7 - a","Bit 8 - a","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - a","Bit 2 - a","Bit 0 - a","Bit 5 - a","Bit 4 - a","","","Bit 3 - a","Bit 1 - a","","a","Field <code>PKT_THRS</code> reader - a","Field <code>PKT_THRS</code> writer - a","Register <code>PKT_THRES</code> reader","Register <code>PKT_THRES</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:12 - a","Bits 0:12 - a","","","","Field <code>ALWAYS_SEND_EN</code> reader - a","Field <code>ALWAYS_SEND_EN</code> writer - a","Field <code>ALWAYS_SEND_NUM</code> reader - a","Field <code>ALWAYS_SEND_NUM</code> writer - a","a","Register <code>QUICK_SENT</code> reader","Field <code>SINGLE_SEND_EN</code> reader - a","Field <code>SINGLE_SEND_EN</code> writer - a","Field <code>SINGLE_SEND_NUM</code> reader - a","Field <code>SINGLE_SEND_NUM</code> writer - a","Register <code>QUICK_SENT</code> writer","Bit 7 - a","Bit 7 - a","Bits 4:6 - a","Bits 4:6 - a","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - a","Bit 3 - a","Bits 0:2 - a","Bits 0:2 - a","","","","Register <code>REG_Q0_WORD0</code> reader","a","Field <code>SEND_Q0_WORD0</code> reader - a","Field <code>SEND_Q0_WORD0</code> writer - a","Register <code>REG_Q0_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q0_WORD1</code> reader","a","Field <code>SEND_Q0_WORD1</code> reader - a","Field <code>SEND_Q0_WORD1</code> writer - a","Register <code>REG_Q0_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q1_WORD0</code> reader","a","Field <code>SEND_Q1_WORD0</code> reader - a","Field <code>SEND_Q1_WORD0</code> writer - a","Register <code>REG_Q1_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q1_WORD1</code> reader","a","Field <code>SEND_Q1_WORD1</code> reader - a","Field <code>SEND_Q1_WORD1</code> writer - a","Register <code>REG_Q1_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q2_WORD0</code> reader","a","Field <code>SEND_Q2_WORD0</code> reader - a","Field <code>SEND_Q2_WORD0</code> writer - a","Register <code>REG_Q2_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q2_WORD1</code> reader","a","Field <code>SEND_Q2_WORD1</code> reader - a","Field <code>SEND_Q2_WORD1</code> writer - a","Register <code>REG_Q2_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q3_WORD0</code> reader","a","Field <code>SEND_Q3_WORD0</code> reader - a","Field <code>SEND_Q3_WORD0</code> writer - a","Register <code>REG_Q3_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q3_WORD1</code> reader","a","Field <code>SEND_Q3_WORD1</code> reader - a","Field <code>SEND_Q3_WORD1</code> writer - a","Register <code>REG_Q3_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q4_WORD0</code> reader","a","Field <code>SEND_Q4_WORD0</code> reader - a","Field <code>SEND_Q4_WORD0</code> writer - a","Register <code>REG_Q4_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q4_WORD1</code> reader","a","Field <code>SEND_Q4_WORD1</code> reader - a","Field <code>SEND_Q4_WORD1</code> writer - a","Register <code>REG_Q4_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q5_WORD0</code> reader","a","Field <code>SEND_Q5_WORD0</code> reader - a","Field <code>SEND_Q5_WORD0</code> writer - a","Register <code>REG_Q5_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q5_WORD1</code> reader","a","Field <code>SEND_Q5_WORD1</code> reader - a","Field <code>SEND_Q5_WORD1</code> writer - a","Register <code>REG_Q5_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q6_WORD0</code> reader","a","Field <code>SEND_Q6_WORD0</code> reader - a","Field <code>SEND_Q6_WORD0</code> writer - a","Register <code>REG_Q6_WORD0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>REG_Q6_WORD1</code> reader","a","Field <code>SEND_Q6_WORD1</code> reader - a","Field <code>SEND_Q6_WORD1</code> writer - a","Register <code>REG_Q6_WORD1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","Bits 0:31 - a","","","","Register <code>RX_HEAD</code> reader","Field <code>RX_HEAD</code> reader - a","a","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - a","","","","Field <code>DECODE_STATE</code> reader - a","Register <code>STATE0</code> reader","Field <code>RX_ERR_CAUSE</code> reader - a","a","","","Bits 3:5 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - a","","","","Field <code>ENCODE_STATE</code> reader - a","Register <code>STATE1</code> reader","a","","","Bits 0:2 - a","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CONF0 (rw) register accessor: USB_DEVICE_CONF0_REG.","DATE (rw) register accessor: USB_DEVICE_DATE_REG.","EP1 (rw) register accessor: USB_DEVICE_EP1_REG.","EP1_CONF (rw) register accessor: USB_DEVICE_EP1_CONF_REG.","FRAM_NUM (r) register accessor: USB_DEVICE_FRAM_NUM_REG.","INT_CLR (w) register accessor: USB_DEVICE_INT_CLR_REG.","INT_ENA (rw) register accessor: USB_DEVICE_INT_ENA_REG.","INT_RAW (rw) register accessor: USB_DEVICE_INT_RAW_REG.","INT_ST (r) register accessor: USB_DEVICE_INT_ST_REG.","IN_EP0_ST (r) register accessor: USB_DEVICE_IN_EP0_ST_REG.","IN_EP1_ST (r) register accessor: USB_DEVICE_IN_EP1_ST_REG.","IN_EP2_ST (r) register accessor: USB_DEVICE_IN_EP2_ST_REG.","IN_EP3_ST (r) register accessor: USB_DEVICE_IN_EP3_ST_REG.","JFIFO_ST (rw) register accessor: USB_DEVICE_JFIFO_ST_REG.","MEM_CONF (rw) register accessor: USB_DEVICE_MEM_CONF_REG.","MISC_CONF (rw) register accessor: USB_DEVICE_MISC_CONF_REG.","OUT_EP0_ST (r) register accessor: …","OUT_EP1_ST (r) register accessor: …","OUT_EP2_ST (r) register accessor: …","Register block","TEST (rw) register accessor: USB_DEVICE_TEST_REG.","","","USB_DEVICE_CONF0_REG.","0x18 - USB_DEVICE_CONF0_REG.","USB_DEVICE_DATE_REG.","0x80 - USB_DEVICE_DATE_REG.","USB_DEVICE_EP1_REG.","0x00 - USB_DEVICE_EP1_REG.","USB_DEVICE_EP1_CONF_REG.","0x04 - USB_DEVICE_EP1_CONF_REG.","USB_DEVICE_FRAM_NUM_REG.","0x24 - USB_DEVICE_FRAM_NUM_REG.","Returns the argument unchanged.","USB_DEVICE_IN_EP0_ST_REG.","0x28 - USB_DEVICE_IN_EP0_ST_REG.","USB_DEVICE_IN_EP1_ST_REG.","0x2c - USB_DEVICE_IN_EP1_ST_REG.","USB_DEVICE_IN_EP2_ST_REG.","0x30 - USB_DEVICE_IN_EP2_ST_REG.","USB_DEVICE_IN_EP3_ST_REG.","0x34 - USB_DEVICE_IN_EP3_ST_REG.","USB_DEVICE_INT_CLR_REG.","0x14 - USB_DEVICE_INT_CLR_REG.","USB_DEVICE_INT_ENA_REG.","0x10 - USB_DEVICE_INT_ENA_REG.","USB_DEVICE_INT_RAW_REG.","0x08 - USB_DEVICE_INT_RAW_REG.","USB_DEVICE_INT_ST_REG.","0x0c - USB_DEVICE_INT_ST_REG.","Calls <code>U::from(self)</code>.","USB_DEVICE_JFIFO_ST_REG.","0x20 - USB_DEVICE_JFIFO_ST_REG.","USB_DEVICE_MEM_CONF_REG.","0x48 - USB_DEVICE_MEM_CONF_REG.","USB_DEVICE_MISC_CONF_REG.","0x44 - USB_DEVICE_MISC_CONF_REG.","USB_DEVICE_OUT_EP0_ST_REG.","0x38 - USB_DEVICE_OUT_EP0_ST_REG.","USB_DEVICE_OUT_EP1_ST_REG.","0x3c - USB_DEVICE_OUT_EP1_ST_REG.","USB_DEVICE_OUT_EP2_ST_REG.","0x40 - USB_DEVICE_OUT_EP2_ST_REG.","USB_DEVICE_TEST_REG.","0x1c - USB_DEVICE_TEST_REG.","","","","USB_DEVICE_CONF0_REG.","Field <code>DM_PULLDOWN</code> reader - Control USB D- pull down.","Field <code>DM_PULLDOWN</code> writer - Control USB D- pull down.","Field <code>DM_PULLUP</code> reader - Control USB D- pull up.","Field <code>DM_PULLUP</code> writer - Control USB D- pull up.","Field <code>DP_PULLDOWN</code> reader - Control USB D+ pull down.","Field <code>DP_PULLDOWN</code> writer - Control USB D+ pull down.","Field <code>DP_PULLUP</code> reader - Control USB D+ pull up.","Field <code>DP_PULLUP</code> writer - Control USB D+ pull up.","Field <code>EXCHG_PINS_OVERRIDE</code> reader - Enable software control …","Field <code>EXCHG_PINS_OVERRIDE</code> writer - Enable software control …","Field <code>EXCHG_PINS</code> reader - USB D+ D- exchange","Field <code>EXCHG_PINS</code> writer - USB D+ D- exchange","Field <code>PAD_PULL_OVERRIDE</code> reader - Enable software control …","Field <code>PAD_PULL_OVERRIDE</code> writer - Enable software control …","Field <code>PHY_SEL</code> reader - Select internal/external PHY","Field <code>PHY_SEL</code> writer - Select internal/external PHY","Field <code>PULLUP_VALUE</code> reader - Control pull up value.","Field <code>PULLUP_VALUE</code> writer - Control pull up value.","Register <code>CONF0</code> reader","Field <code>USB_PAD_ENABLE</code> reader - Enable USB pad function.","Field <code>USB_PAD_ENABLE</code> writer - Enable USB pad function.","Field <code>VREFH</code> reader - Control single-end input high …","Field <code>VREFH</code> writer - Control single-end input high …","Field <code>VREFL</code> reader - Control single-end input low …","Field <code>VREFL</code> writer - Control single-end input low …","Field <code>VREF_OVERRIDE</code> reader - Enable software control input …","Field <code>VREF_OVERRIDE</code> writer - Enable software control input …","Register <code>CONF0</code> writer","Writes raw bits to the register.","","","Bit 12 - Control USB D- pull down.","Bit 12 - Control USB D- pull down.","Bit 11 - Control USB D- pull up.","Bit 11 - Control USB D- pull up.","Bit 10 - Control USB D+ pull down.","Bit 10 - Control USB D+ pull down.","Bit 9 - Control USB D+ pull up.","Bit 9 - Control USB D+ pull up.","Bit 2 - USB D+ D- exchange","Bit 2 - USB D+ D- exchange","Bit 1 - Enable software control USB D+ D- exchange","Bit 1 - Enable software control USB D+ D- exchange","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - Enable software control USB D+ D- pullup pulldown","Bit 8 - Enable software control USB D+ D- pullup pulldown","Bit 0 - Select internal/external PHY","Bit 0 - Select internal/external PHY","Bit 13 - Control pull up value.","Bit 13 - Control pull up value.","","","","Bit 14 - Enable USB pad function.","Bit 14 - Enable USB pad function.","Bit 7 - Enable software control input threshold","Bit 7 - Enable software control input threshold","Bits 3:4 - Control single-end input high threshold,1.76V …","Bits 3:4 - Control single-end input high threshold,1.76V …","Bits 5:6 - Control single-end input low threshold,0.8V to …","Bits 5:6 - Control single-end input low threshold,0.8V to …","Field <code>DATE</code> reader - register version.","USB_DEVICE_DATE_REG.","Field <code>DATE</code> writer - register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - register version.","Bits 0:31 - register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","USB_DEVICE_EP1_REG.","Register <code>EP1</code> reader","Field <code>RDWR_BYTE</code> reader - Write and read byte data to/from …","Field <code>RDWR_BYTE</code> writer - Write and read byte data to/from …","Register <code>EP1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Write and read byte data to/from UART Tx/Rx …","Bits 0:7 - Write and read byte data to/from UART Tx/Rx …","","","","USB_DEVICE_EP1_CONF_REG.","Register <code>EP1_CONF</code> reader","Field <code>SERIAL_IN_EP_DATA_FREE</code> reader - 1’b1: Indicate …","Field <code>SERIAL_OUT_EP_DATA_AVAIL</code> reader - 1’b1: Indicate …","Register <code>EP1_CONF</code> writer","Field <code>WR_DONE</code> writer - Set this bit to indicate writing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - 1’b1: Indicate UART Tx FIFO is not full and can …","Bit 2 - 1’b1: Indicate there is data in UART Rx FIFO.","","","","Bit 0 - Set this bit to indicate writing byte data to UART …","USB_DEVICE_FRAM_NUM_REG.","Register <code>FRAM_NUM</code> reader","Field <code>SOF_FRAME_INDEX</code> reader - Frame index of received SOF …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:10 - Frame index of received SOF frame.","","","","Field <code>IN_EP0_RD_ADDR</code> reader - Read data address of IN …","Field <code>IN_EP0_STATE</code> reader - State of IN Endpoint 0.","USB_DEVICE_IN_EP0_ST_REG.","Field <code>IN_EP0_WR_ADDR</code> reader - Write data address of IN …","Register <code>IN_EP0_ST</code> reader","","","Returns the argument unchanged.","Bits 9:15 - Read data address of IN endpoint 0.","Bits 0:1 - State of IN Endpoint 0.","Bits 2:8 - Write data address of IN endpoint 0.","Calls <code>U::from(self)</code>.","","","","Field <code>IN_EP1_RD_ADDR</code> reader - Read data address of IN …","Field <code>IN_EP1_STATE</code> reader - State of IN Endpoint 1.","USB_DEVICE_IN_EP1_ST_REG.","Field <code>IN_EP1_WR_ADDR</code> reader - Write data address of IN …","Register <code>IN_EP1_ST</code> reader","","","Returns the argument unchanged.","Bits 9:15 - Read data address of IN endpoint 1.","Bits 0:1 - State of IN Endpoint 1.","Bits 2:8 - Write data address of IN endpoint 1.","Calls <code>U::from(self)</code>.","","","","Field <code>IN_EP2_RD_ADDR</code> reader - Read data address of IN …","Field <code>IN_EP2_STATE</code> reader - State of IN Endpoint 2.","USB_DEVICE_IN_EP2_ST_REG.","Field <code>IN_EP2_WR_ADDR</code> reader - Write data address of IN …","Register <code>IN_EP2_ST</code> reader","","","Returns the argument unchanged.","Bits 9:15 - Read data address of IN endpoint 2.","Bits 0:1 - State of IN Endpoint 2.","Bits 2:8 - Write data address of IN endpoint 2.","Calls <code>U::from(self)</code>.","","","","Field <code>IN_EP3_RD_ADDR</code> reader - Read data address of IN …","Field <code>IN_EP3_STATE</code> reader - State of IN Endpoint 3.","USB_DEVICE_IN_EP3_ST_REG.","Field <code>IN_EP3_WR_ADDR</code> reader - Write data address of IN …","Register <code>IN_EP3_ST</code> reader","","","Returns the argument unchanged.","Bits 9:15 - Read data address of IN endpoint 3.","Bits 0:1 - State of IN Endpoint 3.","Bits 2:8 - Write data address of IN endpoint 3.","Calls <code>U::from(self)</code>.","","","","Field <code>CRC16_ERR_INT_CLR</code> writer - Set this bit to clear the …","Field <code>CRC5_ERR_INT_CLR</code> writer - Set this bit to clear the …","USB_DEVICE_INT_CLR_REG.","Field <code>IN_TOKEN_REC_IN_EP1_INT_CLR</code> writer - Set this bit to …","Field <code>JTAG_IN_FLUSH_INT_CLR</code> writer - Set this bit to clear …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_CLR</code> writer - Set this bit …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_CLR</code> writer - Set this bit …","Field <code>PID_ERR_INT_CLR</code> writer - Set this bit to clear the …","Field <code>SERIAL_IN_EMPTY_INT_CLR</code> writer - Set this bit to …","Field <code>SERIAL_OUT_RECV_PKT_INT_CLR</code> writer - Set this bit to …","Field <code>SOF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>STUFF_ERR_INT_CLR</code> writer - Set this bit to clear the …","Field <code>USB_BUS_RESET_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 6 - Set this bit to clear the USB_DEVICE_CRC16_ERR_INT …","Bit 5 - Set this bit to clear the USB_DEVICE_CRC5_ERR_INT …","Returns the argument unchanged.","Bit 8 - Set this bit to clear the …","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear the …","Bit 10 - Set this bit to clear the …","Bit 11 - Set this bit to clear the …","Bit 4 - Set this bit to clear the USB_DEVICE_PID_ERR_INT …","Bit 3 - Set this bit to clear the …","Bit 2 - Set this bit to clear the …","Bit 1 - Set this bit to clear the USB_DEVICE_JTAG_SOF_INT …","Bit 7 - Set this bit to clear the USB_DEVICE_STUFF_ERR_INT …","","","","Bit 9 - Set this bit to clear the …","Field <code>CRC16_ERR_INT_ENA</code> reader - The interrupt enable bit …","Field <code>CRC16_ERR_INT_ENA</code> writer - The interrupt enable bit …","Field <code>CRC5_ERR_INT_ENA</code> reader - The interrupt enable bit …","Field <code>CRC5_ERR_INT_ENA</code> writer - The interrupt enable bit …","USB_DEVICE_INT_ENA_REG.","Field <code>IN_TOKEN_REC_IN_EP1_INT_ENA</code> reader - The interrupt …","Field <code>IN_TOKEN_REC_IN_EP1_INT_ENA</code> writer - The interrupt …","Field <code>JTAG_IN_FLUSH_INT_ENA</code> reader - The interrupt enable …","Field <code>JTAG_IN_FLUSH_INT_ENA</code> writer - The interrupt enable …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_ENA</code> reader - The interrupt …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_ENA</code> writer - The interrupt …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_ENA</code> reader - The interrupt …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_ENA</code> writer - The interrupt …","Field <code>PID_ERR_INT_ENA</code> reader - The interrupt enable bit …","Field <code>PID_ERR_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> reader","Field <code>SERIAL_IN_EMPTY_INT_ENA</code> reader - The interrupt …","Field <code>SERIAL_IN_EMPTY_INT_ENA</code> writer - The interrupt …","Field <code>SERIAL_OUT_RECV_PKT_INT_ENA</code> reader - The interrupt …","Field <code>SERIAL_OUT_RECV_PKT_INT_ENA</code> writer - The interrupt …","Field <code>SOF_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>SOF_INT_ENA</code> writer - The interrupt enable bit for …","Field <code>STUFF_ERR_INT_ENA</code> reader - The interrupt enable bit …","Field <code>STUFF_ERR_INT_ENA</code> writer - The interrupt enable bit …","Field <code>USB_BUS_RESET_INT_ENA</code> reader - The interrupt enable …","Field <code>USB_BUS_RESET_INT_ENA</code> writer - The interrupt enable …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Returns the argument unchanged.","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Calls <code>U::from(self)</code>.","Bit 0 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","","","","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Field <code>CRC16_ERR_INT_RAW</code> reader - The raw interrupt bit …","Field <code>CRC16_ERR_INT_RAW</code> writer - The raw interrupt bit …","Field <code>CRC5_ERR_INT_RAW</code> reader - The raw interrupt bit …","Field <code>CRC5_ERR_INT_RAW</code> writer - The raw interrupt bit …","USB_DEVICE_INT_RAW_REG.","Field <code>IN_TOKEN_REC_IN_EP1_INT_RAW</code> reader - The raw …","Field <code>IN_TOKEN_REC_IN_EP1_INT_RAW</code> writer - The raw …","Field <code>JTAG_IN_FLUSH_INT_RAW</code> reader - The raw interrupt bit …","Field <code>JTAG_IN_FLUSH_INT_RAW</code> writer - The raw interrupt bit …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_RAW</code> reader - The raw …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_RAW</code> writer - The raw …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_RAW</code> reader - The raw …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_RAW</code> writer - The raw …","Field <code>PID_ERR_INT_RAW</code> reader - The raw interrupt bit turns …","Field <code>PID_ERR_INT_RAW</code> writer - The raw interrupt bit turns …","Register <code>INT_RAW</code> reader","Field <code>SERIAL_IN_EMPTY_INT_RAW</code> reader - The raw interrupt …","Field <code>SERIAL_IN_EMPTY_INT_RAW</code> writer - The raw interrupt …","Field <code>SERIAL_OUT_RECV_PKT_INT_RAW</code> reader - The raw …","Field <code>SERIAL_OUT_RECV_PKT_INT_RAW</code> writer - The raw …","Field <code>SOF_INT_RAW</code> reader - The raw interrupt bit turns to …","Field <code>SOF_INT_RAW</code> writer - The raw interrupt bit turns to …","Field <code>STUFF_ERR_INT_RAW</code> reader - The raw interrupt bit …","Field <code>STUFF_ERR_INT_RAW</code> writer - The raw interrupt bit …","Field <code>USB_BUS_RESET_INT_RAW</code> reader - The raw interrupt bit …","Field <code>USB_BUS_RESET_INT_RAW</code> writer - The raw interrupt bit …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Bit 6 - The raw interrupt bit turns to high level when …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 5 - The raw interrupt bit turns to high level when …","Returns the argument unchanged.","Bit 8 - The raw interrupt bit turns to high level when IN …","Bit 8 - The raw interrupt bit turns to high level when IN …","Calls <code>U::from(self)</code>.","Bit 0 - The raw interrupt bit turns to high level when …","Bit 0 - The raw interrupt bit turns to high level when …","Bit 10 - The raw interrupt bit turns to high level when …","Bit 10 - The raw interrupt bit turns to high level when …","Bit 11 - The raw interrupt bit turns to high level when …","Bit 11 - The raw interrupt bit turns to high level when …","Bit 4 - The raw interrupt bit turns to high level when pid …","Bit 4 - The raw interrupt bit turns to high level when pid …","Bit 3 - The raw interrupt bit turns to high level when …","Bit 3 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 1 - The raw interrupt bit turns to high level when SOF …","Bit 1 - The raw interrupt bit turns to high level when SOF …","Bit 7 - The raw interrupt bit turns to high level when …","Bit 7 - The raw interrupt bit turns to high level when …","","","","Bit 9 - The raw interrupt bit turns to high level when usb …","Bit 9 - The raw interrupt bit turns to high level when usb …","Field <code>CRC16_ERR_INT_ST</code> reader - The raw interrupt status …","Field <code>CRC5_ERR_INT_ST</code> reader - The raw interrupt status …","USB_DEVICE_INT_ST_REG.","Field <code>IN_TOKEN_REC_IN_EP1_INT_ST</code> reader - The raw …","Field <code>JTAG_IN_FLUSH_INT_ST</code> reader - The raw interrupt …","Field <code>OUT_EP1_ZERO_PAYLOAD_INT_ST</code> reader - The raw …","Field <code>OUT_EP2_ZERO_PAYLOAD_INT_ST</code> reader - The raw …","Field <code>PID_ERR_INT_ST</code> reader - The raw interrupt status bit …","Register <code>INT_ST</code> reader","Field <code>SERIAL_IN_EMPTY_INT_ST</code> reader - The raw interrupt …","Field <code>SERIAL_OUT_RECV_PKT_INT_ST</code> reader - The raw …","Field <code>SOF_INT_ST</code> reader - The raw interrupt status bit for …","Field <code>STUFF_ERR_INT_ST</code> reader - The raw interrupt status …","Field <code>USB_BUS_RESET_INT_ST</code> reader - The raw interrupt …","","","Bit 6 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Returns the argument unchanged.","Bit 8 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 0 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 3 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","","","","Bit 9 - The raw interrupt status bit for the …","Field <code>IN_FIFO_CNT</code> reader - JTAT in fifo counter.","Field <code>IN_FIFO_EMPTY</code> reader - 1: JTAG in fifo is empty.","Field <code>IN_FIFO_FULL</code> reader - 1: JTAG in fifo is full.","Field <code>IN_FIFO_RESET</code> reader - Write 1 to reset JTAG in fifo.","Field <code>IN_FIFO_RESET</code> writer - Write 1 to reset JTAG in fifo.","USB_DEVICE_JFIFO_ST_REG.","Field <code>OUT_FIFO_CNT</code> reader - JTAT out fifo counter.","Field <code>OUT_FIFO_EMPTY</code> reader - 1: JTAG out fifo is empty.","Field <code>OUT_FIFO_FULL</code> reader - 1: JTAG out fifo is full.","Field <code>OUT_FIFO_RESET</code> reader - Write 1 to reset JTAG out …","Field <code>OUT_FIFO_RESET</code> writer - Write 1 to reset JTAG out …","Register <code>JFIFO_ST</code> reader","Register <code>JFIFO_ST</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:1 - JTAT in fifo counter.","Bit 2 - 1: JTAG in fifo is empty.","Bit 3 - 1: JTAG in fifo is full.","Bit 8 - Write 1 to reset JTAG in fifo.","Bit 8 - Write 1 to reset JTAG in fifo.","Calls <code>U::from(self)</code>.","Bits 4:5 - JTAT out fifo counter.","Bit 6 - 1: JTAG out fifo is empty.","Bit 7 - 1: JTAG out fifo is full.","Bit 9 - Write 1 to reset JTAG out fifo.","Bit 9 - Write 1 to reset JTAG out fifo.","","","","USB_DEVICE_MEM_CONF_REG.","Register <code>MEM_CONF</code> reader","Field <code>USB_MEM_CLK_EN</code> reader - 1: Force clock on for usb …","Field <code>USB_MEM_CLK_EN</code> writer - 1: Force clock on for usb …","Field <code>USB_MEM_PD</code> reader - 1: power down usb memory.","Field <code>USB_MEM_PD</code> writer - 1: power down usb memory.","Register <code>MEM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 1 - 1: Force clock on for usb memory.","Bit 1 - 1: Force clock on for usb memory.","Bit 0 - 1: power down usb memory.","Bit 0 - 1: power down usb memory.","Field <code>CLK_EN</code> reader - 1’h1: Force clock on for register. …","Field <code>CLK_EN</code> writer - 1’h1: Force clock on for register. …","USB_DEVICE_MISC_CONF_REG.","Register <code>MISC_CONF</code> reader","Register <code>MISC_CONF</code> writer","Writes raw bits to the register.","","","Bit 0 - 1’h1: Force clock on for register. 1’h0: …","Bit 0 - 1’h1: Force clock on for register. 1’h0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUT_EP0_RD_ADDR</code> reader - Read data address of OUT …","Field <code>OUT_EP0_STATE</code> reader - State of OUT Endpoint 0.","USB_DEVICE_OUT_EP0_ST_REG.","Field <code>OUT_EP0_WR_ADDR</code> reader - Write data address of OUT …","Register <code>OUT_EP0_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:15 - Read data address of OUT endpoint 0.","Bits 0:1 - State of OUT Endpoint 0.","Bits 2:8 - Write data address of OUT endpoint 0. When …","","","","Field <code>OUT_EP1_RD_ADDR</code> reader - Read data address of OUT …","Field <code>OUT_EP1_REC_DATA_CNT</code> reader - Data count in OUT …","Field <code>OUT_EP1_STATE</code> reader - State of OUT Endpoint 1.","USB_DEVICE_OUT_EP1_ST_REG.","Field <code>OUT_EP1_WR_ADDR</code> reader - Write data address of OUT …","Register <code>OUT_EP1_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:15 - Read data address of OUT endpoint 1.","Bits 16:22 - Data count in OUT endpoint 1 when one packet …","Bits 0:1 - State of OUT Endpoint 1.","Bits 2:8 - Write data address of OUT endpoint 1. When …","","","","Field <code>OUT_EP2_RD_ADDR</code> reader - Read data address of OUT …","Field <code>OUT_EP2_STATE</code> reader - State of OUT Endpoint 2.","USB_DEVICE_OUT_EP2_ST_REG.","Field <code>OUT_EP2_WR_ADDR</code> reader - Write data address of OUT …","Register <code>OUT_EP2_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:15 - Read data address of OUT endpoint 2.","Bits 0:1 - State of OUT Endpoint 2.","Bits 2:8 - Write data address of OUT endpoint 2. When …","","","","Field <code>ENABLE</code> reader - Enable test of the USB pad","Field <code>ENABLE</code> writer - Enable test of the USB pad","Register <code>TEST</code> reader","USB_DEVICE_TEST_REG.","Field <code>TX_DM</code> reader - USB D- tx value in test","Field <code>TX_DM</code> writer - USB D- tx value in test","Field <code>TX_DP</code> reader - USB D+ tx value in test","Field <code>TX_DP</code> writer - USB D+ tx value in test","Field <code>USB_OE</code> reader - USB pad oen in test","Field <code>USB_OE</code> writer - USB pad oen in test","Register <code>TEST</code> writer","Writes raw bits to the register.","","","Bit 0 - Enable test of the USB pad","Bit 0 - Enable test of the USB pad","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 3 - USB D- tx value in test","Bit 3 - USB D- tx value in test","Bit 2 - USB D+ tx value in test","Bit 2 - USB D+ tx value in test","","Bit 1 - USB pad oen in test","Bit 1 - USB pad oen in test","DATE (rw) register accessor: XTS-AES version control …","DESTINATION (rw) register accessor: XTS-AES destination …","DESTROY (w) register accessor: XTS-AES destroy register","LINESIZE (rw) register accessor: XTS-AES line-size register","PHYSICAL_ADDRESS (rw) register accessor: XTS-AES physical …","PLAIN_MEM (rw) register accessor: The memory that stores …","RELEASE (w) register accessor: XTS-AES release register","Register block","STATE (r) register accessor: XTS-AES status register","TRIGGER (w) register accessor: XTS-AES trigger register","","","XTS-AES version control register","0x5c - XTS-AES version control register","XTS-AES destination register","0x44 - XTS-AES destination register","XTS-AES destroy register","0x54 - XTS-AES destroy register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","XTS-AES line-size register","0x40 - XTS-AES line-size register","XTS-AES physical address register","0x48 - XTS-AES physical address register","The memory that stores plaintext","0x00..0x10 - The memory that stores plaintext","Iterator for array of: 0x00..0x10 - The memory that stores …","XTS-AES release register","0x50 - XTS-AES release register","XTS-AES status register","0x58 - XTS-AES status register","XTS-AES trigger register","0x4c - XTS-AES trigger register","","","","Field <code>DATE</code> reader - Those bits stores the version …","XTS-AES version control register","Field <code>DATE</code> writer - Those bits stores the version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Those bits stores the version information of …","Bits 0:29 - Those bits stores the version information of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DESTINATION</code> reader - This bit stores the …","XTS-AES destination register","Field <code>DESTINATION</code> writer - This bit stores the …","Register <code>DESTINATION</code> reader","Register <code>DESTINATION</code> writer","Writes raw bits to the register.","","","Bit 0 - This bit stores the destination. 0: …","Bit 0 - This bit stores the destination. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES destroy register","Field <code>DESTROY</code> writer - Set this bit to destroy XTS-AES …","Register <code>DESTROY</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to destroy XTS-AES result.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LINESIZE</code> reader - This bit stores the line size …","XTS-AES line-size register","Field <code>LINESIZE</code> writer - This bit stores the line size …","Register <code>LINESIZE</code> reader","Register <code>LINESIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - This bit stores the line size parameter. 0: …","Bit 0 - This bit stores the line size parameter. 0: …","","","","Field <code>PHYSICAL_ADDRESS</code> reader - Those bits stores the …","XTS-AES physical address register","Field <code>PHYSICAL_ADDRESS</code> writer - Those bits stores the …","Register <code>PHYSICAL_ADDRESS</code> reader","Register <code>PHYSICAL_ADDRESS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Those bits stores the physical address. If …","Bits 0:29 - Those bits stores the physical address. If …","","","","The memory that stores plaintext","Register <code>PLAIN_MEM[%s]</code> reader","Register <code>PLAIN_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES release register","Field <code>RELEASE</code> writer - Set this bit to release the manual …","Register <code>RELEASE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to release the manual encrypted …","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Those bits shows XTS-AES status. …","XTS-AES status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Those bits shows XTS-AES status. 0=IDLE, …","","","","XTS-AES trigger register","Field <code>TRIGGER</code> writer - Set this bit to start manual …","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to start manual encryption calculation","","",""],"i":[0,76,1,1,0,76,1,0,76,0,76,1,1,0,76,1,1,1,1,1,1,1,1,1,0,76,1,1,1,1,0,76,0,76,1,0,76,1,1,1,1,0,76,1,1,0,76,0,76,0,76,1,1,0,76,1,1,1,0,76,0,76,0,0,76,1,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,0,0,76,1,0,76,0,76,1,0,76,1,1,1,1,1,0,76,0,76,1,1,1,0,76,0,76,1,0,76,1,1,0,76,0,76,1,1,1,1,1,1,1,1,1,0,76,0,76,0,76,1,0,76,1,0,76,1,0,76,1,0,76,0,76,1,1,1,1,1,0,76,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,0,0,0,1,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,0,0,0,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,0,0,0,0,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,0,0,76,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,76,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,42,0,42,42,42,0,42,0,42,0,42,0,42,0,42,42,0,42,42,0,42,0,42,0,42,42,0,42,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,42,42,0,0,0,0,0,119,121,121,122,122,122,122,122,122,122,0,0,0,0,0,125,126,125,128,128,128,128,128,128,128,0,0,0,0,0,130,131,130,133,133,133,133,133,133,133,0,0,0,135,136,136,135,136,136,136,136,136,0,0,0,0,0,138,141,141,139,138,141,141,141,141,141,0,0,0,0,0,143,146,146,144,143,146,146,146,146,146,0,0,0,148,149,149,148,149,149,149,149,149,0,0,0,0,0,151,154,154,152,151,154,154,154,154,154,0,0,0,156,9851,9851,9851,9851,9851,9851,9851,0,0,0,0,0,157,160,160,160,158,157,160,160,160,160,0,0,0,162,163,163,163,162,163,163,163,163,0,0,0,0,0,165,168,168,168,166,165,168,168,168,168,0,0,0,170,9852,9852,9852,9852,9852,9852,9852,0,0,0,171,9853,9853,9853,9853,9853,9853,9853,0,0,0,0,0,172,175,175,175,175,173,172,175,175,175,0,0,0,0,0,177,180,180,180,180,178,177,180,180,180,0,0,0,0,0,182,185,185,185,185,183,182,185,185,185,0,0,0,0,0,187,190,190,190,190,188,187,190,190,190,0,0,0,0,0,192,195,195,195,195,193,192,195,195,195,0,0,0,0,0,197,200,200,200,200,198,197,200,200,200,0,0,0,0,0,202,205,205,205,205,203,202,205,205,205,0,0,0,0,0,207,210,210,210,210,208,207,210,210,210,0,0,0,0,0,212,215,215,215,215,213,212,215,215,215,0,0,0,0,0,217,220,220,220,220,218,217,220,220,220,0,0,0,9854,9854,9854,9854,222,9854,9854,9854,0,0,0,224,9855,9855,9855,9855,9855,9855,9855,0,0,0,0,0,225,228,228,228,228,226,225,228,228,228,0,0,0,0,0,230,233,233,233,233,231,230,233,233,233,0,0,0,0,0,235,238,238,238,238,236,235,238,238,238,0,0,0,0,0,240,243,243,243,243,241,240,243,243,243,0,0,0,0,0,245,248,248,248,248,246,245,248,248,248,0,0,0,0,0,250,253,253,253,253,251,250,253,253,253,0,0,0,0,0,255,258,258,258,258,256,255,258,258,258,0,0,0,0,0,260,263,263,263,263,261,260,263,263,263,0,0,0,265,266,266,266,266,265,266,266,266,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,43,0,43,0,43,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,0,43,43,43,43,0,43,0,43,0,43,0,43,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,308,311,311,309,308,309,308,309,308,309,308,309,308,309,308,309,308,309,308,309,308,309,308,309,308,311,311,311,311,311,0,0,0,0,0,0,0,333,336,336,336,336,334,333,334,333,336,336,336,0,0,0,0,0,340,343,343,341,340,343,343,343,343,343,0,0,0,0,0,345,348,348,346,345,348,348,348,348,348,0,0,0,0,0,350,353,353,353,353,351,350,353,353,353,0,0,0,0,0,355,358,358,356,355,358,358,358,358,358,0,0,0,0,0,360,363,363,361,360,363,363,363,363,363,0,0,0,0,0,365,368,368,368,368,366,365,368,368,368,0,0,0,0,0,370,373,373,371,370,373,373,373,373,373,0,0,0,0,0,375,378,378,376,375,378,378,378,378,378,0,0,0,0,0,380,383,383,383,383,381,380,383,383,383,0,0,0,0,0,385,388,388,386,385,388,388,388,388,388,0,0,0,0,0,390,393,393,391,390,393,393,393,393,393,0,0,0,0,0,395,398,398,398,398,396,395,398,398,398,0,0,0,0,0,400,403,403,401,400,403,403,403,403,403,0,0,0,0,0,405,408,408,406,405,408,408,408,408,408,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,410,412,410,412,412,413,413,410,412,410,412,413,413,410,412,410,412,413,413,413,0,0,0,0,0,425,428,428,428,428,426,425,428,428,428,0,0,0,0,0,0,0,430,433,433,433,433,431,430,431,430,433,433,433,0,0,0,0,0,0,0,437,440,440,440,440,438,437,438,437,440,440,440,0,0,0,0,0,444,446,446,447,447,447,447,447,447,447,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,449,452,452,452,452,450,449,450,449,450,450,449,449,450,449,450,449,452,452,452,0,0,0,0,464,465,465,465,465,464,464,465,465,465,0,0,0,0,0,0,0,468,471,471,471,471,469,468,469,468,471,471,471,0,0,0,0,9856,9856,9856,9856,475,475,9856,9856,9856,0,0,0,0,9857,9857,9857,9857,478,478,9857,9857,9857,0,0,0,0,0,481,483,483,484,484,484,484,484,484,484,0,0,0,0,0,0,486,490,490,490,490,487,487,486,490,490,490,0,0,0,0,0,0,492,496,496,496,496,493,493,492,496,496,496,0,0,0,0,0,0,0,498,501,501,501,501,499,498,499,498,501,501,501,0,0,0,9858,9858,9858,9858,505,9858,9858,9858,0,0,0,0,0,507,510,510,510,510,508,507,510,510,510,0,0,0,0,0,0,512,515,515,515,515,513,512,513,515,515,515,0,0,0,9859,9859,9859,9859,518,9859,9859,9859,0,0,0,0,0,0,0,0,0,0,0,520,523,523,521,520,521,520,523,523,521,520,521,520,523,523,523,0,0,0,0,0,0,0,0,0,531,534,534,532,531,534,534,532,531,534,534,534,532,531,0,0,0,0,0,540,543,543,543,543,543,543,543,541,540,0,0,0,0,0,545,548,548,548,548,548,548,548,546,545,0,0,0,0,0,550,553,553,553,553,553,553,553,551,550,0,0,0,0,0,555,558,558,558,558,558,558,558,556,555,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,44,44,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,44,0,44,0,44,0,44,0,44,0,44,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,0,44,44,44,0,44,44,0,0,0,0,0,0,0,0,0,0,586,589,589,589,589,589,589,587,586,587,586,587,587,586,589,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,596,598,596,598,596,598,596,598,596,598,596,598,596,598,596,598,598,599,599,599,599,599,599,599,0,0,0,0,0,615,617,617,618,618,618,618,618,618,618,0,0,0,0,0,0,0,0,0,0,0,0,0,620,623,623,621,620,621,620,621,620,621,620,621,620,623,623,623,623,623,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,633,636,636,636,636,634,633,634,633,634,633,634,633,634,633,634,633,634,633,634,633,636,636,636,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,652,655,655,655,655,653,652,653,652,653,652,653,652,653,652,653,652,655,655,655,0,0,0,0,0,667,670,670,668,667,670,670,670,670,670,0,0,0,0,0,0,0,0,0,672,674,672,674,672,674,674,675,675,675,675,675,675,675,0,0,0,0,0,0,0,0,0,681,683,681,683,681,683,683,684,684,684,684,684,684,684,0,0,0,0,0,0,0,690,692,690,692,692,693,693,693,693,693,693,693,0,0,0,0,0,0,0,0,0,697,700,700,700,700,698,697,698,697,698,697,700,700,700,0,0,0,0,0,0,0,0,706,706,706,706,706,706,706,707,707,707,707,707,707,707,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,714,716,714,716,714,716,714,716,714,716,714,716,716,717,717,717,717,717,717,717,0,0,0,0,0,0,0,0,729,729,729,729,729,729,9860,9860,9860,9860,9860,9860,9860,0,0,0,0,0,0,0,0,736,736,736,736,736,736,9861,9861,9861,9861,9861,9861,9861,0,0,0,0,0,0,0,0,0,0,0,0,0,743,746,746,746,746,744,743,744,743,744,743,744,743,744,743,746,746,746,0,0,0,9862,9862,9862,9862,756,9862,9862,9862,0,0,0,758,9863,9863,9863,9863,9863,9863,9863,0,0,0,9864,9864,9864,9864,760,9864,9864,9864,0,0,0,762,9865,9865,9865,9865,9865,9865,9865,0,0,0,0,0,764,767,767,767,767,765,764,767,767,767,0,0,0,0,0,769,772,772,772,772,770,769,772,772,772,0,0,0,0,0,0,0,0,0,774,776,774,776,774,776,776,777,777,777,777,777,777,777,0,0,0,0,0,0,0,0,0,783,785,783,785,783,785,785,786,786,786,786,786,786,786,0,0,0,0,0,0,0,0,0,792,794,792,794,792,794,794,795,795,795,795,795,795,795,0,0,0,0,0,0,0,0,0,0,0,801,804,804,804,804,804,804,802,801,802,801,802,801,802,801,804,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,45,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,45,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,0,45,45,45,45,0,0,0,0,9866,9866,852,852,9866,9866,9866,9866,9866,0,0,0,9867,9867,855,9867,9867,9867,9867,9867,0,0,0,0,0,857,860,860,858,857,860,860,860,860,860,0,0,0,0,0,862,865,865,863,862,865,865,865,865,865,0,0,0,0,0,867,870,870,868,867,870,870,870,870,870,0,0,0,0,0,872,875,875,873,872,875,875,875,875,875,0,0,0,9868,9868,877,9868,9868,9868,9868,9868,0,0,0,0,0,879,882,882,880,879,882,882,882,882,882,0,0,0,0,0,884,887,887,885,884,887,887,887,887,887,0,0,0,0,0,889,892,892,890,889,892,892,892,892,892,0,0,0,0,0,894,897,897,895,894,897,897,897,897,897,0,0,0,9869,9869,899,9869,9869,9869,9869,9869,0,0,0,0,0,9870,9870,901,901,901,9870,9870,9870,9870,9870,0,0,0,9871,9871,905,9871,9871,9871,9871,9871,0,0,0,0,0,9872,9872,907,907,907,9872,9872,9872,9872,9872,0,0,0,9873,9873,911,9873,9873,9873,9873,9873,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,913,916,916,914,913,914,913,914,913,914,913,914,913,914,913,914,913,914,913,914,913,914,913,914,913,914,913,916,916,916,916,916,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,940,943,943,941,940,941,940,941,940,941,940,941,940,941,940,941,940,941,940,941,940,941,940,941,940,941,940,943,943,943,943,943,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9874,9874,967,967,967,967,967,967,967,967,967,967,967,967,9874,9874,9874,9874,9874,0,0,0,0,0,9875,9875,980,980,980,9875,9875,9875,9875,9875,0,0,0,0,0,9876,9876,984,984,984,9876,9876,9876,9876,9876,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,988,991,991,989,988,989,988,989,988,989,988,989,988,989,988,989,988,989,988,989,988,989,988,989,988,989,988,991,991,991,991,991,0,0,0,0,0,0,0,1015,1018,1018,1016,1015,1016,1015,1018,1018,1018,1018,1018,0,0,0,9877,9877,1022,9877,9877,9877,9877,9877,0,0,0,9878,9878,1024,9878,9878,9878,9878,9878,0,0,0,0,0,1026,1029,1029,1027,1026,1029,1029,1029,1029,1029,0,0,0,0,0,1031,1034,1034,1032,1031,1034,1034,1034,1034,1034,0,0,0,9879,9879,1036,9879,9879,9879,9879,9879,0,0,0,0,0,1038,1041,1041,1039,1038,1041,1041,1041,1041,1041,0,0,0,0,0,1043,1046,1046,1044,1043,1046,1046,1046,1046,1046,0,0,0,0,0,1048,1050,1050,1051,1051,1051,1051,1051,1051,1051,0,0,0,0,0,1053,1056,1056,1056,1056,1054,1053,1056,1056,1056,0,0,0,0,0,1058,1061,1061,1061,1061,1059,1058,1061,1061,1061,0,0,0,0,0,1063,1066,1066,1066,1066,1064,1063,1066,1066,1066,0,0,0,0,0,1068,1071,1071,1071,1071,1069,1068,1071,1071,1071,0,0,0,0,0,0,1073,1076,1076,1074,1073,1076,1076,1074,1076,1076,1076,0,0,0,0,0,1079,1082,1082,1082,1082,1080,1079,1082,1082,1082,0,0,0,9880,9880,9880,9880,1084,9880,9880,9880,0,0,0,0,0,1086,1089,1089,1089,1089,1087,1086,1089,1089,1089,0,0,0,0,0,0,0,0,0,1091,1094,1094,1094,1094,1092,1091,1092,1091,1092,1091,1094,1094,1094,0,0,0,46,46,46,46,46,46,46,46,0,0,0,0,0,0,0,0,0,0,0,1101,1104,1104,1102,1101,1102,1101,1102,1101,1102,1101,1104,1104,1104,1104,1104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,47,47,0,47,47,0,47,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,47,0,47,47,0,47,0,47,0,47,47,0,47,0,47,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,47,0,47,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,47,47,0,0,0,0,0,0,0,1177,1179,1177,1179,1179,1180,1180,1180,1180,1180,1180,1180,0,0,0,0,0,1184,1187,1187,1185,1184,1187,1187,1187,1187,1187,0,0,0,0,0,0,0,0,0,0,0,0,0,1189,1192,1192,1192,1190,1189,1190,1189,1190,1189,1190,1189,1192,1190,1189,1192,1192,1192,0,0,0,0,0,1202,1205,1205,1205,1203,1202,1205,1205,1205,1205,0,0,0,0,0,1207,1210,1210,1210,1208,1207,1210,1210,1210,1210,0,0,0,0,0,1212,1215,1215,1215,1213,1212,1215,1215,1215,1215,0,0,0,9881,9881,9881,1217,9881,9881,9881,9881,0,0,0,9882,9882,9882,1219,9882,9882,9882,9882,0,0,0,9883,9883,9883,1221,9883,9883,9883,9883,0,0,0,9884,9884,9884,1223,9884,9884,9884,9884,0,0,0,9885,9885,9885,1225,9885,9885,9885,9885,0,0,0,9886,9886,9886,1227,9886,9886,9886,9886,0,0,0,9887,9887,9887,1229,9887,9887,9887,9887,0,0,0,9888,9888,9888,1231,9888,9888,9888,9888,0,0,0,9889,9889,9889,1233,9889,9889,9889,9889,0,0,0,9890,9890,9890,1235,9890,9890,9890,9890,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1237,1240,1240,1240,1238,1237,1238,1237,1238,1238,1237,1238,1237,1238,1237,1240,1240,1240,1240,0,0,0,0,0,1251,1254,1254,1254,1254,1252,1251,1254,1254,1254,0,0,0,0,0,0,1256,1259,1259,1259,1257,1256,1257,1259,1259,1259,1259,0,0,0,0,0,0,1262,1265,1265,1265,1263,1262,1263,1265,1265,1265,1265,0,0,0,0,0,0,1268,1271,1271,1271,1269,1268,1269,1271,1271,1271,1271,0,0,0,0,0,1274,1277,1277,1277,1277,1275,1274,1277,1277,1277,0,0,0,0,0,9891,9891,9891,1279,1279,1279,9891,9891,9891,9891,0,0,0,0,0,9892,9892,9892,1283,1283,1283,9892,9892,9892,9892,0,0,0,0,0,9893,9893,9893,1287,1287,1287,9893,9893,9893,9893,0,0,0,9894,9894,9894,1291,9894,9894,9894,9894,0,0,0,9895,9895,9895,1293,9895,9895,9895,9895,0,0,0,9896,9896,9896,1295,9896,9896,9896,9896,0,0,0,0,0,0,0,0,0,0,9897,9897,9897,1297,1297,1297,1297,1297,1297,1297,1297,9897,9897,9897,9897,0,0,0,0,0,0,0,0,0,0,9898,9898,9898,1306,1306,1306,1306,1306,1306,1306,1306,9898,9898,9898,9898,0,0,0,0,0,0,0,0,0,0,9899,9899,9899,1315,1315,1315,1315,1315,1315,1315,1315,9899,9899,9899,9899,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1324,1325,1325,1325,1324,1324,1324,1324,1324,1324,1324,1325,1324,1324,1324,1324,1324,1324,1325,1325,1325,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1339,1342,1342,1342,1340,1339,1340,1339,1340,1339,1340,1339,1340,1339,1340,1339,1340,1339,1342,1340,1339,1340,1339,1340,1339,1340,1339,1340,1339,1340,1339,1342,1342,1342,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1368,1371,1371,1371,1369,1368,1369,1368,1369,1368,1369,1368,1369,1368,1369,1368,1369,1368,1371,1369,1368,1369,1368,1369,1368,1369,1368,1369,1368,1369,1368,1371,1371,1371,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9900,9900,9900,1397,1397,1397,1397,1397,1397,1397,9900,1397,1397,1397,1397,1397,1397,9900,9900,9900,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9901,9901,9901,1411,1411,1411,1411,1411,1411,1411,9901,1411,1411,1411,1411,1411,1411,9901,9901,9901,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9902,9902,9902,1425,1425,1425,1425,1425,1425,1425,9902,1425,1425,1425,1425,1425,1425,9902,9902,9902,0,0,0,0,0,0,0,0,0,1439,1441,1439,1441,1441,1442,1442,1439,1441,1442,1442,1442,1442,1442,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1448,1451,1451,1451,1451,1449,1448,1449,1448,1449,1448,1449,1448,1449,1448,1449,1448,1451,1451,1451,0,0,0,0,0,1463,1466,1466,1466,1466,1464,1463,1466,1466,1466,0,0,0,9903,9903,9903,9903,1468,9903,9903,9903,0,0,0,9904,9904,9904,9904,1470,9904,9904,9904,0,0,0,9905,9905,9905,9905,1472,9905,9905,9905,0,0,0,9906,9906,9906,9906,1474,9906,9906,9906,0,0,0,9907,9907,9907,9907,1476,9907,9907,9907,0,0,0,9908,9908,9908,9908,1478,9908,9908,9908,0,0,0,9909,9909,9909,9909,1480,9909,9909,9909,0,0,0,9910,9910,9910,9910,1482,9910,9910,9910,0,0,0,9911,9911,9911,9911,1484,9911,9911,9911,0,0,0,9912,9912,9912,9912,1486,9912,9912,9912,0,0,0,9913,9913,9913,9913,1488,9913,9913,9913,0,0,0,9914,9914,9914,9914,1490,9914,9914,9914,0,0,0,9915,9915,9915,9915,1492,9915,9915,9915,0,0,0,0,0,0,0,0,0,0,0,0,1494,1497,1497,1497,1497,1495,1494,1495,1495,1494,1495,1494,1495,1494,1497,1497,1497,0,0,0,0,0,1506,1509,1509,1509,1509,1507,1506,1509,1509,1509,0,0,0,0,0,1511,1514,1514,1514,1514,1514,1514,1512,1511,1514,0,0,0,0,0,0,0,1516,1519,1519,1519,1519,1517,1516,1517,1516,1519,1519,1519,0,0,0,0,0,0,0,1523,1526,1526,1526,1526,1524,1523,1524,1523,1526,1526,1526,0,0,0,0,0,0,0,1530,1533,1533,1533,1533,1531,1530,1531,1530,1533,1533,1533,0,0,0,0,0,9916,9916,9916,9916,1537,1537,1537,9916,9916,9916,0,0,0,0,0,9917,9917,9917,9917,1541,1541,1541,9917,9917,9917,0,0,0,0,0,9918,9918,9918,9918,1545,1545,1545,9918,9918,9918,0,0,0,0,0,0,0,0,0,9919,9919,9919,9919,1549,1549,1549,1549,1549,1549,1549,9919,9919,9919,0,0,0,0,0,0,0,0,0,9920,9920,9920,9920,1557,1557,1557,1557,1557,1557,1557,9920,9920,9920,0,0,0,0,0,0,0,0,0,9921,9921,9921,9921,1565,1565,1565,1565,1565,1565,1565,9921,9921,9921,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,48,0,48,48,0,48,48,48,0,48,48,0,48,0,48,0,48,0,48,48,0,48,0,48,0,48,48,48,48,0,48,48,0,48,48,0,48,48,0,0,0,1586,9922,9922,9922,9922,9922,9922,9922,0,0,0,0,0,1587,1590,1590,1588,1587,1590,1590,1590,1590,1590,0,0,0,1592,9923,9923,9923,9923,9923,9923,9923,0,0,0,9924,9924,9924,9924,1593,9924,9924,9924,0,0,0,0,9925,9925,9925,9925,1595,1595,9925,9925,9925,0,0,0,9926,9926,9926,9926,1598,9926,9926,9926,0,0,0,1600,9927,9927,9927,9927,9927,9927,9927,0,0,0,1601,1602,1602,1602,1602,1601,1602,1602,1602,0,0,0,1604,1605,1605,1605,1605,1604,1605,1605,1605,0,0,0,1607,1608,1608,1608,1608,1607,1608,1608,1608,0,0,0,1610,9928,9928,9928,9928,9928,9928,9928,0,0,0,1611,9929,9929,9929,9929,9929,9929,9929,0,0,0,1612,9930,9930,9930,9930,9930,9930,9930,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,49,0,49,0,49,0,49,0,49,0,49,49,0,49,0,49,0,49,0,49,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,49,49,49,0,49,0,49,0,0,0,0,0,0,0,0,0,0,0,1728,1731,1731,1729,1728,1729,1728,1729,1728,1731,1731,1729,1728,1731,1731,1731,0,0,0,0,0,0,0,0,0,1739,1740,1739,1742,1742,1742,1742,1740,1739,1740,1739,1742,1742,1742,0,0,0,0,0,1748,1751,1751,1751,1751,1749,1748,1751,1751,1751,0,0,0,0,0,0,0,0,0,0,0,1753,1756,1756,1754,1753,1754,1753,1754,1753,1756,1756,1754,1753,1756,1756,1756,0,0,0,0,0,1764,1767,1767,1765,1764,1767,1767,1767,1767,1767,0,0,0,0,1769,1770,1770,1770,1770,1769,1769,1770,1770,1770,0,0,0,0,0,0,0,1773,1776,1776,1776,1776,1774,1773,1774,1773,1776,1776,1776,0,0,0,0,0,0,0,1780,1783,1783,1783,1783,1781,1780,1781,1780,1783,1783,1783,0,0,0,0,9931,9931,9931,9931,1787,1787,9931,9931,9931,0,0,0,0,0,1790,1793,1793,1793,1793,1791,1790,1793,1793,1793,0,0,0,0,0,1795,1798,1798,1798,1798,1796,1795,1798,1798,1798,0,0,0,0,0,1800,1803,1803,1803,1803,1801,1800,1803,1803,1803,0,0,0,0,0,1805,1808,1808,1808,1808,1806,1805,1808,1808,1808,0,0,0,0,0,1810,1813,1813,1813,1813,1811,1810,1813,1813,1813,0,0,0,0,0,1815,1818,1818,1818,1818,1816,1815,1818,1818,1818,0,0,0,0,0,1820,1823,1823,1823,1823,1821,1820,1823,1823,1823,0,0,0,0,0,1825,1828,1828,1828,1828,1826,1825,1828,1828,1828,0,0,0,0,0,1830,1833,1833,1833,1833,1831,1830,1833,1833,1833,0,0,0,0,0,1835,1838,1838,1838,1838,1836,1835,1838,1838,1838,0,0,0,0,0,1840,1843,1843,1843,1843,1841,1840,1843,1843,1843,0,0,0,9932,9932,9932,9932,1845,9932,9932,9932,0,0,0,9933,9933,9933,9933,1847,9933,9933,9933,0,0,0,9934,9934,9934,9934,1849,9934,9934,9934,0,0,0,9935,9935,9935,9935,1851,9935,9935,9935,0,0,0,9936,9936,9936,9936,1853,9936,9936,9936,0,0,0,9937,9937,9937,9937,1855,9937,9937,9937,0,0,0,9938,9938,9938,9938,1857,9938,9938,9938,0,0,0,9939,9939,9939,9939,1859,9939,9939,9939,0,0,0,9940,9940,9940,9940,1861,9940,9940,9940,0,0,0,9941,9941,9941,9941,1863,9941,9941,9941,0,0,0,9942,9942,9942,9942,1865,9942,9942,9942,0,0,0,9943,9943,9943,9943,1867,9943,9943,9943,0,0,0,9944,9944,9944,9944,1869,9944,9944,9944,0,0,0,9945,9945,9945,9945,1871,9945,9945,9945,0,0,0,9946,9946,9946,9946,1873,9946,9946,9946,0,0,0,9947,9947,9947,9947,1875,9947,9947,9947,0,0,0,9948,9948,9948,9948,1877,9948,9948,9948,0,0,0,9949,9949,9949,9949,1879,9949,9949,9949,0,0,0,9950,9950,9950,9950,1881,9950,9950,9950,0,0,0,9951,9951,9951,9951,1883,9951,9951,9951,0,0,0,9952,9952,9952,9952,1885,9952,9952,9952,0,0,0,9953,9953,9953,9953,1887,9953,9953,9953,0,0,0,9954,9954,9954,9954,1889,9954,9954,9954,0,0,0,9955,9955,9955,9955,1891,9955,9955,9955,0,0,0,9956,9956,9956,9956,1893,9956,9956,9956,0,0,0,9957,9957,9957,9957,1895,9957,9957,9957,0,0,0,9958,9958,9958,9958,1897,9958,9958,9958,0,0,0,9959,9959,9959,9959,1899,9959,9959,9959,0,0,0,9960,9960,9960,9960,1901,9960,9960,9960,0,0,0,9961,9961,9961,9961,1903,9961,9961,9961,0,0,0,9962,9962,9962,9962,1905,9962,9962,9962,0,0,0,9963,9963,9963,9963,1907,9963,9963,9963,0,0,0,9964,9964,9964,9964,1909,9964,9964,9964,0,0,0,9965,9965,9965,9965,1911,9965,9965,9965,0,0,0,9966,9966,9966,9966,1913,9966,9966,9966,0,0,0,9967,9967,9967,9967,1915,9967,9967,9967,0,0,0,9968,9968,9968,9968,1917,9968,9968,9968,0,0,0,9969,9969,9969,9969,1919,9969,9969,9969,0,0,0,9970,9970,9970,9970,1921,9970,9970,9970,0,0,0,9971,9971,9971,9971,1923,9971,9971,9971,0,0,0,9972,9972,9972,9972,1925,9972,9972,9972,0,0,0,9973,9973,9973,9973,1927,9973,9973,9973,0,0,0,9974,9974,9974,9974,1929,9974,9974,9974,0,0,0,9975,9975,9975,9975,1931,9975,9975,9975,0,0,0,9976,9976,9976,9976,1933,9976,9976,9976,0,0,0,9977,9977,9977,9977,1935,9977,9977,9977,0,0,0,9978,9978,9978,9978,1937,9978,9978,9978,0,0,0,9979,9979,9979,9979,1939,9979,9979,9979,0,0,0,9980,9980,9980,9980,1941,9980,9980,9980,0,0,0,0,9981,9981,9981,9981,1943,1943,9981,9981,9981,0,0,0,9982,9982,9982,9982,1946,9982,9982,9982,0,0,0,0,9983,9983,9983,9983,1948,1948,9983,9983,9983,0,0,0,9984,9984,9984,9984,1951,9984,9984,9984,0,0,0,9985,9985,9985,9985,1953,9985,9985,9985,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9986,9986,1955,1955,1955,1955,1955,1955,1955,1955,1955,1955,9986,9986,1955,1955,1955,1955,1955,1955,9986,9986,9986,1955,1955,1955,1955,0,0,0,0,0,0,0,0,0,0,9987,9987,9987,9987,1976,1976,1976,1976,1976,1976,1976,9987,9987,9987,1976,0,0,0,0,0,0,0,0,0,0,0,9988,9988,1985,9988,9988,1985,1985,1985,1985,1985,1985,1985,1985,9988,9988,9988,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9989,9989,1995,1995,1995,1995,1995,1995,1995,1995,1995,9989,9989,1995,1995,1995,9989,9989,9989,1995,1995,0,0,0,9990,9990,9990,9990,2010,9990,9990,9990,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9991,9991,2012,2012,2012,2012,2012,2012,2012,2012,2012,2012,9991,9991,2012,2012,2012,2012,2012,2012,9991,9991,9991,2012,2012,2012,2012,0,0,0,0,0,0,0,0,0,0,9992,9992,9992,9992,2033,2033,2033,2033,2033,2033,2033,9992,9992,9992,2033,0,0,0,0,0,0,0,0,0,0,0,9993,9993,2042,9993,9993,2042,2042,2042,2042,2042,2042,2042,2042,9993,9993,9993,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9994,9994,2052,2052,2052,2052,2052,2052,2052,2052,2052,9994,9994,2052,2052,2052,9994,9994,9994,2052,2052,0,0,0,9995,9995,9995,9995,2067,9995,9995,9995,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9996,9996,9996,9996,2069,2069,2069,2069,2069,2069,2069,2069,2069,2069,2069,2069,2069,2069,9996,9996,9996,2069,2069,0,0,0,0,0,0,9997,9997,9997,9997,2086,2086,2086,2086,9997,9997,9997,0,0,0,9998,9998,9998,9998,2091,9998,9998,9998,0,0,0,9999,9999,9999,9999,2093,9999,9999,9999,0,0,0,10000,10000,10000,10000,2095,10000,10000,10000,0,0,0,10001,10001,10001,10001,2097,10001,10001,10001,0,0,0,10002,10002,10002,10002,2099,10002,10002,10002,0,0,0,10003,10003,10003,10003,2101,10003,10003,10003,0,0,0,10004,10004,10004,10004,2103,10004,10004,10004,0,0,0,10005,10005,10005,10005,2105,10005,10005,10005,0,0,0,10006,10006,10006,10006,2107,10006,10006,10006,0,0,0,10007,10007,10007,10007,2109,10007,10007,10007,0,0,0,10008,10008,10008,10008,2111,10008,10008,10008,0,0,0,10009,10009,10009,10009,2113,10009,10009,10009,0,0,0,10010,10010,10010,10010,2115,10010,10010,10010,0,0,0,10011,10011,10011,10011,2117,10011,10011,10011,0,0,0,10012,10012,10012,10012,2119,10012,10012,10012,0,0,0,10013,10013,10013,10013,2121,10013,10013,10013,0,0,0,0,0,2123,2126,2126,2126,2126,2124,2123,2126,2126,2126,0,0,0,10014,10014,10014,10014,10014,10014,10014,2128,0,0,0,10015,10015,10015,10015,10015,10015,10015,2130,0,0,0,10016,10016,10016,10016,10016,10016,10016,2132,0,0,0,10017,10017,10017,10017,10017,10017,10017,2134,0,0,0,10018,10018,10018,10018,10018,10018,10018,2136,0,0,0,10019,10019,10019,10019,10019,10019,10019,2138,0,0,0,10020,10020,10020,10020,10020,10020,10020,2140,0,0,0,10021,10021,10021,10021,10021,10021,10021,2142,0,0,0,10022,10022,10022,10022,10022,10022,10022,2144,0,0,0,0,0,0,0,0,0,0,10023,10023,10023,10023,2146,2146,2146,2146,2146,2146,2146,2146,10023,10023,10023,0,0,0,0,0,2155,2158,2158,2158,2158,2156,2155,2158,2158,2158,0,0,0,0,0,2160,2163,2163,2163,2163,2161,2160,2163,2163,2163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,50,0,50,50,50,50,0,0,0,0,2231,2232,2232,2231,2232,2231,2232,2232,2232,2232,0,0,0,0,0,0,0,0,0,2235,2238,2238,2236,2235,2236,2235,2236,2235,2238,2238,2238,2238,2238,0,0,0,0,0,0,0,0,0,2244,2247,2247,2245,2244,2245,2244,2245,2244,2247,2247,2247,2247,2247,0,0,0,0,0,0,0,2253,2256,2256,2256,2256,2254,2253,2254,2253,2256,2256,2256,0,0,0,0,0,0,0,2260,2261,2261,2260,2261,2260,2260,2260,2261,2260,2261,2261,2261,0,0,0,0,0,0,0,0,0,0,0,0,0,2267,2270,2270,2268,2267,2270,2268,2267,2268,2267,2268,2267,2270,2268,2267,2270,2270,2270,0,0,0,0,0,0,0,0,0,10024,10024,2280,2280,10024,2280,2280,2280,2280,10024,2280,10024,10024,10024,0,0,0,0,10025,10025,2288,2288,10025,10025,10025,10025,10025,0,0,0,10026,10026,2291,10026,10026,10026,10026,10026,0,0,0,0,0,2293,2296,2296,2294,2293,2296,2296,2296,2296,2296,0,0,0,0,0,0,0,0,0,2298,2301,2301,2299,2298,2299,2298,2299,2298,2301,2301,2301,2301,2301,0,0,0,0,0,0,0,2307,2308,2308,2308,2307,2310,2307,2310,2308,2308,2308,2308,0,0,0,0,0,2314,2317,2317,2315,2314,2317,2317,2317,2317,2317,0,0,0,10027,10027,10027,2319,10027,10027,10027,10027,0,0,0,0,0,0,0,2321,2322,2322,2322,2321,2324,2321,2324,2322,2322,2322,2322,0,0,0,0,0,2328,2331,2331,2329,2328,2331,2331,2331,2331,2331,0,0,0,0,0,2333,2336,2336,2334,2333,2336,2336,2336,2336,2336,0,0,0,0,0,0,0,0,2338,2339,2339,2338,2338,2338,2338,2338,2338,2339,2339,2339,2339,2339,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2346,2349,2349,2347,2346,2347,2346,2347,2346,2347,2346,2347,2346,2347,2346,2349,2349,2349,2349,2349,0,0,0,0,0,0,0,0,10028,10028,2361,2361,2361,2361,2361,2361,10028,10028,10028,10028,10028,0,0,0,0,10029,10029,2368,2368,10029,10029,10029,10029,10029,0,0,0,10030,10030,2371,10030,10030,10030,10030,10030,0,0,0,0,10031,10031,2373,2373,10031,10031,10031,10031,10031,0,0,0,10032,10032,2376,10032,10032,10032,10032,10032,0,0,0,10033,10033,2378,10033,10033,10033,10033,10033,0,0,0,10034,10034,2380,10034,10034,10034,10034,10034,0,0,0,0,0,0,0,2382,2385,2385,2383,2382,2383,2382,2385,2385,2385,2385,2385,0,0,0,0,0,2389,2392,2392,2390,2389,2392,2392,2392,2392,2392,0,0,0,0,0,2394,2397,2397,2395,2394,2397,2397,2397,2397,2397,0,0,0,0,0,2399,2402,2402,2400,2399,2402,2402,2402,2402,2402,0,0,0,0,0,2404,2407,2407,2405,2404,2407,2407,2407,2407,2407,0,0,0,0,0,2409,2412,2412,2410,2409,2412,2412,2412,2412,2412,0,0,0,0,0,2414,2417,2417,2415,2414,2417,2417,2417,2417,2417,0,0,0,10035,10035,10035,2419,10035,10035,10035,10035,0,0,0,10036,10036,10036,2421,10036,10036,10036,10036,0,0,0,0,0,0,0,2423,2426,2426,2426,2424,2423,2424,2423,2426,2426,2426,2426,0,0,0,0,0,2430,2433,2433,2433,2431,2430,2433,2433,2433,2433,0,0,0,0,0,2435,2438,2438,2438,2436,2435,2438,2438,2438,2438,0,0,0,0,0,2440,2443,2443,2443,2441,2440,2443,2443,2443,2443,0,0,0,0,0,2445,2448,2448,2448,2446,2445,2448,2448,2448,2448,0,0,0,0,0,2450,2453,2453,2453,2451,2450,2453,2453,2453,2453,0,0,0,0,0,2455,2458,2458,2458,2456,2455,2458,2458,2458,2458,0,0,0,0,0,2460,2463,2463,2463,2461,2460,2463,2463,2463,2463,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2465,2469,2469,2469,2466,2466,2465,2466,2465,2466,2465,2466,2465,2466,2465,2469,2469,2469,2469,0,0,0,0,0,2479,2482,2482,2482,2480,2479,2482,2482,2482,2482,0,0,0,0,0,2484,2487,2487,2487,2485,2484,2487,2487,2487,2487,0,0,0,0,0,2489,2492,2492,2492,2490,2489,2492,2492,2492,2492,0,0,0,0,0,2494,2497,2497,2497,2495,2494,2497,2497,2497,2497,0,0,0,0,0,2499,2502,2502,2502,2500,2499,2502,2502,2502,2502,0,0,0,0,0,0,0,2504,2507,2507,2507,2505,2504,2505,2504,2507,2507,2507,2507,0,0,0,0,0,0,0,0,2511,2515,2515,2512,2512,2511,2515,2515,2512,2511,2515,2515,2515,0,0,0,0,0,2519,2522,2522,2522,2520,2519,2522,2522,2522,2522,0,0,0,0,0,0,0,0,2524,2528,2528,2528,2525,2525,2524,2525,2524,2528,2528,2528,2528,0,0,0,0,0,2532,2535,2535,2535,2533,2532,2535,2535,2535,2535,0,0,0,0,0,2537,2540,2540,2540,2538,2537,2540,2540,2540,2540,0,0,0,0,0,0,0,0,2542,2546,2546,2546,2543,2543,2542,2543,2542,2546,2546,2546,2546,0,0,0,0,0,2550,2553,2553,2553,2551,2550,2553,2553,2553,2553,0,0,0,0,0,0,0,2555,2558,2558,2558,2556,2555,2556,2555,2558,2558,2558,2558,0,0,0,0,0,2562,2565,2565,2565,2563,2562,2565,2565,2565,2565,0,0,0,0,0,2567,2570,2570,2570,2568,2567,2570,2570,2570,2570,0,0,0,0,0,0,0,2572,2575,2575,2575,2573,2572,2573,2572,2575,2575,2575,2575,0,0,0,0,0,2579,2582,2582,2582,2580,2579,2582,2582,2582,2582,0,0,0,0,0,0,2584,2587,2587,2587,2585,2584,2585,2587,2587,2587,2587,0,0,0,0,0,2590,2593,2593,2593,2591,2590,2593,2593,2593,2593,0,0,0,0,0,0,0,0,0,2595,2598,2598,2598,2596,2595,2596,2595,2596,2595,2598,2598,2598,2598,0,0,0,0,0,2604,2607,2607,2605,2604,2607,2607,2607,2607,2607,0,0,0,0,0,0,0,0,0,0,0,0,2614,0,2632,0,0,0,0,0,2610,2623,0,2624,2625,2612,2615,2616,2617,2618,2619,2620,0,2614,2609,2611,2612,2615,2616,2617,2618,2619,2620,2611,2611,2621,2622,2624,2625,2609,2609,2612,2616,2617,2621,2622,2611,2609,2609,2627,2609,2624,2625,2612,2615,2616,2617,2618,2619,2620,2627,2609,2609,2632,2612,2615,2618,2619,2620,2609,2609,2609,2624,2625,2612,2615,2616,2617,2618,2619,2620,2624,2625,2612,2615,2616,2617,2618,2619,2620,2609,2609,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,0,51,51,0,51,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,51,0,0,0,0,0,2655,2658,2658,2656,2655,2658,2658,2658,2658,2658,0,0,0,0,0,2660,2663,2663,2661,2660,2663,2663,2663,2663,2663,0,0,0,10037,10037,10037,10037,2665,10037,10037,10037,0,0,0,0,0,2667,2670,2670,2668,2667,2670,2670,2670,2670,2670,0,0,0,2672,2673,2673,2672,2673,2673,2673,2673,2673,0,0,0,2675,2676,2676,2675,2676,2676,2676,2676,2676,0,0,0,0,0,0,0,0,0,2678,2681,2681,2681,2679,2678,2679,2678,2681,2679,2678,2681,2681,2681,0,0,0,0,0,0,0,0,0,0,0,2687,2690,2690,2690,2690,2688,2687,2688,2687,2688,2687,2688,2687,2690,2690,2690,0,0,0,10038,10038,2698,10038,10038,10038,10038,10038,0,0,0,0,0,2700,2703,2703,2701,2700,2703,2703,2703,2703,2703,0,0,0,2705,2706,2706,2706,2706,2705,2706,2706,2706,0,0,0,2708,2709,2709,2709,2709,2708,2709,2709,2709,0,0,0,10039,10039,10039,10039,2711,10039,10039,10039,0,0,0,10040,10040,10040,10040,2713,10040,10040,10040,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2715,2718,2718,2716,2715,2718,2716,2715,2716,2715,2718,2716,2715,2716,2715,2716,2715,2718,2718,2718,2716,2715,0,0,0,0,0,2732,2735,2735,2735,2735,2733,2732,2735,2735,2735,0,0,0,0,0,2737,2740,2740,2740,2740,2738,2737,2740,2740,2740,0,0,0,0,0,2742,2745,2745,2745,2743,2742,2745,2745,2745,2745,0,0,0,10041,10041,10041,10041,2747,10041,10041,10041,0,0,0,2749,2750,2750,2750,2750,2749,2750,2750,2750,0,0,0,2752,2753,2753,2753,2753,2752,2753,2753,2753,0,0,0,10042,10042,10042,10042,2755,10042,10042,10042,0,0,0,0,0,52,52,52,52,0,52,0,52,52,0,52,0,52,52,52,52,0,0,0,0,0,0,0,2761,2764,2764,2764,2764,2762,2761,2762,2761,2764,2764,2764,0,0,0,0,0,2768,2771,2771,2769,2768,2771,2771,2771,2771,2771,0,0,0,0,0,0,0,2773,2776,2776,2776,2774,2773,2776,2774,2773,2776,2776,2776,0,0,0,0,0,2780,2783,2783,2783,2781,2780,2783,2783,2783,2783,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,53,53,53,53,0,53,0,53,0,53,0,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,53,0,53,0,53,53,0,0,0,2803,2804,2804,2804,2804,2803,2804,2804,2804,0,0,0,10043,10043,2806,10043,10043,10043,10043,10043,0,0,0,10044,10044,10044,10044,2808,10044,10044,10044,0,0,0,2810,10045,10045,10045,10045,10045,10045,10045,0,0,0,2811,2812,2812,2812,2812,2811,2812,2812,2812,0,0,0,2814,2815,2815,2815,2815,2814,2815,2815,2815,0,0,0,2817,2818,2818,2818,2818,2817,2818,2818,2818,0,0,0,2820,2821,2821,2821,2821,2820,2821,2821,2821,0,0,0,2823,2824,2824,2824,2824,2823,2824,2824,2824,0,0,0,2826,2827,2827,2827,2827,2826,2827,2827,2827,0,0,0,2829,2830,2830,2830,2830,2829,2830,2830,2830,0,0,0,2832,2833,2833,2833,2833,2832,2833,2833,2833,0,0,0,2835,2836,2836,2836,2836,2835,2836,2836,2836,0,0,0,2838,2839,2839,2839,2839,2838,2839,2839,2839,0,0,0,2841,2842,2842,2842,2842,2841,2842,2842,2842,0,0,0,2844,2845,2845,2845,2845,2844,2845,2845,2845,0,0,0,2847,2848,2848,2848,2848,2848,2848,2848,2847,0,0,0,2850,10046,10046,10046,10046,10046,10046,10046,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,54,0,54,0,54,54,0,54,0,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,54,54,0,54,54,0,0,0,0,0,0,0,0,0,0,0,0,0,2880,2883,2883,2883,2883,2881,2880,2881,2880,2881,2880,2881,2880,2881,2880,2883,2883,2883,0,0,0,0,0,0,0,2893,2896,2896,2894,2893,2894,2893,2896,2896,2896,2896,2896,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2900,2902,2900,2902,2900,2902,2902,2903,2903,2900,2902,2902,2903,2902,2903,2900,2902,2900,2902,2900,2902,2900,2902,2900,2902,2900,2902,2900,2902,2902,2903,2903,2900,2902,2903,0,0,0,0,0,2930,2933,2933,2931,2930,2933,2933,2933,2933,2933,0,0,0,0,0,2935,2938,2938,2936,2935,2938,2938,2938,2938,2938,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2940,2943,2943,2941,2940,2941,2940,2943,2943,2941,2940,2941,2940,2941,2940,2943,2943,2941,2940,2941,2940,2943,0,0,0,0,0,0,0,10047,10047,10047,10047,2957,2957,2957,10047,10047,2957,2957,10047,0,0,0,0,0,0,0,0,0,0,0,2963,2966,2966,2966,2966,2964,2963,2964,2963,2964,2963,2964,2963,2966,2966,2966,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2974,2974,2975,2975,2974,2974,2974,2975,2974,2975,2974,2974,2974,2974,2974,2974,2974,2974,2974,2974,2974,2975,2975,2974,2974,2975,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2994,2996,2996,2997,2997,2994,2996,2994,2996,2994,2996,2997,2994,2996,2997,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2994,2996,2997,2997,2994,2996,2994,2996,2997,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3033,10048,10048,3033,3033,3033,10048,3033,10048,3033,3033,3033,3033,3033,3033,3033,3033,3033,3033,3033,10048,10048,3033,3033,10048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3052,10049,10049,3052,3052,3052,10049,3052,10049,3052,3052,3052,3052,3052,3052,3052,3052,3052,3052,3052,10049,10049,3052,3052,10049,0,0,0,10050,10050,10050,10050,3071,10050,10050,10050,0,0,0,0,0,0,0,3073,3076,3076,3076,3076,3074,3073,3074,3073,3076,3076,3076,0,0,0,0,0,3080,3083,3083,3083,3083,3081,3080,3083,3083,3083,0,0,0,0,0,3085,3088,3088,3088,3088,3086,3085,3088,3088,3088,0,0,0,0,0,3090,3093,3093,3093,3093,3091,3090,3093,3093,3093,0,0,0,0,0,0,0,0,0,0,0,3095,3098,3098,3098,3098,3096,3095,3096,3095,3096,3095,3096,3095,3098,3098,3098,0,0,0,0,0,3106,3109,3109,3109,3109,3107,3106,3109,3109,3109,0,0,0,0,0,3111,3114,3114,3114,3114,3112,3111,3114,3114,3114,0,0,0,0,0,3116,3119,3119,3119,3119,3117,3116,3119,3119,3119,0,0,0,0,0,3121,3124,3124,3124,3124,3122,3121,3124,3124,3124,0,0,0,0,0,0,0,0,0,0,0,0,3126,3129,3129,3129,3129,3127,3126,3127,3126,3126,3127,3126,3127,3126,3129,3129,3129,0,0,0,0,0,3138,3141,3141,3141,3141,3139,3138,3141,3141,3141,0,0,0,0,0,3143,3146,3146,3146,3146,3144,3143,3146,3146,3146,0,0,0,0,0,0,0,3148,3150,3150,3151,3151,3151,3151,3148,3150,3151,3151,3151,0,0,0,0,0,0,0,0,0,0,0,0,3155,10051,10051,3155,10051,10051,3155,3155,3155,3155,3155,3155,3155,10051,10051,3155,10051,0,0,0,0,0,0,0,3166,3169,3169,3169,3169,3167,3166,3167,3166,3169,3169,3169,0,0,0,10052,10052,10052,10052,10052,10052,3173,10052,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,55,55,0,55,0,55,55,0,55,0,55,0,55,0,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,55,0,0,0,0,0,3198,3201,3201,3201,3201,3199,3198,3201,3201,3201,0,0,0,0,0,3203,3206,3206,3204,3203,3206,3206,3206,3206,3206,0,0,0,0,0,0,3208,3209,3209,3209,3209,3208,3208,3209,3209,3208,3208,3209,0,0,0,0,0,0,0,0,0,0,0,3214,3217,3217,3217,3217,3215,3214,3215,3214,3217,3217,3215,3214,3215,3214,3217,0,0,0,0,0,0,10053,10053,10053,10053,3225,3225,10053,10053,3225,3225,10053,0,0,0,0,0,0,10054,10054,10054,10054,3230,3230,10054,10054,3230,3230,10054,0,0,0,0,0,0,0,0,0,3235,3238,3238,3238,3238,3236,3235,3236,3235,3236,3235,3238,3238,3238,0,0,0,0,0,0,0,0,0,0,0,3244,3247,3247,3247,3247,3245,3244,3245,3244,3245,3244,3245,3244,3247,3247,3247,0,0,0,0,0,0,0,0,0,0,0,3255,3258,3258,3258,3258,3256,3255,3256,3255,3256,3255,3256,3255,3258,3258,3258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3266,3269,3269,3269,3269,3267,3266,3267,3266,3267,3266,3266,3267,3266,3267,3266,3267,3266,3267,3266,3267,3266,3267,3266,3266,3267,3266,3267,3266,3267,3266,3267,3266,3267,3266,3267,3266,3269,3269,3269,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3301,3304,3304,3304,3304,3302,3301,3302,3301,3302,3301,3302,3301,3302,3301,3302,3301,3304,3304,3304,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3316,3319,3319,3319,3319,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3317,3316,3319,3319,3319,0,0,0,0,0,0,0,0,0,0,0,0,0,3353,3356,3356,3356,3356,3354,3353,3354,3353,3354,3353,3354,3353,3354,3353,3356,3356,3356,0,0,0,0,0,3366,3369,3369,3369,3369,3367,3366,3369,3369,3369,0,0,0,10055,10055,10055,10055,10055,10055,3371,10055,0,0,0,0,0,0,0,0,0,0,0,3373,3376,3376,3374,3373,3376,3376,3376,3376,3374,3373,3374,3373,3374,3373,3376,0,0,0,0,0,0,0,0,0,0,0,3384,3387,3387,3387,3387,3387,3387,3385,3384,3385,3384,3385,3384,3385,3384,3387,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3395,3398,3398,3398,3398,3396,3395,3398,3398,3396,3395,3396,3395,3396,3395,3396,3395,3396,3395,3395,3396,3395,3396,3395,3396,3395,3396,3395,3396,3395,3396,3395,3395,3396,3395,3396,3395,3396,3395,3396,3395,3396,3395,3396,3395,3398,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3436,3439,3439,3439,3439,3439,3439,3437,3436,3437,3436,3437,3436,3437,3436,3437,3436,3437,3436,3437,3436,3439,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3453,3456,3456,3456,3456,3454,3453,3456,3456,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3454,3453,3456,0,0,0,0,0,0,0,0,0,0,0,3480,3483,3483,3483,3483,3483,3483,3481,3480,3481,3480,3481,3480,3481,3480,3483,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3491,3494,3494,3494,3494,3494,3494,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3492,3491,3494,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3530,3533,3533,3533,3533,3533,3533,3531,3530,3531,3530,3531,3530,3531,3530,3531,3530,3531,3530,3533,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,56,0,56,0,56,0,56,0,56,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,56,0,56,0,56,0,56,0,56,0,0,0,0,0,3648,3650,3650,3651,3651,3651,3651,3651,3651,3651,0,0,0,0,0,3653,3655,3655,3656,3656,3656,3656,3656,3656,3656,0,0,0,0,0,3658,3660,3660,3661,3661,3661,3661,3661,3661,3661,0,0,0,0,0,3663,3665,3665,3666,3666,3666,3666,3666,3666,3666,0,0,0,0,0,3668,3670,3670,3671,3671,3671,3671,3671,3671,3671,0,0,0,0,0,3673,3675,3675,3676,3676,3676,3676,3676,3676,3676,0,0,0,0,0,3678,3681,3681,3679,3678,3681,3681,3681,3681,3681,0,0,0,0,0,3683,3686,3686,3684,3683,3686,3686,3686,3686,3686,0,0,0,0,0,3688,3691,3691,3689,3688,3691,3691,3691,3691,3691,0,0,0,0,0,3693,3696,3696,3694,3693,3696,3696,3696,3696,3696,0,0,0,0,0,3698,3701,3701,3699,3698,3701,3701,3701,3701,3701,0,0,0,0,0,3703,3706,3706,3704,3703,3706,3706,3706,3706,3706,0,0,0,0,0,3708,3711,3711,3711,3711,3709,3708,3711,3711,3711,0,0,0,0,0,3713,3716,3716,3714,3713,3716,3716,3716,3716,3716,0,0,0,0,0,3718,3721,3721,3719,3718,3721,3721,3721,3721,3721,0,0,0,0,0,3723,3726,3726,3724,3723,3726,3726,3726,3726,3726,0,0,0,0,0,3728,3731,3731,3729,3728,3731,3731,3731,3731,3731,0,0,0,0,0,3733,3736,3736,3734,3733,3736,3736,3736,3736,3736,0,0,0,10056,10056,3738,10056,10056,10056,10056,10056,0,0,0,0,0,3740,3743,3743,3741,3740,3743,3743,3743,3743,3743,0,0,0,0,0,3745,3748,3748,3746,3745,3748,3748,3748,3748,3748,0,0,0,0,0,3750,3753,3753,3751,3750,3753,3753,3753,3753,3753,0,0,0,0,0,3755,3758,3758,3756,3755,3758,3758,3758,3758,3758,0,0,0,0,0,3760,3763,3763,3761,3760,3763,3763,3763,3763,3763,0,0,0,0,0,3765,3768,3768,3766,3765,3768,3768,3768,3768,3768,0,0,0,0,0,3770,3773,3773,3771,3770,3773,3773,3773,3773,3773,0,0,0,0,0,3775,3778,3778,3776,3775,3778,3778,3778,3778,3778,0,0,0,0,0,3780,3783,3783,3781,3780,3783,3783,3783,3783,3783,0,0,0,0,0,3785,3788,3788,3786,3785,3788,3788,3788,3788,3788,0,0,0,0,0,3790,3793,3793,3791,3790,3793,3793,3793,3793,3793,0,0,0,0,0,3795,3798,3798,3796,3795,3798,3798,3798,3798,3798,0,0,0,0,0,3800,3803,3803,3801,3800,3803,3803,3803,3803,3803,0,0,0,0,0,3805,3808,3808,3806,3805,3808,3808,3808,3808,3808,0,0,0,0,0,3810,3813,3813,3811,3810,3813,3813,3813,3813,3813,0,0,0,0,0,3815,3818,3818,3816,3815,3818,3818,3818,3818,3818,0,0,0,0,0,3820,3823,3823,3821,3820,3823,3823,3823,3823,3823,0,0,0,0,0,3825,3828,3828,3826,3825,3828,3828,3828,3828,3828,0,0,0,0,0,3830,3833,3833,3831,3830,3833,3833,3833,3833,3833,0,0,0,0,0,3835,3838,3838,3836,3835,3838,3838,3838,3838,3838,0,0,0,0,0,3840,3843,3843,3841,3840,3843,3843,3843,3843,3843,0,0,0,0,0,3845,3848,3848,3846,3845,3848,3848,3848,3848,3848,0,0,0,0,0,3850,3853,3853,3851,3850,3853,3853,3853,3853,3853,0,0,0,0,0,3855,3858,3858,3856,3855,3858,3858,3858,3858,3858,0,0,0,0,0,3860,3863,3863,3861,3860,3863,3863,3863,3863,3863,0,0,0,0,0,3865,3868,3868,3866,3865,3868,3868,3868,3868,3868,0,0,0,0,0,3870,3873,3873,3871,3870,3873,3873,3873,3873,3873,0,0,0,0,0,3875,3878,3878,3876,3875,3878,3878,3878,3878,3878,0,0,0,0,0,3880,3883,3883,3881,3880,3883,3883,3883,3883,3883,0,0,0,0,0,3885,3888,3888,3886,3885,3888,3888,3888,3888,3888,0,0,0,0,0,3890,3893,3893,3891,3890,3893,3893,3893,3893,3893,0,0,0,0,0,3895,3898,3898,3896,3895,3898,3898,3898,3898,3898,0,0,0,0,0,3900,3903,3903,3901,3900,3903,3903,3903,3903,3903,0,0,0,0,0,3905,3908,3908,3906,3905,3908,3908,3908,3908,3908,0,0,0,0,0,3910,3913,3913,3911,3910,3913,3913,3913,3913,3913,0,0,0,0,0,3915,3918,3918,3916,3915,3918,3918,3918,3918,3918,0,0,0,0,0,3920,3923,3923,3921,3920,3923,3923,3923,3923,3923,0,0,0,0,0,3925,3928,3928,3926,3925,3928,3928,3928,3928,3928,0,0,0,0,0,3930,3933,3933,3931,3930,3933,3933,3933,3933,3933,0,0,0,0,0,3935,3938,3938,3936,3935,3938,3938,3938,3938,3938,0,0,0,0,0,3940,3943,3943,3941,3940,3943,3943,3943,3943,3943,0,0,0,0,0,3945,3948,3948,3946,3945,3948,3948,3948,3948,3948,0,0,0,0,0,3950,3953,3953,3951,3950,3953,3953,3953,3953,3953,0,0,0,0,0,3955,3958,3958,3956,3955,3958,3958,3958,3958,3958,0,0,0,0,0,3960,3963,3963,3963,3961,3960,3963,3963,3963,3963,0,0,0,0,0,3965,3968,3968,3968,3966,3965,3968,3968,3968,3968,0,0,0,0,0,3970,3973,3973,3973,3971,3970,3973,3973,3973,3973,0,0,0,0,0,3975,3978,3978,3978,3976,3975,3978,3978,3978,3978,0,0,0,0,0,3980,3983,3983,3983,3981,3980,3983,3983,3983,3983,0,0,0,0,0,3985,3988,3988,3988,3986,3985,3988,3988,3988,3988,0,0,0,0,0,3990,3993,3993,3993,3991,3990,3993,3993,3993,3993,0,0,0,0,0,3995,3998,3998,3998,3996,3995,3998,3998,3998,3998,0,0,0,10057,10057,10057,10057,4000,10057,10057,10057,0,0,0,10058,10058,10058,10058,4002,10058,10058,10058,0,0,0,0,0,4004,4007,4007,4007,4007,4005,4004,4007,4007,4007,0,0,0,0,0,4009,4012,4012,4012,4012,4010,4009,4012,4012,4012,0,0,0,0,0,4014,4017,4017,4017,4017,4015,4014,4017,4017,4017,0,0,0,0,0,4019,4022,4022,4022,4022,4020,4019,4022,4022,4022,0,0,0,0,0,4024,4027,4027,4027,4027,4025,4024,4027,4027,4027,0,0,0,0,0,4029,4032,4032,4032,4032,4030,4029,4032,4032,4032,0,0,0,0,0,4034,4037,4037,4037,4037,4035,4034,4037,4037,4037,0,0,0,0,0,4039,4042,4042,4042,4042,4040,4039,4042,4042,4042,0,0,0,0,0,4044,4047,4047,4047,4047,4045,4044,4047,4047,4047,0,0,0,0,0,4049,4052,4052,4052,4052,4050,4049,4052,4052,4052,0,0,0,0,0,4054,4057,4057,4057,4057,4055,4054,4057,4057,4057,0,0,0,0,0,4059,4062,4062,4062,4062,4060,4059,4062,4062,4062,0,0,0,0,0,4064,4067,4067,4067,4067,4065,4064,4067,4067,4067,0,0,0,0,0,4069,4072,4072,4072,4072,4070,4069,4072,4072,4072,0,0,0,0,0,4074,4077,4077,4077,4077,4075,4074,4077,4077,4077,0,0,0,0,0,4079,4082,4082,4082,4082,4080,4079,4082,4082,4082,0,0,0,0,0,4084,4087,4087,4087,4087,4085,4084,4087,4087,4087,0,0,0,0,0,4089,4092,4092,4092,4092,4090,4089,4092,4092,4092,0,0,0,0,0,4094,4097,4097,4097,4097,4095,4094,4097,4097,4097,0,0,0,0,0,4099,4102,4102,4102,4102,4100,4099,4102,4102,4102,0,0,0,0,0,4104,4107,4107,4107,4107,4105,4104,4107,4107,4107,0,0,0,0,0,4109,4112,4112,4112,4112,4110,4109,4112,4112,4112,0,0,0,0,0,4114,4117,4117,4117,4117,4115,4114,4117,4117,4117,0,0,0,0,0,4119,4122,4122,4122,4122,4120,4119,4122,4122,4122,0,0,0,0,0,4124,4127,4127,4127,4127,4125,4124,4127,4127,4127,0,0,0,0,0,4129,4132,4132,4132,4132,4130,4129,4132,4132,4132,0,0,0,0,0,4134,4137,4137,4137,4137,4137,4137,4137,4135,4134,0,0,0,0,0,4139,4142,4142,4142,4142,4142,4142,4142,4140,4139,0,0,0,0,0,4144,4147,4147,4147,4147,4147,4147,4147,4145,4144,0,0,0,0,0,4149,4152,4152,4152,4152,4152,4152,4152,4150,4149,0,0,0,0,57,57,0,57,57,0,57,57,57,0,57,57,57,57,0,0,0,0,0,4157,4160,4160,4160,4160,4158,4157,4160,4160,4160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4162,4165,4165,4163,4162,4165,4163,4162,4163,4162,4163,4162,4163,4162,4165,4163,4162,4163,4162,4163,4162,4163,4162,4163,4162,4163,4162,4165,4165,4165,0,0,0,0,0,0,0,0,0,4187,4190,4190,4188,4187,4188,4187,4188,4187,4190,4190,4190,4190,4190,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,58,0,58,58,0,58,58,0,58,58,0,58,58,0,58,58,0,58,0,58,58,0,58,0,58,0,58,0,58,58,58,58,58,58,58,58,58,58,0,58,58,0,58,58,58,58,58,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4209,4212,4212,4212,4210,4209,4212,4210,4209,4209,4210,4209,4209,4210,4209,4210,4209,4212,4212,4212,0,0,0,0,0,0,0,0,0,0,0,0,0,4224,4227,4227,4225,4224,4225,4224,4225,4224,4225,4224,4225,4224,4227,4227,4227,4227,4227,0,0,0,0,0,4237,4240,4240,4238,4237,4240,4240,4240,4240,4240,0,0,0,10059,10059,4242,10059,10059,10059,10059,10059,0,0,0,0,0,4244,4247,4247,4247,4245,4244,4247,4247,4247,4247,0,0,0,0,0,0,0,4249,4251,4251,4252,4252,4249,4251,4252,4252,4252,4252,4252,0,0,0,0,0,4256,4259,4259,4259,4259,4257,4256,4259,4259,4259,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4261,4262,4262,4261,4261,4261,4261,4261,4261,4262,4262,4261,4261,4261,4261,4261,4261,4261,4261,4261,4261,4262,4262,4262,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4279,4282,4282,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4282,4282,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4280,4279,4282,4282,4282,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4314,4317,4317,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4317,4317,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4315,4314,4317,4317,4317,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10060,10060,4349,4349,4349,4349,4349,4349,10060,10060,4349,4349,4349,4349,4349,4349,4349,4349,4349,4349,10060,10060,10060,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4366,4369,4369,4367,4366,4367,4366,4369,4369,4366,4367,4366,4367,4366,4367,4366,4369,4369,4369,0,0,0,10061,10061,4380,10061,10061,10061,10061,10061,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,59,0,59,0,59,0,59,0,59,59,0,59,0,59,59,59,0,59,59,0,0,0,0,0,0,0,4400,4403,4403,4401,4400,4401,4400,4403,4403,4403,4403,4403,0,0,0,0,0,0,0,0,0,0,0,0,0,4407,4410,4410,4408,4407,4408,4407,4408,4407,4410,4408,4407,4410,4408,4407,4410,4410,4410,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4420,4420,4420,4421,4421,4420,4421,4421,4425,4420,4425,4420,4420,4425,4420,4425,4420,4425,4420,4421,4421,4421,0,0,0,0,0,4437,4440,4440,4440,4440,4438,4437,4440,4440,4440,0,0,0,0,0,0,0,0,4442,4442,10062,10062,10062,10062,4442,4442,4442,4442,10062,10062,10062,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4449,4449,4449,4450,4450,4453,4449,4453,4449,4453,4449,4449,4453,4449,4450,4453,4449,4453,4449,4450,4449,4453,4449,4453,4449,4450,4450,4453,4449,4449,4453,4449,4450,0,0,0,0,0,0,0,0,0,0,4477,4478,4478,4478,4478,4477,4478,4478,4480,4477,4480,4477,4480,4477,4478,0,0,0,0,0,0,0,0,0,4487,4487,4487,4487,10063,10063,10063,10063,4487,4487,4487,10063,10063,10063,0,0,0,0,0,0,0,4495,4498,4498,4496,4495,4496,4495,4498,4498,4498,4498,4498,0,0,0,0,0,4502,4505,4505,4503,4502,4505,4505,4505,4505,4505,0,0,0,0,0,4507,4510,4510,4508,4507,4510,4510,4510,4510,4510,0,0,0,0,0,0,0,0,0,4512,4513,4513,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4512,4513,4513,4513,4513,4513,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4521,4524,4524,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4521,4522,4522,4521,4522,4522,4521,4522,4522,4521,4522,4522,4521,4522,4522,4521,4522,4522,4521,4522,4524,4524,4524,4524,4524,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4538,4541,4541,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4538,4539,4539,4538,4539,4539,4538,4539,4539,4538,4539,4539,4538,4539,4539,4538,4539,4539,4538,4539,4541,4541,4541,4541,4541,0,0,0,0,0,0,0,0,0,10064,10064,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,4555,10064,10064,10064,10064,10064,0,0,0,0,0,0,4563,4564,4564,4563,4563,4563,4563,4564,4564,4564,4564,4564,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4569,4571,4571,4572,4572,4569,4571,4572,4572,4569,4571,4569,4571,4569,4571,4569,4571,4569,4571,4569,4571,4569,4571,4569,4571,4572,4572,4572,0,0,0,0,0,0,0,0,0,4592,4595,4595,4595,4595,4595,4595,4593,4592,4593,4592,4593,4592,4595,0,0,60,60,0,60,60,60,60,60,60,0,0,10065,10065,10065,10065,10065,10065,10065,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,61,61,0,61,0,61,61,0,61,0,61,61,0,61,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,0,61,61,61,61,0,61,61,0,61,61,0,61,61,0,0,0,0,0,4619,4622,4622,4620,4619,4622,4622,4622,4622,4622,0,0,0,0,0,4624,4627,4627,4625,4624,4627,4627,4627,4627,4627,0,0,0,4629,4630,4630,4629,4630,4630,4630,4630,4630,0,0,0,0,0,4632,4635,4635,4635,4633,4632,4635,4635,4635,4635,0,0,0,4637,10066,10066,10066,10066,10066,10066,10066,0,0,0,0,0,4638,4641,4641,4641,4641,4639,4638,4641,4641,4641,0,0,0,0,0,4643,4646,4646,4646,4646,4644,4643,4646,4646,4646,0,0,0,10067,10067,10067,10067,4648,10067,10067,10067,0,0,0,10068,10068,10068,10068,4650,10068,10068,10068,0,0,0,0,0,4652,4655,4655,4655,4655,4653,4652,4655,4655,4655,0,0,0,0,0,4657,4660,4660,4660,4660,4658,4657,4660,4660,4660,0,0,0,4662,4663,4663,4663,4663,4662,4663,4663,4663,0,0,0,4665,4666,4666,4666,4666,4665,4666,4666,4666,0,0,0,4668,4669,4669,4669,4669,4668,4669,4669,4669,0,0,0,4671,10069,10069,10069,10069,10069,10069,10069,0,0,0,4672,10070,10070,10070,10070,10070,10070,10070,0,0,0,4673,10071,10071,10071,10071,10071,10071,10071,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,62,62,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,62,62,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,62,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4749,4751,4751,4752,4752,4749,4751,4752,4749,4751,4752,4749,4751,4749,4751,4749,4751,4749,4751,4749,4751,4749,4751,4749,4751,4749,4751,4752,4752,4749,4751,4752,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4776,4778,4776,4778,4776,4778,4776,4778,4776,4778,4776,4778,4778,4779,4779,4776,4778,4776,4778,4776,4778,4776,4778,4779,4779,4776,4778,4776,4778,4779,4779,4779,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4803,4806,4806,4804,4803,4804,4803,4803,4804,4803,4804,4803,4804,4803,4804,4803,4804,4803,4804,4803,4804,4806,4806,4806,4806,4806,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4824,4826,4826,4827,4827,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4824,4826,4827,4827,4827,4827,4827,4824,4826,4824,4826,4824,4826,0,0,0,0,0,0,0,4865,4868,4868,4866,4865,4866,4865,4868,4868,4868,4868,4868,0,0,0,0,0,4872,4875,4875,4873,4872,4875,4875,4875,4875,4875,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4877,4880,4880,4880,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4878,4877,4880,4880,4880,4880,0,0,0,0,0,4904,4907,4907,4907,4907,4905,4904,4907,4907,4907,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4909,4912,4912,4910,4909,4910,4909,4910,4909,4910,4909,4910,4909,4910,4909,4910,4909,4912,4912,4912,4912,4912,0,0,0,10072,10072,10072,10072,4926,10072,10072,10072,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4928,4931,4931,4929,4928,4929,4928,4928,4929,4928,4929,4928,4929,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4929,4928,4931,4931,4931,4931,4931,4929,4928,4929,4928,0,0,0,0,0,4967,4970,4970,4968,4967,4970,4970,4970,4970,4970,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4972,4975,4975,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,4975,4975,4973,4972,4973,4972,4975,4975,4975,4973,4972,4973,4972,4973,4972,4973,4972,4973,4972,0,0,0,0,0,5017,5020,5020,5020,5018,5017,5020,5020,5020,5020,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5022,5025,5025,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5025,5025,5025,5025,5025,5023,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,5023,5022,0,0,0,0,0,5060,5063,5063,5061,5060,5063,5063,5063,5063,5063,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5065,5068,5068,5068,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5065,5066,5066,5065,5068,5068,5068,5068,0,0,0,0,0,0,0,0,0,0,0,5097,5097,5098,5098,5097,5098,5097,5098,5097,5097,5097,5097,5098,5098,5098,5097,5097,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5108,5110,5110,5111,5111,5108,5110,5111,5108,5110,5111,5108,5110,5108,5110,5108,5110,5108,5110,5111,5111,5111,5108,5110,5108,5110,0,0,0,0,0,0,0,0,0,0,0,5129,5129,5130,5130,5129,5130,5129,5130,5129,5129,5129,5129,5130,5130,5130,5129,5129,0,0,0,0,0,0,0,0,0,0,0,5140,5140,5141,5141,5140,5141,5140,5141,5140,5140,5140,5140,5141,5141,5141,5140,5140,0,0,0,0,0,0,0,0,0,0,0,5151,10073,10073,5151,10073,5151,10073,5151,5151,5151,5151,10073,10073,10073,5151,5151,0,0,0,0,0,0,0,0,0,0,0,5161,10074,10074,5161,10074,5161,10074,5161,5161,5161,5161,10074,10074,10074,5161,5161,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10075,10075,5171,5171,5171,5171,5171,10075,5171,5171,10075,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,5171,10075,10075,10075,5171,5171,5171,5171,5171,5171,0,0,0,0,0,5200,5203,5203,5201,5200,5203,5203,5203,5203,5203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,5207,5208,5208,5205,5207,5205,5207,5208,5208,5205,5207,5205,5207,5207,5207,5205,5207,5205,5207,5207,5208,5208,5208,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,5205,5207,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5251,5254,5254,5254,5252,5251,5252,5251,5252,5251,5252,5251,5252,5251,5252,5251,5254,5254,5254,5254,0,0,0,0,0,0,0,0,0,0,0,0,0,5266,5269,5269,5269,5269,5267,5266,5267,5266,5267,5266,5267,5266,5267,5266,5269,5269,5269,0,0,0,0,0,5279,5282,5282,5282,5282,5280,5279,5282,5282,5282,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5284,5286,5286,5284,5286,5287,5287,5284,5286,5284,5286,5287,5287,5284,5286,5286,5284,5284,5286,5284,5286,5284,5284,5284,5286,5284,5286,5287,5287,5287,0,0,0,0,0,0,0,0,0,0,0,0,0,5309,5312,5312,5312,5312,5310,5309,5310,5309,5310,5309,5310,5309,5310,5309,5312,5312,5312,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5322,5325,5325,5323,5322,5323,5322,5323,5322,5325,5325,5323,5322,5323,5322,5323,5322,5325,5325,5325,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5337,5339,5341,5341,5337,5339,5337,5339,5337,5339,5341,5341,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5337,5339,5341,5341,5341,5337,5339,0,0,0,0,0,0,0,5371,5374,5374,5372,5371,5374,5374,5372,5371,5374,5374,5374,0,0,0,0,0,0,0,0,0,5378,5380,5378,5380,5380,5381,5381,5381,5381,5378,5380,5381,5381,5381,0,0,0,10076,10076,10076,10076,5387,10076,10076,10076,0,0,0,0,0,0,0,0,0,5389,5392,5392,5390,5389,5392,5392,5390,5389,5390,5389,5392,5392,5392,0,0,0,0,0,5398,5401,5401,5401,5401,5399,5398,5401,5401,5401,0,0,0,0,0,0,5403,5404,5404,5404,5404,5403,5406,5403,5404,5404,5404,0,0,0,10077,10077,10077,10077,10077,10077,10077,5409,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5411,5413,5413,5414,5414,5414,5414,5411,5411,5413,5411,5413,5413,5411,5413,5413,5414,5414,5414,0,0,0,0,0,5425,5428,5428,5428,5428,5426,5425,5428,5428,5428,0,0,0,0,0,5430,5433,5433,5433,5433,5431,5430,5433,5433,5433,0,0,0,0,0,5435,5438,5438,5438,5438,5436,5435,5438,5438,5438,0,0,0,0,0,5440,5443,5443,5443,5443,5441,5440,5443,5443,5443,0,0,0,0,0,5445,5448,5448,5448,5448,5446,5445,5448,5448,5448,0,0,0,0,0,5450,5453,5453,5453,5453,5451,5450,5453,5453,5453,0,0,0,0,0,5455,5458,5458,5458,5458,5456,5455,5458,5458,5458,0,0,0,0,0,5460,5463,5463,5463,5463,5461,5460,5463,5463,5463,0,0,0,0,0,0,0,5465,5468,5468,5468,5468,5466,5465,5466,5465,5468,5468,5468,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5472,5475,5475,5475,5475,5473,5472,5473,5472,5473,5472,5472,5473,5473,5472,5473,5472,5475,5475,5475,0,0,0,0,0,5487,5490,5490,5490,5490,5488,5487,5490,5490,5490,0,0,0,10078,10078,10078,10078,5492,10078,10078,10078,0,0,0,10079,10079,10079,10079,5494,10079,10079,10079,0,0,0,10080,10080,10080,10080,5496,10080,10080,10080,0,0,0,10081,10081,10081,10081,5498,10081,10081,10081,0,0,0,0,0,0,0,0,0,0,5500,5501,5501,5501,5501,5500,5503,5500,5503,5500,5503,5500,5501,5501,5501,0,0,0,0,0,0,0,0,0,0,0,0,0,5510,5513,5513,5511,5510,5511,5510,5511,5510,5513,5513,5511,5510,5513,5513,5513,5511,5510,0,0,0,0,0,5523,5526,5526,5526,5526,5524,5523,5526,5526,5526,0,0,0,0,0,0,0,0,0,0,0,5528,5531,5531,5529,5528,5529,5528,5531,5531,5531,5531,5531,5529,5528,5529,5528,0,0,0,0,0,0,0,0,0,0,0,5539,5542,5542,5540,5539,5540,5539,5540,5539,5540,5539,5542,5542,5542,5542,5542,0,0,0,0,0,5550,5553,5553,5553,5553,5551,5550,5553,5553,5553,0,0,0,0,0,0,0,5555,5558,5558,5556,5555,5556,5555,5558,5558,5558,5558,5558,0,0,0,0,0,5562,5565,5565,5565,5565,5565,5565,5565,5563,5562,0,0,0,0,0,5567,5570,5570,5570,5570,5568,5567,5570,5570,5570,0,0,0,0,0,5572,5575,5575,5575,5575,5575,5575,5575,5573,5572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5577,5580,5580,5580,5580,5580,5580,5580,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,5578,5577,0,0,0,0,0,5606,5609,5609,5609,5609,5609,5609,5609,5607,5606,0,0,0,0,0,5611,5614,5614,5614,5614,5614,5614,5614,5612,5611,0,0,0,0,0,5616,5619,5619,5619,5619,5619,5619,5619,5617,5616,0,0,0,0,0,5621,5624,5624,5624,5624,5624,5624,5624,5622,5621,0,0,0,5626,5627,5627,5627,5627,5627,5627,5627,5626,0,0,0,0,0,5629,5632,5632,5632,5632,5632,5632,5632,5630,5629,0,0,0,0,0,5634,5637,5637,5637,5637,5637,5637,5637,5635,5634,0,0,0,0,0,0,0,0,0,0,0,5639,5642,5642,5642,5642,5642,5642,5642,5640,5639,5640,5639,5640,5639,5640,5639,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,0,63,0,63,0,63,0,63,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,0,63,63,63,63,0,0,0,0,0,5744,5746,5746,5747,5747,5747,5747,5747,5747,5747,0,0,0,0,0,5749,5751,5751,5752,5752,5752,5752,5752,5752,5752,0,0,0,0,0,5754,5756,5756,5757,5757,5757,5757,5757,5757,5757,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5759,5761,5761,5762,5762,5762,5762,5762,5762,5762,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5788,5790,5788,5790,5788,5790,5788,5790,5788,5790,5788,5790,5788,5790,5788,5790,5788,5790,5790,5791,5791,5791,5791,5791,5791,5791,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5809,5811,5809,5811,5809,5811,5809,5811,5809,5811,5809,5811,5809,5811,5811,5812,5812,5812,5812,5812,5812,5812,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5826,5828,5826,5828,5826,5828,5826,5828,5826,5828,5826,5828,5828,5829,5829,5829,5829,5829,5829,5829,0,0,0,0,0,5841,5843,5843,5844,5844,5844,5844,5844,5844,5844,0,0,0,0,0,0,0,5846,5848,5846,5848,5848,5849,5849,5849,5849,5849,5849,5849,0,0,0,0,0,0,5853,5853,5853,5853,10082,10082,10082,10082,10082,10082,10082,0,0,0,5858,10083,10083,10083,10083,10083,10083,10083,0,0,0,0,0,5860,5863,5863,5861,5860,5863,5863,5863,5863,5863,0,0,0,0,0,0,0,5865,5868,5868,5868,5868,5866,5865,5866,5865,5868,5868,5868,0,0,0,0,0,5872,5875,5875,5873,5872,5875,5875,5875,5875,5875,0,0,0,0,0,0,0,0,0,0,0,5877,5880,5880,5880,5880,5878,5877,5878,5877,5878,5877,5878,5877,5880,5880,5880,0,0,0,0,0,5888,5891,5891,5889,5888,5891,5891,5891,5891,5891,0,0,0,0,0,5893,5896,5896,5894,5893,5896,5896,5896,5896,5896,0,0,0,0,0,0,0,5898,5901,5901,5899,5898,5899,5898,5901,5901,5901,5901,5901,0,0,0,0,0,0,10084,10084,5905,5905,5905,5905,10084,10084,10084,10084,10084,0,0,0,0,10085,10085,5910,5910,10085,10085,10085,10085,10085,0,0,0,0,0,5913,5916,5916,5914,5913,5916,5916,5916,5916,5916,0,0,0,0,0,0,0,5918,5921,5921,5919,5918,5919,5918,5921,5921,5921,5921,5921,0,0,0,0,0,0,0,10086,10086,5925,5925,5925,5925,5925,10086,10086,10086,10086,10086,0,0,0,0,0,5931,5934,5934,5932,5931,5934,5934,5934,5934,5934,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5936,5939,5939,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5937,5936,5939,5939,5939,5939,5939,0,0,0,0,0,0,0,0,0,0,0,5965,5968,5968,5966,5965,5966,5965,5966,5965,5966,5965,5968,5968,5968,5968,5968,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5976,5979,5979,5977,5976,5977,5976,5977,5976,5977,5976,5977,5976,5977,5976,5977,5976,5977,5976,5977,5976,5979,5979,5979,5979,5979,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5997,6000,6000,5998,5997,5998,5997,5998,5997,5998,5997,5998,5997,5998,5997,5998,5997,6000,6000,6000,6000,6000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6014,6017,6017,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6015,6014,6017,6017,6017,6017,6017,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6045,6048,6048,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6046,6045,6048,6048,6048,6048,6048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6074,6077,6077,6075,6074,6075,6074,6075,6074,6075,6074,6075,6074,6075,6074,6075,6074,6075,6074,6075,6074,6077,6077,6077,6077,6077,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6095,6098,6098,6096,6095,6096,6095,6096,6095,6096,6095,6096,6095,6096,6095,6096,6095,6098,6098,6098,6098,6098,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6112,6115,6115,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6113,6112,6115,6115,6115,6115,6115,0,0,0,0,0,0,0,6143,6146,6146,6144,6143,6144,6143,6146,6146,6146,6146,6146,0,0,0,0,0,6150,6153,6153,6151,6150,6153,6153,6153,6153,6153,0,0,0,0,0,0,0,6155,6158,6158,6156,6155,6156,6155,6158,6158,6158,6158,6158,0,0,0,0,0,0,0,10087,10087,6162,6162,6162,6162,6162,10087,10087,10087,10087,10087,0,0,0,10088,10088,6168,10088,10088,10088,10088,10088,0,0,0,0,0,0,0,6170,6173,6173,6171,6170,6171,6170,6173,6173,6173,6173,6173,0,0,0,0,0,10089,10089,6177,6177,6177,10089,10089,10089,10089,10089,0,0,0,10090,10090,6181,10090,10090,10090,10090,10090,0,0,0,0,0,6183,6186,6186,6184,6183,6186,6186,6186,6186,6186,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6188,6191,6191,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6189,6188,6191,6191,6191,6191,6191,0,0,0,0,0,6211,6214,6214,6212,6211,6214,6214,6214,6214,6214,0,0,0,0,0,0,0,0,0,0,0,6216,6219,6219,6217,6216,6217,6216,6217,6216,6217,6216,6219,6219,6219,6219,6219,0,0,0,0,0,0,0,0,0,0,0,6227,6230,6230,6228,6227,6228,6227,6228,6227,6228,6227,6230,6230,6230,6230,6230,0,0,0,0,0,0,0,0,0,0,0,6238,6241,6241,6239,6238,6239,6238,6239,6238,6239,6238,6241,6241,6241,6241,6241,0,0,0,0,0,0,0,0,0,0,0,6249,6252,6252,6250,6249,6250,6249,6250,6249,6250,6249,6252,6252,6252,6252,6252,0,0,0,0,0,0,0,0,0,0,0,6260,6263,6263,6261,6260,6261,6260,6261,6260,6261,6260,6263,6263,6263,6263,6263,0,0,0,0,0,6271,6274,6274,6272,6271,6274,6274,6274,6274,6274,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6276,6279,6279,6277,6276,6277,6276,6277,6276,6277,6276,6277,6276,6277,6276,6279,6279,6279,6279,6279,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6291,6294,6294,6292,6291,6292,6291,6292,6291,6292,6291,6292,6291,6292,6291,6294,6294,6294,6294,6294,0,0,0,0,0,6306,6309,6309,6307,6306,6309,6309,6309,6309,6309,0,0,0,0,0,6311,6314,6314,6312,6311,6314,6314,6314,6314,6314,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6316,6319,6319,6317,6316,6317,6316,6317,6316,6317,6316,6317,6316,6317,6316,6317,6316,6317,6316,6319,6319,6319,6319,6319,0,0,0,0,0,6335,6338,6338,6336,6335,6338,6338,6338,6338,6338,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6340,6343,6343,6341,6340,6341,6340,6341,6340,6341,6340,6341,6340,6341,6340,6341,6340,6341,6340,6343,6343,6343,6343,6343,0,0,0,0,0,6359,6362,6362,6360,6359,6362,6362,6362,6362,6362,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6364,6367,6367,6365,6364,6365,6364,6365,6364,6365,6364,6365,6364,6365,6364,6365,6364,6365,6364,6367,6367,6367,6367,6367,0,0,0,0,0,6383,6386,6386,6384,6383,6386,6386,6386,6386,6386,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6388,6391,6391,6389,6388,6389,6388,6389,6388,6389,6388,6389,6388,6389,6388,6389,6388,6389,6388,6391,6391,6391,6391,6391,0,0,0,0,0,6407,6410,6410,6408,6407,6410,6410,6410,6410,6410,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6412,6415,6415,6413,6412,6413,6412,6413,6412,6413,6412,6413,6412,6413,6412,6413,6412,6413,6412,6415,6415,6415,6415,6415,0,0,0,0,0,6431,6434,6434,6432,6431,6434,6434,6434,6434,6434,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6436,6439,6439,6437,6436,6437,6436,6437,6436,6437,6436,6437,6436,6437,6436,6437,6436,6437,6436,6439,6439,6439,6439,6439,0,0,0,0,0,6455,6458,6458,6456,6455,6458,6458,6458,6458,6458,0,0,0,0,0,0,0,6460,6463,6463,6461,6460,6461,6460,6463,6463,6463,6463,6463,0,0,0,0,0,10091,10091,6467,6467,6467,10091,10091,10091,10091,10091,0,0,0,0,10092,10092,6471,6471,10092,10092,10092,10092,10092,0,0,0,0,0,6474,6477,6477,6475,6474,6477,6477,6477,6477,6477,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6479,6482,6482,6480,6479,6480,6479,6480,6479,6480,6479,6480,6479,6480,6479,6480,6479,6480,6479,6482,6482,6482,6482,6482,0,0,0,0,0,6498,6501,6501,6499,6498,6501,6501,6501,6501,6501,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6503,6506,6506,6504,6503,6504,6503,6504,6503,6504,6503,6504,6503,6504,6503,6504,6503,6504,6503,6506,6506,6506,6506,6506,0,0,0,0,0,6522,6525,6525,6523,6522,6525,6525,6525,6525,6525,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6527,6530,6530,6528,6527,6528,6527,6528,6527,6528,6527,6528,6527,6528,6527,6528,6527,6528,6527,6530,6530,6530,6530,6530,0,0,0,0,0,6546,6549,6549,6549,6547,6546,6549,6549,6549,6549,0,0,0,0,0,0,0,6551,6554,6554,6554,6552,6551,6552,6551,6554,6554,6554,6554,0,0,0,0,0,0,0,6558,6561,6561,6561,6559,6558,6559,6558,6561,6561,6561,6561,0,0,0,0,0,6565,6568,6568,6568,6566,6565,6568,6568,6568,6568,0,0,0,0,0,6570,6573,6573,6573,6573,6571,6570,6573,6573,6573,0,0,0,0,0,6575,6578,6578,6578,6578,6576,6575,6578,6578,6578,0,0,0,0,0,6580,6583,6583,6583,6583,6581,6580,6583,6583,6583,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6585,6588,6588,6588,6588,6586,6585,6586,6585,6586,6585,6586,6585,6586,6585,6586,6585,6586,6585,6588,6588,6588,0,0,0,0,0,6602,6605,6605,6605,6605,6603,6602,6605,6605,6605,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6607,6610,6610,6610,6610,6608,6607,6608,6607,6608,6607,6608,6607,6608,6607,6608,6607,6608,6607,6610,6610,6610,0,0,0,0,0,6624,6627,6627,6627,6627,6625,6624,6627,6627,6627,0,0,0,0,0,6629,6632,6632,6632,6632,6630,6629,6632,6632,6632,0,0,0,0,0,6634,6637,6637,6637,6637,6635,6634,6637,6637,6637,0,0,0,0,0,6639,6642,6642,6642,6642,6640,6639,6642,6642,6642,0,0,0,0,0,6644,6647,6647,6647,6647,6645,6644,6647,6647,6647,0,0,0,0,0,6649,6652,6652,6652,6652,6650,6649,6652,6652,6652,0,0,0,0,0,6654,6657,6657,6657,6657,6655,6654,6657,6657,6657,0,0,0,0,0,6659,6662,6662,6662,6662,6660,6659,6662,6662,6662,0,0,0,0,0,6664,6667,6667,6667,6667,6665,6664,6667,6667,6667,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,64,0,64,0,64,0,64,0,64,0,64,0,64,0,64,64,0,64,64,64,0,64,0,64,64,0,64,0,64,0,64,0,64,64,64,64,0,0,0,10093,10093,10093,10093,6683,10093,10093,10093,0,0,0,6685,6686,6686,6685,6686,6686,6686,6686,6686,0,0,0,6688,6689,6689,6688,6689,6689,6689,6689,6689,0,0,0,0,0,6691,6694,6694,6692,6691,6694,6694,6694,6694,6694,0,0,0,0,0,6696,6699,6699,6697,6696,6699,6699,6699,6699,6699,0,0,0,6701,6702,6702,6701,6702,6702,6702,6702,6702,0,0,0,6704,6705,6705,6704,6705,6705,6705,6705,6705,0,0,0,6707,10094,10094,10094,10094,10094,10094,10094,0,0,0,0,0,6708,6711,6711,6711,6709,6708,6711,6711,6711,6711,0,0,0,6713,10095,10095,10095,10095,10095,10095,10095,0,0,0,0,0,6714,6717,6717,6717,6717,6715,6714,6717,6717,6717,0,0,0,6719,6720,6720,6720,6720,6719,6720,6720,6720,0,0,0,0,0,6722,6725,6725,6725,6725,6723,6722,6725,6725,6725,0,0,0,0,0,6727,6730,6730,6730,6730,6728,6727,6730,6730,6730,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,0,65,65,0,65,65,0,65,0,65,0,65,65,65,65,0,65,0,65,0,65,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6750,6753,6753,6751,6750,6751,6750,6751,6750,6751,6750,6751,6750,6751,6750,6751,6750,6751,6750,6751,6750,6753,6753,6753,6753,6753,0,0,0,0,0,0,0,0,0,0,0,6771,6774,6774,6772,6771,6772,6771,6772,6771,6772,6771,6774,6774,6774,6774,6774,0,0,0,0,0,6782,6785,6785,6783,6782,6785,6785,6785,6785,6785,0,0,0,0,0,6787,6790,6790,6790,6790,6788,6787,6790,6790,6790,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6792,6795,6795,6793,6792,6793,6792,6793,6792,6793,6792,6793,6792,6793,6792,6793,6792,6793,6792,6793,6792,6795,6795,6793,6792,6795,6795,6795,6793,6792,0,0,0,0,0,0,6817,6820,6820,6818,6817,6820,6820,6817,6820,6820,6820,0,0,0,0,0,0,0,0,0,0,6823,6826,6826,6824,6823,6824,6823,6824,6823,6826,6826,6823,6826,6826,6826,0,0,0,0,0,6833,6836,6836,6834,6833,6836,6836,6836,6836,6836,0,0,0,0,0,0,0,0,0,0,0,6838,6841,6841,6839,6838,6839,6838,6839,6838,6839,6838,6841,6841,6841,6841,6841,0,0,0,0,0,0,0,0,0,0,0,6849,6852,6852,6850,6849,6850,6849,6850,6849,6850,6849,6852,6852,6852,6852,6852,0,0,0,0,0,0,0,0,0,0,0,6860,6863,6863,6861,6860,6861,6860,6861,6860,6861,6860,6863,6863,6863,6863,6863,0,0,0,0,0,0,0,6871,6874,6874,6872,6871,6872,6872,6874,6874,6874,6874,6874,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6878,6881,6881,6879,6878,6879,6878,6879,6878,6879,6878,6881,6881,6879,6878,6879,6878,6881,6881,6881,0,0,0,0,0,6893,6896,6896,6896,6896,6896,6896,6896,6894,6893,0,0,0,0,0,0,0,0,0,6898,6901,6901,6899,6898,6901,6901,6899,6898,6899,6898,6901,6901,6901,0,0,0,0,0,0,0,0,0,0,0,0,0,6907,6910,6910,6908,6907,6908,6907,6908,6907,6910,6910,6910,6910,6910,6908,6907,6908,6907,0,0,0,0,0,0,0,6920,6923,6923,6923,6923,6923,6923,6923,6921,6920,6921,6920,0,0,0,0,0,0,0,6927,6930,6930,6930,6930,6930,6930,6930,6928,6927,6928,6927,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,66,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,66,0,66,0,66,0,66,0,66,66,0,66,0,66,0,66,0,66,0,66,0,66,66,66,0,66,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,66,0,0,0,0,0,6976,6979,6979,6979,6979,6979,6979,6979,6977,6976,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6981,6984,6984,6982,6981,6982,6981,6982,6981,6982,6981,6982,6981,6982,6981,6982,6981,6984,6984,6984,6984,6984,0,0,0,0,0,0,0,0,0,0,0,6998,7001,7001,6999,6998,6999,6998,6999,6998,6999,6998,7001,7001,7001,7001,7001,0,0,0,0,0,7009,7012,7012,7010,7009,7012,7012,7012,7012,7012,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7014,7017,7017,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7015,7014,7017,7017,7015,7015,7017,7017,7017,7015,7014,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7049,7052,7052,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7050,7049,7052,7052,7050,7049,7050,7049,7052,7052,7050,7049,7052,7050,7049,7050,7049,0,0,0,0,0,0,0,7082,7085,7085,7083,7082,7083,7082,7085,7085,7085,7085,7085,0,0,0,7089,7090,7090,7090,7090,7089,7090,7090,7090,0,0,0,0,0,7092,7095,7095,7093,7092,7095,7095,7095,7095,7095,0,0,0,0,0,0,0,0,0,7097,7100,7100,7098,7097,7098,7097,7100,7100,7100,7100,7100,7098,7097,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7106,7109,7109,7107,7106,7107,7106,7107,7106,7107,7106,7107,7106,7109,7109,7107,7106,7107,7106,7107,7106,7107,7106,7107,7106,7107,7106,7109,7109,7109,0,0,0,0,0,0,0,0,0,7131,7134,7134,7134,7134,7134,7134,7134,7132,7131,7132,7131,7132,7131,0,0,0,0,0,0,0,7140,7141,7141,7141,7141,7140,7140,7140,7140,7141,7141,7141,7140,0,0,0,0,0,0,0,0,0,0,0,0,0,7147,7150,7150,7150,7150,7148,7147,7148,7147,7148,7147,7148,7147,7150,7150,7150,7148,7147,0,0,0,0,0,0,0,0,0,0,0,0,0,7160,7163,7163,7163,7163,7161,7160,7161,7160,7161,7160,7161,7160,7163,7163,7163,7161,7160,0,0,0,0,0,0,0,10096,10096,10096,10096,7173,7173,7173,7173,10096,10096,10096,7173,0,0,0,0,0,0,0,0,0,0,0,7179,7182,7182,7180,7179,7180,7179,7180,7179,7180,7179,7182,7182,7182,7182,7182,0,0,0,0,0,7190,7193,7193,7193,7193,7193,7193,7193,7191,7190,0,0,0,0,0,7195,7198,7198,7198,7198,7198,7198,7198,7196,7195,0,0,0,0,0,0,0,7200,7203,7203,7203,7203,7201,7200,7203,7203,7203,7201,7200,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7207,7210,7210,7208,7207,7208,7207,7208,7207,7208,7207,7208,7207,7208,7207,7210,7210,7208,7207,7210,7210,7210,7208,7207,0,0,0,0,0,0,0,7226,7229,7229,7227,7226,7229,7229,7227,7226,7229,7229,7229,0,0,0,10097,10097,7233,10097,10097,10097,10097,10097,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7235,7238,7238,7236,7235,7238,7236,7235,7236,7235,7236,7235,7236,7235,7238,7238,7238,7238,7236,7235,7236,7235,7236,7235,7236,7235,7236,7235,7236,7235,7236,7235,7236,7235,0,0,0,0,0,0,0,7264,7267,7267,7267,7267,7267,7267,7267,7265,7264,7265,7264,0,0,0,0,0,0,0,7271,7274,7274,7274,7274,7274,7274,7274,7272,7271,7272,7271,0,0,0,0,0,7278,7281,7281,7279,7278,7281,7281,7281,7281,7281,0,0,0,0,0,7283,7286,7286,7284,7283,7286,7286,7286,7286,7286,0,0,0,0,0,7288,7291,7291,7289,7288,7291,7291,7291,7291,7291,0,0,0,0,0,7293,7296,7296,7294,7293,7296,7296,7296,7296,7296,0,0,0,0,0,7298,7301,7301,7299,7298,7301,7301,7301,7301,7301,0,0,0,0,0,7303,7306,7306,7304,7303,7306,7306,7306,7306,7306,0,0,0,0,0,7308,7311,7311,7309,7308,7311,7311,7311,7311,7311,0,0,0,0,0,7313,7316,7316,7314,7313,7316,7316,7316,7316,7316,0,0,0,0,0,7318,7321,7321,7319,7318,7321,7321,7321,7321,7321,0,0,0,0,0,7323,7326,7326,7324,7323,7326,7326,7326,7326,7326,0,0,0,0,0,7328,7331,7331,7329,7328,7331,7331,7331,7331,7331,0,0,0,0,0,7333,7336,7336,7334,7333,7336,7336,7336,7336,7336,0,0,0,0,0,7338,7341,7341,7339,7338,7341,7341,7341,7341,7341,0,0,0,0,0,7343,7346,7346,7344,7343,7346,7346,7346,7346,7346,0,0,0,0,0,7348,7351,7351,7349,7348,7351,7351,7351,7351,7351,0,0,0,0,0,7353,7356,7356,7354,7353,7356,7356,7356,7356,7356,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,67,67,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,67,67,0,67,0,67,0,67,0,67,67,67,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,67,0,0,0,0,0,7395,7398,7398,7398,7398,7398,7398,7398,7396,7395,0,0,0,0,0,0,0,0,0,7400,7403,7403,7401,7400,7403,7403,7401,7400,7401,7400,7403,7403,7403,0,0,0,0,0,0,0,0,0,0,0,0,0,7409,7412,7412,7410,7409,7410,7409,7410,7409,7410,7409,7410,7409,7412,7412,7412,7412,7412,0,0,0,0,0,0,0,0,0,7422,7425,7425,7423,7422,7425,7425,7425,7425,7425,7423,7422,7423,7422,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7431,7434,7434,7432,7431,7432,7431,7432,7431,7432,7431,7432,7431,7432,7431,7432,7431,7432,7431,7434,7432,7431,7434,7432,7431,7432,7431,7434,7434,7434,7432,7431,7432,7431,0,0,0,0,0,7460,7463,7463,7461,7460,7463,7463,7463,7463,7463,0,0,0,0,0,0,0,0,0,0,0,0,0,7465,7468,7468,7466,7465,7466,7465,7466,7465,7466,7465,7468,7468,7466,7465,7468,7468,7468,0,0,0,0,0,0,0,0,0,0,0,7478,7481,7481,7479,7478,7479,7478,7479,7478,7479,7478,7481,7481,7481,7481,7481,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7489,7490,7490,7489,7489,7493,7489,7493,7489,7493,7489,7490,7490,7489,7493,7489,7493,7489,7493,7489,7490,7490,7490,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7507,7507,7507,7508,7508,7507,7507,7507,7508,7508,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7507,7508,7508,7508,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7530,7532,7530,7532,7532,7533,7533,7530,7532,7530,7532,7530,7532,7533,7533,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7530,7532,7533,7533,7533,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7575,7577,7575,7577,7577,7578,7578,7575,7577,7575,7577,7575,7577,7578,7578,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7575,7577,7578,7578,7578,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7620,7620,10098,10098,7620,7620,7620,10098,10098,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,7620,10098,10098,10098,0,0,0,0,0,0,0,0,0,0,0,7642,7645,7645,7643,7642,7643,7642,7643,7642,7643,7642,7645,7645,7645,7645,7645,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7653,7656,7656,7654,7653,7654,7653,7654,7653,7654,7653,7654,7653,7654,7653,7654,7653,7654,7653,7654,7653,7656,7656,7654,7653,7654,7653,7654,7653,7656,7656,7656,0,0,0,0,0,7680,7683,7683,7683,7683,7681,7680,7683,7683,7683,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7685,7688,7688,7686,7685,7686,7685,7686,7685,7688,7688,7686,7685,7686,7685,7686,7685,7686,7685,7686,7685,7686,7685,7685,7688,7688,7688,7686,7685,0,0,0,0,0,0,0,0,0,7709,7712,7712,7712,7712,7710,7709,7710,7709,7710,7709,7712,7712,7712,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7718,7721,7721,7719,7718,7719,7718,7719,7718,7719,7718,7721,7719,7718,7719,7718,7721,7719,7718,7719,7718,7719,7718,7721,7721,7719,7718,7721,7719,7718,7719,7718,7719,7718,7719,7718,7719,7718,7719,7718,7719,7718,7719,7718,7719,7718,0,0,0,0,0,0,0,0,0,0,0,0,0,7759,7762,7762,7760,7759,7760,7759,7762,7762,7760,7759,7762,7762,7762,7760,7759,7760,7759,0,0,0,0,0,0,0,0,0,7772,7775,7775,7775,7775,7773,7772,7775,7775,7775,7773,7772,7773,7772,0,0,0,0,0,7781,7784,7784,7782,7781,7784,7784,7784,7784,7784,0,0,0,0,0,7786,7789,7789,7787,7786,7789,7789,7789,7789,7789,0,0,0,0,0,7791,7794,7794,7792,7791,7794,7794,7794,7794,7794,0,0,0,0,0,7796,7799,7799,7797,7796,7799,7799,7799,7799,7799,0,0,0,0,0,7801,7804,7804,7802,7801,7804,7804,7804,7804,7804,0,0,0,0,0,7806,7809,7809,7807,7806,7809,7809,7809,7809,7809,0,0,0,0,0,7811,7814,7814,7812,7811,7814,7814,7814,7814,7814,0,0,0,0,0,7816,7819,7819,7817,7816,7819,7819,7819,7819,7819,0,0,0,0,0,7821,7824,7824,7822,7821,7824,7824,7824,7824,7824,0,0,0,0,0,7826,7829,7829,7827,7826,7829,7829,7829,7829,7829,0,0,0,0,0,7831,7834,7834,7832,7831,7834,7834,7834,7834,7834,0,0,0,0,0,7836,7839,7839,7837,7836,7839,7839,7839,7839,7839,0,0,0,0,0,7841,7844,7844,7842,7841,7844,7844,7844,7844,7844,0,0,0,0,0,7846,7849,7849,7847,7846,7849,7849,7849,7849,7849,0,0,0,0,0,7851,7854,7854,7852,7851,7854,7854,7854,7854,7854,0,0,0,0,0,7856,7859,7859,7857,7856,7859,7859,7859,7859,7859,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,68,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,0,68,68,68,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7901,7904,7904,7902,7901,7902,7901,7904,7904,7902,7901,7902,7901,7902,7901,7902,7901,7902,7901,7904,7904,7904,0,0,0,0,0,7918,7921,7921,7919,7918,7921,7921,7921,7921,7921,0,0,0,0,0,0,0,0,0,0,0,7923,7926,7926,7924,7923,7924,7923,7926,7924,7923,7924,7923,7926,7926,7926,7926,0,0,0,0,0,7934,7937,7937,7935,7934,7937,7937,7937,7937,7937,0,0,0,10099,10099,7939,10099,10099,10099,10099,10099,0,0,0,10100,10100,7941,10100,10100,10100,10100,10100,0,0,0,10101,10101,7943,10101,10101,10101,10101,10101,0,0,0,10102,10102,7945,10102,10102,10102,10102,10102,0,0,0,10103,10103,7947,10103,10103,10103,10103,10103,0,0,0,10104,10104,7949,10104,10104,10104,10104,10104,0,0,0,10105,10105,7951,10105,10105,10105,10105,10105,0,0,0,10106,10106,7953,10106,10106,10106,10106,10106,0,0,0,10107,10107,7955,10107,10107,10107,10107,10107,0,0,0,10108,10108,7957,10108,10108,10108,10108,10108,0,0,0,10109,10109,7959,10109,10109,10109,10109,10109,0,0,0,10110,10110,7961,10110,10110,10110,10110,10110,0,0,0,0,0,0,0,0,7963,7964,7964,7963,7966,7963,7966,7963,7964,7964,7964,7964,7964,0,0,0,0,0,0,0,0,7971,7972,7972,7971,7974,7971,7974,7971,7972,7972,7972,7972,7972,0,0,0,0,0,0,0,0,7979,7980,7980,7979,7982,7979,7982,7979,7980,7980,7980,7980,7980,0,0,0,0,0,7987,7990,7990,7988,7987,7990,7990,7990,7990,7990,0,0,0,0,0,7992,7995,7995,7993,7992,7995,7995,7995,7995,7995,0,0,0,0,0,7997,8000,8000,7998,7997,8000,8000,8000,8000,8000,0,0,0,0,0,8002,8005,8005,8003,8002,8005,8005,8005,8005,8005,0,0,0,0,0,0,0,0,0,0,0,8007,8010,8010,8008,8007,8008,8007,8008,8007,8010,8010,8008,8007,8010,8010,8010,0,0,0,0,0,0,0,8018,8021,8021,8019,8018,8019,8018,8021,8021,8021,8021,8021,0,0,0,0,0,0,0,8025,8028,8028,8028,8028,8026,8025,8026,8025,8028,8028,8028,0,0,0,0,0,0,0,8032,8035,8035,8033,8032,8033,8032,8035,8035,8035,8035,8035,0,0,0,0,0,0,0,0,0,0,0,8039,8042,8042,8040,8039,8040,8039,8040,8039,8040,8039,8042,8042,8042,8042,8042,0,0,0,0,0,8050,8053,8053,8053,8053,8051,8050,8053,8053,8053,0,0,0,0,0,0,0,0,0,0,0,8055,8056,8056,8056,8056,8055,8058,8055,8058,8058,8055,8058,8055,8056,8056,8056,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8066,8068,8066,8068,8068,8069,8069,8066,8068,8066,8068,8069,8066,8068,8066,8068,8066,8068,8069,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8069,8069,8066,8068,8069,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,8066,8068,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8133,8136,8136,8134,8133,8134,8133,8134,8133,8134,8133,8134,8133,8134,8133,8136,8136,8134,8133,8134,8133,8136,8136,8134,8133,8136,8134,8133,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8156,8158,8156,8158,8158,8159,8159,8156,8158,8156,8158,8159,8156,8158,8156,8158,8156,8158,8159,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8159,8159,8156,8158,8159,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,8156,8158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8223,8226,8226,8224,8223,8224,8223,8224,8223,8224,8223,8224,8223,8224,8223,8226,8226,8224,8223,8224,8223,8226,8226,8224,8223,8226,8224,8223,0,0,0,0,0,0,8246,8249,8249,8249,8249,8247,8246,8247,8249,8249,8249,0,0,0,0,0,0,0,0,0,8252,8255,8255,8255,8255,8253,8252,8253,8252,8253,8252,8255,8255,8255,0,0,0,0,0,0,0,0,0,0,8261,8264,8264,8264,8264,8262,8261,8262,8262,8261,8262,8261,8264,8264,8264,0,0,0,10111,10111,10111,10111,8271,10111,10111,10111,0,0,0,0,0,0,0,0,0,8273,8278,8278,8274,8274,8278,8278,8274,8273,8274,8273,8278,8278,8278,0,0,0,0,0,8282,8285,8285,8285,8285,8283,8282,8285,8285,8285,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,69,69,0,69,0,69,0,69,0,69,0,69,69,0,69,0,69,0,69,0,69,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,69,69,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,69,0,0,0,8317,8318,8318,8318,8318,8317,8318,8318,8318,0,0,0,8320,8321,8321,8321,8321,8320,8321,8321,8321,0,0,0,8323,8324,8324,8324,8324,8323,8324,8324,8324,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8326,8329,8329,8327,8326,8329,8329,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8327,8326,8329,8329,8329,0,0,0,0,0,8351,8354,8354,8352,8351,8354,8354,8354,8354,8354,0,0,0,0,0,8356,8357,8357,8357,8357,8356,8356,8356,8357,8357,8357,0,0,0,0,0,0,0,0,0,8361,8364,8364,8364,8364,8362,8361,8362,8361,8362,8361,8364,8364,8364,0,0,0,0,0,0,0,0,0,8370,8373,8373,8373,8373,8371,8370,8371,8370,8371,8370,8373,8373,8373,0,0,0,0,0,10112,10112,10112,10112,8379,8379,8379,10112,10112,10112,0,0,0,0,0,0,0,0,0,8383,8386,8386,8386,8386,8384,8383,8384,8383,8384,8383,8386,8386,8386,0,0,0,0,0,8392,8395,8395,8395,8395,8393,8392,8395,8395,8395,0,0,0,0,0,8397,8400,8400,8400,8400,8398,8397,8400,8400,8400,0,0,0,0,0,0,0,0,0,8402,8405,8405,8405,8405,8403,8402,8403,8402,8403,8402,8405,8405,8405,0,0,0,0,0,8411,8414,8414,8414,8414,8412,8411,8414,8414,8414,0,0,0,0,0,8416,8419,8419,8419,8419,8417,8416,8419,8419,8419,0,0,0,0,0,0,0,0,0,8421,8424,8424,8424,8424,8422,8421,8422,8421,8422,8421,8424,8424,8424,0,0,0,0,0,8430,8433,8433,8433,8433,8431,8430,8433,8433,8433,0,0,0,0,0,8435,8438,8438,8438,8438,8436,8435,8438,8438,8438,0,0,0,8440,8441,8441,8441,8441,8440,8441,8441,8441,0,0,0,0,0,8443,8446,8446,8446,8446,8444,8443,8446,8446,8446,0,0,0,0,0,8448,8451,8451,8451,8451,8449,8448,8451,8451,8451,0,0,0,0,0,8453,8454,8454,8454,8454,8453,8456,8454,8454,8454,0,0,0,10113,10113,10113,10113,8458,10113,10113,10113,0,0,0,10114,10114,10114,10114,8460,10114,10114,10114,0,0,0,8462,8463,8463,8463,8463,8462,8463,8463,8463,0,0,0,0,0,8465,8468,8468,8468,8468,8466,8465,8468,8468,8468,0,0,0,0,0,8470,8473,8473,8473,8473,8471,8470,8473,8473,8473,0,0,0,0,0,8475,8476,8476,8476,8476,8475,8478,8476,8476,8476,0,0,0,10115,10115,10115,10115,8480,10115,10115,10115,0,0,0,10116,10116,10116,10116,8482,10116,10116,10116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,70,70,0,70,0,70,0,70,0,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,70,70,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,70,0,0,0,0,8510,8511,8511,8511,8511,8510,8511,8511,8511,8510,0,0,0,0,0,0,0,8514,8517,8517,8517,8517,8515,8514,8517,8517,8517,8515,8514,0,0,0,0,10117,10117,10117,10117,8521,10117,10117,10117,8521,0,0,0,0,10118,10118,10118,10118,8524,10118,10118,10118,8524,0,0,0,0,0,8527,8530,8530,8530,8530,8528,8527,8530,8530,8530,0,0,0,0,0,0,0,0,0,8532,8535,8535,8533,8532,8535,8535,8533,8532,8535,8535,8535,8533,8532,0,0,0,0,0,0,0,0,0,0,0,0,8541,8544,8544,8544,8544,8542,8541,8542,8541,8542,8542,8541,8542,8541,8544,8544,8544,0,0,0,0,10119,10119,10119,10119,8553,8553,10119,10119,10119,0,0,0,0,0,0,0,0,8556,8560,8560,8560,8560,8557,8557,8556,8557,8556,8560,8560,8560,0,0,0,0,0,8564,8566,8566,8567,8567,8567,8567,8567,8567,8567,0,0,0,0,0,8569,8571,8571,8572,8572,8572,8572,8572,8572,8572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8574,8576,8574,8576,8576,8577,8577,8576,8574,8576,8574,8576,8577,8574,8576,8577,8577,8577,8577,8574,8576,0,0,0,10120,10120,10120,8590,10120,10120,10120,10120,0,0,0,10121,10121,10121,10121,8592,10121,10121,10121,0,0,0,8594,8595,8595,8595,8595,8594,8595,8595,8595,0,0,0,0,0,8597,8600,8600,8600,8600,8598,8597,8600,8600,8600,0,0,0,0,0,8602,8605,8605,8605,8605,8603,8602,8605,8605,8605,0,0,0,0,0,8607,8610,8610,8610,8610,8610,8610,8610,8608,8607,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8612,8615,8615,8615,8615,8615,8615,8615,8613,8612,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,8613,8612,0,0,0,0,0,0,8638,8641,8641,8641,8641,8641,8641,8641,8639,8638,8638,0,0,0,0,0,8644,8647,8647,8647,8647,8647,8647,8647,8645,8644,0,0,0,0,0,8649,8652,8652,8652,8652,8652,8652,8652,8650,8649,0,0,0,0,0,8654,8657,8657,8657,8657,8657,8657,8657,8655,8654,0,0,0,0,0,8659,8662,8662,8662,8662,8662,8662,8662,8660,8659,0,0,0,8664,8665,8665,8665,8665,8665,8665,8665,8664,0,0,0,0,0,8667,8670,8670,8670,8670,8670,8670,8670,8668,8667,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,71,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,0,71,71,0,71,0,71,71,0,71,0,71,0,71,0,71,71,71,0,71,71,0,0,0,8699,10122,10122,10122,10122,10122,10122,10122,0,0,0,0,0,0,0,8701,8703,8703,8704,8704,8704,8704,8701,8703,8704,8704,8704,0,0,0,0,0,0,0,0,0,8708,8711,8711,8711,8711,8709,8708,8709,8708,8709,8708,8711,8711,8711,0,0,0,0,0,0,0,8717,8720,8720,8718,8717,8718,8717,8720,8720,8720,8720,8720,0,0,0,0,0,0,0,8724,8724,8725,8725,8724,8725,8725,8724,8724,8725,8725,8724,8725,0,0,0,0,0,8731,8734,8734,8734,8734,8734,8734,8732,8731,8734,0,0,0,0,0,8736,8739,8739,8739,8739,8739,8739,8737,8736,8739,0,0,0,0,0,8741,8744,8744,8744,8744,8744,8744,8742,8741,8744,0,0,0,0,0,8746,8749,8749,8749,8749,8749,8749,8747,8746,8749,0,0,0,0,0,8751,8754,8754,8754,8754,8754,8754,8752,8751,8754,0,0,0,0,0,8756,8759,8759,8759,8759,8759,8759,8757,8756,8759,0,0,0,0,0,8761,8764,8764,8764,8764,8764,8764,8762,8761,8764,0,0,0,0,0,8766,8769,8769,8769,8769,8769,8769,8767,8766,8769,0,0,0,0,0,8771,8774,8774,8774,8774,8774,8774,8772,8771,8774,0,0,0,0,0,8776,8779,8779,8779,8779,8779,8779,8777,8776,8779,0,0,0,0,0,8781,8784,8784,8784,8784,8784,8784,8782,8781,8784,0,0,0,0,0,8786,8789,8789,8789,8789,8789,8789,8787,8786,8789,0,0,0,0,0,8791,8794,8794,8794,8794,8794,8794,8792,8791,8794,0,0,0,0,0,10123,10123,8796,8796,8796,10123,10123,10123,10123,10123,0,0,0,0,0,8800,8803,8803,8801,8800,8803,8803,8803,8803,8803,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8805,8807,8807,8808,8808,8805,8807,8805,8807,8805,8807,8808,8808,8805,8807,8805,8807,8808,8808,8805,8807,8808,0,0,0,0,0,0,0,0,0,8822,10124,10124,8822,8822,8822,10124,10124,8822,8822,10124,10124,8822,10124,0,0,0,0,0,0,0,0,0,0,0,8830,8833,8833,8833,8833,8831,8830,8831,8830,8831,8830,8831,8830,8833,8833,8833,0,0,0,0,0,8841,8844,8844,8844,8844,8842,8841,8844,8844,8844,0,0,0,10125,10125,10125,10125,8846,10125,10125,10125,0,0,0,0,0,0,0,0,0,0,0,10126,10126,8848,8848,10126,10126,8848,8848,8848,8848,10126,10126,8848,8848,8848,10126,0,0,0,0,0,8858,8861,8861,8861,8861,8861,8861,8859,8858,8861,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,72,0,72,0,72,72,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,0,72,72,72,0,72,72,0,0,0,0,0,0,0,8896,8898,8898,8899,8899,8896,8898,8899,8899,8899,8899,8899,0,0,0,0,0,8903,8906,8906,8906,8906,8904,8903,8906,8906,8906,0,0,0,0,0,8908,8911,8911,8911,8911,8909,8908,8911,8911,8911,0,0,0,0,0,8913,8916,8916,8916,8916,8914,8913,8916,8916,8916,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8918,8921,8921,8921,8921,8919,8918,8919,8918,8919,8918,8919,8918,8919,8918,8919,8918,8919,8918,8919,8918,8921,8921,8919,8918,8919,8918,8921,0,0,0,0,0,0,0,8941,8944,8944,8942,8941,8942,8941,8944,8944,8944,8944,8944,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8948,8950,8948,8950,8950,8951,8951,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8951,8951,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8948,8950,8951,8951,8948,8950,8948,8950,8948,8950,8948,8950,8951,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9005,9008,9008,9006,9005,9008,9008,9006,9005,9006,9005,9006,9005,9006,9005,9008,9008,9006,9005,9008,0,0,0,0,0,9020,9023,9023,9021,9020,9023,9023,9023,9023,9023,0,0,0,0,0,9025,9028,9028,9028,9028,9026,9025,9028,9028,9028,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9030,9033,9033,9031,9030,9031,9030,9033,9033,9031,9030,9031,9030,9031,9030,9033,9033,9033,9031,9030,0,0,0,0,10127,10127,10127,10127,9045,9045,10127,10127,10127,0,0,0,10128,10128,10128,10128,9048,10128,10128,10128,0,0,0,0,0,0,0,0,0,9050,9053,9053,9053,9051,9050,9051,9050,9053,9051,9050,9053,9053,9053,0,0,0,0,0,0,0,9059,9062,9062,9062,9062,9060,9059,9062,9062,9060,9059,9062,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9066,9066,9067,9067,9066,9066,9066,9066,9067,9066,9067,9066,9066,9066,9066,9066,9066,9066,9066,9066,9067,9067,9066,9066,9066,9066,9067,9066,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9088,9090,9090,9091,9091,9088,9090,9088,9090,9088,9090,9088,9090,9091,9088,9090,9091,9088,9090,9088,9090,9088,9090,9088,9090,9088,9090,9088,9090,9088,9090,9088,9090,9088,9090,9091,9091,9088,9090,9088,9090,9088,9090,9088,9090,9091,9088,9090,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9131,9133,9133,9134,9134,9131,9133,9131,9133,9131,9133,9131,9133,9134,9131,9133,9134,9131,9133,9131,9133,9131,9133,9131,9133,9131,9133,9131,9133,9131,9133,9131,9133,9131,9133,9134,9134,9131,9133,9131,9133,9131,9133,9131,9133,9134,9131,9133,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9174,10129,10129,9174,9174,9174,9174,10129,9174,10129,9174,9174,9174,9174,9174,9174,9174,9174,9174,10129,10129,9174,9174,9174,9174,10129,9174,0,0,0,10130,10130,10130,10130,9195,10130,10130,10130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9197,9200,9200,9200,9200,9198,9197,9198,9197,9198,9197,9198,9197,9198,9197,9200,9200,9198,9197,9200,0,0,0,0,9212,10131,10131,10131,10131,9212,10131,10131,10131,0,0,0,0,9215,10132,10132,10132,10132,10132,10132,9215,10132,0,0,0,10133,10133,10133,10133,9218,10133,10133,10133,0,0,0,10134,10134,10134,10134,9220,10134,10134,10134,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9222,9225,9225,9223,9222,9223,9222,9225,9225,9223,9222,9223,9222,9223,9222,9223,9222,9223,9222,9225,9225,9225,0,0,0,0,0,0,0,9239,9242,9242,9242,9240,9239,9240,9239,9242,9242,9242,9242,0,0,0,10135,10135,10135,10135,9246,10135,10135,10135,0,0,0,0,0,9248,9250,9250,9251,9251,9251,9251,9251,9251,9251,0,0,0,0,0,0,0,0,0,0,10136,10136,9253,9253,9253,10136,10136,9253,9253,9253,10136,10136,9253,9253,10136,0,0,0,0,0,0,0,9262,9265,9265,9265,9265,9265,9265,9265,9263,9262,9263,9262,0,0,0,0,0,0,0,9269,9272,9272,9272,9272,9272,9272,9272,9270,9269,9270,9269,0,0,0,0,0,9276,9279,9279,9279,9279,9279,9279,9277,9276,9279,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,73,73,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,73,0,73,0,73,0,73,0,73,0,73,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,0,73,73,73,73,0,0,0,0,0,0,9314,9316,9316,9317,9317,9317,9317,9316,9317,9317,9317,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9320,9323,9323,9321,9320,9321,9320,9321,9320,9323,9321,9320,9323,9321,9320,9321,9320,9321,9320,9323,9323,9321,9320,9323,9321,9320,9321,9320,9321,9320,9321,9320,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9347,9350,9350,9348,9347,9348,9347,9348,9347,9350,9350,9348,9347,9348,9347,9350,9350,9348,9347,9348,9347,9350,9348,9347,0,0,0,0,0,9366,9369,9369,9367,9366,9369,9369,9369,9369,9369,0,0,0,0,0,0,0,0,0,9371,9374,9374,9374,9374,9372,9371,9372,9371,9372,9371,9374,9374,9374,0,0,0,0,0,0,0,0,0,9380,9383,9383,9381,9380,9381,9380,9381,9380,9383,9383,9383,9383,9383,0,0,0,0,0,0,0,0,0,9389,9392,9392,9390,9389,9390,9389,9390,9389,9392,9392,9392,9392,9392,0,0,0,0,0,0,0,0,0,9398,9401,9401,9399,9398,9399,9398,9399,9398,9401,9401,9401,9401,9401,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9407,9410,9410,9410,9410,9408,9407,9408,9407,9408,9407,9408,9407,9410,9410,9408,9407,9408,9407,9408,9407,9408,9407,9410,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9426,9429,9429,9429,9429,9427,9426,9427,9426,9427,9426,9429,9429,9427,9426,9427,9426,9427,9426,9429,0,0,0,0,0,0,0,0,0,0,0,9441,9441,9441,9442,9442,9442,9442,9441,9441,9441,9441,9441,9442,9442,9441,9441,9442,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9452,9454,9452,9454,9454,9455,9455,9455,9455,9452,9454,9452,9454,9452,9454,9452,9454,9452,9454,9455,9455,9452,9454,9452,9454,9455,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9473,9475,9473,9475,9475,9476,9476,9476,9476,9473,9475,9473,9475,9473,9475,9473,9475,9473,9475,9476,9476,9473,9475,9473,9475,9476,0,0,0,0,0,0,0,0,0,0,0,9494,9494,10137,10137,10137,10137,9494,9494,9494,9494,9494,10137,10137,9494,9494,10137,0,0,0,0,0,9504,9507,9507,9507,9507,9505,9504,9507,9507,9507,0,0,0,0,0,0,0,0,0,0,0,9509,9511,9509,9511,9511,9512,9512,9512,9512,9509,9511,9509,9511,9512,9512,9512,0,0,0,0,0,9520,9523,9523,9523,9523,9521,9520,9523,9523,9523,0,0,0,0,0,9525,9528,9528,9528,9528,9526,9525,9528,9528,9528,0,0,0,0,0,9530,9533,9533,9533,9533,9531,9530,9533,9533,9533,0,0,0,0,0,9535,9538,9538,9538,9538,9536,9535,9538,9538,9538,0,0,0,0,0,9540,9543,9543,9543,9543,9541,9540,9543,9543,9543,0,0,0,0,0,9545,9548,9548,9548,9548,9546,9545,9548,9548,9548,0,0,0,0,0,9550,9553,9553,9553,9553,9551,9550,9553,9553,9553,0,0,0,0,0,9555,9558,9558,9558,9558,9556,9555,9558,9558,9558,0,0,0,0,0,9560,9563,9563,9563,9563,9561,9560,9563,9563,9563,0,0,0,0,0,9565,9568,9568,9568,9568,9566,9565,9568,9568,9568,0,0,0,0,0,9570,9573,9573,9573,9573,9571,9570,9573,9573,9573,0,0,0,0,0,9575,9578,9578,9578,9578,9576,9575,9578,9578,9578,0,0,0,0,0,9580,9583,9583,9583,9583,9581,9580,9583,9583,9583,0,0,0,0,0,9585,9588,9588,9588,9588,9586,9585,9588,9588,9588,0,0,0,10138,10138,10138,10138,9590,10138,10138,10138,0,0,0,0,10139,10139,9592,10139,10139,9592,10139,10139,10139,0,0,0,10140,10140,9595,10140,10140,10140,10140,10140,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,74,0,74,0,74,0,74,0,74,0,74,74,0,74,0,74,0,74,0,74,0,74,0,74,0,74,0,74,74,0,74,0,74,0,74,0,74,0,74,0,74,0,74,74,74,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9617,9620,9620,9618,9617,9618,9617,9618,9617,9618,9617,9618,9617,9618,9617,9620,9620,9618,9617,9618,9617,9618,9617,9620,9620,9620,9618,9617,9618,9617,9618,9617,9618,9617,0,0,0,0,0,9646,9649,9649,9647,9646,9649,9649,9649,9649,9649,0,0,0,0,0,9651,9654,9654,9654,9654,9652,9651,9654,9654,9654,0,0,0,0,0,0,9656,9660,9660,9660,9660,9657,9657,9660,9660,9660,9656,0,0,0,10141,10141,10141,10141,9662,10141,10141,10141,0,0,0,0,0,10142,10142,10142,9664,9664,9664,10142,10142,10142,10142,0,0,0,0,0,10143,10143,10143,9668,9668,9668,10143,10143,10143,10143,0,0,0,0,0,10144,10144,10144,9672,9672,9672,10144,10144,10144,10144,0,0,0,0,0,10145,10145,10145,9676,9676,9676,10145,10145,10145,10145,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9680,9681,9681,9680,9680,9681,9680,9681,9680,9680,9680,9680,9680,9680,9680,9680,9681,9681,9681,9680,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9694,9697,9697,9695,9694,9695,9694,9697,9695,9694,9697,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9695,9694,9697,9697,9697,9695,9694,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9721,9724,9724,9722,9721,9722,9721,9724,9722,9721,9724,9722,9721,9722,9721,9722,9721,9722,9721,9722,9721,9722,9721,9722,9721,9722,9721,9724,9724,9724,9722,9721,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10146,10146,9748,9748,10146,9748,10146,9748,9748,9748,9748,9748,9748,9748,9748,10146,10146,10146,9748,0,0,0,0,0,0,0,0,0,0,0,0,0,9761,9767,9767,9767,9762,9762,9762,9762,9761,9767,9762,9762,9762,9762,9761,9767,9767,9767,0,0,0,0,0,0,0,9774,9777,9777,9777,9777,9777,9777,9777,9775,9774,9775,9774,0,0,0,0,0,9781,9784,9784,9782,9781,9784,9784,9784,9784,9784,0,0,0,0,0,10147,10147,10147,10147,9786,9786,9786,10147,10147,10147,0,0,0,0,0,0,10148,10148,10148,10148,9790,9790,9790,9790,10148,10148,10148,0,0,0,0,0,10149,10149,10149,10149,9795,9795,9795,10149,10149,10149,0,0,0,0,0,0,0,0,0,0,0,9799,9802,9802,9800,9799,9802,9802,9802,9802,9800,9799,9800,9799,9802,9800,9799,0,0,0,0,0,0,0,0,0,0,75,75,0,75,0,75,0,75,75,75,0,75,0,75,0,75,75,0,75,0,75,0,75,75,75,75,0,0,0,0,0,9819,9822,9822,9820,9819,9822,9822,9822,9822,9822,0,0,0,0,0,9824,9827,9827,9825,9824,9827,9827,9827,9827,9827,0,0,0,9829,9830,9830,9829,9830,9830,9830,9830,9830,0,0,0,0,0,9832,9835,9835,9835,9835,9833,9832,9835,9835,9835,0,0,0,0,0,9837,9840,9840,9840,9840,9838,9837,9840,9840,9840,0,0,0,9842,10150,10150,10150,10150,10150,10150,10150,0,0,0,9843,9844,9844,9844,9844,9843,9844,9844,9844,0,0,0,10151,10151,10151,10151,9846,10151,10151,10151,0,0,0,9848,9849,9849,9849,9849,9848,9849,9849,9849],"f":"`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}00000000000000000000000000000000000000000000000000000000000000000000000000000{bb}{dc{}}{fc{}}{hc{}}{jc{}}{lc{}}{nc{}}{A`c{}}{Abc{}}{Adc{}}{Afc{}}{Ahc{}}{Ajc{}}{Alc{}}{Anc{}}{B`c{}}{Bbc{}}{Bdc{}}{Bfc{}}{Bhc{}}{Bjc{}}{Blc{}}{Bnc{}}{C`c{}}{Cbc{}}{Cdc{}}{Cfc{}}{Chc{}}{Cjc{}}{Clc{}}{Cnc{}}{D`c{}}{Dbc{}}{Ddc{}}{Dfc{}}{Dhc{}}{Djc{}}{Dlc{}}```{{bb}Dn}`{{dE`}Eb}{{fE`}Eb}{{hE`}Eb}{{jE`}Eb}{{lE`}Eb}{{nE`}Eb}{{A`E`}Eb}{{AbE`}Eb}{{AdE`}Eb}{{AfE`}Eb}{{AhE`}Eb}{{AjE`}Eb}{{AlE`}Eb}{{AnE`}Eb}{{B`E`}Eb}{{BbE`}Eb}{{BdE`}Eb}{{BfE`}Eb}{{BhE`}Eb}{{BjE`}Eb}{{BlE`}Eb}{{BnE`}Eb}{{C`E`}Eb}{{CbE`}Eb}{{CdE`}Eb}{{CfE`}Eb}{{ChE`}Eb}{{CjE`}Eb}{{ClE`}Eb}{{CnE`}Eb}{{D`E`}Eb}{{DbE`}Eb}{{DdE`}Eb}{{DfE`}Eb}{{DhE`}Eb}{{DjE`}Eb}{{DlE`}Eb}{{bE`}Eb}{cc{}}00000000000000000000000000000000000000````````{ce{}{}}00000000000000000000000000000000000000``{{}Ed}{{}Ef}{{}Eh}{{}Ej}{{}El}{{}En}{{}F`}{{}Fb}{{}Fd}{{}Ff}{{}Fh}{{}Fj}{{}Fl}{{}Fn}{{}G`}{{}Gb}{{}Gd}{{}Gf}{{}Gh}{{}Gj}{{}Gl}{{}Gn}{{}H`}{{}Hb}{{}Hd}{{}Hf}{{}Hh}{{}Hj}{{}Hl}0{{}Hn}{{}I`}0{{}Ib}0{{}Id}{{}If}`````````{{}d}{{}f}{{}h}{{}j}{{}l}{{}n}{{}A`}{{}Ab}{{}Ad}{{}Af}{{}Ah}{{}Aj}{{}Al}{{}An}{{}B`}{{}Bb}{{}Bd}{{}Bf}{{}Bh}{{}Bj}{{}Bl}{{}Bn}{{}C`}{{}Cb}{{}Cd}{{}Cf}{{}Ch}{{}Cj}{{}Cl}{{}Cn}{{}D`}{{}Db}{{}Dd}{{}Df}{{}Dh}{{}Dj}{{}Dl}{{}Ih}``{{}{{Ij{Ih}}}}``{c{{Il{e}}}{}{}}00000000000000000000000000000000000000{In{{Il{b`}}}}111111111111111111111111111111111111111`{cJ`{}}00000000000000000000000000000000000000```````````````````````````````````````````{EdJb}`{EdJd}`{EdJf}{ce{}{}}0`{EdJh}`{EdJj}`{EdJl}`{EdJn}`{EdK`}{cc{}}`{{EdKb}Kd}{Ed{{`{{Kh{}{{Kf{Kd}}}}}}}}`{EdKj}`{EdKl}`{EdKn};`{{EdKb}L`}{Ed{{`{{Kh{}{{Kf{L`}}}}}}}}`{{EdKb}Lb}{Ed{{`{{Kh{}{{Kf{Lb}}}}}}}}`{EdLd}`{EdLf}`{EdLh}`{EdLj}`{EdLl}`{EdLn}`{EdM`}`{EdMb}`{EdMd}`{EdMf}`{EdMh}`{{EdKb}Mj}{Ed{{`{{Kh{}{{Kf{Mj}}}}}}}}`{EdMl}`{EdMn}`{EdN`}`{EdNb}`{EdNd}`{EdNf}`{EdNh}`{EdNj}`{EdNl}{c{{Il{e}}}{}{}}0{cJ`{}}`````{NnO`}{Ob{{Of{Od}}}}{{ObOh}Ob}{ce{}{}}0{cc{}}1665`````{{OjOh}Oj}{OlOn}{Oj{{Ab{A`}}}}4434998`````{{AdOh}Ad}{AfAh}{Ad{{Al{Aj}}}}7767<<;```{{AnOh}An}88{An{{AAb{AA`}}}}89>>=`````{{AAdOh}AAd}::{AAfAAh}{AAd{{AAl{AAj}}}};<{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AAnOh}AAn}??{AB`ABb}{AAn{{ABf{ABd}}}}{cc{}}{ce{}{}}665```{{ABhOh}ABh}11{ABh{{ABl{ABj}}}}32887`````{{ABnOh}ABn}33{AC`ACb}{ABn{{ACf{ACd}}}}65;;:```{{AChOh}ACh}6676<<;`````{{ACjOh}ACj}778{AClACn}{ACj{{ADb{AD`}}}}9??>```{{ADdOh}ADd}::;{ADd{{ADh{ADf}}}};{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ADjOh}ADj}>>?{ADlADn}{ADj{{AEb{AE`}}}}{ce{}{}}554```{{AEdOh}AEd}11{cc{}}2776```{{AEfOh}AEf}3313887`````{{AEhOh}AEh}4424{AEjAEl}{AEh{{AF`{AEn}}}};;:`````{{AFbOh}AFb}7757{AFdAFf}{AFb{{AFj{AFh}}}}>>=`````{{AFlOh}AFl}::8:{AFnAG`}{AFl{{AGd{AGb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AGfOh}AGf}??=?{AGhAGj}{AGf{{AGn{AGl}}}}443`````{{AH`Oh}AH`}{ce{}{}}0{cc{}}1{AHbAHd}{AH`{{AHh{AHf}}}}998`````{{AHjOh}AHj}4434{AHlAHn}{AHj{{AIb{AI`}}}}<<;`````{{AIdOh}AId}7767{AIfAIh}{AId{{AIl{AIj}}}}??>`````{{AInOh}AIn}::9:{AJ`AJb}{AIn{{AJf{AJd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AJhOh}AJh}??>?{AJjAJl}{AJh{{AK`{AJn}}}}443`````{{AKbOh}AKb}{ce{}{}}0{cc{}}1{AKdAKf}{AKb{{AKj{AKh}}}}998```3323{AKlAKn}::9```{{AL`Oh}AL`}5545;;:`````{{ALbOh}ALb}6656{ALdALf}{ALb{{ALj{ALh}}}}>>=`````{{ALlOh}ALl}9989{ALnAM`}{ALl{{AMd{AMb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMfOh}AMf}>>=>{AMhAMj}{AMf{{AMn{AMl}}}}443`````{{AN`Oh}AN`}{ce{}{}}0{cc{}}1{ANbANd}{AN`{{ANh{ANf}}}}998`````{{ANjOh}ANj}4434{ANlANn}{ANj{{AOb{AO`}}}}<<;`````{{AOdOh}AOd}7767{AOfAOh}{AOd{{AOl{AOj}}}}??>`````{{AOnOh}AOn}::9:{B`Bb}{AOn{{Bf{Bd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BhOh}Bh}??>?{BjBl}{Bh{{BA`{Bn}}}}443```{{BAbOh}BAb}{ce{}{}}0{cc{}}1{BAb{{BAf{BAd}}}}887`````````````````````````````````````````22`{EfBAh}`{EfBAj}`{EfBAl}`{EfBAn}`{EfBB`}`{EfBBb}`{EfBBd}`{EfBBf}`{EfBBh}`{EfBBj}`{EfBBl}`{EfBBn}`{EfBC`}`{EfBCb}`{EfBCd}`{EfBCf}{cc{}}`{EfBCh}`{EfBCj}{ce{}{}}`{EfBCl}`{EfBCn}`{EfBD`}`{EfBDb}`{EfBDd}`{EfBDf}`{EfBDh}`{EfBDj}`{EfBDl}`{EfBDn}`{EfBE`}`{EfBEb}`{EfBEd}`{EfBEf}`{EfBEh}`{EfBEj}`{EfBEl}`{EfBEn}{c{{Il{e}}}{}{}}0{cJ`{}}`{EfBF`}`{EfBFb}`{EfBFd}`{EfBFf}`````````````````````````{{BFhOh}BFh}{ce{}{}}0{BFjBFl}{BFh{{BG`{BFn}}}}{BFjBGb}{BFh{{BGd{BFn}}}}{BFjBGf}{BFh{{BGh{BFn}}}}{BFjBGj}{BFh{{BGl{BFn}}}}{BFjBGn}{BFh{{BH`{BFn}}}}{BFjBHb}{BFh{{BHd{BFn}}}}{BFjBHf}{BFh{{BHh{BFn}}}}{BFjBHj}{BFh{{BHl{BFn}}}}{BFjBHn}{BFh{{BI`{BFn}}}}{BFjBIb}{BFh{{BId{BFn}}}}{BFjBIf}{BFh{{BIh{BFn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{BIjOh}BIj}3343{BIlBIn}{BIj{{BJb{BJ`}}}}{BIlBJd}{BIj{{BJf{BJ`}}}}665`````{{BJhOh}BJh}88{BJjBJl}{BJh{{BK`{BJn}}}};:998`````{{BKbOh}BKb};;{BKdBKf}{BKb{{BKj{BKh}}}}>=<<;`````{{BKlOh}BKl}>>?>{BKnBL`}{BKl{{BLd{BLb}}}}??>`````{{BLfOh}BLf}{ce{}{}}0{BLhBLj}{BLf{{BLn{BLl}}}}{cc{}}3{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BM`Oh}BM`}66{BMbBMd}{BM`{{BMh{BMf}}}}58443`````{{BMjOh}BMj}9969{BMlBMn}{BMj{{BNb{BN`}}}}776`````{{BNdOh}BNd}<<{BNfBNh}{BNd{{BNl{BNj}}}};>::9`````{{BNnOh}BNn}??{BO`BOb}{BNn{{BOf{BOd}}}}>{ce{}{}}>>=`````{{BOhOh}BOh}11{cc{}}2{BOjBOl}{BOh{{C`{BOn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CbOh}Cb}77{CdCf}{Cb{{Cj{Ch}}}}79443`````{{ClOh}Cl}::{CnCA`}{Cl{{CAd{CAb}}}}:<776`````{{CAfOh}CAf}==;={CAhCAj}{CAf{{CAn{CAl}}}}::9`````{{CB`Oh}CB`}{ce{}{}}0{CBbCBd}{CB`{{CBh{CBf}}}}{cc{}}3??>`````{{CBjOh}CBj}44{CBlCBn}{CBj{{CCb{CC`}}}}36{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{CCdCCf}{CCh{{CCl{CCj}}}}{CCdCCn}{CCh{{CD`{CCj}}}}{{CChOh}CCh}=={CCdCDb}{CCh{{CDd{CCj}}}}{CCdCDf}{CCh{{CDh{CCj}}}}>{ce{}{}}{CCdCDj}{CCh{{CDl{CCj}}}}{CCdCDn}{CCh{{CE`{CCj}}}}??>`````{{CEbOh}CEb}55{cc{}}6{CEdCEf}{CEb{{CEj{CEh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{CElOh}CEl};;5;{CEnCF`}{CEl{{CFd{CFb}}}}{CEnCFf}{CEl{{CFh{CFb}}}}665```````{{CFjOh}CFj}{ce{}{}}0;0{CFlCFn}{CFj{{CGb{CG`}}}}{CFlCGd}{CFj{{CGf{CG`}}}}<<;`````{CGhCGj}{CGl{{CH`{CGn}}}}{{CGlOh}CGl}77{cc{}}8{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{CHbOh}CHb};;3;{CHdCHf}{CHb{{CHj{CHh}}}}{CHdCHl}{CHb{{CHn{CHh}}}}{CHdCI`}{CHdCIb}{CHb{{CId{CHh}}}}{CHb{{CIf{CHh}}}}{CHdCIh}{CHb{{CIj{CHh}}}}{CHdCIl}{CHb{{CIn{CHh}}}}>>=````{{CJ`Oh}CJ`}{ce{}{}}0{cc{}}1{CJ`{{CJd{CJb}}}}{CJ`{{CJf{CJb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{CJhOh}CJh}6656{CJjCJl}{CJh{{CK`{CJn}}}}{CJjCKb}{CJh{{CKd{CJn}}}}665````::9:{CKfCKh}{CKfCKj}887````<<;<{CKlCKn}{CKlCL`}::9`````{CLbCLd}{CLf{{CLj{CLh}}}}{{CLfOh}CLf}{ce{}{}}0{cc{}}1??>``````{{CLlOh}CLl}2212{CLnCM`}{CLnCMb}{CLl{{CMf{CMd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````{{CMhOh}CMh}8878{CMjCMl}{CMjCMn}{CMh{{CNb{CN`}}}}554```````{{CNdOh}CNd}<<;<{CNfCNh}{CNd{{CNl{CNj}}}}{CNfCNn}{CNd{{CO`{CNj}}}}::9```{ce{}{}}0{cc{}}1{CObCOd}==<`````{{COfOh}COf}3323{COhCOj}{COf{{COn{COl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````{{D`Oh}D`}8878{DbDd}{D`{{Dh{Df}}}}{DbDj}554```;;:;{DlDn}665```````````{{DA`Oh}DA`}=={DAbDAd}{DA`{{DAh{DAf}}}}{DAbDAj}{DA`{{DAl{DAf}}}}{cc{}}{ce{}{}}{DAbDAn}{DA`{{DB`{DAf}}}}{DAbDBb}{DA`{{DBd{DAf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{DBfOh}DBf}77{DBhDBj}{DBf{{DBn{DBl}}}}:9{DBhDC`}{DBf{{DCb{DBl}}}}665{DBhDCd}{DBf{{DCf{DBl}}}}`````{{DChOh}DCh}>>?>998{DCjDCl}{DCh{{DD`{DCn}}}}`````{{DDbOh}DDb}{ce{}{}}0{cc{}}1>>={DDdDDf}{DDb{{DDj{DDh}}}}`````{{DDlOh}DDl}4434{c{{Il{e}}}{}{}}0{cJ`{}}{DDnDE`}{DDl{{DEd{DEb}}}}`````{{DEfOh}DEf}9989443{DEhDEj}{DEf{{DEn{DEl}}}}````````````````````````````{EhDF`}`{EhDFb}==`{EhDFd}`{EhDFf}`{EhDFh}`{EhDFj}`{EhDFl}`{EhDFn}`{EhDG`}`{EhDGb}{cc{}}`{EhDGd}`{EhDGf}`{EhDGh}`{EhDGj}`{EhDGl}{ce{}{}}`{EhDGn}`{EhDH`}`{EhDHb}`{EhDHd}`{EhDHf}`{EhDHh}`{EhDHj}`{EhDHl}`{EhDHn}`{EhDI`}{c{{Il{e}}}{}{}}0`{EhDIb}{cJ`{}}``````````{{DIdOh}DId}>>{cc{}}?44{DIfDIh}{DId{{DIl{DIj}}}}{DIfDIn}{DId{{DJ`{DIj}}}}{DIfDJb}{DIfDJd}{DId{{DJf{DIj}}}}9```````````````````{DJhDJj}{DJl{{DK`{DJn}}}}{DJhDKb}{DJl{{DKd{DJn}}}}{DJhDKf}{DJl{{DKh{DJn}}}}{DJhDKj}{DJl{{DKl{DJn}}}}{DJhDKn}{DJl{{DL`{DJn}}}}{DJhDLb}{DJl{{DLd{DJn}}}}{DJhDLf}{DJl{{DLh{DJn}}}}{DJhDLj}{DJl{{DLl{DJn}}}}{{DJlOh}DJl}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}`````{DLnDM`}{DMb{{DMf{DMd}}}}{{DMbOh}DMb}6656443`````````````{{DMhOh}DMh}77{DMjDMl}{DMh{{DN`{DMn}}}}{DMjDNb}{DMh{{DNd{DMn}}}}{DMjDNf}{DMh{{DNh{DMn}}}}{DMjDNj}{DMh{{DNl{DMn}}}}{DMjDNn}{DMh{{DO`{DMn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````{{DObOh}DOb}3343{DOdDOf}{DOb{{DOj{DOh}}}}{DOdDOl}{DOb{{DOn{DOh}}}}{DOdE`}{DOb{{Eb{DOh}}}}{DOdEd}{DOb{{Ef{DOh}}}}{DOdEh}{DOb{{Ej{DOh}}}}{DOdEl}{DOb{{En{DOh}}}}{DOdEA`}{DOb{{EAb{DOh}}}}{DOdEAd}{DOb{{EAf{DOh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{EAhOh}EAh}{ce{}{}}0{cc{}}1{EAjEAl}{EAh{{EB`{EAn}}}}{EAjEBb}{EAh{{EBd{EAn}}}}{EAjEBf}{EAh{{EBh{EAn}}}}{EAjEBj}{EAh{{EBl{EAn}}}}{EAjEBn}{EAh{{EC`{EAn}}}}{EAjECb}{EAh{{ECd{EAn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ECfOh}ECf}{ce{}{}}0{EChECj}{ECf{{ECn{ECl}}}}{cc{}}3665`````````{ED`EDb}{EDd{{EDh{EDf}}}}{ED`EDj}{EDd{{EDl{EDf}}}}{ED`EDn}{EDd{{EE`{EDf}}}}{{EDdOh}EDd}::7:==<`````````{EEbEEd}{EEf{{EEj{EEh}}}}{EEbEEl}{EEf{{EEn{EEh}}}}{EEbEF`}{EEf{{EFb{EEh}}}}{{EEfOh}EEf}{ce{}{}}0?0{c{{Il{e}}}{}{}}0{cJ`{}}```````{EFdEFf}{EFh{{EFl{EFj}}}}{EFdEFn}{EFh{{EG`{EFj}}}}{{EFhOh}EFh}77{cc{}}8776`````````{{EGbOh}EGb}9919{EGdEGf}{EGb{{EGj{EGh}}}}{EGdEGl}{EGb{{EGn{EGh}}}}{EGdEH`}{EGb{{EHb{EGh}}}}>>=````````{EHd{{EHh{EHf}}}}{EHd{{EHj{EHf}}}}{EHd{{EHl{EHf}}}}{EHd{{EHn{EHf}}}}{EHd{{EI`{EHf}}}}{EHd{{EIb{EHf}}}}{{EHdOh}EHd}{ce{}{}}0?0{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{EIdEIf}{EIh{{EIl{EIj}}}}{EIdEIn}{EIh{{EJ`{EIj}}}}{EIdEJb}{EIh{{EJd{EIj}}}}{EIdEJf}{EIh{{EJh{EIj}}}}{EIdEJj}{EIh{{EJl{EIj}}}}{EIdEJn}{EIh{{EK`{EIj}}}}{{EIhOh}EIh}??{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}````````{EKbEKd}{EKbEKf}{EKbEKh}{EKbEKj}{EKbEKl}{EKbEKn}8898776````````{EL`ELb}{EL`ELd}{EL`ELf}{EL`ELh}{EL`ELj}{EL`ELl}>>?>==<`````````````{{ELnOh}ELn}??{cc{}}{ce{}{}}{EM`EMb}{ELn{{EMf{EMd}}}}{EM`EMh}{ELn{{EMj{EMd}}}}{EM`EMl}{ELn{{EMn{EMd}}}}{EM`EN`}{ELn{{ENb{EMd}}}}{EM`ENd}{ELn{{ENf{EMd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```<<=<{ENhENj}221```{ENlENn}>>?>332```>>?>{EO`EOb}443```{EOdEOf}{ce{}{}}0{cc{}}1776`````{{EOhOh}EOh}2212{EOjEOl}{EOh{{F`{EOn}}}}::9`````{{FbOh}Fb}5545{FdFf}{Fb{{Fj{Fh}}}}==<`````````{FlFn}{FA`{{FAd{FAb}}}}{FlFAf}{FA`{{FAh{FAb}}}}{FlFAj}{FA`{{FAl{FAb}}}}{{FA`Oh}FA`}>>=>{c{{Il{e}}}{}{}}0{cJ`{}}`````````{FAnFB`}{FBb{{FBf{FBd}}}}{FAnFBh}{FBb{{FBj{FBd}}}}{FAnFBl}{FBb{{FBn{FBd}}}}{{FBbOh}FBb}{ce{}{}}0{cc{}}1::9`````````{FC`FCb}{FCd{{FCh{FCf}}}}{FC`FCj}{FCd{{FCl{FCf}}}}{FC`FCn}{FCd{{FD`{FCf}}}}{{FCdOh}FCd}8878{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{FDbOh}FDb};;:;22{FDdFDf}{FDb{{FDj{FDh}}}}{FDdFDl}{FDb{{FDn{FDh}}}}{FDdFE`}{FDb{{FEb{FDh}}}}{FDdFEd}{FDb{{FEf{FDh}}}}9`````````````````````````````````````````{ce{}{}}0`{EjFEh}`{EjFEj}`{EjFEl}`{EjFEn}`{EjFF`}`{EjFFb}`{EjFFd}`{EjFFf}`{EjFFh}`{EjFFj}`{EjFFl}`{EjFFn}`{EjFG`}`{EjFGb}`{EjFGd}`{EjFGf}`{EjFGh}`{EjFGj}`{EjFGl}`{EjFGn}`{EjFH`}`{EjFHb}`{EjFHd}`{EjFHf}`{EjFHh}`{EjFHj}`{EjFHl}`{EjFHn}`{EjFI`}`{EjFIb}`{EjFId}{cc{}}{ce{}{}}`{EjFIf}`{EjFIh}`{EjFIj}`{EjFIl}`{EjFIn}`{EjFJ`}`{EjFJb}`{EjFJd}`{EjFJf}{c{{Il{e}}}{}{}}0{cJ`{}}````;;{FJhFJj}{FJhFJl}>=332```=={FJnFK`}?>443`````{{FKbOh}FKb}??{FKdFKf}{FKb{{FKj{FKh}}}}{cc{}}{ce{}{}}998`````{{FKlOh}FKl}11{FKnFL`}{FKl{{FLd{FLb}}}}43<<;`````{{FLfOh}FLf}44{FLhFLj}{FLf{{FLn{FLl}}}}76??>`````{{FM`Oh}FM`}77{FMbFMd}{FM`{{FMh{FMf}}}}:9{c{{Il{e}}}{}{}}0{cJ`{}}```;;{FMjFMl}=<221`````{{FMnOh}FMn}=={FN`FNb}{FMn{{FNf{FNd}}}}{cc{}}{ce{}{}}776`````{{FNhOh}FNh}11{FNjFNl}{FNh{{FO`{FNn}}}}43::9`````{{FObOh}FOb}44{FOdFOf}{FOb{{FOj{FOh}}}}76==<`````{{FOlOh}FOl}77{FOnG`}{FOl{{Gd{Gb}}}}:9{c{{Il{e}}}{}{}}0{cJ`{}}```;;{GfGh}=<221`````<<{GjGl}{GjGn}{GjGA`}{cc{}}{ce{}{}}776```00{GAbGAd}21887`````11{GAfGAh}{GAfGAj}{GAfGAl}54;;:```44{GAnGB`}65<<;```````````````````````````{{GBbOh}GBb}66{GBdGBf}{GBb{{GBj{GBh}}}}{GBdGBl}{GBb{{GBn{GBh}}}}{GBdGC`}{GBb{{GCb{GBh}}}}{GBdGCd}{GBb{{GCf{GBh}}}}{GBdGCh}{GBb{{GCj{GBh}}}}{GBdGCl}{GBb{{GCn{GBh}}}}{GBdGD`}{GBb{{GDb{GBh}}}}{GBdGDd}{GBb{{GDf{GBh}}}}{GBdGDh}{GBb{{GDj{GBh}}}}{GBdGDl}{GBb{{GDn{GBh}}}}{GBdGE`}{GBb{{GEb{GBh}}}}{GBdGEd}{GBb{{GEf{GBh}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````{{GEhOh}GEh}33{GEjGEl}{GEh{{GF`{GEn}}}}{GEjGFb}{GEh{{GFd{GEn}}}}{GEjGFf}{GEh{{GFh{GEn}}}}{GEjGFj}{GEh{{GFl{GEn}}}}{GEjGFn}{GEh{{GG`{GEn}}}}{GEjGGb}{GEh{{GGd{GEn}}}}{GEjGGf}{GEh{{GGh{GEn}}}}{GEjGGj}{GEh{{GGl{GEn}}}}{GEjGGn}{GEh{{GH`{GEn}}}}{GEjGHb}{GEh{{GHd{GEn}}}}{GEjGHf}{GEh{{GHh{GEn}}}}{GEjGHj}{GEh{{GHl{GEn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````22{GHnGI`}{GHnGIb}{GHnGId}{GHnGIf}{GHnGIh}{GHnGIj}{GHnGIl}{GHnGIn}{GHnGJ`}{GHnGJb}{GHnGJd}{GHnGJf}?>==<`````>>{GJhGJj}{GJhGJl}{GJhGJn}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````22{GK`GKb}{GK`GKd}{GK`GKf}65443```````````````````````````{{GKhOh}GKh}66{GKjGKl}{GKh{{GL`{GKn}}}}{GKjGLb}{GKh{{GLd{GKn}}}}{GKjGLf}{GKh{{GLh{GKn}}}}{GKjGLj}{GKh{{GLl{GKn}}}}{GKjGLn}{GKh{{GM`{GKn}}}}{GKjGMb}{GKh{{GMd{GKn}}}}{GKjGMf}{GKh{{GMh{GKn}}}}{GKjGMj}{GKh{{GMl{GKn}}}}{GKjGMn}{GKh{{GN`{GKn}}}}{GKjGNb}{GKh{{GNd{GKn}}}}{GKjGNf}{GKh{{GNh{GKn}}}}{GKjGNj}{GKh{{GNl{GKn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{GNnOh}GNn}33{GO`GOb}{GNn{{GOf{GOd}}}}{GO`GOh}{GNn{{GOj{GOd}}}}87665```77{GOlGOn}98776```88{H`Hb}:9887`````{{HdOh}Hd}::{HfHh}{Hd{{Hl{Hj}}}}=<;;:`````{{HnOh}Hn}=={HA`HAb}{Hn{{HAf{HAd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```22{HAhHAj}43221`````{{HAlOh}HAl}44{HAnHB`}{HAl{{HBd{HBb}}}}76554`````{{HBfOh}HBf}77{HBhHBj}{HBf{{HBn{HBl}}}}:9887`````{HC`HCb}{HCd{{HCh{HCf}}}}{{HCdOh}HCd}<<=<;;:`````{{HCjOh}HCj}==>={HClHCn}{HCj{{HDb{HD`}}}}>>=`````{{HDdOh}HDd}{ce{}{}}0{cc{}}1{HDfHDh}{HDd{{HDl{HDj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{HDnOh}HDn}6656{HE`HEb}{HDn{{HEf{HEd}}}}443`````{{HEhOh}HEh}9989{HEjHEl}{HEh{{HF`{HEn}}}}776``````{{HFbOh}HFb}<<{HFdHFf}{HFb{{HFj{HFh}}}}=>{HFdHFl};;:`````{{HFnOh}HFn}{ce{}{}}0{cc{}}1{HG`HGb}{HFn{{HGf{HGd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```5545{HGhHGj}221`````{{HGlOh}HGl}7767{HGnHH`}{HGl{{HHd{HHb}}}}554`````````{{HHfOh}HHf}::9:{HHhHHj}{HHf{{HHn{HHl}}}}{HHhHI`}{HHf{{HIb{HHl}}}}{HHhHId}{HHf{{HIf{HHl}}}}<<;```{ElHIh}{ce{}{}}0{cc{}}1??>```````````{{HIjOh}HIj}22{HIlHIn}{HIj{{HJb{HJ`}}}}{HIlHJd}{HIj{{HJf{HJ`}}}}{HIlHJh}{HIj{{HJj{HJ`}}}}{HIlHJl}{HIj{{HJn{HJ`}}}}9:{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````````````````````````````````````````{EnHK`}==`{EnHKb}=`{{EnKb}HKd}{En{{`{{Kh{}{{Kf{HKd}}}}}}}}`{EnHKf}`{EnHKh}`{EnHKj}`{{EnKb}HKl}{En{{`{{Kh{}{{Kf{HKl}}}}}}}}`{EnHKn}`{EnHL`}`{EnHLb}`{EnHLd}`{EnHLf}`{EnHLh}`{EnHLj}`{EnHLl}`{EnHLn}`{{EnKb}HM`}{En{{`{{Kh{}{{Kf{HM`}}}}}}}}`{{EnKb}HMb}{En{{`{{Kh{}{{Kf{HMb}}}}}}}}`{EnHMd}`{EnHMf}`{EnHMh}`{{EnKb}HMj}{En{{`{{Kh{}{{Kf{HMj}}}}}}}}`{EnHMl}`{EnHMn}`{EnHN`}`{EnHNb}`{EnHNd}`{EnHNf}`{EnHNh}`{EnHNj}`{EnHNl}`{{EnKb}HNn}{En{{`{{Kh{}{{Kf{HNn}}}}}}}}`{{EnKb}HO`}{En{{`{{Kh{}{{Kf{HO`}}}}}}}}`{{EnKb}HOb}{En{{`{{Kh{}{{Kf{HOb}}}}}}}}`{EnHOd}`{EnHOf}`{EnHOh}{ce{}{}}`{EnHOj}`{{EnKb}HOl}{En{{`{{Kh{}{{Kf{HOl}}}}}}}}`{{EnKb}HOn}{En{{`{{Kh{}{{Kf{HOn}}}}}}}}`{EnI`}`{EnIb}`{EnId}`{EnIf}`{EnIh}`{EnIj}`{EnIl}`{EnIn}`{EnIA`}`{EnIAb}`{EnIAd}`{EnIAf}`{{EnKb}IAh}{En{{`{{Kh{}{{Kf{IAh}}}}}}}}`{{EnKb}IAj}{En{{`{{Kh{}{{Kf{IAj}}}}}}}}`{{EnKb}IAl}{En{{`{{Kh{}{{Kf{IAl}}}}}}}}`{{EnKb}IAn}{En{{`{{Kh{}{{Kf{IAn}}}}}}}}`{EnIB`}`{EnIBb}`{EnIBd}`{EnIBf}`{EnIBh}`{EnIBj}`{EnIBl}`{EnIBn}`{EnIC`}{c{{Il{e}}}{}{}}0{cJ`{}}```````{ICbICd}{ICf{{ICj{ICh}}}}{ICbICl}{ICf{{ICn{ICh}}}}{{ICfOh}ICf}{ce{}{}}0{cc{}}1887`````{{ID`Oh}ID`}22{IDbIDd}{ID`{{IDh{IDf}}}}34;;:`````````````{{IDjOh}IDj}554{IDlIDn}{IDj{{IEb{IE`}}}}{IDlIEd}{IDj{{IEf{IE`}}}}{IDlIEh}{IDj{{IEj{IE`}}}}{IDlIEl}{IDj{{IEn{IE`}}}}={IDlIF`}{IDj{{IFb{IE`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{IFdOh}IFd}{ce{}{}}0{cc{}}{IFfIFh}{IFd{{IFl{IFj}}}}3665`````{{IFnOh}IFn}443{IG`IGb}{IFn{{IGf{IGd}}}}6998`````{{IGhOh}IGh}776{IGjIGl}{IGh{{IH`{IGn}}}}9<<;```998{IHbIHd}:==<```::9{IHfIHh};>>=```;;:{IHjIHl}<??>```<<;{IHnII`}={c{{Il{e}}}{}{}}0{cJ`{}}```??>{IIbIId}{ce{}{}}332```00{cc{}}{IIfIIh}2554```221{IIjIIl}3665```332{IInIJ`}4776```443{IJbIJd}5887```554{IJfIJh}6998``````````````{{IJjOh}IJj}776{IJlIJn}{IJj{{IKb{IK`}}}}{IJlIKd}{IJj{{IKf{IK`}}}}{IJlIKh}{IJlIKj}{IJj{{IKl{IK`}}}}{IJlIKn}{IJj{{IL`{IK`}}}}{IJlILb}{IJj{{ILd{IK`}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ILfOh}ILf}33{cc{}}4{ILhILj}{ILf{{ILn{ILl}}}}554``````{{IM`Oh}IM`}773{IMbIMd}{IM`{{IMh{IMf}}}}{IMbIMj}:998``````{{IMlOh}IMl};;7{IMnIN`}{IMl{{INd{INb}}}}{IMnINf}>==<``````{{INhOh}INh}??;{INjINl}{INh{{IO`{INn}}}}{INjIOb}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{IOdOh}IOd}33{cc{}}4{IOfIOh}{IOd{{IOl{IOj}}}}554`````662{IOnJ`}{IOnJb}{IOnJd}9887`````995{JfJh}{JfJj}{JfJl}<;;:`````<<8{JnJA`}{JnJAb}{JnJAd}?>>=```??;{JAfJAh}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```22?{JAjJAl}3221```33{cc{}}{JAnJB`}5443``````````551{JBbJBd}{JBbJBf}{JBbJBh}{JBbJBj}{JBbJBl}{JBbJBn}{JBbJC`}{JBbJCb}=<<;``````````==9{JCdJCf}{JCdJCh}{JCdJCj}{JCdJCl}{JCdJCn}{JCdJD`}{JCdJDb}{JCdJDd}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````22{cc{}}{JDfJDh}{JDfJDj}{JDfJDl}{JDfJDn}{JDfJE`}{JDfJEb}{JDfJEd}{JDfJEf};::9```````````````{{JEhOh}JEh}<<9{JEh{{JEl{JEj}}}}{JEh{{JEn{JEj}}}}{JEh{{JF`{JEj}}}}{JEh{{JFb{JEj}}}}{JEh{{JFd{JEj}}}}{JEh{{JFf{JEj}}}}{JEh{{JFh{JEj}}}}{ce{}{}}{JEh{{JFj{JEj}}}}{JEh{{JFl{JEj}}}}{JEh{{JFn{JEj}}}}{JEh{{JG`{JEj}}}}{JEh{{JGb{JEj}}}}{JEh{{JGd{JEj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````{{JGfOh}JGf}99{cc{}}{JGhJGj}{JGf{{JGn{JGl}}}}{JGhJH`}{JGf{{JHb{JGl}}}}{JGhJHd}{JGf{{JHf{JGl}}}}{JGhJHh}{JGf{{JHj{JGl}}}}{JGhJHl}{JGf{{JHn{JGl}}}}{JGhJI`}{JGf{{JIb{JGl}}}}{JGhJId}{JGf{{JIf{JGl}}}}{ce{}{}}{JGhJIh}{JGf{{JIj{JGl}}}}{JGhJIl}{JGf{{JIn{JGl}}}}{JGhJJ`}{JGf{{JJb{JGl}}}}{JGhJJd}{JGf{{JJf{JGl}}}}{JGhJJh}{JGf{{JJj{JGl}}}}{JGhJJl}{JGf{{JJn{JGl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````{{JK`Oh}JK`}??{cc{}}{JKbJKd}{JK`{{JKh{JKf}}}}{JKbJKj}{JK`{{JKl{JKf}}}}{JKbJKn}{JK`{{JL`{JKf}}}}{JKbJLb}{JK`{{JLd{JKf}}}}{JKbJLf}{JK`{{JLh{JKf}}}}{JKbJLj}{JK`{{JLl{JKf}}}}{JKbJLn}{JK`{{JM`{JKf}}}}{ce{}{}}{JKbJMb}{JK`{{JMd{JKf}}}}{JKbJMf}{JK`{{JMh{JKf}}}}{JKbJMj}{JK`{{JMl{JKf}}}}{JKbJMn}{JK`{{JN`{JKf}}}}{JKbJNb}{JK`{{JNd{JKf}}}}{JKbJNf}{JK`{{JNh{JKf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````>>{cc{}}{JNjJNl}{JNjJNn}{JNjJO`}{JNjJOb}{JNjJOd}{JNjJOf}{JNjJOh}{ce{}{}}{JNjJOj}{JNjJOl}{JNjJOn}{JNjK`}{JNjKb}{JNjKd}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````88{cc{}}{KfKh}{KfKj}{KfKl}{KfKn}{KfKA`}{KfKAb}{KfKAd}{ce{}{}}{KfKAf}{KfKAh}{KfKAj}{KfKAl}{KfKAn}{KfKB`}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````88{cc{}}{KBbKBd}{KBbKBf}{KBbKBh}{KBbKBj}{KBbKBl}{KBbKBn}{KBbKC`}{ce{}{}}{KBbKCb}{KBbKCd}{KBbKCf}{KBbKCh}{KBbKCj}{KBbKCl}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{KCnKD`}{KDb{{KDf{KDd}}}}{KCnKDh}{KDb{{KDj{KDd}}}}{{KDbOh}KDb}=={KCnKDl}{KDb{{KDn{KDd}}}}{cc{}}{ce{}{}}::9```````````````{{KE`Oh}KE`}1121{KEbKEd}{KE`{{KEh{KEf}}}}{KEbKEj}{KE`{{KEl{KEf}}}}{KEbKEn}{KE`{{KF`{KEf}}}}{KEbKFb}{KE`{{KFd{KEf}}}}{KEbKFf}{KE`{{KFh{KEf}}}}{KEbKFj}{KE`{{KFl{KEf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{KFnOh}KFn}{ce{}{}}0{cc{}}1{KG`KGb}{KFn{{KGf{KGd}}}}665```3323{KGhKGj}776```4434{KGlKGn}887```5545{KH`KHb}998```6656{KHdKHf}::9```7767{KHhKHj};;:```8878{KHlKHn}<<;```9989{KI`KIb}==<```::9:{KIdKIf}>>=```;;:;{KIhKIj}??>```<<;<{KIlKIn}{c{{Il{e}}}{}{}}0{cJ`{}}```??>?{KJ`KJb}221```{ce{}{}}0{cc{}}1{KJdKJf}554```2212{KJhKJj}665````````````{{KJlOh}KJl}4434{KJnKK`}{KJl{{KKd{KKb}}}}{KJnKKf}{KJnKKh}{KJl{{KKj{KKb}}}}{KJnKKl}{KJl{{KKn{KKb}}}}{KJnKL`}{KJl{{KLb{KKb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{KLdOh}KLd}{ce{}{}}0{cc{}}1{KLfKLh}{KLd{{KLl{KLj}}}}665`````{{KLnOh}KLn}443477{KM`KMb}{KLn{{KMf{KMd}}}}8```````{{KMhOh}KMh}7767{KMjKMl}{KMh{{KN`{KMn}}}}{KMjKNb}{KMh{{KNd{KMn}}}}>>=```````{{KNfOh}KNf}<<;<{KNhKNj}{KNf{{KNn{KNl}}}}{KNhKO`}{KNf{{KOb{KNl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{KOdOh}KOd}{ce{}{}}0{cc{}}1{KOfKOh}{KOd{{KOl{KOj}}}}{KOfKOn}{KOd{{L`{KOj}}}}887`````5545{LbLd}{LbLf}{LbLh};;:`````8878{LjLl}{LjLn}{LjLA`}>>=`````;;:;{LAbLAd}{LAbLAf}{LAbLAh}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{ce{}{}}0{cc{}}1{LAjLAl}{LAjLAn}{LAjLB`}{LAjLBb}{LAjLBd}{LAjLBf}{LAjLBh}::9`````````8878{LBjLBl}{LBjLBn}{LBjLC`}{LBjLCb}{LBjLCd}{LBjLCf}{LBjLCh}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{ce{}{}}0{cc{}}1{LCjLCl}{LCjLCn}{LCjLD`}{LCjLDb}{LCjLDd}{LCjLDf}{LCjLDh}::9``````````````88`{{F`Kb}LDj}{F`{{`{{Kh{}{{Kf{LDj}}}}}}}}`{F`LDl}:;`{{F`Kb}LDn}{F`{{`{{Kh{}{{Kf{LDn}}}}}}}}`{F`LE`}`{F`LEb}`{F`LEd}`{{F`Kb}LEf}{F`{{`{{Kh{}{{Kf{LEf}}}}}}}}`{F`LEh}`{F`LEj}`{F`LEl}{c{{Il{e}}}{}{}}0{cJ`{}}`{{F`Kb}LEn}{F`{{`{{Kh{}{{Kf{LEn}}}}}}}}`{{F`Kb}LF`}{F`{{`{{Kh{}{{Kf{LF`}}}}}}}}`{{F`Kb}LFb}{F`{{`{{Kh{}{{Kf{LFb}}}}}}}}```{{LFdOh}LFd}{ce{}{}}0{cc{}}1::9`````{{LFfOh}LFf}22{LFhLFj}{LFf{{LFn{LFl}}}}34==<```{{LG`Oh}LG`}5545>>=```5545{LGbLGd}??>````6656{LGfLGh}{LGfLGj}{c{{Il{e}}}{}{}}0{cJ`{}}```::9:{LGlLGn}221```{{LH`Oh}LH`}<<;<332```{{LHbOh}LHb}==<={LHb{{LHf{LHd}}}}554```{{LHhOh}LHh}??>?{LHh{{LHl{LHj}}}}776```{{LHnOh}LHn}{ce{}{}}0{cc{}}1{LHn{{LIb{LI`}}}};;:```{{LIdOh}LId}3323<<;```{{LIfOh}LIf}4434==<```{{LIhOh}LIh}5545>>=````````````````````````````````````````````````````````````````````````````````````````````````````````````````````55`{FbLIj}`{FbLIl}`{FbLIn}`{FbLJ`}`{FbLJb}9`{FbLJd}`{FbLJf}`{FbLJh}`{FbLJj}>`{FbLJl}`{FbLJn}`{FbLK`}`{FbLKb}`{FbLKd}`{FbLKf}`{FbLKh}`{FbLKj}`{FbLKl}`{FbLKn}`{FbLL`}`{FbLLb}`{FbLLd}`{FbLLf}`{FbLLh}`{FbLLj}`{FbLLl}`{FbLLn}`{FbLM`}`{FbLMb}`{FbLMd}`{FbLMf}`{FbLMh}`{FbLMj}`{FbLMl}`{FbLMn}`{FbLN`}`{FbLNb}`{FbLNd}`{FbLNf}`{FbLNh}`{FbLNj}`{FbLNl}`{FbLNn}`{FbLO`}`{FbLOb}`{FbLOd}`{FbLOf}`{FbLOh}`{FbLOj}`{FbLOl}`{FbLOn}`{FbM`}`{FbMb}`{FbMd}`{FbMf}`{FbMh}`{FbMj}`{FbMl}`{FbMn}`{FbMA`}`{FbMAb}`{FbMAd}`{FbMAf}`{FbMAh}`{FbMAj}`{FbMAl}`{FbMAn}`{FbMB`}`{FbMBb}`{FbMBd}`{FbMBf}`{FbMBh}`{FbMBj}`{FbMBl}`{FbMBn}`{FbMC`}`{FbMCb}`{FbMCd}`{FbMCf}`{FbMCh}`{FbMCj}`{FbMCl}`{FbMCn}`{FbMD`}`{FbMDb}`{FbMDd}`{FbMDf}`{FbMDh}`{FbMDj}`{FbMDl}`{FbMDn}`{FbME`}`{FbMEb}`{FbMEd}`{FbMEf}`{FbMEh}`{FbMEj}`{FbMEl}`{FbMEn}`{FbMF`}`{FbMFb}`{FbMFd}`{FbMFf}`{FbMFh}`{FbMFj}`{FbMFl}`{FbMFn}`{FbMG`}`{FbMGb}`{FbMGd}`{FbMGf}`{FbMGh}`{FbMGj}{c{{Il{e}}}{}{}}0{cJ`{}}`{FbMGl}`{FbMGn}```````````{{MH`Oh}MH`}{ce{}{}}0{MHbMHd}{MH`{{MHh{MHf}}}}{MHbMHj}{MH`{{MHl{MHf}}}}{MHbMHn}{MH`{{MI`{MHf}}}}{cc{}}7{MHbMIb}{MH`{{MId{MHf}}}}>>=`````````{{MIfOh}MIf}{MIhMIj}{MIf{{MIn{MIl}}}}<<5<{MIhMJ`}{MIf{{MJb{MIl}}}}{MIhMJd}{MIf{{MJf{MIl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{MJhOh}MJh}{ce{}{}}0=0{MJjMJl}{MJh{{MK`{MJn}}}}554```````````{{MKbOh}MKb}33{MKdMKf}{MKb{{MKj{MKh}}}}{MKdMKl}{MKb{{MKn{MKh}}}}{MKdML`}{MKb{{MLb{MKh}}}}{cc{}}:{MKdMLd}{MKb{{MLf{MKh}}}}??>`````{{MLhOh}MLh}=={MLjMLl}{MLh{{MM`{MLn}}}}5?{c{{Il{e}}}{}{}}0{cJ`{}}````{{MMbOh}MMb}{ce{}{}}090{MMb{{MMf{MMd}}}}{MMb{{MMh{MMd}}}}554```````{{MMjOh}MMj}33<3{MMlMMn}{MMj{{MNb{MN`}}}}{MMlMNd}{MMj{{MNf{MN`}}}}::9```````{{MNhOh}MNh}88{cc{}}9{MNjMNl}{MNh{{MO`{MNn}}}}{MNjMOb}{MNh{{MOd{MNn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}````??6?{MOfMOh}{MOfMOj}332`````{{MOlOh}MOl}{ce{}{}}0:0{MOnN`}{MOl{{Nd{Nb}}}}776`````{{NfOh}Nf}33=3{NhNj}{Nf{{Nn{Nl}}}}::9`````{{NA`Oh}NA`}66{cc{}}7{NAbNAd}{NA`{{NAh{NAf}}}}>>=`````{{NAjOh}NAj}::3:{NAlNAn}{NAj{{NBb{NB`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{NBdOh}NBd}??8?{NBfNBh}{NBd{{NBl{NBj}}}}443`````{{NBnOh}NBn}{ce{}{}}0<0{NC`NCb}{NBn{{NCf{NCd}}}}887`````{{NChOh}NCh}33?3{NCjNCl}{NCh{{ND`{NCn}}}};;:`````{{NDbOh}NDb}66{cc{}}7{NDdNDf}{NDb{{NDj{NDh}}}}??>`````{{NDlOh}NDl}::3:{NDnNE`}{NDl{{NEd{NEb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{NEfOh}NEf}??8?{NEhNEj}{NEf{{NEn{NEl}}}}443`````{{NF`Oh}NF`}{ce{}{}}0<0{NFbNFd}{NF`{{NFh{NFf}}}}887```22>2{NFjNFl}998```33?3{NFnNG`}::9```44{cc{}}5{NGbNGd}<<;```6616{NGfNGh}==<```7727{NGjNGl}>>=```8838{NGnNH`}??>```9949{NHbNHd}{c{{Il{e}}}{}{}}0{cJ`{}}```<<7<{NHfNHh}221```==8={NHjNHl}332```>>9>{NHnNI`}443```??:?{NIbNId}554```{ce{}{}}0<0{NIfNIh}776```11=1{NIjNIl}887```22>2{NInNJ`}998```33?3{NJbNJd}::9```44{cc{}}5{NJfNJh}<<;```6616{NJjNJl}==<```7727{NJnNK`}>>=```8838{NKbNKd}??>```9949{NKfNKh}{c{{Il{e}}}{}{}}0{cJ`{}}```<<7<{NKjNKl}221```==8={NKnNL`}332```>>9>{NLbNLd}443```??:?{NLfNLh}554```{ce{}{}}0<0{NLjNLl}776```11=1{NLnNM`}887```22>2{NMbNMd}998```33?3{NMfNMh}::9```44{cc{}}5{NMjNMl}<<;```6616{NMnNN`}==<```7727{NNbNNd}>>=```8838{NNfNNh}??>```9949{NNjNNl}{c{{Il{e}}}{}{}}0{cJ`{}}```<<7<{NNnNO`}221```==8={NObNOd}332```>>9>{NOfNOh}443```??:?{NOjNOl}554```{ce{}{}}0<0{NOnO`}776```11=1{ObOd}887```22>2{OfOh}998```33?3{OjOl}::9```44{cc{}}5{OnOA`}<<;```6616{OAbOAd}==<```7727{OAfOAh}>>=```8838{OAjOAl}??>```9949{OAnOB`}{c{{Il{e}}}{}{}}0{cJ`{}}```<<7<{OBbOBd}221```==8={OBfOBh}332```>>9>{OBjOBl}443````??:?{OBnOC`}{OBnOCb}665```{ce{}{}}0=0{OCdOCf}887````11>1{OChOCj}{OChOCl}::9```33{cc{}}4{OCnOD`}<<;```5515{ODbODd}==<``````````````````````66{ODfODh}{ODfODj}{ODfODl}{ODfODn}{ODfOE`}{ODfOEb}{ODfOEd}{ODfOEf}{ODfOEh}{ODfOEj}<{ce{}{}}{ODfOEl}{ODfOEn}{ODfOF`}{ODfOFb}{ODfOFd}{ODfOFf}{c{{Il{e}}}{}{}}0{cJ`{}}{ODfOFh}{ODfOFj}{ODfOFl}{ODfOFn}``````````<<{cc{}}={OG`OGb}{OG`OGd}{OG`OGf}{OG`OGh}{OG`OGj}{OG`OGl}{OG`OGn}==<{OG`OH`}```````````{ce{}{}}0{OHbOHd}:1{OHbOHf}{OHbOHh}{OHbOHj}{OHbOHl}{OHbOHn}{OHbOI`}{OHbOIb}{OHbOId}{c{{Il{e}}}{}{}}0{cJ`{}}````````````````;;{OIfOIh}{OIfOIj}{OIfOIl}{OIfOIn}{OIfOJ`}{OIfOJb}{OIfOJd}{OIfOJf}{OIfOJh}{cc{}}{ce{}{}}{OIfOJj}{OIfOJl}{OIfOJn}??>{OIfOK`}{OIfOKb}```5565{OKdOKf}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````````88{OKhOKj}{OKhOKl}{OKhOKn}{OKhOL`}{OKhOLb}{OKhOLd}{OKhOLf}{OKhOLh}{OKhOLj}{OKhOLl}{cc{}}{ce{}{}}{OKhOLn}{OKhOM`}{OKhOMb}{OKhOMd}{OKhOMf}{OKhOMh}{c{{Il{e}}}{}{}}0{cJ`{}}{OKhOMj}{OKhOMl}{OKhOMn}{OKhON`}``````````<<=<{ONbONd}{ONbONf}{ONbONh}{ONbONj}{ONbONl}{ONbONn}{ONbOO`}<<;{ONbOOb}```````````{ce{}{}}0{OOdOOf}{cc{}}2{OOdOOh}{OOdOOj}{OOdOOl}{OOdOOn}{OOdA`}{OOdAb}{OOdAd}{OOdAf}{c{{Il{e}}}{}{}}0{cJ`{}}````````````````<<{AhAj}{AhAl}{AhAn}{AhAA`}{AhAAb}{AhAAd}{AhAAf}{AhAAh}{AhAAj}{cc{}}{ce{}{}}{AhAAl}{AhAAn}{AhAB`}??>{AhABb}{AhABd}```5565{ABfABh}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````8898{ABjABl}{ABjABn}{ABjAC`}{ABjACb}{ABjACd}{ABjACf}{ABjACh}{ABjACj}{ABjACl}{ABjACn}{ABjAD`}{ABjADb}{ABjADd}{ABjADf}??>{ABjADh}{ABjADj}``````{ce{}{}}0{cc{}}1{ADlADn}{ADlAE`}{ADlAEb}{ADlAEd}{c{{Il{e}}}{}{}}0{cJ`{}}```7767{AEfAEh}221```8878{AEjAEl}332```9989{AEnAF`}443```::9:{AFbAFd}554```;;:;{AFfAFh}665```<<;<{AFjAFl}776```==<={AFnAG`}887```>>=>{AGbAGd}998```??>?{AGfAGh}::9```{ce{}{}}0{cc{}}1{AGjAGl}==<```2212{AGnAH`}>>=```3323{AHbAHd}??>```4434{AHfAHh}{c{{Il{e}}}{}{}}0{cJ`{}}```7767{AHjAHl}221```8878{AHnAI`}332```9989{AIbAId}443`````{{AIfOh}AIf};;:;{AIhAIj}{AIf{{AIn{AIl}}}}776```==<=776{AJ`AJb}```>>=>887{AJdAJf}```??>?998{AJhAJj}```{ce{}{}}0{cc{}}1<<;{AJlAJn}```2212==<{AK`AKb}```3323>>={AKdAKf}```4434??>{AKhAKj}```5545{c{{Il{e}}}{}{}}0{cJ`{}}{AKlAKn}```8878221{AL`ALb}``````````9989{ALdALf}{ALdALh}{ALdALj}{ALdALl}{ALdALn}{ALdAM`}{ALdAMb}{ALdAMd};;:`````{{AMfOh}AMf}{ce{}{}}0{cc{}}1{AMhAMj}{AMf{{AMn{AMl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AN`Oh}AN`}6656{ANbANd}{AN`{{ANh{ANf}}}}443```````````````````````````````````````````````````````````````````88`{FdANj}`{FdANl}`{FdANn}`{FdAO`}`{FdAOb}`{FdAOd}`{FdAOf}`{FdAOh}`{FdAOj}`{FdAOl}`{FdAOn}`{FdAA`}`{FdAAb}`{FdAAd}`{FdAAf}`{FdAAh}`{FdAAj}`{FdAAl}`{FdAAn}`{FdAAA`}`{FdAAAb}`{FdAAAd}`{FdAAAf}`{FdAAAh}`{FdAAAj}`{FdAAAl}`{FdAAAn}`{FdAAB`}`{FdAABb}`{FdAABd}`{FdAABf}`{FdAABh}`{FdAABj}{cc{}}`{FdAABl}`{FdAABn}`{FdAAC`}`{FdAACb}`{FdAACd}`{FdAACf}`{FdAACh}`{FdAACj}`{FdAACl}`{FdAACn}`{FdAAD`}`{FdAADb}`{FdAADd}`{FdAADf}`{FdAADh}`{FdAADj}`{FdAADl}`{FdAADn}`{FdAAE`}`{FdAAEb}`{FdAAEd}`{FdAAEf}`{FdAAEh}`{FdAAEj}`{FdAAEl}`{FdAAEn}`{FdAAF`}`{FdAAFb}`{FdAAFd}`{FdAAFf}`{FdAAFh}`{FdAAFj}{ce{}{}}`{FdAAFl}{c{{Il{e}}}{}{}}0{cJ`{}}````{{AAFnOh}AAFn}44{AAFn{{AAGb{AAG`}}}}{cc{}}{AAFn{{AAGd{AAG`}}}}7554`````````{{AAGfOh}AAGf}88{AAGhAAGj}{AAGf{{AAGn{AAGl}}}}{AAGhAAH`}{AAGf{{AAHb{AAGl}}}}{AAGhAAHd}{AAGf{{AAHf{AAGl}}}}8><<;`````````{{AAHhOh}AAHh}??{AAHjAAHl}{AAHh{{AAI`{AAHn}}}}{AAHjAAIb}{AAHh{{AAId{AAHn}}}}{AAHjAAIf}{AAHh{{AAIh{AAHn}}}}?{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{AAIjOh}AAIj}33{cc{}}4{AAIlAAIn}{AAIj{{AAJb{AAJ`}}}}{AAIlAAJd}{AAIj{{AAJf{AAJ`}}}}776```````{{AAJhOh}AAJh}99{AAJh{{AAJl{AAJj}}}}6{AAJh{{AAJn{AAJj}}}}{AAJh{{AAK`{AAJj}}}}{AAJh{{AAKb{AAJj}}}}={AAJh{{AAKd{AAJj}}}}==<`````````````{{AAKfOh}AAKf}??{AAKhAAKj}{AAKf{{AAKn{AAKl}}}}={AAKhAAL`}{AAKf{{AALb{AAKl}}}}{AAKhAALd}{AAKf{{AALf{AAKl}}}}{AAKhAALh}{AAKf{{AALj{AAKl}}}}{ce{}{}}{AAKhAALl}{AAKf{{AALn{AAKl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````44{AAM`AAMb}{AAM`AAMd}{cc{}}{AAM`AAMf}{AAM`AAMh}{AAM`AAMj}{AAM`AAMl};{AAM`AAMn}998````<<{AAN`AANb}{AAN`AANd}7>;;:```>>{AANfAANh}8?<<;`````{{AANjOh}AANj}{ce{}{}}0{AANlAANn}{AANj{{AAOb{AAO`}}}}<2{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{AAOdOh}AAOd}55{AAOfAAOh}{AAOd{{AAOl{AAOj}}}}{AAOfAAOn}{AAOd{{AB`{AAOj}}}}{AAOfABb}{AAOd{{ABd{AAOj}}}}{cc{}}<998```````{{ABfOh}ABf}==1{ABf{{ABj{ABh}}}}{ABlABn}{ABf{{ABA`{ABh}}}}{ABlABAb}{ce{}{}}??>`````{{ABAdOh}ABAd}11{ABAfABAh}{ABAd{{ABAl{ABAj}}}}93{c{{Il{e}}}{}{}}0{cJ`{}}```55;{ABAnABB`}6221```````{{ABBbOh}ABBb}77={ABBb{{ABBf{ABBd}}}}{ABBhABBj}{ABBb{{ABBl{ABBd}}}}{ABBhABBn};776`````{{ABC`Oh}ABC`}<<{ABCbABCd}{ABC`{{ABCh{ABCf}}}}{cc{}}?;;:`````{{ABCjOh}ABCj}{ce{}{}}0{ABClABCn}{ABCj{{ABDb{ABD`}}}}42??>````````{{ABDdOh}ABDd}33{ABDd{{ABDh{ABDf}}}}{ABDd{{ABDj{ABDf}}}}{ABDd{{ABDl{ABDf}}}}{ABDd{{ABDn{ABDf}}}}{ABDd{{ABE`{ABDf}}}}{ABDd{{ABEb{ABDf}}}};9{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{ABEdOh}ABEd}<<{ABEfABEh}{ABEd{{ABEl{ABEj}}}}{ABEfABEn}{ABEd{{ABF`{ABEj}}}}{ABEfABFb}{ABEd{{ABFd{ABEj}}}}{ABEfABFf}{ABEd{{ABFh{ABEj}}}}{ABEfABFj}{ABEd{{ABFl{ABEj}}}}{ABEfABFn}{ABEd{{ABG`{ABEj}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}````````22{ABGbABGd}{ABGbABGf}{ABGbABGh}{ABGbABGj}{ABGbABGl}{ABGbABGn}98776````88{ABH`ABHb}{ABH`ABHd};:998```::{ABHfABHh}<;::9````;;{ABHjABHl}{ABHjABHn}>=<<;```=={ABI`ABIb}?>==<```>>{ABIdABIf}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```22{ABIhABIj}43221```````{{ABIlOh}ABIl}44{ABInABJ`}{ABIl{{ABJd{ABJb}}}}{ABInABJf}{ABIl{{ABJh{ABJb}}}}98776`````{{ABJjOh}ABJj}99{ABJlABJn}{ABJj{{ABKb{ABK`}}}}<;::9`````{{ABKdOh}ABKd}<<{ABKfABKh}{ABKd{{ABKl{ABKj}}}}?>==<`````{{ABKnOh}ABKn}??{ABL`ABLb}{ABKn{{ABLf{ABLd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ABLhOh}ABLh}33{ABLjABLl}{ABLh{{ABM`{ABLn}}}}65443`````{{ABMbOh}ABMb}66{ABMdABMf}{ABMb{{ABMj{ABMh}}}}98776`````{{ABMlOh}ABMl}99{ABMnABN`}{ABMl{{ABNd{ABNb}}}}<;::9```;;<{ABNfABNh}<;;:```<<={ABNjABNl}=<<;```````{{ABNnOh}ABNn}>>?{ABO`ABOb}{ABNn{{ABOf{ABOd}}}}{ABO`ABOh}{ABNn{{ABOj{ABOd}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ABOlOh}ABOl}33{cc{}}{ABOnAC`}{ABOl{{ACd{ACb}}}}6554`````{{ACfOh}ACf}773{AChACj}{ACf{{ACn{ACl}}}}9887`````{{ACA`Oh}ACA`}::6{ACAbACAd}{ACA`{{ACAh{ACAf}}}}<;;:`````{{ACAjOh}ACAj}==9{ACAlACAn}{ACAj{{ACBb{ACB`}}}}?>>=`````{{ACBdOh}ACBd}{ce{}{}}0={ACBfACBh}{ACBd{{ACBl{ACBj}}}}2{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ACBnOh}ACBn}55{cc{}}{ACC`ACCb}{ACBn{{ACCf{ACCd}}}}8554`````{{ACChOh}ACCh}993{ACCjACCl}{ACCh{{ACD`{ACCn}}}};887``````````````{{ACDbOh}ACDb}<<6{ACDdACDf}{ACDdACDh}{ACDb{{ACDl{ACDj}}}}{ACDdACDn}{ACDb{{ACE`{ACDj}}}}{ACDdACEb}{ACDb{{ACEd{ACDj}}}}{ACDdACEf}{ACDb{{ACEh{ACDj}}}}{ACDdACEj}{ACDb{{ACEl{ACDj}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ACEnOh}ACEn}33{cc{}}{ACF`ACFb}{ACEn{{ACFf{ACFd}}}}6554`````{{ACFhOh}ACFh}773{ACFjACFl}{ACFh{{ACG`{ACFn}}}}9887`````{{ACGbOh}ACGb}::6{ACGdACGf}{ACGb{{ACGj{ACGh}}}}<;;:`````{{ACGlOh}ACGl}==9{ACGnACH`}{ACGl{{ACHd{ACHb}}}}?>>=`````{{ACHfOh}ACHf}{ce{}{}}0={ACHhACHj}{ACHf{{ACHn{ACHl}}}}2{c{{Il{e}}}{}{}}0{cJ`{}}```````{{ACI`Oh}ACI`}55{cc{}}{ACIbACId}{ACI`{{ACIh{ACIf}}}}{ACIbACIj}{ACI`{{ACIl{ACIf}}}}:776````````{{ACInOh}ACIn};;{ACJ`ACJb}{ACJ`ACJd}{ACIn{{ACJh{ACJf}}}}8>{ACJ`ACJj}{ACIn{{ACJl{ACJf}}}}==<`````{{ACJnOh}ACJn}{ce{}{}}0<{ACK`ACKb}{ACJn{{ACKf{ACKd}}}}2{c{{Il{e}}}{}{}}0{cJ`{}}````````{{ACKhOh}ACKh}55{cc{}}{ACKjACKl}{ACKjACKn}{ACKh{{ACLb{ACL`}}}}{ACKjACLd}{ACKh{{ACLf{ACL`}}}};887`````{{ACLhOh}ACLh}<<6{ACLjACLl}{ACLh{{ACM`{ACLn}}}}>;;:`````{{ACMbOh}ACMb}??9{ACMdACMf}{ACMb{{ACMj{ACMh}}}}{ce{}{}}??>````````{{ACMlOh}ACMl}11={ACMnACN`}{ACMnACNb}{ACMl{{ACNf{ACNd}}}}{ACMnACNh}{ACMl{{ACNj{ACNd}}}}6{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ACNlOh}ACNl}99{cc{}}{ACNnACO`}{ACNl{{ACOd{ACOb}}}}<554```````{{ACOfOh}ACOf}==3{ACOhACOj}{ACOf{{ACOn{ACOl}}}}{ACOhAD`}{ACOf{{ADb{ACOl}}}}{ce{}{}};;:`````{{ADdOh}ADd}119{ADfADh}{ADd{{ADl{ADj}}}}3>>=`````{{ADnOh}ADn}44<{ADA`ADAb}{ADn{{ADAf{ADAd}}}}6{c{{Il{e}}}{}{}}0{cJ`{}}```````{{ADAhOh}ADAh}99{cc{}}{ADAjADAl}{ADAh{{ADB`{ADAn}}}}{ADAjADBb}{ADAh{{ADBd{ADAn}}}}>776`````{{ADBfOh}ADBf}??5{ADBhADBj}{ADBf{{ADBn{ADBl}}}}{ce{}{}};;:``````{{ADC`Oh}ADC`}119{ADCbADCd}{ADC`{{ADCh{ADCf}}}}{ADCbADCj}4??>`````{{ADClOh}ADCl}55={ADCnADD`}{ADCl{{ADDd{ADDb}}}}7{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{ADDfOh}ADDf}::{cc{}}{ADDhADDj}{ADDf{{ADDn{ADDl}}}}{ADDhADE`}{ADDf{{ADEb{ADDl}}}}{ADDhADEd}{ADDf{{ADEf{ADDl}}}}{ce{}{}}::9`````{{ADEhOh}ADEh}11{ADEjADEl}{ADEh{{ADF`{ADEn}}}}:3==<``````````````````````````````````{{{ADFb{c}}}{}ADFd}{{{ADFf{c}}}Dn{}}{{{ADFh{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADFn{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADG`{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGb{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGd{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGf{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGh{ce}}Dn}{{ADFj{c}}}{ADFlADFd}{}}77{{{ADGj{c}}}{}ADFd}{{{ADGl{c}}}{}ADGn}{{{ADH`{ce}}}{{ADFj{c}}}{ADFlADFd}ADGn}{{{ADHb{ce}}}{{ADFj{c}}}{ADFlADFd}ADGn}{ce{}{}}0{{{ADFh{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADG`{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGb{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGj{c}}e}DnADFdADHd}{{{ADGl{c}}c}Dn{ADGnADHd}}{{{ADFf{c}}c}DnADHd}{cc{}}7{{}ADHf}{{{ADFb{c}}e}ADHh{ADHjADFl}{{ADHn{{ADGj{c}}{ADFj{c}}}{{ADHl{{ADFj{c}}}}}}}}{{{ADH`{ce}}}In{ADFlADFd}ADGn}{{{ADHb{ce}}}In{ADFlADFd}ADGn}{{{ADFh{ce}}}In{ADFlADFd}{}}{{{ADFn{ce}}}In{ADFlADFd}{}}{{{ADG`{ce}}}In{ADFlADFd}{}}{{{ADGb{ce}}}In{ADFlADFd}{}}{{{ADGd{ce}}}In{ADFlADFd}{}}{{{ADGf{ce}}}In{ADFlADFd}{}}{{{ADGh{ce}}}In{ADFlADFd}{}}:{{{ADFb{c}}}{{ADGj{c}}}ADHj}{{{ADFb{c}}}ADHh{ADI`ADFl}}{{}c{}}{{{ADFh{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADFn{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGd{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGf{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGh{ce}}}{{ADFj{c}}}{ADFlADFd}{}}{c{{Il{e}}}{}{}}0{cJ`{}}{{{ADH`{ce}}e}{{ADFj{c}}}{ADFlADFd}ADGn}{{{ADHb{ce}}e}{{ADFj{c}}}{ADFlADFd}ADGn}{{{ADFh{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADFn{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADG`{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGb{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGd{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGf{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADGh{ce}}e}{{ADFj{c}}}{ADFlADFd}{}}{{{ADH`{ce}}}In{ADFlADFd}ADGn}{{{ADHb{ce}}}In{ADFlADFd}ADGn}{{{ADFh{ce}}}In{ADFlADFd}{}}{{{ADFn{ce}}}In{ADFlADFd}{}}{{{ADG`{ce}}}In{ADFlADFd}{}}{{{ADGb{ce}}}In{ADFlADFd}{}}{{{ADGd{ce}}}In{ADFlADFd}{}}{{{ADGf{ce}}}In{ADFlADFd}{}}{{{ADGh{ce}}}In{ADFlADFd}{}}{{{ADFb{c}}e}ADHh{ADI`ADFl}{{ADHn{{ADFj{c}}}{{ADHl{{ADFj{c}}}}}}}}{{{ADFb{c}}e}ADHhADFl{{ADHn{{ADFj{c}}}{{ADHl{{ADFj{c}}}}}}}}```````````````````````{ce{}{}}0`{FfADIb}`{FfADId}`{FfADIf}`{FfADIh}`{FfADIj}`{FfADIl}{cc{}}{FfADIn}{FfADJ`}11111111111011111111111011111111101010101010101010101010101010111110111111111110111111111110111111111110111111111110111111111110111111111110111111111110`{{FfKb}ADIn}{Ff{{`{{Kh{}{{Kf{ADIn}}}}}}}}`{{FfKb}ADJ`}{Ff{{`{{Kh{}{{Kf{ADJ`}}}}}}}}`{FfADJb}>`{FfADJd}`{FfADJf}`{FfADJh}`{FfADJj}`{FfADJl}`{{FfKb}ADJn}{Ff{{`{{Kh{}{{Kf{ADJn}}}}}}}}`{FfADK`}`{FfADKb}`{FfADKd}`{FfADKf}`{FfADKh}`{FfADKj}`{FfADKl}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ADKnOh}ADKn}{ce{}{}}0{ADL`ADLb}{ADKn{{ADLf{ADLd}}}}{cc{}}3665`````{{ADLhOh}ADLh}44{ADLjADLl}{ADLh{{ADM`{ADLn}}}}36998```6636{ADMbADMd}::9`````{{ADMfOh}ADMf}88{ADMhADMj}{ADMf{{ADMn{ADMl}}}}7:==<```{{ADN`Oh}ADN`};;{ADN`{{ADNd{ADNb}}}}9<??>```{{ADNfOh}ADNf}=={ADNf{{ADNj{ADNh}}}};>{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{ADNlOh}ADNl}{ce{}{}}0?{ADNnADO`}{ADNl{{ADOd{ADOb}}}}{ADNnADOf}{ADNl{{ADOh{ADOb}}}}4{ADNnADOj}{ADNl{{ADOl{ADOb}}}}998```````````{{ADOnOh}ADOn}77{cc{}}8{AE`AEb}{ADOn{{AEf{AEd}}}}{AE`AEh}{ADOn{{AEj{AEd}}}}{AE`AEl}{ADOn{{AEn{AEd}}}}{AE`AEA`}{ADOn{{AEAb{AEd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{ce{}{}}0{AEAdAEAf}<1332`````{{AEAhOh}AEAh}22{AEAjAEAl}{AEAh{{AEB`{AEAn}}}}?4665```{{AEBbOh}AEBb}55{cc{}}6{AEBb{{AEBf{AEBd}}}}998```{{AEBhOh}AEBh}8828{AEBh{{AEBl{AEBj}}}};;:```9939{AEBnAEC`}<<;```::4:{AECbAECd}==<`````````````````{{AECfOh}AECf}<<{AEChAECj}{AECf{{AECn{AECl}}}}8{AEChAED`}{AECf{{AEDb{AECl}}}}{AEChAEDd}{AECf{{AEDf{AECl}}}}{ce{}{}}{AEChAEDh}{AECf{{AEDj{AECl}}}}{AEChAEDl}{AECf{{AEDn{AECl}}}}{AEChAEE`}{AECf{{AEEb{AECl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{AEChAEEd}{AECf{{AEEf{AECl}}}}`````{{AEEhOh}AEEh};;{cc{}}<{AEEjAEEl}{AEEh{{AEF`{AEEn}}}}776`````{{AEFbOh}AEFb}??3?{AEFdAEFf}{AEFb{{AEFj{AEFh}}}}::9`````{{AEFlOh}AEFl}{ce{}{}}07{AEFnAEG`}{AEFl{{AEGd{AEGb}}}}2>>=```2292{AEGfAEGh}??>```{{AEGjOh}AEGj}44;4{AEGj{{AEGn{AEGl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{{AEH`Oh}AEH`}88?8{AEH`{{AEHd{AEHb}}}}332```99{cc{}}:{AEHfAEHh}554`````;;1;`{{FhKb}AEHj}`{FhAEHl}{Fh{{`{{Kh{}{{Kf{AEHj}}}}}}}}`{FhAEHn}`{FhAEI`}::9```````{{AEIbOh}AEIb}{ce{}{}}080{AEIdAEIf}{AEIb{{AEIj{AEIh}}}}{AEIdAEIl}{AEIb{{AEIn{AEIh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AEJ`Oh}AEJ`}77{AEJbAEJd}{AEJ`{{AEJh{AEJf}}}}{cc{}}:554```````{{AEJjOh}AEJj};;1{AEJlAEJn}{AEJj{{AEKb{AEK`}}}}={AEJlAEKd}{AEJj{{AEKf{AEK`}}}}::9`````{{AEKhOh}AEKh}{ce{}{}}07{AEKjAEKl}{AEKh{{AEL`{AEKn}}}}2>>=```````````````````2292`{FjAELb}`{FjAELd}`{FjAELf}`{{FjKb}AELh}{Fj{{`{{Kh{}{{Kf{AELh}}}}}}}}`{FjAELj}`{FjAELl}`{FjAELn}`{FjAEM`}`{FjAEMb}`{FjAEMd}`{FjAEMf}`{FjAEMh}`{FjAEMj}`{FjAEMl}`{FjAEMn}`{FjAEN`}{c{{Il{e}}}{}{}}0{cJ`{}}`{FjAENb}`{{FjKb}AENd}{Fj{{`{{Kh{}{{Kf{AENd}}}}}}}}```{{AENfOh}AENf}{ce{}{}}0{cc{}}1{AENf{{AENj{AENh}}}}887```22{AENlAENn}23998```3323{AEO`AEOb}::9```{{AEOdOh}AEOd}5545;;:```{{AEOfOh}AEOf}6656{AEOf{{AEOj{AEOh}}}}==<```{{AEOlOh}AEOl}8878{AEOl{{AF`{AEOn}}}}??>```{{AFbOh}AFb}::9:{AFb{{AFf{AFd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{{AFhOh}AFh}>>=>{AFh{{AFl{AFj}}}}332```{{AFnOh}AFn}{ce{}{}}0{cc{}}1{AFn{{AFAb{AFA`}}}}776```{{AFAdOh}AFAd}3323{AFAd{{AFAh{AFAf}}}}998```{{AFAjOh}AFAj}5545{AFAj{{AFAn{AFAl}}}};;:```{{AFB`Oh}AFB`}7767{AFB`{{AFBd{AFBb}}}}==<```{{AFBfOh}AFBf}9989{AFBf{{AFBj{AFBh}}}}??>```{{AFBlOh}AFBl};;:;{AFBl{{AFC`{AFBn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{{AFCbOh}AFCb}??>?{AFCb{{AFCf{AFCd}}}}332```{{AFChOh}AFCh}{ce{}{}}0{cc{}}1{AFCh{{AFCl{AFCj}}}}776```{{AFCnOh}AFCn}3323887{AFCn{{AFDb{AFD`}}}}```{{AFDdOh}AFDd}5545::9``````````````````````````````55`{FlAFDf}`{{FlKb}AFDh}{Fl{{`{{Kh{}{{Kf{AFDh}}}}}}}}`{FlAFDj}`{FlAFDl}`{FlAFDn}`{FlAFE`}`{FlAFEb}`{FlAFEd}=`{FlAFEf}`{FlAFEh}`{FlAFEj}`{FlAFEl}{ce{}{}}`{FlAFEn}`{FlAFF`}`{FlAFFb}`{FlAFFd}`{FlAFFf}`{FlAFFh}`{FlAFFj}`{FlAFFl}`{FlAFFn}`{FlAFG`}`{FlAFGb}`{FlAFGd}`{FlAFGf}`{FlAFGh}`{FlAFGj}`{FlAFGl}{c{{Il{e}}}{}{}}0`{FlAFGn}{cJ`{}}`````````````{{AFH`Oh}AFH`}{ce{}{}}0{cc{}}1{AFHbAFHd}{AFH`{{AFHh{AFHf}}}}{AFHbAFHj}{AFH`{{AFHl{AFHf}}}}{AFHbAFHn}{AFH`{{AFI`{AFHf}}}}{AFHbAFIb}{AFH`{{AFId{AFHf}}}}{AFHbAFIf}{AFH`{{AFIh{AFHf}}}}??=```````{{AFIjOh}AFIj}<<{AFIlAFIn}{AFIj{{AFJb{AFJ`}}}}{AFIlAFJd}{AFIj{{AFJf{AFJ`}}}}?{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````````````````{AFJhAFJj}{AFJl{{AFK`{AFJn}}}}{AFJhAFKb}{AFJl{{AFKd{AFJn}}}}{AFJhAFKf}{AFJl{{AFKh{AFJn}}}}{{AFJlOh}AFJl}99{AFJhAFKj}{AFJl{{AFKl{AFJn}}}}{AFJl{{AFKn{AFJn}}}}{cc{}}{AFJl{{AFL`{AFJn}}}}>{AFJhAFLb}{AFJl{{AFLd{AFJn}}}}{AFJhAFLf}{AFJl{{AFLh{AFJn}}}}{AFJhAFLj}{AFJl{{AFLl{AFJn}}}}{AFJhAFLn}{AFJl{{AFM`{AFJn}}}}{AFJhAFMb}{AFJl{{AFMd{AFJn}}}}{AFJhAFMf}{AFJl{{AFMh{AFJn}}}}{AFJhAFMj}{AFJl{{AFMl{AFJn}}}}{AFJl{{AFMn{AFJn}}}}{c{{Il{e}}}{}{}}0{AFJhAFN`}{AFJl{{AFNb{AFJn}}}}{cJ`{}}`````{{AFNdOh}AFNd}{ce{}{}}0{AFNfAFNh}{AFNd{{AFNl{AFNj}}}}{cc{}}3885`````{{AFNnOh}AFNn}44{AFO`AFOb}{AFNn{{AFOf{AFOd}}}}36;;8`````````````````{{AFOhOh}AFOh}77{AFOjAFOl}{AFOh{{AG`{AFOn}}}}{AFOjAGb}{AFOh{{AGd{AFOn}}}}8;{AFOjAGf}{AFOh{{AGh{AFOn}}}}{AFOjAGj}{AFOh{{AGl{AFOn}}}}{AFOjAGn}{AFOh{{AGA`{AFOn}}}}{c{{Il{e}}}{}{}}0{AFOjAGAb}{AFOh{{AGAd{AFOn}}}}{AFOjAGAf}{AFOh{{AGAh{AFOn}}}}{cJ`{}}```````{ce{}{}}0{cc{}}1{AGAjAGAl}{AGAjAGAn}{AGAjAGB`}::{AGAjAGBb}{AGAjAGBd}7```````````{{AGBfOh}AGBf}7767{AGBhAGBj}{AGBf{{AGBn{AGBl}}}}{AGBhAGC`}{AGBf{{AGCb{AGBl}}}}{AGBhAGCd}{AGBf{{AGCf{AGBl}}}}{AGBhAGCh}{AGBf{{AGCj{AGBl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}````````````````````{AGCl{{AGD`{AGCn}}}}{{AGClOh}AGCl}{ce{}{}}0{AGCl{{AGDb{AGCn}}}}{AGCl{{AGDd{AGCn}}}}{AGCl{{AGDf{AGCn}}}}{cc{}}{AGCl{{AGDh{AGCn}}}}5{AGCl{{AGDj{AGCn}}}}{AGCl{{AGDl{AGCn}}}}{AGCl{{AGDn{AGCn}}}}{AGCl{{AGE`{AGCn}}}}{AGCl{{AGEb{AGCn}}}}{AGCl{{AGEd{AGCn}}}}{AGCl{{AGEf{AGCn}}}}{AGCl{{AGEh{AGCn}}}}{AGCl{{AGEj{AGCn}}}}{AGCl{{AGEl{AGCn}}}}{AGCl{{AGEn{AGCn}}}}{c{{Il{e}}}{}{}}0{AGCl{{AGF`{AGCn}}}}{AGCl{{AGFb{AGCn}}}}{cJ`{}}```````````````````````````````````````{AGFdAGFf}{AGFh{{AGFl{AGFj}}}}{{AGFhOh}AGFh}{ce{}{}}0{AGFdAGFn}{AGFh{{AGG`{AGFj}}}}{AGFdAGGb}{AGFh{{AGGd{AGFj}}}}{AGFdAGGf}{AGFh{{AGGh{AGFj}}}}{cc{}}{AGFdAGGj}{AGFh{{AGGl{AGFj}}}}9{AGFdAGGn}{AGFh{{AGH`{AGFj}}}}{AGFdAGHb}{AGFh{{AGHd{AGFj}}}}{AGFdAGHf}{AGFh{{AGHh{AGFj}}}}{AGFdAGHj}{AGFh{{AGHl{AGFj}}}}{AGFdAGHn}{AGFh{{AGI`{AGFj}}}}{AGFdAGIb}{AGFh{{AGId{AGFj}}}}{AGFdAGIf}{AGFh{{AGIh{AGFj}}}}{AGFdAGIj}{AGFh{{AGIl{AGFj}}}}{AGFdAGIn}{AGFh{{AGJ`{AGFj}}}}{AGFdAGJb}{AGFh{{AGJd{AGFj}}}}{AGFdAGJf}{AGFh{{AGJh{AGFj}}}}{c{{Il{e}}}{}{}}0{AGFdAGJj}{AGFh{{AGJl{AGFj}}}}{AGFdAGJn}{AGFh{{AGK`{AGFj}}}}{cJ`{}}````````````````````{AGKbAGKd}{ce{}{}}0{AGKbAGKf}{AGKbAGKh}{AGKbAGKj}{cc{}}{AGKbAGKl}5{AGKbAGKn}{AGKbAGL`}{AGKbAGLb}{AGKbAGLd}{AGKbAGLf}{AGKbAGLh}{AGKbAGLj}{AGKbAGLl}{AGKbAGLn}{AGKbAGM`}{AGKbAGMb}{c{{Il{e}}}{}{}}0{AGKbAGMd}{AGKbAGMf}{cJ`{}}````````````````````{AGMhAGMj}{ce{}{}}0{AGMhAGMl}{AGMhAGMn}{AGMhAGN`}{cc{}}{AGMhAGNb}5{AGMhAGNd}{AGMhAGNf}{AGMhAGNh}{AGMhAGNj}{AGMhAGNl}{AGMhAGNn}{AGMhAGO`}{AGMhAGOb}{AGMhAGOd}{AGMhAGOf}{AGMhAGOh}{c{{Il{e}}}{}{}}0{AGMhAGOj}{AGMhAGOl}{cJ`{}}```{ce{}{}}0{cc{}}1{AGOnAH`}663```````{{AHbOh}AHb}3323{AHdAHf}{AHb{{AHj{AHh}}}}{AHdAHl}{AHb{{AHn{AHh}}}};;8`````{{AHA`Oh}AHA`}8878{AHAbAHAd}{AHA`{{AHAh{AHAf}}}}>>;`````{{AHAjOh}AHAj};;:;{AHAlAHAn}{AHAj{{AHBb{AHB`}}}}{c{{Il{e}}}{}{}}0?`````{{AHBdOh}AHBd}??>?{AHBfAHBh}{AHBd{{AHBl{AHBj}}}}33{cJ`{}}```````````{{AHBnOh}AHBn}{ce{}{}}0{cc{}}1{AHC`AHCb}{AHBn{{AHCf{AHCd}}}}{AHC`AHCh}{AHBn{{AHCj{AHCd}}}}{AHC`AHCl}{AHBn{{AHCn{AHCd}}}}{AHC`AHD`}{AHBn{{AHDb{AHCd}}}}??;`````{{AHDdOh}AHDd}::9:{AHDfAHDh}{AHDd{{AHDl{AHDj}}}}{c{{Il{e}}}{}{}}0?`````{{AHDnOh}AHDn}>>=>{AHE`AHEb}{AHDn{{AHEf{AHEd}}}}33{cJ`{}}`````{{AHEhOh}AHEh}{ce{}{}}0{cc{}}1{AHEjAHEl}{AHEh{{AHF`{AHEn}}}}995`````{{AHFbOh}AHFb}4434{AHFdAHFf}{AHFb{{AHFj{AHFh}}}}<<8````````````{{AHFlOh}AHFl}7767{AHFnAHG`}{AHFl{{AHGd{AHGb}}}}{AHFnAHGf}{AHFl{{AHGh{AHGb}}}}{AHFl{{AHGj{AHGb}}}}{AHFnAHGl}{AHFl{{AHGn{AHGb}}}}{AHFnAHH`}{AHFl{{AHHb{AHGb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AHHdOh}AHHd}{ce{}{}}0{cc{}}1{AHHfAHHh}{AHHd{{AHHl{AHHj}}}}665`````{{AHHnOh}AHHn}4434{AHI`AHIb}{AHHn{{AHIf{AHId}}}}998```````{AHIhAHIj}{AHIl{{AHJ`{AHIn}}}}{{AHIlOh}AHIl}9989{AHIhAHJb}{AHIl{{AHJd{AHIn}}}}>>=````````````{AHJfAHJh}<<{AHJfAHJj}<={AHJfAHJl}{AHJfAHJn}{AHJfAHK`}{AHJfAHKb}{AHJfAHKd}{AHJfAHKf}{AHJfAHKh}{c{{Il{e}}}{}{}}0{AHJfAHKj}{cJ`{}}```````{{AHKlOh}AHKl}{ce{}{}}0{cc{}}1{AHKnAHL`}{AHKl{{AHLd{AHLb}}}}{AHKnAHLf}{AHKl{{AHLh{AHLb}}}}997```554599{AHLjAHLl}8````````````````````````66`{FnAHLn}`{FnAHM`}7`{FnAHMb}`{FnAHMd}`{FnAHMf}`{FnAHMh}<`{FnAHMj}`{FnAHMl}`{FnAHMn}`{FnAHN`}`{FnAHNb}`{FnAHNd}`{FnAHNf}`{FnAHNh}`{FnAHNj}{c{{Il{e}}}{}{}}0`{FnAHNl}`{FnAHNn}`{FnAHO`}`{FnAHOb}`{FnAHOd}`{FnAHOf}`{FnAHOh}`{FnAHOj}{cJ`{}}`````{{AHOlOh}AHOl}{ce{}{}}0{cc{}}1{AHOnAI`}{AHOl{{AId{AIb}}}}>>5`````{{AIfOh}AIf}44{AIhAIj}{AIf{{AIn{AIl}}}}56{c{{Il{e}}}{}{}}09``````{{AIA`Oh}AIA`}8878{AIA`{{AIAd{AIAb}}}}{AIA`{{AIAf{AIAb}}}}33{AIA`{{AIAh{AIAb}}}}{AIA`{{AIAj{AIAb}}}}>```````````{{AIAlOh}AIAl}==<={AIAnAIB`}{AIAl{{AIBd{AIBb}}}}{AIAnAIBf}{AIAl{{AIBh{AIBb}}}}::{AIAnAIBj}{AIAl{{AIBl{AIBb}}}}{AIAnAIBn}{AIAl{{AIC`{AIBb}}}}{cJ`{}}``````{ce{}{}}0{cc{}}1{AICbAICd}{AICbAICf}{c{{Il{e}}}{}{}}0{AICbAICh}{AICbAICj}7``````6656{AIClAICn}{AIClAID`}44{AIClAIDb}{AIClAIDd};`````````{{AIDfOh}AIDf};;:;{AIDhAIDj}{AIDf{{AIDn{AIDl}}}}{AIDhAIE`}{AIDf{{AIEb{AIDl}}}}{AIDhAIEd}{AIDf{{AIEf{AIDl}}}}=={cJ`{}}```````````{{AIEhOh}AIEh}{ce{}{}}0{cc{}}1{AIEjAIEl}{AIEh{{AIF`{AIEn}}}}{AIEjAIFb}{AIEh{{AIFd{AIEn}}}}{AIEjAIFf}{AIEh{{AIFh{AIEn}}}}{AIEjAIFj}{AIEh{{AIFl{AIEn}}}}{c{{Il{e}}}{}{}}0<```````````{{AIFnOh}AIFn};;:;{AIG`AIGb}{AIFn{{AIGf{AIGd}}}}{AIG`AIGh}{AIFn{{AIGj{AIGd}}}}{AIG`AIGl}{AIFn{{AIGn{AIGd}}}}{AIG`AIH`}{AIFn{{AIHb{AIGd}}}}99{cJ`{}}```````````````````````````````````{{AIHdOh}AIHd}{ce{}{}}0{cc{}}1{AIHfAIHh}{AIHd{{AIHl{AIHj}}}}{AIHfAIHn}{AIHd{{AII`{AIHj}}}}{AIHfAIIb}{AIHd{{AIId{AIHj}}}}{AIHd{{AIIf{AIHj}}}}{AIHfAIIh}{AIHd{{AIIj{AIHj}}}}{AIHfAIIl}{AIHd{{AIIn{AIHj}}}}{AIHfAIJ`}{AIHd{{AIJb{AIHj}}}}{AIHfAIJd}{AIHd{{AIJf{AIHj}}}}{AIHfAIJh}{AIHd{{AIJj{AIHj}}}}{AIHfAIJl}{AIHd{{AIJn{AIHj}}}}{AIHd{{AIK`{AIHj}}}}{AIHfAIKb}{AIHd{{AIKd{AIHj}}}}{AIHfAIKf}{AIHd{{AIKh{AIHj}}}}{AIHfAIKj}{AIHd{{AIKl{AIHj}}}}{AIHfAIKn}{AIHd{{AIL`{AIHj}}}}{AIHfAILb}{AIHd{{AILd{AIHj}}}}{AIHfAILf}{AIHd{{AILh{AIHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{AILjOh}AILj}{ce{}{}}0{cc{}}1{AILlAILn}{AILj{{AIMb{AIM`}}}}{AILlAIMd}{AILj{{AIMf{AIM`}}}}{AILlAIMh}{AILj{{AIMj{AIM`}}}}{AILlAIMl}{AILj{{AIMn{AIM`}}}}{AILlAIN`}{AILj{{AINb{AIM`}}}}{AILlAINd}{AILj{{AINf{AIM`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````````````{{AINhOh}AINh}{ce{}{}}0{cc{}}1{AINjAINl}{AINh{{AIO`{AINn}}}}{AINjAIOb}{AINh{{AIOd{AINn}}}}{AINjAIOf}{AINh{{AIOh{AINn}}}}{AINjAIOj}{AINh{{AIOl{AINn}}}}{AINjAIOn}{AINh{{AJ`{AINn}}}}{AINjAJb}{AINh{{AJd{AINn}}}}{AINjAJf}{AINh{{AJh{AINn}}}}{AINjAJj}{AINh{{AJl{AINn}}}}{AINjAJn}{AINh{{AJA`{AINn}}}}{AINjAJAb}{AINh{{AJAd{AINn}}}}{AINjAJAf}{AINh{{AJAh{AINn}}}}{AINjAJAj}{AINh{{AJAl{AINn}}}}{AINjAJAn}{AINh{{AJB`{AINn}}}}{AINjAJBb}{AINh{{AJBd{AINn}}}}{AINjAJBf}{AINh{{AJBh{AINn}}}}{AINjAJBj}{AINh{{AJBl{AINn}}}}{AINjAJBn}{AINh{{AJC`{AINn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````{{AJCbOh}AJCb}{ce{}{}}0{cc{}}1{AJCdAJCf}{AJCb{{AJCj{AJCh}}}}{AJCdAJCl}{AJCb{{AJCn{AJCh}}}}{AJCdAJD`}{AJCb{{AJDb{AJCh}}}}{AJCdAJDd}{AJCb{{AJDf{AJCh}}}}{AJCdAJDh}{AJCb{{AJDj{AJCh}}}}>>=`````{{AJDlOh}AJDl}<<;<{AJDnAJE`}{AJDl{{AJEd{AJEb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{ce{}{}}0{cc{}}133{AJEfAJEh}3```````````{{AJEjOh}AJEj}33{AJElAJEn}{AJEj{{AJFb{AJF`}}}}4577{AJElAJFd}{AJEj{{AJFf{AJF`}}}}{AJElAJFh}{AJEj{{AJFj{AJF`}}}}{AJElAJFl}{AJEj{{AJFn{AJF`}}}}<```````````{{AJG`Oh}AJG`}<<;<>>{AJGbAJGd}{AJG`{{AJGh{AJGf}}}}{AJGbAJGj}{AJG`{{AJGl{AJGf}}}}{AJGbAJGn}{AJG`{{AJH`{AJGf}}}}{AJGbAJHb}{AJG`{{AJHd{AJGf}}}}{cJ`{}}`````````````````````````````````````````{{AJHfOh}AJHf}{ce{}{}}0{cc{}}1{AJHhAJHj}{AJHf{{AJHn{AJHl}}}}{c{{Il{e}}}{}{}}0{AJHhAJI`}{AJHf{{AJIb{AJHl}}}}{AJHhAJId}{AJHf{{AJIf{AJHl}}}}{AJHhAJIh}{AJHf{{AJIj{AJHl}}}}{AJHhAJIl}{AJHf{{AJIn{AJHl}}}}{AJHhAJJ`}{AJHf{{AJJb{AJHl}}}}{AJHf{{AJJd{AJHl}}}}{AJHhAJJf}{AJHf{{AJJh{AJHl}}}}{AJHhAJJj}{AJHf{{AJJl{AJHl}}}}{AJHhAJJn}{AJHf{{AJK`{AJHl}}}}{AJHhAJKb}{AJHf{{AJKd{AJHl}}}}{AJHhAJKf}{AJHf{{AJKh{AJHl}}}}{AJHhAJKj}{AJHf{{AJKl{AJHl}}}}{AJHf{{AJKn{AJHl}}}}{AJHhAJL`}{AJHf{{AJLb{AJHl}}}}{AJHhAJLd}{AJHf{{AJLf{AJHl}}}}{AJHhAJLh}{AJHf{{AJLj{AJHl}}}}{AJHhAJLl}{AJHf{{AJLn{AJHl}}}}{AJHhAJM`}{AJHf{{AJMb{AJHl}}}}{AJHhAJMd}{AJHf{{AJMf{AJHl}}}}{cJ`{}}`````````````````{{AJMhOh}AJMh}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{AJMjAJMl}{AJMh{{AJN`{AJMn}}}}{AJMjAJNb}{AJMh{{AJNd{AJMn}}}}{AJMjAJNf}{AJMh{{AJNh{AJMn}}}}{AJMjAJNj}{AJMh{{AJNl{AJMn}}}}{AJMjAJNn}{AJMh{{AJO`{AJMn}}}}{AJMjAJOb}{AJMh{{AJOd{AJMn}}}}{AJMjAJOf}{AJMh{{AJOh{AJMn}}}}{cJ`{}}```````````````````````````{{AJOjOh}AJOj}{ce{}{}}0{cc{}}1{AJOlAJOn}{AJOj{{AKb{AK`}}}}{c{{Il{e}}}{}{}}0{AJOlAKd}{AJOj{{AKf{AK`}}}}{AJOlAKh}{AJOj{{AKj{AK`}}}}{AJOlAKl}{AJOj{{AKn{AK`}}}}{AJOlAKA`}{AJOj{{AKAb{AK`}}}}{AJOlAKAd}{AJOj{{AKAf{AK`}}}}{AJOlAKAh}{AJOj{{AKAj{AK`}}}}{AJOlAKAl}{AJOj{{AKAn{AK`}}}}{AJOlAKB`}{AJOj{{AKBb{AK`}}}}{AJOlAKBd}{AJOj{{AKBf{AK`}}}}{AJOlAKBh}{AJOj{{AKBj{AK`}}}}{AJOlAKBl}{AJOj{{AKBn{AK`}}}}{cJ`{}}```````````{{AKC`Oh}AKC`}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{AKCbAKCd}{AKC`{{AKCh{AKCf}}}}{AKCbAKCj}{AKC`{{AKCl{AKCf}}}}{AKCbAKCn}{AKC`{{AKD`{AKCf}}}}{AKCbAKDb}{AKC`{{AKDd{AKCf}}}}<```````````````````````````````````````{{AKDfOh}AKDf};;:;99{AKDhAKDj}{AKDf{{AKDn{AKDl}}}}{AKDhAKE`}{AKDf{{AKEb{AKDl}}}}{AKDhAKEd}{AKDf{{AKEf{AKDl}}}}{AKDhAKEh}{AKDf{{AKEj{AKDl}}}}{AKDhAKEl}{AKDf{{AKEn{AKDl}}}}{AKDhAKF`}{AKDf{{AKFb{AKDl}}}}{AKDhAKFd}{AKDf{{AKFf{AKDl}}}}{AKDhAKFh}{AKDf{{AKFj{AKDl}}}}{AKDhAKFl}{AKDf{{AKFn{AKDl}}}}{AKDhAKG`}{AKDf{{AKGb{AKDl}}}}{AKDhAKGd}{AKDf{{AKGf{AKDl}}}}{AKDhAKGh}{AKDf{{AKGj{AKDl}}}}{AKDhAKGl}{AKDf{{AKGn{AKDl}}}}{AKDhAKH`}{AKDf{{AKHb{AKDl}}}}{AKDhAKHd}{AKDf{{AKHf{AKDl}}}}{AKDhAKHh}{AKDf{{AKHj{AKDl}}}}{AKDhAKHl}{AKDf{{AKHn{AKDl}}}}{AKDhAKI`}{AKDf{{AKIb{AKDl}}}}{cJ`{}}```````````````{{AKIdOh}AKId}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{AKIfAKIh}{AKId{{AKIl{AKIj}}}}{AKIfAKIn}{AKId{{AKJ`{AKIj}}}}{AKIfAKJb}{AKId{{AKJd{AKIj}}}}{AKIfAKJf}{AKId{{AKJh{AKIj}}}}{AKIfAKJj}{AKId{{AKJl{AKIj}}}}{AKIfAKJn}{AKId{{AKK`{AKIj}}}}{cJ`{}}`````````````````````````````````````````````````````````````````````````````````````````````````````````{G`AKKb}`{G`AKKd}`{G`AKKf}`{G`AKKh}`{G`AKKj}`{G`AKKl}{ce{}{}}0`{G`AKKn}`{G`AKL`}`{G`AKLb}`{G`AKLd}`{G`AKLf}`{G`AKLh}`{G`AKLj}`{G`AKLl}`{G`AKLn}`{G`AKM`}`{G`AKMb}`{G`AKMd}`{G`AKMf}`{G`AKMh}`{G`AKMj}`{G`AKMl}`{G`AKMn}`{G`AKN`}`{G`AKNb}`{G`AKNd}`{G`AKNf}`{G`AKNh}`{G`AKNj}`{G`AKNl}`{G`AKNn}`{G`AKO`}`{G`AKOb}`{G`AKOd}`{G`AKOf}`{G`AKOh}`{G`AKOj}`{G`AKOl}`{G`AKOn}`{G`AL`}`{G`ALb}`{G`ALd}`{G`ALf}`{G`ALh}`{G`ALj}`{G`ALl}`{G`ALn}`{G`ALA`}`{G`ALAb}`{G`ALAd}`{G`ALAf}`{G`ALAh}`{G`ALAj}`{G`ALAl}`{G`ALAn}`{G`ALB`}`{G`ALBb}`{G`ALBd}`{G`ALBf}`{G`ALBh}`{G`ALBj}`{G`ALBl}`{G`ALBn}{cc{}}`{G`ALC`}`{G`ALCb}`{G`ALCd}`{G`ALCf}`{G`ALCh}`{G`ALCj}`{G`ALCl}`{G`ALCn}{ce{}{}}`{G`ALD`}`{G`ALDb}`{G`ALDd}`{G`ALDf}`{G`ALDh}`{G`ALDj}`{G`ALDl}`{G`ALDn}`{G`ALE`}`{G`ALEb}`{G`ALEd}`{G`ALEf}`{G`ALEh}`{G`ALEj}`{G`ALEl}`{G`ALEn}`{G`ALF`}`{G`ALFb}`{G`ALFd}`{G`ALFf}`{G`ALFh}`{G`ALFj}`{G`ALFl}`{G`ALFn}`{G`ALG`}`{G`ALGb}`{G`ALGd}`{G`ALGf}{c{{Il{e}}}{}{}}0{cJ`{}}`{G`ALGh}`{G`ALGj}`{G`ALGl}`{G`ALGn}`````{ALH`ALHb}{ALHd{{ALHh{ALHf}}}}{{ALHdOh}ALHd}{ce{}{}}0{cc{}}1::9`````{ALHjALHl}{ALHn{{ALIb{ALI`}}}}{{ALHnOh}ALHn}4434==<`````{ALIdALIf}{ALIh{{ALIl{ALIj}}}}{{ALIhOh}ALIh}7767{c{{Il{e}}}{}{}}0{cJ`{}}`````{ALInALJ`}{ALJb{{ALJf{ALJd}}}}{{ALJbOh}ALJb}<<;<443`````{ALJhALJj}{ALJl{{ALK`{ALJn}}}}{{ALJlOh}ALJl}??>?776`````{ALKbALKd}{ALKf{{ALKj{ALKh}}}}{{ALKfOh}ALKf}{ce{}{}}0{cc{}}1<<;`````{{ALKlOh}ALKl}22{ALKnALL`}{ALKl{{ALLd{ALLb}}}}34??>`````{{ALLfOh}ALLf}55{ALLhALLj}{ALLf{{ALLn{ALLl}}}}67{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ALM`Oh}ALM`}::{ALMbALMd}{ALM`{{ALMh{ALMf}}}};<443`````{{ALMjOh}ALMj}=={ALMlALMn}{ALMj{{ALNb{ALN`}}}}>?776`````{{ALNdOh}ALNd}{ce{}{}}0{ALNfALNh}{ALNd{{ALNl{ALNj}}}}{cc{}}3<<;`````{{ALNnOh}ALNn}44{ALO`ALOb}{ALNn{{ALOf{ALOd}}}}36??>`````{{ALOhOh}ALOh}7747{ALOjALOl}{ALOh{{AM`{ALOn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMbOh}AMb}<<{AMdAMf}{AMb{{AMj{AMh}}}};>443`````{{AMlOh}AMl}??{AMnAMA`}{AMl{{AMAd{AMAb}}}}>{ce{}{}}887`````{{AMAfOh}AMAf}11{AMAhAMAj}{AMAf{{AMAn{AMAl}}}}{cc{}}4<<;`````{{AMB`Oh}AMB`}55{AMBbAMBd}{AMB`{{AMBh{AMBf}}}}37??>`````{{AMBjOh}AMBj}88{AMBlAMBn}{AMBj{{AMCb{AMC`}}}}6:{c{{Il{e}}}{}{}}0{cJ`{}}```<<{AMCdAMCf}9=221`````{{AMChOh}AMCh}>>{AMCjAMCl}{AMCh{{AMD`{AMCn}}}}<{ce{}{}}665`````{{AMDbOh}AMDb}11{AMDdAMDf}{AMDb{{AMDj{AMDh}}}}{cc{}}4::9`````{{AMDlOh}AMDl}55{AMDnAME`}{AMDl{{AMEd{AMEb}}}}37==<`````{{AMEfOh}AMEf}88{AMEhAMEj}{AMEf{{AMEn{AMEl}}}}6:{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMF`Oh}AMF`}=={AMFbAMFd}{AMF`{{AMFh{AMFf}}}};?443`````{{AMFjOh}AMFj}{ce{}{}}0{AMFlAMFn}{AMFj{{AMGb{AMG`}}}}?2887`````{{AMGdOh}AMGd}33{AMGfAMGh}{AMGd{{AMGl{AMGj}}}}{cc{}}6<<;`````{{AMGnOh}AMGn}77{AMH`AMHb}{AMGn{{AMHf{AMHd}}}}39??>`````{{AMHhOh}AMHh}::{AMHjAMHl}{AMHh{{AMI`{AMHn}}}}6<{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMIbOh}AMIb}??{AMIdAMIf}{AMIb{{AMIj{AMIh}}}};{ce{}{}}554`````{{AMIlOh}AMIl}11{AMInAMJ`}{AMIl{{AMJd{AMJb}}}}?3887`````{{AMJfOh}AMJf}44{AMJhAMJj}{AMJf{{AMJn{AMJl}}}}{cc{}}7<<;`````{{AMK`Oh}AMK`}88{AMKbAMKd}{AMK`{{AMKh{AMKf}}}}3:??>`````{{AMKjOh}AMKj};;{AMKlAMKn}{AMKj{{AMLb{AML`}}}}6={c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMLdOh}AMLd}{ce{}{}}0{AMLfAMLh}{AMLd{{AMLl{AMLj}}}}<2554`````{{AMLnOh}AMLn}33{AMM`AMMb}{AMLn{{AMMf{AMMd}}}}?5887`````{{AMMhOh}AMMh}66{AMMjAMMl}{AMMh{{AMN`{AMMn}}}}{cc{}}9<<;`````{{AMNbOh}AMNb}::{AMNdAMNf}{AMNb{{AMNj{AMNh}}}}3<??>`````{{AMNlOh}AMNl}=={AMNnAMO`}{AMNl{{AMOd{AMOb}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AMOfOh}AMOf}{ce{}{}}0{AMOhAMOj}{AMOf{{AMOn{AMOl}}}}<2554`````{{AN`Oh}AN`}33{ANbANd}{AN`{{ANh{ANf}}}}?5887`````{{ANjOh}ANj}66{ANlANn}{ANj{{ANAb{ANA`}}}}{cc{}}9<<;`````{{ANAdOh}ANAd}::{ANAfANAh}{ANAd{{ANAl{ANAj}}}}3<??>`````{{ANAnOh}ANAn}=={ANB`ANBb}{ANAn{{ANBf{ANBd}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ANBhOh}ANBh}{ce{}{}}0{ANBjANBl}{ANBh{{ANC`{ANBn}}}}<2554`````{{ANCbOh}ANCb}33{ANCdANCf}{ANCb{{ANCj{ANCh}}}}?5887`````{{ANClOh}ANCl}66{ANCnAND`}{ANCl{{ANDd{ANDb}}}}{cc{}}9<<;`````{{ANDfOh}ANDf}::{ANDhANDj}{ANDf{{ANDn{ANDl}}}}3<??>`````{{ANE`Oh}ANE`}=={ANEbANEd}{ANE`{{ANEh{ANEf}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ANEjOh}ANEj}{ce{}{}}0{ANElANEn}{ANEj{{ANFb{ANF`}}}}<2554`````{{ANFdOh}ANFd}33{ANFfANFh}{ANFd{{ANFl{ANFj}}}}?5887`````{{ANFnOh}ANFn}66{ANG`ANGb}{ANFn{{ANGf{ANGd}}}}{cc{}}9<<;`````{{ANGhOh}ANGh}::{ANGjANGl}{ANGh{{ANH`{ANGn}}}}3<??>`````{{ANHbOh}ANHb}=={ANHdANHf}{ANHb{{ANHj{ANHh}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ANHlOh}ANHl}{ce{}{}}0{ANHnANI`}{ANHl{{ANId{ANIb}}}}<2554`````{{ANIfOh}ANIf}33{ANIhANIj}{ANIf{{ANIn{ANIl}}}}?5887`````{{ANJ`Oh}ANJ`}66{ANJbANJd}{ANJ`{{ANJh{ANJf}}}}{cc{}}9<<;`````{{ANJjOh}ANJj}::{ANJlANJn}{ANJj{{ANKb{ANK`}}}}3<??>`````{{ANKdOh}ANKd}=={ANKfANKh}{ANKd{{ANKl{ANKj}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ANKnOh}ANKn}{ce{}{}}0{ANL`ANLb}{ANKn{{ANLf{ANLd}}}}<2554`````{{ANLhOh}ANLh}33{ANLjANLl}{ANLh{{ANM`{ANLn}}}}?5887`````{{ANMbOh}ANMb}66{ANMdANMf}{ANMb{{ANMj{ANMh}}}}{cc{}}9<<;`````{{ANMlOh}ANMl}::{ANMnANN`}{ANMl{{ANNd{ANNb}}}}3<??>`````{{ANNfOh}ANNf}=={ANNhANNj}{ANNf{{ANNn{ANNl}}}}6?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{ANO`Oh}ANO`}{ce{}{}}0:{ANObANOd}{ANO`{{ANOh{ANOf}}}}2554`````{{ANOjOh}ANOj}33={ANOlANOn}{ANOj{{AOb{AO`}}}}5887`````{{AOdOh}AOd}66{cc{}}{AOfAOh}{AOd{{AOl{AOj}}}}9<<;`````{{AOnOh}AOn}::3{AOA`AOAb}{AOn{{AOAf{AOAd}}}}<??>`````{{AOAhOh}AOAh}==6{AOAjAOAl}{AOAh{{AOB`{AOAn}}}}?{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AOBbOh}AOBb}{ce{}{}}0<{AOBdAOBf}{AOBb{{AOBj{AOBh}}}}2554`````{{AOBlOh}AOBl}33?{AOBnAOC`}{AOBl{{AOCd{AOCb}}}}5887`````{{AOCfOh}AOCf}66{cc{}}{AOChAOCj}{AOCf{{AOCn{AOCl}}}}9<<;```9929{AOD`AODb}==<```::3:{AODdAODf}>>=`````{{AODhOh}AODh}<<5<{AODjAODl}{AODh{{AOE`{AODn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AOEbOh}AOEb}{ce{}{}}0;0{AOEdAOEf}{AOEb{{AOEj{AOEh}}}}554`````{{AOElOh}AOEl}33>3{AOEnAOF`}{AOEl{{AOFd{AOFb}}}}887`````{{AOFfOh}AOFf}66{cc{}}7{AOFhAOFj}{AOFf{{AOFn{AOFl}}}}<<;`````{{AOG`Oh}AOG`}::3:{AOGbAOGd}{AOG`{{AOGh{AOGf}}}}??>`````{{AOGjOh}AOGj}==6={AOGlAOGn}{AOGj{{AOHb{AOH`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AOHdOh}AOHd}{ce{}{}}0<0{AOHfAOHh}{AOHd{{AOHl{AOHj}}}}554`````{{AOHnOh}AOHn}33?3{AOI`AOIb}{AOHn{{AOIf{AOId}}}}887`````{{AOIhOh}AOIh}66{cc{}}7{AOIjAOIl}{AOIh{{AOJ`{AOIn}}}}<<;`````{{AOJbOh}AOJb}::3:{AOJdAOJf}{AOJb{{AOJj{AOJh}}}}??>`````{{AOJlOh}AOJl}==6={AOJnAOK`}{AOJl{{AOKd{AOKb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AOKfOh}AOKf}{ce{}{}}0<0{AOKhAOKj}{AOKf{{AOKn{AOKl}}}}554`````{{AOL`Oh}AOL`}33?3{AOLbAOLd}{AOL`{{AOLh{AOLf}}}}887`````{{AOLjOh}AOLj}66{cc{}}7{AOLlAOLn}{AOLj{{AOMb{AOM`}}}}<<;`````{{AOMdOh}AOMd}::3:{AOMfAOMh}{AOMd{{AOMl{AOMj}}}}??>`````{{AOMnOh}AOMn}==6={AON`AONb}{AOMn{{AONf{AONd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{AONhOh}AONh}{ce{}{}}0<0{AONjAONl}{AONh{{AOO`{AONn}}}}554`````{{AOObOh}AOOb}33?3{AOOdAOOf}{AOOb{{AOOj{AOOh}}}}887`````{{AOOlOh}AOOl}66{cc{}}7{AOOnB`}{AOOl{{Bd{Bb}}}}<<;`````{{BfOh}Bf}::3:{BhBj}{Bf{{Bn{Bl}}}}??>`````{{BA`Oh}BA`}==6={BAbBAd}{BA`{{BAh{BAf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BAjOh}BAj}{ce{}{}}0<0{BAlBAn}{BAj{{BBb{BB`}}}}554`````{{BBdOh}BBd}33?3{BBfBBh}{BBd{{BBl{BBj}}}}887`````{{BBnOh}BBn}66{cc{}}7{BC`BCb}{BBn{{BCf{BCd}}}}<<;`````{{BChOh}BCh}::3:{BCjBCl}{BCh{{BD`{BCn}}}}??>`````{{BDbOh}BDb}==6={BDdBDf}{BDb{{BDj{BDh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BDlOh}BDl}{ce{}{}}0<0332{BDnBE`}{BDl{{BEd{BEb}}}}`````{{BEfOh}BEf}33?3665{BEhBEj}{BEf{{BEn{BEl}}}}`````{{BF`Oh}BF`}66{cc{}}7::9{BFbBFd}{BF`{{BFh{BFf}}}}`````{{BFjOh}BFj}::3:==<{BFlBFn}{BFj{{BGb{BG`}}}}````<<`{GbBGd}6`{{GbKb}BGf}{Gb{{`{{Kh{}{{Kf{BGf}}}}}}}}?`{GbBGh}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BGjOh}BGj}{ce{}{}}0=0{BGlBGn}{BGj{{BHb{BH`}}}}554`````````````````````````{{BHdOh}BHd}33{BHfBHh}{BHd{{BHl{BHj}}}}{cc{}}{BHfBHn}{BHd{{BI`{BHj}}}}{BHfBIb}{BHd{{BId{BHj}}}}{BHfBIf}{BHd{{BIh{BHj}}}}{BHfBIj}{BHd{{BIl{BHj}}}}>{BHfBIn}{BHd{{BJ`{BHj}}}}{BHfBJb}{BHd{{BJd{BHj}}}}{BHfBJf}{BHd{{BJh{BHj}}}}{BHfBJj}{BHd{{BJl{BHj}}}}{BHfBJn}{BHd{{BK`{BHj}}}}{BHfBKb}{BHd{{BKd{BHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{BKfOh}BKf}{ce{}{}}0{BKhBKj}{BKf{{BKn{BKl}}}}{BKhBL`}{BKf{{BLb{BKl}}}}{BKhBLd}{BKf{{BLf{BKl}}}}{cc{}}7::9``````````````77{GdBLh}{GdBLj}{GdBLl}{GdBLn}{GdBM`}4321043210432104321043210`{{GdKb}BLh}{Gd{{`{{Kh{}{{Kf{BLh}}}}}}}}`{{GdKb}BLj}{Gd{{`{{Kh{}{{Kf{BLj}}}}}}}}`{{GdKb}BLl}{Gd{{`{{Kh{}{{Kf{BLl}}}}}}}}`{{GdKb}BLn}{Gd{{`{{Kh{}{{Kf{BLn}}}}}}}}`{{GdKb}BM`}{Gd{{`{{Kh{}{{Kf{BM`}}}}}}}}`{GdBMb}`{GdBMd}{cc{}}`{GdBMf}`{GdBMh}`{GdBMj}`{GdBMl}{ce{}{}}{GdBMn}{GdBN`}101010`{{GdKb}BMn}{Gd{{`{{Kh{}{{Kf{BMn}}}}}}}}`{{GdKb}BN`}{Gd{{`{{Kh{}{{Kf{BN`}}}}}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{BNbOh}BNb}99>{BNdBNf}{BNb{{BNj{BNh}}}};{BNdBNl}{BNb{{BNn{BNh}}}}{BNb{{BO`{BNh}}}}{BNdBOb}{BNb{{BOd{BNh}}}}{BNb{{BOf{BNh}}}}{BNdBOh}{BNb{{BOj{BNh}}}}{BNdBOl}{BNb{{BOn{BNh}}}}>>=`````````````{{BA`Oh}BA`}{ce{}{}}0{BAbBAd}{BA`{{BAh{BAf}}}}{BAbBAj}{BA`{{BAl{BAf}}}}{BAbBAn}{BA`{{BAA`{BAf}}}}{BAbBAAb}{BA`{{BAAd{BAf}}}}{BAbBAAf}{BA`{{BAAh{BAf}}}}{cc{}};{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BAAjOh}BAAj}>>{BAAlBAAn}{BAAj{{BABb{BAB`}}}}5{ce{}{}}554```00{BABdBABf}71665`````{{BABhOh}BABh}228{BABjBABl}{BABh{{BAC`{BABn}}}}4998```````{BACbBACd}{BACf{{BACj{BACh}}}}{{BACfOh}BACf}77{BACbBACl}{BACf{{BACn{BACh}}}}?9>>=`````{{BAD`Oh}BAD`}::{cc{}};{BADbBADd}{BAD`{{BADh{BADf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````{{BADjOh}BADj}{ce{}{}}0{BADj{{BADn{BADl}}}}{BADj{{BAE`{BADl}}}}{BADj{{BAEb{BADl}}}}{BADj{{BAEd{BADl}}}}{BADj{{BAEf{BADl}}}}{BADj{{BAEh{BADl}}}}<6{BADj{{BAEj{BADl}}}}{BADj{{BAEl{BADl}}}}{BADj{{BAEn{BADl}}}}{BADj{{BAF`{BADl}}}}{BADj{{BAFb{BADl}}}}{BADj{{BAFd{BADl}}}}{BADj{{BAFf{BADl}}}}{BADj{{BAFh{BADl}}}}{BADj{{BAFj{BADl}}}}{BADj{{BAFl{BADl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````````{{BAFnOh}BAFn}{ce{}{}}0{BAG`BAGb}{BAFn{{BAGf{BAGd}}}}{BAG`BAGh}{BAFn{{BAGj{BAGd}}}}{BAG`BAGl}{BAFn{{BAGn{BAGd}}}}{BAG`BAH`}{BAFn{{BAHb{BAGd}}}}{BAG`BAHd}{BAFn{{BAHf{BAGd}}}}{BAG`BAHh}{BAFn{{BAHj{BAGd}}}}{cc{}}={BAG`BAHl}{BAFn{{BAHn{BAGd}}}}{BAG`BAI`}{BAFn{{BAIb{BAGd}}}}{BAG`BAId}{BAFn{{BAIf{BAGd}}}}{BAG`BAIh}{BAFn{{BAIj{BAGd}}}}{BAG`BAIl}{BAFn{{BAIn{BAGd}}}}{BAG`BAJ`}{BAFn{{BAJb{BAGd}}}}{BAG`BAJd}{BAFn{{BAJf{BAGd}}}}{BAG`BAJh}{BAFn{{BAJj{BAGd}}}}{BAG`BAJl}{BAFn{{BAJn{BAGd}}}}{BAG`BAK`}{BAFn{{BAKb{BAGd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````````{{BAKdOh}BAKd}{ce{}{}}0{BAKfBAKh}{BAKd{{BAKl{BAKj}}}}{BAKfBAKn}{BAKd{{BAL`{BAKj}}}}{BAKfBALb}{BAKd{{BALd{BAKj}}}}{BAKfBALf}{BAKd{{BALh{BAKj}}}}{BAKfBALj}{BAKd{{BALl{BAKj}}}}{BAKfBALn}{BAKd{{BAM`{BAKj}}}}{cc{}}={BAKfBAMb}{BAKd{{BAMd{BAKj}}}}{BAKfBAMf}{BAKd{{BAMh{BAKj}}}}{BAKfBAMj}{BAKd{{BAMl{BAKj}}}}{BAKfBAMn}{BAKd{{BAN`{BAKj}}}}{BAKfBANb}{BAKd{{BANd{BAKj}}}}{BAKfBANf}{BAKd{{BANh{BAKj}}}}{BAKfBANj}{BAKd{{BANl{BAKj}}}}{BAKfBANn}{BAKd{{BAO`{BAKj}}}}{BAKfBAOb}{BAKd{{BAOd{BAKj}}}}{BAKfBAOf}{BAKd{{BAOh{BAKj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````{ce{}{}}0{BAOjBAOl}{BAOjBAOn}{BAOjBB`}{BAOjBBb}{BAOjBBd}{BAOjBBf}{cc{}}7{BAOjBBh}{BAOjBBj}{BAOjBBl}{BAOjBBn}{BAOjBBA`}{BAOjBBAb}{BAOjBBAd}{BAOjBBAf}{BAOjBBAh}{BAOjBBAj}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````{{BBAlOh}BBAl}{ce{}{}}0{BBAnBBB`}{BBAl{{BBBd{BBBb}}}}{BBAnBBBf}{BBAl{{BBBh{BBBb}}}}{cc{}}5{BBAl{{BBBj{BBBb}}}}{BBAnBBBl}{BBAl{{BBBn{BBBb}}}}{BBAnBBC`}{BBAl{{BBCb{BBBb}}}}{BBAnBBCd}{BBAl{{BBCf{BBBb}}}}??>```<<{BBChBBCj}8={c{{Il{e}}}{}{}}0{cJ`{}}```````````````````??{GfBBCl}{GfBBCn}{GfBBD`}{GfBBDb}{GfBBDd}43210{GfBBDf}{GfBBDh}{GfBBDj}{GfBBDl}{GfBBDn}5432105`{{GfKb}BBDf}{Gf{{`{{Kh{}{{Kf{BBDf}}}}}}}}`{{GfKb}BBDh}{Gf{{`{{Kh{}{{Kf{BBDh}}}}}}}}`{{GfKb}BBDj}{Gf{{`{{Kh{}{{Kf{BBDj}}}}}}}}`{{GfKb}BBDl}{Gf{{`{{Kh{}{{Kf{BBDl}}}}}}}}`{{GfKb}BBDn}{Gf{{`{{Kh{}{{Kf{BBDn}}}}}}}}`{{GfKb}BBCl}{Gf{{`{{Kh{}{{Kf{BBCl}}}}}}}}`{{GfKb}BBCn}{Gf{{`{{Kh{}{{Kf{BBCn}}}}}}}}`{{GfKb}BBD`}{Gf{{`{{Kh{}{{Kf{BBD`}}}}}}}}`{{GfKb}BBDb}{Gf{{`{{Kh{}{{Kf{BBDb}}}}}}}}`{{GfKb}BBDd}{Gf{{`{{Kh{}{{Kf{BBDd}}}}}}}}`{GfBBE`}{cc{}}`{GfBBEb}`{GfBBEd}`{GfBBEf}`{GfBBEh}{ce{}{}}`{GfBBEj}`{GfBBEl}{c{{Il{e}}}{}{}}0`{GfBBEn}{cJ`{}}```````{{BBF`Oh}BBF`}66{BBFbBBFd}{BBF`{{BBFh{BBFf}}}}{BBFbBBFj}{BBF`{{BBFl{BBFf}}}}?:775`````````````{{BBFnOh}BBFn};;{BBG`BBGb}{BBFn{{BBGf{BBGd}}}}{BBG`BBGh}{BBFn{{BBGj{BBGd}}}}{BBG`BBGl}{BBFn{{BBGn{BBGd}}}}{cc{}}{BBG`BBH`}{BBFn{{BBHb{BBGd}}}}{ce{}{}}{BBG`BBHd}{BBFn{{BBHf{BBGd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{BBHh{{BBHl{BBHj}}}}{BBHh{{BBHn{BBHj}}}}{{BBHhOh}BBHh}77{BBHh{{BBI`{BBHj}}}};8{BBIbBBId}{BBHh{{BBIf{BBHj}}}}{BBIbBBIh}{BBHh{{BBIj{BBHj}}}}{BBHh{{BBIl{BBHj}}}}{BBIbBBIn}{BBHh{{BBJ`{BBHj}}}}{BBIbBBJb}{BBHh{{BBJd{BBHj}}}}{BBIbBBJf}{BBHh{{BBJh{BBHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BBJjOh}BBJj}{ce{}{}}0{cc{}}1{BBJlBBJn}{BBJj{{BBKb{BBK`}}}}665````````{BBKdBBKf}{BBKdBBKh}5545{BBKdBBKj}{BBKdBBKl}{BBKdBBKn}{BBKdBBL`}<<;````````````````````````````{BBLb{{BBLf{BBLd}}}}{BBLb{{BBLh{BBLd}}}}{{BBLbOh}BBLb}<<{BBLjBBLl}{BBLb{{BBLn{BBLd}}}}{BBLjBBM`}{BBLb{{BBMb{BBLd}}}}{BBLjBBMd}{BBLb{{BBMf{BBLd}}}}{BBLb{{BBMh{BBLd}}}}{BBLjBBMj}{BBLb{{BBMl{BBLd}}}}{cc{}}{BBLjBBMn}{BBLb{{BBN`{BBLd}}}}{BBLjBBNb}{BBLb{{BBNd{BBLd}}}}{ce{}{}}{BBLb{{BBNf{BBLd}}}}{BBLjBBNh}{BBLb{{BBNj{BBLd}}}}{BBLjBBNl}{BBLb{{BBNn{BBLd}}}}{c{{Il{e}}}{}{}}0{BBLjBBO`}{BBLb{{BBOb{BBLd}}}}{BBLb{{BBOd{BBLd}}}}{BBLjBBOf}{BBLb{{BBOh{BBLd}}}}{cJ`{}}``````````{{BBOjOh}BBOj}=={cc{}}>{BBOj{{BBOn{BBOl}}}}99{BC`BCb}{BBOj{{BCd{BBOl}}}}{BC`BCf}{BBOj{{BCh{BBOl}}}}{BC`BCj}{BBOj{{BCl{BBOl}}}}9`````````{BCnBCA`}{BCnBCAb}{BCnBCAd}{BCnBCAf}{ce{}{}}0<0{BCnBCAh}{BCnBCAj}{BCnBCAl}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{BCAnOh}BCAn}66{BCB`BCBb}{BCAn{{BCBf{BCBd}}}}{BCB`BCBh}{BCAn{{BCBj{BCBd}}}}{cc{}};776`````{{BCBlOh}BCBl}<<{BCBnBCC`}{BCBl{{BCCd{BCCb}}}}3>::9`````{{BCCfOh}BCCf}??{BCChBCCj}{BCCf{{BCCn{BCCl}}}}6{ce{}{}}>>=`````````{{BCD`Oh}BCD`}11{BCD`{{BCDd{BCDb}}}}{BCD`{{BCDf{BCDb}}}}{BCD`{{BCDh{BCDb}}}}{BCD`{{BCDj{BCDb}}}}3210{BCD`{{BCDl{BCDb}}}}{BCD`{{BCDn{BCDb}}}}{BCD`{{BCE`{BCDb}}}}210{{BCD`In}{{BCDl{BCDb}}}}{{BCD`In}{{BCDn{BCDb}}}}{{BCD`In}{{BCE`{BCDb}}}}{{BCD`In}{{BCDd{BCDb}}}}{{BCD`In}{{BCDf{BCDb}}}}{{BCD`In}{{BCDh{BCDb}}}}{{BCD`In}{{BCDj{BCDb}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{{BCEbOh}BCEb}33{BCEdBCEf}{BCEb{{BCEj{BCEh}}}}{BCEdBCEl}{BCEb{{BCEn{BCEh}}}}{BCEdBCF`}{BCEb{{BCFb{BCEh}}}}{BCEdBCFd}{BCEb{{BCFf{BCEh}}}}76543210{BCEdBCFh}{BCEb{{BCFj{BCEh}}}}{BCEdBCFl}{BCEb{{BCFn{BCEh}}}}{BCEdBCG`}{BCEb{{BCGb{BCEh}}}}543210{{BCEdIn}BCFh}{{BCEbIn}{{BCFj{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCFh}}}}}}}}{{BCEdIn}BCFl}{{BCEbIn}{{BCFn{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCFl}}}}}}}}{{BCEdIn}BCG`}{{BCEbIn}{{BCGb{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCG`}}}}}}}}{{BCEdIn}BCEf}{{BCEbIn}{{BCEj{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCEf}}}}}}}}{{BCEdIn}BCEl}{{BCEbIn}{{BCEn{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCEl}}}}}}}}{{BCEdIn}BCF`}{{BCEbIn}{{BCFb{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCF`}}}}}}}}{{BCEdIn}BCFd}{{BCEbIn}{{BCFf{BCEh}}}}{BCEd{{`{{Kh{}{{Kf{BCFd}}}}}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{{BCGdOh}BCGd}33{BCGfBCGh}{BCGd{{BCGl{BCGj}}}}{BCGfBCGn}{BCGd{{BCH`{BCGj}}}}{BCGfBCHb}{BCGd{{BCHd{BCGj}}}}{BCGfBCHf}{BCGd{{BCHh{BCGj}}}}76543210{BCGfBCHj}{BCGd{{BCHl{BCGj}}}}{BCGfBCHn}{BCGd{{BCI`{BCGj}}}}{BCGfBCIb}{BCGd{{BCId{BCGj}}}}543210{{BCGfIn}BCHj}{{BCGdIn}{{BCHl{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCHj}}}}}}}}{{BCGfIn}BCHn}{{BCGdIn}{{BCI`{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCHn}}}}}}}}{{BCGfIn}BCIb}{{BCGdIn}{{BCId{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCIb}}}}}}}}{{BCGfIn}BCGh}{{BCGdIn}{{BCGl{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCGh}}}}}}}}{{BCGfIn}BCGn}{{BCGdIn}{{BCH`{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCGn}}}}}}}}{{BCGfIn}BCHb}{{BCGdIn}{{BCHd{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCHb}}}}}}}}{{BCGfIn}BCHf}{{BCGdIn}{{BCHh{BCGj}}}}{BCGf{{`{{Kh{}{{Kf{BCHf}}}}}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````22{BCIfBCIh}{BCIfBCIj}{BCIfBCIl}{BCIfBCIn}3210{BCIfBCJ`}{BCIfBCJb}{BCIfBCJd}210{{BCIfIn}BCJ`}{BCIf{{`{{Kh{}{{Kf{BCJ`}}}}}}}}{{BCIfIn}BCJb}{BCIf{{`{{Kh{}{{Kf{BCJb}}}}}}}}{{BCIfIn}BCJd}{BCIf{{`{{Kh{}{{Kf{BCJd}}}}}}}}{{BCIfIn}BCIh}{BCIf{{`{{Kh{}{{Kf{BCIh}}}}}}}}{{BCIfIn}BCIj}{BCIf{{`{{Kh{}{{Kf{BCIj}}}}}}}}{{BCIfIn}BCIl}{BCIf{{`{{Kh{}{{Kf{BCIl}}}}}}}}{{BCIfIn}BCIn}{BCIf{{`{{Kh{}{{Kf{BCIn}}}}}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}``````{{BCJfOh}BCJf}33{BCJf{{BCJj{BCJh}}}}{BCJf{{BCJl{BCJh}}}}{BCJf{{BCJn{BCJh}}}}{BCJf{{BCK`{BCJh}}}}87665```````````````````````{BCKbBCKd}{BCKf{{BCKj{BCKh}}}}{{BCKfOh}BCKf}::{BCKbBCKl}{BCKf{{BCKn{BCKh}}}}=<{BCKbBCL`}{BCKf{{BCLb{BCKh}}}}{BCKbBCLd}{BCKf{{BCLf{BCKh}}}}{BCKbBCLh}{BCKf{{BCLj{BCKh}}}}{BCKbBCLl}{BCKf{{BCLn{BCKh}}}}{BCKbBCM`}{BCKf{{BCMb{BCKh}}}}{BCKbBCMd}{BCKf{{BCMf{BCKh}}}}{BCKbBCMh}{BCKf{{BCMj{BCKh}}}}{BCKbBCMl}{BCKf{{BCMn{BCKh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{BCN`Oh}BCN`}{ce{}{}}0{cc{}}144{BCNbBCNd}{BCN`{{BCNh{BCNf}}}}{BCNbBCNj}{BCN`{{BCNl{BCNf}}}}{BCNbBCNn}{BCN`{{BCO`{BCNf}}}}9``77`{GhBCOb}78;;:``8878;;:``````````````````88`{GjBCOd}`{GjBCOf}9`{GjBCOh}`{GjBCOj}<`{{GjKb}BCOl}{Gj{{`{{Kh{}{{Kf{BCOl}}}}}}}}`{GjBCOn}`{GjBD`}`{GjBDb}`{GjBDd}`{GjBDf}`{GjBDh}`{GjBDj}`{GjBDl}`{GjBDn}{c{{Il{e}}}{}{}}0{cJ`{}}`{{GjKb}BDA`}{Gj{{`{{Kh{}{{Kf{BDA`}}}}}}}}`{{GjKb}BDAb}{Gj{{`{{Kh{}{{Kf{BDAb}}}}}}}}`{{GjKb}BDAd}{Gj{{`{{Kh{}{{Kf{BDAd}}}}}}}}`````{{BDAfOh}BDAf}{ce{}{}}0{BDAhBDAj}{BDAf{{BDAn{BDAl}}}}{cc{}}3<<;`````{{BDB`Oh}BDB`}44{BDBbBDBd}{BDB`{{BDBh{BDBf}}}}36??>```{{BDBjOh}BDBj}77{BDBj{{BDBn{BDBl}}}}58{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BDC`Oh}BDC`};;8{BDCbBDCd}{BDC`{{BDCh{BDCf}}}}=443```{{BDCjOh}BDCj}>>;>554`````{{BDClOh}BDCl}??<?{BDCnBDD`}{BDCl{{BDDd{BDDb}}}}887`````{{BDDfOh}BDDf}{ce{}{}}0{cc{}}1{BDDhBDDj}{BDDf{{BDDn{BDDl}}}}==<```3323{BDE`BDEb}>>=```4434{BDEdBDEf}??>`````{{BDEhOh}BDEh}6656{BDEjBDEl}{BDEh{{BDF`{BDEn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BDFbOh}BDFb};;:;{BDFdBDFf}{BDFb{{BDFj{BDFh}}}}443```{{BDFlOh}BDFl}>>=>{BDFl{{BDG`{BDFn}}}}665```{{BDGbOh}BDGb}{ce{}{}}0{cc{}}1{BDGb{{BDGf{BDGd}}}}::9```{{BDGhOh}BDGh}3323{BDGh{{BDGl{BDGj}}}}<<;```{{BDGnOh}BDGn}5545==<```{{BDH`Oh}BDH`}6656>>=```{{BDHbOh}BDHb}7767??>`````````````````````````````````````````````````````````````````````````````{GlBDHd}`{GlBDHf}99`{GlBDHh}`{GlBDHj}`{GlBDHl}`{GlBDHn}`{GlBDI`}`{GlBDIb}`{GlBDId}`{GlBDIf}`{GlBDIh}`{GlBDIj}`{GlBDIl}`{GlBDIn}`{GlBDJ`}`{GlBDJb}{cc{}}`{GlBDJd}`{GlBDJf}`{GlBDJh}`{GlBDJj}`{GlBDJl}`{GlBDJn}`{GlBDK`}{ce{}{}}`{GlBDKb}`{GlBDKd}`{GlBDKf}`{GlBDKh}`{GlBDKj}`{GlBDKl}`{GlBDKn}`{GlBDL`}`{GlBDLb}`{GlBDLd}`{GlBDLf}`{GlBDLh}`{GlBDLj}`{GlBDLl}`{GlBDLn}`{GlBDM`}`{GlBDMb}`{GlBDMd}`{GlBDMf}`{GlBDMh}`{GlBDMj}`{GlBDMl}`{GlBDMn}`{GlBDN`}`{GlBDNb}`{GlBDNd}`{GlBDNf}`{GlBDNh}`{GlBDNj}`{GlBDNl}`{GlBDNn}`{GlBDO`}`{GlBDOb}`{GlBDOd}`{GlBDOf}`{GlBDOh}`{GlBDOj}`{GlBDOl}`{GlBDOn}`{GlBE`}{c{{Il{e}}}{}{}}0{cJ`{}}`{GlBEb}`{GlBEd}`{GlBEf}`{GlBEh}`{GlBEj}`{GlBEl}`{GlBEn}`{GlBEA`}`{GlBEAb}`{GlBEAd}`{GlBEAf}`{GlBEAh}```````````````````````````{BEAjBEAl}{BEAn{{BEBb{BEB`}}}}{{BEAnOh}BEAn}{ce{}{}}0{BEAjBEBd}{BEAn{{BEBf{BEB`}}}}{cc{}}{BEAjBEBh}{BEAn{{BEBj{BEB`}}}}5{BEAjBEBl}{BEAn{{BEBn{BEB`}}}}{BEAjBEC`}{BEAn{{BECb{BEB`}}}}{BEAjBECd}{BEAn{{BECf{BEB`}}}}{BEAjBECh}{BEAn{{BECj{BEB`}}}}{BEAjBECl}{BEAn{{BECn{BEB`}}}}{BEAjBED`}{BEAn{{BEDb{BEB`}}}}{BEAjBEDd}{BEAn{{BEDf{BEB`}}}}{BEAjBEDh}{BEAn{{BEDj{BEB`}}}}{c{{Il{e}}}{}{}}0{BEAjBEDl}{BEAn{{BEDn{BEB`}}}}{cJ`{}}```````````````````````````{BEE`BEEb}{BEEd{{BEEh{BEEf}}}}{BEE`BEEj}{BEEd{{BEEl{BEEf}}}}{BEE`BEEn}{BEEd{{BEF`{BEEf}}}}{BEE`BEFb}{BEEd{{BEFd{BEEf}}}}{BEE`BEFf}{BEEd{{BEFh{BEEf}}}}{BEE`BEFj}{BEEd{{BEFl{BEEf}}}}{{BEEdOh}BEEd}{ce{}{}}0{BEE`BEFn}{BEEd{{BEG`{BEEf}}}}{BEE`BEGb}{BEEd{{BEGd{BEEf}}}}{BEE`BEGf}{BEEd{{BEGh{BEEf}}}}{BEE`BEGj}{BEEd{{BEGl{BEEf}}}}{cc{}}9{BEE`BEGn}{BEEd{{BEH`{BEEf}}}}{BEE`BEHb}{BEEd{{BEHd{BEEf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````{{BEHfOh}BEHf}{ce{}{}}0{BEHhBEHj}{BEHf{{BEHn{BEHl}}}}{BEHhBEI`}{BEHf{{BEIb{BEHl}}}}{BEHf{{BEId{BEHl}}}}{BEHhBEIf}{BEHf{{BEIh{BEHl}}}}{BEHhBEIj}{BEHf{{BEIl{BEHl}}}}{BEHhBEIn}{BEHf{{BEJ`{BEHl}}}}{BEHhBEJb}{BEHf{{BEJd{BEHl}}}}{BEHhBEJf}{BEHf{{BEJh{BEHl}}}}{BEHhBEJj}{BEHf{{BEJl{BEHl}}}}{BEHhBEJn}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````````````````{BEK`BEKb}{BEKd{{BEKh{BEKf}}}}{{BEKdOh}BEKd}55{BEK`BEKj}{BEKd{{BEKl{BEKf}}}}{BEK`BEKn}{BEKd{{BEL`{BEKf}}}}{BEK`BELb}{BEKd{{BELd{BEKf}}}}{BEK`BELf}{BEKd{{BELh{BEKf}}}}{BEK`BELj}{BEKd{{BELl{BEKf}}}}{BEK`BELn}{BEKd{{BEM`{BEKf}}}}{BEK`BEMb}{BEKd{{BEMd{BEKf}}}}{BEK`BEMf}{BEKd{{BEMh{BEKf}}}}{BEK`BEMj}{BEKd{{BEMl{BEKf}}}}{BEK`BEMn}{BEKd{{BEN`{BEKf}}}}{BEK`BENb}{BEKd{{BENd{BEKf}}}}{BEK`BENf}{BEKd{{BENh{BEKf}}}}{BEK`BENj}{BEKd{{BENl{BEKf}}}}{BEK`BENn}{BEKd{{BEO`{BEKf}}}}{BEK`BEOb}{BEKd{{BEOd{BEKf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}{BEK`BEOf}{BEKd{{BEOh{BEKf}}}}{BEK`BEOj}{BEKd{{BEOl{BEKf}}}}{BEK`BEOn}{BEKd{{BF`{BEKf}}}}```````{{BFbOh}BFb}99{BFdBFf}{BFb{{BFj{BFh}}}}{BFdBFl}{BFb{{BFn{BFh}}}}>=<<;`````{{BFA`Oh}BFA`}>>{BFAbBFAd}{BFA`{{BFAh{BFAf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````{{BFAjOh}BFAj}334{BFAlBFAn}{BFAj{{BFBb{BFB`}}}}{BFAlBFBd}{BFAj{{BFBf{BFB`}}}}{BFAlBFBh}{BFAj{{BFBj{BFB`}}}}{BFAlBFBl}{BFAj{{BFBn{BFB`}}}}{BFAlBFC`}{BFAj{{BFCb{BFB`}}}}{BFAlBFCd}{BFAj{{BFCf{BFB`}}}}{BFAlBFCh}{BFAj{{BFCj{BFB`}}}}{BFAlBFCl}{BFAj{{BFCn{BFB`}}}}{BFAlBFD`}{BFAj{{BFDb{BFB`}}}}{BFAlBFDd}{BFAj{{BFDf{BFB`}}}}{BFAlBFDh}{BFAj{{BFDj{BFB`}}}}{BFAlBFDl}{BFAj{{BFDn{BFB`}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BFE`Oh}BFE`}33{cc{}}4{BFEbBFEd}{BFE`{{BFEh{BFEf}}}}554`````````````````{{BFEjOh}BFEj}77{BFElBFEn}{BFEj{{BFFb{BFF`}}}}{BFElBFFd}{BFEj{{BFFf{BFF`}}}}{BFElBFFh}{BFEj{{BFFj{BFF`}}}}{BFElBFFl}{BFEj{{BFFn{BFF`}}}}{BFElBFG`}{BFEj{{BFGb{BFF`}}}}{BFElBFGd}{BFEj{{BFGf{BFF`}}}}{BFElBFGh}{BFEj{{BFGj{BFF`}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```2232{BFGlBFGn}221```````````````````````````````````````{{BFH`Oh}BFH`}44{BFHbBFHd}{BFH`{{BFHh{BFHf}}}}{BFHbBFHj}{BFH`{{BFHl{BFHf}}}}{BFH`{{BFHn{BFHf}}}}{BFHbBFI`}{BFH`{{BFIb{BFHf}}}}{BFHbBFId}{BFH`{{BFIf{BFHf}}}}{BFHbBFIh}{BFHbBFIj}{BFH`{{BFIl{BFHf}}}}{BFHbBFIn}{BFH`{{BFJ`{BFHf}}}}{BFHbBFJb}{BFH`{{BFJd{BFHf}}}}{BFHbBFJf}{BFH`{{BFJh{BFHf}}}}{BFHbBFJj}{BFH`{{BFJl{BFHf}}}}{BFHbBFJn}{BFH`{{BFK`{BFHf}}}}{BFHbBFKb}{BFH`{{BFKd{BFHf}}}}{BFHbBFKf}{BFH`{{BFKh{BFHf}}}}{BFHbBFKj}{BFH`{{BFKl{BFHf}}}}{BFHbBFKn}{BFH`{{BFL`{BFHf}}}}{BFHbBFLb}{BFH`{{BFLd{BFHf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}{BFHbBFLf}{BFH`{{BFLh{BFHf}}}}{BFHbBFLj}{BFH`{{BFLl{BFHf}}}}`````{{BFLnOh}BFLn}77{BFM`BFMb}{BFLn{{BFMf{BFMd}}}}:9887`````````````````````````````````````````````{{BFMhOh}BFMh}::{BFMjBFMl}{BFMh{{BFN`{BFMn}}}}{BFMjBFNb}{BFMh{{BFNd{BFMn}}}}{BFMjBFNf}{BFMh{{BFNh{BFMn}}}}{BFMjBFNj}{BFMh{{BFNl{BFMn}}}}{BFMjBFNn}{BFMh{{BFO`{BFMn}}}}{BFMjBFOb}{BFMh{{BFOd{BFMn}}}}{BFMjBFOf}{BFMh{{BFOh{BFMn}}}}{BFMjBFOj}{BFMh{{BFOl{BFMn}}}}{BFMjBFOn}{BFMh{{BG`{BFMn}}}}{BFMjBGb}{BFMh{{BGd{BFMn}}}}{BFMjBGf}{BFMh{{BGh{BFMn}}}}{BFMjBGj}{BFMh{{BGl{BFMn}}}}{BFMjBGn}{BFMh{{BGA`{BFMn}}}}{BFMjBGAb}{BFMh{{BGAd{BFMn}}}}{cc{}}{ce{}{}}{BFMjBGAf}{BFMh{{BGAh{BFMn}}}}{BFMjBGAj}{BFMh{{BGAl{BFMn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BFMjBGAn}{BFMh{{BGB`{BFMn}}}}{BFMjBGBb}{BFMh{{BGBd{BFMn}}}}{BFMjBGBf}{BFMh{{BGBh{BFMn}}}}{BFMjBGBj}{BFMh{{BGBl{BFMn}}}}{BFMjBGBn}{BFMh{{BGC`{BFMn}}}}`````{{BGCbOh}BGCb}{ce{}{}}0{cc{}}{BGCdBGCf}{BGCb{{BGCj{BGCh}}}}3{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````````````````````````{{BGClOh}BGCl}66{BGCnBGD`}{BGCl{{BGDd{BGDb}}}}{BGCnBGDf}{BGCl{{BGDh{BGDb}}}}{BGCnBGDj}{BGCl{{BGDl{BGDb}}}}{BGCnBGDn}{BGCl{{BGE`{BGDb}}}}{BGCnBGEb}{BGCl{{BGEd{BGDb}}}}?{ce{}{}}==<{BGCnBGEf}{BGCnBGEh}{BGCl{{BGEj{BGDb}}}}{BGCnBGEl}{BGCl{{BGEn{BGDb}}}}{BGCnBGF`}{BGCl{{BGFb{BGDb}}}}{BGCnBGFd}{BGCl{{BGFf{BGDb}}}}{BGCnBGFh}{BGCl{{BGFj{BGDb}}}}{BGCnBGFl}{BGCl{{BGFn{BGDb}}}}{BGCnBGG`}{BGCl{{BGGb{BGDb}}}}{BGCnBGGd}{BGCl{{BGGf{BGDb}}}}{BGCnBGGh}{BGCl{{BGGj{BGDb}}}}{BGCnBGGl}{BGCl{{BGGn{BGDb}}}}{BGCnBGH`}{BGCl{{BGHb{BGDb}}}}{BGCnBGHd}{BGCl{{BGHf{BGDb}}}}`````{{BGHhOh}BGHh}{ce{}{}}0{BGHjBGHl}{BGHh{{BGI`{BGHn}}}}{cc{}}3{c{{Il{e}}}{}{}}0{cJ`{}}````````````````````````````````{{BGIbOh}BGIb}663{BGIdBGIf}{BGIb{{BGIj{BGIh}}}}{BGIdBGIl}{BGIb{{BGIn{BGIh}}}}{BGIdBGJ`}{BGIb{{BGJb{BGIh}}}}{BGIdBGJd}{BGIb{{BGJf{BGIh}}}}{BGIdBGJh}{BGIb{{BGJj{BGIh}}}}{BGIdBGJl}{BGIb{{BGJn{BGIh}}}}{BGIdBGK`}{BGIb{{BGKb{BGIh}}}}{BGIdBGKd}{BGIb{{BGKf{BGIh}}}}{BGIdBGKh}{BGIb{{BGKj{BGIh}}}}{BGIdBGKl}{BGIb{{BGKn{BGIh}}}}{BGIdBGL`}{BGIb{{BGLb{BGIh}}}}{BGIdBGLd}{BGIb{{BGLf{BGIh}}}}{BGIdBGLh}{BGIb{{BGLj{BGIh}}}}{BGIdBGLl}{BGIdBGLn}{BGIb{{BGM`{BGIh}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{BGMb{{BGMf{BGMd}}}}{{BGMbOh}BGMb}44{BGMb{{BGMh{BGMd}}}}{cc{}}{BGMb{{BGMj{BGMd}}}}7{BGMb{{BGMl{BGMd}}}}{BGMb{{BGMn{BGMd}}}}{BGMb{{BGN`{BGMd}}}}{BGMb{{BGNb{BGMd}}}}::9{BGMb{{BGNd{BGMd}}}}{BGMb{{BGNf{BGMd}}}}`````````````````````{BGNhBGNj}{BGNl{{BGO`{BGNn}}}}{{BGNlOh}BGNl}{ce{}{}}0{BGNhBGOb}{BGNl{{BGOd{BGNn}}}}={BGNhBGOf}{BGNl{{BGOh{BGNn}}}}4{BGNhBGOj}{BGNl{{BGOl{BGNn}}}}{BGNhBGOn}{BGNl{{BH`{BGNn}}}}{BGNhBHb}{BGNl{{BHd{BGNn}}}}{BGNhBHf}{BGNl{{BHh{BGNn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BGNhBHj}{BGNl{{BHl{BGNn}}}}{BGNhBHn}{BGNl{{BHA`{BGNn}}}}```````````{BHAb{{BHAf{BHAd}}}}{{BHAbOh}BHAb}{ce{}{}}0{BHAb{{BHAh{BHAd}}}}{cc{}}{BHAb{{BHAj{BHAd}}}}3{BHAb{{BHAl{BHAd}}}}{BHAb{{BHAn{BHAd}}}}{BHAb{{BHB`{BHAd}}}}{BHAb{{BHBb{BHAd}}}}??>{BHAb{{BHBd{BHAd}}}}{BHAb{{BHBf{BHAd}}}}```````````{BHBh{{BHBl{BHBj}}}}{{BHBhOh}BHBh};;{BHBh{{BHBn{BHBj}}}}:{BHBh{{BHC`{BHBj}}}}={BHBh{{BHCb{BHBj}}}}{BHBh{{BHCd{BHBj}}}}{BHBh{{BHCf{BHBj}}}}{BHBh{{BHCh{BHBj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BHBh{{BHCj{BHBj}}}}{BHBh{{BHCl{BHBj}}}}```````````{BHCnBHD`}{ce{}{}}0{BHCnBHDb}{cc{}}{BHCnBHDd}3{BHCnBHDf}{BHCnBHDh}{BHCnBHDj}{BHCnBHDl}<<;{BHCnBHDn}{BHCnBHE`}```````````{BHEbBHEd}::{BHEbBHEf}9{BHEbBHEh}<{BHEbBHEj}{BHEbBHEl}{BHEbBHEn}{BHEbBHF`}{c{{Il{e}}}{}{}}0{cJ`{}}{BHEbBHFb}{BHEbBHFd}``````````````````````````````{ce{}{}}0{BHFfBHFh}{BHFfBHFj}{BHFfBHFl}{BHFfBHFn}{BHFfBHG`}{cc{}}{BHFfBHGb}{BHFfBHGd}8{BHFfBHGf}{BHFfBHGh}{BHFfBHGj}{BHFfBHGl}{BHFfBHGn}{BHFfBHH`}{BHFfBHHb}{BHFfBHHd}{BHFfBHHf}{BHFfBHHh}{BHFfBHHj}{BHFfBHHl}{BHFfBHHn}{BHFfBHI`}{BHFfBHIb}{c{{Il{e}}}{}{}}0{cJ`{}}{BHFfBHId}{BHFfBHIf}{BHFfBHIh}{BHFfBHIj}{BHFfBHIl}{BHFfBHIn}`````{{BHJ`Oh}BHJ`}{ce{}{}}0{BHJbBHJd}{BHJ`{{BHJh{BHJf}}}}{cc{}}3<<;``````````````````````````````````````````````{BHJjBHJl}{BHJn{{BHKb{BHK`}}}}{BHJjBHKd}{BHJn{{BHKf{BHK`}}}}{BHJjBHKh}{BHJn{{BHKj{BHK`}}}}{BHJjBHKl}{BHJn{{BHKn{BHK`}}}}{BHJjBHL`}{BHJn{{BHLb{BHK`}}}}{BHJjBHLd}{BHJn{{BHLf{BHK`}}}}{BHJjBHLh}{BHJn{{BHLj{BHK`}}}}{BHJjBHLl}{BHJn{{BHLn{BHK`}}}}{{BHJnOh}BHJn}{ce{}{}}0{BHJjBHM`}{BHJn{{BHMb{BHK`}}}}{BHJjBHMd}{BHJn{{BHMf{BHK`}}}}{cc{}}5{BHJjBHMh}{BHJn{{BHMj{BHK`}}}}{BHJjBHMl}{BHJn{{BHMn{BHK`}}}}{BHJn{{BHN`{BHK`}}}}{BHJn{{BHNb{BHK`}}}}{BHJjBHNd}{BHJn{{BHNf{BHK`}}}}{BHJjBHNh}{BHJn{{BHNj{BHK`}}}}{BHJn{{BHNl{BHK`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BHJjBHNn}{BHJn{{BHO`{BHK`}}}}{BHJjBHOb}{BHJn{{BHOd{BHK`}}}}{BHJjBHOf}{BHJn{{BHOh{BHK`}}}}{BHJjBHOj}{BHJn{{BHOl{BHK`}}}}{BHJjBHOn}{BHJn{{BI`{BHK`}}}}{BHJjBIb}{BHJn{{BId{BHK`}}}}```````````````{{BIfOh}BIf}{ce{}{}}0{cc{}}{BIhBIj}{BIf{{BIn{BIl}}}}{BIhBIA`}{BIf{{BIAb{BIl}}}}{BIhBIAd}{BIf{{BIAf{BIl}}}}{BIhBIAh}{BIf{{BIAj{BIl}}}}{BIhBIAl}{BIf{{BIAn{BIl}}}}{BIhBIB`}{BIf{{BIBb{BIl}}}}={c{{Il{e}}}{}{}}0{cJ`{}}`````````````{{BIBdOh}BIBd}{ce{}{}}0{cc{}}1{BIBfBIBh}{BIBd{{BIBl{BIBj}}}}{BIBfBIBn}{BIBd{{BIC`{BIBj}}}}{BIBfBICb}{BIBd{{BICd{BIBj}}}}{BIBfBICf}{BIBd{{BICh{BIBj}}}}{BIBfBICj}{BIBd{{BICl{BIBj}}}}>>=`````{{BICnOh}BICn}<<;<{BID`BIDb}{BICn{{BIDf{BIDd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````{BIDhBIDj}{BIDl{{BIE`{BIDn}}}}{BIDl{{BIEb{BIDn}}}}{BIDhBIEd}{{BIDlOh}BIDl}{ce{}{}}0{BIDhBIEf}{BIDl{{BIEh{BIDn}}}}{BIDhBIEj}{BIDl{{BIEl{BIDn}}}}{cc{}}5{BIDhBIEn}{BIDl{{BIF`{BIDn}}}}{BIDl{{BIFb{BIDn}}}}{BIDhBIFd}{BIDhBIFf}{BIDl{{BIFh{BIDn}}}}{BIDhBIFj}{BIDl{{BIFl{BIDn}}}}{BIDhBIFn}{BIDhBIG`}{BIDhBIGb}{BIDl{{BIGd{BIDn}}}}{BIDhBIGf}{BIDl{{BIGh{BIDn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````{{BIGjOh}BIGj}{ce{}{}}0{cc{}}1{BIGlBIGn}{BIGj{{BIHb{BIH`}}}}{BIGlBIHd}{BIGj{{BIHf{BIH`}}}}{BIGlBIHh}{BIGj{{BIHj{BIH`}}}}{BIGlBIHl}{BIGj{{BIHn{BIH`}}}}{BIGlBII`}{BIGj{{BIIb{BIH`}}}}>>=```````````````{{BIIdOh}BIId}<<{BIIfBIIh}{BIId{{BIIl{BIIj}}}}{BIIfBIIn}{BIId{{BIJ`{BIIj}}}}{BIIfBIJb}{BIId{{BIJd{BIIj}}}}{cc{}}{ce{}{}}{BIIfBIJf}{BIId{{BIJh{BIIj}}}}{BIIfBIJj}{BIId{{BIJl{BIIj}}}}{BIIfBIJn}{BIId{{BIK`{BIIj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````````````````````````````{BIKbBIKd}{{BIKfOh}BIKf}::{BIKbBIKh}{BIKf{{BIKl{BIKj}}}}{BIKbBIKn}{BIKf{{BIL`{BIKj}}}}{BIKbBILb}{BIKf{{BILd{BIKj}}}}{cc{}}{ce{}{}}{BIKbBILf}{BIKf{{BILh{BIKj}}}}{BIKbBILj}{BIKf{{BILl{BIKj}}}}{BIKbBILn}{BIKf{{BIM`{BIKj}}}}{BIKbBIMb}{BIKf{{BIMd{BIKj}}}}{BIKbBIMf}{BIKf{{BIMh{BIKj}}}}{BIKbBIMj}{BIKf{{BIMl{BIKj}}}}{BIKbBIMn}{BIKf{{BIN`{BIKj}}}}{BIKbBINb}{BIKf{{BINd{BIKj}}}}{BIKbBINf}{BIKf{{BINh{BIKj}}}}{BIKbBINj}{BIKf{{BINl{BIKj}}}}{BIKbBINn}{BIKf{{BIO`{BIKj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BIKbBIOb}{BIKf{{BIOd{BIKj}}}}```````{{BIOfOh}BIOf}{ce{}{}}0{BIOhBIOj}{BIOf{{BIOn{BIOl}}}}{cc{}}3{BIOhBJ`}{BIOf{{BJb{BIOl}}}}::9`````````{BJdBJf}{BJh{{BJl{BJj}}}}{BJdBJn}{BJh{{BJA`{BJj}}}}{{BJhOh}BJh}::7:{BJdBJAb}{BJh{{BJAd{BJj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```>>;>{BJAfBJAh}221`````````{{BJAjOh}BJAj}{ce{}{}}0{BJAlBJAn}{BJAj{{BJBb{BJB`}}}}{cc{}}3{BJAlBJBd}{BJAj{{BJBf{BJB`}}}}{BJAlBJBh}{BJAj{{BJBj{BJB`}}}};;:`````{{BJBlOh}BJBl}8858{BJBnBJC`}{BJBl{{BJCd{BJCb}}}}>>=``````{{BJCfOh}BJCf};;8;{BJCf{{BJCj{BJCh}}}}{BJClBJCn}{BJCf{{BJD`{BJCh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{ce{}{}}0>0221{BJDbBJDd}``````````````{BJDfBJDh}{BJDj{{BJDn{BJDl}}}}{{BJDjOh}BJDj}44{cc{}}5{BJDfBJE`}{BJDfBJEb}{BJDj{{BJEd{BJDl}}}}{BJDfBJEf}{BJDj{{BJEh{BJDl}}}}{BJDj{{BJEj{BJDl}}}}{BJDfBJEl}{BJDj{{BJEn{BJDl}}}}{BJDj{{BJF`{BJDl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BJFbOh}BJFb}{ce{}{}}0=0{BJFdBJFf}{BJFb{{BJFj{BJFh}}}}554`````{{BJFlOh}BJFl}33{cc{}}4{BJFnBJG`}{BJFl{{BJGd{BJGb}}}}998`````{{BJGfOh}BJGf}7737{BJGhBJGj}{BJGf{{BJGn{BJGl}}}}<<;`````{{BJH`Oh}BJH`}::6:{BJHbBJHd}{BJH`{{BJHh{BJHf}}}}??>`````{{BJHjOh}BJHj}==9={BJHlBJHn}{BJHj{{BJIb{BJI`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BJIdOh}BJId}{ce{}{}}0?0{BJIfBJIh}{BJId{{BJIl{BJIj}}}}554`````{{BJInOh}BJIn}33{cc{}}4{BJJ`BJJb}{BJIn{{BJJf{BJJd}}}}998`````{{BJJhOh}BJJh}7737{BJJjBJJl}{BJJh{{BJK`{BJJn}}}}<<;```````{{BJKbOh}BJKb}::6:{BJKdBJKf}{BJKb{{BJKj{BJKh}}}}{BJKdBJKl}{BJKb{{BJKn{BJKh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{BJL`Oh}BJL`}{ce{}{}}0>0{BJLbBJLd}{BJL`{{BJLh{BJLf}}}}{BJLbBJLj}{BJL`{{BJLl{BJLf}}}}{BJLbBJLn}{BJL`{{BJM`{BJLf}}}}{BJL`{{BJMb{BJLf}}}}{BJLbBJMd}{BJLbBJMf}{BJL`{{BJMh{BJLf}}}}{BJLbBJMj}{BJL`{{BJMl{BJLf}}}}??>`````{{BJMnOh}BJMn}=={cc{}}>{BJN`BJNb}{BJMn{{BJNf{BJNd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{ce{}{}}050{BJNhBJNj}332```1161{BJNlBJNn}443```2272{BJO`BJOb}554```3383{BJOdBJOf}665``````````{{BJOhOh}BJOh}55:5{BJOh{{BJOl{BJOj}}}}{BJOnBK`}{BJOh{{BKb{BJOj}}}}{BJOnBKd}{BJOh{{BKf{BJOj}}}}{BJOnBKh}{BJOh{{BKj{BJOj}}}}>>=`````````````{{BKlOh}BKl}=={BKnBKA`}{BKl{{BKAd{BKAb}}}}{BKnBKAf}{BKl{{BKAh{BKAb}}}}{BKnBKAj}{BKl{{BKAl{BKAb}}}}{cc{}}{ce{}{}}{BKnBKAn}{BKl{{BKB`{BKAb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{BKnBKBb}{BKl{{BKBd{BKAb}}}}`````{{BKBfOh}BKBf}7787{BKBhBKBj}{BKBf{{BKBn{BKBl}}}}665```````````{{BKC`Oh}BKC`}::{BKCbBKCd}{BKC`{{BKCh{BKCf}}}}{BKCbBKCj}{BKC`{{BKCl{BKCf}}}}?>;;:{BKCbBKCn}{BKC`{{BKD`{BKCf}}}}{BKCbBKDb}{BKC`{{BKDd{BKCf}}}}```````````{{BKDfOh}BKDf}{ce{}{}}0{BKDhBKDj}{BKDf{{BKDn{BKDl}}}}{BKDhBKE`}{BKDf{{BKEb{BKDl}}}}{BKDhBKEd}{BKDf{{BKEf{BKDl}}}}{BKDhBKEh}{BKDf{{BKEj{BKDl}}}}{cc{}}9{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BKElOh}BKEl}<<3<{BKEnBKF`}{BKEl{{BKFd{BKFb}}}}443```````{{BKFfOh}BKFf}??{BKFhBKFj}{BKFf{{BKFn{BKFl}}}}{BKFhBKG`}{BKFf{{BKGb{BKFl}}}}:{ce{}{}}::9`````{{BKGdOh}BKGd}11<1;;:{BKGfBKGh}{BKGd{{BKGl{BKGj}}}}`````{{BKGnOh}BKGn}44?4{BKH`BKHb}{BKGn{{BKHf{BKHd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BKHhOh}BKHh}99{cc{}}:332{BKHjBKHl}{BKHh{{BKI`{BKHn}}}}`````````````````````````````{{BKIbOh}BKIb}==3=665{BKIdBKIf}{BKIb{{BKIj{BKIh}}}}{BKIdBKIl}{BKIb{{BKIn{BKIh}}}}{BKIdBKJ`}{BKIb{{BKJb{BKIh}}}}{BKIdBKJd}{BKIb{{BKJf{BKIh}}}}{BKIdBKJh}{BKIb{{BKJj{BKIh}}}}{BKIdBKJl}{BKIb{{BKJn{BKIh}}}}{BKIdBKK`}{BKIb{{BKKb{BKIh}}}}{BKIdBKKd}{BKIb{{BKKf{BKIh}}}}{BKIdBKKh}{BKIb{{BKKj{BKIh}}}}{BKIdBKKl}{BKIb{{BKKn{BKIh}}}}{BKIdBKL`}{BKIb{{BKLb{BKIh}}}}{BKIdBKLd}{BKIb{{BKLf{BKIh}}}}{BKIdBKLh}{BKIb{{BKLj{BKIh}}}}`````{{BKLlOh}BKLl}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{BKLnBKM`}{BKLl{{BKMd{BKMb}}}}`````{{BKMfOh}BKMf}6656443{BKMhBKMj}{BKMf{{BKMn{BKMl}}}}`````{{BKN`Oh}BKN`}9989776{BKNbBKNd}{BKN`{{BKNh{BKNf}}}}`````{{BKNjOh}BKNj}<<;<::9{BKNlBKNn}{BKNj{{BKOb{BKO`}}}}```{{BKOdOh}BKOd}??>?==<{BKOd{{BKOh{BKOf}}}}`````{{BKOjOh}BKOj}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{BKOlBKOn}{BKOj{{BLb{BL`}}}}`````{{BLdOh}BLd}6656443{BLfBLh}{BLd{{BLl{BLj}}}}```````````{{BLnOh}BLn}9989776{BLA`BLAb}{BLn{{BLAf{BLAd}}}}{BLA`BLAh}{BLn{{BLAj{BLAd}}}}{BLA`BLAl}{BLn{{BLAn{BLAd}}}}{BLA`BLB`}{BLn{{BLBb{BLAd}}}}````````````````````````````````````````````````````````````````````````````````````````````````{GnBLBd}`{GnBLBf}`{GnBLBh}`{GnBLBj}`{GnBLBl}`{GnBLBn}`{GnBLC`}`{GnBLCb}`{GnBLCd}`{GnBLCf}`{GnBLCh}{ce{}{}}0`{GnBLCj}`{GnBLCl}`{GnBLCn}`{GnBLD`}`{GnBLDb}`{GnBLDd}`{GnBLDf}`{GnBLDh}`{GnBLDj}`{GnBLDl}`{GnBLDn}`{GnBLE`}`{GnBLEb}`{GnBLEd}`{GnBLEf}`{GnBLEh}`{GnBLEj}`{GnBLEl}`{GnBLEn}`{GnBLF`}`{GnBLFb}`{GnBLFd}`{GnBLFf}`{GnBLFh}`{GnBLFj}`{GnBLFl}`{GnBLFn}`{GnBLG`}`{GnBLGb}`{GnBLGd}`{GnBLGf}`{GnBLGh}`{GnBLGj}`{GnBLGl}`{GnBLGn}`{GnBLH`}`{GnBLHb}`{GnBLHd}`{GnBLHf}`{GnBLHh}`{GnBLHj}`{GnBLHl}`{GnBLHn}`{GnBLI`}`{GnBLIb}`{GnBLId}`{GnBLIf}`{GnBLIh}`{GnBLIj}`{GnBLIl}`{GnBLIn}`{GnBLJ`}`{GnBLJb}`{GnBLJd}`{GnBLJf}`{GnBLJh}`{GnBLJj}`{GnBLJl}`{GnBLJn}`{GnBLK`}`{GnBLKb}`{GnBLKd}`{GnBLKf}`{GnBLKh}{cc{}}`{GnBLKj}`{GnBLKl}`{GnBLKn}`{GnBLL`}{ce{}{}}`{GnBLLb}`{GnBLLd}`{GnBLLf}`{GnBLLh}`{GnBLLj}`{GnBLLl}`{GnBLLn}`{GnBLM`}`{GnBLMb}`{GnBLMd}`{GnBLMf}`{GnBLMh}`{GnBLMj}`{GnBLMl}`{GnBLMn}{c{{Il{e}}}{}{}}0{cJ`{}}`````{BLN`BLNb}{BLNd{{BLNh{BLNf}}}}{{BLNdOh}BLNd}{ce{}{}}0{cc{}}1665`````{BLNjBLNl}{BLNn{{BLOb{BLO`}}}}{{BLNnOh}BLNn}4434998`````{BLOdBLOf}{BLOh{{BLOl{BLOj}}}}{{BLOhOh}BLOh}7767<<;`````````````````````````````{BLOnBM`}{BMb{{BMf{BMd}}}}{BLOnBMh}{BMb{{BMj{BMd}}}}{BLOnBMl}{BMb{{BMn{BMd}}}}{BLOnBMA`}{BMb{{BMAb{BMd}}}}{BLOnBMAd}{BMb{{BMAf{BMd}}}}{BLOnBMAh}{BMb{{BMAj{BMd}}}}{BLOnBMAl}{BMb{{BMAn{BMd}}}}{BLOnBMB`}{BMb{{BMBb{BMd}}}}{BLOnBMBd}{BMb{{BMBf{BMd}}}}{BLOnBMBh}{BMb{{BMBj{BMd}}}}{BLOnBMBl}{BMb{{BMBn{BMd}}}}{BLOnBMC`}{BMb{{BMCb{BMd}}}}{BLOnBMCd}{BMb{{BMCf{BMd}}}}{{BMbOh}BMb}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````{BMChBMCj}{BMCl{{BMD`{BMCn}}}}{BMChBMDb}{BMCl{{BMDd{BMCn}}}}{BMChBMDf}{BMCl{{BMDh{BMCn}}}}{BMChBMDj}{BMCl{{BMDl{BMCn}}}}{BMChBMDn}{BMCl{{BME`{BMCn}}}}{BMChBMEb}{BMCl{{BMEd{BMCn}}}}{BMChBMEf}{BMCl{{BMEh{BMCn}}}}{BMChBMEj}{BMCl{{BMEl{BMCn}}}}{BMChBMEn}{BMCl{{BMF`{BMCn}}}}{{BMClOh}BMCl}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{BMFbBMFd}{BMFf{{BMFj{BMFh}}}}{BMFbBMFl}{BMFf{{BMFn{BMFh}}}}{BMFbBMG`}{BMFf{{BMGb{BMFh}}}}{BMFbBMGd}{BMFf{{BMGf{BMFh}}}}{BMFbBMGh}{BMFf{{BMGj{BMFh}}}}{BMFbBMGl}{BMFf{{BMGn{BMFh}}}}{BMFbBMH`}{BMFf{{BMHb{BMFh}}}}{{BMFfOh}BMFf}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{BMHdBMHf}{BMHh{{BMHl{BMHj}}}}{BMHdBMHn}{BMHh{{BMI`{BMHj}}}}{BMHdBMIb}{BMHh{{BMId{BMHj}}}}{BMHdBMIf}{BMHh{{BMIh{BMHj}}}}{BMHdBMIj}{BMHh{{BMIl{BMHj}}}}{BMHdBMIn}{BMHh{{BMJ`{BMHj}}}}{{BMHhOh}BMHh}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}`````{BMJbBMJd}{BMJf{{BMJj{BMJh}}}}{{BMJfOh}BMJf}6656443```````{BMJlBMJn}{BMK`{{BMKd{BMKb}}}}{BMJlBMKf}{BMK`{{BMKh{BMKb}}}}{{BMK`Oh}BMK`};;:;998``````{BMKjBMKl}{BMKjBMKn}{BMKjBML`}{BMKjBMLb}??>?==<```{BMLdBMLf}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BMLhOh}BMLh}44{BMLjBMLl}{BMLh{{BMM`{BMLn}}}}56443```````{{BMMbOh}BMMb}7767{BMMdBMMf}{BMMb{{BMMj{BMMh}}}}{BMMdBMMl}{BMMb{{BMMn{BMMh}}}}998`````{{BMN`Oh}BMN`}<<{BMNbBMNd}{BMN`{{BMNh{BMNf}}}}=><<;```````````{{BMNjOh}BMNj}??>?{BMNlBMNn}{BMNj{{BMOb{BMO`}}}}{BMNlBMOd}{BMNj{{BMOf{BMO`}}}}{BMNlBMOh}{BMNj{{BMOj{BMO`}}}}{BMNlBMOl}{BMNj{{BMOn{BMO`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BN`Oh}BN`}{ce{}{}}0{BNbBNd}{BN`{{BNh{BNf}}}}{cc{}}3665`````{{BNjOh}BNj}44{BNlBNn}{BNj{{BNAb{BNA`}}}}36998```````{{BNAdOh}BNAd}77{BNAfBNAh}{BNAd{{BNAl{BNAj}}}}{BNAfBNAn}{BNAd{{BNB`{BNAj}}}}8;>>=``````;;{BNBbBNBd}{BNBbBNBf}{BNBbBNBh}{BNBbBNBj}<?{c{{Il{e}}}{}{}}0{cJ`{}}````{ce{}{}}0{BNBlBNBn}{BNBlBNC`}{cc{}}3554`````{{BNCbOh}BNCb}44{BNCdBNCf}{BNCb{{BNCj{BNCh}}}}36887```````{{BNClOh}BNCl}77{BNCnBND`}{BNCl{{BNDd{BNDb}}}}{BNCnBNDf}{BNCl{{BNDh{BNDb}}}}8;==<```````;;{BNDjBNDl}{BNDjBNDn}{BNDjBNE`}{BNDjBNEb}{BNDjBNEd}={ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{BNEfOh}BNEf}33{BNEhBNEj}{BNEf{{BNEn{BNEl}}}}{cc{}}6554`````````````````````````````{{BNF`Oh}BNF`}77{BNFbBNFd}{BNF`{{BNFh{BNFf}}}}{BNFbBNFj}{BNF`{{BNFl{BNFf}}}}{BNFbBNFn}{BNF`{{BNG`{BNFf}}}}{BNFbBNGb}{BNF`{{BNGd{BNFf}}}}{BNFbBNGf}{BNF`{{BNGh{BNFf}}}}{BNFbBNGj}{BNF`{{BNGl{BNFf}}}}{BNFbBNGn}{BNF`{{BNH`{BNFf}}}}{BNFbBNHb}{BNF`{{BNHd{BNFf}}}}{BNFbBNHf}{BNF`{{BNHh{BNFf}}}}{BNFbBNHj}{BNF`{{BNHl{BNFf}}}}{BNFbBNHn}{BNF`{{BNI`{BNFf}}}}{BNFbBNIb}{BNF`{{BNId{BNFf}}}}{BNFbBNIf}{BNF`{{BNIh{BNFf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{BNIjOh}BNIj}33{BNIlBNIn}{BNIj{{BNJb{BNJ`}}}}{BNIlBNJd}{BNIj{{BNJf{BNJ`}}}}{BNIlBNJh}{BNIj{{BNJj{BNJ`}}}}{BNIlBNJl}{BNIj{{BNJn{BNJ`}}}}<;::9`````````````````````{{BNK`Oh}BNK`}<<{BNKbBNKd}{BNK`{{BNKh{BNKf}}}}{BNKbBNKj}{BNK`{{BNKl{BNKf}}}}{BNKbBNKn}{BNK`{{BNL`{BNKf}}}}{BNKbBNLb}{BNK`{{BNLd{BNKf}}}}{BNKbBNLf}{BNK`{{BNLh{BNKf}}}}{BNKbBNLj}{BNK`{{BNLl{BNKf}}}}{BNKbBNLn}{BNK`{{BNM`{BNKf}}}}{BNKbBNMb}{BNK`{{BNMd{BNKf}}}}{BNKbBNMf}{BNK`{{BNMh{BNKf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{{BNMjOh}BNMj}33{BNMlBNMn}{BNMj{{BNNb{BNN`}}}}{BNMlBNNd}{BNMj{{BNNf{BNN`}}}}{BNMlBNNh}{BNMj{{BNNj{BNN`}}}}{BNMlBNNl}{BNMj{{BNNn{BNN`}}}}{BNMlBNO`}{BNMj{{BNOb{BNN`}}}}{BNMlBNOd}{BNMj{{BNOf{BNN`}}}}{BNMlBNOh}{BNMj{{BNOj{BNN`}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````{{BNOlOh}BNOl}33{BNOnBO`}{BNOl{{BOd{BOb}}}}{BNOnBOf}{BNOl{{BOh{BOb}}}}{BNOnBOj}{BNOl{{BOl{BOb}}}}{BNOnBOn}{BNOl{{BOA`{BOb}}}}{BNOnBOAb}{BNOl{{BOAd{BOb}}}}{BNOnBOAf}{BNOl{{BOAh{BOb}}}}{BNOnBOAj}{BNOl{{BOAl{BOb}}}}{BNOnBOAn}{BNOl{{BOB`{BOb}}}}{BNOnBOBb}{BNOl{{BOBd{BOb}}}}{BNOnBOBf}{BNOl{{BOBh{BOb}}}}{BNOnBOBj}{BNOl{{BOBl{BOb}}}}{BNOnBOBn}{BNOl{{BOC`{BOb}}}}{BNOnBOCb}{BNOl{{BOCd{BOb}}}}{BNOnBOCf}{BNOl{{BOCh{BOb}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````{{BOCjOh}BOCj}33{BOClBOCn}{BOCj{{BODb{BOD`}}}}{BOClBODd}{BOCj{{BODf{BOD`}}}}{BOClBODh}{BOCj{{BODj{BOD`}}}}{BOClBODl}{BOCj{{BODn{BOD`}}}}{BOClBOE`}{BOCj{{BOEb{BOD`}}}}{BOClBOEd}{BOCj{{BOEf{BOD`}}}}{BOClBOEh}{BOCj{{BOEj{BOD`}}}}{BOClBOEl}{BOCj{{BOEn{BOD`}}}}{BOClBOF`}{BOCj{{BOFb{BOD`}}}}{BOClBOFd}{BOCj{{BOFf{BOD`}}}}{BOClBOFh}{BOCj{{BOFj{BOD`}}}}{BOClBOFl}{BOCj{{BOFn{BOD`}}}}{BOClBOG`}{BOCj{{BOGb{BOD`}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````{{BOGdOh}BOGd}33{BOGfBOGh}{BOGd{{BOGl{BOGj}}}}{BOGfBOGn}{BOGd{{BOH`{BOGj}}}}{BOGfBOHb}{BOGd{{BOHd{BOGj}}}}{BOGfBOHf}{BOGd{{BOHh{BOGj}}}}{BOGfBOHj}{BOGd{{BOHl{BOGj}}}}{BOGfBOHn}{BOGd{{BOI`{BOGj}}}}{BOGfBOIb}{BOGd{{BOId{BOGj}}}}{BOGfBOIf}{BOGd{{BOIh{BOGj}}}}{BOGfBOIj}{BOGd{{BOIl{BOGj}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{{BOInOh}BOIn}33{BOJ`BOJb}{BOIn{{BOJf{BOJd}}}}{BOJ`BOJh}{BOIn{{BOJj{BOJd}}}}{BOJ`BOJl}{BOIn{{BOJn{BOJd}}}}{BOJ`BOK`}{BOIn{{BOKb{BOJd}}}}{BOJ`BOKd}{BOIn{{BOKf{BOJd}}}}{BOJ`BOKh}{BOIn{{BOKj{BOJd}}}}{BOJ`BOKl}{BOIn{{BOKn{BOJd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````{{BOL`Oh}BOL`}33{BOLbBOLd}{BOL`{{BOLh{BOLf}}}}{BOLbBOLj}{BOL`{{BOLl{BOLf}}}}{BOLbBOLn}{BOL`{{BOM`{BOLf}}}}{BOLbBOMb}{BOL`{{BOMd{BOLf}}}}{BOLbBOMf}{BOL`{{BOMh{BOLf}}}}{BOLbBOMj}{BOL`{{BOMl{BOLf}}}}{BOLbBOMn}{BOL`{{BON`{BOLf}}}}{BOLbBONb}{BOL`{{BONd{BOLf}}}}{BOLbBONf}{BOL`{{BONh{BOLf}}}}{BOLbBONj}{BOL`{{BONl{BOLf}}}}{BOLbBONn}{BOL`{{BOO`{BOLf}}}}{BOLbBOOb}{BOL`{{BOOd{BOLf}}}}{BOLbBOOf}{BOL`{{BOOh{BOLf}}}}{BOLbBOOj}{BOL`{{BOOl{BOLf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{BOOnOh}BOOn}33{C`Cb}{BOOn{{Cf{Cd}}}}{C`Ch}{BOOn{{Cj{Cd}}}}87665`````{{ClOh}Cl}88{CnCA`}{Cl{{CAd{CAb}}}};:998```````{{CAfOh}CAf};;{CAhCAj}{CAf{{CAn{CAl}}}}{CAhCB`}{CAf{{CBb{CAl}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````22{CBdCBf}{CBdCBh}{CBdCBj}{CBdCBl}{CBdCBn}87665```77{CC`CCb}98776```````{{CCdOh}CCd}99{CCfCCh}{CCd{{CCl{CCj}}}}{CCfCCn}{CCd{{CD`{CCj}}}}>=<<;`````=={CDbCDd}{CDbCDf}{CDbCDh}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```22{CDjCDl}43221`````{{CDnOh}CDn}44{CE`CEb}{CDn{{CEf{CEd}}}}76554```````````````````````{{CEhOh}CEh}77{CEjCEl}{CEh{{CF`{CEn}}}}{CEjCFb}{CEh{{CFd{CEn}}}}{CEjCFf}{CEh{{CFh{CEn}}}}{CEjCFj}{CEh{{CFl{CEn}}}}{CEjCFn}{CEh{{CG`{CEn}}}}{CEjCGb}{CEh{{CGd{CEn}}}}{CEjCGf}{CEh{{CGh{CEn}}}}{CEjCGj}{CEh{{CGl{CEn}}}}{CEjCGn}{CEh{{CH`{CEn}}}}{CEjCHb}{CEh{{CHd{CEn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CHfOh}CHf}33{CHhCHj}{CHf{{CHn{CHl}}}}65443```````````{{CI`Oh}CI`}66{CIbCId}{CI`{{CIh{CIf}}}}{CIbCIj}{CI`{{CIl{CIf}}}}{CIbCIn}{CI`{{CJ`{CIf}}}}{CIbCJb}{CI`{{CJd{CIf}}}}?>==<```````````{{CJfOh}CJf}??{CJhCJj}{CJf{{CJn{CJl}}}}{CJhCK`}{CJf{{CKb{CJl}}}}{CJhCKd}{CJf{{CKf{CJl}}}}{CJhCKh}{CJf{{CKj{CJl}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CKlOh}CKl}33{CKnCL`}{CKl{{CLd{CLb}}}}{CKnCLf}{CKl{{CLh{CLb}}}}{CKnCLj}{CKl{{CLl{CLb}}}}{CKnCLn}{CKl{{CM`{CLb}}}}<;::9```````````{{CMbOh}CMb}<<{CMdCMf}{CMb{{CMj{CMh}}}}{CMdCMl}{CMb{{CMn{CMh}}}}{CMdCN`}{CMb{{CNb{CMh}}}}{CMdCNd}{CMb{{CNf{CMh}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CNhOh}CNh}33{CNjCNl}{CNh{{CO`{CNn}}}}{CNjCOb}{CNh{{COd{CNn}}}}{CNjCOf}{CNh{{COh{CNn}}}}{CNjCOj}{CNh{{COl{CNn}}}}<;::9`````{{COnOh}COn}<<{CA`CAb}{COn{{CAf{CAd}}}}?>==<```````````````{{CAhOh}CAh}??{CAjCAl}{CAh{{CAA`{CAn}}}}{CAjCAAb}{CAh{{CAAd{CAn}}}}{CAjCAAf}{CAh{{CAAh{CAn}}}}{CAjCAAj}{CAh{{CAAl{CAn}}}}{CAjCAAn}{CAh{{CAB`{CAn}}}}{CAjCABb}{CAh{{CABd{CAn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{CABfOh}CABf}33{CABhCABj}{CABf{{CABn{CABl}}}}{CABhCAC`}{CABf{{CACb{CABl}}}}{CABhCACd}{CABf{{CACf{CABl}}}}{CABhCACh}{CABf{{CACj{CABl}}}}{CABhCACl}{CABf{{CACn{CABl}}}}{CABhCAD`}{CABf{{CADb{CABl}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CADdOh}CADd}33{CADfCADh}{CADd{{CADl{CADj}}}}65443`````{{CADnOh}CADn}66{CAE`CAEb}{CADn{{CAEf{CAEd}}}}98776```````````````````{{CAEhOh}CAEh}99{CAEjCAEl}{CAEh{{CAF`{CAEn}}}}{CAEjCAFb}{CAEh{{CAFd{CAEn}}}}{CAEjCAFf}{CAEh{{CAFh{CAEn}}}}{CAEjCAFj}{CAEh{{CAFl{CAEn}}}}{CAEjCAFn}{CAEh{{CAG`{CAEn}}}}{CAEjCAGb}{CAEh{{CAGd{CAEn}}}}{CAEjCAGf}{CAEh{{CAGh{CAEn}}}}{CAEjCAGj}{CAEh{{CAGl{CAEn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CAGnOh}CAGn}33{CAH`CAHb}{CAGn{{CAHf{CAHd}}}}65443```````````````````{{CAHhOh}CAHh}66{CAHjCAHl}{CAHh{{CAI`{CAHn}}}}{CAHjCAIb}{CAHh{{CAId{CAHn}}}}{CAHjCAIf}{CAHh{{CAIh{CAHn}}}}{CAHjCAIj}{CAHh{{CAIl{CAHn}}}}{CAHjCAIn}{CAHh{{CAJ`{CAHn}}}}{CAHjCAJb}{CAHh{{CAJd{CAHn}}}}{CAHjCAJf}{CAHh{{CAJh{CAHn}}}}{CAHjCAJj}{CAHh{{CAJl{CAHn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CAJnOh}CAJn}33{CAK`CAKb}{CAJn{{CAKf{CAKd}}}}65443```````````````````{{CAKhOh}CAKh}66{CAKjCAKl}{CAKh{{CAL`{CAKn}}}}{CAKjCALb}{CAKh{{CALd{CAKn}}}}{CAKjCALf}{CAKh{{CALh{CAKn}}}}{CAKjCALj}{CAKh{{CALl{CAKn}}}}{CAKjCALn}{CAKh{{CAM`{CAKn}}}}{CAKjCAMb}{CAKh{{CAMd{CAKn}}}}{CAKjCAMf}{CAKh{{CAMh{CAKn}}}}{CAKjCAMj}{CAKh{{CAMl{CAKn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CAMnOh}CAMn}33{CAN`CANb}{CAMn{{CANf{CANd}}}}65443```````````````````{{CANhOh}CANh}66{CANjCANl}{CANh{{CAO`{CANn}}}}{CANjCAOb}{CANh{{CAOd{CANn}}}}{CANjCAOf}{CANh{{CAOh{CANn}}}}{CANjCAOj}{CANh{{CAOl{CANn}}}}{CANjCAOn}{CANh{{CB`{CANn}}}}{CANjCBb}{CANh{{CBd{CANn}}}}{CANjCBf}{CANh{{CBh{CANn}}}}{CANjCBj}{CANh{{CBl{CANn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBnOh}CBn}33{CBA`CBAb}{CBn{{CBAf{CBAd}}}}65443```````````````````{{CBAhOh}CBAh}66{CBAjCBAl}{CBAh{{CBB`{CBAn}}}}{CBAjCBBb}{CBAh{{CBBd{CBAn}}}}{CBAjCBBf}{CBAh{{CBBh{CBAn}}}}{CBAjCBBj}{CBAh{{CBBl{CBAn}}}}{CBAjCBBn}{CBAh{{CBC`{CBAn}}}}{CBAjCBCb}{CBAh{{CBCd{CBAn}}}}{CBAjCBCf}{CBAh{{CBCh{CBAn}}}}{CBAjCBCj}{CBAh{{CBCl{CBAn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBCnOh}CBCn}33{CBD`CBDb}{CBCn{{CBDf{CBDd}}}}65443```````````````````{{CBDhOh}CBDh}66{CBDjCBDl}{CBDh{{CBE`{CBDn}}}}{CBDjCBEb}{CBDh{{CBEd{CBDn}}}}{CBDjCBEf}{CBDh{{CBEh{CBDn}}}}{CBDjCBEj}{CBDh{{CBEl{CBDn}}}}{CBDjCBEn}{CBDh{{CBF`{CBDn}}}}{CBDjCBFb}{CBDh{{CBFd{CBDn}}}}{CBDjCBFf}{CBDh{{CBFh{CBDn}}}}{CBDjCBFj}{CBDh{{CBFl{CBDn}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBFnOh}CBFn}33{CBG`CBGb}{CBFn{{CBGf{CBGd}}}}65443```````{{CBGhOh}CBGh}66{CBGjCBGl}{CBGh{{CBH`{CBGn}}}}{CBGjCBHb}{CBGh{{CBHd{CBGn}}}};:998`````::{CBHfCBHh}{CBHfCBHj}{CBHfCBHl}>=<<;````=={CBHnCBI`}{CBHnCBIb}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBIdOh}CBId}33{CBIfCBIh}{CBId{{CBIl{CBIj}}}}65443```````````````````{{CBInOh}CBIn}66{CBJ`CBJb}{CBIn{{CBJf{CBJd}}}}{CBJ`CBJh}{CBIn{{CBJj{CBJd}}}}{CBJ`CBJl}{CBIn{{CBJn{CBJd}}}}{CBJ`CBK`}{CBIn{{CBKb{CBJd}}}}{CBJ`CBKd}{CBIn{{CBKf{CBJd}}}}{CBJ`CBKh}{CBIn{{CBKj{CBJd}}}}{CBJ`CBKl}{CBIn{{CBKn{CBJd}}}}{CBJ`CBL`}{CBIn{{CBLb{CBJd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBLdOh}CBLd}33{CBLfCBLh}{CBLd{{CBLl{CBLj}}}}65443```````````````````{{CBLnOh}CBLn}66{CBM`CBMb}{CBLn{{CBMf{CBMd}}}}{CBM`CBMh}{CBLn{{CBMj{CBMd}}}}{CBM`CBMl}{CBLn{{CBMn{CBMd}}}}{CBM`CBN`}{CBLn{{CBNb{CBMd}}}}{CBM`CBNd}{CBLn{{CBNf{CBMd}}}}{CBM`CBNh}{CBLn{{CBNj{CBMd}}}}{CBM`CBNl}{CBLn{{CBNn{CBMd}}}}{CBM`CBO`}{CBLn{{CBOb{CBMd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CBOdOh}CBOd}33{CBOfCBOh}{CBOd{{CBOl{CBOj}}}}65443```````````````````{{CBOnOh}CBOn}66{CC`CCb}{CBOn{{CCf{CCd}}}}{CC`CCh}{CBOn{{CCj{CCd}}}}{CC`CCl}{CBOn{{CCn{CCd}}}}{CC`CCA`}{CBOn{{CCAb{CCd}}}}{CC`CCAd}{CBOn{{CCAf{CCd}}}}{CC`CCAh}{CBOn{{CCAj{CCd}}}}{CC`CCAl}{CBOn{{CCAn{CCd}}}}{CC`CCB`}{CBOn{{CCBb{CCd}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CCBdOh}CCBd}334{CCBfCCBh}{CCBd{{CCBl{CCBj}}}}5443```````{{CCBnOh}CCBn}667{CCC`CCCb}{CCBn{{CCCf{CCCd}}}}{CCC`CCCh}{CCBn{{CCCj{CCCd}}}}:998```````{{CCClOh}CCCl};;<{CCCnCCD`}{CCCl{{CCDd{CCDb}}}}{CCCnCCDf}{CCCl{{CCDh{CCDb}}}}?>>=`````{{CCDjOh}CCDj}{ce{}{}}0{cc{}}{CCDlCCDn}{CCDj{{CCEb{CCE`}}}}3{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CCEdOh}CCEd}6656{CCEfCCEh}{CCEd{{CCEl{CCEj}}}}443`````{{CCEnOh}CCEn}9989{CCF`CCFb}{CCEn{{CCFf{CCFd}}}}776`````{{CCFhOh}CCFh}<<;<{CCFjCCFl}{CCFh{{CCG`{CCFn}}}}::9`````````````````{{CCGbOh}CCGb}??>?{CCGdCCGf}{CCGb{{CCGj{CCGh}}}}{CCGdCCGl}{CCGb{{CCGn{CCGh}}}}{CCGdCCH`}{CCGb{{CCHb{CCGh}}}}{CCGdCCHd}{CCGb{{CCHf{CCGh}}}}{CCGdCCHh}{CCGb{{CCHj{CCGh}}}}{CCGdCCHl}{CCGb{{CCHn{CCGh}}}}{CCGdCCI`}{CCGb{{CCIb{CCGh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CCIdOh}CCId}{ce{}{}}0{cc{}}1{CCIfCCIh}{CCId{{CCIl{CCIj}}}}665`````````````````{{CCInOh}CCIn}4434{CCJ`CCJb}{CCIn{{CCJf{CCJd}}}}{CCJ`CCJh}{CCIn{{CCJj{CCJd}}}}{CCJ`CCJl}{CCIn{{CCJn{CCJd}}}}{CCJ`CCK`}{CCIn{{CCKb{CCJd}}}}{CCJ`CCKd}{CCIn{{CCKf{CCJd}}}}{CCJ`CCKh}{CCIn{{CCKj{CCJd}}}}{CCJ`CCKl}{CCIn{{CCKn{CCJd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CCL`Oh}CCL`}{ce{}{}}0{cc{}}1{CCLbCCLd}{CCL`{{CCLh{CCLf}}}}665`````{{CCLjOh}CCLj}4434{CCLlCCLn}{CCLj{{CCMb{CCM`}}}}998`````{{CCMdOh}CCMd}7767{CCMfCCMh}{CCMd{{CCMl{CCMj}}}}<<;`````{{CCMnOh}CCMn}::9:{CCN`CCNb}{CCMn{{CCNf{CCNd}}}}??>`````{{CCNhOh}CCNh}==<={CCNjCCNl}{CCNh{{CCO`{CCNn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CCObOh}CCOb}{ce{}{}}0{cc{}}1{CCOdCCOf}{CCOb{{CCOj{CCOh}}}}665`````{{CCOlOh}CCOl}4434{CCOnCD`}{CCOl{{CDd{CDb}}}}998`````{{CDfOh}CDf}7767{CDhCDj}{CDf{{CDn{CDl}}}}<<;`````{{CDA`Oh}CDA`}::9:{CDAbCDAd}{CDA`{{CDAh{CDAf}}}}??>```````````````<<`{H`CDAj}`{H`CDAl}`{H`CDAn}`{H`CDB`}`{H`CDBb}`{H`CDBd}`{H`CDBf}{cc{}}`{{H`Kb}CDBh}{H`{{`{{Kh{}{{Kf{CDBh}}}}}}}}{ce{}{}}`{H`CDBj}`{{H`Kb}CDBl}{H`{{`{{Kh{}{{Kf{CDBl}}}}}}}}`{H`CDBn}`{H`CDC`}`{H`CDCb}`{H`CDCd}{c{{Il{e}}}{}{}}0{cJ`{}}```99<9{CDCfCDCh}221```{{CDCjOh}CDCj};;{CDCj{{CDCn{CDCl}}}}?<443```{{CDD`Oh}CDD`}=={CDD`{{CDDd{CDDb}}}}{cc{}}?776`````{{CDDfOh}CDDf}{ce{}{}}0{CDDhCDDj}{CDDf{{CDDn{CDDl}}}}42;;:`````{{CDE`Oh}CDE`}33{CDEbCDEd}{CDE`{{CDEh{CDEf}}}}75>>=```{{CDEjOh}CDEj}66{CDEj{{CDEn{CDEl}}}}97{c{{Il{e}}}{}{}}0{cJ`{}}```{{CDF`Oh}CDF`}::{CDF`{{CDFd{CDFb}}}}=;332```{{CDFfOh}CDFf}<<><443`````{{CDFhOh}CDFh}==?{CDFjCDFl}{CDFh{{CDG`{CDFn}}}}?776```{{CDGbOh}CDGb}{ce{}{}}0{cc{}}1::9`````{{CDGdOh}CDGd}2212{CDGfCDGh}{CDGd{{CDGl{CDGj}}}}==<```{{CDGnOh}CDGn}5545{CDGn{{CDHb{CDH`}}}}??>`````{{CDHdOh}CDHd}7767{CDHfCDHh}{CDHd{{CDHl{CDHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CDHnOh}CDHn}<<;<{CDI`CDIb}{CDHn{{CDIf{CDId}}}}443```````````````````>>`{HbCDIh}`{HbCDIj}`{HbCDIl}`{HbCDIn}`{HbCDJ`}`{HbCDJb}`{HbCDJd}`{HbCDJf}`{HbCDJh}`{HbCDJj}`{HbCDJl}{cc{}}`{HbCDJn}{ce{}{}}`{HbCDK`}`{HbCDKb}`{HbCDKd}{c{{Il{e}}}{}{}}0{cJ`{}}`{HbCDKf}`{HbCDKh}`{HbCDKj}`````````````````````{{CDKlOh}CDKl}99{CDKnCDL`}{CDKl{{CDLd{CDLb}}}}{CDKnCDLf}{CDKl{{CDLh{CDLb}}}}{CDKnCDLj}{CDKl{{CDLl{CDLb}}}}{CDKnCDLn}{CDKl{{CDM`{CDLb}}}}{CDKnCDMb}{CDKl{{CDMd{CDLb}}}}{CDKnCDMf}{CDKl{{CDMh{CDLb}}}}{CDKnCDMj}{CDKl{{CDMl{CDLb}}}}{CDKnCDMn}{CDKl{{CDN`{CDLb}}}}{CDKnCDNb}{CDKl{{CDNd{CDLb}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CDNfOh}CDNf}33{CDNhCDNj}{CDNf{{CDNn{CDNl}}}}{CDNhCDO`}{CDNf{{CDOb{CDNl}}}}{CDNhCDOd}{CDNf{{CDOf{CDNl}}}}{CDNhCDOh}{CDNf{{CDOj{CDNl}}}}<;::9`````{{CDOlOh}CDOl}<<{CDOnCE`}{CDOl{{CEd{CEb}}}}?>==<`````{{CEfOh}CEf}??{cc{}}{ce{}{}}{CEhCEj}{CEf{{CEn{CEl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````{{CEA`Oh}CEA`}55{CEAbCEAd}{CEA`{{CEAh{CEAf}}}}{CEAbCEAj}{CEA`{{CEAl{CEAf}}}}{CEAbCEAn}{CEA`{{CEB`{CEAf}}}}{CEAbCEBb}{CEA`{{CEBd{CEAf}}}}{CEAbCEBf}{CEA`{{CEBh{CEAf}}}}{CEAbCEBj}{CEA`{{CEBl{CEAf}}}}{CEAbCEBn}{CEA`{{CEC`{CEAf}}}}{CEAbCECb}{CEA`{{CECd{CEAf}}}}{CEAbCECf}{CEA`{{CECh{CEAf}}}}{cc{}}{ce{}{}}{CEAbCECj}{CEA`{{CECl{CEAf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CEAbCECn}{CEA`{{CED`{CEAf}}}}``````{{CEDbOh}CEDb}77{CEDdCEDf}{CEDb{{CEDj{CEDh}}}}:9{CEDb{{CEDl{CEDh}}}}776``````````{{CEDnOh}CEDn};;{CEE`CEEb}{CEDn{{CEEf{CEEd}}}}{CEE`CEEh}{CEDn{{CEEj{CEEd}}}}{CEE`CEEl}{CEDn{{CEEn{CEEd}}}}{cc{}}{ce{}{}}{CEDn{{CEF`{CEEd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CEFbOh}CEFb}44{CEFdCEFf}{CEFb{{CEFj{CEFh}}}}76443```````````{{CEFlOh}CEFl}77{CEFnCEG`}{CEFl{{CEGd{CEGb}}}}{CEFnCEGf}{CEFl{{CEGh{CEGb}}}}{CEFnCEGj}{CEFl{{CEGl{CEGb}}}}{CEFnCEGn}{CEFl{{CEH`{CEGb}}}}{cc{}}{ce{}{}}??>```````````{{CEHbOh}CEHb}11{CEHdCEHf}{CEHb{{CEHj{CEHh}}}}{CEHdCEHl}{CEHb{{CEHn{CEHh}}}}{CEHdCEI`}{CEHb{{CEIb{CEHh}}}}{CEHdCEId}{CEHb{{CEIf{CEHh}}}}:9{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CEIhOh}CEIh}<<{CEIjCEIl}{CEIh{{CEJ`{CEIn}}}}{CEIjCEJb}{CEIh{{CEJd{CEIn}}}}{CEIjCEJf}{CEIh{{CEJh{CEIn}}}}{CEIjCEJj}{CEIh{{CEJl{CEIn}}}}{cc{}}{ce{}{}}<<;```````{{CEJnOh}CEJn}11{CEK`CEKb}{CEJn{{CEKf{CEKd}}}}{CEK`CEKh}{CEK`CEKj}65{c{{Il{e}}}{}{}}0{cJ`{}}```````````````{{CEKlOh}CEKl}88{CEKnCEL`}{CEKl{{CELd{CELb}}}}{CEKnCELf}{CEKl{{CELh{CELb}}}}{CEKnCELj}{CEKl{{CELl{CELb}}}}{CEKnCELn}{CEKl{{CEM`{CELb}}}}{cc{}}{ce{}{}}{CEKnCEMb}{CEKl{{CEMd{CELb}}}}{CEKnCEMf}{CEKl{{CEMh{CELb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CEMjOh}CEMj}7787221{CEMlCEMn}{CEMj{{CENb{CEN`}}}}`````````{{CENdOh}CENd}::{CENfCENh}{CENd{{CENl{CENj}}}}=<{CENfCENn}{CENd{{CEO`{CENj}}}}{CENfCEOb}{CENd{{CEOd{CENj}}}};;:`````````````{{CEOfOh}CEOf}{ce{}{}}0{CEOhCEOj}{CEOf{{CEOn{CEOl}}}}{CEOhCF`}{CEOf{{CFb{CEOl}}}}{CEOhCFd}{CEOf{{CFf{CEOl}}}}{cc{}}7{c{{Il{e}}}{}{}}0{cJ`{}}{CEOhCFh}{CEOf{{CFj{CEOl}}}}{CEOhCFl}{CEOf{{CFn{CEOl}}}}```````{{CFA`Oh}CFA`}>>7>665{CFAbCFAd}{CFA`{{CFAh{CFAf}}}}{CFAbCFAj}{CFA`{{CFAl{CFAf}}}}```````{{CFAnOh}CFAn}{ce{}{}}0=0<<;{CFB`CFBb}{CFAn{{CFBf{CFBd}}}}{CFB`CFBh}{CFAn{{CFBj{CFBd}}}}````````````````````````````````````````````{HdCFBl}55`{HdCFBn}`{HdCFC`}`{HdCFCb}`{HdCFCd}`{HdCFCf}`{HdCFCh}`{HdCFCj}`{HdCFCl}`{HdCFCn}`{HdCFD`}`{HdCFDb}{cc{}}`{HdCFDd}`{HdCFDf}`{HdCFDh}`{HdCFDj}{ce{}{}}`{HdCFDl}`{HdCFDn}`{HdCFE`}`{HdCFEb}`{HdCFEd}`{HdCFEf}{c{{Il{e}}}{}{}}0`{HdCFEh}{cJ`{}}`{HdCFEj}`{HdCFEl}`{HdCFEn}`{HdCFF`}`{HdCFFb}`{HdCFFd}`{HdCFFf}`{HdCFFh}`{HdCFFj}`{HdCFFl}`{HdCFFn}`{HdCFG`}`{HdCFGb}`{HdCFGd}`{HdCFGf}`{HdCFGh}`{HdCFGj}`{HdCFGl}`{HdCFGn}`````{{CFH`Oh}CFH`}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{CFHbCFHd}{CFH`{{CFHh{CFHf}}}}`````````````````{{CFHjOh}CFHj}66{CFHlCFHn}{CFHj{{CFIb{CFI`}}}}{CFHlCFId}{CFHj{{CFIf{CFI`}}}}{CFHlCFIh}{CFHj{{CFIj{CFI`}}}}{CFHlCFIl}{CFHj{{CFIn{CFI`}}}}{CFHlCFJ`}{CFHj{{CFJb{CFI`}}}}{CFHlCFJd}{CFHj{{CFJf{CFI`}}}}{CFHlCFJh}{CFHj{{CFJj{CFI`}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CFJlOh}CFJl}33{CFJnCFK`}{CFJl{{CFKd{CFKb}}}}{CFJnCFKf}{CFJl{{CFKh{CFKb}}}}{CFJnCFKj}{CFJl{{CFKl{CFKb}}}}{CFJnCFKn}{CFJl{{CFL`{CFKb}}}}<;::9`````{{CFLbOh}CFLb}<<{CFLdCFLf}{CFLb{{CFLj{CFLh}}}}?>==<```````````````````````````````````{{CFLlOh}CFLl}??{CFLnCFM`}{CFLl{{CFMd{CFMb}}}}{CFLnCFMf}{CFLl{{CFMh{CFMb}}}}{CFLnCFMj}{CFLl{{CFMl{CFMb}}}}{CFLnCFMn}{CFLl{{CFN`{CFMb}}}}{CFLnCFNb}{CFLl{{CFNd{CFMb}}}}{CFLnCFNf}{CFLl{{CFNh{CFMb}}}}{CFLnCFNj}{CFLl{{CFNl{CFMb}}}}{CFLnCFNn}{CFLl{{CFO`{CFMb}}}}{CFLnCFOb}{CFLl{{CFOd{CFMb}}}}{CFLnCFOf}{CFLl{{CFOh{CFMb}}}}{CFLnCFOj}{CFLl{{CFOl{CFMb}}}}{CFLnCFOn}{CFLl{{CG`{CFMb}}}}{CFLnCGb}{CFLl{{CGd{CFMb}}}}{CFLnCGf}{CFLl{{CGh{CFMb}}}}{cc{}}{ce{}{}}{CFLnCGj}{CFLnCGl}{c{{Il{e}}}{}{}}0{cJ`{}}{CFLnCGn}{CFLl{{CGA`{CFMb}}}}`````````````````````````````````{{CGAbOh}CGAb}77{CGAdCGAf}{CGAb{{CGAj{CGAh}}}}{CGAdCGAl}{CGAb{{CGAn{CGAh}}}}{CGAdCGB`}{CGAb{{CGBb{CGAh}}}}{CGAdCGBd}{CGAb{{CGBf{CGAh}}}}{CGAdCGBh}{CGAb{{CGBj{CGAh}}}}{CGAdCGBl}{CGAb{{CGBn{CGAh}}}}{CGAdCGC`}{CGAb{{CGCb{CGAh}}}}{CGAdCGCd}{CGAb{{CGCf{CGAh}}}}{CGAdCGCh}{CGAb{{CGCj{CGAh}}}}{CGAdCGCl}{CGAb{{CGCn{CGAh}}}}{cc{}}{ce{}{}}{CGAdCGD`}{CGAb{{CGDb{CGAh}}}}{CGAdCGDd}{CGAb{{CGDf{CGAh}}}}{c{{Il{e}}}{}{}}0{CGAdCGDh}{CGAb{{CGDj{CGAh}}}}{cJ`{}}{CGAdCGDl}{CGAb{{CGDn{CGAh}}}}{CGAdCGE`}{CGAb{{CGEb{CGAh}}}}```````{{CGEdOh}CGEd}=={CGEfCGEh}{CGEd{{CGEl{CGEj}}}}{CGEfCGEn}{CGEd{{CGF`{CGEj}}}}{cc{}}{ce{}{}}>>;```{{CGFbOh}CGFb}1121{CGFb{{CGFf{CGFd}}}}{c{{Il{e}}}{}{}}0>`````{{CGFhOh}CGFh}44{CGFjCGFl}{CGFh{{CGG`{CGFn}}}}7633{cJ`{}}`````````{{CGGbOh}CGGb}88{CGGdCGGf}{CGGb{{CGGj{CGGh}}}}{CGGdCGGl}{CGGb{{CGGn{CGGh}}}}=<995{CGGdCGH`}{CGGb{{CGHb{CGGh}}}}`````````````````````````{{CGHdOh}CGHd}??{CGHfCGHh}{CGHd{{CGHl{CGHj}}}}{CGHfCGHn}{CGHd{{CGI`{CGHj}}}}{CGHfCGIb}{CGHd{{CGId{CGHj}}}}{CGHfCGIf}{CGHd{{CGIh{CGHj}}}}{CGHfCGIj}{CGHd{{CGIl{CGHj}}}}{cc{}}{ce{}{}}{CGHfCGIn}{CGHd{{CGJ`{CGHj}}}}{CGHfCGJb}{CGHd{{CGJd{CGHj}}}}{CGHfCGJf}{CGHd{{CGJh{CGHj}}}}{CGHfCGJj}{CGHd{{CGJl{CGHj}}}}{CGHfCGJn}{CGHd{{CGK`{CGHj}}}}{CGHfCGKb}{CGHd{{CGKd{CGHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{CGKfOh}CGKf}??{cc{}}{ce{}{}}443{CGKhCGKj}{CGKf{{CGKn{CGKl}}}}{CGKhCGL`}{CGKf{{CGLb{CGKl}}}}{CGKhCGLd}{CGKf{{CGLf{CGKl}}}}```````{{CGLhOh}CGLh}7787{CGLh{{CGLl{CGLj}}}}{CGLh{{CGLn{CGLj}}}}{CGLh{{CGM`{CGLj}}}}{CGLh{{CGMb{CGLj}}}}??>{CGLh{{CGMd{CGLj}}}}`````````````{{CGMfOh}CGMf}==>={CGMhCGMj}{CGMf{{CGMn{CGMl}}}}{CGMhCGN`}{CGMf{{CGNb{CGMl}}}}{CGMhCGNd}{CGMf{{CGNf{CGMl}}}}{CGMhCGNh}{CGMf{{CGNj{CGMl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CGMhCGNl}{CGMf{{CGNn{CGMl}}}}`````````````{{CGO`Oh}CGO`}{ce{}{}}0{cc{}}1{CGObCGOd}{CGO`{{CGOh{CGOf}}}}{CGObCGOj}{CGO`{{CGOl{CGOf}}}}{CGObCGOn}{CGO`{{CH`{CGOf}}}}{CGObCHb}{CGO`{{CHd{CGOf}}}}>>={CGObCHf}{CGO`{{CHh{CGOf}}}}```````;;:;{CHjCHl}{CHjCHn}{CHjCHA`}{CHjCHAb}{c{{Il{e}}}{}{}}0{cJ`{}}{CHjCHAd}```````````{{CHAfOh}CHAf}{ce{}{}}0{CHAhCHAj}{CHAf{{CHAn{CHAl}}}}{CHAhCHB`}{CHAf{{CHBb{CHAl}}}}{CHAhCHBd}{CHAf{{CHBf{CHAl}}}}{CHAhCHBh}{CHAf{{CHBj{CHAl}}}}{cc{}}9==<`````{{CHBlOh}CHBl}::1:>>={CHBnCHC`}{CHBl{{CHCd{CHCb}}}}`````{{CHCfOh}CHCf}==4={c{{Il{e}}}{}{}}0{cJ`{}}{CHChCHCj}{CHCf{{CHCn{CHCl}}}}```````{{CHD`Oh}CHD`}{ce{}{}}0:0{CHDbCHDd}{CHD`{{CHDh{CHDf}}}}776{CHDbCHDj}{CHD`{{CHDl{CHDf}}}}```````````````````{{CHDnOh}CHDn}55{CHE`CHEb}{CHDn{{CHEf{CHEd}}}}{CHE`CHEh}{CHDn{{CHEj{CHEd}}}}{CHE`CHEl}{CHDn{{CHEn{CHEd}}}}{CHE`CHF`}{CHDn{{CHFb{CHEd}}}}{CHE`CHFd}{CHDn{{CHFf{CHEd}}}}{CHE`CHFh}{CHDn{{CHFj{CHEd}}}}{cc{}}{ce{}{}}{CHE`CHFl}{CHDn{{CHFn{CHEd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CHE`CHG`}{CHDn{{CHGb{CHEd}}}}```````{{CHGdOh}CHGd}77{CHGfCHGh}{CHGd{{CHGl{CHGj}}}}:9{CHGfCHGn}{CHGd{{CHH`{CHGj}}}}887```;;{CHHbCHHd}=<998`````````````````````````````{{CHHfOh}CHHf}=={CHHhCHHj}{CHHf{{CHHn{CHHl}}}}{cc{}}{CHHhCHI`}{CHHf{{CHIb{CHHl}}}}{CHHhCHId}{CHHf{{CHIf{CHHl}}}}{CHHhCHIh}{CHHf{{CHIj{CHHl}}}}{CHHhCHIl}{CHHf{{CHIn{CHHl}}}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}{CHHhCHJ`}{CHHf{{CHJb{CHHl}}}}{CHHhCHJd}{CHHf{{CHJf{CHHl}}}}{CHHhCHJh}{CHHf{{CHJj{CHHl}}}}{CHHhCHJl}{CHHf{{CHJn{CHHl}}}}{CHHhCHK`}{CHHf{{CHKb{CHHl}}}}{CHHhCHKd}{CHHf{{CHKf{CHHl}}}}{CHHhCHKh}{CHHf{{CHKj{CHHl}}}}{CHHhCHKl}{CHHf{{CHKn{CHHl}}}}```````{{CHL`Oh}CHL`}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{CHLbCHLd}{CHL`{{CHLh{CHLf}}}}{CHLbCHLj}{CHL`{{CHLl{CHLf}}}}```````{{CHLnOh}CHLn}8878665{CHM`CHMb}{CHLn{{CHMf{CHMd}}}}{CHM`CHMh}{CHLn{{CHMj{CHMd}}}}`````{{CHMlOh}CHMl}=={CHMnCHN`}{CHMl{{CHNd{CHNb}}}}>?==<`````{{CHNfOh}CHNf}{ce{}{}}0{CHNhCHNj}{CHNf{{CHNn{CHNl}}}}{cc{}}3{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CHO`Oh}CHO`}66{CHObCHOd}{CHO`{{CHOh{CHOf}}}}58443`````{{CHOjOh}CHOj}99{CHOlCHOn}{CHOj{{CIb{CI`}}}}8;776`````{{CIdOh}CId}<<{CIfCIh}{CId{{CIl{CIj}}}};>::9`````{{CInOh}CIn}??{CIA`CIAb}{CIn{{CIAf{CIAd}}}}>{ce{}{}}>>=`````{{CIAhOh}CIAh}11{CIAjCIAl}{CIAh{{CIB`{CIAn}}}}{cc{}}4{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CIBbOh}CIBb}77{CIBdCIBf}{CIBb{{CIBj{CIBh}}}}59443`````{{CIBlOh}CIBl}::{CIBnCIC`}{CIBl{{CICd{CICb}}}}8<776`````{{CICfOh}CICf}=={CIChCICj}{CICf{{CICn{CICl}}}};?::9`````{{CID`Oh}CID`}{ce{}{}}0{CIDbCIDd}{CID`{{CIDh{CIDf}}}}?2>>=`````{{CIDjOh}CIDj}33{CIDlCIDn}{CIDj{{CIEb{CIE`}}}}{cc{}}6{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CIEdOh}CIEd}99{CIEfCIEh}{CIEd{{CIEl{CIEj}}}}5;443`````{{CIEnOh}CIEn}<<{CIF`CIFb}{CIEn{{CIFf{CIFd}}}}8>776`````{{CIFhOh}CIFh}??{CIFjCIFl}{CIFh{{CIG`{CIFn}}}};{ce{}{}};;:`````{{CIGbOh}CIGb}11{CIGdCIGf}{CIGb{{CIGj{CIGh}}}}?3>>=```````````````````````````````````````{HfCIGl}44`{HfCIGn}`{HfCIH`}`{HfCIHb}`{HfCIHd}`{HfCIHf}`{HfCIHh}`{HfCIHj}`{HfCIHl}`{HfCIHn}`{HfCII`}`{HfCIIb}`{HfCIId}`{HfCIIf}{cc{}}{ce{}{}}`{HfCIIh}`{HfCIIj}`{HfCIIl}`{HfCIIn}{c{{Il{e}}}{}{}}0{cJ`{}}`{HfCIJ`}`{HfCIJb}`{HfCIJd}`{HfCIJf}`{HfCIJh}`{HfCIJj}`{HfCIJl}`{HfCIJn}`{HfCIK`}`{HfCIKb}`{HfCIKd}`{HfCIKf}`{HfCIKh}`{HfCIKj}`{HfCIKl}`{HfCIKn}`{HfCIL`}`{HfCILb}`{HfCILd}`````{{CILfOh}CILf}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{CILhCILj}{CILf{{CILn{CILl}}}}`````````{{CIM`Oh}CIM`}66{CIMbCIMd}{CIM`{{CIMh{CIMf}}}}78{CIMbCIMj}{CIM`{{CIMl{CIMf}}}}{CIMbCIMn}{CIM`{{CIN`{CIMf}}}}::9`````````````{{CINbOh}CINb}=={CINdCINf}{CINb{{CINj{CINh}}}}{CINdCINl}{CINb{{CINn{CINh}}}}{CINdCIO`}{CINb{{CIOb{CINh}}}}{CINdCIOd}{CINb{{CIOf{CINh}}}}{CINdCIOh}{CINb{{CIOj{CINh}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{CIOlOh}CIOl}33{CIOnCJ`}{CIOl{{CJd{CJb}}}}65443{CIOnCJf}{CIOl{{CJh{CJb}}}}{CIOnCJj}{CIOl{{CJl{CJb}}}}`````````````````````````````{{CJnOh}CJn}::{CJA`CJAb}{CJn{{CJAf{CJAd}}}}{CJA`CJAh}{CJn{{CJAj{CJAd}}}}{CJA`CJAl}{CJn{{CJAn{CJAd}}}}{CJA`CJB`}{CJn{{CJBb{CJAd}}}}{CJA`CJBd}{CJn{{CJBf{CJAd}}}}{CJA`CJBh}{CJn{{CJBj{CJAd}}}}{CJA`CJBl}{CJn{{CJBn{CJAd}}}}{CJA`CJC`}{CJn{{CJCb{CJAd}}}}{cc{}}{CJA`CJCd}{CJn{{CJCf{CJAd}}}}{ce{}{}}{CJA`CJCh}{CJn{{CJCj{CJAd}}}}{CJA`CJCl}{CJn{{CJCn{CJAd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CJA`CJD`}{CJn{{CJDb{CJAd}}}}{CJA`CJDd}{CJn{{CJDf{CJAd}}}}`````{{CJDhOh}CJDh};;{CJDjCJDl}{CJDh{{CJE`{CJDn}}}}{cc{}}>998`````````````{{CJEbOh}CJEb}??{CJEdCJEf}{CJEb{{CJEj{CJEh}}}}{CJEdCJEl}{CJEb{{CJEn{CJEh}}}}{CJEdCJF`}{CJEb{{CJFb{CJEh}}}}{CJEdCJFd}{CJEb{{CJFf{CJEh}}}}9{ce{}{}}{CJEdCJFh}{CJEb{{CJFj{CJEh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CJFlOh}CJFl}55{CJFnCJG`}{CJFl{{CJGd{CJGb}}}}{CJFnCJGf}{CJFl{{CJGh{CJGb}}}}{CJFnCJGj}{CJFl{{CJGl{CJGb}}}}{CJFnCJGn}{CJFl{{CJH`{CJGb}}}}{cc{}}>;;:``````````````````{{CJHbOh}CJHb}??{CJHb{{CJHf{CJHd}}}}{CJHb{{CJHh{CJHd}}}}{CJHjCJHl}{CJHb{{CJHn{CJHd}}}}{CJHjCJI`}{CJHb{{CJIb{CJHd}}}}{CJHjCJId}{CJHb{{CJIf{CJHd}}}}9{ce{}{}}{CJHb{{CJIh{CJHd}}}}{CJHjCJIj}{CJHb{{CJIl{CJHd}}}}{CJHjCJIn}{CJHb{{CJJ`{CJHd}}}}{CJHjCJJb}{CJHb{{CJJd{CJHd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````{CJJf{{CJJj{CJJh}}}}{CJJf{{CJJl{CJJh}}}}{{CJJfOh}CJJf}<<{CJJf{{CJJn{CJJh}}}}{CJJf{{CJK`{CJJh}}}}{CJJf{{CJKb{CJJh}}}}{cc{}}{ce{}{}}{CJJf{{CJKd{CJJh}}}}{CJJf{{CJKf{CJJh}}}}{CJJf{{CJKh{CJJh}}}}{CJJf{{CJKj{CJJh}}}}{CJJf{{CJKl{CJJh}}}}{CJJf{{CJKn{CJJh}}}}{CJJf{{CJL`{CJJh}}}}{CJJf{{CJLb{CJJh}}}}{CJJf{{CJLd{CJJh}}}}{CJJf{{CJLf{CJJh}}}}{CJJf{{CJLh{CJJh}}}}{CJJf{{CJLj{CJJh}}}}{CJJf{{CJLl{CJJh}}}}{CJJf{{CJLn{CJJh}}}}{CJJf{{CJM`{CJJh}}}}{CJJf{{CJMb{CJJh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````````````````````{CJMdCJMf}{CJMh{{CJMl{CJMj}}}}{CJMdCJMn}{CJMh{{CJN`{CJMj}}}}{{CJMhOh}CJMh}{ce{}{}}0{CJMdCJNb}{CJMh{{CJNd{CJMj}}}}{CJMdCJNf}{CJMh{{CJNh{CJMj}}}}{CJMdCJNj}{CJMh{{CJNl{CJMj}}}}{cc{}}7{CJMdCJNn}{CJMh{{CJO`{CJMj}}}}{CJMdCJOb}{CJMh{{CJOd{CJMj}}}}{CJMdCJOf}{CJMh{{CJOh{CJMj}}}}{CJMdCJOj}{CJMh{{CJOl{CJMj}}}}{CJMdCJOn}{CJMh{{CK`{CJMj}}}}{CJMdCKb}{CJMh{{CKd{CJMj}}}}{CJMdCKf}{CJMh{{CKh{CJMj}}}}{CJMdCKj}{CJMh{{CKl{CJMj}}}}{CJMdCKn}{CJMh{{CKA`{CJMj}}}}{CJMdCKAb}{CJMh{{CKAd{CJMj}}}}{CJMdCKAf}{CJMh{{CKAh{CJMj}}}}{CJMdCKAj}{CJMh{{CKAl{CJMj}}}}{CJMdCKAn}{CJMh{{CKB`{CJMj}}}}{CJMdCKBb}{CJMh{{CKBd{CJMj}}}}{CJMdCKBf}{CJMh{{CKBh{CJMj}}}}{CJMdCKBj}{CJMh{{CKBl{CJMj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````````````````````{CKBnCKC`}{CKCb{{CKCf{CKCd}}}}{CKBnCKCh}{CKCb{{CKCj{CKCd}}}}{{CKCbOh}CKCb}{ce{}{}}0{CKBnCKCl}{CKCb{{CKCn{CKCd}}}}{CKBnCKD`}{CKCb{{CKDb{CKCd}}}}{CKBnCKDd}{CKCb{{CKDf{CKCd}}}}{cc{}}7{CKBnCKDh}{CKCb{{CKDj{CKCd}}}}{CKBnCKDl}{CKCb{{CKDn{CKCd}}}}{CKBnCKE`}{CKCb{{CKEb{CKCd}}}}{CKBnCKEd}{CKCb{{CKEf{CKCd}}}}{CKBnCKEh}{CKCb{{CKEj{CKCd}}}}{CKBnCKEl}{CKCb{{CKEn{CKCd}}}}{CKBnCKF`}{CKCb{{CKFb{CKCd}}}}{CKBnCKFd}{CKCb{{CKFf{CKCd}}}}{CKBnCKFh}{CKCb{{CKFj{CKCd}}}}{CKBnCKFl}{CKCb{{CKFn{CKCd}}}}{CKBnCKG`}{CKCb{{CKGb{CKCd}}}}{CKBnCKGd}{CKCb{{CKGf{CKCd}}}}{CKBnCKGh}{CKCb{{CKGj{CKCd}}}}{CKBnCKGl}{CKCb{{CKGn{CKCd}}}}{CKBnCKH`}{CKCb{{CKHb{CKCd}}}}{CKBnCKHd}{CKCb{{CKHf{CKCd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````{CKHhCKHj}{CKHhCKHl}{ce{}{}}0{CKHhCKHn}{CKHhCKI`}{CKHhCKIb}{cc{}}4{CKHhCKId}{CKHhCKIf}{CKHhCKIh}{CKHhCKIj}{CKHhCKIl}{CKHhCKIn}{CKHhCKJ`}{CKHhCKJb}{CKHhCKJd}{CKHhCKJf}{CKHhCKJh}{CKHhCKJj}{CKHhCKJl}{CKHhCKJn}{CKHhCKK`}{CKHhCKKb}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CKKdOh}CKKd}{ce{}{}}0{CKKfCKKh}{CKKd{{CKKl{CKKj}}}}{CKKfCKKn}{CKKd{{CKL`{CKKj}}}}{CKKfCKLb}{CKKd{{CKLd{CKKj}}}}{CKKfCKLf}{CKKd{{CKLh{CKKj}}}}{cc{}}9<<;```````````````````````````{{CKLjOh}CKLj}::{CKLlCKLn}{CKLj{{CKMb{CKM`}}}}{CKLlCKMd}{CKLj{{CKMf{CKM`}}}}{CKLlCKMh}{CKLj{{CKMj{CKM`}}}}{CKLlCKMl}{CKLj{{CKMn{CKM`}}}}{CKLlCKN`}{CKLj{{CKNb{CKM`}}}}{CKLlCKNd}{CKLj{{CKNf{CKM`}}}}{CKLlCKNh}{CKLj{{CKNj{CKM`}}}}{CKLlCKNl}{CKLj{{CKNn{CKM`}}}}{CKLlCKO`}{CKLj{{CKOb{CKM`}}}}{cc{}}{ce{}{}}{CKLlCKOd}{CKLj{{CKOf{CKM`}}}}{CKLlCKOh}{CKLj{{CKOj{CKM`}}}}{CKLlCKOl}{CKLj{{CKOn{CKM`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CL`Oh}CL`}99:9{CLbCLd}{CL`{{CLh{CLf}}}}443````````````````````````{{CLjOh}CLj}<<{CLlCLn}{CLj{{CLAb{CLA`}}}}{CLlCLAd}{CLj{{CLAf{CLA`}}}}{CLlCLAh}{CLj{{CLAj{CLA`}}}}{cc{}}{ce{}{}}{CLlCLAl}{CLj{{CLAn{CLA`}}}}{CLlCLB`}{CLj{{CLBb{CLA`}}}}{CLlCLBd}{CLj{{CLBf{CLA`}}}}{CLlCLBh}{CLj{{CLBj{CLA`}}}}{CLlCLBl}{CLj{{CLBn{CLA`}}}}{CLlCLC`}{CLj{{CLCb{CLA`}}}}{CLj{{CLCd{CLA`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CLlCLCf}{CLj{{CLCh{CLA`}}}}`````````{{CLCjOh}CLCj}{ce{}{}}0{cc{}}1{CLClCLCn}{CLCj{{CLDb{CLD`}}}}{CLClCLDd}{CLCj{{CLDf{CLD`}}}}{CLClCLDh}{CLCj{{CLDj{CLD`}}}}<<;`````````````````````````````````````````{{CLDlOh}CLDl}88{CLDnCLE`}{CLDl{{CLEd{CLEb}}}}{CLDnCLEf}{CLDl{{CLEh{CLEb}}}}{CLDnCLEj}{CLDl{{CLEl{CLEb}}}}{CLDnCLEn}{CLDl{{CLF`{CLEb}}}}?{CLDnCLFb}{CLDl{{CLFd{CLEb}}}}{CLDnCLFf}{CLDl{{CLFh{CLEb}}}}{ce{}{}}{CLDnCLFj}{CLDl{{CLFl{CLEb}}}}{CLDnCLFn}{CLDl{{CLG`{CLEb}}}}{CLDnCLGb}{CLDl{{CLGd{CLEb}}}}{c{{Il{e}}}{}{}}0{CLDnCLGf}{CLDl{{CLGh{CLEb}}}}{cJ`{}}{CLDnCLGj}{CLDl{{CLGl{CLEb}}}}{CLDnCLGn}{CLDl{{CLH`{CLEb}}}}{CLDnCLHb}{CLDl{{CLHd{CLEb}}}}{CLDnCLHf}{CLDl{{CLHh{CLEb}}}}{CLDnCLHj}{CLDl{{CLHl{CLEb}}}}{CLDnCLHn}{CLDl{{CLI`{CLEb}}}}{CLDnCLIb}{CLDl{{CLId{CLEb}}}}{CLDnCLIf}{CLDl{{CLIh{CLEb}}}}{CLDnCLIj}{CLDl{{CLIl{CLEb}}}}`````````````{{CLInOh}CLIn}{ce{}{}}0{CLJ`CLJb}{CLIn{{CLJf{CLJd}}}}{CLJ`CLJh}{CLIn{{CLJj{CLJd}}}}{cc{}}5{CLJ`CLJl}{CLIn{{CLJn{CLJd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{CLJ`CLK`}{CLIn{{CLKb{CLJd}}}}{CLJ`CLKd}{CLIn{{CLKf{CLJd}}}}`````````{{CLKhOh}CLKh}>>9>{CLKjCLKl}{CLKh{{CLL`{CLKn}}}}887{CLKjCLLb}{CLKh{{CLLd{CLKn}}}}{CLKjCLLf}{CLKh{{CLLh{CLKn}}}}`````{{CLLjOh}CLLj}{ce{}{}}0{CLLlCLLn}{CLLj{{CLMb{CLM`}}}}{cc{}}3{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CLMdOh}CLMd}66{CLMfCLMh}{CLMd{{CLMl{CLMj}}}}58443`````{{CLMnOh}CLMn}99{CLN`CLNb}{CLMn{{CLNf{CLNd}}}}8;776`````{{CLNhOh}CLNh}<<{CLNjCLNl}{CLNh{{CLO`{CLNn}}}};>::9`````{{CLObOh}CLOb}??{CLOdCLOf}{CLOb{{CLOj{CLOh}}}}>{ce{}{}}>>=`````{{CLOlOh}CLOl}11{CLOnCM`}{CLOl{{CMd{CMb}}}}{cc{}}4{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CMfOh}CMf}77{CMhCMj}{CMf{{CMn{CMl}}}}59443`````{{CMA`Oh}CMA`}::{CMAbCMAd}{CMA`{{CMAh{CMAf}}}}8<776`````{{CMAjOh}CMAj}=={CMAlCMAn}{CMAj{{CMBb{CMB`}}}};?::9`````{{CMBdOh}CMBd}{ce{}{}}0{CMBfCMBh}{CMBd{{CMBl{CMBj}}}}?2>>=`````{{CMBnOh}CMBn}33{CMC`CMCb}{CMBn{{CMCf{CMCd}}}}{cc{}}6{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CMChOh}CMCh}99{CMCjCMCl}{CMCh{{CMD`{CMCn}}}}5;443`````{{CMDbOh}CMDb}<<{CMDdCMDf}{CMDb{{CMDj{CMDh}}}}8>776`````{{CMDlOh}CMDl}??{CMDnCME`}{CMDl{{CMEd{CMEb}}}};{ce{}{}};;:`````{{CMEfOh}CMEf}11{CMEhCMEj}{CMEf{{CMEn{CMEl}}}}?3>>=`````{{CMF`Oh}CMF`}44{CMFbCMFd}{CMF`{{CMFh{CMFf}}}}{cc{}}7{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````````````````99`{HhCMFj}`{HhCMFl}`{HhCMFn}`{HhCMG`}`{HhCMGb}`{HhCMGd}`{HhCMGf}`{HhCMGh}`{HhCMGj}`{HhCMGl}`{HhCMGn}`{HhCMH`}`{HhCMHb}`{HhCMHd}`{HhCMHf}`{HhCMHh}`{HhCMHj}`{HhCMHl}`{HhCMHn}`{HhCMI`}`{HhCMIb}`{HhCMId}`{HhCMIf}`{HhCMIh}`{HhCMIj}`{HhCMIl}`{HhCMIn}`{HhCMJ`}{cc{}}{ce{}{}}`{HhCMJb}`{HhCMJd}`{HhCMJf}`{HhCMJh}`{HhCMJj}`{HhCMJl}`{HhCMJn}`{HhCMK`}`{HhCMKb}`{HhCMKd}`{HhCMKf}`{HhCMKh}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````{{CMKjOh}CMKj}??{CMKlCMKn}{CMKj{{CMLb{CML`}}}}{CMKlCMLd}{CMKj{{CMLf{CML`}}}}{cc{}}{ce{}{}}{CMKlCMLh}{CMKj{{CMLj{CML`}}}}{CMKlCMLl}{CMKj{{CMLn{CML`}}}}{CMKlCMM`}{CMKj{{CMMb{CML`}}}}{CMKlCMMd}{CMKj{{CMMf{CML`}}}}{CMKlCMMh}{CMKj{{CMMj{CML`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CMMlOh}CMMl}=={CMMnCMN`}{CMMl{{CMNd{CMNb}}}}{cc{}}{ce{}{}}665```````````{{CMNfOh}CMNf}11{CMNhCMNj}{CMNf{{CMNn{CMNl}}}}{CMNhCMO`}{CMNf{{CMOb{CMNl}}}}6{CMNhCMOd}{CMNf{{CMOf{CMNl}}}}{CMNhCMOh}{CMNf{{CMOj{CMNl}}}}9??>`````{{CMOlOh}CMOl}::{CMOnCN`}{CMOl{{CNd{CNb}}}}=<{c{{Il{e}}}{}{}}0{cJ`{}}```>>{CNfCNh}{cc{}}{ce{}{}}443```00{CNjCNl}21554```11{CNnCNA`}32665```22{CNAbCNAd}43776```33{CNAfCNAh}54887```44{CNAjCNAl}65998```55{CNAnCNB`}76::9```66{CNBbCNBd}87;;:```77{CNBfCNBh}98<<;```88{CNBjCNBl}:9==<```99{CNBnCNC`};:>>=```::{CNCbCNCd}<;??>````````{{CNCfOh}CNCf}<<{CNCf{{CNCj{CNCh}}}}{CNClCNCn}{CNCf{{CND`{CNCh}}}}{CNClCNDb}{CNCf{{CNDd{CNCh}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}````````{{CNDfOh}CNDf}33{CNDf{{CNDj{CNDh}}}}{CNDlCNDn}{CNDf{{CNE`{CNDh}}}}{CNDlCNEb}{CNDf{{CNEd{CNDh}}}}98776````````{{CNEfOh}CNEf}99{CNEf{{CNEj{CNEh}}}}{CNElCNEn}{CNEf{{CNF`{CNEh}}}}{CNElCNFb}{CNEf{{CNFd{CNEh}}}}?>==<`````{{CNFfOh}CNFf}??{CNFhCNFj}{CNFf{{CNFn{CNFl}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{CNG`Oh}CNG`}33{CNGbCNGd}{CNG`{{CNGh{CNGf}}}}65443`````{{CNGjOh}CNGj}66{CNGlCNGn}{CNGj{{CNHb{CNH`}}}}98776`````{{CNHdOh}CNHd}99{CNHfCNHh}{CNHd{{CNHl{CNHj}}}}<;::9```````````{{CNHnOh}CNHn}<<{CNI`CNIb}{CNHn{{CNIf{CNId}}}}{CNI`CNIh}{CNHn{{CNIj{CNId}}}}{CNI`CNIl}{CNHn{{CNIn{CNId}}}}{cc{}}{ce{}{}}{CNI`CNJ`}{CNHn{{CNJb{CNId}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{CNJdOh}CNJd}55{CNJfCNJh}{CNJd{{CNJl{CNJj}}}}{CNJfCNJn}{CNJd{{CNK`{CNJj}}}}:9665```````{{CNKbOh}CNKb}::;:{CNKdCNKf}{CNKb{{CNKj{CNKh}}}}{CNKdCNKl}{CNKb{{CNKn{CNKh}}}};;:```````{{CNL`Oh}CNL`}??{CNLbCNLd}{CNL`{{CNLh{CNLf}}}}{CNLbCNLj}{CNL`{{CNLl{CNLf}}}}{cc{}}{ce{}{}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````{{CNLnOh}CNLn}33{CNM`CNMb}{CNLn{{CNMf{CNMd}}}}{CNM`CNMh}{CNLn{{CNMj{CNMd}}}}{CNM`CNMl}{CNLn{{CNMn{CNMd}}}}{CNM`CNN`}{CNLn{{CNNb{CNMd}}}}<;::9`````{{CNNdOh}CNNd}<<=<{CNNfCNNh}{CNNd{{CNNl{CNNj}}}}==<```````````{{CNNnOh}CNNn}??{cc{}}{ce{}{}}{CNNn{{CNOb{CNO`}}}}{CNOdCNOf}{CNNn{{CNOh{CNO`}}}}{CNOdCNOj}{CNOdCNOl}{CNNn{{CNOn{CNO`}}}}{CNOdCO`}{CNNn{{COb{CNO`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````````````````````````````````````````````````{COdCOf}{COh{{COl{COj}}}}{COdCOn}{COh{{COA`{COj}}}}{{COhOh}COh}??{COdCOAb}{COh{{COAd{COj}}}}{COdCOAf}{COh{{COAh{COj}}}}{cc{}}{COdCOAj}{COh{{COAl{COj}}}}{COdCOAn}{COh{{COB`{COj}}}}{COdCOBb}{COh{{COBd{COj}}}}{ce{}{}}{COdCOBf}{COh{{COBh{COj}}}}{COdCOBj}{COh{{COBl{COj}}}}{COdCOBn}{COh{{COC`{COj}}}}{COdCOCb}{COh{{COCd{COj}}}}{COdCOCf}{COh{{COCh{COj}}}}{COdCOCj}{COh{{COCl{COj}}}}{COdCOCn}{COh{{COD`{COj}}}}{COdCODb}{COh{{CODd{COj}}}}{COdCODf}{COh{{CODh{COj}}}}{COdCODj}{COh{{CODl{COj}}}}{COdCODn}{COh{{COE`{COj}}}}{COdCOEb}{COh{{COEd{COj}}}}{COdCOEf}{COh{{COEh{COj}}}}{COdCOEj}{COh{{COEl{COj}}}}{COdCOEn}{COh{{COF`{COj}}}}{COdCOFb}{COh{{COFd{COj}}}}{COdCOFf}{COh{{COFh{COj}}}}{c{{Il{e}}}{}{}}0{COdCOFj}{COh{{COFl{COj}}}}{cJ`{}}{COdCOFn}{COh{{COG`{COj}}}}{COdCOGb}{COh{{COGd{COj}}}}{COdCOGf}{COh{{COGh{COj}}}}{COdCOGj}{COh{{COGl{COj}}}}{COdCOGn}{COh{{COH`{COj}}}}{COdCOHb}{COh{{COHd{COj}}}}{COdCOHf}{COh{{COHh{COj}}}}```````````````````````{{COHjOh}COHj}{ce{}{}}0{COHlCOHn}{COHj{{COIb{COI`}}}}{COHlCOId}{COHj{{COIf{COI`}}}}{COHlCOIh}{COHj{{COIj{COI`}}}}{COHlCOIl}{COHj{{COIn{COI`}}}}{COHlCOJ`}{COHj{{COJb{COI`}}}}{COHlCOJd}{COHj{{COJf{COI`}}}}{cc{}}={COHlCOJh}{COHj{{COJj{COI`}}}}{COHlCOJl}{COHj{{COJn{COI`}}}}{c{{Il{e}}}{}{}}0{COHlCOK`}{COHj{{COKb{COI`}}}}{cJ`{}}{COHlCOKd}{COHj{{COKf{COI`}}}}```````````````````````````````````````````````````````````````````{COKhCOKj}{COKl{{COL`{COKn}}}}{COKhCOLb}{COKl{{COLd{COKn}}}}{{COKlOh}COKl}{ce{}{}}0{COKhCOLf}{COKl{{COLh{COKn}}}}{COKhCOLj}{COKl{{COLl{COKn}}}}{cc{}}{COKhCOLn}{COKl{{COM`{COKn}}}}{COKhCOMb}{COKl{{COMd{COKn}}}}{COKhCOMf}{COKl{{COMh{COKn}}}};{COKhCOMj}{COKl{{COMl{COKn}}}}{COKhCOMn}{COKl{{CON`{COKn}}}}{COKhCONb}{COKl{{CONd{COKn}}}}{COKhCONf}{COKl{{CONh{COKn}}}}{COKhCONj}{COKl{{CONl{COKn}}}}{COKhCONn}{COKl{{COO`{COKn}}}}{COKhCOOb}{COKl{{COOd{COKn}}}}{COKhCOOf}{COKl{{COOh{COKn}}}}{COKhCOOj}{COKl{{COOl{COKn}}}}{COKhCOOn}{COKl{{D`{COKn}}}}{COKhDb}{COKl{{Dd{COKn}}}}{COKhDf}{COKl{{Dh{COKn}}}}{COKhDj}{COKl{{Dl{COKn}}}}{COKhDn}{COKl{{DA`{COKn}}}}{COKhDAb}{COKl{{DAd{COKn}}}}{COKhDAf}{COKl{{DAh{COKn}}}}{COKhDAj}{COKl{{DAl{COKn}}}}{c{{Il{e}}}{}{}}0{COKhDAn}{COKl{{DB`{COKn}}}}{cJ`{}}{COKhDBb}{COKl{{DBd{COKn}}}}{COKhDBf}{COKl{{DBh{COKn}}}}{COKhDBj}{COKl{{DBl{COKn}}}}{COKhDBn}{COKl{{DC`{COKn}}}}{COKhDCb}{COKl{{DCd{COKn}}}}{COKhDCf}{COKl{{DCh{COKn}}}}{COKhDCj}{COKl{{DCl{COKn}}}}```````````````````````{{DCnOh}DCn}{ce{}{}}0{DD`DDb}{DCn{{DDf{DDd}}}}{DD`DDh}{DCn{{DDj{DDd}}}}{DD`DDl}{DCn{{DDn{DDd}}}}{DD`DE`}{DCn{{DEb{DDd}}}}{DD`DEd}{DCn{{DEf{DDd}}}}{DD`DEh}{DCn{{DEj{DDd}}}}{cc{}}={DD`DEl}{DCn{{DEn{DDd}}}}{DD`DF`}{DCn{{DFb{DDd}}}}{c{{Il{e}}}{}{}}0{DD`DFd}{DCn{{DFf{DDd}}}}{cJ`{}}{DD`DFh}{DCn{{DFj{DDd}}}}``````{{DFlOh}DFl}{ce{}{}}0<0{DFnDG`}{DFl{{DGd{DGb}}}}{DFnDGf}::7`````````{{DGhOh}DGh}44{cc{}}5{DGjDGl}{DGh{{DH`{DGn}}}}{DGjDHb}{DGh{{DHd{DGn}}}}{DGjDHf}{DGh{{DHh{DGn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````````{{DHjOh}DHj}>>9>{DHlDHn}{DHj{{DIb{DI`}}}}{DHlDId}{DHlDIf}{DHj{{DIh{DI`}}}}{DHlDIj}{DHj{{DIl{DI`}}}}998```{ce{}{}}0{cc{}}1{DInDJ`}<<;`````````{{DJbOh}DJb}33{DJdDJf}{DJdDJh}45{DJdDJj}{DJb{{DJn{DJl}}}}{DJdDK`}{DJb{{DKb{DJl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DKdOh}DKd}<<;<{DKfDKh}{DKd{{DKl{DKj}}}}443```````````````````````````````>>`{HjDKn}`{HjDL`}`{HjDLb}`{HjDLd}`{HjDLf}{cc{}}`{HjDLh}`{HjDLj}`{HjDLl}`{HjDLn}{ce{}{}}`{HjDM`}`{HjDMb}`{HjDMd}`{HjDMf}`{HjDMh}`{HjDMj}`{HjDMl}`{HjDMn}`{HjDN`}{c{{Il{e}}}{}{}}0{cJ`{}}`{HjDNb}`{HjDNd}`{HjDNf}`{HjDNh}`{HjDNj}`{HjDNl}`{HjDNn}`{HjDO`}`{HjDOb}`{HjDOd}`{HjDOf}`{HjDOh}```{{DOjOh}DOj}{ce{}{}}0{cc{}}1{DOj{{DOn{DOl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{{DA`Oh}DA`}5545{DA`{{DAd{DAb}}}}332```{{DAfOh}DAf}7767{DAf{{DAj{DAh}}}}554`````````````````````````{{DAlOh}DAl}99{DAnDAA`}{DAl{{DAAd{DAAb}}}}:;{DAnDAAf}{DAl{{DAAh{DAAb}}}}{DAnDAAj}{DAl{{DAAl{DAAb}}}}{DAnDAAn}{DAl{{DAB`{DAAb}}}}{DAnDABb}{DAl{{DABd{DAAb}}}}{DAnDABf}{DAl{{DABh{DAAb}}}}{DAnDABj}{DAl{{DABl{DAAb}}}}{DAnDABn}{DAl{{DAC`{DAAb}}}}{DAnDACb}{DAl{{DACd{DAAb}}}}{DAnDACf}{DAl{{DACh{DAAb}}}}{DAnDACj}{DAl{{DACl{DAAb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DACnOh}DACn}{ce{}{}}0{DAD`DADb}{DACn{{DADf{DADd}}}}{cc{}}3665`````{{DADhOh}DADh}4414{DADh{{DADl{DADj}}}}{DADh{{DADn{DADj}}}}{DADh{{DAE`{DADj}}}}::9`````````{{DAEbOh}DAEb}8858{DAEdDAEf}{DAEb{{DAEj{DAEh}}}}{DAEdDAEl}{DAEb{{DAEn{DAEh}}}}{DAEdDAF`}{DAEb{{DAFb{DAEh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````````{{DAFdOh}DAFd}{ce{}{}}0?0{DAFfDAFh}{DAFd{{DAFl{DAFj}}}}{DAFfDAFn}{DAFd{{DAG`{DAFj}}}}{DAFfDAGb}{DAFd{{DAGd{DAFj}}}}998`````66{cc{}}7{DAGfDAGh}{DAGfDAGj}{DAGfDAGl}==<`````````{{DAGnOh}DAGn};;4;{DAH`DAHb}{DAGn{{DAHf{DAHd}}}}{DAH`DAHh}{DAGn{{DAHj{DAHd}}}}{DAH`DAHl}{DAGn{{DAHn{DAHd}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DAI`Oh}DAI`}{ce{}{}}0>0{DAIbDAId}{DAI`{{DAIh{DAIf}}}}554`````{{DAIjOh}DAIj}33{cc{}}4{DAIlDAIn}{DAIj{{DAJb{DAJ`}}}}998`````````{{DAJdOh}DAJd}7737{DAJfDAJh}{DAJd{{DAJl{DAJj}}}}{DAJfDAJn}{DAJd{{DAK`{DAJj}}}}{DAJfDAKb}{DAJd{{DAKd{DAJj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DAKfOh}DAKf}{ce{}{}}0=0{DAKhDAKj}{DAKf{{DAKn{DAKl}}}}554`````{{DAL`Oh}DAL`}33{cc{}}4{DALbDALd}{DAL`{{DALh{DALf}}}}998`````````{{DALjOh}DALj}7737{DALlDALn}{DALj{{DAMb{DAM`}}}}{DALlDAMd}{DALj{{DAMf{DAM`}}}}{DALlDAMh}{DALj{{DAMj{DAM`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DAMlOh}DAMl}{ce{}{}}0=0{DAMnDAN`}{DAMl{{DANd{DANb}}}}554`````{{DANfOh}DANf}33{cc{}}4{DANhDANj}{DANf{{DANn{DANl}}}}998```{{DAO`Oh}DAO`}7737{DAO`{{DAOd{DAOb}}}};;:`````{{DAOfOh}DAOf}9959{DAOhDAOj}{DAOf{{DAOn{DAOl}}}}>>=`````{{DB`Oh}DB`}<<8<{DBbDBd}{DB`{{DBh{DBf}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DBjOh}DBj}{ce{}{}}0>0{DBj{{DBn{DBl}}}}{DBA`DBAb}554```22{cc{}}3{DBAdDBAf}776```4414{DBAhDBAj}887```{{DBAlOh}DBAl}6636{DBAl{{DBB`{DBAn}}}}::9`````{{DBBbOh}DBBb}8858{DBBdDBBf}{DBBb{{DBBj{DBBh}}}}==<`````{{DBBlOh}DBBl};;8;{DBBnDBC`}{DBBl{{DBCd{DBCb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DBCfOh}DBCf}{ce{}{}}0>0{DBCf{{DBCj{DBCh}}}}{DBClDBCn}554```22{cc{}}3{DBD`DBDb}776```4414{DBDdDBDf}887```````````````````````````552`{HlDBDh}`{HlDBDj}`{HlDBDl}`{HlDBDn}9`{HlDBE`}`{HlDBEb}`{HlDBEd}`{HlDBEf}`{HlDBEh}`{HlDBEj}`{HlDBEl}`{HlDBEn}`{HlDBF`}`{HlDBFb}`{HlDBFd}`{HlDBFf}`{HlDBFh}`{HlDBFj}{c{{Il{e}}}{}{}}0{cJ`{}}`{HlDBFl}`{HlDBFn}`{HlDBG`}`{HlDBGb}`{HlDBGd}`{HlDBGf}`{HlDBGh}`{HlDBGj}````{{DBGlOh}DBGl}{ce{}{}}0{cc{}}1{DBGl{{DBH`{DBGn}}}}==<{DBGl{{DBHb{DBGn}}}}```````{{DBHdOh}DBHd}4434{DBHfDBHh}{DBHd{{DBHl{DBHj}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DBHfDBHn}{DBHd{{DBI`{DBHj}}}}````::9:{DBIbDBId}443{DBIbDBIf}````<<;<{DBIhDBIj}665{DBIhDBIl}`````{{DBInOh}DBIn}??>?{DBJ`DBJb}{DBIn{{DBJf{DBJd}}}}::9`````````{{DBJhOh}DBJh}{ce{}{}}0{DBJjDBJl}{DBJh{{DBK`{DBJn}}}}{cc{}}3{DBJjDBKb}{DBJh{{DBKd{DBJn}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DBJjDBKf}{DBJh{{DBKh{DBJn}}}}````````````{{DBKjOh}DBKj}::7:{DBKlDBKn}{DBKj{{DBLb{DBL`}}}}{DBKlDBLd}{DBKj{{DBLf{DBL`}}}}{DBKlDBLh}{DBKlDBLj}{DBKj{{DBLl{DBL`}}}}{DBKlDBLn}{DBKj{{DBM`{DBL`}}}}==<````{ce{}{}}0{cc{}}1{DBMbDBMd}{DBMbDBMf}{c{{Il{e}}}{}{}}0{cJ`{}}````````{{DBMhOh}DBMh}6656{DBMjDBMl}{DBMjDBMn}{DBMh{{DBNb{DBN`}}}}{DBMjDBNd}{DBMh{{DBNf{DBN`}}}}776`````{DBNhDBNj}{DBNl{{DBO`{DBNn}}}}{{DBNlOh}DBNl}>>=>::9`````{DBObDBOd}{DBOf{{DBOj{DBOh}}}}{{DBOfOh}DBOf}{ce{}{}}0{cc{}}1??>````````````````{DBOlDBOn}{DC`{{DCd{DCb}}}}{DBOlDCf}{DC`{{DCh{DCb}}}}{{DC`Oh}DC`}66{DC`{{DCj{DCb}}}}{DBOlDCl}{DC`{{DCn{DCb}}}}{DBOlDCA`}{DC`{{DCAb{DCb}}}}:{DBOlDCAd}{DC`{{DCAf{DCb}}}}={c{{Il{e}}}{}{}}0{cJ`{}}{DBOlDCAh}{DC`{{DCAj{DCb}}}}```{ce{}{}}0{cc{}}{DCAlDCAn}2665```2212{DCB`DCBb}776```{{DCBdOh}DCBd}4434{DCBd{{DCBh{DCBf}}}}998`````{{DCBjOh}DCBj}6656{DCBlDCBn}{DCBj{{DCCb{DCC`}}}}<<;`````{{DCCdOh}DCCd}9989{DCCfDCCh}{DCCd{{DCCl{DCCj}}}}??>`````{{DCCnOh}DCCn}<<;<{c{{Il{e}}}{}{}}0{cJ`{}}{DCD`DCDb}{DCCn{{DCDf{DCDd}}}}``````````````````````````{{DCDhOh}DCDh}{ce{}{}}0{cc{}}1665{DCDjDCDl}{DCDh{{DCE`{DCDn}}}}{DCDh{{DCEb{DCDn}}}}{DCDjDCEd}{DCDh{{DCEf{DCDn}}}}{DCDjDCEh}{DCDh{{DCEj{DCDn}}}}{DCDjDCEl}{DCDh{{DCEn{DCDn}}}}{DCDjDCF`}{DCDh{{DCFb{DCDn}}}}{DCDjDCFd}{DCDh{{DCFf{DCDn}}}}{DCDjDCFh}{DCDh{{DCFj{DCDn}}}}{DCDjDCFl}{DCDh{{DCFn{DCDn}}}}{DCDjDCG`}{DCDh{{DCGb{DCDn}}}}{DCDjDCGd}{DCDh{{DCGf{DCDn}}}}{DCDjDCGh}{DCDh{{DCGj{DCDn}}}}``````{{DCGlOh}DCGl}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{DCGnDCH`}{DCGl{{DCHd{DCHb}}}}{DCGl{{DCHf{DCHb}}}}`````{{DCHhOh}DCHh}7767554{DCHjDCHl}{DCHh{{DCI`{DCHn}}}}`````{{DCIbOh}DCIb}::9:887{DCIdDCIf}{DCIb{{DCIj{DCIh}}}}`````{{DCIlOh}DCIl}==<=;;:{DCInDCJ`}{DCIl{{DCJd{DCJb}}}}`````{{DCJfOh}DCJf}{ce{}{}}0{cc{}}1{c{{Il{e}}}{}{}}0{cJ`{}}{DCJhDCJj}{DCJf{{DCJn{DCJl}}}}```{{DCK`Oh}DCK`}6656443{DCK`{{DCKd{DCKb}}}}`````{{DCKfOh}DCKf}8878665{DCKhDCKj}{DCKf{{DCKn{DCKl}}}}`````````````````````````````{HnDCL`};;`{HnDCLb}`{HnDCLd}`{HnDCLf}`{HnDCLh}`{HnDCLj}`{HnDCLl}`{HnDCLn}`{HnDCM`}`{HnDCMb}`{HnDCMd}`{HnDCMf}`{HnDCMh}`{HnDCMj}`{HnDCMl}`{HnDCMn}`{HnDCN`}`{HnDCNb}`{HnDCNd}`{HnDCNf}{cc{}}`{HnDCNh}`{HnDCNj}{ce{}{}}`{HnDCNl}`{HnDCNn}`{HnDCO`}`{HnDCOb}{c{{Il{e}}}{}{}}0`{HnDCOd}{cJ`{}}```{DCOfDCOh}88;8331```````{DCOjDCOl}{DCOn{{DDb{DD`}}}}{{DCOnOh}DCOn};;>;{DCOjDDd}{DCOn{{DDf{DD`}}}}886`````````{{DDhOh}DDh}>>{cc{}}?{DDjDDl}{DDh{{DDA`{DDn}}}}{DDjDDAb}{DDh{{DDAd{DDn}}}}{DDjDDAf}{DDh{{DDAh{DDn}}}}{c{{Il{e}}}{}{}}0?```````{{DDAjOh}DDAj}{ce{}{}}0{DDAlDDAn}{DDAj{{DDBb{DDB`}}}}{DDAlDDBd}{DDAj{{DDBf{DDB`}}}}=466{cJ`{}}```````{DDBh{{DDBl{DDBj}}}}{{DDBhOh}DDBh}77{DDBh{{DDBn{DDBj}}}}{cc{}}9{DDBh{{DDC`{DDBj}}}}{DDBh{{DDCb{DDBj}}}}=={DDBh{{DDCd{DDBj}}}}7`````{{DDCfOh}DDCf}==4=??{DDChDDCj}{DDCf{{DDCn{DDCl}}}}:`````{{DDD`Oh}DDD`}{ce{}{}}080{c{{Il{e}}}{}{}}0{DDDbDDDd}{DDD`{{DDDh{DDDf}}}}?`````{{DDDjOh}DDDj}44<433{DDDlDDDn}{DDDj{{DDEb{DDE`}}}}{cJ`{}}`````{{DDEdOh}DDEd}88{cc{}}988{DDEfDDEh}{DDEd{{DDEl{DDEj}}}}4`````{{DDEnOh}DDEn}<<3<;;{DDF`DDFb}{DDEn{{DDFf{DDFd}}}}7`````{{DDFhOh}DDFh}??6?>>{DDFjDDFl}{DDFh{{DDG`{DDFn}}}}:`````{{DDGbOh}DDGb}{ce{}{}}0:0{c{{Il{e}}}{}{}}0{DDGdDDGf}{DDGb{{DDGj{DDGh}}}}?`````{{DDGlOh}DDGl}44>433{DDGnDDH`}{DDGl{{DDHd{DDHb}}}}{cJ`{}}`````{{DDHfOh}DDHf}88{cc{}}988{DDHhDDHj}{DDHf{{DDHn{DDHl}}}}4`````{{DDI`Oh}DDI`}<<3<;;{DDIbDDId}{DDI`{{DDIh{DDIf}}}}7`````{{DDIjOh}DDIj}??6?>>{DDIlDDIn}{DDIj{{DDJb{DDJ`}}}}:`````{{DDJdOh}DDJd}{ce{}{}}0:0{c{{Il{e}}}{}{}}0{DDJfDDJh}{DDJd{{DDJl{DDJj}}}}?`````{{DDJnOh}DDJn}44>433{DDK`DDKb}{DDJn{{DDKf{DDKd}}}}{cJ`{}}`````77{DDKhDDKj}{DDKhDDKl}{DDKhDDKn}{cc{}};::4`````{{DDL`Oh}DDL`}<<{DDLbDDLd}{DDL`{{DDLh{DDLf}}}}3>==7`````````````````{DDLjDDLl}{DDLn{{DDMb{DDM`}}}}{{DDLnOh}DDLn}{ce{}{}}0{DDLjDDMd}{DDLn{{DDMf{DDM`}}}}{DDLjDDMh}{DDLn{{DDMj{DDM`}}}}{DDLjDDMl}{DDLn{{DDMn{DDM`}}}}=6{DDLjDDN`}{DDLn{{DDNb{DDM`}}}}{DDLjDDNd}{DDLn{{DDNf{DDM`}}}}{c{{Il{e}}}{}{}}0{DDLjDDNh}{DDLn{{DDNj{DDM`}}}}{cJ`{}}`````````{DDNlDDNn}??{DDNlDDO`}{DDNlDDOb}{DDNlDDOd}{cc{}}{ce{}{}}{DDNlDDOf}{DDNlDDOh};;{DDNlDDOj}9```````````{{DDOlOh}DDOl}4454{DDOnDE`}{DDOl{{DEd{DEb}}}}{DDOnDEf}{DDOl{{DEh{DEb}}}}{DDOnDEj}{DDOl{{DEl{DEb}}}}{DDOnDEn}{DDOl{{DEA`{DEb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DEAbOh}DEAb}??{cc{}}{ce{}{}}{DEAdDEAf}{DEAb{{DEAj{DEAh}}}}665```2232{DEAlDEAn}776```````````33{DEB`DEBb}{DEB`DEBd}65{DEB`DEBf}{DEB`DEBh}{DEB`DEBj}{DEB`DEBl}=={DEB`DEBn}{DEB`DEC`}{DEB`DECb}?`````{{DECdOh}DECd}==>={c{{Il{e}}}{}{}}0{DECfDECh}{DECd{{DECl{DECj}}}}{cJ`{}}```````````````````````````````````{I`DECn}`{I`DED`}`{I`DEDb}`{I`DEDd}{ce{}{}}0`{I`DEDf}`{I`DEDh}`{I`DEDj}`{I`DEDl}`{I`DEDn}`{I`DEE`}`{I`DEEb}{cc{}}`{I`DEEd}`{I`DEEf}`{I`DEEh}`{I`DEEj}`{I`DEEl}`{I`DEEn}`{I`DEF`}`{I`DEFb}{ce{}{}}`{I`DEFd}`{I`DEFf}`{I`DEFh}`{I`DEFj}`{I`DEFl}`{I`DEFn}`{I`DEG`}`{I`DEGb}`{I`DEGd}`{I`DEGf}`{I`DEGh}`{I`DEGj}`{I`DEGl}{c{{Il{e}}}{}{}}0`{I`DEGn}{cJ`{}}```````{DEH`DEHb}{DEHd{{DEHh{DEHf}}}}{{DEHdOh}DEHd}{ce{}{}}0{DEH`DEHj}{DEHd{{DEHl{DEHf}}}}{cc{}}3997`````{{DEHnOh}DEHn}4414{DEI`DEIb}{DEHn{{DEIf{DEId}}}}<<:`````{{DEIhOh}DEIh}7747{DEIjDEIl}{DEIh{{DEJ`{DEIn}}}}??=`````{{DEJbOh}DEJb}::7:{DEJdDEJf}{DEJb{{DEJj{DEJh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````````````````````{{DEJlOh}DEJl}??<?{DEJnDEK`}{DEJl{{DEKd{DEKb}}}}{DEJnDEKf}{DEJl{{DEKh{DEKb}}}}{DEJnDEKj}{DEJl{{DEKl{DEKb}}}}{DEJnDEKn}{DEJl{{DEL`{DEKb}}}}{DEJnDELb}{DEJl{{DELd{DEKb}}}}{DEJnDELf}{DEJl{{DELh{DEKb}}}}{DEJnDELj}{DEJl{{DELl{DEKb}}}}{DEJnDELn}{DEJl{{DEM`{DEKb}}}}{c{{Il{e}}}{}{}}0{DEJnDEMb}{DEJl{{DEMd{DEKb}}}}{DEJnDEMf}{DEJl{{DEMh{DEKb}}}}{cJ`{}}```````{{DEMjOh}DEMj}{ce{}{}}0{DEMlDEMn}{DEMj{{DENb{DEN`}}}}{DEMlDENd}{DEMj{{DENf{DEN`}}}}{cc{}}5<<7`````````````````````````````````````````````````````````{DENhDENj}{DENl{{DEO`{DENn}}}}{DENhDEOb}{DENl{{DEOd{DENn}}}}{{DENlOh}DENl}::{DENhDEOf}{DENl{{DEOh{DENn}}}}{DENhDEOj}{DENl{{DEOl{DENn}}}}{DENhDEOn}{DENl{{DF`{DENn}}}}{DENhDFb}{DENl{{DFd{DENn}}}}{DENhDFf}{DENl{{DFh{DENn}}}}?{ce{}{}}{DENhDFj}{DENl{{DFl{DENn}}}}{DENhDFn}{DENl{{DFA`{DENn}}}}{DENhDFAb}{DENl{{DFAd{DENn}}}}{DENhDFAf}{DENl{{DFAh{DENn}}}}{DENhDFAj}{DENl{{DFAl{DENn}}}}{DENhDFAn}{DENl{{DFB`{DENn}}}}{DENhDFBb}{DENl{{DFBd{DENn}}}}{DENhDFBf}{DENl{{DFBh{DENn}}}}{DENhDFBj}{DENl{{DFBl{DENn}}}}{DENhDFBn}{DENl{{DFC`{DENn}}}}{DENhDFCb}{DENl{{DFCd{DENn}}}}{DENhDFCf}{DENl{{DFCh{DENn}}}}{DENhDFCj}{DENl{{DFCl{DENn}}}}{DENhDFCn}{DENl{{DFD`{DENn}}}}{DENhDFDb}{DENl{{DFDd{DENn}}}}{DENhDFDf}{DENl{{DFDh{DENn}}}}{c{{Il{e}}}{}{}}0{DENhDFDj}{DENl{{DFDl{DENn}}}}{DENhDFDn}{DENl{{DFE`{DENn}}}}{DENhDFEb}{DENl{{DFEd{DENn}}}}{DENhDFEf}{DENl{{DFEh{DENn}}}}{cJ`{}}```````````````{{DFEjOh}DFEj}{ce{}{}}0{DFElDFEn}{DFEj{{DFFb{DFF`}}}}{cc{}}3{DFElDFFd}{DFEj{{DFFf{DFF`}}}}{DFElDFFh}{DFEj{{DFFj{DFF`}}}}{DFElDFFl}{DFEj{{DFFn{DFF`}}}}{DFElDFG`}{DFEj{{DFGb{DFF`}}}}{c{{Il{e}}}{}{}}0{DFElDFGd}{DFEj{{DFGf{DFF`}}}}{cJ`{}}`````{{DFGhOh}DFGh}{ce{}{}}0{DFGjDFGl}{DFGh{{DFH`{DFGn}}}}{cc{}}3885`````{{DFHbOh}DFHb}4414{DFHdDFHf}{DFHb{{DFHj{DFHh}}}};;8```````````````{{DFHlOh}DFHl}77{DFHnDFI`}{DFHl{{DFId{DFIb}}}}{DFHnDFIf}{DFHl{{DFIh{DFIb}}}}8;{DFHnDFIj}{DFHl{{DFIl{DFIb}}}}{DFHnDFIn}{DFHl{{DFJ`{DFIb}}}}{DFHnDFJb}{DFHl{{DFJd{DFIb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DFHnDFJf}{DFHl{{DFJh{DFIb}}}}````{ce{}{}}0{cc{}}1{DFJjDFJl}{DFJjDFJn}776```3323{DFK`DFKb}887`````````{{DFKdOh}DFKd}554{DFKfDFKh}{DFKd{{DFKl{DFKj}}}}{DFKfDFKn}{DFKd{{DFL`{DFKj}}}}9{DFKfDFLb}{DFKd{{DFLd{DFKj}}}}??>```````{{DFLfOh}DFLf}<<;<{DFLhDFLj}{DFLf{{DFLn{DFLl}}}}{c{{Il{e}}}{}{}}0{DFLhDFM`}{DFLf{{DFMb{DFLl}}}}{cJ`{}}``````````````````````{DFMd{{DFMh{DFMf}}}}{{DFMdOh}DFMd}{ce{}{}}0{DFMd{{DFMj{DFMf}}}}{DFMd{{DFMl{DFMf}}}}{DFMd{{DFMn{DFMf}}}}{DFMd{{DFN`{DFMf}}}}{cc{}}{DFMd{{DFNb{DFMf}}}}6{DFMd{{DFNd{DFMf}}}}{DFMd{{DFNf{DFMf}}}}{DFMd{{DFNh{DFMf}}}}{DFMd{{DFNj{DFMf}}}}{DFMd{{DFNl{DFMf}}}}{DFMd{{DFNn{DFMf}}}}{DFMd{{DFO`{DFMf}}}}{DFMd{{DFOb{DFMf}}}}{DFMd{{DFOd{DFMf}}}}{c{{Il{e}}}{}{}}0{DFMd{{DFOf{DFMf}}}}{DFMd{{DFOh{DFMf}}}}{DFMd{{DFOj{DFMf}}}}{DFMd{{DFOl{DFMf}}}}{cJ`{}}{DFMd{{DFOn{DFMf}}}}```````````````````````````````````````````{DG`DGb}{DGd{{DGh{DGf}}}}{{DGdOh}DGd}{ce{}{}}0{DG`DGj}{DGd{{DGl{DGf}}}}{DG`DGn}{DGd{{DGA`{DGf}}}}{DG`DGAb}{DGd{{DGAd{DGf}}}}{DG`DGAf}{DGd{{DGAh{DGf}}}}{cc{}}{DG`DGAj}{DGd{{DGAl{DGf}}}};{DG`DGAn}{DGd{{DGB`{DGf}}}}{DG`DGBb}{DGd{{DGBd{DGf}}}}{DG`DGBf}{DGd{{DGBh{DGf}}}}{DG`DGBj}{DGd{{DGBl{DGf}}}}{DG`DGBn}{DGd{{DGC`{DGf}}}}{DG`DGCb}{DGd{{DGCd{DGf}}}}{DG`DGCf}{DGd{{DGCh{DGf}}}}{DG`DGCj}{DGd{{DGCl{DGf}}}}{DG`DGCn}{DGd{{DGD`{DGf}}}}{c{{Il{e}}}{}{}}0{DG`DGDb}{DGd{{DGDd{DGf}}}}{DG`DGDf}{DGd{{DGDh{DGf}}}}{DG`DGDj}{DGd{{DGDl{DGf}}}}{DG`DGDn}{DGd{{DGE`{DGf}}}}{cJ`{}}{DG`DGEb}{DGd{{DGEd{DGf}}}}```````````````````````````````````````````{DGEfDGEh}{DGEj{{DGEn{DGEl}}}}{{DGEjOh}DGEj}{ce{}{}}0{DGEfDGF`}{DGEj{{DGFb{DGEl}}}}{DGEfDGFd}{DGEj{{DGFf{DGEl}}}}{DGEfDGFh}{DGEj{{DGFj{DGEl}}}}{DGEfDGFl}{DGEj{{DGFn{DGEl}}}}{cc{}}{DGEfDGG`}{DGEj{{DGGb{DGEl}}}};{DGEfDGGd}{DGEj{{DGGf{DGEl}}}}{DGEfDGGh}{DGEj{{DGGj{DGEl}}}}{DGEfDGGl}{DGEj{{DGGn{DGEl}}}}{DGEfDGH`}{DGEj{{DGHb{DGEl}}}}{DGEfDGHd}{DGEj{{DGHf{DGEl}}}}{DGEfDGHh}{DGEj{{DGHj{DGEl}}}}{DGEfDGHl}{DGEj{{DGHn{DGEl}}}}{DGEfDGI`}{DGEj{{DGIb{DGEl}}}}{DGEfDGId}{DGEj{{DGIf{DGEl}}}}{c{{Il{e}}}{}{}}0{DGEfDGIh}{DGEj{{DGIj{DGEl}}}}{DGEfDGIl}{DGEj{{DGIn{DGEl}}}}{DGEfDGJ`}{DGEj{{DGJb{DGEl}}}}{DGEfDGJd}{DGEj{{DGJf{DGEl}}}}{cJ`{}}{DGEfDGJh}{DGEj{{DGJj{DGEl}}}}``````````````````````{DGJlDGJn}{ce{}{}}0{DGJlDGK`}{DGJlDGKb}{DGJlDGKd}{DGJlDGKf}{cc{}}{DGJlDGKh}6{DGJlDGKj}{DGJlDGKl}{DGJlDGKn}{DGJlDGL`}{DGJlDGLb}{DGJlDGLd}{DGJlDGLf}{DGJlDGLh}{DGJlDGLj}{c{{Il{e}}}{}{}}0{DGJlDGLl}{DGJlDGLn}{DGJlDGM`}{DGJlDGMb}{cJ`{}}{DGJlDGMd}```{ce{}{}}0{cc{}}1{DGMfDGMh}994```````````````{{DGMjOh}DGMj}3323{DGMlDGMn}{DGMj{{DGNb{DGN`}}}}{DGMlDGNd}{DGMj{{DGNf{DGN`}}}}{DGMlDGNh}{DGMj{{DGNj{DGN`}}}}{DGMlDGNl}{DGMj{{DGNn{DGN`}}}}{DGMlDGO`}{DGMj{{DGOb{DGN`}}}}{c{{Il{e}}}{}{}}0{DGMlDGOd}{DGMj{{DGOf{DGN`}}}}{cJ`{}}````{DGOhDGOj}{ce{}{}}0{cc{}}1{DGOhDGOl}774````{DGOnDH`}332388{DGOnDHb}6```4434{DHdDHf}::7```5545{DHhDHj};;8`````````````````{{DHlOh}DHl}77{DHnDHA`}{DHl{{DHAd{DHAb}}}}{DHnDHAf}{DHl{{DHAh{DHAb}}}}:;{DHnDHAj}{DHl{{DHAl{DHAb}}}}{DHnDHAn}{DHl{{DHB`{DHAb}}}}{DHnDHBb}{DHl{{DHBd{DHAb}}}}{DHnDHBf}{DHl{{DHBh{DHAb}}}}{DHnDHBj}{DHl{{DHBl{DHAb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```````{{DHBnOh}DHBn}{ce{}{}}0{cc{}}{DHC`DHCb}{DHBn{{DHCf{DHCd}}}}{DHC`DHCh}{DHBn{{DHCj{DHCd}}}}5887```5545{DHClDHCn}998`````{DHD`DHDb}{DHDd{{DHDh{DHDf}}}}{{DHDdOh}DHDd}9989<<;``````````99{DHDjDHDl}{DHDjDHDn}{DHDjDHE`};<{DHDjDHEb}{DHDjDHEd}{DHDjDHEf}{c{{Il{e}}}{}{}}0{DHDjDHEh}{DHDjDHEj}{cJ`{}}```````{{DHElOh}DHEl}{ce{}{}}0{cc{}}1663{DHEnDHF`}{DHEl{{DHFd{DHFb}}}}{DHEnDHFf}{DHEl{{DHFh{DHFb}}}}```````{{DHFjOh}DHFj}6656;;8{DHFlDHFn}{DHFj{{DHGb{DHG`}}}}{DHFlDHGd}{DHFj{{DHGf{DHG`}}}}`````{{DHGhOh}DHGh};;:;{c{{Il{e}}}{}{}}0{DHGjDHGl}{DHGh{{DHH`{DHGn}}}}{cJ`{}}```````````````````````````````````{IbDHHb}{ce{}{}}0`{IbDHHd}`{IbDHHf}`{IbDHHh}`{IbDHHj}`{IbDHHl}`{IbDHHn}`{IbDHI`}`{IbDHIb}{cc{}}`{IbDHId}`{IbDHIf}`{IbDHIh}`{IbDHIj}`{IbDHIl}>`{IbDHIn}`{IbDHJ`}`{IbDHJb}`{IbDHJd}`{IbDHJf}`{IbDHJh}`{IbDHJj}`{IbDHJl}`{IbDHJn}`{IbDHK`}`{IbDHKb}`{IbDHKd}`{IbDHKf}`{IbDHKh}`{IbDHKj}`{IbDHKl}`{IbDHKn}`{IbDHL`}`{IbDHLb}{c{{Il{e}}}{}{}}0{cJ`{}}``````{DHLdDHLf}{DHLh{{DHLl{DHLj}}}}{{DHLhOh}DHLh}{ce{}{}}0{cc{}}1{DHLh{{DHLn{DHLj}}}}776```````````````````````````{{DHM`Oh}DHM`}33{DHMbDHMd}{DHM`{{DHMh{DHMf}}}}{DHMbDHMj}{DHM`{{DHMl{DHMf}}}}{DHMbDHMn}{DHM`{{DHN`{DHMf}}}}8{DHMbDHNb}{DHM`{{DHNd{DHMf}}}};{DHMbDHNf}{DHM`{{DHNh{DHMf}}}}{DHMbDHNj}{DHM`{{DHNl{DHMf}}}}{DHMbDHNn}{DHM`{{DHO`{DHMf}}}}{c{{Il{e}}}{}{}}0{DHMbDHOb}{DHM`{{DHOd{DHMf}}}}{cJ`{}}{DHMbDHOf}{DHM`{{DHOh{DHMf}}}}{DHMbDHOj}{DHM`{{DHOl{DHMf}}}}{DHMbDHOn}{DHM`{{DI`{DHMf}}}}{DHMbDIb}{DHM`{{DId{DHMf}}}}```````````````````{{DIfOh}DIf}{ce{}{}}0{DIhDIj}{DIf{{DIn{DIl}}}}{DIhDIA`}{DIf{{DIAb{DIl}}}}{DIhDIAd}{DIf{{DIAf{DIl}}}}{cc{}}7{DIhDIAh}{DIf{{DIAj{DIl}}}}{DIhDIAl}{DIf{{DIAn{DIl}}}}{c{{Il{e}}}{}{}}0{DIhDIB`}{DIf{{DIBb{DIl}}}}{DIhDIBd}{DIf{{DIBf{DIl}}}}{cJ`{}}{DIhDIBh}{DIf{{DIBj{DIl}}}}`````{{DIBlOh}DIBl}{ce{}{}}0{DIBnDIC`}{DIBl{{DICd{DICb}}}}{cc{}}3<<7`````````{{DICfOh}DICf}4414{DIChDICj}{DICf{{DICn{DICl}}}}{DIChDID`}{DICf{{DIDb{DICl}}}}{DIChDIDd}{DICf{{DIDf{DICl}}}}{c{{Il{e}}}{}{}}0?`````````{{DIDhOh}DIDh}<<{DIDjDIDl}{DIDh{{DIE`{DIDn}}}}{DIDjDIEb}{DIDh{{DIEd{DIDn}}}}{DIDjDIEf}{DIDh{{DIEh{DIDn}}}}?{ce{}{}}88{cJ`{}}`````````{{DIEjOh}DIEj}22{DIElDIEn}{DIEj{{DIFb{DIF`}}}}{DIElDIFd}{DIEj{{DIFf{DIF`}}}}{DIElDIFh}{DIEj{{DIFj{DIF`}}}}{cc{}}9{c{{Il{e}}}{}{}}09`````````{{DIFlOh}DIFl};;{DIFnDIG`}{DIFl{{DIGd{DIGb}}}}{DIFnDIGf}{DIFl{{DIGh{DIGb}}}}{DIFnDIGj}{DIFl{{DIGl{DIGb}}}}8{ce{}{}}88{cJ`{}}```````````````````{{DIGnOh}DIGn}22;2{DIH`DIHb}{DIGn{{DIHf{DIHd}}}}{DIH`DIHh}{DIGn{{DIHj{DIHd}}}}{DIH`DIHl}{DIGn{{DIHn{DIHd}}}}{DIH`DII`}{DIGn{{DIIb{DIHd}}}}{c{{Il{e}}}{}{}}0{DIH`DIId}{DIGn{{DIIf{DIHd}}}}{DIH`DIIh}{DIGn{{DIIj{DIHd}}}}{DIH`DIIl}{DIGn{{DIIn{DIHd}}}}{DIH`DIJ`}{DIGn{{DIJb{DIHd}}}}{cJ`{}}```````````````{{DIJdOh}DIJd}{ce{}{}}0{cc{}}1{DIJfDIJh}{DIJd{{DIJl{DIJj}}}}{DIJfDIJn}{DIJd{{DIK`{DIJj}}}}{DIJfDIKb}{DIJd{{DIKd{DIJj}}}}{c{{Il{e}}}{}{}}0{DIJfDIKf}{DIJd{{DIKh{DIJj}}}}{DIJfDIKj}{DIJd{{DIKl{DIJj}}}}{DIJfDIKn}{DIJd{{DIL`{DIJj}}}}{cJ`{}}```````````{DILb{{DILf{DILd}}}}{DILb{{DILh{DILd}}}}{{DILbOh}DILb}{ce{}{}}0{cc{}}1{DILb{{DILj{DILd}}}}{DILb{{DILl{DILd}}}}{DILb{{DILn{DILd}}}}{DILb{{DIM`{DILd}}}}{DILb{{DIMb{DILd}}}}{c{{Il{e}}}{}{}}0{DILb{{DIMd{DILd}}}}{DILb{{DIMf{DILd}}}}=`````````````````````{DIMhDIMj}{DIMl{{DIN`{DIMn}}}}{DIMhDINb}{DIMl{{DINd{DIMn}}}}{{DIMlOh}DIMl}>>=>{DIMhDINf}{DIMl{{DINh{DIMn}}}}{DIMhDINj}{DIMl{{DINl{DIMn}}}}{DIMhDINn}{DIMl{{DIO`{DIMn}}}}{DIMhDIOb}{DIMl{{DIOd{DIMn}}}}{DIMhDIOf}{DIMl{{DIOh{DIMn}}}}{c{{Il{e}}}{}{}}0{DIMhDIOj}{DIMl{{DIOl{DIMn}}}}{DIMhDIOn}{DIMl{{DJ`{DIMn}}}}{cJ`{}}`````````````````````{DJbDJd}{DJf{{DJj{DJh}}}}{DJbDJl}{DJf{{DJn{DJh}}}}{{DJfOh}DJf}{ce{}{}}0{cc{}}1{DJbDJA`}{DJf{{DJAb{DJh}}}}{DJbDJAd}{DJf{{DJAf{DJh}}}}{DJbDJAh}{DJf{{DJAj{DJh}}}}{DJbDJAl}{DJf{{DJAn{DJh}}}}{DJbDJB`}{DJf{{DJBb{DJh}}}}{c{{Il{e}}}{}{}}0{DJbDJBd}{DJf{{DJBf{DJh}}}}{DJbDJBh}{DJf{{DJBj{DJh}}}}{cJ`{}}```````````{DJBlDJBn}{DJBlDJC`}{ce{}{}}0{cc{}}1{DJBlDJCb}{DJBlDJCd}{DJBlDJCf}{DJBlDJCh}{DJBlDJCj}>>{DJBlDJCl}{DJBlDJCn};`````{{DJD`Oh}DJD`}9989{DJDbDJDd}{DJD`{{DJDh{DJDf}}}}{c{{Il{e}}}{}{}}0?```````````{DJDjDJDl}{DJDn{{DJEb{DJE`}}}}{DJDjDJEd}{DJDn{{DJEf{DJE`}}}}{{DJDnOh}DJDn}{ce{}{}}0{cc{}}1{DJDjDJEh}{DJDn{{DJEj{DJE`}}}}{DJDjDJEl}{DJDn{{DJEn{DJE`}}}};;{cJ`{}}`````{{DJF`Oh}DJF`}7767{DJFbDJFd}{DJF`{{DJFh{DJFf}}}}??3`````{{DJFjOh}DJFj}::9:{DJFlDJFn}{DJFj{{DJGb{DJG`}}}}{c{{Il{e}}}{}{}}07`````{{DJGdOh}DJGd}>>=>{DJGfDJGh}{DJGd{{DJGl{DJGj}}}}33:`````{{DJGnOh}DJGn}{ce{}{}}0{cc{}}1{DJH`DJHb}{DJGn{{DJHf{DJHd}}}}88?`````{{DJHhOh}DJHh}4434{DJHjDJHl}{DJHh{{DJI`{DJHn}}}};;{cJ`{}}`````{{DJIbOh}DJIb}8878{DJIdDJIf}{DJIb{{DJIj{DJIh}}}}??3`````{{DJIlOh}DJIl};;:;{DJInDJJ`}{DJIl{{DJJd{DJJb}}}}{c{{Il{e}}}{}{}}07`````{{DJJfOh}DJJf}??>?{DJJhDJJj}{DJJf{{DJJn{DJJl}}}}33:`````{{DJK`Oh}DJK`}{ce{}{}}0{cc{}}1{DJKbDJKd}{DJK`{{DJKh{DJKf}}}}88?`````{{DJKjOh}DJKj}4434{DJKlDJKn}{DJKj{{DJLb{DJL`}}}};;{cJ`{}}`````{{DJLdOh}DJLd}8878{DJLfDJLh}{DJLd{{DJLl{DJLj}}}}??3`````{{DJLnOh}DJLn};;:;{DJM`DJMb}{DJLn{{DJMf{DJMd}}}}{c{{Il{e}}}{}{}}07`````{{DJMhOh}DJMh}??>?{DJMjDJMl}{DJMh{{DJN`{DJMn}}}}33:`````{{DJNbOh}DJNb}{ce{}{}}0{cc{}}1{DJNdDJNf}{DJNb{{DJNj{DJNh}}}}88?```3323{DJNlDJNn}99{cJ`{}}````55{DJO`DJOb}56{DJO`DJOd}<<2```77{DJOfDJOh}78==3`````````````````````88`{IdDJOj}`{IdDJOl}`{IdDJOn}`{IdDK`}`{IdDKb}<`{IdDKd}`{IdDKf}`{IdDKh}`{IdDKj}`{IdDKl}`{IdDKn}`{IdDKA`}`{IdDKAb}{ce{}{}}`{IdDKAd}`{IdDKAf}`{IdDKAh}`{IdDKAj}`{IdDKAl}`{IdDKAn}`{IdDKB`}{c{{Il{e}}}{}{}}0{cJ`{}}`````````````````````````````{{DKBbOh}DKBb}::{DKBdDKBf}{DKBb{{DKBj{DKBh}}}}{DKBdDKBl}{DKBb{{DKBn{DKBh}}}}{DKBdDKC`}{DKBb{{DKCb{DKBh}}}}{DKBdDKCd}{DKBb{{DKCf{DKBh}}}}{DKBdDKCh}{DKBb{{DKCj{DKBh}}}}{DKBdDKCl}{DKBb{{DKCn{DKBh}}}}{cc{}}{ce{}{}}{DKBdDKD`}{DKBb{{DKDb{DKBh}}}}{DKBdDKDd}{DKBb{{DKDf{DKBh}}}}{DKBdDKDh}{DKBb{{DKDj{DKBh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DKBdDKDl}{DKBb{{DKDn{DKBh}}}}{DKBdDKE`}{DKBb{{DKEb{DKBh}}}}{DKBdDKEd}{DKBb{{DKEf{DKBh}}}}{DKBdDKEh}{DKBb{{DKEj{DKBh}}}}`````{{DKElOh}DKEl}{ce{}{}}0{DKEnDKF`}{DKEl{{DKFd{DKFb}}}}{cc{}}3>>=`````{{DKFfOh}DKFf}4414{DKFhDKFj}{DKFf{{DKFn{DKFl}}}}{c{{Il{e}}}{}{}}0{cJ`{}}``````{{DKG`Oh}DKG`}9969{DKGbDKGd}{DKGbDKGf}443{DKG`{{DKGj{DKGh}}}}```<<9<{DKGlDKGn}665`````==:{DKH`DKHb}{DKH`DKHd}{DKH`DKHf}{ce{}{}}::9`````00>{DKHhDKHj}{DKHhDKHl}{DKHhDKHn}3==<`````33{cc{}}{DKI`DKIb}{DKI`DKId}{DKI`DKIf}7{c{{Il{e}}}{}{}}0{cJ`{}}`````995{DKIhDKIj}{DKIhDKIl}{DKIhDKIn}<443``````````````{{DKJ`Oh}DKJ`}=={DKJ`{{DKJd{DKJb}}}}{DKJ`{{DKJf{DKJb}}}};{DKJ`{{DKJh{DKJb}}}}{ce{}{}}{DKJ`{{DKJj{DKJb}}}}{DKJ`{{DKJl{DKJb}}}}{DKJ`{{DKJn{DKJb}}}}{DKJ`{{DKK`{DKJb}}}}{DKJ`{{DKKb{DKJb}}}}{DKJ`{{DKKd{DKJb}}}}{DKJ`{{DKKf{DKJb}}}}{DKJ`{{DKKh{DKJb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DKJ`{{DKKj{DKJb}}}}```````````````````````````{{DKKlOh}DKKl}<<{DKKnDKL`}{DKKl{{DKLd{DKLb}}}}{DKKnDKLf}{DKKl{{DKLh{DKLb}}}}{cc{}}{DKKnDKLj}{DKKl{{DKLl{DKLb}}}}{ce{}{}}{DKKnDKLn}{DKKl{{DKM`{DKLb}}}}{DKKnDKMb}{DKKl{{DKMd{DKLb}}}}{DKKnDKMf}{DKKl{{DKMh{DKLb}}}}{DKKnDKMj}{DKKl{{DKMl{DKLb}}}}{DKKnDKMn}{DKKl{{DKN`{DKLb}}}}{DKKnDKNb}{DKKl{{DKNd{DKLb}}}}{DKKnDKNf}{DKKl{{DKNh{DKLb}}}}{DKKnDKNj}{DKKl{{DKNl{DKLb}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DKKnDKNn}{DKKl{{DKO`{DKLb}}}}```````````````````````````{{DKObOh}DKOb}{ce{}{}}0{DKOdDKOf}{DKOb{{DKOj{DKOh}}}}{DKOdDKOl}{DKOb{{DKOn{DKOh}}}}{cc{}}{DKOdDL`}{DKOb{{DLb{DKOh}}}}7{DKOdDLd}{DKOb{{DLf{DKOh}}}}{DKOdDLh}{DKOb{{DLj{DKOh}}}}{DKOdDLl}{DKOb{{DLn{DKOh}}}}{DKOdDLA`}{DKOb{{DLAb{DKOh}}}}{DKOdDLAd}{DKOb{{DLAf{DKOh}}}}{DKOdDLAh}{DKOb{{DLAj{DKOh}}}}{DKOdDLAl}{DKOb{{DLAn{DKOh}}}}{DKOdDLB`}{DKOb{{DLBb{DKOh}}}}{c{{Il{e}}}{}{}}0{cJ`{}}{DKOdDLBd}{DKOb{{DLBf{DKOh}}}}``````````````{ce{}{}}0{DLBhDLBj}{DLBhDLBl}{cc{}}{DLBhDLBn}4{DLBhDLC`}{DLBhDLCb}{DLBhDLCd}{DLBhDLCf}{DLBhDLCh}{DLBhDLCj}{DLBhDLCl}{DLBhDLCn}{c{{Il{e}}}{}{}}0{cJ`{}}{DLBhDLD`}`````````````{{DLDbOh}DLDb}{ce{}{}}0>{DLDdDLDf}{DLDdDLDh}{DLDdDLDj}{DLDdDLDl}{DLDb{{DLE`{DLDn}}}}5{DLDdDLEb}{DLDdDLEd}{DLDdDLEf}{DLDdDLEh}{DLDb{{DLEj{DLDn}}}}>>=```````{{DLElOh}DLEl};;{cc{}}<{c{{Il{e}}}{}{}}0{cJ`{}}{DLEnDLF`}{DLEl{{DLFd{DLFb}}}}{DLEnDLFf}{DLEl{{DLFh{DLFb}}}}`````{{DLFjOh}DLFj}{ce{}{}}0{DLFlDLFn}{DLFj{{DLGb{DLG`}}}}:2998`````22:2{DLGdDLGf}{DLGdDLGh}{DLGdDLGj}<<;``````55=5{DLGlDLGn}{DLGlDLH`}{DLGlDLHb}{DLGlDLHd}{c{{Il{e}}}{}{}}0{cJ`{}}`````;;{cc{}}<{DLHfDLHh}{DLHfDLHj}{DLHfDLHl}554```````````{{DLHnOh}DLHn}{ce{}{}}0{DLI`DLIb}{DLHn{{DLIf{DLId}}}}7299{DLI`DLIh}{DLHn{{DLIj{DLId}}}}{DLI`DLIl}{DLHn{{DLIn{DLId}}}}<{DLI`DLJ`}{DLHn{{DLJb{DLId}}}}``````````88`{IfDLJd}`{IfDLJf}`{IfDLJh}{cc{}}<`{IfDLJj}`{IfDLJl}`{{IfKb}DLJn}{If{{`{{Kh{}{{Kf{DLJn}}}}}}}}`{IfDLK`}`{IfDLKb}`{IfDLKd}{c{{Il{e}}}{}{}}0{cJ`{}}`````{{DLKfOh}DLKf}{ce{}{}}0{DLKhDLKj}{DLKf{{DLKn{DLKl}}}}=2554`````{{DLL`Oh}DLL`}33{DLLbDLLd}{DLL`{{DLLh{DLLf}}}}{cc{}}6998```{{DLLjOh}DLLj}77{DLLj{{DLLn{DLLl}}}}28;;:`````{{DLM`Oh}DLM`}9939{DLMbDLMd}{DLM`{{DLMh{DLMf}}}}>>=`````{{DLMjOh}DLMj}<<6<{DLMlDLMn}{DLMj{{DLNb{DLN`}}}}{c{{Il{e}}}{}{}}0{cJ`{}}```{{DLNdOh}DLNd}{ce{}{}}0<0332```{{DLNfOh}DLNf}11=1{DLNf{{DLNj{DLNh}}}}554```22>2{DLNlDLNn}665```{{DLO`Oh}DLO`}44{cc{}}5{DLO`{{DLOd{DLOb}}}}998","c":[],"p":[[6,"Interrupt",0],[5,"AES",0],[5,"APB_CTRL",0],[5,"APB_SARADC",0],[5,"ASSIST_DEBUG",0],[5,"BB",0],[5,"DMA",0],[5,"DS",0],[5,"EFUSE",0],[5,"EXTMEM",0],[5,"GPIO",0],[5,"GPIO_SD",0],[5,"HMAC",0],[5,"I2C0",0],[5,"I2S0",0],[5,"INTERRUPT_CORE0",0],[5,"IO_MUX",0],[5,"LEDC",0],[5,"RMT",0],[5,"RNG",0],[5,"RSA",0],[5,"RTC_CNTL",0],[5,"SENSITIVE",0],[5,"SHA",0],[5,"SPI0",0],[5,"SPI1",0],[5,"SPI2",0],[5,"SYSTEM",0],[5,"SYSTIMER",0],[5,"TIMG0",0],[5,"TIMG1",0],[5,"TWAI0",0],[5,"UART0",0],[5,"UART1",0],[5,"UHCI0",0],[5,"UHCI1",0],[5,"USB_DEVICE",0],[5,"XTS_AES",0],[1,"bool"],[5,"Formatter",28488],[8,"Result",28488],[5,"RegisterBlock",642],[5,"RegisterBlock",1252],[5,"RegisterBlock",2093],[5,"RegisterBlock",2774],[5,"RegisterBlock",3628],[5,"RegisterBlock",3666],[5,"RegisterBlock",5083],[5,"RegisterBlock",5288],[5,"RegisterBlock",7277],[5,"RegisterBlock",8700],[5,"RegisterBlock",9263],[5,"RegisterBlock",9352],[5,"RegisterBlock",9628],[5,"RegisterBlock",10472],[5,"RegisterBlock",11365],[5,"RegisterBlock",13215],[5,"RegisterBlock",13326],[5,"RegisterBlock",13836],[5,"RegisterBlock",14535],[5,"RegisterBlock",14555],[5,"RegisterBlock",14837],[5,"RegisterBlock",17271],[5,"RegisterBlock",19903],[5,"RegisterBlock",20138],[5,"RegisterBlock",20658],[5,"RegisterBlock",21772],[5,"RegisterBlock",23011],[5,"RegisterBlock",24137],[5,"RegisterBlock",24735],[5,"RegisterBlock",25288],[5,"RegisterBlock",25851],[5,"RegisterBlock",26914],[5,"RegisterBlock",27761],[5,"RegisterBlock",28334],[5,"Peripherals",0],[6,"Option",28489],[6,"Result",28490],[1,"u8"],[5,"TypeId",28491],[8,"AAD_BLOCK_NUM",642],[8,"BLOCK_MODE",642],[8,"BLOCK_NUM",642],[8,"CONTINUE",642],[8,"DATE",642],[8,"DMA_ENABLE",642],[8,"DMA_EXIT",642],[8,"ENDIAN",642],[1,"usize"],[8,"H_MEM",642],[17,"Item"],[10,"Iterator",28492],[8,"INC_SEL",642],[8,"INT_CLEAR",642],[8,"INT_ENA",642],[8,"IV_MEM",642],[8,"J0_MEM",642],[8,"KEY_0",642],[8,"KEY_1",642],[8,"KEY_2",642],[8,"KEY_3",642],[8,"KEY_4",642],[8,"KEY_5",642],[8,"KEY_6",642],[8,"KEY_7",642],[8,"MODE",642],[8,"REMAINDER_BIT_NUM",642],[8,"STATE",642],[8,"T0_MEM",642],[8,"TEXT_IN_0",642],[8,"TEXT_IN_1",642],[8,"TEXT_IN_2",642],[8,"TEXT_IN_3",642],[8,"TEXT_OUT_0",642],[8,"TEXT_OUT_1",642],[8,"TEXT_OUT_2",642],[8,"TEXT_OUT_3",642],[8,"TRIGGER",642],[8,"R",759],[8,"AAD_BLOCK_NUM_R",759],[8,"W",759],[5,"AAD_BLOCK_NUM_SPEC",759],[8,"AAD_BLOCK_NUM_W",759],[1,"u32"],[8,"W",774],[8,"R",774],[8,"BLOCK_MODE_R",774],[5,"BLOCK_MODE_SPEC",774],[8,"BLOCK_MODE_W",774],[8,"W",789],[8,"R",789],[8,"BLOCK_NUM_R",789],[5,"BLOCK_NUM_SPEC",789],[8,"BLOCK_NUM_W",789],[8,"W",804],[5,"CONTINUE_SPEC",804],[8,"CONTINUE_W",804],[8,"W",816],[8,"R",816],[8,"DATE_R",816],[5,"DATE_SPEC",816],[8,"DATE_W",816],[8,"W",831],[8,"R",831],[8,"DMA_ENABLE_R",831],[5,"DMA_ENABLE_SPEC",831],[8,"DMA_ENABLE_W",831],[8,"W",846],[5,"DMA_EXIT_SPEC",846],[8,"DMA_EXIT_W",846],[8,"W",858],[8,"R",858],[8,"ENDIAN_R",858],[5,"ENDIAN_SPEC",858],[8,"ENDIAN_W",858],[8,"W",873],[8,"W",884],[8,"R",884],[8,"INC_SEL_R",884],[5,"INC_SEL_SPEC",884],[8,"INC_SEL_W",884],[8,"W",899],[5,"INT_CLEAR_SPEC",899],[8,"INT_CLEAR_W",899],[8,"W",911],[8,"R",911],[8,"INT_ENA_R",911],[5,"INT_ENA_SPEC",911],[8,"INT_ENA_W",911],[8,"W",926],[8,"W",937],[8,"W",948],[8,"R",948],[8,"KEY_0_R",948],[5,"KEY_0_SPEC",948],[8,"KEY_0_W",948],[8,"W",963],[8,"R",963],[8,"KEY_1_R",963],[5,"KEY_1_SPEC",963],[8,"KEY_1_W",963],[8,"W",978],[8,"R",978],[8,"KEY_2_R",978],[5,"KEY_2_SPEC",978],[8,"KEY_2_W",978],[8,"W",993],[8,"R",993],[8,"KEY_3_R",993],[5,"KEY_3_SPEC",993],[8,"KEY_3_W",993],[8,"W",1008],[8,"R",1008],[8,"KEY_4_R",1008],[5,"KEY_4_SPEC",1008],[8,"KEY_4_W",1008],[8,"W",1023],[8,"R",1023],[8,"KEY_5_R",1023],[5,"KEY_5_SPEC",1023],[8,"KEY_5_W",1023],[8,"W",1038],[8,"R",1038],[8,"KEY_6_R",1038],[5,"KEY_6_SPEC",1038],[8,"KEY_6_W",1038],[8,"W",1053],[8,"R",1053],[8,"KEY_7_R",1053],[5,"KEY_7_SPEC",1053],[8,"KEY_7_W",1053],[8,"W",1068],[8,"R",1068],[8,"MODE_R",1068],[5,"MODE_SPEC",1068],[8,"MODE_W",1068],[8,"W",1083],[8,"R",1083],[8,"REMAINDER_BIT_NUM_R",1083],[5,"REMAINDER_BIT_NUM_SPEC",1083],[8,"REMAINDER_BIT_NUM_W",1083],[8,"R",1098],[8,"STATE_R",1098],[8,"W",1109],[8,"W",1120],[8,"R",1120],[8,"TEXT_IN_0_R",1120],[5,"TEXT_IN_0_SPEC",1120],[8,"TEXT_IN_0_W",1120],[8,"W",1135],[8,"R",1135],[8,"TEXT_IN_1_R",1135],[5,"TEXT_IN_1_SPEC",1135],[8,"TEXT_IN_1_W",1135],[8,"W",1150],[8,"R",1150],[8,"TEXT_IN_2_R",1150],[5,"TEXT_IN_2_SPEC",1150],[8,"TEXT_IN_2_W",1150],[8,"W",1165],[8,"R",1165],[8,"TEXT_IN_3_R",1165],[5,"TEXT_IN_3_SPEC",1165],[8,"TEXT_IN_3_W",1165],[8,"W",1180],[8,"R",1180],[8,"TEXT_OUT_0_R",1180],[5,"TEXT_OUT_0_SPEC",1180],[8,"TEXT_OUT_0_W",1180],[8,"W",1195],[8,"R",1195],[8,"TEXT_OUT_1_R",1195],[5,"TEXT_OUT_1_SPEC",1195],[8,"TEXT_OUT_1_W",1195],[8,"W",1210],[8,"R",1210],[8,"TEXT_OUT_2_R",1210],[5,"TEXT_OUT_2_SPEC",1210],[8,"TEXT_OUT_2_W",1210],[8,"W",1225],[8,"R",1225],[8,"TEXT_OUT_3_R",1225],[5,"TEXT_OUT_3_SPEC",1225],[8,"TEXT_OUT_3_W",1225],[8,"W",1240],[5,"TRIGGER_SPEC",1240],[8,"TRIGGER_W",1240],[8,"CLK_OUT_EN",1252],[8,"CLKGATE_FORCE_ON",1252],[8,"DATE",1252],[8,"EXT_MEM_PMS_LOCK",1252],[8,"FLASH_ACE0_ADDR",1252],[8,"FLASH_ACE0_ATTR",1252],[8,"FLASH_ACE0_SIZE",1252],[8,"FLASH_ACE1_ADDR",1252],[8,"FLASH_ACE1_ATTR",1252],[8,"FLASH_ACE1_SIZE",1252],[8,"FLASH_ACE2_ADDR",1252],[8,"FLASH_ACE2_ATTR",1252],[8,"FLASH_ACE2_SIZE",1252],[8,"FLASH_ACE3_ADDR",1252],[8,"FLASH_ACE3_ATTR",1252],[8,"FLASH_ACE3_SIZE",1252],[8,"FRONT_END_MEM_PD",1252],[8,"HOST_INF_SEL",1252],[8,"MEM_POWER_DOWN",1252],[8,"MEM_POWER_UP",1252],[8,"PERI_BACKUP_APB_ADDR",1252],[8,"PERI_BACKUP_CONFIG",1252],[8,"PERI_BACKUP_INT_CLR",1252],[8,"PERI_BACKUP_INT_ENA",1252],[8,"PERI_BACKUP_INT_RAW",1252],[8,"PERI_BACKUP_INT_ST",1252],[8,"PERI_BACKUP_MEM_ADDR",1252],[8,"REDCY_SIG0",1252],[8,"REDCY_SIG1",1252],[8,"RETENTION_CTRL",1252],[8,"RND_DATA",1252],[8,"SDIO_CTRL",1252],[8,"SPI_MEM_PMS_CTRL",1252],[8,"SPI_MEM_REJECT_ADDR",1252],[8,"SYSCLK_CONF",1252],[8,"TICK_CONF",1252],[8,"WIFI_BB_CFG",1252],[8,"WIFI_BB_CFG_2",1252],[8,"WIFI_CLK_EN",1252],[8,"WIFI_RST_EN",1252],[8,"W",1380],[8,"R",1380],[8,"CLK160_OEN_R",1380],[5,"CLK_OUT_EN_SPEC",1380],[8,"CLK160_OEN_W",1380],[8,"CLK20_OEN_R",1380],[8,"CLK20_OEN_W",1380],[8,"CLK22_OEN_R",1380],[8,"CLK22_OEN_W",1380],[8,"CLK40X_BB_OEN_R",1380],[8,"CLK40X_BB_OEN_W",1380],[8,"CLK44_OEN_R",1380],[8,"CLK44_OEN_W",1380],[8,"CLK80_OEN_R",1380],[8,"CLK80_OEN_W",1380],[8,"CLK_320M_OEN_R",1380],[8,"CLK_320M_OEN_W",1380],[8,"CLK_ADC_INF_OEN_R",1380],[8,"CLK_ADC_INF_OEN_W",1380],[8,"CLK_BB_OEN_R",1380],[8,"CLK_BB_OEN_W",1380],[8,"CLK_DAC_CPU_OEN_R",1380],[8,"CLK_DAC_CPU_OEN_W",1380],[8,"CLK_XTAL_OEN_R",1380],[8,"CLK_XTAL_OEN_W",1380],[8,"W",1435],[8,"R",1435],[8,"ROM_CLKGATE_FORCE_ON_R",1435],[5,"CLKGATE_FORCE_ON_SPEC",1435],[8,"ROM_CLKGATE_FORCE_ON_W",1435],[8,"SRAM_CLKGATE_FORCE_ON_R",1435],[8,"SRAM_CLKGATE_FORCE_ON_W",1435],[8,"W",1454],[8,"R",1454],[8,"DATE_R",1454],[5,"DATE_SPEC",1454],[8,"DATE_W",1454],[8,"W",1469],[8,"R",1469],[8,"EXT_MEM_PMS_LOCK_R",1469],[5,"EXT_MEM_PMS_LOCK_SPEC",1469],[8,"EXT_MEM_PMS_LOCK_W",1469],[8,"W",1484],[8,"R",1484],[8,"S_R",1484],[5,"FLASH_ACE0_ADDR_SPEC",1484],[8,"S_W",1484],[8,"W",1499],[8,"R",1499],[8,"FLASH_ACE0_ATTR_R",1499],[5,"FLASH_ACE0_ATTR_SPEC",1499],[8,"FLASH_ACE0_ATTR_W",1499],[8,"W",1514],[8,"R",1514],[8,"FLASH_ACE0_SIZE_R",1514],[5,"FLASH_ACE0_SIZE_SPEC",1514],[8,"FLASH_ACE0_SIZE_W",1514],[8,"W",1529],[8,"R",1529],[8,"S_R",1529],[5,"FLASH_ACE1_ADDR_SPEC",1529],[8,"S_W",1529],[8,"W",1544],[8,"R",1544],[8,"FLASH_ACE1_ATTR_R",1544],[5,"FLASH_ACE1_ATTR_SPEC",1544],[8,"FLASH_ACE1_ATTR_W",1544],[8,"W",1559],[8,"R",1559],[8,"FLASH_ACE1_SIZE_R",1559],[5,"FLASH_ACE1_SIZE_SPEC",1559],[8,"FLASH_ACE1_SIZE_W",1559],[8,"W",1574],[8,"R",1574],[8,"S_R",1574],[5,"FLASH_ACE2_ADDR_SPEC",1574],[8,"S_W",1574],[8,"W",1589],[8,"R",1589],[8,"FLASH_ACE2_ATTR_R",1589],[5,"FLASH_ACE2_ATTR_SPEC",1589],[8,"FLASH_ACE2_ATTR_W",1589],[8,"W",1604],[8,"R",1604],[8,"FLASH_ACE2_SIZE_R",1604],[5,"FLASH_ACE2_SIZE_SPEC",1604],[8,"FLASH_ACE2_SIZE_W",1604],[8,"W",1619],[8,"R",1619],[8,"S_R",1619],[5,"FLASH_ACE3_ADDR_SPEC",1619],[8,"S_W",1619],[8,"W",1634],[8,"R",1634],[8,"FLASH_ACE3_ATTR_R",1634],[5,"FLASH_ACE3_ATTR_SPEC",1634],[8,"FLASH_ACE3_ATTR_W",1634],[8,"W",1649],[8,"R",1649],[8,"FLASH_ACE3_SIZE_R",1649],[5,"FLASH_ACE3_SIZE_SPEC",1649],[8,"FLASH_ACE3_SIZE_W",1649],[8,"R",1664],[8,"AGC_MEM_FORCE_PD_R",1664],[8,"W",1664],[5,"FRONT_END_MEM_PD_SPEC",1664],[8,"AGC_MEM_FORCE_PD_W",1664],[8,"AGC_MEM_FORCE_PU_R",1664],[8,"AGC_MEM_FORCE_PU_W",1664],[8,"DC_MEM_FORCE_PD_R",1664],[8,"DC_MEM_FORCE_PD_W",1664],[8,"DC_MEM_FORCE_PU_R",1664],[8,"DC_MEM_FORCE_PU_W",1664],[8,"PBUS_MEM_FORCE_PD_R",1664],[8,"PBUS_MEM_FORCE_PD_W",1664],[8,"PBUS_MEM_FORCE_PU_R",1664],[8,"PBUS_MEM_FORCE_PU_W",1664],[8,"W",1699],[8,"R",1699],[8,"PERI_IO_SWAP_R",1699],[5,"HOST_INF_SEL_SPEC",1699],[8,"PERI_IO_SWAP_W",1699],[8,"W",1714],[8,"R",1714],[8,"ROM_POWER_DOWN_R",1714],[5,"MEM_POWER_DOWN_SPEC",1714],[8,"ROM_POWER_DOWN_W",1714],[8,"SRAM_POWER_DOWN_R",1714],[8,"SRAM_POWER_DOWN_W",1714],[8,"W",1733],[8,"R",1733],[8,"ROM_POWER_UP_R",1733],[5,"MEM_POWER_UP_SPEC",1733],[8,"ROM_POWER_UP_W",1733],[8,"SRAM_POWER_UP_R",1733],[8,"SRAM_POWER_UP_W",1733],[8,"R",1752],[8,"BACKUP_APB_START_ADDR_R",1752],[8,"W",1752],[5,"PERI_BACKUP_APB_ADDR_SPEC",1752],[8,"BACKUP_APB_START_ADDR_W",1752],[8,"W",1767],[8,"R",1767],[8,"PERI_BACKUP_BURST_LIMIT_R",1767],[5,"PERI_BACKUP_CONFIG_SPEC",1767],[8,"PERI_BACKUP_BURST_LIMIT_W",1767],[8,"PERI_BACKUP_ENA_R",1767],[8,"PERI_BACKUP_ENA_W",1767],[8,"PERI_BACKUP_FLOW_ERR_R",1767],[8,"PERI_BACKUP_SIZE_R",1767],[8,"PERI_BACKUP_SIZE_W",1767],[8,"PERI_BACKUP_START_W",1767],[8,"PERI_BACKUP_TO_MEM_R",1767],[8,"PERI_BACKUP_TO_MEM_W",1767],[8,"PERI_BACKUP_TOUT_THRES_R",1767],[8,"PERI_BACKUP_TOUT_THRES_W",1767],[8,"W",1802],[5,"PERI_BACKUP_INT_CLR_SPEC",1802],[8,"PERI_BACKUP_DONE_INT_CLR_W",1802],[8,"PERI_BACKUP_ERR_INT_CLR_W",1802],[8,"W",1816],[8,"R",1816],[8,"PERI_BACKUP_DONE_INT_ENA_R",1816],[5,"PERI_BACKUP_INT_ENA_SPEC",1816],[8,"PERI_BACKUP_DONE_INT_ENA_W",1816],[8,"PERI_BACKUP_ERR_INT_ENA_R",1816],[8,"PERI_BACKUP_ERR_INT_ENA_W",1816],[8,"R",1835],[8,"PERI_BACKUP_DONE_INT_RAW_R",1835],[8,"PERI_BACKUP_ERR_INT_RAW_R",1835],[8,"R",1848],[8,"PERI_BACKUP_DONE_INT_ST_R",1848],[8,"PERI_BACKUP_ERR_INT_ST_R",1848],[8,"R",1861],[8,"BACKUP_MEM_START_ADDR_R",1861],[8,"W",1861],[5,"PERI_BACKUP_MEM_ADDR_SPEC",1861],[8,"BACKUP_MEM_START_ADDR_W",1861],[8,"W",1876],[8,"R",1876],[8,"REDCY_ANDOR_R",1876],[8,"REDCY_SIG0_R",1876],[5,"REDCY_SIG0_SPEC",1876],[8,"REDCY_SIG0_W",1876],[8,"W",1893],[8,"R",1893],[8,"REDCY_NANDOR_R",1893],[8,"REDCY_SIG1_R",1893],[5,"REDCY_SIG1_SPEC",1893],[8,"REDCY_SIG1_W",1893],[8,"W",1910],[8,"R",1910],[8,"NOBYPASS_CPU_ISO_RST_R",1910],[5,"RETENTION_CTRL_SPEC",1910],[8,"NOBYPASS_CPU_ISO_RST_W",1910],[8,"RETENTION_LINK_ADDR_R",1910],[8,"RETENTION_LINK_ADDR_W",1910],[8,"R",1929],[8,"RND_DATA_R",1929],[8,"W",1940],[8,"R",1940],[8,"SDIO_WIN_ACCESS_EN_R",1940],[5,"SDIO_CTRL_SPEC",1940],[8,"SDIO_WIN_ACCESS_EN_W",1940],[8,"W",1955],[8,"R",1955],[8,"SPI_MEM_REJECT_CDE_R",1955],[5,"SPI_MEM_PMS_CTRL_SPEC",1955],[8,"SPI_MEM_REJECT_CLR_W",1955],[8,"SPI_MEM_REJECT_INT_R",1955],[8,"R",1972],[8,"SPI_MEM_REJECT_ADDR_R",1972],[8,"W",1983],[8,"R",1983],[8,"CLK_320M_EN_R",1983],[5,"SYSCLK_CONF_SPEC",1983],[8,"CLK_320M_EN_W",1983],[8,"CLK_EN_R",1983],[8,"CLK_EN_W",1983],[8,"PRE_DIV_CNT_R",1983],[8,"PRE_DIV_CNT_W",1983],[8,"RST_TICK_CNT_R",1983],[8,"RST_TICK_CNT_W",1983],[8,"W",2010],[8,"R",2010],[8,"CK8M_TICK_NUM_R",2010],[5,"TICK_CONF_SPEC",2010],[8,"CK8M_TICK_NUM_W",2010],[8,"TICK_ENABLE_R",2010],[8,"TICK_ENABLE_W",2010],[8,"XTAL_TICK_NUM_R",2010],[8,"XTAL_TICK_NUM_W",2010],[8,"W",2033],[8,"R",2033],[8,"WIFI_BB_CFG_R",2033],[5,"WIFI_BB_CFG_SPEC",2033],[8,"WIFI_BB_CFG_W",2033],[8,"W",2048],[8,"R",2048],[8,"WIFI_BB_CFG_2_R",2048],[5,"WIFI_BB_CFG_2_SPEC",2048],[8,"WIFI_BB_CFG_2_W",2048],[8,"W",2063],[8,"R",2063],[8,"WIFI_CLK_EN_R",2063],[5,"WIFI_CLK_EN_SPEC",2063],[8,"WIFI_CLK_EN_W",2063],[8,"W",2078],[8,"R",2078],[8,"WIFI_RST_R",2078],[5,"WIFI_RST_EN_SPEC",2078],[8,"WIFI_RST_W",2078],[8,"APB_TSENS_CTRL",2093],[8,"ARB_CTRL",2093],[8,"CALI",2093],[8,"CLKM_CONF",2093],[8,"CTRL",2093],[8,"CTRL2",2093],[8,"CTRL_DATE",2093],[8,"DMA_CONF",2093],[8,"FILTER_CTRL0",2093],[8,"FILTER_CTRL1",2093],[8,"FSM_WAIT",2093],[8,"INT_CLR",2093],[8,"INT_ENA",2093],[8,"INT_RAW",2093],[8,"INT_ST",2093],[8,"ONETIME_SAMPLE",2093],[8,"SAR1_STATUS",2093],[8,"SAR1DATA_STATUS",2093],[8,"SAR2_STATUS",2093],[8,"SAR2DATA_STATUS",2093],[8,"SAR_PATT_TAB1",2093],[8,"SAR_PATT_TAB2",2093],[8,"THRES0_CTRL",2093],[8,"THRES1_CTRL",2093],[8,"THRES_CTRL",2093],[8,"TSENS_CTRL2",2093],[8,"W",2179],[8,"R",2179],[8,"TSENS_CLK_DIV_R",2179],[5,"APB_TSENS_CTRL_SPEC",2179],[8,"TSENS_CLK_DIV_W",2179],[8,"TSENS_IN_INV_R",2179],[8,"TSENS_IN_INV_W",2179],[8,"TSENS_OUT_R",2179],[8,"TSENS_PU_R",2179],[8,"TSENS_PU_W",2179],[8,"R",2204],[8,"ADC_ARB_APB_FORCE_R",2204],[8,"W",2204],[5,"ARB_CTRL_SPEC",2204],[8,"ADC_ARB_APB_FORCE_W",2204],[8,"ADC_ARB_APB_PRIORITY_R",2204],[8,"ADC_ARB_APB_PRIORITY_W",2204],[8,"ADC_ARB_FIX_PRIORITY_R",2204],[8,"ADC_ARB_FIX_PRIORITY_W",2204],[8,"ADC_ARB_GRANT_FORCE_R",2204],[8,"ADC_ARB_GRANT_FORCE_W",2204],[8,"ADC_ARB_RTC_FORCE_R",2204],[8,"ADC_ARB_RTC_FORCE_W",2204],[8,"ADC_ARB_RTC_PRIORITY_R",2204],[8,"ADC_ARB_RTC_PRIORITY_W",2204],[8,"ADC_ARB_WIFI_FORCE_R",2204],[8,"ADC_ARB_WIFI_FORCE_W",2204],[8,"ADC_ARB_WIFI_PRIORITY_R",2204],[8,"ADC_ARB_WIFI_PRIORITY_W",2204],[8,"R",2247],[8,"APB_SARADC_CALI_CFG_R",2247],[8,"W",2247],[5,"CALI_SPEC",2247],[8,"APB_SARADC_CALI_CFG_W",2247],[8,"W",2262],[8,"R",2262],[8,"CLK_EN_R",2262],[5,"CLKM_CONF_SPEC",2262],[8,"CLK_EN_W",2262],[8,"CLK_SEL_R",2262],[8,"CLK_SEL_W",2262],[8,"CLKM_DIV_A_R",2262],[8,"CLKM_DIV_A_W",2262],[8,"CLKM_DIV_B_R",2262],[8,"CLKM_DIV_B_W",2262],[8,"CLKM_DIV_NUM_R",2262],[8,"CLKM_DIV_NUM_W",2262],[8,"W",2293],[8,"R",2293],[8,"SARADC_SAR_CLK_DIV_R",2293],[5,"CTRL_SPEC",2293],[8,"SARADC_SAR_CLK_DIV_W",2293],[8,"SARADC_SAR_CLK_GATED_R",2293],[8,"SARADC_SAR_CLK_GATED_W",2293],[8,"SARADC_SAR_PATT_LEN_R",2293],[8,"SARADC_SAR_PATT_LEN_W",2293],[8,"SARADC_SAR_PATT_P_CLEAR_R",2293],[8,"SARADC_SAR_PATT_P_CLEAR_W",2293],[8,"SARADC_START_R",2293],[8,"SARADC_START_W",2293],[8,"SARADC_START_FORCE_R",2293],[8,"SARADC_START_FORCE_W",2293],[8,"SARADC_WAIT_ARB_CYCLE_R",2293],[8,"SARADC_WAIT_ARB_CYCLE_W",2293],[8,"SARADC_XPD_SAR_FORCE_R",2293],[8,"SARADC_XPD_SAR_FORCE_W",2293],[8,"W",2336],[8,"R",2336],[8,"SARADC_MAX_MEAS_NUM_R",2336],[5,"CTRL2_SPEC",2336],[8,"SARADC_MAX_MEAS_NUM_W",2336],[8,"SARADC_MEAS_NUM_LIMIT_R",2336],[8,"SARADC_MEAS_NUM_LIMIT_W",2336],[8,"SARADC_SAR1_INV_R",2336],[8,"SARADC_SAR1_INV_W",2336],[8,"SARADC_SAR2_INV_R",2336],[8,"SARADC_SAR2_INV_W",2336],[8,"SARADC_TIMER_EN_R",2336],[8,"SARADC_TIMER_EN_W",2336],[8,"SARADC_TIMER_TARGET_R",2336],[8,"SARADC_TIMER_TARGET_W",2336],[8,"W",2371],[8,"R",2371],[8,"DATE_R",2371],[5,"CTRL_DATE_SPEC",2371],[8,"DATE_W",2371],[8,"R",2386],[8,"APB_ADC_EOF_NUM_R",2386],[8,"W",2386],[5,"DMA_CONF_SPEC",2386],[8,"APB_ADC_EOF_NUM_W",2386],[8,"APB_ADC_RESET_FSM_R",2386],[8,"APB_ADC_RESET_FSM_W",2386],[8,"APB_ADC_TRANS_R",2386],[8,"APB_ADC_TRANS_W",2386],[8,"R",2409],[8,"APB_SARADC_FILTER_CHANNEL0_R",2409],[8,"W",2409],[5,"FILTER_CTRL0_SPEC",2409],[8,"APB_SARADC_FILTER_CHANNEL0_W",2409],[8,"APB_SARADC_FILTER_CHANNEL1_R",2409],[8,"APB_SARADC_FILTER_CHANNEL1_W",2409],[8,"APB_SARADC_FILTER_RESET_R",2409],[8,"APB_SARADC_FILTER_RESET_W",2409],[8,"R",2432],[8,"APB_SARADC_FILTER_FACTOR0_R",2432],[8,"W",2432],[5,"FILTER_CTRL1_SPEC",2432],[8,"APB_SARADC_FILTER_FACTOR0_W",2432],[8,"APB_SARADC_FILTER_FACTOR1_R",2432],[8,"APB_SARADC_FILTER_FACTOR1_W",2432],[8,"W",2451],[8,"R",2451],[8,"SARADC_RSTB_WAIT_R",2451],[5,"FSM_WAIT_SPEC",2451],[8,"SARADC_RSTB_WAIT_W",2451],[8,"SARADC_STANDBY_WAIT_R",2451],[8,"SARADC_STANDBY_WAIT_W",2451],[8,"SARADC_XPD_WAIT_R",2451],[8,"SARADC_XPD_WAIT_W",2451],[8,"W",2474],[5,"INT_CLR_SPEC",2474],[8,"APB_SARADC1_DONE_INT_CLR_W",2474],[8,"APB_SARADC2_DONE_INT_CLR_W",2474],[8,"APB_SARADC_THRES0_HIGH_INT_CLR_W",2474],[8,"APB_SARADC_THRES0_LOW_INT_CLR_W",2474],[8,"APB_SARADC_THRES1_HIGH_INT_CLR_W",2474],[8,"APB_SARADC_THRES1_LOW_INT_CLR_W",2474],[8,"R",2496],[8,"APB_SARADC1_DONE_INT_ENA_R",2496],[8,"W",2496],[5,"INT_ENA_SPEC",2496],[8,"APB_SARADC1_DONE_INT_ENA_W",2496],[8,"APB_SARADC2_DONE_INT_ENA_R",2496],[8,"APB_SARADC2_DONE_INT_ENA_W",2496],[8,"APB_SARADC_THRES0_HIGH_INT_ENA_R",2496],[8,"APB_SARADC_THRES0_HIGH_INT_ENA_W",2496],[8,"APB_SARADC_THRES0_LOW_INT_ENA_R",2496],[8,"APB_SARADC_THRES0_LOW_INT_ENA_W",2496],[8,"APB_SARADC_THRES1_HIGH_INT_ENA_R",2496],[8,"APB_SARADC_THRES1_HIGH_INT_ENA_W",2496],[8,"APB_SARADC_THRES1_LOW_INT_ENA_R",2496],[8,"APB_SARADC_THRES1_LOW_INT_ENA_W",2496],[8,"R",2531],[8,"APB_SARADC1_DONE_INT_RAW_R",2531],[8,"APB_SARADC2_DONE_INT_RAW_R",2531],[8,"APB_SARADC_THRES0_HIGH_INT_RAW_R",2531],[8,"APB_SARADC_THRES0_LOW_INT_RAW_R",2531],[8,"APB_SARADC_THRES1_HIGH_INT_RAW_R",2531],[8,"APB_SARADC_THRES1_LOW_INT_RAW_R",2531],[8,"R",2552],[8,"APB_SARADC1_DONE_INT_ST_R",2552],[8,"APB_SARADC2_DONE_INT_ST_R",2552],[8,"APB_SARADC_THRES0_HIGH_INT_ST_R",2552],[8,"APB_SARADC_THRES0_LOW_INT_ST_R",2552],[8,"APB_SARADC_THRES1_HIGH_INT_ST_R",2552],[8,"APB_SARADC_THRES1_LOW_INT_ST_R",2552],[8,"W",2573],[8,"R",2573],[8,"SARADC1_ONETIME_SAMPLE_R",2573],[5,"ONETIME_SAMPLE_SPEC",2573],[8,"SARADC1_ONETIME_SAMPLE_W",2573],[8,"SARADC2_ONETIME_SAMPLE_R",2573],[8,"SARADC2_ONETIME_SAMPLE_W",2573],[8,"SARADC_ONETIME_ATTEN_R",2573],[8,"SARADC_ONETIME_ATTEN_W",2573],[8,"SARADC_ONETIME_CHANNEL_R",2573],[8,"SARADC_ONETIME_CHANNEL_W",2573],[8,"SARADC_ONETIME_START_R",2573],[8,"SARADC_ONETIME_START_W",2573],[8,"R",2604],[8,"SARADC_SAR1_STATUS_R",2604],[8,"R",2615],[8,"APB_SARADC1_DATA_R",2615],[8,"R",2626],[8,"SARADC_SAR2_STATUS_R",2626],[8,"R",2637],[8,"APB_SARADC2_DATA_R",2637],[8,"W",2648],[8,"R",2648],[8,"SARADC_SAR_PATT_TAB1_R",2648],[5,"SAR_PATT_TAB1_SPEC",2648],[8,"SARADC_SAR_PATT_TAB1_W",2648],[8,"W",2663],[8,"R",2663],[8,"SARADC_SAR_PATT_TAB2_R",2663],[5,"SAR_PATT_TAB2_SPEC",2663],[8,"SARADC_SAR_PATT_TAB2_W",2663],[8,"R",2678],[8,"APB_SARADC_THRES0_CHANNEL_R",2678],[8,"W",2678],[5,"THRES0_CTRL_SPEC",2678],[8,"APB_SARADC_THRES0_CHANNEL_W",2678],[8,"APB_SARADC_THRES0_HIGH_R",2678],[8,"APB_SARADC_THRES0_HIGH_W",2678],[8,"APB_SARADC_THRES0_LOW_R",2678],[8,"APB_SARADC_THRES0_LOW_W",2678],[8,"R",2701],[8,"APB_SARADC_THRES1_CHANNEL_R",2701],[8,"W",2701],[5,"THRES1_CTRL_SPEC",2701],[8,"APB_SARADC_THRES1_CHANNEL_W",2701],[8,"APB_SARADC_THRES1_HIGH_R",2701],[8,"APB_SARADC_THRES1_HIGH_W",2701],[8,"APB_SARADC_THRES1_LOW_R",2701],[8,"APB_SARADC_THRES1_LOW_W",2701],[8,"R",2724],[8,"APB_SARADC_THRES0_EN_R",2724],[8,"W",2724],[5,"THRES_CTRL_SPEC",2724],[8,"APB_SARADC_THRES0_EN_W",2724],[8,"APB_SARADC_THRES1_EN_R",2724],[8,"APB_SARADC_THRES1_EN_W",2724],[8,"APB_SARADC_THRES_ALL_EN_R",2724],[8,"APB_SARADC_THRES_ALL_EN_W",2724],[8,"W",2747],[8,"R",2747],[8,"TSENS_CLK_INV_R",2747],[5,"TSENS_CTRL2_SPEC",2747],[8,"TSENS_CLK_INV_W",2747],[8,"TSENS_CLK_SEL_R",2747],[8,"TSENS_CLK_SEL_W",2747],[8,"TSENS_XPD_FORCE_R",2747],[8,"TSENS_XPD_FORCE_W",2747],[8,"TSENS_XPD_WAIT_R",2747],[8,"TSENS_XPD_WAIT_W",2747],[8,"C0RE_0_DEBUG_MODE",2774],[8,"C0RE_0_LASTPC_BEFORE_EXCEPTION",2774],[8,"CORE_0_AREA_DRAM0_0_MAX",2774],[8,"CORE_0_AREA_DRAM0_0_MIN",2774],[8,"CORE_0_AREA_DRAM0_1_MAX",2774],[8,"CORE_0_AREA_DRAM0_1_MIN",2774],[8,"CORE_0_AREA_PC",2774],[8,"CORE_0_AREA_PIF_0_MAX",2774],[8,"CORE_0_AREA_PIF_0_MIN",2774],[8,"CORE_0_AREA_PIF_1_MAX",2774],[8,"CORE_0_AREA_PIF_1_MIN",2774],[8,"CORE_0_AREA_SP",2774],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_0",2774],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_1",2774],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_2",2774],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_3",2774],[8,"CORE_0_INTR_CLR",2774],[8,"CORE_0_INTR_ENA",2774],[8,"CORE_0_INTR_RAW",2774],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_0",2774],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_1",2774],[8,"CORE_0_MONTR_ENA",2774],[8,"CORE_0_RCD_EN",2774],[8,"CORE_0_RCD_PDEBUGPC",2774],[8,"CORE_0_RCD_PDEBUGSP",2774],[8,"CORE_0_SP_MAX",2774],[8,"CORE_0_SP_MIN",2774],[8,"CORE_0_SP_PC",2774],[8,"CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0",2774],[8,"CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1",2774],[8,"DATE",2774],[8,"LOG_DATA_0",2774],[8,"LOG_DATA_MASK",2774],[8,"LOG_MAX",2774],[8,"LOG_MEM_END",2774],[8,"LOG_MEM_FULL_FLAG",2774],[8,"LOG_MEM_START",2774],[8,"LOG_MEM_WRITING_ADDR",2774],[8,"LOG_MIN",2774],[8,"LOG_SETTING",2774],[8,"R",2902],[8,"CORE_0_DEBUG_MODE_R",2902],[8,"CORE_0_DEBUG_MODULE_ACTIVE_R",2902],[8,"R",2915],[8,"CORE_0_LASTPC_BEFORE_EXC_R",2915],[8,"W",2926],[8,"R",2926],[8,"CORE_0_AREA_DRAM0_0_MAX_R",2926],[5,"CORE_0_AREA_DRAM0_0_MAX_SPEC",2926],[8,"CORE_0_AREA_DRAM0_0_MAX_W",2926],[8,"W",2941],[8,"R",2941],[8,"CORE_0_AREA_DRAM0_0_MIN_R",2941],[5,"CORE_0_AREA_DRAM0_0_MIN_SPEC",2941],[8,"CORE_0_AREA_DRAM0_0_MIN_W",2941],[8,"W",2956],[8,"R",2956],[8,"CORE_0_AREA_DRAM0_1_MAX_R",2956],[5,"CORE_0_AREA_DRAM0_1_MAX_SPEC",2956],[8,"CORE_0_AREA_DRAM0_1_MAX_W",2956],[8,"W",2971],[8,"R",2971],[8,"CORE_0_AREA_DRAM0_1_MIN_R",2971],[5,"CORE_0_AREA_DRAM0_1_MIN_SPEC",2971],[8,"CORE_0_AREA_DRAM0_1_MIN_W",2971],[8,"R",2986],[8,"CORE_0_AREA_PC_R",2986],[8,"W",2997],[8,"R",2997],[8,"CORE_0_AREA_PIF_0_MAX_R",2997],[5,"CORE_0_AREA_PIF_0_MAX_SPEC",2997],[8,"CORE_0_AREA_PIF_0_MAX_W",2997],[8,"W",3012],[8,"R",3012],[8,"CORE_0_AREA_PIF_0_MIN_R",3012],[5,"CORE_0_AREA_PIF_0_MIN_SPEC",3012],[8,"CORE_0_AREA_PIF_0_MIN_W",3012],[8,"W",3027],[8,"R",3027],[8,"CORE_0_AREA_PIF_1_MAX_R",3027],[5,"CORE_0_AREA_PIF_1_MAX_SPEC",3027],[8,"CORE_0_AREA_PIF_1_MAX_W",3027],[8,"W",3042],[8,"R",3042],[8,"CORE_0_AREA_PIF_1_MIN_R",3042],[5,"CORE_0_AREA_PIF_1_MIN_SPEC",3042],[8,"CORE_0_AREA_PIF_1_MIN_W",3042],[8,"R",3057],[8,"CORE_0_AREA_SP_R",3057],[8,"R",3068],[8,"CORE_0_DRAM0_RECORDING_ADDR_0_R",3068],[8,"CORE_0_DRAM0_RECORDING_BYTEEN_0_R",3068],[8,"CORE_0_DRAM0_RECORDING_WR_0_R",3068],[8,"R",3083],[8,"CORE_0_DRAM0_RECORDING_PC_0_R",3083],[8,"R",3094],[8,"CORE_0_DRAM0_RECORDING_ADDR_1_R",3094],[8,"CORE_0_DRAM0_RECORDING_BYTEEN_1_R",3094],[8,"CORE_0_DRAM0_RECORDING_WR_1_R",3094],[8,"R",3109],[8,"CORE_0_DRAM0_RECORDING_PC_1_R",3109],[8,"W",3120],[8,"R",3120],[8,"CORE_0_AREA_DRAM0_0_RD_CLR_R",3120],[5,"CORE_0_INTR_CLR_SPEC",3120],[8,"CORE_0_AREA_DRAM0_0_RD_CLR_W",3120],[8,"CORE_0_AREA_DRAM0_0_WR_CLR_R",3120],[8,"CORE_0_AREA_DRAM0_0_WR_CLR_W",3120],[8,"CORE_0_AREA_DRAM0_1_RD_CLR_R",3120],[8,"CORE_0_AREA_DRAM0_1_RD_CLR_W",3120],[8,"CORE_0_AREA_DRAM0_1_WR_CLR_R",3120],[8,"CORE_0_AREA_DRAM0_1_WR_CLR_W",3120],[8,"CORE_0_AREA_PIF_0_RD_CLR_R",3120],[8,"CORE_0_AREA_PIF_0_RD_CLR_W",3120],[8,"CORE_0_AREA_PIF_0_WR_CLR_R",3120],[8,"CORE_0_AREA_PIF_0_WR_CLR_W",3120],[8,"CORE_0_AREA_PIF_1_RD_CLR_R",3120],[8,"CORE_0_AREA_PIF_1_RD_CLR_W",3120],[8,"CORE_0_AREA_PIF_1_WR_CLR_R",3120],[8,"CORE_0_AREA_PIF_1_WR_CLR_W",3120],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_R",3120],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_W",3120],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_R",3120],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_W",3120],[8,"CORE_0_SP_SPILL_MAX_CLR_R",3120],[8,"CORE_0_SP_SPILL_MAX_CLR_W",3120],[8,"CORE_0_SP_SPILL_MIN_CLR_R",3120],[8,"CORE_0_SP_SPILL_MIN_CLR_W",3120],[8,"W",3179],[8,"R",3179],[8,"CORE_0_AREA_DRAM0_0_RD_INTR_ENA_R",3179],[5,"CORE_0_INTR_ENA_SPEC",3179],[8,"CORE_0_AREA_DRAM0_0_RD_INTR_ENA_W",3179],[8,"CORE_0_AREA_DRAM0_0_WR_INTR_ENA_R",3179],[8,"CORE_0_AREA_DRAM0_0_WR_INTR_ENA_W",3179],[8,"CORE_0_AREA_DRAM0_1_RD_INTR_ENA_R",3179],[8,"CORE_0_AREA_DRAM0_1_RD_INTR_ENA_W",3179],[8,"CORE_0_AREA_DRAM0_1_WR_INTR_ENA_R",3179],[8,"CORE_0_AREA_DRAM0_1_WR_INTR_ENA_W",3179],[8,"CORE_0_AREA_PIF_0_RD_INTR_ENA_R",3179],[8,"CORE_0_AREA_PIF_0_RD_INTR_ENA_W",3179],[8,"CORE_0_AREA_PIF_0_WR_INTR_ENA_R",3179],[8,"CORE_0_AREA_PIF_0_WR_INTR_ENA_W",3179],[8,"CORE_0_AREA_PIF_1_RD_INTR_ENA_R",3179],[8,"CORE_0_AREA_PIF_1_RD_INTR_ENA_W",3179],[8,"CORE_0_AREA_PIF_1_WR_INTR_ENA_R",3179],[8,"CORE_0_AREA_PIF_1_WR_INTR_ENA_W",3179],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_R",3179],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_W",3179],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_R",3179],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_W",3179],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_R",3179],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_W",3179],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_R",3179],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_W",3179],[8,"R",3238],[8,"CORE_0_AREA_DRAM0_0_RD_RAW_R",3238],[8,"CORE_0_AREA_DRAM0_0_WR_RAW_R",3238],[8,"CORE_0_AREA_DRAM0_1_RD_RAW_R",3238],[8,"CORE_0_AREA_DRAM0_1_WR_RAW_R",3238],[8,"CORE_0_AREA_PIF_0_RD_RAW_R",3238],[8,"CORE_0_AREA_PIF_0_WR_RAW_R",3238],[8,"CORE_0_AREA_PIF_1_RD_RAW_R",3238],[8,"CORE_0_AREA_PIF_1_WR_RAW_R",3238],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_R",3238],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_R",3238],[8,"CORE_0_SP_SPILL_MAX_RAW_R",3238],[8,"CORE_0_SP_SPILL_MIN_RAW_R",3238],[8,"R",3271],[8,"CORE_0_IRAM0_RECORDING_ADDR_0_R",3271],[8,"CORE_0_IRAM0_RECORDING_LOADSTORE_0_R",3271],[8,"CORE_0_IRAM0_RECORDING_WR_0_R",3271],[8,"R",3286],[8,"CORE_0_IRAM0_RECORDING_ADDR_1_R",3286],[8,"CORE_0_IRAM0_RECORDING_LOADSTORE_1_R",3286],[8,"CORE_0_IRAM0_RECORDING_WR_1_R",3286],[8,"W",3301],[8,"R",3301],[8,"CORE_0_AREA_DRAM0_0_RD_ENA_R",3301],[5,"CORE_0_MONTR_ENA_SPEC",3301],[8,"CORE_0_AREA_DRAM0_0_RD_ENA_W",3301],[8,"CORE_0_AREA_DRAM0_0_WR_ENA_R",3301],[8,"CORE_0_AREA_DRAM0_0_WR_ENA_W",3301],[8,"CORE_0_AREA_DRAM0_1_RD_ENA_R",3301],[8,"CORE_0_AREA_DRAM0_1_RD_ENA_W",3301],[8,"CORE_0_AREA_DRAM0_1_WR_ENA_R",3301],[8,"CORE_0_AREA_DRAM0_1_WR_ENA_W",3301],[8,"CORE_0_AREA_PIF_0_RD_ENA_R",3301],[8,"CORE_0_AREA_PIF_0_RD_ENA_W",3301],[8,"CORE_0_AREA_PIF_0_WR_ENA_R",3301],[8,"CORE_0_AREA_PIF_0_WR_ENA_W",3301],[8,"CORE_0_AREA_PIF_1_RD_ENA_R",3301],[8,"CORE_0_AREA_PIF_1_RD_ENA_W",3301],[8,"CORE_0_AREA_PIF_1_WR_ENA_R",3301],[8,"CORE_0_AREA_PIF_1_WR_ENA_W",3301],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_R",3301],[8,"CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_W",3301],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_R",3301],[8,"CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_W",3301],[8,"CORE_0_SP_SPILL_MAX_ENA_R",3301],[8,"CORE_0_SP_SPILL_MAX_ENA_W",3301],[8,"CORE_0_SP_SPILL_MIN_ENA_R",3301],[8,"CORE_0_SP_SPILL_MIN_ENA_W",3301],[8,"W",3360],[8,"R",3360],[8,"CORE_0_RCD_PDEBUGEN_R",3360],[5,"CORE_0_RCD_EN_SPEC",3360],[8,"CORE_0_RCD_PDEBUGEN_W",3360],[8,"CORE_0_RCD_RECORDEN_R",3360],[8,"CORE_0_RCD_RECORDEN_W",3360],[8,"R",3379],[8,"CORE_0_RCD_PDEBUGPC_R",3379],[8,"R",3390],[8,"CORE_0_RCD_PDEBUGSP_R",3390],[8,"W",3401],[8,"R",3401],[8,"CORE_0_SP_MAX_R",3401],[5,"CORE_0_SP_MAX_SPEC",3401],[8,"CORE_0_SP_MAX_W",3401],[8,"W",3416],[8,"R",3416],[8,"CORE_0_SP_MIN_R",3416],[5,"CORE_0_SP_MIN_SPEC",3416],[8,"CORE_0_SP_MIN_W",3416],[8,"R",3431],[8,"CORE_0_SP_PC_R",3431],[8,"W",3442],[8,"R",3442],[8,"CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_R",3442],[5,"CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_SPEC",3442],[8,"CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_W",3442],[8,"W",3457],[8,"R",3457],[8,"CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_R",3457],[5,"CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_SPEC",3457],[8,"CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_W",3457],[8,"R",3472],[8,"ASSIST_DEBUG_DATE_R",3472],[8,"W",3472],[5,"DATE_SPEC",3472],[8,"ASSIST_DEBUG_DATE_W",3472],[8,"W",3487],[8,"R",3487],[8,"LOG_DATA_0_R",3487],[5,"LOG_DATA_0_SPEC",3487],[8,"LOG_DATA_0_W",3487],[8,"W",3502],[8,"R",3502],[8,"LOG_DATA_SIZE_R",3502],[5,"LOG_DATA_MASK_SPEC",3502],[8,"LOG_DATA_SIZE_W",3502],[8,"W",3517],[8,"R",3517],[8,"LOG_MAX_R",3517],[5,"LOG_MAX_SPEC",3517],[8,"LOG_MAX_W",3517],[8,"W",3532],[8,"R",3532],[8,"LOG_MEM_END_R",3532],[5,"LOG_MEM_END_SPEC",3532],[8,"LOG_MEM_END_W",3532],[8,"W",3547],[8,"R",3547],[8,"CLR_LOG_MEM_FULL_FLAG_R",3547],[5,"LOG_MEM_FULL_FLAG_SPEC",3547],[8,"CLR_LOG_MEM_FULL_FLAG_W",3547],[8,"LOG_MEM_FULL_FLAG_R",3547],[8,"W",3564],[8,"R",3564],[8,"LOG_MEM_START_R",3564],[5,"LOG_MEM_START_SPEC",3564],[8,"LOG_MEM_START_W",3564],[8,"R",3579],[8,"LOG_MEM_WRITING_ADDR_R",3579],[8,"W",3590],[8,"R",3590],[8,"LOG_MIN_R",3590],[5,"LOG_MIN_SPEC",3590],[8,"LOG_MIN_W",3590],[8,"W",3605],[8,"R",3605],[8,"LOG_ENA_R",3605],[5,"LOG_SETTING_SPEC",3605],[8,"LOG_ENA_W",3605],[8,"LOG_MEM_LOOP_ENABLE_R",3605],[8,"LOG_MEM_LOOP_ENABLE_W",3605],[8,"LOG_MODE_R",3605],[8,"LOG_MODE_W",3605],[8,"BBPD_CTRL",3628],[8,"W",3639],[8,"R",3639],[8,"DC_EST_FORCE_PD_R",3639],[5,"BBPD_CTRL_SPEC",3639],[8,"DC_EST_FORCE_PD_W",3639],[8,"DC_EST_FORCE_PU_R",3639],[8,"DC_EST_FORCE_PU_W",3639],[8,"FFT_FORCE_PD_R",3639],[8,"FFT_FORCE_PD_W",3639],[8,"FFT_FORCE_PU_R",3639],[8,"FFT_FORCE_PU_W",3639],[8,"AHB_TEST",3666],[8,"DATE",3666],[8,"IN_CONF0_CH",3666],[8,"IN_CONF1_CH0",3666],[8,"IN_CONF1_CH1",3666],[8,"IN_CONF1_CH2",3666],[8,"IN_DSCR_BF0_CH",3666],[8,"IN_DSCR_BF1_CH0",3666],[8,"IN_DSCR_BF1_CH1",3666],[8,"IN_DSCR_BF1_CH2",3666],[8,"IN_DSCR_CH0",3666],[8,"IN_DSCR_CH1",3666],[8,"IN_DSCR_CH2",3666],[8,"IN_ERR_EOF_DES_ADDR_CH0",3666],[8,"IN_ERR_EOF_DES_ADDR_CH1",3666],[8,"IN_ERR_EOF_DES_ADDR_CH2",3666],[8,"IN_LINK_CH",3666],[8,"IN_PERI_SEL_CH",3666],[8,"IN_POP_CH0",3666],[8,"IN_POP_CH1",3666],[8,"IN_POP_CH2",3666],[8,"IN_PRI_CH",3666],[8,"IN_STATE_CH0",3666],[8,"IN_STATE_CH1",3666],[8,"IN_STATE_CH2",3666],[8,"IN_SUC_EOF_DES_ADDR_CH0",3666],[8,"IN_SUC_EOF_DES_ADDR_CH1",3666],[8,"IN_SUC_EOF_DES_ADDR_CH2",3666],[8,"INFIFO_STATUS_CH0",3666],[8,"INFIFO_STATUS_CH1",3666],[8,"INFIFO_STATUS_CH2",3666],[8,"INT_CLR_CH",3666],[8,"INT_ENA_CH",3666],[8,"INT_RAW_CH",3666],[8,"INT_ST_CH0",3666],[8,"INT_ST_CH1",3666],[8,"INT_ST_CH2",3666],[8,"MISC_CONF",3666],[8,"OUT_CONF0_CH",3666],[8,"OUT_CONF1_CH",3666],[8,"OUT_DSCR_BF0_CH0",3666],[8,"OUT_DSCR_BF0_CH1",3666],[8,"OUT_DSCR_BF0_CH2",3666],[8,"OUT_DSCR_BF1_CH0",3666],[8,"OUT_DSCR_BF1_CH1",3666],[8,"OUT_DSCR_BF1_CH2",3666],[8,"OUT_DSCR_CH0",3666],[8,"OUT_DSCR_CH1",3666],[8,"OUT_DSCR_CH2",3666],[8,"OUT_EOF_BFR_DES_ADDR_CH0",3666],[8,"OUT_EOF_BFR_DES_ADDR_CH1",3666],[8,"OUT_EOF_BFR_DES_ADDR_CH2",3666],[8,"OUT_EOF_DES_ADDR_CH",3666],[8,"OUT_LINK_CH",3666],[8,"OUT_PERI_SEL_CH",3666],[8,"OUT_PRI_CH",3666],[8,"OUT_PUSH_CH0",3666],[8,"OUT_PUSH_CH1",3666],[8,"OUT_PUSH_CH2",3666],[8,"OUT_STATE_CH0",3666],[8,"OUT_STATE_CH1",3666],[8,"OUT_STATE_CH2",3666],[8,"OUTFIFO_STATUS_CH0",3666],[8,"OUTFIFO_STATUS_CH1",3666],[8,"OUTFIFO_STATUS_CH2",3666],[8,"R",3883],[8,"AHB_TESTADDR_R",3883],[8,"W",3883],[5,"AHB_TEST_SPEC",3883],[8,"AHB_TESTADDR_W",3883],[8,"AHB_TESTMODE_R",3883],[8,"AHB_TESTMODE_W",3883],[8,"W",3902],[8,"R",3902],[8,"DATE_R",3902],[5,"DATE_SPEC",3902],[8,"DATE_W",3902],[8,"W",3917],[8,"R",3917],[8,"IN_DATA_BURST_EN_R",3917],[5,"IN_CONF0_CH_SPEC",3917],[8,"IN_DATA_BURST_EN_W",3917],[8,"IN_LOOP_TEST_R",3917],[8,"IN_LOOP_TEST_W",3917],[8,"IN_RST_R",3917],[8,"IN_RST_W",3917],[8,"INDSCR_BURST_EN_R",3917],[8,"INDSCR_BURST_EN_W",3917],[8,"MEM_TRANS_EN_R",3917],[8,"MEM_TRANS_EN_W",3917],[8,"W",3948],[8,"R",3948],[8,"IN_CHECK_OWNER_R",3948],[5,"IN_CONF1_CH0_SPEC",3948],[8,"IN_CHECK_OWNER_W",3948],[8,"W",3963],[8,"R",3963],[8,"IN_CHECK_OWNER_R",3963],[5,"IN_CONF1_CH1_SPEC",3963],[8,"IN_CHECK_OWNER_W",3963],[8,"W",3978],[8,"R",3978],[8,"IN_CHECK_OWNER_R",3978],[5,"IN_CONF1_CH2_SPEC",3978],[8,"IN_CHECK_OWNER_W",3978],[8,"R",3993],[8,"INLINK_DSCR_BF0_R",3993],[8,"R",4004],[8,"INLINK_DSCR_BF1_R",4004],[8,"R",4015],[8,"INLINK_DSCR_BF1_R",4015],[8,"R",4026],[8,"INLINK_DSCR_BF1_R",4026],[8,"R",4037],[8,"INLINK_DSCR_R",4037],[8,"R",4048],[8,"INLINK_DSCR_R",4048],[8,"R",4059],[8,"INLINK_DSCR_R",4059],[8,"R",4070],[8,"IN_ERR_EOF_DES_ADDR_R",4070],[8,"R",4081],[8,"IN_ERR_EOF_DES_ADDR_R",4081],[8,"R",4092],[8,"IN_ERR_EOF_DES_ADDR_R",4092],[8,"W",4103],[8,"R",4103],[8,"INLINK_ADDR_R",4103],[5,"IN_LINK_CH_SPEC",4103],[8,"INLINK_ADDR_W",4103],[8,"INLINK_AUTO_RET_R",4103],[8,"INLINK_AUTO_RET_W",4103],[8,"INLINK_PARK_R",4103],[8,"INLINK_RESTART_R",4103],[8,"INLINK_RESTART_W",4103],[8,"INLINK_START_R",4103],[8,"INLINK_START_W",4103],[8,"INLINK_STOP_R",4103],[8,"INLINK_STOP_W",4103],[8,"W",4136],[8,"R",4136],[8,"PERI_IN_SEL_R",4136],[5,"IN_PERI_SEL_CH_SPEC",4136],[8,"PERI_IN_SEL_W",4136],[8,"W",4151],[8,"R",4151],[8,"INFIFO_POP_R",4151],[5,"IN_POP_CH0_SPEC",4151],[8,"INFIFO_POP_W",4151],[8,"INFIFO_RDATA_R",4151],[8,"W",4168],[8,"R",4168],[8,"INFIFO_POP_R",4168],[5,"IN_POP_CH1_SPEC",4168],[8,"INFIFO_POP_W",4168],[8,"INFIFO_RDATA_R",4168],[8,"W",4185],[8,"R",4185],[8,"INFIFO_POP_R",4185],[5,"IN_POP_CH2_SPEC",4185],[8,"INFIFO_POP_W",4185],[8,"INFIFO_RDATA_R",4185],[8,"W",4202],[8,"R",4202],[8,"RX_PRI_R",4202],[5,"IN_PRI_CH_SPEC",4202],[8,"RX_PRI_W",4202],[8,"R",4217],[8,"IN_DSCR_STATE_R",4217],[8,"IN_STATE_R",4217],[8,"INLINK_DSCR_ADDR_R",4217],[8,"R",4232],[8,"IN_DSCR_STATE_R",4232],[8,"IN_STATE_R",4232],[8,"INLINK_DSCR_ADDR_R",4232],[8,"R",4247],[8,"IN_DSCR_STATE_R",4247],[8,"IN_STATE_R",4247],[8,"INLINK_DSCR_ADDR_R",4247],[8,"R",4262],[8,"IN_SUC_EOF_DES_ADDR_R",4262],[8,"R",4273],[8,"IN_SUC_EOF_DES_ADDR_R",4273],[8,"R",4284],[8,"IN_SUC_EOF_DES_ADDR_R",4284],[8,"R",4295],[8,"IN_BUF_HUNGRY_R",4295],[8,"IN_REMAIN_UNDER_1B_R",4295],[8,"IN_REMAIN_UNDER_2B_R",4295],[8,"IN_REMAIN_UNDER_3B_R",4295],[8,"IN_REMAIN_UNDER_4B_R",4295],[8,"INFIFO_CNT_R",4295],[8,"INFIFO_EMPTY_R",4295],[8,"INFIFO_FULL_R",4295],[8,"R",4320],[8,"IN_BUF_HUNGRY_R",4320],[8,"IN_REMAIN_UNDER_1B_R",4320],[8,"IN_REMAIN_UNDER_2B_R",4320],[8,"IN_REMAIN_UNDER_3B_R",4320],[8,"IN_REMAIN_UNDER_4B_R",4320],[8,"INFIFO_CNT_R",4320],[8,"INFIFO_EMPTY_R",4320],[8,"INFIFO_FULL_R",4320],[8,"R",4345],[8,"IN_BUF_HUNGRY_R",4345],[8,"IN_REMAIN_UNDER_1B_R",4345],[8,"IN_REMAIN_UNDER_2B_R",4345],[8,"IN_REMAIN_UNDER_3B_R",4345],[8,"IN_REMAIN_UNDER_4B_R",4345],[8,"INFIFO_CNT_R",4345],[8,"INFIFO_EMPTY_R",4345],[8,"INFIFO_FULL_R",4345],[8,"W",4370],[5,"INT_CLR_CH_SPEC",4370],[8,"IN_DONE_W",4370],[8,"IN_DSCR_EMPTY_W",4370],[8,"IN_DSCR_ERR_W",4370],[8,"IN_ERR_EOF_W",4370],[8,"IN_SUC_EOF_W",4370],[8,"INFIFO_OVF_W",4370],[8,"INFIFO_UDF_W",4370],[8,"OUT_DONE_W",4370],[8,"OUT_DSCR_ERR_W",4370],[8,"OUT_EOF_W",4370],[8,"OUT_TOTAL_EOF_W",4370],[8,"OUTFIFO_OVF_W",4370],[8,"OUTFIFO_UDF_W",4370],[8,"W",4406],[8,"R",4406],[8,"IN_DONE_R",4406],[5,"INT_ENA_CH_SPEC",4406],[8,"IN_DONE_W",4406],[8,"IN_DSCR_EMPTY_R",4406],[8,"IN_DSCR_EMPTY_W",4406],[8,"IN_DSCR_ERR_R",4406],[8,"IN_DSCR_ERR_W",4406],[8,"IN_ERR_EOF_R",4406],[8,"IN_ERR_EOF_W",4406],[8,"IN_SUC_EOF_R",4406],[8,"IN_SUC_EOF_W",4406],[8,"INFIFO_OVF_R",4406],[8,"INFIFO_OVF_W",4406],[8,"INFIFO_UDF_R",4406],[8,"INFIFO_UDF_W",4406],[8,"OUT_DONE_R",4406],[8,"OUT_DONE_W",4406],[8,"OUT_DSCR_ERR_R",4406],[8,"OUT_DSCR_ERR_W",4406],[8,"OUT_EOF_R",4406],[8,"OUT_EOF_W",4406],[8,"OUT_TOTAL_EOF_R",4406],[8,"OUT_TOTAL_EOF_W",4406],[8,"OUTFIFO_OVF_R",4406],[8,"OUTFIFO_OVF_W",4406],[8,"OUTFIFO_UDF_R",4406],[8,"OUTFIFO_UDF_W",4406],[8,"W",4469],[8,"R",4469],[8,"IN_DONE_R",4469],[5,"INT_RAW_CH_SPEC",4469],[8,"IN_DONE_W",4469],[8,"IN_DSCR_EMPTY_R",4469],[8,"IN_DSCR_EMPTY_W",4469],[8,"IN_DSCR_ERR_R",4469],[8,"IN_DSCR_ERR_W",4469],[8,"IN_ERR_EOF_R",4469],[8,"IN_ERR_EOF_W",4469],[8,"IN_SUC_EOF_R",4469],[8,"IN_SUC_EOF_W",4469],[8,"INFIFO_OVF_R",4469],[8,"INFIFO_OVF_W",4469],[8,"INFIFO_UDF_R",4469],[8,"INFIFO_UDF_W",4469],[8,"OUT_DONE_R",4469],[8,"OUT_DONE_W",4469],[8,"OUT_DSCR_ERR_R",4469],[8,"OUT_DSCR_ERR_W",4469],[8,"OUT_EOF_R",4469],[8,"OUT_EOF_W",4469],[8,"OUT_TOTAL_EOF_R",4469],[8,"OUT_TOTAL_EOF_W",4469],[8,"OUTFIFO_OVF_R",4469],[8,"OUTFIFO_OVF_W",4469],[8,"OUTFIFO_UDF_R",4469],[8,"OUTFIFO_UDF_W",4469],[8,"R",4532],[8,"IN_DONE_R",4532],[8,"IN_DSCR_EMPTY_R",4532],[8,"IN_DSCR_ERR_R",4532],[8,"IN_ERR_EOF_R",4532],[8,"IN_SUC_EOF_R",4532],[8,"INFIFO_OVF_R",4532],[8,"INFIFO_UDF_R",4532],[8,"OUT_DONE_R",4532],[8,"OUT_DSCR_ERR_R",4532],[8,"OUT_EOF_R",4532],[8,"OUT_TOTAL_EOF_R",4532],[8,"OUTFIFO_OVF_R",4532],[8,"OUTFIFO_UDF_R",4532],[8,"R",4567],[8,"IN_DONE_R",4567],[8,"IN_DSCR_EMPTY_R",4567],[8,"IN_DSCR_ERR_R",4567],[8,"IN_ERR_EOF_R",4567],[8,"IN_SUC_EOF_R",4567],[8,"INFIFO_OVF_R",4567],[8,"INFIFO_UDF_R",4567],[8,"OUT_DONE_R",4567],[8,"OUT_DSCR_ERR_R",4567],[8,"OUT_EOF_R",4567],[8,"OUT_TOTAL_EOF_R",4567],[8,"OUTFIFO_OVF_R",4567],[8,"OUTFIFO_UDF_R",4567],[8,"R",4602],[8,"IN_DONE_R",4602],[8,"IN_DSCR_EMPTY_R",4602],[8,"IN_DSCR_ERR_R",4602],[8,"IN_ERR_EOF_R",4602],[8,"IN_SUC_EOF_R",4602],[8,"INFIFO_OVF_R",4602],[8,"INFIFO_UDF_R",4602],[8,"OUT_DONE_R",4602],[8,"OUT_DSCR_ERR_R",4602],[8,"OUT_EOF_R",4602],[8,"OUT_TOTAL_EOF_R",4602],[8,"OUTFIFO_OVF_R",4602],[8,"OUTFIFO_UDF_R",4602],[8,"R",4637],[8,"AHBM_RST_INTER_R",4637],[8,"W",4637],[5,"MISC_CONF_SPEC",4637],[8,"AHBM_RST_INTER_W",4637],[8,"ARB_PRI_DIS_R",4637],[8,"ARB_PRI_DIS_W",4637],[8,"CLK_EN_R",4637],[8,"CLK_EN_W",4637],[8,"W",4660],[8,"R",4660],[8,"OUT_AUTO_WRBACK_R",4660],[5,"OUT_CONF0_CH_SPEC",4660],[8,"OUT_AUTO_WRBACK_W",4660],[8,"OUT_DATA_BURST_EN_R",4660],[8,"OUT_DATA_BURST_EN_W",4660],[8,"OUT_EOF_MODE_R",4660],[8,"OUT_EOF_MODE_W",4660],[8,"OUT_LOOP_TEST_R",4660],[8,"OUT_LOOP_TEST_W",4660],[8,"OUT_RST_R",4660],[8,"OUT_RST_W",4660],[8,"OUTDSCR_BURST_EN_R",4660],[8,"OUTDSCR_BURST_EN_W",4660],[8,"W",4695],[8,"R",4695],[8,"OUT_CHECK_OWNER_R",4695],[5,"OUT_CONF1_CH_SPEC",4695],[8,"OUT_CHECK_OWNER_W",4695],[8,"R",4710],[8,"OUTLINK_DSCR_BF0_R",4710],[8,"R",4721],[8,"OUTLINK_DSCR_BF0_R",4721],[8,"R",4732],[8,"OUTLINK_DSCR_BF0_R",4732],[8,"R",4743],[8,"OUTLINK_DSCR_BF1_R",4743],[8,"R",4754],[8,"OUTLINK_DSCR_BF1_R",4754],[8,"R",4765],[8,"OUTLINK_DSCR_BF1_R",4765],[8,"R",4776],[8,"OUTLINK_DSCR_R",4776],[8,"R",4787],[8,"OUTLINK_DSCR_R",4787],[8,"R",4798],[8,"OUTLINK_DSCR_R",4798],[8,"R",4809],[8,"OUT_EOF_BFR_DES_ADDR_R",4809],[8,"R",4820],[8,"OUT_EOF_BFR_DES_ADDR_R",4820],[8,"R",4831],[8,"OUT_EOF_BFR_DES_ADDR_R",4831],[8,"R",4842],[8,"OUT_EOF_DES_ADDR_R",4842],[8,"W",4853],[8,"R",4853],[8,"OUTLINK_ADDR_R",4853],[5,"OUT_LINK_CH_SPEC",4853],[8,"OUTLINK_ADDR_W",4853],[8,"OUTLINK_PARK_R",4853],[8,"OUTLINK_RESTART_R",4853],[8,"OUTLINK_RESTART_W",4853],[8,"OUTLINK_START_R",4853],[8,"OUTLINK_START_W",4853],[8,"OUTLINK_STOP_R",4853],[8,"OUTLINK_STOP_W",4853],[8,"W",4882],[8,"R",4882],[8,"PERI_OUT_SEL_R",4882],[5,"OUT_PERI_SEL_CH_SPEC",4882],[8,"PERI_OUT_SEL_W",4882],[8,"W",4897],[8,"R",4897],[8,"TX_PRI_R",4897],[5,"OUT_PRI_CH_SPEC",4897],[8,"TX_PRI_W",4897],[8,"W",4912],[8,"R",4912],[8,"OUTFIFO_PUSH_R",4912],[5,"OUT_PUSH_CH0_SPEC",4912],[8,"OUTFIFO_PUSH_W",4912],[8,"OUTFIFO_WDATA_R",4912],[8,"OUTFIFO_WDATA_W",4912],[8,"W",4931],[8,"R",4931],[8,"OUTFIFO_PUSH_R",4931],[5,"OUT_PUSH_CH1_SPEC",4931],[8,"OUTFIFO_PUSH_W",4931],[8,"OUTFIFO_WDATA_R",4931],[8,"OUTFIFO_WDATA_W",4931],[8,"W",4950],[8,"R",4950],[8,"OUTFIFO_PUSH_R",4950],[5,"OUT_PUSH_CH2_SPEC",4950],[8,"OUTFIFO_PUSH_W",4950],[8,"OUTFIFO_WDATA_R",4950],[8,"OUTFIFO_WDATA_W",4950],[8,"R",4969],[8,"OUT_DSCR_STATE_R",4969],[8,"OUT_STATE_R",4969],[8,"OUTLINK_DSCR_ADDR_R",4969],[8,"R",4984],[8,"OUT_DSCR_STATE_R",4984],[8,"OUT_STATE_R",4984],[8,"OUTLINK_DSCR_ADDR_R",4984],[8,"R",4999],[8,"OUT_DSCR_STATE_R",4999],[8,"OUT_STATE_R",4999],[8,"OUTLINK_DSCR_ADDR_R",4999],[8,"R",5014],[8,"OUT_REMAIN_UNDER_1B_R",5014],[8,"OUT_REMAIN_UNDER_2B_R",5014],[8,"OUT_REMAIN_UNDER_3B_R",5014],[8,"OUT_REMAIN_UNDER_4B_R",5014],[8,"OUTFIFO_CNT_R",5014],[8,"OUTFIFO_EMPTY_R",5014],[8,"OUTFIFO_FULL_R",5014],[8,"R",5037],[8,"OUT_REMAIN_UNDER_1B_R",5037],[8,"OUT_REMAIN_UNDER_2B_R",5037],[8,"OUT_REMAIN_UNDER_3B_R",5037],[8,"OUT_REMAIN_UNDER_4B_R",5037],[8,"OUTFIFO_CNT_R",5037],[8,"OUTFIFO_EMPTY_R",5037],[8,"OUTFIFO_FULL_R",5037],[8,"R",5060],[8,"OUT_REMAIN_UNDER_1B_R",5060],[8,"OUT_REMAIN_UNDER_2B_R",5060],[8,"OUT_REMAIN_UNDER_3B_R",5060],[8,"OUT_REMAIN_UNDER_4B_R",5060],[8,"OUTFIFO_CNT_R",5060],[8,"OUTFIFO_EMPTY_R",5060],[8,"OUTFIFO_FULL_R",5060],[8,"BOX_MEM",5083],[8,"DATE",5083],[8,"M_MEM",5083],[8,"QUERY_BUSY",5083],[8,"QUERY_CHECK",5083],[8,"QUERY_KEY_WRONG",5083],[8,"RB_MEM",5083],[8,"SET_CONTINUE",5083],[8,"SET_FINISH",5083],[8,"SET_START",5083],[8,"X_MEM",5083],[8,"Y_MEM",5083],[8,"Z_MEM",5083],[8,"W",5136],[8,"W",5147],[8,"R",5147],[8,"DATE_R",5147],[5,"DATE_SPEC",5147],[8,"DATE_W",5147],[8,"W",5162],[8,"R",5173],[8,"QUERY_BUSY_R",5173],[8,"R",5184],[8,"MD_ERROR_R",5184],[8,"PADDING_BAD_R",5184],[8,"R",5197],[8,"QUERY_KEY_WRONG_R",5197],[8,"W",5208],[8,"W",5219],[5,"SET_CONTINUE_SPEC",5219],[8,"SET_CONTINUE_W",5219],[8,"W",5231],[5,"SET_FINISH_SPEC",5231],[8,"SET_FINISH_W",5231],[8,"W",5243],[5,"SET_START_SPEC",5243],[8,"SET_START_W",5243],[8,"W",5255],[8,"W",5266],[8,"W",5277],[8,"CLK",5288],[8,"CMD",5288],[8,"CONF",5288],[8,"DAC_CONF",5288],[8,"DATE",5288],[8,"INT_CLR",5288],[8,"INT_ENA",5288],[8,"INT_RAW",5288],[8,"INT_ST",5288],[8,"PGM_CHECK_VALUE0",5288],[8,"PGM_CHECK_VALUE1",5288],[8,"PGM_CHECK_VALUE2",5288],[8,"PGM_DATA0",5288],[8,"PGM_DATA1",5288],[8,"PGM_DATA2",5288],[8,"PGM_DATA3",5288],[8,"PGM_DATA4",5288],[8,"PGM_DATA5",5288],[8,"PGM_DATA6",5288],[8,"PGM_DATA7",5288],[8,"RD_KEY0_DATA0",5288],[8,"RD_KEY0_DATA1",5288],[8,"RD_KEY0_DATA2",5288],[8,"RD_KEY0_DATA3",5288],[8,"RD_KEY0_DATA4",5288],[8,"RD_KEY0_DATA5",5288],[8,"RD_KEY0_DATA6",5288],[8,"RD_KEY0_DATA7",5288],[8,"RD_KEY1_DATA0",5288],[8,"RD_KEY1_DATA1",5288],[8,"RD_KEY1_DATA2",5288],[8,"RD_KEY1_DATA3",5288],[8,"RD_KEY1_DATA4",5288],[8,"RD_KEY1_DATA5",5288],[8,"RD_KEY1_DATA6",5288],[8,"RD_KEY1_DATA7",5288],[8,"RD_KEY2_DATA0",5288],[8,"RD_KEY2_DATA1",5288],[8,"RD_KEY2_DATA2",5288],[8,"RD_KEY2_DATA3",5288],[8,"RD_KEY2_DATA4",5288],[8,"RD_KEY2_DATA5",5288],[8,"RD_KEY2_DATA6",5288],[8,"RD_KEY2_DATA7",5288],[8,"RD_KEY3_DATA0",5288],[8,"RD_KEY3_DATA1",5288],[8,"RD_KEY3_DATA2",5288],[8,"RD_KEY3_DATA3",5288],[8,"RD_KEY3_DATA4",5288],[8,"RD_KEY3_DATA5",5288],[8,"RD_KEY3_DATA6",5288],[8,"RD_KEY3_DATA7",5288],[8,"RD_KEY4_DATA0",5288],[8,"RD_KEY4_DATA1",5288],[8,"RD_KEY4_DATA2",5288],[8,"RD_KEY4_DATA3",5288],[8,"RD_KEY4_DATA4",5288],[8,"RD_KEY4_DATA5",5288],[8,"RD_KEY4_DATA6",5288],[8,"RD_KEY4_DATA7",5288],[8,"RD_KEY5_DATA0",5288],[8,"RD_KEY5_DATA1",5288],[8,"RD_KEY5_DATA2",5288],[8,"RD_KEY5_DATA3",5288],[8,"RD_KEY5_DATA4",5288],[8,"RD_KEY5_DATA5",5288],[8,"RD_KEY5_DATA6",5288],[8,"RD_KEY5_DATA7",5288],[8,"RD_MAC_SPI_SYS_0",5288],[8,"RD_MAC_SPI_SYS_1",5288],[8,"RD_MAC_SPI_SYS_2",5288],[8,"RD_MAC_SPI_SYS_3",5288],[8,"RD_MAC_SPI_SYS_4",5288],[8,"RD_MAC_SPI_SYS_5",5288],[8,"RD_REPEAT_DATA0",5288],[8,"RD_REPEAT_DATA1",5288],[8,"RD_REPEAT_DATA2",5288],[8,"RD_REPEAT_DATA3",5288],[8,"RD_REPEAT_DATA4",5288],[8,"RD_REPEAT_ERR0",5288],[8,"RD_REPEAT_ERR1",5288],[8,"RD_REPEAT_ERR2",5288],[8,"RD_REPEAT_ERR3",5288],[8,"RD_REPEAT_ERR4",5288],[8,"RD_RS_ERR0",5288],[8,"RD_RS_ERR1",5288],[8,"RD_SYS_PART1_DATA0",5288],[8,"RD_SYS_PART1_DATA1",5288],[8,"RD_SYS_PART1_DATA2",5288],[8,"RD_SYS_PART1_DATA3",5288],[8,"RD_SYS_PART1_DATA4",5288],[8,"RD_SYS_PART1_DATA5",5288],[8,"RD_SYS_PART1_DATA6",5288],[8,"RD_SYS_PART1_DATA7",5288],[8,"RD_SYS_PART2_DATA0",5288],[8,"RD_SYS_PART2_DATA1",5288],[8,"RD_SYS_PART2_DATA2",5288],[8,"RD_SYS_PART2_DATA3",5288],[8,"RD_SYS_PART2_DATA4",5288],[8,"RD_SYS_PART2_DATA5",5288],[8,"RD_SYS_PART2_DATA6",5288],[8,"RD_SYS_PART2_DATA7",5288],[8,"RD_TIM_CONF",5288],[8,"RD_USR_DATA0",5288],[8,"RD_USR_DATA1",5288],[8,"RD_USR_DATA2",5288],[8,"RD_USR_DATA3",5288],[8,"RD_USR_DATA4",5288],[8,"RD_USR_DATA5",5288],[8,"RD_USR_DATA6",5288],[8,"RD_USR_DATA7",5288],[8,"RD_WR_DIS",5288],[8,"STATUS",5288],[8,"WR_TIM_CONF1",5288],[8,"WR_TIM_CONF2",5288],[8,"W",5641],[8,"R",5641],[8,"EFUSE_MEM_FORCE_PD_R",5641],[5,"CLK_SPEC",5641],[8,"EFUSE_MEM_FORCE_PD_W",5641],[8,"EFUSE_MEM_FORCE_PU_R",5641],[8,"EFUSE_MEM_FORCE_PU_W",5641],[8,"EN_R",5641],[8,"EN_W",5641],[8,"MEM_CLK_FORCE_ON_R",5641],[8,"MEM_CLK_FORCE_ON_W",5641],[8,"W",5668],[8,"R",5668],[8,"BLK_NUM_R",5668],[5,"CMD_SPEC",5668],[8,"BLK_NUM_W",5668],[8,"PGM_CMD_R",5668],[8,"PGM_CMD_W",5668],[8,"READ_CMD_R",5668],[8,"READ_CMD_W",5668],[8,"W",5691],[8,"R",5691],[8,"OP_CODE_R",5691],[5,"CONF_SPEC",5691],[8,"OP_CODE_W",5691],[8,"W",5706],[8,"R",5706],[8,"DAC_CLK_DIV_R",5706],[5,"DAC_CONF_SPEC",5706],[8,"DAC_CLK_DIV_W",5706],[8,"DAC_CLK_PAD_SEL_R",5706],[8,"DAC_CLK_PAD_SEL_W",5706],[8,"DAC_NUM_R",5706],[8,"DAC_NUM_W",5706],[8,"OE_CLR_R",5706],[8,"OE_CLR_W",5706],[8,"W",5733],[8,"R",5733],[8,"DATE_R",5733],[5,"DATE_SPEC",5733],[8,"DATE_W",5733],[8,"W",5748],[5,"INT_CLR_SPEC",5748],[8,"PGM_DONE_INT_CLR_W",5748],[8,"READ_DONE_INT_CLR_W",5748],[8,"W",5762],[8,"R",5762],[8,"PGM_DONE_INT_ENA_R",5762],[5,"INT_ENA_SPEC",5762],[8,"PGM_DONE_INT_ENA_W",5762],[8,"READ_DONE_INT_ENA_R",5762],[8,"READ_DONE_INT_ENA_W",5762],[8,"W",5781],[8,"R",5781],[8,"PGM_DONE_INT_RAW_R",5781],[5,"INT_RAW_SPEC",5781],[8,"PGM_DONE_INT_RAW_W",5781],[8,"READ_DONE_INT_RAW_R",5781],[8,"READ_DONE_INT_RAW_W",5781],[8,"R",5800],[8,"PGM_DONE_INT_ST_R",5800],[8,"READ_DONE_INT_ST_R",5800],[8,"W",5813],[8,"R",5813],[8,"PGM_RS_DATA_0_R",5813],[5,"PGM_CHECK_VALUE0_SPEC",5813],[8,"PGM_RS_DATA_0_W",5813],[8,"W",5828],[8,"R",5828],[8,"PGM_RS_DATA_1_R",5828],[5,"PGM_CHECK_VALUE1_SPEC",5828],[8,"PGM_RS_DATA_1_W",5828],[8,"W",5843],[8,"R",5843],[8,"PGM_RS_DATA_2_R",5843],[5,"PGM_CHECK_VALUE2_SPEC",5843],[8,"PGM_RS_DATA_2_W",5843],[8,"W",5858],[8,"R",5858],[8,"PGM_DATA_0_R",5858],[5,"PGM_DATA0_SPEC",5858],[8,"PGM_DATA_0_W",5858],[8,"W",5873],[8,"R",5873],[8,"PGM_DATA_1_R",5873],[5,"PGM_DATA1_SPEC",5873],[8,"PGM_DATA_1_W",5873],[8,"W",5888],[8,"R",5888],[8,"PGM_DATA_2_R",5888],[5,"PGM_DATA2_SPEC",5888],[8,"PGM_DATA_2_W",5888],[8,"W",5903],[8,"R",5903],[8,"PGM_DATA_3_R",5903],[5,"PGM_DATA3_SPEC",5903],[8,"PGM_DATA_3_W",5903],[8,"W",5918],[8,"R",5918],[8,"PGM_DATA_4_R",5918],[5,"PGM_DATA4_SPEC",5918],[8,"PGM_DATA_4_W",5918],[8,"W",5933],[8,"R",5933],[8,"PGM_DATA_5_R",5933],[5,"PGM_DATA5_SPEC",5933],[8,"PGM_DATA_5_W",5933],[8,"W",5948],[8,"R",5948],[8,"PGM_DATA_6_R",5948],[5,"PGM_DATA6_SPEC",5948],[8,"PGM_DATA_6_W",5948],[8,"W",5963],[8,"R",5963],[8,"PGM_DATA_7_R",5963],[5,"PGM_DATA7_SPEC",5963],[8,"PGM_DATA_7_W",5963],[8,"R",5978],[8,"KEY0_DATA0_R",5978],[8,"R",5989],[8,"KEY0_DATA1_R",5989],[8,"R",6000],[8,"KEY0_DATA2_R",6000],[8,"R",6011],[8,"KEY0_DATA3_R",6011],[8,"R",6022],[8,"KEY0_DATA4_R",6022],[8,"R",6033],[8,"KEY0_DATA5_R",6033],[8,"R",6044],[8,"KEY0_DATA6_R",6044],[8,"R",6055],[8,"KEY0_DATA7_R",6055],[8,"R",6066],[8,"KEY1_DATA0_R",6066],[8,"R",6077],[8,"KEY1_DATA1_R",6077],[8,"R",6088],[8,"KEY1_DATA2_R",6088],[8,"R",6099],[8,"KEY1_DATA3_R",6099],[8,"R",6110],[8,"KEY1_DATA4_R",6110],[8,"R",6121],[8,"KEY1_DATA5_R",6121],[8,"R",6132],[8,"KEY1_DATA6_R",6132],[8,"R",6143],[8,"KEY1_DATA7_R",6143],[8,"R",6154],[8,"KEY2_DATA0_R",6154],[8,"R",6165],[8,"KEY2_DATA1_R",6165],[8,"R",6176],[8,"KEY2_DATA2_R",6176],[8,"R",6187],[8,"KEY2_DATA3_R",6187],[8,"R",6198],[8,"KEY2_DATA4_R",6198],[8,"R",6209],[8,"KEY2_DATA5_R",6209],[8,"R",6220],[8,"KEY2_DATA6_R",6220],[8,"R",6231],[8,"KEY2_DATA7_R",6231],[8,"R",6242],[8,"KEY3_DATA0_R",6242],[8,"R",6253],[8,"KEY3_DATA1_R",6253],[8,"R",6264],[8,"KEY3_DATA2_R",6264],[8,"R",6275],[8,"KEY3_DATA3_R",6275],[8,"R",6286],[8,"KEY3_DATA4_R",6286],[8,"R",6297],[8,"KEY3_DATA5_R",6297],[8,"R",6308],[8,"KEY3_DATA6_R",6308],[8,"R",6319],[8,"KEY3_DATA7_R",6319],[8,"R",6330],[8,"KEY4_DATA0_R",6330],[8,"R",6341],[8,"KEY4_DATA1_R",6341],[8,"R",6352],[8,"KEY4_DATA2_R",6352],[8,"R",6363],[8,"KEY4_DATA3_R",6363],[8,"R",6374],[8,"KEY4_DATA4_R",6374],[8,"R",6385],[8,"KEY4_DATA5_R",6385],[8,"R",6396],[8,"KEY4_DATA6_R",6396],[8,"R",6407],[8,"KEY4_DATA7_R",6407],[8,"R",6418],[8,"KEY5_DATA0_R",6418],[8,"R",6429],[8,"KEY5_DATA1_R",6429],[8,"R",6440],[8,"KEY5_DATA2_R",6440],[8,"R",6451],[8,"KEY5_DATA3_R",6451],[8,"R",6462],[8,"KEY5_DATA4_R",6462],[8,"R",6473],[8,"KEY5_DATA5_R",6473],[8,"R",6484],[8,"KEY5_DATA6_R",6484],[8,"R",6495],[8,"KEY5_DATA7_R",6495],[8,"R",6506],[8,"MAC_0_R",6506],[8,"R",6517],[8,"MAC_1_R",6517],[8,"SPI_PAD_CONF_0_R",6517],[8,"R",6530],[8,"SPI_PAD_CONF_1_R",6530],[8,"R",6541],[8,"SPI_PAD_CONF_2_R",6541],[8,"SYS_DATA_PART0_0_R",6541],[8,"R",6554],[8,"SYS_DATA_PART0_1_R",6554],[8,"R",6565],[8,"SYS_DATA_PART0_2_R",6565],[8,"R",6576],[8,"BTLC_GPIO_ENABLE_R",6576],[8,"DIS_CAN_R",6576],[8,"DIS_DOWNLOAD_ICACHE_R",6576],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_R",6576],[8,"DIS_FORCE_DOWNLOAD_R",6576],[8,"DIS_ICACHE_R",6576],[8,"DIS_PAD_JTAG_R",6576],[8,"DIS_RTC_RAM_BOOT_R",6576],[8,"DIS_USB_DEVICE_R",6576],[8,"DIS_USB_JTAG_R",6576],[8,"JTAG_SEL_ENABLE_R",6576],[8,"POWER_GLITCH_DSENSE_R",6576],[8,"POWERGLITCH_EN_R",6576],[8,"RD_DIS_R",6576],[8,"RPT4_RESERVED6_R",6576],[8,"SOFT_DIS_JTAG_R",6576],[8,"USB_DREFH_R",6576],[8,"USB_DREFL_R",6576],[8,"USB_EXCHG_PINS_R",6576],[8,"VDD_SPI_AS_GPIO_R",6576],[8,"R",6625],[8,"KEY_PURPOSE_0_R",6625],[8,"KEY_PURPOSE_1_R",6625],[8,"RPT4_RESERVED2_R",6625],[8,"SECURE_BOOT_KEY_REVOKE0_R",6625],[8,"SECURE_BOOT_KEY_REVOKE1_R",6625],[8,"SECURE_BOOT_KEY_REVOKE2_R",6625],[8,"SPI_BOOT_CRYPT_CNT_R",6625],[8,"WDT_DELAY_SEL_R",6625],[8,"R",6650],[8,"FLASH_TPUW_R",6650],[8,"KEY_PURPOSE_2_R",6650],[8,"KEY_PURPOSE_3_R",6650],[8,"KEY_PURPOSE_4_R",6650],[8,"KEY_PURPOSE_5_R",6650],[8,"RPT4_RESERVED0_R",6650],[8,"RPT4_RESERVED3_R",6650],[8,"SECURE_BOOT_AGGRESSIVE_REVOKE_R",6650],[8,"SECURE_BOOT_EN_R",6650],[8,"R",6677],[8,"DIS_DOWNLOAD_MODE_R",6677],[8,"DIS_LEGACY_SPI_BOOT_R",6677],[8,"DIS_USB_DOWNLOAD_MODE_R",6677],[8,"ENABLE_SECURITY_DOWNLOAD_R",6677],[8,"FLASH_ECC_EN_R",6677],[8,"FLASH_ECC_MODE_R",6677],[8,"FLASH_PAGE_SIZE_R",6677],[8,"FLASH_TYPE_R",6677],[8,"FORCE_SEND_RESUME_R",6677],[8,"PIN_POWER_SELECTION_R",6677],[8,"RPT4_RESERVED1_R",6677],[8,"SECURE_VERSION_R",6677],[8,"UART_PRINT_CHANNEL_R",6677],[8,"UART_PRINT_CONTROL_R",6677],[8,"R",6714],[8,"RPT4_RESERVED4_R",6714],[8,"R",6725],[8,"BTLC_GPIO_ENABLE_ERR_R",6725],[8,"DIS_CAN_ERR_R",6725],[8,"DIS_DOWNLOAD_ICACHE_ERR_R",6725],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R",6725],[8,"DIS_FORCE_DOWNLOAD_ERR_R",6725],[8,"DIS_ICACHE_ERR_R",6725],[8,"DIS_PAD_JTAG_ERR_R",6725],[8,"DIS_RTC_RAM_BOOT_ERR_R",6725],[8,"DIS_USB_DEVICE_ERR_R",6725],[8,"DIS_USB_JTAG_ERR_R",6725],[8,"JTAG_SEL_ENABLE_ERR_R",6725],[8,"POWER_GLITCH_DSENSE_ERR_R",6725],[8,"POWERGLITCH_EN_ERR_R",6725],[8,"RD_DIS_ERR_R",6725],[8,"RPT4_RESERVED6_ERR_R",6725],[8,"SOFT_DIS_JTAG_ERR_R",6725],[8,"USB_DREFH_ERR_R",6725],[8,"USB_DREFL_ERR_R",6725],[8,"USB_EXCHG_PINS_ERR_R",6725],[8,"VDD_SPI_AS_GPIO_ERR_R",6725],[8,"R",6774],[8,"KEY_PURPOSE_0_ERR_R",6774],[8,"KEY_PURPOSE_1_ERR_R",6774],[8,"RPT4_RESERVED2_ERR_R",6774],[8,"SECURE_BOOT_KEY_REVOKE0_ERR_R",6774],[8,"SECURE_BOOT_KEY_REVOKE1_ERR_R",6774],[8,"SECURE_BOOT_KEY_REVOKE2_ERR_R",6774],[8,"SPI_BOOT_CRYPT_CNT_ERR_R",6774],[8,"WDT_DELAY_SEL_ERR_R",6774],[8,"R",6799],[8,"FLASH_TPUW_ERR_R",6799],[8,"KEY_PURPOSE_2_ERR_R",6799],[8,"KEY_PURPOSE_3_ERR_R",6799],[8,"KEY_PURPOSE_4_ERR_R",6799],[8,"KEY_PURPOSE_5_ERR_R",6799],[8,"RPT4_RESERVED0_ERR_R",6799],[8,"RPT4_RESERVED3_ERR_R",6799],[8,"SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_R",6799],[8,"SECURE_BOOT_EN_ERR_R",6799],[8,"R",6826],[8,"DIS_DOWNLOAD_MODE_ERR_R",6826],[8,"DIS_LEGACY_SPI_BOOT_ERR_R",6826],[8,"DIS_USB_DOWNLOAD_MODE_ERR_R",6826],[8,"ENABLE_SECURITY_DOWNLOAD_ERR_R",6826],[8,"FLASH_ECC_EN_ERR_R",6826],[8,"FLASH_ECC_MODE_ERR_R",6826],[8,"FLASH_PAGE_SIZE_ERR_R",6826],[8,"FLASH_TYPE_ERR_R",6826],[8,"FORCE_SEND_RESUME_ERR_R",6826],[8,"PIN_POWER_SELECTION_ERR_R",6826],[8,"RPT4_RESERVED1_ERR_R",6826],[8,"SECURE_VERSION_ERR_R",6826],[8,"UART_PRINT_CHANNEL_ERR_R",6826],[8,"UART_PRINT_CONTROL_ERR_R",6826],[8,"R",6863],[8,"RPT4_RESERVED4_ERR_R",6863],[8,"R",6874],[8,"KEY0_ERR_NUM_R",6874],[8,"KEY0_FAIL_R",6874],[8,"KEY1_ERR_NUM_R",6874],[8,"KEY1_FAIL_R",6874],[8,"KEY2_ERR_NUM_R",6874],[8,"KEY2_FAIL_R",6874],[8,"KEY3_ERR_NUM_R",6874],[8,"KEY3_FAIL_R",6874],[8,"KEY4_ERR_NUM_R",6874],[8,"KEY4_FAIL_R",6874],[8,"MAC_SPI_8M_ERR_NUM_R",6874],[8,"MAC_SPI_8M_FAIL_R",6874],[8,"SYS_PART1_FAIL_R",6874],[8,"SYS_PART1_NUM_R",6874],[8,"USR_DATA_ERR_NUM_R",6874],[8,"USR_DATA_FAIL_R",6874],[8,"R",6915],[8,"KEY5_ERR_NUM_R",6915],[8,"KEY5_FAIL_R",6915],[8,"SYS_PART2_ERR_NUM_R",6915],[8,"SYS_PART2_FAIL_R",6915],[8,"R",6932],[8,"SYS_DATA_PART1_0_R",6932],[8,"R",6943],[8,"SYS_DATA_PART1_1_R",6943],[8,"R",6954],[8,"SYS_DATA_PART1_2_R",6954],[8,"R",6965],[8,"SYS_DATA_PART1_3_R",6965],[8,"R",6976],[8,"SYS_DATA_PART1_4_R",6976],[8,"R",6987],[8,"SYS_DATA_PART1_5_R",6987],[8,"R",6998],[8,"SYS_DATA_PART1_6_R",6998],[8,"R",7009],[8,"SYS_DATA_PART1_7_R",7009],[8,"R",7020],[8,"SYS_DATA_PART2_0_R",7020],[8,"R",7031],[8,"SYS_DATA_PART2_1_R",7031],[8,"R",7042],[8,"SYS_DATA_PART2_2_R",7042],[8,"R",7053],[8,"SYS_DATA_PART2_3_R",7053],[8,"R",7064],[8,"SYS_DATA_PART2_4_R",7064],[8,"R",7075],[8,"SYS_DATA_PART2_5_R",7075],[8,"R",7086],[8,"SYS_DATA_PART2_6_R",7086],[8,"R",7097],[8,"SYS_DATA_PART2_7_R",7097],[8,"W",7108],[8,"R",7108],[8,"READ_INIT_NUM_R",7108],[5,"RD_TIM_CONF_SPEC",7108],[8,"READ_INIT_NUM_W",7108],[8,"R",7123],[8,"USR_DATA0_R",7123],[8,"R",7134],[8,"USR_DATA1_R",7134],[8,"R",7145],[8,"USR_DATA2_R",7145],[8,"R",7156],[8,"USR_DATA3_R",7156],[8,"R",7167],[8,"USR_DATA4_R",7167],[8,"R",7178],[8,"USR_DATA5_R",7178],[8,"R",7189],[8,"USR_DATA6_R",7189],[8,"R",7200],[8,"USR_DATA7_R",7200],[8,"R",7211],[8,"WR_DIS_R",7211],[8,"R",7222],[8,"OTP_CSB_SW_R",7222],[8,"OTP_LOAD_SW_R",7222],[8,"OTP_PGENB_SW_R",7222],[8,"OTP_STROBE_SW_R",7222],[8,"OTP_VDDQ_C_SYNC2_R",7222],[8,"OTP_VDDQ_IS_SW_R",7222],[8,"REPEAT_ERR_CNT_R",7222],[8,"STATE_R",7222],[8,"W",7247],[8,"R",7247],[8,"PWR_ON_NUM_R",7247],[5,"WR_TIM_CONF1_SPEC",7247],[8,"PWR_ON_NUM_W",7247],[8,"W",7262],[8,"R",7262],[8,"PWR_OFF_NUM_R",7262],[5,"WR_TIM_CONF2_SPEC",7262],[8,"PWR_OFF_NUM_W",7262],[8,"CACHE_ACS_CNT_CLR",7277],[8,"CACHE_CONF_MISC",7277],[8,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON",7277],[8,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE",7277],[8,"CACHE_ILG_INT_CLR",7277],[8,"CACHE_ILG_INT_ENA",7277],[8,"CACHE_ILG_INT_ST",7277],[8,"CACHE_MMU_FAULT_CONTENT",7277],[8,"CACHE_MMU_FAULT_VADDR",7277],[8,"CACHE_MMU_OWNER",7277],[8,"CACHE_MMU_POWER_CTRL",7277],[8,"CACHE_PRELOAD_INT_CTRL",7277],[8,"CACHE_REQUEST",7277],[8,"CACHE_STATE",7277],[8,"CACHE_SYNC_INT_CTRL",7277],[8,"CACHE_WRAP_AROUND_CTRL",7277],[8,"CLOCK_GATE",7277],[8,"CORE0_ACS_CACHE_INT_CLR",7277],[8,"CORE0_ACS_CACHE_INT_ENA",7277],[8,"CORE0_ACS_CACHE_INT_ST",7277],[8,"CORE0_DBUS_REJECT_ST",7277],[8,"CORE0_DBUS_REJECT_VADDR",7277],[8,"CORE0_IBUS_REJECT_ST",7277],[8,"CORE0_IBUS_REJECT_VADDR",7277],[8,"DBUS_ACS_CNT",7277],[8,"DBUS_ACS_FLASH_MISS_CNT",7277],[8,"DBUS_PMS_TBL_ATTR",7277],[8,"DBUS_PMS_TBL_BOUNDARY0",7277],[8,"DBUS_PMS_TBL_BOUNDARY1",7277],[8,"DBUS_PMS_TBL_BOUNDARY2",7277],[8,"DBUS_PMS_TBL_LOCK",7277],[8,"DBUS_TO_FLASH_END_VADDR",7277],[8,"DBUS_TO_FLASH_START_VADDR",7277],[8,"IBUS_ACS_CNT",7277],[8,"IBUS_ACS_MISS_CNT",7277],[8,"IBUS_PMS_TBL_ATTR",7277],[8,"IBUS_PMS_TBL_BOUNDARY0",7277],[8,"IBUS_PMS_TBL_BOUNDARY1",7277],[8,"IBUS_PMS_TBL_BOUNDARY2",7277],[8,"IBUS_PMS_TBL_LOCK",7277],[8,"IBUS_TO_FLASH_END_VADDR",7277],[8,"IBUS_TO_FLASH_START_VADDR",7277],[8,"ICACHE_ATOMIC_OPERATE_ENA",7277],[8,"ICACHE_AUTOLOAD_CTRL",7277],[8,"ICACHE_AUTOLOAD_SCT0_ADDR",7277],[8,"ICACHE_AUTOLOAD_SCT0_SIZE",7277],[8,"ICACHE_AUTOLOAD_SCT1_ADDR",7277],[8,"ICACHE_AUTOLOAD_SCT1_SIZE",7277],[8,"ICACHE_CTRL",7277],[8,"ICACHE_CTRL1",7277],[8,"ICACHE_FREEZE",7277],[8,"ICACHE_LOCK_ADDR",7277],[8,"ICACHE_LOCK_CTRL",7277],[8,"ICACHE_LOCK_SIZE",7277],[8,"ICACHE_PRELOAD_ADDR",7277],[8,"ICACHE_PRELOAD_CTRL",7277],[8,"ICACHE_PRELOAD_SIZE",7277],[8,"ICACHE_PRELOCK_CTRL",7277],[8,"ICACHE_PRELOCK_SCT0_ADDR",7277],[8,"ICACHE_PRELOCK_SCT1_ADDR",7277],[8,"ICACHE_PRELOCK_SCT_SIZE",7277],[8,"ICACHE_SYNC_ADDR",7277],[8,"ICACHE_SYNC_CTRL",7277],[8,"ICACHE_SYNC_SIZE",7277],[8,"ICACHE_TAG_POWER_CTRL",7277],[8,"REG_DATE",7277],[8,"W",7483],[5,"CACHE_ACS_CNT_CLR_SPEC",7483],[8,"DBUS_ACS_CNT_CLR_W",7483],[8,"IBUS_ACS_CNT_CLR_W",7483],[8,"W",7497],[8,"R",7497],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R",7497],[5,"CACHE_CONF_MISC_SPEC",7497],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W",7497],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R",7497],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W",7497],[8,"CACHE_TRACE_ENA_R",7497],[8,"CACHE_TRACE_ENA_W",7497],[8,"W",7520],[8,"R",7520],[8,"CLK_FORCE_ON_AUTO_CRYPT_R",7520],[5,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC",7520],[8,"CLK_FORCE_ON_AUTO_CRYPT_W",7520],[8,"CLK_FORCE_ON_CRYPT_R",7520],[8,"CLK_FORCE_ON_CRYPT_W",7520],[8,"CLK_FORCE_ON_MANUAL_CRYPT_R",7520],[8,"CLK_FORCE_ON_MANUAL_CRYPT_W",7520],[8,"W",7543],[8,"R",7543],[8,"RECORD_DISABLE_DB_ENCRYPT_R",7543],[5,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC",7543],[8,"RECORD_DISABLE_DB_ENCRYPT_W",7543],[8,"RECORD_DISABLE_G0CB_DECRYPT_R",7543],[8,"RECORD_DISABLE_G0CB_DECRYPT_W",7543],[8,"W",7562],[5,"CACHE_ILG_INT_CLR_SPEC",7562],[8,"DBUS_CNT_OVF_INT_CLR_W",7562],[8,"IBUS_CNT_OVF_INT_CLR_W",7562],[8,"ICACHE_PRELOAD_OP_FAULT_INT_CLR_W",7562],[8,"ICACHE_SYNC_OP_FAULT_INT_CLR_W",7562],[8,"MMU_ENTRY_FAULT_INT_CLR_W",7562],[8,"W",7582],[8,"R",7582],[8,"DBUS_CNT_OVF_INT_ENA_R",7582],[5,"CACHE_ILG_INT_ENA_SPEC",7582],[8,"DBUS_CNT_OVF_INT_ENA_W",7582],[8,"IBUS_CNT_OVF_INT_ENA_R",7582],[8,"IBUS_CNT_OVF_INT_ENA_W",7582],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_R",7582],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_W",7582],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_R",7582],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_W",7582],[8,"MMU_ENTRY_FAULT_INT_ENA_R",7582],[8,"MMU_ENTRY_FAULT_INT_ENA_W",7582],[8,"R",7613],[8,"DBUS_ACS_CNT_OVF_ST_R",7613],[8,"DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R",7613],[8,"IBUS_ACS_CNT_OVF_ST_R",7613],[8,"IBUS_ACS_MISS_CNT_OVF_ST_R",7613],[8,"ICACHE_PRELOAD_OP_FAULT_ST_R",7613],[8,"ICACHE_SYNC_OP_FAULT_ST_R",7613],[8,"MMU_ENTRY_FAULT_ST_R",7613],[8,"R",7636],[8,"CACHE_MMU_FAULT_CODE_R",7636],[8,"CACHE_MMU_FAULT_CONTENT_R",7636],[8,"R",7649],[8,"CACHE_MMU_FAULT_VADDR_R",7649],[8,"W",7660],[8,"R",7660],[8,"CACHE_MMU_OWNER_R",7660],[5,"CACHE_MMU_OWNER_SPEC",7660],[8,"CACHE_MMU_OWNER_W",7660],[8,"W",7675],[8,"R",7675],[8,"CACHE_MMU_MEM_FORCE_ON_R",7675],[5,"CACHE_MMU_POWER_CTRL_SPEC",7675],[8,"CACHE_MMU_MEM_FORCE_ON_W",7675],[8,"CACHE_MMU_MEM_FORCE_PD_R",7675],[8,"CACHE_MMU_MEM_FORCE_PD_W",7675],[8,"CACHE_MMU_MEM_FORCE_PU_R",7675],[8,"CACHE_MMU_MEM_FORCE_PU_W",7675],[8,"W",7698],[5,"CACHE_PRELOAD_INT_CTRL_SPEC",7698],[8,"ICACHE_PRELOAD_INT_CLR_W",7698],[8,"R",7698],[8,"ICACHE_PRELOAD_INT_ENA_R",7698],[8,"ICACHE_PRELOAD_INT_ENA_W",7698],[8,"ICACHE_PRELOAD_INT_ST_R",7698],[8,"W",7717],[8,"R",7717],[8,"BYPASS_R",7717],[5,"CACHE_REQUEST_SPEC",7717],[8,"BYPASS_W",7717],[8,"R",7732],[8,"ICACHE_STATE_R",7732],[8,"W",7743],[5,"CACHE_SYNC_INT_CTRL_SPEC",7743],[8,"ICACHE_SYNC_INT_CLR_W",7743],[8,"R",7743],[8,"ICACHE_SYNC_INT_ENA_R",7743],[8,"ICACHE_SYNC_INT_ENA_W",7743],[8,"ICACHE_SYNC_INT_ST_R",7743],[8,"W",7762],[8,"R",7762],[8,"CACHE_FLASH_WRAP_AROUND_R",7762],[5,"CACHE_WRAP_AROUND_CTRL_SPEC",7762],[8,"CACHE_FLASH_WRAP_AROUND_W",7762],[8,"W",7777],[8,"R",7777],[8,"CLK_EN_R",7777],[5,"CLOCK_GATE_SPEC",7777],[8,"CLK_EN_W",7777],[8,"W",7792],[5,"CORE0_ACS_CACHE_INT_CLR_SPEC",7792],[8,"CORE0_DBUS_ACS_MSK_IC_INT_CLR_W",7792],[8,"CORE0_DBUS_REJECT_INT_CLR_W",7792],[8,"CORE0_DBUS_WR_IC_INT_CLR_W",7792],[8,"CORE0_IBUS_ACS_MSK_IC_INT_CLR_W",7792],[8,"CORE0_IBUS_REJECT_INT_CLR_W",7792],[8,"CORE0_IBUS_WR_IC_INT_CLR_W",7792],[8,"W",7814],[8,"R",7814],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_R",7814],[5,"CORE0_ACS_CACHE_INT_ENA_SPEC",7814],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_W",7814],[8,"CORE0_DBUS_REJECT_INT_ENA_R",7814],[8,"CORE0_DBUS_REJECT_INT_ENA_W",7814],[8,"CORE0_DBUS_WR_IC_INT_ENA_R",7814],[8,"CORE0_DBUS_WR_IC_INT_ENA_W",7814],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_R",7814],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_W",7814],[8,"CORE0_IBUS_REJECT_INT_ENA_R",7814],[8,"CORE0_IBUS_REJECT_INT_ENA_W",7814],[8,"CORE0_IBUS_WR_IC_INT_ENA_R",7814],[8,"CORE0_IBUS_WR_IC_INT_ENA_W",7814],[8,"R",7849],[8,"CORE0_DBUS_ACS_MSK_ICACHE_ST_R",7849],[8,"CORE0_DBUS_REJECT_ST_R",7849],[8,"CORE0_DBUS_WR_ICACHE_ST_R",7849],[8,"CORE0_IBUS_ACS_MSK_ICACHE_ST_R",7849],[8,"CORE0_IBUS_REJECT_ST_R",7849],[8,"CORE0_IBUS_WR_ICACHE_ST_R",7849],[8,"R",7870],[8,"CORE0_DBUS_ATTR_R",7870],[8,"CORE0_DBUS_WORLD_R",7870],[8,"R",7883],[8,"CORE0_DBUS_VADDR_R",7883],[8,"R",7894],[8,"CORE0_IBUS_ATTR_R",7894],[8,"CORE0_IBUS_WORLD_R",7894],[8,"R",7907],[8,"CORE0_IBUS_VADDR_R",7907],[8,"R",7918],[8,"DBUS_ACS_CNT_R",7918],[8,"R",7929],[8,"DBUS_ACS_FLASH_MISS_CNT_R",7929],[8,"W",7940],[8,"R",7940],[8,"DBUS_PMS_SCT1_ATTR_R",7940],[5,"DBUS_PMS_TBL_ATTR_SPEC",7940],[8,"DBUS_PMS_SCT1_ATTR_W",7940],[8,"DBUS_PMS_SCT2_ATTR_R",7940],[8,"DBUS_PMS_SCT2_ATTR_W",7940],[8,"W",7959],[8,"R",7959],[8,"DBUS_PMS_BOUNDARY0_R",7959],[5,"DBUS_PMS_TBL_BOUNDARY0_SPEC",7959],[8,"DBUS_PMS_BOUNDARY0_W",7959],[8,"W",7974],[8,"R",7974],[8,"DBUS_PMS_BOUNDARY1_R",7974],[5,"DBUS_PMS_TBL_BOUNDARY1_SPEC",7974],[8,"DBUS_PMS_BOUNDARY1_W",7974],[8,"W",7989],[8,"R",7989],[8,"DBUS_PMS_BOUNDARY2_R",7989],[5,"DBUS_PMS_TBL_BOUNDARY2_SPEC",7989],[8,"DBUS_PMS_BOUNDARY2_W",7989],[8,"W",8004],[8,"R",8004],[8,"DBUS_PMS_LOCK_R",8004],[5,"DBUS_PMS_TBL_LOCK_SPEC",8004],[8,"DBUS_PMS_LOCK_W",8004],[8,"W",8019],[8,"R",8019],[8,"DBUS_TO_FLASH_END_VADDR_R",8019],[5,"DBUS_TO_FLASH_END_VADDR_SPEC",8019],[8,"DBUS_TO_FLASH_END_VADDR_W",8019],[8,"W",8034],[8,"R",8034],[8,"DBUS_TO_FLASH_START_VADDR_R",8034],[5,"DBUS_TO_FLASH_START_VADDR_SPEC",8034],[8,"DBUS_TO_FLASH_START_VADDR_W",8034],[8,"R",8049],[8,"IBUS_ACS_CNT_R",8049],[8,"R",8060],[8,"IBUS_ACS_MISS_CNT_R",8060],[8,"W",8071],[8,"R",8071],[8,"IBUS_PMS_SCT1_ATTR_R",8071],[5,"IBUS_PMS_TBL_ATTR_SPEC",8071],[8,"IBUS_PMS_SCT1_ATTR_W",8071],[8,"IBUS_PMS_SCT2_ATTR_R",8071],[8,"IBUS_PMS_SCT2_ATTR_W",8071],[8,"W",8090],[8,"R",8090],[8,"IBUS_PMS_BOUNDARY0_R",8090],[5,"IBUS_PMS_TBL_BOUNDARY0_SPEC",8090],[8,"IBUS_PMS_BOUNDARY0_W",8090],[8,"W",8105],[8,"R",8105],[8,"IBUS_PMS_BOUNDARY1_R",8105],[5,"IBUS_PMS_TBL_BOUNDARY1_SPEC",8105],[8,"IBUS_PMS_BOUNDARY1_W",8105],[8,"W",8120],[8,"R",8120],[8,"IBUS_PMS_BOUNDARY2_R",8120],[5,"IBUS_PMS_TBL_BOUNDARY2_SPEC",8120],[8,"IBUS_PMS_BOUNDARY2_W",8120],[8,"W",8135],[8,"R",8135],[8,"IBUS_PMS_LOCK_R",8135],[5,"IBUS_PMS_TBL_LOCK_SPEC",8135],[8,"IBUS_PMS_LOCK_W",8135],[8,"W",8150],[8,"R",8150],[8,"IBUS_TO_FLASH_END_VADDR_R",8150],[5,"IBUS_TO_FLASH_END_VADDR_SPEC",8150],[8,"IBUS_TO_FLASH_END_VADDR_W",8150],[8,"W",8165],[8,"R",8165],[8,"IBUS_TO_FLASH_START_VADDR_R",8165],[5,"IBUS_TO_FLASH_START_VADDR_SPEC",8165],[8,"IBUS_TO_FLASH_START_VADDR_W",8165],[8,"W",8180],[8,"R",8180],[8,"ICACHE_ATOMIC_OPERATE_ENA_R",8180],[5,"ICACHE_ATOMIC_OPERATE_ENA_SPEC",8180],[8,"ICACHE_ATOMIC_OPERATE_ENA_W",8180],[8,"W",8195],[8,"R",8195],[8,"ICACHE_AUTOLOAD_DONE_R",8195],[8,"ICACHE_AUTOLOAD_ENA_R",8195],[5,"ICACHE_AUTOLOAD_CTRL_SPEC",8195],[8,"ICACHE_AUTOLOAD_ENA_W",8195],[8,"ICACHE_AUTOLOAD_ORDER_R",8195],[8,"ICACHE_AUTOLOAD_ORDER_W",8195],[8,"ICACHE_AUTOLOAD_RQST_R",8195],[8,"ICACHE_AUTOLOAD_RQST_W",8195],[8,"ICACHE_AUTOLOAD_SCT0_ENA_R",8195],[8,"ICACHE_AUTOLOAD_SCT0_ENA_W",8195],[8,"ICACHE_AUTOLOAD_SCT1_ENA_R",8195],[8,"ICACHE_AUTOLOAD_SCT1_ENA_W",8195],[8,"W",8228],[8,"R",8228],[8,"ICACHE_AUTOLOAD_SCT0_ADDR_R",8228],[5,"ICACHE_AUTOLOAD_SCT0_ADDR_SPEC",8228],[8,"ICACHE_AUTOLOAD_SCT0_ADDR_W",8228],[8,"W",8243],[8,"R",8243],[8,"ICACHE_AUTOLOAD_SCT0_SIZE_R",8243],[5,"ICACHE_AUTOLOAD_SCT0_SIZE_SPEC",8243],[8,"ICACHE_AUTOLOAD_SCT0_SIZE_W",8243],[8,"W",8258],[8,"R",8258],[8,"ICACHE_AUTOLOAD_SCT1_ADDR_R",8258],[5,"ICACHE_AUTOLOAD_SCT1_ADDR_SPEC",8258],[8,"ICACHE_AUTOLOAD_SCT1_ADDR_W",8258],[8,"W",8273],[8,"R",8273],[8,"ICACHE_AUTOLOAD_SCT1_SIZE_R",8273],[5,"ICACHE_AUTOLOAD_SCT1_SIZE_SPEC",8273],[8,"ICACHE_AUTOLOAD_SCT1_SIZE_W",8273],[8,"W",8288],[8,"R",8288],[8,"ICACHE_ENABLE_R",8288],[5,"ICACHE_CTRL_SPEC",8288],[8,"ICACHE_ENABLE_W",8288],[8,"W",8303],[8,"R",8303],[8,"ICACHE_SHUT_DBUS_R",8303],[5,"ICACHE_CTRL1_SPEC",8303],[8,"ICACHE_SHUT_DBUS_W",8303],[8,"ICACHE_SHUT_IBUS_R",8303],[8,"ICACHE_SHUT_IBUS_W",8303],[8,"W",8322],[8,"R",8322],[8,"DONE_R",8322],[8,"ENA_R",8322],[5,"ICACHE_FREEZE_SPEC",8322],[8,"ENA_W",8322],[8,"MODE_R",8322],[8,"MODE_W",8322],[8,"W",8343],[8,"R",8343],[8,"ICACHE_LOCK_ADDR_R",8343],[5,"ICACHE_LOCK_ADDR_SPEC",8343],[8,"ICACHE_LOCK_ADDR_W",8343],[8,"W",8358],[8,"R",8358],[8,"ICACHE_LOCK_DONE_R",8358],[8,"ICACHE_LOCK_ENA_R",8358],[5,"ICACHE_LOCK_CTRL_SPEC",8358],[8,"ICACHE_LOCK_ENA_W",8358],[8,"ICACHE_UNLOCK_ENA_R",8358],[8,"ICACHE_UNLOCK_ENA_W",8358],[8,"W",8379],[8,"R",8379],[8,"ICACHE_LOCK_SIZE_R",8379],[5,"ICACHE_LOCK_SIZE_SPEC",8379],[8,"ICACHE_LOCK_SIZE_W",8379],[8,"W",8394],[8,"R",8394],[8,"ICACHE_PRELOAD_ADDR_R",8394],[5,"ICACHE_PRELOAD_ADDR_SPEC",8394],[8,"ICACHE_PRELOAD_ADDR_W",8394],[8,"W",8409],[8,"R",8409],[8,"ICACHE_PRELOAD_DONE_R",8409],[8,"ICACHE_PRELOAD_ENA_R",8409],[5,"ICACHE_PRELOAD_CTRL_SPEC",8409],[8,"ICACHE_PRELOAD_ENA_W",8409],[8,"ICACHE_PRELOAD_ORDER_R",8409],[8,"ICACHE_PRELOAD_ORDER_W",8409],[8,"W",8430],[8,"R",8430],[8,"ICACHE_PRELOAD_SIZE_R",8430],[5,"ICACHE_PRELOAD_SIZE_SPEC",8430],[8,"ICACHE_PRELOAD_SIZE_W",8430],[8,"W",8445],[8,"R",8445],[8,"ICACHE_PRELOCK_SCT0_EN_R",8445],[5,"ICACHE_PRELOCK_CTRL_SPEC",8445],[8,"ICACHE_PRELOCK_SCT0_EN_W",8445],[8,"ICACHE_PRELOCK_SCT1_EN_R",8445],[8,"ICACHE_PRELOCK_SCT1_EN_W",8445],[8,"W",8464],[8,"R",8464],[8,"ICACHE_PRELOCK_SCT0_ADDR_R",8464],[5,"ICACHE_PRELOCK_SCT0_ADDR_SPEC",8464],[8,"ICACHE_PRELOCK_SCT0_ADDR_W",8464],[8,"W",8479],[8,"R",8479],[8,"ICACHE_PRELOCK_SCT1_ADDR_R",8479],[5,"ICACHE_PRELOCK_SCT1_ADDR_SPEC",8479],[8,"ICACHE_PRELOCK_SCT1_ADDR_W",8479],[8,"W",8494],[8,"R",8494],[8,"ICACHE_PRELOCK_SCT0_SIZE_R",8494],[5,"ICACHE_PRELOCK_SCT_SIZE_SPEC",8494],[8,"ICACHE_PRELOCK_SCT0_SIZE_W",8494],[8,"ICACHE_PRELOCK_SCT1_SIZE_R",8494],[8,"ICACHE_PRELOCK_SCT1_SIZE_W",8494],[8,"W",8513],[8,"R",8513],[8,"ICACHE_SYNC_ADDR_R",8513],[5,"ICACHE_SYNC_ADDR_SPEC",8513],[8,"ICACHE_SYNC_ADDR_W",8513],[8,"W",8528],[8,"R",8528],[8,"ICACHE_INVALIDATE_ENA_R",8528],[5,"ICACHE_SYNC_CTRL_SPEC",8528],[8,"ICACHE_INVALIDATE_ENA_W",8528],[8,"ICACHE_SYNC_DONE_R",8528],[8,"W",8545],[8,"R",8545],[8,"ICACHE_SYNC_SIZE_R",8545],[5,"ICACHE_SYNC_SIZE_SPEC",8545],[8,"ICACHE_SYNC_SIZE_W",8545],[8,"W",8560],[8,"R",8560],[8,"ICACHE_TAG_MEM_FORCE_ON_R",8560],[5,"ICACHE_TAG_POWER_CTRL_SPEC",8560],[8,"ICACHE_TAG_MEM_FORCE_ON_W",8560],[8,"ICACHE_TAG_MEM_FORCE_PD_R",8560],[8,"ICACHE_TAG_MEM_FORCE_PD_W",8560],[8,"ICACHE_TAG_MEM_FORCE_PU_R",8560],[8,"ICACHE_TAG_MEM_FORCE_PU_W",8560],[8,"W",8583],[8,"R",8583],[8,"DATE_R",8583],[5,"REG_DATE_SPEC",8583],[8,"DATE_W",8583],[5,"Reg",8598],[10,"RegisterSpec",8598],[8,"BitReader",8598],[8,"BitWriter",8598],[8,"W",8598],[10,"Writable",8598],[8,"BitWriter1S",8598],[8,"BitWriter0C",8598],[8,"BitWriter1C",8598],[8,"BitWriter0S",8598],[8,"BitWriter1T",8598],[8,"BitWriter0T",8598],[8,"R",8598],[8,"FieldReader",8598],[10,"FieldSpec",8598],[8,"FieldWriter",8598],[8,"FieldWriterSafe",8598],[10,"Copy",28493],[10,"RawReg",8598],[1,"unit"],[10,"Readable",8598],[17,"Output"],[10,"FnOnce",28494],[10,"Resettable",8598],[8,"BT_SELECT",8700],[8,"CLOCK_GATE",8700],[8,"CPUSDIO_INT",8700],[8,"ENABLE",8700],[8,"ENABLE_W1TC",8700],[8,"ENABLE_W1TS",8700],[8,"FUNC_IN_SEL_CFG",8700],[8,"FUNC_OUT_SEL_CFG",8700],[8,"IN",8700],[8,"OUT",8700],[8,"OUT_W1TC",8700],[8,"OUT_W1TS",8700],[8,"PCPU_INT",8700],[8,"PCPU_NMI_INT",8700],[8,"PIN",8700],[8,"REG_DATE",8700],[8,"SDIO_SELECT",8700],[8,"STATUS",8700],[8,"STATUS_NEXT",8700],[8,"STATUS_W1TC",8700],[8,"STATUS_W1TS",8700],[8,"STRAP",8700],[8,"W",8931],[8,"R",8931],[8,"BT_SEL_R",8931],[5,"BT_SELECT_SPEC",8931],[8,"BT_SEL_W",8931],[8,"W",8946],[8,"R",8946],[8,"CLK_EN_R",8946],[5,"CLOCK_GATE_SPEC",8946],[8,"CLK_EN_W",8946],[8,"R",8961],[8,"SDIO_INT_R",8961],[8,"W",8972],[8,"R",8972],[8,"DATA_R",8972],[5,"ENABLE_SPEC",8972],[8,"DATA_W",8972],[8,"W",8987],[5,"ENABLE_W1TC_SPEC",8987],[8,"ENABLE_W1TC_W",8987],[8,"W",8999],[5,"ENABLE_W1TS_SPEC",8999],[8,"ENABLE_W1TS_W",8999],[8,"W",9011],[8,"R",9011],[8,"IN_INV_SEL_R",9011],[5,"FUNC_IN_SEL_CFG_SPEC",9011],[8,"IN_INV_SEL_W",9011],[8,"IN_SEL_R",9011],[8,"IN_SEL_W",9011],[8,"SEL_R",9011],[8,"SEL_W",9011],[8,"W",9034],[8,"R",9034],[8,"INV_SEL_R",9034],[5,"FUNC_OUT_SEL_CFG_SPEC",9034],[8,"INV_SEL_W",9034],[8,"OEN_INV_SEL_R",9034],[8,"OEN_INV_SEL_W",9034],[8,"OEN_SEL_R",9034],[8,"OEN_SEL_W",9034],[8,"OUT_SEL_R",9034],[8,"OUT_SEL_W",9034],[8,"R",9061],[8,"DATA_NEXT_R",9061],[8,"W",9072],[8,"R",9072],[8,"DATA_ORIG_R",9072],[5,"OUT_SPEC",9072],[8,"DATA_ORIG_W",9072],[8,"W",9087],[5,"OUT_W1TC_SPEC",9087],[8,"OUT_W1TC_W",9087],[8,"W",9099],[5,"OUT_W1TS_SPEC",9099],[8,"OUT_W1TS_W",9099],[8,"R",9111],[8,"PROCPU_INT_R",9111],[8,"R",9122],[8,"PROCPU_NMI_INT_R",9122],[8,"W",9133],[8,"R",9133],[8,"CONFIG_R",9133],[5,"PIN_SPEC",9133],[8,"CONFIG_W",9133],[8,"INT_ENA_R",9133],[8,"INT_ENA_W",9133],[8,"INT_TYPE_R",9133],[8,"INT_TYPE_W",9133],[8,"PAD_DRIVER_R",9133],[8,"PAD_DRIVER_W",9133],[8,"SYNC1_BYPASS_R",9133],[8,"SYNC1_BYPASS_W",9133],[8,"SYNC2_BYPASS_R",9133],[8,"SYNC2_BYPASS_W",9133],[8,"WAKEUP_ENABLE_R",9133],[8,"WAKEUP_ENABLE_W",9133],[8,"W",9172],[8,"R",9172],[8,"REG_DATE_R",9172],[5,"REG_DATE_SPEC",9172],[8,"REG_DATE_W",9172],[8,"W",9187],[8,"R",9187],[8,"SDIO_SEL_R",9187],[5,"SDIO_SELECT_SPEC",9187],[8,"SDIO_SEL_W",9187],[8,"W",9202],[8,"R",9202],[8,"INTERRUPT_R",9202],[5,"STATUS_SPEC",9202],[8,"INTERRUPT_W",9202],[8,"R",9217],[8,"STATUS_INTERRUPT_NEXT_R",9217],[8,"W",9228],[5,"STATUS_W1TC_SPEC",9228],[8,"STATUS_W1TC_W",9228],[8,"W",9240],[5,"STATUS_W1TS_SPEC",9240],[8,"STATUS_W1TS_W",9240],[8,"R",9252],[8,"STRAPPING_R",9252],[8,"SIGMADELTA",9263],[8,"SIGMADELTA_CG",9263],[8,"SIGMADELTA_MISC",9263],[8,"SIGMADELTA_VERSION",9263],[8,"W",9284],[8,"R",9284],[8,"SD0_IN_R",9284],[5,"SIGMADELTA_SPEC",9284],[8,"SD0_IN_W",9284],[8,"SD0_PRESCALE_R",9284],[8,"SD0_PRESCALE_W",9284],[8,"W",9303],[8,"R",9303],[8,"CLK_EN_R",9303],[5,"SIGMADELTA_CG_SPEC",9303],[8,"CLK_EN_W",9303],[8,"W",9318],[8,"R",9318],[8,"FUNCTION_CLK_EN_R",9318],[5,"SIGMADELTA_MISC_SPEC",9318],[8,"FUNCTION_CLK_EN_W",9318],[8,"SPI_SWAP_R",9318],[8,"SPI_SWAP_W",9318],[8,"W",9337],[8,"R",9337],[8,"GPIO_SD_DATE_R",9337],[5,"SIGMADELTA_VERSION_SPEC",9337],[8,"GPIO_SD_DATE_W",9337],[8,"ONE_BLOCK",9352],[8,"QUERY_BUSY",9352],[8,"QUERY_ERROR",9352],[8,"RD_RESULT_MEM",9352],[8,"SET_INVALIDATE_DS",9352],[8,"SET_INVALIDATE_JTAG",9352],[8,"SET_MESSAGE_END",9352],[8,"SET_MESSAGE_ING",9352],[8,"SET_MESSAGE_ONE",9352],[8,"SET_MESSAGE_PAD",9352],[8,"SET_PARA_FINISH",9352],[8,"SET_PARA_KEY",9352],[8,"SET_PARA_PURPOSE",9352],[8,"SET_RESULT_FINISH",9352],[8,"SET_START",9352],[8,"SOFT_JTAG_CTRL",9352],[8,"WR_JTAG",9352],[8,"WR_MESSAGE_MEM",9352],[8,"W",9416],[5,"ONE_BLOCK_SPEC",9416],[8,"SET_ONE_BLOCK_W",9416],[8,"R",9428],[8,"BUSY_STATE_R",9428],[8,"R",9439],[8,"QUERY_CHECK_R",9439],[8,"W",9450],[8,"W",9461],[5,"SET_INVALIDATE_DS_SPEC",9461],[8,"SET_INVALIDATE_DS_W",9461],[8,"W",9473],[5,"SET_INVALIDATE_JTAG_SPEC",9473],[8,"SET_INVALIDATE_JTAG_W",9473],[8,"W",9485],[5,"SET_MESSAGE_END_SPEC",9485],[8,"SET_TEXT_END_W",9485],[8,"W",9497],[5,"SET_MESSAGE_ING_SPEC",9497],[8,"SET_TEXT_ING_W",9497],[8,"W",9509],[5,"SET_MESSAGE_ONE_SPEC",9509],[8,"SET_TEXT_ONE_W",9509],[8,"W",9521],[5,"SET_MESSAGE_PAD_SPEC",9521],[8,"SET_TEXT_PAD_W",9521],[8,"W",9533],[5,"SET_PARA_FINISH_SPEC",9533],[8,"SET_PARA_END_W",9533],[8,"W",9545],[5,"SET_PARA_KEY_SPEC",9545],[8,"KEY_SET_W",9545],[8,"W",9557],[5,"SET_PARA_PURPOSE_SPEC",9557],[8,"PURPOSE_SET_W",9557],[8,"W",9569],[5,"SET_RESULT_FINISH_SPEC",9569],[8,"SET_RESULT_END_W",9569],[8,"W",9581],[5,"SET_START_SPEC",9581],[8,"SET_START_W",9581],[8,"W",9593],[5,"SOFT_JTAG_CTRL_SPEC",9593],[8,"SOFT_JTAG_CTRL_W",9593],[8,"W",9605],[5,"WR_JTAG_SPEC",9605],[8,"WR_JTAG_W",9605],[8,"W",9617],[8,"CLK_CONF",9628],[8,"COMD",9628],[8,"CTR",9628],[8,"DATA",9628],[8,"DATE",9628],[8,"FIFO_CONF",9628],[8,"FIFO_ST",9628],[8,"FILTER_CFG",9628],[8,"INT_CLR",9628],[8,"INT_ENA",9628],[8,"INT_RAW",9628],[8,"INT_STATUS",9628],[8,"RXFIFO_START_ADDR",9628],[8,"SCL_HIGH_PERIOD",9628],[8,"SCL_LOW_PERIOD",9628],[8,"SCL_MAIN_ST_TIME_OUT",9628],[8,"SCL_RSTART_SETUP",9628],[8,"SCL_SP_CONF",9628],[8,"SCL_ST_TIME_OUT",9628],[8,"SCL_START_HOLD",9628],[8,"SCL_STOP_HOLD",9628],[8,"SCL_STOP_SETUP",9628],[8,"SCL_STRETCH_CONF",9628],[8,"SDA_HOLD",9628],[8,"SDA_SAMPLE",9628],[8,"SLAVE_ADDR",9628],[8,"SR",9628],[8,"TO",9628],[8,"TXFIFO_START_ADDR",9628],[8,"W",9724],[8,"R",9724],[8,"SCLK_ACTIVE_R",9724],[5,"CLK_CONF_SPEC",9724],[8,"SCLK_ACTIVE_W",9724],[8,"SCLK_DIV_A_R",9724],[8,"SCLK_DIV_A_W",9724],[8,"SCLK_DIV_B_R",9724],[8,"SCLK_DIV_B_W",9724],[8,"SCLK_DIV_NUM_R",9724],[8,"SCLK_DIV_NUM_W",9724],[8,"SCLK_SEL_R",9724],[8,"SCLK_SEL_W",9724],[8,"W",9755],[8,"R",9755],[8,"COMMAND_R",9755],[5,"COMD_SPEC",9755],[8,"COMMAND_W",9755],[8,"COMMAND_DONE_R",9755],[8,"COMMAND_DONE_W",9755],[8,"R",9774],[8,"ADDR_10BIT_RW_CHECK_EN_R",9774],[8,"W",9774],[5,"CTR_SPEC",9774],[8,"ADDR_10BIT_RW_CHECK_EN_W",9774],[8,"ADDR_BROADCASTING_EN_R",9774],[8,"ADDR_BROADCASTING_EN_W",9774],[8,"ARBITRATION_EN_R",9774],[8,"ARBITRATION_EN_W",9774],[8,"CLK_EN_R",9774],[8,"CLK_EN_W",9774],[8,"CONF_UPGATE_W",9774],[8,"FSM_RST_W",9774],[8,"MS_MODE_R",9774],[8,"MS_MODE_W",9774],[8,"RX_FULL_ACK_LEVEL_R",9774],[8,"RX_FULL_ACK_LEVEL_W",9774],[8,"RX_LSB_FIRST_R",9774],[8,"RX_LSB_FIRST_W",9774],[8,"SAMPLE_SCL_LEVEL_R",9774],[8,"SAMPLE_SCL_LEVEL_W",9774],[8,"SCL_FORCE_OUT_R",9774],[8,"SCL_FORCE_OUT_W",9774],[8,"SDA_FORCE_OUT_R",9774],[8,"SDA_FORCE_OUT_W",9774],[8,"SLV_TX_AUTO_START_EN_R",9774],[8,"SLV_TX_AUTO_START_EN_W",9774],[8,"TRANS_START_W",9774],[8,"TX_LSB_FIRST_R",9774],[8,"TX_LSB_FIRST_W",9774],[8,"W",9839],[8,"R",9839],[8,"FIFO_RDATA_R",9839],[5,"DATA_SPEC",9839],[8,"FIFO_RDATA_W",9839],[8,"W",9854],[8,"R",9854],[8,"DATE_R",9854],[5,"DATE_SPEC",9854],[8,"DATE_W",9854],[8,"W",9869],[8,"R",9869],[8,"FIFO_ADDR_CFG_EN_R",9869],[5,"FIFO_CONF_SPEC",9869],[8,"FIFO_ADDR_CFG_EN_W",9869],[8,"FIFO_PRT_EN_R",9869],[8,"FIFO_PRT_EN_W",9869],[8,"NONFIFO_EN_R",9869],[8,"NONFIFO_EN_W",9869],[8,"RX_FIFO_RST_R",9869],[8,"RX_FIFO_RST_W",9869],[8,"RXFIFO_WM_THRHD_R",9869],[8,"RXFIFO_WM_THRHD_W",9869],[8,"TX_FIFO_RST_R",9869],[8,"TX_FIFO_RST_W",9869],[8,"TXFIFO_WM_THRHD_R",9869],[8,"TXFIFO_WM_THRHD_W",9869],[8,"R",9908],[8,"RXFIFO_RADDR_R",9908],[8,"RXFIFO_WADDR_R",9908],[8,"SLAVE_RW_POINT_R",9908],[8,"TXFIFO_RADDR_R",9908],[8,"TXFIFO_WADDR_R",9908],[8,"W",9927],[8,"R",9927],[8,"SCL_FILTER_EN_R",9927],[5,"FILTER_CFG_SPEC",9927],[8,"SCL_FILTER_EN_W",9927],[8,"SCL_FILTER_THRES_R",9927],[8,"SCL_FILTER_THRES_W",9927],[8,"SDA_FILTER_EN_R",9927],[8,"SDA_FILTER_EN_W",9927],[8,"SDA_FILTER_THRES_R",9927],[8,"SDA_FILTER_THRES_W",9927],[8,"W",9954],[5,"INT_CLR_SPEC",9954],[8,"ARBITRATION_LOST_INT_CLR_W",9954],[8,"BYTE_TRANS_DONE_INT_CLR_W",9954],[8,"DET_START_INT_CLR_W",9954],[8,"END_DETECT_INT_CLR_W",9954],[8,"GENERAL_CALL_INT_CLR_W",9954],[8,"MST_TXFIFO_UDF_INT_CLR_W",9954],[8,"NACK_INT_CLR_W",9954],[8,"RXFIFO_OVF_INT_CLR_W",9954],[8,"RXFIFO_UDF_INT_CLR_W",9954],[8,"RXFIFO_WM_INT_CLR_W",9954],[8,"SCL_MAIN_ST_TO_INT_CLR_W",9954],[8,"SCL_ST_TO_INT_CLR_W",9954],[8,"SLAVE_STRETCH_INT_CLR_W",9954],[8,"TIME_OUT_INT_CLR_W",9954],[8,"TRANS_COMPLETE_INT_CLR_W",9954],[8,"TRANS_START_INT_CLR_W",9954],[8,"TXFIFO_OVF_INT_CLR_W",9954],[8,"TXFIFO_WM_INT_CLR_W",9954],[8,"R",10000],[8,"ARBITRATION_LOST_INT_ENA_R",10000],[8,"W",10000],[5,"INT_ENA_SPEC",10000],[8,"ARBITRATION_LOST_INT_ENA_W",10000],[8,"BYTE_TRANS_DONE_INT_ENA_R",10000],[8,"BYTE_TRANS_DONE_INT_ENA_W",10000],[8,"DET_START_INT_ENA_R",10000],[8,"DET_START_INT_ENA_W",10000],[8,"END_DETECT_INT_ENA_R",10000],[8,"END_DETECT_INT_ENA_W",10000],[8,"GENERAL_CALL_INT_ENA_R",10000],[8,"GENERAL_CALL_INT_ENA_W",10000],[8,"MST_TXFIFO_UDF_INT_ENA_R",10000],[8,"MST_TXFIFO_UDF_INT_ENA_W",10000],[8,"NACK_INT_ENA_R",10000],[8,"NACK_INT_ENA_W",10000],[8,"RXFIFO_OVF_INT_ENA_R",10000],[8,"RXFIFO_OVF_INT_ENA_W",10000],[8,"RXFIFO_UDF_INT_ENA_R",10000],[8,"RXFIFO_UDF_INT_ENA_W",10000],[8,"RXFIFO_WM_INT_ENA_R",10000],[8,"RXFIFO_WM_INT_ENA_W",10000],[8,"SCL_MAIN_ST_TO_INT_ENA_R",10000],[8,"SCL_MAIN_ST_TO_INT_ENA_W",10000],[8,"SCL_ST_TO_INT_ENA_R",10000],[8,"SCL_ST_TO_INT_ENA_W",10000],[8,"SLAVE_STRETCH_INT_ENA_R",10000],[8,"SLAVE_STRETCH_INT_ENA_W",10000],[8,"TIME_OUT_INT_ENA_R",10000],[8,"TIME_OUT_INT_ENA_W",10000],[8,"TRANS_COMPLETE_INT_ENA_R",10000],[8,"TRANS_COMPLETE_INT_ENA_W",10000],[8,"TRANS_START_INT_ENA_R",10000],[8,"TRANS_START_INT_ENA_W",10000],[8,"TXFIFO_OVF_INT_ENA_R",10000],[8,"TXFIFO_OVF_INT_ENA_W",10000],[8,"TXFIFO_WM_INT_ENA_R",10000],[8,"TXFIFO_WM_INT_ENA_W",10000],[8,"R",10083],[8,"ARBITRATION_LOST_INT_RAW_R",10083],[8,"BYTE_TRANS_DONE_INT_RAW_R",10083],[8,"DET_START_INT_RAW_R",10083],[8,"END_DETECT_INT_RAW_R",10083],[8,"GENERAL_CALL_INT_RAW_R",10083],[8,"MST_TXFIFO_UDF_INT_RAW_R",10083],[8,"NACK_INT_RAW_R",10083],[8,"RXFIFO_OVF_INT_RAW_R",10083],[8,"RXFIFO_UDF_INT_RAW_R",10083],[8,"RXFIFO_WM_INT_RAW_R",10083],[8,"SCL_MAIN_ST_TO_INT_RAW_R",10083],[8,"SCL_ST_TO_INT_RAW_R",10083],[8,"SLAVE_STRETCH_INT_RAW_R",10083],[8,"TIME_OUT_INT_RAW_R",10083],[8,"TRANS_COMPLETE_INT_RAW_R",10083],[8,"TRANS_START_INT_RAW_R",10083],[8,"TXFIFO_OVF_INT_RAW_R",10083],[8,"TXFIFO_WM_INT_RAW_R",10083],[8,"R",10128],[8,"ARBITRATION_LOST_INT_ST_R",10128],[8,"BYTE_TRANS_DONE_INT_ST_R",10128],[8,"DET_START_INT_ST_R",10128],[8,"END_DETECT_INT_ST_R",10128],[8,"GENERAL_CALL_INT_ST_R",10128],[8,"MST_TXFIFO_UDF_INT_ST_R",10128],[8,"NACK_INT_ST_R",10128],[8,"RXFIFO_OVF_INT_ST_R",10128],[8,"RXFIFO_UDF_INT_ST_R",10128],[8,"RXFIFO_WM_INT_ST_R",10128],[8,"SCL_MAIN_ST_TO_INT_ST_R",10128],[8,"SCL_ST_TO_INT_ST_R",10128],[8,"SLAVE_STRETCH_INT_ST_R",10128],[8,"TIME_OUT_INT_ST_R",10128],[8,"TRANS_COMPLETE_INT_ST_R",10128],[8,"TRANS_START_INT_ST_R",10128],[8,"TXFIFO_OVF_INT_ST_R",10128],[8,"TXFIFO_WM_INT_ST_R",10128],[8,"R",10173],[8,"RXFIFO_START_ADDR_R",10173],[8,"W",10184],[8,"R",10184],[8,"SCL_HIGH_PERIOD_R",10184],[5,"SCL_HIGH_PERIOD_SPEC",10184],[8,"SCL_HIGH_PERIOD_W",10184],[8,"SCL_WAIT_HIGH_PERIOD_R",10184],[8,"SCL_WAIT_HIGH_PERIOD_W",10184],[8,"W",10203],[8,"R",10203],[8,"SCL_LOW_PERIOD_R",10203],[5,"SCL_LOW_PERIOD_SPEC",10203],[8,"SCL_LOW_PERIOD_W",10203],[8,"W",10218],[8,"R",10218],[8,"SCL_MAIN_ST_TO_I2C_R",10218],[5,"SCL_MAIN_ST_TIME_OUT_SPEC",10218],[8,"SCL_MAIN_ST_TO_I2C_W",10218],[8,"W",10233],[8,"R",10233],[8,"TIME_R",10233],[5,"SCL_RSTART_SETUP_SPEC",10233],[8,"TIME_W",10233],[8,"W",10248],[8,"R",10248],[8,"SCL_PD_EN_R",10248],[5,"SCL_SP_CONF_SPEC",10248],[8,"SCL_PD_EN_W",10248],[8,"SCL_RST_SLV_EN_R",10248],[8,"SCL_RST_SLV_EN_W",10248],[8,"SCL_RST_SLV_NUM_R",10248],[8,"SCL_RST_SLV_NUM_W",10248],[8,"SDA_PD_EN_R",10248],[8,"SDA_PD_EN_W",10248],[8,"W",10275],[8,"R",10275],[8,"SCL_ST_TO_I2C_R",10275],[5,"SCL_ST_TIME_OUT_SPEC",10275],[8,"SCL_ST_TO_I2C_W",10275],[8,"W",10290],[8,"R",10290],[8,"TIME_R",10290],[5,"SCL_START_HOLD_SPEC",10290],[8,"TIME_W",10290],[8,"W",10305],[8,"R",10305],[8,"TIME_R",10305],[5,"SCL_STOP_HOLD_SPEC",10305],[8,"TIME_W",10305],[8,"W",10320],[8,"R",10320],[8,"TIME_R",10320],[5,"SCL_STOP_SETUP_SPEC",10320],[8,"TIME_W",10320],[8,"W",10335],[8,"R",10335],[8,"SLAVE_BYTE_ACK_CTL_EN_R",10335],[5,"SCL_STRETCH_CONF_SPEC",10335],[8,"SLAVE_BYTE_ACK_CTL_EN_W",10335],[8,"SLAVE_BYTE_ACK_LVL_R",10335],[8,"SLAVE_BYTE_ACK_LVL_W",10335],[8,"SLAVE_SCL_STRETCH_CLR_W",10335],[8,"SLAVE_SCL_STRETCH_EN_R",10335],[8,"SLAVE_SCL_STRETCH_EN_W",10335],[8,"STRETCH_PROTECT_NUM_R",10335],[8,"STRETCH_PROTECT_NUM_W",10335],[8,"W",10364],[8,"R",10364],[8,"TIME_R",10364],[5,"SDA_HOLD_SPEC",10364],[8,"TIME_W",10364],[8,"W",10379],[8,"R",10379],[8,"TIME_R",10379],[5,"SDA_SAMPLE_SPEC",10379],[8,"TIME_W",10379],[8,"R",10394],[8,"ADDR_10BIT_EN_R",10394],[8,"W",10394],[5,"SLAVE_ADDR_SPEC",10394],[8,"ADDR_10BIT_EN_W",10394],[8,"SLAVE_ADDR_R",10394],[8,"SLAVE_ADDR_W",10394],[8,"R",10413],[8,"ARB_LOST_R",10413],[8,"BUS_BUSY_R",10413],[8,"RESP_REC_R",10413],[8,"RXFIFO_CNT_R",10413],[8,"SCL_MAIN_STATE_LAST_R",10413],[8,"SCL_STATE_LAST_R",10413],[8,"SLAVE_ADDRESSED_R",10413],[8,"SLAVE_RW_R",10413],[8,"STRETCH_CAUSE_R",10413],[8,"TXFIFO_CNT_R",10413],[8,"W",10442],[8,"R",10442],[8,"TIME_OUT_EN_R",10442],[5,"TO_SPEC",10442],[8,"TIME_OUT_EN_W",10442],[8,"TIME_OUT_VALUE_R",10442],[8,"TIME_OUT_VALUE_W",10442],[8,"R",10461],[8,"TXFIFO_START_ADDR_R",10461],[8,"CONF_SIGLE_DATA",10472],[8,"DATE",10472],[8,"INT_CLR",10472],[8,"INT_ENA",10472],[8,"INT_RAW",10472],[8,"INT_ST",10472],[8,"LC_HUNG_CONF",10472],[8,"RX_CLKM_CONF",10472],[8,"RX_CLKM_DIV_CONF",10472],[8,"RX_CONF",10472],[8,"RX_CONF1",10472],[8,"RX_TDM_CTRL",10472],[8,"RX_TIMING",10472],[8,"RXEOF_NUM",10472],[8,"STATE",10472],[8,"TX_CLKM_CONF",10472],[8,"TX_CLKM_DIV_CONF",10472],[8,"TX_CONF",10472],[8,"TX_CONF1",10472],[8,"TX_PCM2PDM_CONF",10472],[8,"TX_PCM2PDM_CONF1",10472],[8,"TX_TDM_CTRL",10472],[8,"TX_TIMING",10472],[8,"W",10549],[8,"R",10549],[8,"SINGLE_DATA_R",10549],[5,"CONF_SIGLE_DATA_SPEC",10549],[8,"SINGLE_DATA_W",10549],[8,"W",10564],[8,"R",10564],[8,"DATE_R",10564],[5,"DATE_SPEC",10564],[8,"DATE_W",10564],[8,"W",10579],[5,"INT_CLR_SPEC",10579],[8,"RX_DONE_INT_CLR_W",10579],[8,"RX_HUNG_INT_CLR_W",10579],[8,"TX_DONE_INT_CLR_W",10579],[8,"TX_HUNG_INT_CLR_W",10579],[8,"W",10597],[8,"R",10597],[8,"RX_DONE_INT_ENA_R",10597],[5,"INT_ENA_SPEC",10597],[8,"RX_DONE_INT_ENA_W",10597],[8,"RX_HUNG_INT_ENA_R",10597],[8,"RX_HUNG_INT_ENA_W",10597],[8,"TX_DONE_INT_ENA_R",10597],[8,"TX_DONE_INT_ENA_W",10597],[8,"TX_HUNG_INT_ENA_R",10597],[8,"TX_HUNG_INT_ENA_W",10597],[8,"R",10624],[8,"RX_DONE_INT_RAW_R",10624],[8,"RX_HUNG_INT_RAW_R",10624],[8,"TX_DONE_INT_RAW_R",10624],[8,"TX_HUNG_INT_RAW_R",10624],[8,"R",10641],[8,"RX_DONE_INT_ST_R",10641],[8,"RX_HUNG_INT_ST_R",10641],[8,"TX_DONE_INT_ST_R",10641],[8,"TX_HUNG_INT_ST_R",10641],[8,"W",10658],[8,"R",10658],[8,"LC_FIFO_TIMEOUT_R",10658],[5,"LC_HUNG_CONF_SPEC",10658],[8,"LC_FIFO_TIMEOUT_W",10658],[8,"LC_FIFO_TIMEOUT_ENA_R",10658],[8,"LC_FIFO_TIMEOUT_ENA_W",10658],[8,"LC_FIFO_TIMEOUT_SHIFT_R",10658],[8,"LC_FIFO_TIMEOUT_SHIFT_W",10658],[8,"W",10681],[8,"R",10681],[8,"MCLK_SEL_R",10681],[5,"RX_CLKM_CONF_SPEC",10681],[8,"MCLK_SEL_W",10681],[8,"RX_CLK_ACTIVE_R",10681],[8,"RX_CLK_ACTIVE_W",10681],[8,"RX_CLK_SEL_R",10681],[8,"RX_CLK_SEL_W",10681],[8,"RX_CLKM_DIV_NUM_R",10681],[8,"RX_CLKM_DIV_NUM_W",10681],[8,"W",10708],[8,"R",10708],[8,"RX_CLKM_DIV_X_R",10708],[5,"RX_CLKM_DIV_CONF_SPEC",10708],[8,"RX_CLKM_DIV_X_W",10708],[8,"RX_CLKM_DIV_Y_R",10708],[8,"RX_CLKM_DIV_Y_W",10708],[8,"RX_CLKM_DIV_YN1_R",10708],[8,"RX_CLKM_DIV_YN1_W",10708],[8,"RX_CLKM_DIV_Z_R",10708],[8,"RX_CLKM_DIV_Z_W",10708],[8,"W",10735],[8,"R",10735],[8,"RX_24_FILL_EN_R",10735],[5,"RX_CONF_SPEC",10735],[8,"RX_24_FILL_EN_W",10735],[8,"RX_BIG_ENDIAN_R",10735],[8,"RX_BIG_ENDIAN_W",10735],[8,"RX_BIT_ORDER_R",10735],[8,"RX_BIT_ORDER_W",10735],[8,"RX_FIFO_RESET_W",10735],[8,"RX_LEFT_ALIGN_R",10735],[8,"RX_LEFT_ALIGN_W",10735],[8,"RX_MONO_R",10735],[8,"RX_MONO_W",10735],[8,"RX_MONO_FST_VLD_R",10735],[8,"RX_MONO_FST_VLD_W",10735],[8,"RX_PCM_BYPASS_R",10735],[8,"RX_PCM_BYPASS_W",10735],[8,"RX_PCM_CONF_R",10735],[8,"RX_PCM_CONF_W",10735],[8,"RX_PDM_EN_R",10735],[8,"RX_PDM_EN_W",10735],[8,"RX_RESET_W",10735],[8,"RX_SLAVE_MOD_R",10735],[8,"RX_SLAVE_MOD_W",10735],[8,"RX_START_R",10735],[8,"RX_START_W",10735],[8,"RX_STOP_MODE_R",10735],[8,"RX_STOP_MODE_W",10735],[8,"RX_TDM_EN_R",10735],[8,"RX_TDM_EN_W",10735],[8,"RX_UPDATE_R",10735],[8,"RX_UPDATE_W",10735],[8,"RX_WS_IDLE_POL_R",10735],[8,"RX_WS_IDLE_POL_W",10735],[8,"W",10810],[8,"R",10810],[8,"RX_BCK_DIV_NUM_R",10810],[5,"RX_CONF1_SPEC",10810],[8,"RX_BCK_DIV_NUM_W",10810],[8,"RX_BITS_MOD_R",10810],[8,"RX_BITS_MOD_W",10810],[8,"RX_HALF_SAMPLE_BITS_R",10810],[8,"RX_HALF_SAMPLE_BITS_W",10810],[8,"RX_MSB_SHIFT_R",10810],[8,"RX_MSB_SHIFT_W",10810],[8,"RX_TDM_CHAN_BITS_R",10810],[8,"RX_TDM_CHAN_BITS_W",10810],[8,"RX_TDM_WS_WIDTH_R",10810],[8,"RX_TDM_WS_WIDTH_W",10810],[8,"W",10845],[8,"R",10845],[8,"RX_TDM_CHAN10_EN_R",10845],[5,"RX_TDM_CTRL_SPEC",10845],[8,"RX_TDM_CHAN10_EN_W",10845],[8,"RX_TDM_CHAN11_EN_R",10845],[8,"RX_TDM_CHAN11_EN_W",10845],[8,"RX_TDM_CHAN12_EN_R",10845],[8,"RX_TDM_CHAN12_EN_W",10845],[8,"RX_TDM_CHAN13_EN_R",10845],[8,"RX_TDM_CHAN13_EN_W",10845],[8,"RX_TDM_CHAN14_EN_R",10845],[8,"RX_TDM_CHAN14_EN_W",10845],[8,"RX_TDM_CHAN15_EN_R",10845],[8,"RX_TDM_CHAN15_EN_W",10845],[8,"RX_TDM_CHAN8_EN_R",10845],[8,"RX_TDM_CHAN8_EN_W",10845],[8,"RX_TDM_CHAN9_EN_R",10845],[8,"RX_TDM_CHAN9_EN_W",10845],[8,"RX_TDM_PDM_CHAN0_EN_R",10845],[8,"RX_TDM_PDM_CHAN0_EN_W",10845],[8,"RX_TDM_PDM_CHAN1_EN_R",10845],[8,"RX_TDM_PDM_CHAN1_EN_W",10845],[8,"RX_TDM_PDM_CHAN2_EN_R",10845],[8,"RX_TDM_PDM_CHAN2_EN_W",10845],[8,"RX_TDM_PDM_CHAN3_EN_R",10845],[8,"RX_TDM_PDM_CHAN3_EN_W",10845],[8,"RX_TDM_PDM_CHAN4_EN_R",10845],[8,"RX_TDM_PDM_CHAN4_EN_W",10845],[8,"RX_TDM_PDM_CHAN5_EN_R",10845],[8,"RX_TDM_PDM_CHAN5_EN_W",10845],[8,"RX_TDM_PDM_CHAN6_EN_R",10845],[8,"RX_TDM_PDM_CHAN6_EN_W",10845],[8,"RX_TDM_PDM_CHAN7_EN_R",10845],[8,"RX_TDM_PDM_CHAN7_EN_W",10845],[8,"RX_TDM_TOT_CHAN_NUM_R",10845],[8,"RX_TDM_TOT_CHAN_NUM_W",10845],[8,"W",10924],[8,"R",10924],[8,"RX_BCK_IN_DM_R",10924],[5,"RX_TIMING_SPEC",10924],[8,"RX_BCK_IN_DM_W",10924],[8,"RX_BCK_OUT_DM_R",10924],[8,"RX_BCK_OUT_DM_W",10924],[8,"RX_SD_IN_DM_R",10924],[8,"RX_SD_IN_DM_W",10924],[8,"RX_WS_IN_DM_R",10924],[8,"RX_WS_IN_DM_W",10924],[8,"RX_WS_OUT_DM_R",10924],[8,"RX_WS_OUT_DM_W",10924],[8,"W",10955],[8,"R",10955],[8,"RX_EOF_NUM_R",10955],[5,"RXEOF_NUM_SPEC",10955],[8,"RX_EOF_NUM_W",10955],[8,"R",10970],[8,"TX_IDLE_R",10970],[8,"W",10981],[8,"R",10981],[8,"CLK_EN_R",10981],[5,"TX_CLKM_CONF_SPEC",10981],[8,"CLK_EN_W",10981],[8,"TX_CLK_ACTIVE_R",10981],[8,"TX_CLK_ACTIVE_W",10981],[8,"TX_CLK_SEL_R",10981],[8,"TX_CLK_SEL_W",10981],[8,"TX_CLKM_DIV_NUM_R",10981],[8,"TX_CLKM_DIV_NUM_W",10981],[8,"W",11008],[8,"R",11008],[8,"TX_CLKM_DIV_X_R",11008],[5,"TX_CLKM_DIV_CONF_SPEC",11008],[8,"TX_CLKM_DIV_X_W",11008],[8,"TX_CLKM_DIV_Y_R",11008],[8,"TX_CLKM_DIV_Y_W",11008],[8,"TX_CLKM_DIV_YN1_R",11008],[8,"TX_CLKM_DIV_YN1_W",11008],[8,"TX_CLKM_DIV_Z_R",11008],[8,"TX_CLKM_DIV_Z_W",11008],[8,"W",11035],[8,"R",11035],[8,"SIG_LOOPBACK_R",11035],[5,"TX_CONF_SPEC",11035],[8,"SIG_LOOPBACK_W",11035],[8,"TX_24_FILL_EN_R",11035],[8,"TX_24_FILL_EN_W",11035],[8,"TX_BIG_ENDIAN_R",11035],[8,"TX_BIG_ENDIAN_W",11035],[8,"TX_BIT_ORDER_R",11035],[8,"TX_BIT_ORDER_W",11035],[8,"TX_CHAN_EQUAL_R",11035],[8,"TX_CHAN_EQUAL_W",11035],[8,"TX_CHAN_MOD_R",11035],[8,"TX_CHAN_MOD_W",11035],[8,"TX_FIFO_RESET_W",11035],[8,"TX_LEFT_ALIGN_R",11035],[8,"TX_LEFT_ALIGN_W",11035],[8,"TX_MONO_R",11035],[8,"TX_MONO_W",11035],[8,"TX_MONO_FST_VLD_R",11035],[8,"TX_MONO_FST_VLD_W",11035],[8,"TX_PCM_BYPASS_R",11035],[8,"TX_PCM_BYPASS_W",11035],[8,"TX_PCM_CONF_R",11035],[8,"TX_PCM_CONF_W",11035],[8,"TX_PDM_EN_R",11035],[8,"TX_PDM_EN_W",11035],[8,"TX_RESET_W",11035],[8,"TX_SLAVE_MOD_R",11035],[8,"TX_SLAVE_MOD_W",11035],[8,"TX_START_R",11035],[8,"TX_START_W",11035],[8,"TX_STOP_EN_R",11035],[8,"TX_STOP_EN_W",11035],[8,"TX_TDM_EN_R",11035],[8,"TX_TDM_EN_W",11035],[8,"TX_UPDATE_R",11035],[8,"TX_UPDATE_W",11035],[8,"TX_WS_IDLE_POL_R",11035],[8,"TX_WS_IDLE_POL_W",11035],[8,"W",11122],[8,"R",11122],[8,"TX_BCK_DIV_NUM_R",11122],[5,"TX_CONF1_SPEC",11122],[8,"TX_BCK_DIV_NUM_W",11122],[8,"TX_BCK_NO_DLY_R",11122],[8,"TX_BCK_NO_DLY_W",11122],[8,"TX_BITS_MOD_R",11122],[8,"TX_BITS_MOD_W",11122],[8,"TX_HALF_SAMPLE_BITS_R",11122],[8,"TX_HALF_SAMPLE_BITS_W",11122],[8,"TX_MSB_SHIFT_R",11122],[8,"TX_MSB_SHIFT_W",11122],[8,"TX_TDM_CHAN_BITS_R",11122],[8,"TX_TDM_CHAN_BITS_W",11122],[8,"TX_TDM_WS_WIDTH_R",11122],[8,"TX_TDM_WS_WIDTH_W",11122],[8,"W",11161],[8,"R",11161],[8,"PCM2PDM_CONV_EN_R",11161],[5,"TX_PCM2PDM_CONF_SPEC",11161],[8,"PCM2PDM_CONV_EN_W",11161],[8,"TX_PDM_DAC_2OUT_EN_R",11161],[8,"TX_PDM_DAC_2OUT_EN_W",11161],[8,"TX_PDM_DAC_MODE_EN_R",11161],[8,"TX_PDM_DAC_MODE_EN_W",11161],[8,"TX_PDM_HP_BYPASS_R",11161],[8,"TX_PDM_HP_BYPASS_W",11161],[8,"TX_PDM_HP_IN_SHIFT_R",11161],[8,"TX_PDM_HP_IN_SHIFT_W",11161],[8,"TX_PDM_LP_IN_SHIFT_R",11161],[8,"TX_PDM_LP_IN_SHIFT_W",11161],[8,"TX_PDM_PRESCALE_R",11161],[8,"TX_PDM_PRESCALE_W",11161],[8,"TX_PDM_SIGMADELTA_DITHER_R",11161],[8,"TX_PDM_SIGMADELTA_DITHER_W",11161],[8,"TX_PDM_SIGMADELTA_DITHER2_R",11161],[8,"TX_PDM_SIGMADELTA_DITHER2_W",11161],[8,"TX_PDM_SIGMADELTA_IN_SHIFT_R",11161],[8,"TX_PDM_SIGMADELTA_IN_SHIFT_W",11161],[8,"TX_PDM_SINC_IN_SHIFT_R",11161],[8,"TX_PDM_SINC_IN_SHIFT_W",11161],[8,"TX_PDM_SINC_OSR2_R",11161],[8,"TX_PDM_SINC_OSR2_W",11161],[8,"W",11220],[8,"R",11220],[8,"TX_IIR_HP_MULT12_0_R",11220],[5,"TX_PCM2PDM_CONF1_SPEC",11220],[8,"TX_IIR_HP_MULT12_0_W",11220],[8,"TX_IIR_HP_MULT12_5_R",11220],[8,"TX_IIR_HP_MULT12_5_W",11220],[8,"TX_PDM_FP_R",11220],[8,"TX_PDM_FP_W",11220],[8,"TX_PDM_FS_R",11220],[8,"TX_PDM_FS_W",11220],[8,"W",11247],[8,"R",11247],[8,"TX_TDM_CHAN0_EN_R",11247],[5,"TX_TDM_CTRL_SPEC",11247],[8,"TX_TDM_CHAN0_EN_W",11247],[8,"TX_TDM_CHAN10_EN_R",11247],[8,"TX_TDM_CHAN10_EN_W",11247],[8,"TX_TDM_CHAN11_EN_R",11247],[8,"TX_TDM_CHAN11_EN_W",11247],[8,"TX_TDM_CHAN12_EN_R",11247],[8,"TX_TDM_CHAN12_EN_W",11247],[8,"TX_TDM_CHAN13_EN_R",11247],[8,"TX_TDM_CHAN13_EN_W",11247],[8,"TX_TDM_CHAN14_EN_R",11247],[8,"TX_TDM_CHAN14_EN_W",11247],[8,"TX_TDM_CHAN15_EN_R",11247],[8,"TX_TDM_CHAN15_EN_W",11247],[8,"TX_TDM_CHAN1_EN_R",11247],[8,"TX_TDM_CHAN1_EN_W",11247],[8,"TX_TDM_CHAN2_EN_R",11247],[8,"TX_TDM_CHAN2_EN_W",11247],[8,"TX_TDM_CHAN3_EN_R",11247],[8,"TX_TDM_CHAN3_EN_W",11247],[8,"TX_TDM_CHAN4_EN_R",11247],[8,"TX_TDM_CHAN4_EN_W",11247],[8,"TX_TDM_CHAN5_EN_R",11247],[8,"TX_TDM_CHAN5_EN_W",11247],[8,"TX_TDM_CHAN6_EN_R",11247],[8,"TX_TDM_CHAN6_EN_W",11247],[8,"TX_TDM_CHAN7_EN_R",11247],[8,"TX_TDM_CHAN7_EN_W",11247],[8,"TX_TDM_CHAN8_EN_R",11247],[8,"TX_TDM_CHAN8_EN_W",11247],[8,"TX_TDM_CHAN9_EN_R",11247],[8,"TX_TDM_CHAN9_EN_W",11247],[8,"TX_TDM_SKIP_MSK_EN_R",11247],[8,"TX_TDM_SKIP_MSK_EN_W",11247],[8,"TX_TDM_TOT_CHAN_NUM_R",11247],[8,"TX_TDM_TOT_CHAN_NUM_W",11247],[8,"W",11330],[8,"R",11330],[8,"TX_BCK_IN_DM_R",11330],[5,"TX_TIMING_SPEC",11330],[8,"TX_BCK_IN_DM_W",11330],[8,"TX_BCK_OUT_DM_R",11330],[8,"TX_BCK_OUT_DM_W",11330],[8,"TX_SD1_OUT_DM_R",11330],[8,"TX_SD1_OUT_DM_W",11330],[8,"TX_SD_OUT_DM_R",11330],[8,"TX_SD_OUT_DM_W",11330],[8,"TX_WS_IN_DM_R",11330],[8,"TX_WS_IN_DM_W",11330],[8,"TX_WS_OUT_DM_R",11330],[8,"TX_WS_OUT_DM_W",11330],[8,"AES_INT_MAP",11365],[8,"APB_ADC_INT_MAP",11365],[8,"APB_CTRL_INTR_MAP",11365],[8,"ASSIST_DEBUG_INTR_MAP",11365],[8,"BACKUP_PMS_VIOLATE_INTR_MAP",11365],[8,"BB_INT_MAP",11365],[8,"BT_BB_INT_MAP",11365],[8,"BT_BB_NMI_MAP",11365],[8,"BT_MAC_INT_MAP",11365],[8,"CACHE_CORE0_ACS_INT_MAP",11365],[8,"CACHE_IA_INT_MAP",11365],[8,"CAN_INT_MAP",11365],[8,"CLOCK_GATE",11365],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP",11365],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP",11365],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP",11365],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP",11365],[8,"CPU_INT_CLEAR",11365],[8,"CPU_INT_EIP_STATUS",11365],[8,"CPU_INT_ENABLE",11365],[8,"CPU_INT_PRI_0",11365],[8,"CPU_INT_PRI_1",11365],[8,"CPU_INT_PRI_10",11365],[8,"CPU_INT_PRI_11",11365],[8,"CPU_INT_PRI_12",11365],[8,"CPU_INT_PRI_13",11365],[8,"CPU_INT_PRI_14",11365],[8,"CPU_INT_PRI_15",11365],[8,"CPU_INT_PRI_16",11365],[8,"CPU_INT_PRI_17",11365],[8,"CPU_INT_PRI_18",11365],[8,"CPU_INT_PRI_19",11365],[8,"CPU_INT_PRI_2",11365],[8,"CPU_INT_PRI_20",11365],[8,"CPU_INT_PRI_21",11365],[8,"CPU_INT_PRI_22",11365],[8,"CPU_INT_PRI_23",11365],[8,"CPU_INT_PRI_24",11365],[8,"CPU_INT_PRI_25",11365],[8,"CPU_INT_PRI_26",11365],[8,"CPU_INT_PRI_27",11365],[8,"CPU_INT_PRI_28",11365],[8,"CPU_INT_PRI_29",11365],[8,"CPU_INT_PRI_3",11365],[8,"CPU_INT_PRI_30",11365],[8,"CPU_INT_PRI_31",11365],[8,"CPU_INT_PRI_4",11365],[8,"CPU_INT_PRI_5",11365],[8,"CPU_INT_PRI_6",11365],[8,"CPU_INT_PRI_7",11365],[8,"CPU_INT_PRI_8",11365],[8,"CPU_INT_PRI_9",11365],[8,"CPU_INT_THRESH",11365],[8,"CPU_INT_TYPE",11365],[8,"CPU_INTR_FROM_CPU_0_MAP",11365],[8,"CPU_INTR_FROM_CPU_1_MAP",11365],[8,"CPU_INTR_FROM_CPU_2_MAP",11365],[8,"CPU_INTR_FROM_CPU_3_MAP",11365],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP",11365],[8,"DMA_CH0_INT_MAP",11365],[8,"DMA_CH1_INT_MAP",11365],[8,"DMA_CH2_INT_MAP",11365],[8,"EFUSE_INT_MAP",11365],[8,"GPIO_INTERRUPT_PRO_MAP",11365],[8,"GPIO_INTERRUPT_PRO_NMI_MAP",11365],[8,"I2C_EXT0_INTR_MAP",11365],[8,"I2C_MST_INT_MAP",11365],[8,"I2S1_INT_MAP",11365],[8,"ICACHE_PRELOAD_INT_MAP",11365],[8,"ICACHE_SYNC_INT_MAP",11365],[8,"INTERRUPT_REG_DATE",11365],[8,"INTR_STATUS_REG_0",11365],[8,"INTR_STATUS_REG_1",11365],[8,"LEDC_INT_MAP",11365],[8,"MAC_INTR_MAP",11365],[8,"MAC_NMI_MAP",11365],[8,"PWR_INTR_MAP",11365],[8,"RMT_INTR_MAP",11365],[8,"RSA_INT_MAP",11365],[8,"RTC_CORE_INTR_MAP",11365],[8,"RWBLE_IRQ_MAP",11365],[8,"RWBLE_NMI_MAP",11365],[8,"RWBT_IRQ_MAP",11365],[8,"RWBT_NMI_MAP",11365],[8,"SHA_INT_MAP",11365],[8,"SLC0_INTR_MAP",11365],[8,"SLC1_INTR_MAP",11365],[8,"SPI_INTR_1_MAP",11365],[8,"SPI_INTR_2_MAP",11365],[8,"SPI_MEM_REJECT_INTR_MAP",11365],[8,"SYSTIMER_TARGET0_INT_MAP",11365],[8,"SYSTIMER_TARGET1_INT_MAP",11365],[8,"SYSTIMER_TARGET2_INT_MAP",11365],[8,"TG1_T0_INT_MAP",11365],[8,"TG1_WDT_INT_MAP",11365],[8,"TG_T0_INT_MAP",11365],[8,"TG_WDT_INT_MAP",11365],[8,"TIMER_INT1_MAP",11365],[8,"TIMER_INT2_MAP",11365],[8,"UART1_INTR_MAP",11365],[8,"UART_INTR_MAP",11365],[8,"UHCI0_INTR_MAP",11365],[8,"USB_INTR_MAP",11365],[8,"R",11682],[8,"AES_INT_MAP_R",11682],[8,"W",11682],[5,"AES_INT_MAP_SPEC",11682],[8,"AES_INT_MAP_W",11682],[8,"R",11697],[8,"APB_ADC_INT_MAP_R",11697],[8,"W",11697],[5,"APB_ADC_INT_MAP_SPEC",11697],[8,"APB_ADC_INT_MAP_W",11697],[8,"R",11712],[8,"APB_CTRL_INTR_MAP_R",11712],[8,"W",11712],[5,"APB_CTRL_INTR_MAP_SPEC",11712],[8,"APB_CTRL_INTR_MAP_W",11712],[8,"R",11727],[8,"ASSIST_DEBUG_INTR_MAP_R",11727],[8,"W",11727],[5,"ASSIST_DEBUG_INTR_MAP_SPEC",11727],[8,"ASSIST_DEBUG_INTR_MAP_W",11727],[8,"R",11742],[8,"BACKUP_PMS_VIOLATE_INTR_MAP_R",11742],[8,"W",11742],[5,"BACKUP_PMS_VIOLATE_INTR_MAP_SPEC",11742],[8,"BACKUP_PMS_VIOLATE_INTR_MAP_W",11742],[8,"R",11757],[8,"BB_INT_MAP_R",11757],[8,"W",11757],[5,"BB_INT_MAP_SPEC",11757],[8,"BB_INT_MAP_W",11757],[8,"W",11772],[8,"R",11772],[8,"BT_BB_INT_MAP_R",11772],[5,"BT_BB_INT_MAP_SPEC",11772],[8,"BT_BB_INT_MAP_W",11772],[8,"W",11787],[8,"R",11787],[8,"BT_BB_NMI_MAP_R",11787],[5,"BT_BB_NMI_MAP_SPEC",11787],[8,"BT_BB_NMI_MAP_W",11787],[8,"W",11802],[8,"R",11802],[8,"BT_MAC_INT_MAP_R",11802],[5,"BT_MAC_INT_MAP_SPEC",11802],[8,"BT_MAC_INT_MAP_W",11802],[8,"W",11817],[8,"R",11817],[8,"CACHE_CORE0_ACS_INT_MAP_R",11817],[5,"CACHE_CORE0_ACS_INT_MAP_SPEC",11817],[8,"CACHE_CORE0_ACS_INT_MAP_W",11817],[8,"W",11832],[8,"R",11832],[8,"CACHE_IA_INT_MAP_R",11832],[5,"CACHE_IA_INT_MAP_SPEC",11832],[8,"CACHE_IA_INT_MAP_W",11832],[8,"W",11847],[8,"R",11847],[8,"CAN_INT_MAP_R",11847],[5,"CAN_INT_MAP_SPEC",11847],[8,"CAN_INT_MAP_W",11847],[8,"W",11862],[8,"R",11862],[8,"REG_CLK_EN_R",11862],[5,"CLOCK_GATE_SPEC",11862],[8,"REG_CLK_EN_W",11862],[8,"W",11877],[8,"R",11877],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_R",11877],[5,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC",11877],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_W",11877],[8,"W",11892],[8,"R",11892],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_R",11892],[5,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC",11892],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_W",11892],[8,"W",11907],[8,"R",11907],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_R",11907],[5,"CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC",11907],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_W",11907],[8,"W",11922],[8,"R",11922],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R",11922],[5,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC",11922],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W",11922],[8,"W",11937],[8,"R",11937],[8,"CPU_INT_CLEAR_R",11937],[5,"CPU_INT_CLEAR_SPEC",11937],[8,"CPU_INT_CLEAR_W",11937],[8,"R",11952],[8,"CPU_INT_EIP_STATUS_R",11952],[8,"W",11963],[8,"R",11963],[8,"CPU_INT_ENABLE_R",11963],[5,"CPU_INT_ENABLE_SPEC",11963],[8,"CPU_INT_ENABLE_W",11963],[8,"W",11978],[8,"R",11978],[8,"CPU_PRI_0_MAP_R",11978],[5,"CPU_INT_PRI_0_SPEC",11978],[8,"CPU_PRI_0_MAP_W",11978],[8,"W",11993],[8,"R",11993],[8,"CPU_PRI_1_MAP_R",11993],[5,"CPU_INT_PRI_1_SPEC",11993],[8,"CPU_PRI_1_MAP_W",11993],[8,"W",12008],[8,"R",12008],[8,"CPU_PRI_10_MAP_R",12008],[5,"CPU_INT_PRI_10_SPEC",12008],[8,"CPU_PRI_10_MAP_W",12008],[8,"W",12023],[8,"R",12023],[8,"CPU_PRI_11_MAP_R",12023],[5,"CPU_INT_PRI_11_SPEC",12023],[8,"CPU_PRI_11_MAP_W",12023],[8,"W",12038],[8,"R",12038],[8,"CPU_PRI_12_MAP_R",12038],[5,"CPU_INT_PRI_12_SPEC",12038],[8,"CPU_PRI_12_MAP_W",12038],[8,"W",12053],[8,"R",12053],[8,"CPU_PRI_13_MAP_R",12053],[5,"CPU_INT_PRI_13_SPEC",12053],[8,"CPU_PRI_13_MAP_W",12053],[8,"W",12068],[8,"R",12068],[8,"CPU_PRI_14_MAP_R",12068],[5,"CPU_INT_PRI_14_SPEC",12068],[8,"CPU_PRI_14_MAP_W",12068],[8,"W",12083],[8,"R",12083],[8,"CPU_PRI_15_MAP_R",12083],[5,"CPU_INT_PRI_15_SPEC",12083],[8,"CPU_PRI_15_MAP_W",12083],[8,"W",12098],[8,"R",12098],[8,"CPU_PRI_16_MAP_R",12098],[5,"CPU_INT_PRI_16_SPEC",12098],[8,"CPU_PRI_16_MAP_W",12098],[8,"W",12113],[8,"R",12113],[8,"CPU_PRI_17_MAP_R",12113],[5,"CPU_INT_PRI_17_SPEC",12113],[8,"CPU_PRI_17_MAP_W",12113],[8,"W",12128],[8,"R",12128],[8,"CPU_PRI_18_MAP_R",12128],[5,"CPU_INT_PRI_18_SPEC",12128],[8,"CPU_PRI_18_MAP_W",12128],[8,"W",12143],[8,"R",12143],[8,"CPU_PRI_19_MAP_R",12143],[5,"CPU_INT_PRI_19_SPEC",12143],[8,"CPU_PRI_19_MAP_W",12143],[8,"W",12158],[8,"R",12158],[8,"CPU_PRI_2_MAP_R",12158],[5,"CPU_INT_PRI_2_SPEC",12158],[8,"CPU_PRI_2_MAP_W",12158],[8,"W",12173],[8,"R",12173],[8,"CPU_PRI_20_MAP_R",12173],[5,"CPU_INT_PRI_20_SPEC",12173],[8,"CPU_PRI_20_MAP_W",12173],[8,"W",12188],[8,"R",12188],[8,"CPU_PRI_21_MAP_R",12188],[5,"CPU_INT_PRI_21_SPEC",12188],[8,"CPU_PRI_21_MAP_W",12188],[8,"W",12203],[8,"R",12203],[8,"CPU_PRI_22_MAP_R",12203],[5,"CPU_INT_PRI_22_SPEC",12203],[8,"CPU_PRI_22_MAP_W",12203],[8,"W",12218],[8,"R",12218],[8,"CPU_PRI_23_MAP_R",12218],[5,"CPU_INT_PRI_23_SPEC",12218],[8,"CPU_PRI_23_MAP_W",12218],[8,"W",12233],[8,"R",12233],[8,"CPU_PRI_24_MAP_R",12233],[5,"CPU_INT_PRI_24_SPEC",12233],[8,"CPU_PRI_24_MAP_W",12233],[8,"W",12248],[8,"R",12248],[8,"CPU_PRI_25_MAP_R",12248],[5,"CPU_INT_PRI_25_SPEC",12248],[8,"CPU_PRI_25_MAP_W",12248],[8,"W",12263],[8,"R",12263],[8,"CPU_PRI_26_MAP_R",12263],[5,"CPU_INT_PRI_26_SPEC",12263],[8,"CPU_PRI_26_MAP_W",12263],[8,"W",12278],[8,"R",12278],[8,"CPU_PRI_27_MAP_R",12278],[5,"CPU_INT_PRI_27_SPEC",12278],[8,"CPU_PRI_27_MAP_W",12278],[8,"W",12293],[8,"R",12293],[8,"CPU_PRI_28_MAP_R",12293],[5,"CPU_INT_PRI_28_SPEC",12293],[8,"CPU_PRI_28_MAP_W",12293],[8,"W",12308],[8,"R",12308],[8,"CPU_PRI_29_MAP_R",12308],[5,"CPU_INT_PRI_29_SPEC",12308],[8,"CPU_PRI_29_MAP_W",12308],[8,"W",12323],[8,"R",12323],[8,"CPU_PRI_3_MAP_R",12323],[5,"CPU_INT_PRI_3_SPEC",12323],[8,"CPU_PRI_3_MAP_W",12323],[8,"W",12338],[8,"R",12338],[8,"CPU_PRI_30_MAP_R",12338],[5,"CPU_INT_PRI_30_SPEC",12338],[8,"CPU_PRI_30_MAP_W",12338],[8,"W",12353],[8,"R",12353],[8,"CPU_PRI_31_MAP_R",12353],[5,"CPU_INT_PRI_31_SPEC",12353],[8,"CPU_PRI_31_MAP_W",12353],[8,"W",12368],[8,"R",12368],[8,"CPU_PRI_4_MAP_R",12368],[5,"CPU_INT_PRI_4_SPEC",12368],[8,"CPU_PRI_4_MAP_W",12368],[8,"W",12383],[8,"R",12383],[8,"CPU_PRI_5_MAP_R",12383],[5,"CPU_INT_PRI_5_SPEC",12383],[8,"CPU_PRI_5_MAP_W",12383],[8,"W",12398],[8,"R",12398],[8,"CPU_PRI_6_MAP_R",12398],[5,"CPU_INT_PRI_6_SPEC",12398],[8,"CPU_PRI_6_MAP_W",12398],[8,"W",12413],[8,"R",12413],[8,"CPU_PRI_7_MAP_R",12413],[5,"CPU_INT_PRI_7_SPEC",12413],[8,"CPU_PRI_7_MAP_W",12413],[8,"W",12428],[8,"R",12428],[8,"CPU_PRI_8_MAP_R",12428],[5,"CPU_INT_PRI_8_SPEC",12428],[8,"CPU_PRI_8_MAP_W",12428],[8,"W",12443],[8,"R",12443],[8,"CPU_PRI_9_MAP_R",12443],[5,"CPU_INT_PRI_9_SPEC",12443],[8,"CPU_PRI_9_MAP_W",12443],[8,"W",12458],[8,"R",12458],[8,"CPU_INT_THRESH_R",12458],[5,"CPU_INT_THRESH_SPEC",12458],[8,"CPU_INT_THRESH_W",12458],[8,"W",12473],[8,"R",12473],[8,"CPU_INT_TYPE_R",12473],[5,"CPU_INT_TYPE_SPEC",12473],[8,"CPU_INT_TYPE_W",12473],[8,"W",12488],[8,"R",12488],[8,"CPU_INTR_FROM_CPU_0_MAP_R",12488],[5,"CPU_INTR_FROM_CPU_0_MAP_SPEC",12488],[8,"CPU_INTR_FROM_CPU_0_MAP_W",12488],[8,"W",12503],[8,"R",12503],[8,"CPU_INTR_FROM_CPU_1_MAP_R",12503],[5,"CPU_INTR_FROM_CPU_1_MAP_SPEC",12503],[8,"CPU_INTR_FROM_CPU_1_MAP_W",12503],[8,"W",12518],[8,"R",12518],[8,"CPU_INTR_FROM_CPU_2_MAP_R",12518],[5,"CPU_INTR_FROM_CPU_2_MAP_SPEC",12518],[8,"CPU_INTR_FROM_CPU_2_MAP_W",12518],[8,"W",12533],[8,"R",12533],[8,"CPU_INTR_FROM_CPU_3_MAP_R",12533],[5,"CPU_INTR_FROM_CPU_3_MAP_SPEC",12533],[8,"CPU_INTR_FROM_CPU_3_MAP_W",12533],[8,"W",12548],[8,"R",12548],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_R",12548],[5,"DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_SPEC",12548],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_W",12548],[8,"W",12563],[8,"R",12563],[8,"DMA_CH0_INT_MAP_R",12563],[5,"DMA_CH0_INT_MAP_SPEC",12563],[8,"DMA_CH0_INT_MAP_W",12563],[8,"W",12578],[8,"R",12578],[8,"DMA_CH1_INT_MAP_R",12578],[5,"DMA_CH1_INT_MAP_SPEC",12578],[8,"DMA_CH1_INT_MAP_W",12578],[8,"W",12593],[8,"R",12593],[8,"DMA_CH2_INT_MAP_R",12593],[5,"DMA_CH2_INT_MAP_SPEC",12593],[8,"DMA_CH2_INT_MAP_W",12593],[8,"W",12608],[8,"R",12608],[8,"EFUSE_INT_MAP_R",12608],[5,"EFUSE_INT_MAP_SPEC",12608],[8,"EFUSE_INT_MAP_W",12608],[8,"W",12623],[8,"R",12623],[8,"GPIO_INTERRUPT_PRO_MAP_R",12623],[5,"GPIO_INTERRUPT_PRO_MAP_SPEC",12623],[8,"GPIO_INTERRUPT_PRO_MAP_W",12623],[8,"W",12638],[8,"R",12638],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_R",12638],[5,"GPIO_INTERRUPT_PRO_NMI_MAP_SPEC",12638],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_W",12638],[8,"W",12653],[8,"R",12653],[8,"I2C_EXT0_INTR_MAP_R",12653],[5,"I2C_EXT0_INTR_MAP_SPEC",12653],[8,"I2C_EXT0_INTR_MAP_W",12653],[8,"W",12668],[8,"R",12668],[8,"I2C_MST_INT_MAP_R",12668],[5,"I2C_MST_INT_MAP_SPEC",12668],[8,"I2C_MST_INT_MAP_W",12668],[8,"W",12683],[8,"R",12683],[8,"I2S1_INT_MAP_R",12683],[5,"I2S1_INT_MAP_SPEC",12683],[8,"I2S1_INT_MAP_W",12683],[8,"W",12698],[8,"R",12698],[8,"ICACHE_PRELOAD_INT_MAP_R",12698],[5,"ICACHE_PRELOAD_INT_MAP_SPEC",12698],[8,"ICACHE_PRELOAD_INT_MAP_W",12698],[8,"W",12713],[8,"R",12713],[8,"ICACHE_SYNC_INT_MAP_R",12713],[5,"ICACHE_SYNC_INT_MAP_SPEC",12713],[8,"ICACHE_SYNC_INT_MAP_W",12713],[8,"W",12728],[8,"R",12728],[8,"INTERRUPT_REG_DATE_R",12728],[5,"INTERRUPT_REG_DATE_SPEC",12728],[8,"INTERRUPT_REG_DATE_W",12728],[8,"R",12743],[8,"INTR_STATUS_0_R",12743],[8,"R",12754],[8,"INTR_STATUS_1_R",12754],[8,"W",12765],[8,"R",12765],[8,"LEDC_INT_MAP_R",12765],[5,"LEDC_INT_MAP_SPEC",12765],[8,"LEDC_INT_MAP_W",12765],[8,"W",12780],[8,"R",12780],[8,"MAC_INTR_MAP_R",12780],[5,"MAC_INTR_MAP_SPEC",12780],[8,"MAC_INTR_MAP_W",12780],[8,"W",12795],[8,"R",12795],[8,"MAC_NMI_MAP_R",12795],[5,"MAC_NMI_MAP_SPEC",12795],[8,"MAC_NMI_MAP_W",12795],[8,"W",12810],[8,"R",12810],[8,"PWR_INTR_MAP_R",12810],[5,"PWR_INTR_MAP_SPEC",12810],[8,"PWR_INTR_MAP_W",12810],[8,"W",12825],[8,"R",12825],[8,"RMT_INTR_MAP_R",12825],[5,"RMT_INTR_MAP_SPEC",12825],[8,"RMT_INTR_MAP_W",12825],[8,"W",12840],[8,"R",12840],[8,"RSA_INT_MAP_R",12840],[5,"RSA_INT_MAP_SPEC",12840],[8,"RSA_INT_MAP_W",12840],[8,"W",12855],[8,"R",12855],[8,"RTC_CORE_INTR_MAP_R",12855],[5,"RTC_CORE_INTR_MAP_SPEC",12855],[8,"RTC_CORE_INTR_MAP_W",12855],[8,"W",12870],[8,"R",12870],[8,"RWBLE_IRQ_MAP_R",12870],[5,"RWBLE_IRQ_MAP_SPEC",12870],[8,"RWBLE_IRQ_MAP_W",12870],[8,"W",12885],[8,"R",12885],[8,"RWBLE_NMI_MAP_R",12885],[5,"RWBLE_NMI_MAP_SPEC",12885],[8,"RWBLE_NMI_MAP_W",12885],[8,"W",12900],[8,"R",12900],[8,"RWBT_IRQ_MAP_R",12900],[5,"RWBT_IRQ_MAP_SPEC",12900],[8,"RWBT_IRQ_MAP_W",12900],[8,"W",12915],[8,"R",12915],[8,"RWBT_NMI_MAP_R",12915],[5,"RWBT_NMI_MAP_SPEC",12915],[8,"RWBT_NMI_MAP_W",12915],[8,"W",12930],[8,"R",12930],[8,"SHA_INT_MAP_R",12930],[5,"SHA_INT_MAP_SPEC",12930],[8,"SHA_INT_MAP_W",12930],[8,"W",12945],[8,"R",12945],[8,"SLC0_INTR_MAP_R",12945],[5,"SLC0_INTR_MAP_SPEC",12945],[8,"SLC0_INTR_MAP_W",12945],[8,"W",12960],[8,"R",12960],[8,"SLC1_INTR_MAP_R",12960],[5,"SLC1_INTR_MAP_SPEC",12960],[8,"SLC1_INTR_MAP_W",12960],[8,"W",12975],[8,"R",12975],[8,"SPI_INTR_1_MAP_R",12975],[5,"SPI_INTR_1_MAP_SPEC",12975],[8,"SPI_INTR_1_MAP_W",12975],[8,"W",12990],[8,"R",12990],[8,"SPI_INTR_2_MAP_R",12990],[5,"SPI_INTR_2_MAP_SPEC",12990],[8,"SPI_INTR_2_MAP_W",12990],[8,"W",13005],[8,"R",13005],[8,"SPI_MEM_REJECT_INTR_MAP_R",13005],[5,"SPI_MEM_REJECT_INTR_MAP_SPEC",13005],[8,"SPI_MEM_REJECT_INTR_MAP_W",13005],[8,"W",13020],[8,"R",13020],[8,"SYSTIMER_TARGET0_INT_MAP_R",13020],[5,"SYSTIMER_TARGET0_INT_MAP_SPEC",13020],[8,"SYSTIMER_TARGET0_INT_MAP_W",13020],[8,"W",13035],[8,"R",13035],[8,"SYSTIMER_TARGET1_INT_MAP_R",13035],[5,"SYSTIMER_TARGET1_INT_MAP_SPEC",13035],[8,"SYSTIMER_TARGET1_INT_MAP_W",13035],[8,"W",13050],[8,"R",13050],[8,"SYSTIMER_TARGET2_INT_MAP_R",13050],[5,"SYSTIMER_TARGET2_INT_MAP_SPEC",13050],[8,"SYSTIMER_TARGET2_INT_MAP_W",13050],[8,"W",13065],[8,"R",13065],[8,"TG1_T0_INT_MAP_R",13065],[5,"TG1_T0_INT_MAP_SPEC",13065],[8,"TG1_T0_INT_MAP_W",13065],[8,"W",13080],[8,"R",13080],[8,"TG1_WDT_INT_MAP_R",13080],[5,"TG1_WDT_INT_MAP_SPEC",13080],[8,"TG1_WDT_INT_MAP_W",13080],[8,"W",13095],[8,"R",13095],[8,"TG_T0_INT_MAP_R",13095],[5,"TG_T0_INT_MAP_SPEC",13095],[8,"TG_T0_INT_MAP_W",13095],[8,"W",13110],[8,"R",13110],[8,"TG_WDT_INT_MAP_R",13110],[5,"TG_WDT_INT_MAP_SPEC",13110],[8,"TG_WDT_INT_MAP_W",13110],[8,"W",13125],[8,"R",13125],[8,"TIMER_INT1_MAP_R",13125],[5,"TIMER_INT1_MAP_SPEC",13125],[8,"TIMER_INT1_MAP_W",13125],[8,"W",13140],[8,"R",13140],[8,"TIMER_INT2_MAP_R",13140],[5,"TIMER_INT2_MAP_SPEC",13140],[8,"TIMER_INT2_MAP_W",13140],[8,"W",13155],[8,"R",13155],[8,"UART1_INTR_MAP_R",13155],[5,"UART1_INTR_MAP_SPEC",13155],[8,"UART1_INTR_MAP_W",13155],[8,"W",13170],[8,"R",13170],[8,"UART_INTR_MAP_R",13170],[5,"UART_INTR_MAP_SPEC",13170],[8,"UART_INTR_MAP_W",13170],[8,"W",13185],[8,"R",13185],[8,"UHCI0_INTR_MAP_R",13185],[5,"UHCI0_INTR_MAP_SPEC",13185],[8,"UHCI0_INTR_MAP_W",13185],[8,"W",13200],[8,"R",13200],[8,"USB_INTR_MAP_R",13200],[5,"USB_INTR_MAP_SPEC",13200],[8,"USB_INTR_MAP_W",13200],[8,"DATE",13215],[8,"GPIO",13215],[8,"PIN_CTRL",13215],[8,"W",13233],[8,"R",13233],[8,"REG_DATE_R",13233],[5,"DATE_SPEC",13233],[8,"REG_DATE_W",13233],[8,"W",13248],[8,"R",13248],[8,"FILTER_EN_R",13248],[5,"GPIO_SPEC",13248],[8,"FILTER_EN_W",13248],[8,"FUN_DRV_R",13248],[8,"FUN_DRV_W",13248],[8,"FUN_IE_R",13248],[8,"FUN_IE_W",13248],[8,"FUN_WPD_R",13248],[8,"FUN_WPD_W",13248],[8,"FUN_WPU_R",13248],[8,"FUN_WPU_W",13248],[8,"MCU_IE_R",13248],[8,"MCU_IE_W",13248],[8,"MCU_OE_R",13248],[8,"MCU_OE_W",13248],[8,"MCU_SEL_R",13248],[8,"MCU_SEL_W",13248],[8,"MCU_WPD_R",13248],[8,"MCU_WPD_W",13248],[8,"MCU_WPU_R",13248],[8,"MCU_WPU_W",13248],[8,"SLP_SEL_R",13248],[8,"SLP_SEL_W",13248],[8,"W",13303],[8,"R",13303],[8,"CLK_OUT1_R",13303],[5,"PIN_CTRL_SPEC",13303],[8,"CLK_OUT1_W",13303],[8,"CLK_OUT2_R",13303],[8,"CLK_OUT2_W",13303],[8,"CLK_OUT3_R",13303],[8,"CLK_OUT3_W",13303],[8,"CH_CONF0",13326],[8,"CH_CONF1",13326],[8,"CH_DUTY",13326],[8,"CH_DUTY_R",13326],[8,"CH_HPOINT",13326],[8,"CONF",13326],[8,"DATE",13326],[8,"INT_CLR",13326],[8,"INT_ENA",13326],[8,"INT_RAW",13326],[8,"INT_ST",13326],[8,"TIMER_CONF",13326],[8,"TIMER_VALUE",13326],[8,"W",13418],[8,"R",13418],[8,"IDLE_LV_R",13418],[5,"CH_CONF0_SPEC",13418],[8,"IDLE_LV_W",13418],[8,"OVF_CNT_EN_R",13418],[8,"OVF_CNT_EN_W",13418],[8,"OVF_CNT_RESET_W",13418],[8,"OVF_NUM_R",13418],[8,"OVF_NUM_W",13418],[8,"PARA_UP_W",13418],[8,"SIG_OUT_EN_R",13418],[8,"SIG_OUT_EN_W",13418],[8,"TIMER_SEL_R",13418],[8,"TIMER_SEL_W",13418],[8,"W",13453],[8,"R",13453],[8,"DUTY_CYCLE_R",13453],[5,"CH_CONF1_SPEC",13453],[8,"DUTY_CYCLE_W",13453],[8,"DUTY_INC_R",13453],[8,"DUTY_INC_W",13453],[8,"DUTY_NUM_R",13453],[8,"DUTY_NUM_W",13453],[8,"DUTY_SCALE_R",13453],[8,"DUTY_SCALE_W",13453],[8,"DUTY_START_R",13453],[8,"DUTY_START_W",13453],[8,"W",13484],[8,"R",13484],[8,"DUTY_R",13484],[5,"CH_DUTY_SPEC",13484],[8,"DUTY_W",13484],[8,"R",13499],[8,"DUTY_R_R",13499],[8,"W",13510],[8,"R",13510],[8,"HPOINT_R",13510],[5,"CH_HPOINT_SPEC",13510],[8,"HPOINT_W",13510],[8,"R",13525],[8,"APB_CLK_SEL_R",13525],[8,"W",13525],[5,"CONF_SPEC",13525],[8,"APB_CLK_SEL_W",13525],[8,"CLK_EN_R",13525],[8,"CLK_EN_W",13525],[8,"W",13544],[8,"R",13544],[8,"LEDC_DATE_R",13544],[5,"DATE_SPEC",13544],[8,"LEDC_DATE_W",13544],[8,"W",13559],[5,"INT_CLR_SPEC",13559],[8,"DUTY_CHNG_END_LSCH0_INT_CLR_W",13559],[8,"DUTY_CHNG_END_LSCH1_INT_CLR_W",13559],[8,"DUTY_CHNG_END_LSCH2_INT_CLR_W",13559],[8,"DUTY_CHNG_END_LSCH3_INT_CLR_W",13559],[8,"DUTY_CHNG_END_LSCH4_INT_CLR_W",13559],[8,"DUTY_CHNG_END_LSCH5_INT_CLR_W",13559],[8,"LSTIMER0_OVF_INT_CLR_W",13559],[8,"LSTIMER1_OVF_INT_CLR_W",13559],[8,"LSTIMER2_OVF_INT_CLR_W",13559],[8,"LSTIMER3_OVF_INT_CLR_W",13559],[8,"OVF_CNT_LSCH0_INT_CLR_W",13559],[8,"OVF_CNT_LSCH1_INT_CLR_W",13559],[8,"OVF_CNT_LSCH2_INT_CLR_W",13559],[8,"OVF_CNT_LSCH3_INT_CLR_W",13559],[8,"OVF_CNT_LSCH4_INT_CLR_W",13559],[8,"OVF_CNT_LSCH5_INT_CLR_W",13559],[8,"W",13601],[8,"R",13601],[8,"DUTY_CHNG_END_LSCH0_INT_ENA_R",13601],[5,"INT_ENA_SPEC",13601],[8,"DUTY_CHNG_END_LSCH0_INT_ENA_W",13601],[8,"DUTY_CHNG_END_LSCH1_INT_ENA_R",13601],[8,"DUTY_CHNG_END_LSCH1_INT_ENA_W",13601],[8,"DUTY_CHNG_END_LSCH2_INT_ENA_R",13601],[8,"DUTY_CHNG_END_LSCH2_INT_ENA_W",13601],[8,"DUTY_CHNG_END_LSCH3_INT_ENA_R",13601],[8,"DUTY_CHNG_END_LSCH3_INT_ENA_W",13601],[8,"DUTY_CHNG_END_LSCH4_INT_ENA_R",13601],[8,"DUTY_CHNG_END_LSCH4_INT_ENA_W",13601],[8,"DUTY_CHNG_END_LSCH5_INT_ENA_R",13601],[8,"DUTY_CHNG_END_LSCH5_INT_ENA_W",13601],[8,"LSTIMER0_OVF_INT_ENA_R",13601],[8,"LSTIMER0_OVF_INT_ENA_W",13601],[8,"LSTIMER1_OVF_INT_ENA_R",13601],[8,"LSTIMER1_OVF_INT_ENA_W",13601],[8,"LSTIMER2_OVF_INT_ENA_R",13601],[8,"LSTIMER2_OVF_INT_ENA_W",13601],[8,"LSTIMER3_OVF_INT_ENA_R",13601],[8,"LSTIMER3_OVF_INT_ENA_W",13601],[8,"OVF_CNT_LSCH0_INT_ENA_R",13601],[8,"OVF_CNT_LSCH0_INT_ENA_W",13601],[8,"OVF_CNT_LSCH1_INT_ENA_R",13601],[8,"OVF_CNT_LSCH1_INT_ENA_W",13601],[8,"OVF_CNT_LSCH2_INT_ENA_R",13601],[8,"OVF_CNT_LSCH2_INT_ENA_W",13601],[8,"OVF_CNT_LSCH3_INT_ENA_R",13601],[8,"OVF_CNT_LSCH3_INT_ENA_W",13601],[8,"OVF_CNT_LSCH4_INT_ENA_R",13601],[8,"OVF_CNT_LSCH4_INT_ENA_W",13601],[8,"OVF_CNT_LSCH5_INT_ENA_R",13601],[8,"OVF_CNT_LSCH5_INT_ENA_W",13601],[8,"W",13676],[8,"R",13676],[8,"DUTY_CHNG_END_LSCH0_INT_RAW_R",13676],[5,"INT_RAW_SPEC",13676],[8,"DUTY_CHNG_END_LSCH0_INT_RAW_W",13676],[8,"DUTY_CHNG_END_LSCH1_INT_RAW_R",13676],[8,"DUTY_CHNG_END_LSCH1_INT_RAW_W",13676],[8,"DUTY_CHNG_END_LSCH2_INT_RAW_R",13676],[8,"DUTY_CHNG_END_LSCH2_INT_RAW_W",13676],[8,"DUTY_CHNG_END_LSCH3_INT_RAW_R",13676],[8,"DUTY_CHNG_END_LSCH3_INT_RAW_W",13676],[8,"DUTY_CHNG_END_LSCH4_INT_RAW_R",13676],[8,"DUTY_CHNG_END_LSCH4_INT_RAW_W",13676],[8,"DUTY_CHNG_END_LSCH5_INT_RAW_R",13676],[8,"DUTY_CHNG_END_LSCH5_INT_RAW_W",13676],[8,"LSTIMER0_OVF_INT_RAW_R",13676],[8,"LSTIMER0_OVF_INT_RAW_W",13676],[8,"LSTIMER1_OVF_INT_RAW_R",13676],[8,"LSTIMER1_OVF_INT_RAW_W",13676],[8,"LSTIMER2_OVF_INT_RAW_R",13676],[8,"LSTIMER2_OVF_INT_RAW_W",13676],[8,"LSTIMER3_OVF_INT_RAW_R",13676],[8,"LSTIMER3_OVF_INT_RAW_W",13676],[8,"OVF_CNT_LSCH0_INT_RAW_R",13676],[8,"OVF_CNT_LSCH0_INT_RAW_W",13676],[8,"OVF_CNT_LSCH1_INT_RAW_R",13676],[8,"OVF_CNT_LSCH1_INT_RAW_W",13676],[8,"OVF_CNT_LSCH2_INT_RAW_R",13676],[8,"OVF_CNT_LSCH2_INT_RAW_W",13676],[8,"OVF_CNT_LSCH3_INT_RAW_R",13676],[8,"OVF_CNT_LSCH3_INT_RAW_W",13676],[8,"OVF_CNT_LSCH4_INT_RAW_R",13676],[8,"OVF_CNT_LSCH4_INT_RAW_W",13676],[8,"OVF_CNT_LSCH5_INT_RAW_R",13676],[8,"OVF_CNT_LSCH5_INT_RAW_W",13676],[8,"R",13751],[8,"DUTY_CHNG_END_LSCH0_INT_ST_R",13751],[8,"DUTY_CHNG_END_LSCH1_INT_ST_R",13751],[8,"DUTY_CHNG_END_LSCH2_INT_ST_R",13751],[8,"DUTY_CHNG_END_LSCH3_INT_ST_R",13751],[8,"DUTY_CHNG_END_LSCH4_INT_ST_R",13751],[8,"DUTY_CHNG_END_LSCH5_INT_ST_R",13751],[8,"LSTIMER0_OVF_INT_ST_R",13751],[8,"LSTIMER1_OVF_INT_ST_R",13751],[8,"LSTIMER2_OVF_INT_ST_R",13751],[8,"LSTIMER3_OVF_INT_ST_R",13751],[8,"OVF_CNT_LSCH0_INT_ST_R",13751],[8,"OVF_CNT_LSCH1_INT_ST_R",13751],[8,"OVF_CNT_LSCH2_INT_ST_R",13751],[8,"OVF_CNT_LSCH3_INT_ST_R",13751],[8,"OVF_CNT_LSCH4_INT_ST_R",13751],[8,"OVF_CNT_LSCH5_INT_ST_R",13751],[8,"W",13792],[8,"R",13792],[8,"CLK_DIV_R",13792],[5,"TIMER_CONF_SPEC",13792],[8,"CLK_DIV_W",13792],[8,"DUTY_RES_R",13792],[8,"DUTY_RES_W",13792],[8,"PARA_UP_W",13792],[8,"PAUSE_R",13792],[8,"PAUSE_W",13792],[8,"RST_R",13792],[8,"RST_W",13792],[8,"TICK_SEL_R",13792],[8,"TICK_SEL_W",13792],[8,"R",13825],[8,"CNT_R",13825],[8,"CH_TX_CONF0",13836],[8,"CH_TX_LIM",13836],[8,"CH_TX_STATUS",13836],[8,"CHCARRIER_DUTY",13836],[8,"CHDATA",13836],[8,"CH_RX_CARRIER_RM",13836],[8,"CH_RX_CONF0",13836],[8,"CH_RX_CONF1",13836],[8,"CH_RX_LIM",13836],[8,"CH_RX_STATUS",13836],[8,"DATE",13836],[8,"INT_CLR",13836],[8,"INT_ENA",13836],[8,"INT_RAW",13836],[8,"INT_ST",13836],[8,"REF_CNT_RST",13836],[8,"SYS_CONF",13836],[8,"TX_SIM",13836],[8,"W",13930],[8,"R",13930],[8,"CARRIER_HIGH_THRES_R",13930],[5,"CH_RX_CARRIER_RM_SPEC",13930],[8,"CARRIER_HIGH_THRES_W",13930],[8,"CARRIER_LOW_THRES_R",13930],[8,"CARRIER_LOW_THRES_W",13930],[8,"W",13949],[8,"R",13949],[8,"CARRIER_EN_R",13949],[5,"CH_RX_CONF0_SPEC",13949],[8,"CARRIER_EN_W",13949],[8,"CARRIER_OUT_LV_R",13949],[8,"CARRIER_OUT_LV_W",13949],[8,"DIV_CNT_R",13949],[8,"DIV_CNT_W",13949],[8,"IDLE_THRES_R",13949],[8,"IDLE_THRES_W",13949],[8,"MEM_SIZE_R",13949],[8,"MEM_SIZE_W",13949],[8,"W",13980],[5,"CH_RX_CONF1_SPEC",13980],[8,"AFIFO_RST_W",13980],[8,"APB_MEM_RST_W",13980],[8,"CONF_UPDATE_W",13980],[8,"R",13980],[8,"MEM_OWNER_R",13980],[8,"MEM_OWNER_W",13980],[8,"MEM_RX_WRAP_EN_R",13980],[8,"MEM_RX_WRAP_EN_W",13980],[8,"MEM_WR_RST_W",13980],[8,"RX_EN_R",13980],[8,"RX_EN_W",13980],[8,"RX_FILTER_EN_R",13980],[8,"RX_FILTER_EN_W",13980],[8,"RX_FILTER_THRES_R",13980],[8,"RX_FILTER_THRES_W",13980],[8,"W",14019],[8,"R",14019],[8,"RX_LIM_R",14019],[5,"CH_RX_LIM_SPEC",14019],[8,"RX_LIM_W",14019],[8,"R",14034],[8,"APB_MEM_RADDR_R",14034],[8,"APB_MEM_RD_ERR_R",14034],[8,"MEM_FULL_R",14034],[8,"MEM_OWNER_ERR_R",14034],[8,"MEM_WADDR_EX_R",14034],[8,"STATE_R",14034],[8,"W",14055],[5,"CH_TX_CONF0_SPEC",14055],[8,"AFIFO_RST_W",14055],[8,"APB_MEM_RST_W",14055],[8,"R",14055],[8,"CARRIER_EFF_EN_R",14055],[8,"CARRIER_EFF_EN_W",14055],[8,"CARRIER_EN_R",14055],[8,"CARRIER_EN_W",14055],[8,"CARRIER_OUT_LV_R",14055],[8,"CARRIER_OUT_LV_W",14055],[8,"CONF_UPDATE_W",14055],[8,"DIV_CNT_R",14055],[8,"DIV_CNT_W",14055],[8,"IDLE_OUT_EN_R",14055],[8,"IDLE_OUT_EN_W",14055],[8,"IDLE_OUT_LV_R",14055],[8,"IDLE_OUT_LV_W",14055],[8,"MEM_RD_RST_W",14055],[8,"MEM_SIZE_R",14055],[8,"MEM_SIZE_W",14055],[8,"MEM_TX_WRAP_EN_R",14055],[8,"MEM_TX_WRAP_EN_W",14055],[8,"TX_CONTI_MODE_R",14055],[8,"TX_CONTI_MODE_W",14055],[8,"TX_START_W",14055],[8,"TX_STOP_R",14055],[8,"TX_STOP_W",14055],[8,"W",14116],[5,"CH_TX_LIM_SPEC",14116],[8,"LOOP_COUNT_RESET_W",14116],[8,"R",14116],[8,"TX_LIM_R",14116],[8,"TX_LIM_W",14116],[8,"TX_LOOP_CNT_EN_R",14116],[8,"TX_LOOP_CNT_EN_W",14116],[8,"TX_LOOP_NUM_R",14116],[8,"TX_LOOP_NUM_W",14116],[8,"R",14141],[8,"APB_MEM_RADDR_R",14141],[8,"APB_MEM_RD_ERR_R",14141],[8,"APB_MEM_WADDR_R",14141],[8,"APB_MEM_WR_ERR_R",14141],[8,"MEM_EMPTY_R",14141],[8,"MEM_RADDR_EX_R",14141],[8,"STATE_R",14141],[8,"W",14164],[8,"R",14164],[8,"CARRIER_HIGH_R",14164],[5,"CHCARRIER_DUTY_SPEC",14164],[8,"CARRIER_HIGH_W",14164],[8,"CARRIER_LOW_R",14164],[8,"CARRIER_LOW_W",14164],[8,"W",14183],[8,"R",14183],[8,"DATA_R",14183],[5,"CHDATA_SPEC",14183],[8,"DATA_W",14183],[8,"W",14198],[8,"R",14198],[8,"DATE_R",14198],[5,"DATE_SPEC",14198],[8,"DATE_W",14198],[8,"W",14213],[5,"INT_CLR_SPEC",14213],[8,"CH_TX_END_W",14213],[8,"CH_TX_ERR_W",14213],[8,"CH_TX_LOOP_W",14213],[8,"CH_TX_THR_EVENT_W",14213],[8,"CH_RX_END_W",14213],[8,"CH_RX_ERR_W",14213],[8,"CH_RX_THR_EVENT_W",14213],[8,"W",14251],[8,"R",14251],[8,"CH_TX_END_R",14251],[5,"INT_ENA_SPEC",14251],[8,"CH_TX_END_W",14251],[8,"CH_TX_ERR_R",14251],[8,"CH_TX_ERR_W",14251],[8,"CH_TX_LOOP_R",14251],[8,"CH_TX_LOOP_W",14251],[8,"CH_TX_THR_EVENT_R",14251],[8,"CH_TX_THR_EVENT_W",14251],[8,"CH_RX_END_R",14251],[8,"CH_RX_END_W",14251],[8,"CH_RX_ERR_R",14251],[8,"CH_RX_ERR_W",14251],[8,"CH_RX_THR_EVENT_R",14251],[8,"CH_RX_THR_EVENT_W",14251],[8,"W",14325],[8,"R",14325],[8,"CH_TX_END_R",14325],[5,"INT_RAW_SPEC",14325],[8,"CH_TX_END_W",14325],[8,"CH_TX_ERR_R",14325],[8,"CH_TX_ERR_W",14325],[8,"CH_TX_LOOP_R",14325],[8,"CH_TX_LOOP_W",14325],[8,"CH_TX_THR_EVENT_R",14325],[8,"CH_TX_THR_EVENT_W",14325],[8,"CH_RX_END_R",14325],[8,"CH_RX_END_W",14325],[8,"CH_RX_ERR_R",14325],[8,"CH_RX_ERR_W",14325],[8,"CH_RX_THR_EVENT_R",14325],[8,"CH_RX_THR_EVENT_W",14325],[8,"R",14399],[8,"CH_TX_END_R",14399],[8,"CH_TX_ERR_R",14399],[8,"CH_TX_LOOP_R",14399],[8,"CH_TX_THR_EVENT_R",14399],[8,"CH_RX_END_R",14399],[8,"CH_RX_ERR_R",14399],[8,"CH_RX_THR_EVENT_R",14399],[8,"W",14443],[5,"REF_CNT_RST_SPEC",14443],[8,"CH0_W",14443],[8,"CH1_W",14443],[8,"CH2_W",14443],[8,"CH3_W",14443],[8,"R",14461],[8,"APB_FIFO_MASK_R",14461],[8,"W",14461],[5,"SYS_CONF_SPEC",14461],[8,"APB_FIFO_MASK_W",14461],[8,"CLK_EN_R",14461],[8,"CLK_EN_W",14461],[8,"MEM_CLK_FORCE_ON_R",14461],[8,"MEM_CLK_FORCE_ON_W",14461],[8,"MEM_FORCE_PD_R",14461],[8,"MEM_FORCE_PD_W",14461],[8,"MEM_FORCE_PU_R",14461],[8,"MEM_FORCE_PU_W",14461],[8,"SCLK_ACTIVE_R",14461],[8,"SCLK_ACTIVE_W",14461],[8,"SCLK_DIV_A_R",14461],[8,"SCLK_DIV_A_W",14461],[8,"SCLK_DIV_B_R",14461],[8,"SCLK_DIV_B_W",14461],[8,"SCLK_DIV_NUM_R",14461],[8,"SCLK_DIV_NUM_W",14461],[8,"SCLK_SEL_R",14461],[8,"SCLK_SEL_W",14461],[8,"W",14512],[8,"R",14512],[8,"TX_SIM_CH0_R",14512],[5,"TX_SIM_SPEC",14512],[8,"TX_SIM_CH0_W",14512],[8,"TX_SIM_CH1_R",14512],[8,"TX_SIM_CH1_W",14512],[8,"TX_SIM_EN_R",14512],[8,"TX_SIM_EN_W",14512],[8,"DATA",14535],[8,"CONSTANT_TIME",14555],[8,"DATE",14555],[8,"INT_CLR",14555],[8,"INT_ENA",14555],[8,"M_MEM",14555],[8,"M_PRIME",14555],[8,"MODE",14555],[8,"QUERY_CLEAN",14555],[8,"QUERY_IDLE",14555],[8,"SEARCH_ENABLE",14555],[8,"SEARCH_POS",14555],[8,"SET_START_MODEXP",14555],[8,"SET_START_MODMULT",14555],[8,"SET_START_MULT",14555],[8,"X_MEM",14555],[8,"Y_MEM",14555],[8,"Z_MEM",14555],[8,"W",14618],[8,"R",14618],[8,"CONSTANT_TIME_R",14618],[5,"CONSTANT_TIME_SPEC",14618],[8,"CONSTANT_TIME_W",14618],[8,"W",14633],[8,"R",14633],[8,"DATE_R",14633],[5,"DATE_SPEC",14633],[8,"DATE_W",14633],[8,"W",14648],[5,"INT_CLR_SPEC",14648],[8,"CLEAR_INTERRUPT_W",14648],[8,"W",14660],[8,"R",14660],[8,"INT_ENA_R",14660],[5,"INT_ENA_SPEC",14660],[8,"INT_ENA_W",14660],[8,"W",14675],[8,"W",14686],[8,"R",14686],[8,"M_PRIME_R",14686],[5,"M_PRIME_SPEC",14686],[8,"M_PRIME_W",14686],[8,"W",14701],[8,"R",14701],[8,"MODE_R",14701],[5,"MODE_SPEC",14701],[8,"MODE_W",14701],[8,"R",14716],[8,"QUERY_CLEAN_R",14716],[8,"R",14727],[8,"QUERY_IDLE_R",14727],[8,"W",14738],[8,"R",14738],[8,"SEARCH_ENABLE_R",14738],[5,"SEARCH_ENABLE_SPEC",14738],[8,"SEARCH_ENABLE_W",14738],[8,"W",14753],[8,"R",14753],[8,"SEARCH_POS_R",14753],[5,"SEARCH_POS_SPEC",14753],[8,"SEARCH_POS_W",14753],[8,"W",14768],[5,"SET_START_MODEXP_SPEC",14768],[8,"SET_START_MODEXP_W",14768],[8,"W",14780],[5,"SET_START_MODMULT_SPEC",14780],[8,"SET_START_MODMULT_W",14780],[8,"W",14792],[5,"SET_START_MULT_SPEC",14792],[8,"SET_START_MULT_W",14792],[8,"W",14804],[8,"W",14815],[8,"W",14826],[8,"ANA_CONF",14837],[8,"BIAS_CONF",14837],[8,"BROWN_OUT",14837],[8,"CLK_CONF",14837],[8,"CPU_PERIOD_CONF",14837],[8,"DATE",14837],[8,"DBG_MAP",14837],[8,"DBG_SAR_SEL",14837],[8,"DBG_SEL",14837],[8,"DIAG0",14837],[8,"DIG_ISO",14837],[8,"DIG_PAD_HOLD",14837],[8,"DIG_PWC",14837],[8,"EXT_WAKEUP_CONF",14837],[8,"EXT_XTL_CONF",14837],[8,"FIB_SEL",14837],[8,"GPIO_WAKEUP",14837],[8,"INT_CLR_RTC",14837],[8,"INT_ENA_RTC",14837],[8,"INT_ENA_RTC_W1TC",14837],[8,"INT_ENA_RTC_W1TS",14837],[8,"INT_RAW_RTC",14837],[8,"INT_ST_RTC",14837],[8,"LOW_POWER_ST",14837],[8,"OPTION1",14837],[8,"OPTIONS0",14837],[8,"PAD_HOLD",14837],[8,"PG_CTRL",14837],[8,"PWC",14837],[8,"RESET_STATE",14837],[8,"RETENTION_CTRL",14837],[8,"RTC_CNTL",14837],[8,"SDIO_CONF",14837],[8,"SENSOR_CTRL",14837],[8,"SLOW_CLK_CONF",14837],[8,"SLP_REJECT_CAUSE",14837],[8,"SLP_REJECT_CONF",14837],[8,"SLP_TIMER0",14837],[8,"SLP_TIMER1",14837],[8,"SLP_WAKEUP_CAUSE",14837],[8,"STATE0",14837],[8,"STORE0",14837],[8,"STORE1",14837],[8,"STORE2",14837],[8,"STORE3",14837],[8,"STORE4",14837],[8,"STORE5",14837],[8,"STORE6",14837],[8,"STORE7",14837],[8,"SW_CPU_STALL",14837],[8,"SWD_CONF",14837],[8,"SWD_WPROTECT",14837],[8,"TIME_HIGH0",14837],[8,"TIME_HIGH1",14837],[8,"TIME_LOW0",14837],[8,"TIME_LOW1",14837],[8,"TIME_UPDATE",14837],[8,"TIMER1",14837],[8,"TIMER2",14837],[8,"TIMER3",14837],[8,"TIMER4",14837],[8,"TIMER5",14837],[8,"TIMER6",14837],[8,"ULP_CP_TIMER_1",14837],[8,"USB_CONF",14837],[8,"WAKEUP_STATE",14837],[8,"WDTCONFIG0",14837],[8,"WDTCONFIG1",14837],[8,"WDTCONFIG2",14837],[8,"WDTCONFIG3",14837],[8,"WDTCONFIG4",14837],[8,"WDTFEED",14837],[8,"WDTWPROTECT",14837],[8,"XTAL32K_CLK_FACTOR",14837],[8,"XTAL32K_CONF",14837],[8,"R",15070],[8,"BBPLL_CAL_SLP_START_R",15070],[8,"W",15070],[5,"ANA_CONF_SPEC",15070],[8,"BBPLL_CAL_SLP_START_W",15070],[8,"CKGEN_I2C_PU_R",15070],[8,"CKGEN_I2C_PU_W",15070],[8,"GLITCH_RST_EN_R",15070],[8,"GLITCH_RST_EN_W",15070],[8,"PLL_I2C_PU_R",15070],[8,"PLL_I2C_PU_W",15070],[8,"PLLA_FORCE_PD_R",15070],[8,"PLLA_FORCE_PD_W",15070],[8,"PLLA_FORCE_PU_R",15070],[8,"PLLA_FORCE_PU_W",15070],[8,"PVTMON_PU_R",15070],[8,"PVTMON_PU_W",15070],[8,"RESET_POR_FORCE_PD_R",15070],[8,"RESET_POR_FORCE_PD_W",15070],[8,"RESET_POR_FORCE_PU_R",15070],[8,"RESET_POR_FORCE_PU_W",15070],[8,"RFRX_PBUS_PU_R",15070],[8,"RFRX_PBUS_PU_W",15070],[8,"SAR_I2C_PU_R",15070],[8,"SAR_I2C_PU_W",15070],[8,"TXRF_I2C_PU_R",15070],[8,"TXRF_I2C_PU_W",15070],[8,"R",15129],[8,"BIAS_BUF_DEEP_SLP_R",15129],[8,"W",15129],[5,"BIAS_CONF_SPEC",15129],[8,"BIAS_BUF_DEEP_SLP_W",15129],[8,"BIAS_BUF_IDLE_R",15129],[8,"BIAS_BUF_IDLE_W",15129],[8,"BIAS_BUF_MONITOR_R",15129],[8,"BIAS_BUF_MONITOR_W",15129],[8,"BIAS_BUF_WAKE_R",15129],[8,"BIAS_BUF_WAKE_W",15129],[8,"BIAS_SLEEP_DEEP_SLP_R",15129],[8,"BIAS_SLEEP_DEEP_SLP_W",15129],[8,"BIAS_SLEEP_MONITOR_R",15129],[8,"BIAS_SLEEP_MONITOR_W",15129],[8,"DBG_ATTEN_DEEP_SLP_R",15129],[8,"DBG_ATTEN_DEEP_SLP_W",15129],[8,"DBG_ATTEN_MONITOR_R",15129],[8,"DBG_ATTEN_MONITOR_W",15129],[8,"DG_VDD_DRV_B_SLP_R",15129],[8,"DG_VDD_DRV_B_SLP_W",15129],[8,"DG_VDD_DRV_B_SLP_EN_R",15129],[8,"DG_VDD_DRV_B_SLP_EN_W",15129],[8,"PD_CUR_DEEP_SLP_R",15129],[8,"PD_CUR_DEEP_SLP_W",15129],[8,"PD_CUR_MONITOR_R",15129],[8,"PD_CUR_MONITOR_W",15129],[8,"W",15188],[8,"R",15188],[8,"BROWN_OUT_ANA_RST_EN_R",15188],[5,"BROWN_OUT_SPEC",15188],[8,"BROWN_OUT_ANA_RST_EN_W",15188],[8,"BROWN_OUT_CLOSE_FLASH_ENA_R",15188],[8,"BROWN_OUT_CLOSE_FLASH_ENA_W",15188],[8,"BROWN_OUT_CNT_CLR_W",15188],[8,"BROWN_OUT_ENA_R",15188],[8,"BROWN_OUT_ENA_W",15188],[8,"BROWN_OUT_INT_WAIT_R",15188],[8,"BROWN_OUT_INT_WAIT_W",15188],[8,"BROWN_OUT_PD_RF_ENA_R",15188],[8,"BROWN_OUT_PD_RF_ENA_W",15188],[8,"BROWN_OUT_RST_ENA_R",15188],[8,"BROWN_OUT_RST_ENA_W",15188],[8,"BROWN_OUT_RST_SEL_R",15188],[8,"BROWN_OUT_RST_SEL_W",15188],[8,"BROWN_OUT_RST_WAIT_R",15188],[8,"BROWN_OUT_RST_WAIT_W",15188],[8,"DET_R",15188],[8,"R",15235],[8,"ANA_CLK_RTC_SEL_R",15235],[8,"W",15235],[5,"CLK_CONF_SPEC",15235],[8,"ANA_CLK_RTC_SEL_W",15235],[8,"CK8M_DFREQ_R",15235],[8,"CK8M_DFREQ_W",15235],[8,"CK8M_DIV_R",15235],[8,"CK8M_DIV_W",15235],[8,"CK8M_DIV_SEL_R",15235],[8,"CK8M_DIV_SEL_W",15235],[8,"CK8M_DIV_SEL_VLD_R",15235],[8,"CK8M_DIV_SEL_VLD_W",15235],[8,"CK8M_FORCE_NOGATING_R",15235],[8,"CK8M_FORCE_NOGATING_W",15235],[8,"CK8M_FORCE_PD_R",15235],[8,"CK8M_FORCE_PD_W",15235],[8,"CK8M_FORCE_PU_R",15235],[8,"CK8M_FORCE_PU_W",15235],[8,"DIG_CLK8M_D256_EN_R",15235],[8,"DIG_CLK8M_D256_EN_W",15235],[8,"DIG_CLK8M_EN_R",15235],[8,"DIG_CLK8M_EN_W",15235],[8,"DIG_XTAL32K_EN_R",15235],[8,"DIG_XTAL32K_EN_W",15235],[8,"EFUSE_CLK_FORCE_GATING_R",15235],[8,"EFUSE_CLK_FORCE_GATING_W",15235],[8,"EFUSE_CLK_FORCE_NOGATING_R",15235],[8,"EFUSE_CLK_FORCE_NOGATING_W",15235],[8,"ENB_CK8M_R",15235],[8,"ENB_CK8M_W",15235],[8,"ENB_CK8M_DIV_R",15235],[8,"ENB_CK8M_DIV_W",15235],[8,"FAST_CLK_RTC_SEL_R",15235],[8,"FAST_CLK_RTC_SEL_W",15235],[8,"XTAL_FORCE_NOGATING_R",15235],[8,"XTAL_FORCE_NOGATING_W",15235],[8,"XTAL_GLOBAL_FORCE_GATING_R",15235],[8,"XTAL_GLOBAL_FORCE_GATING_W",15235],[8,"XTAL_GLOBAL_FORCE_NOGATING_R",15235],[8,"XTAL_GLOBAL_FORCE_NOGATING_W",15235],[8,"W",15322],[8,"R",15322],[8,"CPUPERIOD_SEL_R",15322],[5,"CPU_PERIOD_CONF_SPEC",15322],[8,"CPUPERIOD_SEL_W",15322],[8,"CPUSEL_CONF_R",15322],[8,"CPUSEL_CONF_W",15322],[8,"W",15341],[8,"R",15341],[8,"DATE_R",15341],[5,"DATE_SPEC",15341],[8,"DATE_W",15341],[8,"W",15356],[8,"R",15356],[8,"GPIO_PIN0_FUN_SEL_R",15356],[5,"DBG_MAP_SPEC",15356],[8,"GPIO_PIN0_FUN_SEL_W",15356],[8,"GPIO_PIN0_MUX_SEL_R",15356],[8,"GPIO_PIN0_MUX_SEL_W",15356],[8,"GPIO_PIN1_FUN_SEL_R",15356],[8,"GPIO_PIN1_FUN_SEL_W",15356],[8,"GPIO_PIN1_MUX_SEL_R",15356],[8,"GPIO_PIN1_MUX_SEL_W",15356],[8,"GPIO_PIN2_FUN_SEL_R",15356],[8,"GPIO_PIN2_FUN_SEL_W",15356],[8,"GPIO_PIN2_MUX_SEL_R",15356],[8,"GPIO_PIN2_MUX_SEL_W",15356],[8,"GPIO_PIN3_FUN_SEL_R",15356],[8,"GPIO_PIN3_FUN_SEL_W",15356],[8,"GPIO_PIN3_MUX_SEL_R",15356],[8,"GPIO_PIN3_MUX_SEL_W",15356],[8,"GPIO_PIN4_FUN_SEL_R",15356],[8,"GPIO_PIN4_FUN_SEL_W",15356],[8,"GPIO_PIN4_MUX_SEL_R",15356],[8,"GPIO_PIN4_MUX_SEL_W",15356],[8,"GPIO_PIN5_FUN_SEL_R",15356],[8,"GPIO_PIN5_FUN_SEL_W",15356],[8,"GPIO_PIN5_MUX_SEL_R",15356],[8,"GPIO_PIN5_MUX_SEL_W",15356],[8,"W",15415],[8,"R",15415],[8,"SAR_DEBUG_SEL_R",15415],[5,"DBG_SAR_SEL_SPEC",15415],[8,"SAR_DEBUG_SEL_W",15415],[8,"W",15430],[8,"R",15430],[8,"DEBUG_12M_NO_GATING_R",15430],[5,"DBG_SEL_SPEC",15430],[8,"DEBUG_12M_NO_GATING_W",15430],[8,"DEBUG_BIT_SEL_R",15430],[8,"DEBUG_BIT_SEL_W",15430],[8,"DEBUG_SEL0_R",15430],[8,"DEBUG_SEL0_W",15430],[8,"DEBUG_SEL1_R",15430],[8,"DEBUG_SEL1_W",15430],[8,"DEBUG_SEL2_R",15430],[8,"DEBUG_SEL2_W",15430],[8,"DEBUG_SEL3_R",15430],[8,"DEBUG_SEL3_W",15430],[8,"DEBUG_SEL4_R",15430],[8,"DEBUG_SEL4_W",15430],[8,"R",15469],[8,"LOW_POWER_DIAG1_R",15469],[8,"W",15480],[8,"R",15480],[8,"BT_FORCE_ISO_R",15480],[5,"DIG_ISO_SPEC",15480],[8,"BT_FORCE_ISO_W",15480],[8,"BT_FORCE_NOISO_R",15480],[8,"BT_FORCE_NOISO_W",15480],[8,"CLR_DG_PAD_AUTOHOLD_W",15480],[8,"CPU_TOP_FORCE_ISO_R",15480],[8,"CPU_TOP_FORCE_ISO_W",15480],[8,"CPU_TOP_FORCE_NOISO_R",15480],[8,"CPU_TOP_FORCE_NOISO_W",15480],[8,"DG_PAD_AUTOHOLD_R",15480],[8,"DG_PAD_AUTOHOLD_EN_R",15480],[8,"DG_PAD_AUTOHOLD_EN_W",15480],[8,"DG_PAD_FORCE_HOLD_R",15480],[8,"DG_PAD_FORCE_HOLD_W",15480],[8,"DG_PAD_FORCE_ISO_R",15480],[8,"DG_PAD_FORCE_ISO_W",15480],[8,"DG_PAD_FORCE_NOISO_R",15480],[8,"DG_PAD_FORCE_NOISO_W",15480],[8,"DG_PAD_FORCE_UNHOLD_R",15480],[8,"DG_PAD_FORCE_UNHOLD_W",15480],[8,"DG_PERI_FORCE_ISO_R",15480],[8,"DG_PERI_FORCE_ISO_W",15480],[8,"DG_PERI_FORCE_NOISO_R",15480],[8,"DG_PERI_FORCE_NOISO_W",15480],[8,"DG_WRAP_FORCE_ISO_R",15480],[8,"DG_WRAP_FORCE_ISO_W",15480],[8,"DG_WRAP_FORCE_NOISO_R",15480],[8,"DG_WRAP_FORCE_NOISO_W",15480],[8,"FORCE_OFF_R",15480],[8,"FORCE_OFF_W",15480],[8,"FORCE_ON_R",15480],[8,"FORCE_ON_W",15480],[8,"WIFI_FORCE_ISO_R",15480],[8,"WIFI_FORCE_ISO_W",15480],[8,"WIFI_FORCE_NOISO_R",15480],[8,"WIFI_FORCE_NOISO_W",15480],[8,"W",15563],[8,"R",15563],[8,"DIG_PAD_HOLD_R",15563],[5,"DIG_PAD_HOLD_SPEC",15563],[8,"DIG_PAD_HOLD_W",15563],[8,"W",15578],[8,"R",15578],[8,"BT_FORCE_PD_R",15578],[5,"DIG_PWC_SPEC",15578],[8,"BT_FORCE_PD_W",15578],[8,"BT_FORCE_PU_R",15578],[8,"BT_FORCE_PU_W",15578],[8,"BT_PD_EN_R",15578],[8,"BT_PD_EN_W",15578],[8,"CPU_TOP_FORCE_PD_R",15578],[8,"CPU_TOP_FORCE_PD_W",15578],[8,"CPU_TOP_FORCE_PU_R",15578],[8,"CPU_TOP_FORCE_PU_W",15578],[8,"CPU_TOP_PD_EN_R",15578],[8,"CPU_TOP_PD_EN_W",15578],[8,"DG_PERI_FORCE_PD_R",15578],[8,"DG_PERI_FORCE_PD_W",15578],[8,"DG_PERI_FORCE_PU_R",15578],[8,"DG_PERI_FORCE_PU_W",15578],[8,"DG_PERI_PD_EN_R",15578],[8,"DG_PERI_PD_EN_W",15578],[8,"DG_WRAP_FORCE_PD_R",15578],[8,"DG_WRAP_FORCE_PD_W",15578],[8,"DG_WRAP_FORCE_PU_R",15578],[8,"DG_WRAP_FORCE_PU_W",15578],[8,"DG_WRAP_PD_EN_R",15578],[8,"DG_WRAP_PD_EN_W",15578],[8,"FASTMEM_FORCE_LPD_R",15578],[8,"FASTMEM_FORCE_LPD_W",15578],[8,"FASTMEM_FORCE_LPU_R",15578],[8,"FASTMEM_FORCE_LPU_W",15578],[8,"LSLP_MEM_FORCE_PD_R",15578],[8,"LSLP_MEM_FORCE_PD_W",15578],[8,"LSLP_MEM_FORCE_PU_R",15578],[8,"LSLP_MEM_FORCE_PU_W",15578],[8,"VDD_SPI_PWR_DRV_R",15578],[8,"VDD_SPI_PWR_DRV_W",15578],[8,"VDD_SPI_PWR_FORCE_R",15578],[8,"VDD_SPI_PWR_FORCE_W",15578],[8,"WIFI_FORCE_PD_R",15578],[8,"WIFI_FORCE_PD_W",15578],[8,"WIFI_FORCE_PU_R",15578],[8,"WIFI_FORCE_PU_W",15578],[8,"WIFI_PD_EN_R",15578],[8,"WIFI_PD_EN_W",15578],[8,"W",15673],[8,"R",15673],[8,"GPIO_WAKEUP_FILTER_R",15673],[5,"EXT_WAKEUP_CONF_SPEC",15673],[8,"GPIO_WAKEUP_FILTER_W",15673],[8,"W",15688],[8,"R",15688],[8,"DAC_XTAL_32K_R",15688],[5,"EXT_XTL_CONF_SPEC",15688],[8,"DAC_XTAL_32K_W",15688],[8,"DBUF_XTAL_32K_R",15688],[8,"DBUF_XTAL_32K_W",15688],[8,"DGM_XTAL_32K_R",15688],[8,"DGM_XTAL_32K_W",15688],[8,"DRES_XTAL_32K_R",15688],[8,"DRES_XTAL_32K_W",15688],[8,"ENCKINIT_XTAL_32K_R",15688],[8,"ENCKINIT_XTAL_32K_W",15688],[8,"WDT_STATE_R",15688],[8,"XPD_XTAL_32K_R",15688],[8,"XPD_XTAL_32K_W",15688],[8,"XTAL32K_AUTO_BACKUP_R",15688],[8,"XTAL32K_AUTO_BACKUP_W",15688],[8,"XTAL32K_AUTO_RESTART_R",15688],[8,"XTAL32K_AUTO_RESTART_W",15688],[8,"XTAL32K_AUTO_RETURN_R",15688],[8,"XTAL32K_AUTO_RETURN_W",15688],[8,"XTAL32K_EXT_CLK_FO_R",15688],[8,"XTAL32K_EXT_CLK_FO_W",15688],[8,"XTAL32K_GPIO_SEL_R",15688],[8,"XTAL32K_GPIO_SEL_W",15688],[8,"XTAL32K_WDT_CLK_FO_R",15688],[8,"XTAL32K_WDT_CLK_FO_W",15688],[8,"XTAL32K_WDT_EN_R",15688],[8,"XTAL32K_WDT_EN_W",15688],[8,"XTAL32K_WDT_RESET_R",15688],[8,"XTAL32K_WDT_RESET_W",15688],[8,"XTAL32K_XPD_FORCE_R",15688],[8,"XTAL32K_XPD_FORCE_W",15688],[8,"XTL_EXT_CTR_EN_R",15688],[8,"XTL_EXT_CTR_EN_W",15688],[8,"XTL_EXT_CTR_LV_R",15688],[8,"XTL_EXT_CTR_LV_W",15688],[8,"W",15769],[8,"R",15769],[8,"FIB_SEL_R",15769],[5,"FIB_SEL_SPEC",15769],[8,"FIB_SEL_W",15769],[8,"W",15784],[8,"R",15784],[8,"GPIO_PIN0_INT_TYPE_R",15784],[5,"GPIO_WAKEUP_SPEC",15784],[8,"GPIO_PIN0_INT_TYPE_W",15784],[8,"GPIO_PIN0_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN0_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN1_INT_TYPE_R",15784],[8,"GPIO_PIN1_INT_TYPE_W",15784],[8,"GPIO_PIN1_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN1_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN2_INT_TYPE_R",15784],[8,"GPIO_PIN2_INT_TYPE_W",15784],[8,"GPIO_PIN2_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN2_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN3_INT_TYPE_R",15784],[8,"GPIO_PIN3_INT_TYPE_W",15784],[8,"GPIO_PIN3_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN3_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN4_INT_TYPE_R",15784],[8,"GPIO_PIN4_INT_TYPE_W",15784],[8,"GPIO_PIN4_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN4_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN5_INT_TYPE_R",15784],[8,"GPIO_PIN5_INT_TYPE_W",15784],[8,"GPIO_PIN5_WAKEUP_ENABLE_R",15784],[8,"GPIO_PIN5_WAKEUP_ENABLE_W",15784],[8,"GPIO_PIN_CLK_GATE_R",15784],[8,"GPIO_PIN_CLK_GATE_W",15784],[8,"GPIO_WAKEUP_STATUS_R",15784],[8,"GPIO_WAKEUP_STATUS_CLR_R",15784],[8,"GPIO_WAKEUP_STATUS_CLR_W",15784],[8,"W",15853],[5,"INT_CLR_RTC_SPEC",15853],[8,"BBPLL_CAL_INT_CLR_W",15853],[8,"BROWN_OUT_INT_CLR_W",15853],[8,"GLITCH_DET_INT_CLR_W",15853],[8,"MAIN_TIMER_INT_CLR_W",15853],[8,"SLP_REJECT_INT_CLR_W",15853],[8,"SLP_WAKEUP_INT_CLR_W",15853],[8,"SWD_INT_CLR_W",15853],[8,"WDT_INT_CLR_W",15853],[8,"XTAL32K_DEAD_INT_CLR_W",15853],[8,"R",15881],[8,"BBPLL_CAL_INT_ENA_R",15881],[8,"W",15881],[5,"INT_ENA_RTC_SPEC",15881],[8,"BBPLL_CAL_INT_ENA_W",15881],[8,"BROWN_OUT_INT_ENA_R",15881],[8,"BROWN_OUT_INT_ENA_W",15881],[8,"GLITCH_DET_INT_ENA_R",15881],[8,"GLITCH_DET_INT_ENA_W",15881],[8,"MAIN_TIMER_INT_ENA_R",15881],[8,"MAIN_TIMER_INT_ENA_W",15881],[8,"SLP_REJECT_INT_ENA_R",15881],[8,"SLP_REJECT_INT_ENA_W",15881],[8,"SLP_WAKEUP_INT_ENA_R",15881],[8,"SLP_WAKEUP_INT_ENA_W",15881],[8,"SWD_INT_ENA_R",15881],[8,"SWD_INT_ENA_W",15881],[8,"WDT_INT_ENA_R",15881],[8,"WDT_INT_ENA_W",15881],[8,"XTAL32K_DEAD_INT_ENA_R",15881],[8,"XTAL32K_DEAD_INT_ENA_W",15881],[8,"W",15928],[5,"INT_ENA_RTC_W1TC_SPEC",15928],[8,"BBPLL_CAL_INT_ENA_W1TC_W",15928],[8,"BROWN_OUT_INT_ENA_W1TC_W",15928],[8,"GLITCH_DET_INT_ENA_W1TC_W",15928],[8,"MAIN_TIMER_INT_ENA_W1TC_W",15928],[8,"SLP_REJECT_INT_ENA_W1TC_W",15928],[8,"SLP_WAKEUP_INT_ENA_W1TC_W",15928],[8,"SWD_INT_ENA_W1TC_W",15928],[8,"WDT_INT_ENA_W1TC_W",15928],[8,"XTAL32K_DEAD_INT_ENA_W1TC_W",15928],[8,"W",15956],[5,"INT_ENA_RTC_W1TS_SPEC",15956],[8,"BBPLL_CAL_INT_ENA_W1TS_W",15956],[8,"BROWN_OUT_INT_ENA_W1TS_W",15956],[8,"GLITCH_DET_INT_ENA_W1TS_W",15956],[8,"MAIN_TIMER_INT_ENA_W1TS_W",15956],[8,"SLP_REJECT_INT_ENA_W1TS_W",15956],[8,"SLP_WAKEUP_INT_ENA_W1TS_W",15956],[8,"SWD_INT_ENA_W1TS_W",15956],[8,"WDT_INT_ENA_W1TS_W",15956],[8,"XTAL32K_DEAD_INT_ENA_W1TS_W",15956],[8,"R",15984],[8,"BBPLL_CAL_INT_RAW_R",15984],[8,"BROWN_OUT_INT_RAW_R",15984],[8,"GLITCH_DET_INT_RAW_R",15984],[8,"MAIN_TIMER_INT_RAW_R",15984],[8,"SLP_REJECT_INT_RAW_R",15984],[8,"SLP_WAKEUP_INT_RAW_R",15984],[8,"SWD_INT_RAW_R",15984],[8,"WDT_INT_RAW_R",15984],[8,"XTAL32K_DEAD_INT_RAW_R",15984],[8,"R",16011],[8,"BBPLL_CAL_INT_ST_R",16011],[8,"BROWN_OUT_INT_ST_R",16011],[8,"GLITCH_DET_INT_ST_R",16011],[8,"MAIN_TIMER_INT_ST_R",16011],[8,"SLP_REJECT_INT_ST_R",16011],[8,"SLP_WAKEUP_INT_ST_R",16011],[8,"SWD_INT_ST_R",16011],[8,"WDT_INT_ST_R",16011],[8,"XTAL32K_DEAD_INT_ST_R",16011],[8,"R",16038],[8,"COCPU_STATE_DONE_R",16038],[8,"COCPU_STATE_SLP_R",16038],[8,"COCPU_STATE_START_R",16038],[8,"COCPU_STATE_SWITCH_R",16038],[8,"DIG_ISO_R",16038],[8,"IN_LOW_POWER_STATE_R",16038],[8,"IN_WAKEUP_STATE_R",16038],[8,"MAIN_STATE_R",16038],[8,"MAIN_STATE_IN_IDLE_R",16038],[8,"MAIN_STATE_IN_SLP_R",16038],[8,"MAIN_STATE_IN_WAIT_8M_R",16038],[8,"MAIN_STATE_IN_WAIT_PLL_R",16038],[8,"MAIN_STATE_IN_WAIT_XTL_R",16038],[8,"MAIN_STATE_PLL_ON_R",16038],[8,"MAIN_STATE_WAIT_END_R",16038],[8,"MAIN_STATE_XTAL_ISO_R",16038],[8,"PERI_ISO_R",16038],[8,"RDY_FOR_WAKEUP_R",16038],[8,"TOUCH_STATE_DONE_R",16038],[8,"TOUCH_STATE_SLP_R",16038],[8,"TOUCH_STATE_START_R",16038],[8,"TOUCH_STATE_SWITCH_R",16038],[8,"WIFI_ISO_R",16038],[8,"XPD_DIG_R",16038],[8,"XPD_DIG_DCDC_R",16038],[8,"XPD_ROM0_R",16038],[8,"XPD_RTC_PERI_R",16038],[8,"XPD_WIFI_R",16038],[8,"W",16103],[8,"R",16103],[8,"FORCE_DOWNLOAD_BOOT_R",16103],[5,"OPTION1_SPEC",16103],[8,"FORCE_DOWNLOAD_BOOT_W",16103],[8,"R",16118],[8,"ANALOG_FORCE_ISO_R",16118],[8,"W",16118],[5,"OPTIONS0_SPEC",16118],[8,"ANALOG_FORCE_ISO_W",16118],[8,"ANALOG_FORCE_NOISO_R",16118],[8,"ANALOG_FORCE_NOISO_W",16118],[8,"BB_I2C_FORCE_PD_R",16118],[8,"BB_I2C_FORCE_PD_W",16118],[8,"BB_I2C_FORCE_PU_R",16118],[8,"BB_I2C_FORCE_PU_W",16118],[8,"BBPLL_FORCE_PD_R",16118],[8,"BBPLL_FORCE_PD_W",16118],[8,"BBPLL_FORCE_PU_R",16118],[8,"BBPLL_FORCE_PU_W",16118],[8,"BBPLL_I2C_FORCE_PD_R",16118],[8,"BBPLL_I2C_FORCE_PD_W",16118],[8,"BBPLL_I2C_FORCE_PU_R",16118],[8,"BBPLL_I2C_FORCE_PU_W",16118],[8,"DG_WRAP_FORCE_NORST_R",16118],[8,"DG_WRAP_FORCE_NORST_W",16118],[8,"DG_WRAP_FORCE_RST_R",16118],[8,"DG_WRAP_FORCE_RST_W",16118],[8,"PLL_FORCE_ISO_R",16118],[8,"PLL_FORCE_ISO_W",16118],[8,"PLL_FORCE_NOISO_R",16118],[8,"PLL_FORCE_NOISO_W",16118],[8,"SW_APPCPU_RST_W",16118],[8,"SW_PROCPU_RST_W",16118],[8,"SW_STALL_APPCPU_C0_R",16118],[8,"SW_STALL_APPCPU_C0_W",16118],[8,"SW_STALL_PROCPU_C0_R",16118],[8,"SW_STALL_PROCPU_C0_W",16118],[8,"SW_SYS_RST_W",16118],[8,"XTL_EN_WAIT_R",16118],[8,"XTL_EN_WAIT_W",16118],[8,"XTL_EXT_CTR_SEL_R",16118],[8,"XTL_EXT_CTR_SEL_W",16118],[8,"XTL_FORCE_ISO_R",16118],[8,"XTL_FORCE_ISO_W",16118],[8,"XTL_FORCE_NOISO_R",16118],[8,"XTL_FORCE_NOISO_W",16118],[8,"XTL_FORCE_PD_R",16118],[8,"XTL_FORCE_PD_W",16118],[8,"XTL_FORCE_PU_R",16118],[8,"XTL_FORCE_PU_W",16118],[8,"W",16215],[8,"R",16215],[8,"GPIO_PIN0_HOLD_R",16215],[5,"PAD_HOLD_SPEC",16215],[8,"GPIO_PIN0_HOLD_W",16215],[8,"GPIO_PIN1_HOLD_R",16215],[8,"GPIO_PIN1_HOLD_W",16215],[8,"GPIO_PIN2_HOLD_R",16215],[8,"GPIO_PIN2_HOLD_W",16215],[8,"GPIO_PIN3_HOLD_R",16215],[8,"GPIO_PIN3_HOLD_W",16215],[8,"GPIO_PIN4_HOLD_R",16215],[8,"GPIO_PIN4_HOLD_W",16215],[8,"GPIO_PIN5_HOLD_R",16215],[8,"GPIO_PIN5_HOLD_W",16215],[8,"W",16250],[8,"R",16250],[8,"POWER_GLITCH_DSENSE_R",16250],[5,"PG_CTRL_SPEC",16250],[8,"POWER_GLITCH_DSENSE_W",16250],[8,"POWER_GLITCH_EFUSE_SEL_R",16250],[8,"POWER_GLITCH_EFUSE_SEL_W",16250],[8,"POWER_GLITCH_EN_R",16250],[8,"POWER_GLITCH_EN_W",16250],[8,"POWER_GLITCH_FORCE_PD_R",16250],[8,"POWER_GLITCH_FORCE_PD_W",16250],[8,"POWER_GLITCH_FORCE_PU_R",16250],[8,"POWER_GLITCH_FORCE_PU_W",16250],[8,"W",16281],[8,"R",16281],[8,"PAD_FORCE_HOLD_R",16281],[5,"PWC_SPEC",16281],[8,"PAD_FORCE_HOLD_W",16281],[8,"R",16296],[8,"ALL_RESET_FLAG_APPCPU_R",16296],[8,"W",16296],[5,"RESET_STATE_SPEC",16296],[8,"ALL_RESET_FLAG_CLR_APPCPU_W",16296],[8,"ALL_RESET_FLAG_CLR_PROCPU_W",16296],[8,"ALL_RESET_FLAG_PROCPU_R",16296],[8,"DRESET_MASK_APPCPU_R",16296],[8,"DRESET_MASK_APPCPU_W",16296],[8,"DRESET_MASK_PROCPU_R",16296],[8,"DRESET_MASK_PROCPU_W",16296],[8,"JTAG_RESET_FLAG_APPCPU_R",16296],[8,"JTAG_RESET_FLAG_CLR_APPCPU_W",16296],[8,"JTAG_RESET_FLAG_CLR_PROCPU_W",16296],[8,"JTAG_RESET_FLAG_PROCPU_R",16296],[8,"OCD_HALT_ON_RESET_APPCPU_R",16296],[8,"OCD_HALT_ON_RESET_APPCPU_W",16296],[8,"OCD_HALT_ON_RESET_PROCPU_R",16296],[8,"OCD_HALT_ON_RESET_PROCPU_W",16296],[8,"RESET_CAUSE_APPCPU_R",16296],[8,"RESET_CAUSE_PROCPU_R",16296],[8,"STAT_VECTOR_SEL_APPCPU_R",16296],[8,"STAT_VECTOR_SEL_APPCPU_W",16296],[8,"STAT_VECTOR_SEL_PROCPU_R",16296],[8,"STAT_VECTOR_SEL_PROCPU_W",16296],[8,"W",16351],[8,"R",16351],[8,"RETENTION_CLK_SEL_R",16351],[5,"RETENTION_CTRL_SPEC",16351],[8,"RETENTION_CLK_SEL_W",16351],[8,"RETENTION_CLKOFF_WAIT_R",16351],[8,"RETENTION_CLKOFF_WAIT_W",16351],[8,"RETENTION_DONE_WAIT_R",16351],[8,"RETENTION_DONE_WAIT_W",16351],[8,"RETENTION_EN_R",16351],[8,"RETENTION_EN_W",16351],[8,"RETENTION_WAIT_R",16351],[8,"RETENTION_WAIT_W",16351],[8,"W",16382],[8,"R",16382],[8,"DBOOST_FORCE_PD_R",16382],[5,"RTC_CNTL_SPEC",16382],[8,"DBOOST_FORCE_PD_W",16382],[8,"DBOOST_FORCE_PU_R",16382],[8,"DBOOST_FORCE_PU_W",16382],[8,"DIG_REG_CAL_EN_R",16382],[8,"DIG_REG_CAL_EN_W",16382],[8,"REGULATOR_FORCE_PD_R",16382],[8,"REGULATOR_FORCE_PD_W",16382],[8,"REGULATOR_FORCE_PU_R",16382],[8,"REGULATOR_FORCE_PU_W",16382],[8,"SCK_DCAP_R",16382],[8,"SCK_DCAP_W",16382],[8,"R",16417],[8,"_1P8_READY_R",16417],[8,"W",16417],[8,"DREFH_SDIO_R",16417],[5,"SDIO_CONF_SPEC",16417],[8,"DREFH_SDIO_W",16417],[8,"DREFL_SDIO_R",16417],[8,"DREFL_SDIO_W",16417],[8,"DREFM_SDIO_R",16417],[8,"DREFM_SDIO_W",16417],[8,"SDIO_DCAP_R",16417],[8,"SDIO_DCAP_W",16417],[8,"SDIO_DCURLIM_R",16417],[8,"SDIO_DCURLIM_W",16417],[8,"SDIO_DTHDRV_R",16417],[8,"SDIO_DTHDRV_W",16417],[8,"SDIO_EN_INITI_R",16417],[8,"SDIO_EN_INITI_W",16417],[8,"SDIO_ENCURLIM_R",16417],[8,"SDIO_ENCURLIM_W",16417],[8,"SDIO_FORCE_R",16417],[8,"SDIO_FORCE_W",16417],[8,"SDIO_INITI_R",16417],[8,"SDIO_INITI_W",16417],[8,"SDIO_MODECURLIM_R",16417],[8,"SDIO_MODECURLIM_W",16417],[8,"SDIO_REG_PD_EN_R",16417],[8,"SDIO_REG_PD_EN_W",16417],[8,"SDIO_TIEH_R",16417],[8,"SDIO_TIEH_W",16417],[8,"SDIO_TIMER_TARGET_R",16417],[8,"SDIO_TIMER_TARGET_W",16417],[8,"XPD_SDIO_R",16417],[8,"XPD_SDIO_W",16417],[8,"W",16490],[8,"R",16490],[8,"FORCE_XPD_SAR_R",16490],[5,"SENSOR_CTRL_SPEC",16490],[8,"FORCE_XPD_SAR_W",16490],[8,"SAR2_PWDET_CCT_R",16490],[8,"SAR2_PWDET_CCT_W",16490],[8,"R",16509],[8,"ANA_CLK_DIV_R",16509],[8,"W",16509],[5,"SLOW_CLK_CONF_SPEC",16509],[8,"ANA_CLK_DIV_W",16509],[8,"ANA_CLK_DIV_VLD_R",16509],[8,"ANA_CLK_DIV_VLD_W",16509],[8,"SLOW_CLK_NEXT_EDGE_R",16509],[8,"SLOW_CLK_NEXT_EDGE_W",16509],[8,"R",16532],[8,"REJECT_CAUSE_R",16532],[8,"W",16543],[8,"R",16543],[8,"DEEP_SLP_REJECT_EN_R",16543],[5,"SLP_REJECT_CONF_SPEC",16543],[8,"DEEP_SLP_REJECT_EN_W",16543],[8,"LIGHT_SLP_REJECT_EN_R",16543],[8,"LIGHT_SLP_REJECT_EN_W",16543],[8,"SLEEP_REJECT_ENA_R",16543],[8,"SLEEP_REJECT_ENA_W",16543],[8,"W",16566],[8,"R",16566],[8,"SLP_VAL_LO_R",16566],[5,"SLP_TIMER0_SPEC",16566],[8,"SLP_VAL_LO_W",16566],[8,"W",16581],[5,"SLP_TIMER1_SPEC",16581],[8,"MAIN_TIMER_ALARM_EN_W",16581],[8,"R",16581],[8,"SLP_VAL_HI_R",16581],[8,"SLP_VAL_HI_W",16581],[8,"R",16598],[8,"WAKEUP_CAUSE_R",16598],[8,"R",16609],[8,"APB2RTC_BRIDGE_SEL_R",16609],[8,"W",16609],[5,"STATE0_SPEC",16609],[8,"APB2RTC_BRIDGE_SEL_W",16609],[8,"SDIO_ACTIVE_IND_R",16609],[8,"SLEEP_EN_R",16609],[8,"SLEEP_EN_W",16609],[8,"SLP_REJECT_R",16609],[8,"SLP_REJECT_W",16609],[8,"SLP_REJECT_CAUSE_CLR_W",16609],[8,"SLP_WAKEUP_R",16609],[8,"SLP_WAKEUP_W",16609],[8,"SW_CPU_INT_W",16609],[8,"W",16642],[8,"R",16642],[8,"SCRATCH0_R",16642],[5,"STORE0_SPEC",16642],[8,"SCRATCH0_W",16642],[8,"W",16657],[8,"R",16657],[8,"SCRATCH1_R",16657],[5,"STORE1_SPEC",16657],[8,"SCRATCH1_W",16657],[8,"W",16672],[8,"R",16672],[8,"SCRATCH2_R",16672],[5,"STORE2_SPEC",16672],[8,"SCRATCH2_W",16672],[8,"W",16687],[8,"R",16687],[8,"SCRATCH3_R",16687],[5,"STORE3_SPEC",16687],[8,"SCRATCH3_W",16687],[8,"W",16702],[8,"R",16702],[8,"SCRATCH4_R",16702],[5,"STORE4_SPEC",16702],[8,"SCRATCH4_W",16702],[8,"W",16717],[8,"R",16717],[8,"SCRATCH5_R",16717],[5,"STORE5_SPEC",16717],[8,"SCRATCH5_W",16717],[8,"W",16732],[8,"R",16732],[8,"SCRATCH6_R",16732],[5,"STORE6_SPEC",16732],[8,"SCRATCH6_W",16732],[8,"W",16747],[8,"R",16747],[8,"SCRATCH7_R",16747],[5,"STORE7_SPEC",16747],[8,"SCRATCH7_W",16747],[8,"W",16762],[8,"R",16762],[8,"SW_STALL_APPCPU_C1_R",16762],[5,"SW_CPU_STALL_SPEC",16762],[8,"SW_STALL_APPCPU_C1_W",16762],[8,"SW_STALL_PROCPU_C1_R",16762],[8,"SW_STALL_PROCPU_C1_W",16762],[8,"W",16781],[8,"R",16781],[8,"SWD_AUTO_FEED_EN_R",16781],[5,"SWD_CONF_SPEC",16781],[8,"SWD_AUTO_FEED_EN_W",16781],[8,"SWD_BYPASS_RST_R",16781],[8,"SWD_BYPASS_RST_W",16781],[8,"SWD_DISABLE_R",16781],[8,"SWD_DISABLE_W",16781],[8,"SWD_FEED_W",16781],[8,"SWD_FEED_INT_R",16781],[8,"SWD_RESET_FLAG_R",16781],[8,"SWD_RST_FLAG_CLR_W",16781],[8,"SWD_SIGNAL_WIDTH_R",16781],[8,"SWD_SIGNAL_WIDTH_W",16781],[8,"W",16816],[8,"R",16816],[8,"SWD_WKEY_R",16816],[5,"SWD_WPROTECT_SPEC",16816],[8,"SWD_WKEY_W",16816],[8,"R",16831],[8,"TIMER_VALUE0_HIGH_R",16831],[8,"R",16842],[8,"TIMER_VALUE1_HIGH_R",16842],[8,"R",16853],[8,"TIMER_VALUE0_LOW_R",16853],[8,"R",16864],[8,"TIMER_VALUE1_LOW_R",16864],[8,"W",16875],[5,"TIME_UPDATE_SPEC",16875],[8,"TIME_UPDATE_W",16875],[8,"R",16875],[8,"TIMER_SYS_RST_R",16875],[8,"TIMER_SYS_RST_W",16875],[8,"TIMER_SYS_STALL_R",16875],[8,"TIMER_SYS_STALL_W",16875],[8,"TIMER_XTL_OFF_R",16875],[8,"TIMER_XTL_OFF_W",16875],[8,"W",16900],[8,"R",16900],[8,"CK8M_WAIT_R",16900],[5,"TIMER1_SPEC",16900],[8,"CK8M_WAIT_W",16900],[8,"CPU_STALL_EN_R",16900],[8,"CPU_STALL_EN_W",16900],[8,"CPU_STALL_WAIT_R",16900],[8,"CPU_STALL_WAIT_W",16900],[8,"PLL_BUF_WAIT_R",16900],[8,"PLL_BUF_WAIT_W",16900],[8,"XTL_BUF_WAIT_R",16900],[8,"XTL_BUF_WAIT_W",16900],[8,"W",16931],[8,"R",16931],[8,"MIN_TIME_CK8M_OFF_R",16931],[5,"TIMER2_SPEC",16931],[8,"MIN_TIME_CK8M_OFF_W",16931],[8,"W",16946],[8,"R",16946],[8,"BT_POWERUP_TIMER_R",16946],[5,"TIMER3_SPEC",16946],[8,"BT_POWERUP_TIMER_W",16946],[8,"BT_WAIT_TIMER_R",16946],[8,"BT_WAIT_TIMER_W",16946],[8,"WIFI_POWERUP_TIMER_R",16946],[8,"WIFI_POWERUP_TIMER_W",16946],[8,"WIFI_WAIT_TIMER_R",16946],[8,"WIFI_WAIT_TIMER_W",16946],[8,"W",16973],[8,"R",16973],[8,"CPU_TOP_POWERUP_TIMER_R",16973],[5,"TIMER4_SPEC",16973],[8,"CPU_TOP_POWERUP_TIMER_W",16973],[8,"CPU_TOP_WAIT_TIMER_R",16973],[8,"CPU_TOP_WAIT_TIMER_W",16973],[8,"DG_WRAP_POWERUP_TIMER_R",16973],[8,"DG_WRAP_POWERUP_TIMER_W",16973],[8,"DG_WRAP_WAIT_TIMER_R",16973],[8,"DG_WRAP_WAIT_TIMER_W",16973],[8,"W",17000],[8,"R",17000],[8,"MIN_SLP_VAL_R",17000],[5,"TIMER5_SPEC",17000],[8,"MIN_SLP_VAL_W",17000],[8,"W",17015],[8,"R",17015],[8,"DG_PERI_POWERUP_TIMER_R",17015],[5,"TIMER6_SPEC",17015],[8,"DG_PERI_POWERUP_TIMER_W",17015],[8,"DG_PERI_WAIT_TIMER_R",17015],[8,"DG_PERI_WAIT_TIMER_W",17015],[8,"W",17034],[8,"R",17034],[8,"ULP_CP_TIMER_SLP_CYCLE_R",17034],[5,"ULP_CP_TIMER_1_SPEC",17034],[8,"ULP_CP_TIMER_SLP_CYCLE_W",17034],[8,"W",17049],[8,"R",17049],[8,"IO_MUX_RESET_DISABLE_R",17049],[5,"USB_CONF_SPEC",17049],[8,"IO_MUX_RESET_DISABLE_W",17049],[8,"W",17064],[8,"R",17064],[8,"WAKEUP_ENA_R",17064],[5,"WAKEUP_STATE_SPEC",17064],[8,"WAKEUP_ENA_W",17064],[8,"W",17079],[8,"R",17079],[8,"WDT_APPCPU_RESET_EN_R",17079],[5,"WDTCONFIG0_SPEC",17079],[8,"WDT_APPCPU_RESET_EN_W",17079],[8,"WDT_CHIP_RESET_EN_R",17079],[8,"WDT_CHIP_RESET_EN_W",17079],[8,"WDT_CHIP_RESET_WIDTH_R",17079],[8,"WDT_CHIP_RESET_WIDTH_W",17079],[8,"WDT_CPU_RESET_LENGTH_R",17079],[8,"WDT_CPU_RESET_LENGTH_W",17079],[8,"WDT_EN_R",17079],[8,"WDT_EN_W",17079],[8,"WDT_FLASHBOOT_MOD_EN_R",17079],[8,"WDT_FLASHBOOT_MOD_EN_W",17079],[8,"WDT_PAUSE_IN_SLP_R",17079],[8,"WDT_PAUSE_IN_SLP_W",17079],[8,"WDT_PROCPU_RESET_EN_R",17079],[8,"WDT_PROCPU_RESET_EN_W",17079],[8,"WDT_STG0_R",17079],[8,"WDT_STG0_W",17079],[8,"WDT_STG1_R",17079],[8,"WDT_STG1_W",17079],[8,"WDT_STG2_R",17079],[8,"WDT_STG2_W",17079],[8,"WDT_STG3_R",17079],[8,"WDT_STG3_W",17079],[8,"WDT_SYS_RESET_LENGTH_R",17079],[8,"WDT_SYS_RESET_LENGTH_W",17079],[8,"W",17142],[8,"R",17142],[8,"WDT_STG0_HOLD_R",17142],[5,"WDTCONFIG1_SPEC",17142],[8,"WDT_STG0_HOLD_W",17142],[8,"W",17157],[8,"R",17157],[8,"WDT_STG1_HOLD_R",17157],[5,"WDTCONFIG2_SPEC",17157],[8,"WDT_STG1_HOLD_W",17157],[8,"W",17172],[8,"R",17172],[8,"WDT_STG2_HOLD_R",17172],[5,"WDTCONFIG3_SPEC",17172],[8,"WDT_STG2_HOLD_W",17172],[8,"W",17187],[8,"R",17187],[8,"WDT_STG3_HOLD_R",17187],[5,"WDTCONFIG4_SPEC",17187],[8,"WDT_STG3_HOLD_W",17187],[8,"W",17202],[5,"WDTFEED_SPEC",17202],[8,"WDT_FEED_W",17202],[8,"W",17214],[8,"R",17214],[8,"WDT_WKEY_R",17214],[5,"WDTWPROTECT_SPEC",17214],[8,"WDT_WKEY_W",17214],[8,"W",17229],[8,"R",17229],[8,"XTAL32K_CLK_FACTOR_R",17229],[5,"XTAL32K_CLK_FACTOR_SPEC",17229],[8,"XTAL32K_CLK_FACTOR_W",17229],[8,"W",17244],[8,"R",17244],[8,"XTAL32K_RESTART_WAIT_R",17244],[5,"XTAL32K_CONF_SPEC",17244],[8,"XTAL32K_RESTART_WAIT_W",17244],[8,"XTAL32K_RETURN_WAIT_R",17244],[8,"XTAL32K_RETURN_WAIT_W",17244],[8,"XTAL32K_STABLE_THRES_R",17244],[8,"XTAL32K_STABLE_THRES_W",17244],[8,"XTAL32K_WDT_TIMEOUT_R",17244],[8,"XTAL32K_WDT_TIMEOUT_W",17244],[8,"APB_PERIPHERAL_ACCESS_0",17271],[8,"APB_PERIPHERAL_ACCESS_1",17271],[8,"BACKUP_BUS_PMS_CONSTRAIN_0",17271],[8,"BACKUP_BUS_PMS_CONSTRAIN_1",17271],[8,"BACKUP_BUS_PMS_CONSTRAIN_2",17271],[8,"BACKUP_BUS_PMS_CONSTRAIN_3",17271],[8,"BACKUP_BUS_PMS_CONSTRAIN_4",17271],[8,"BACKUP_BUS_PMS_MONITOR_0",17271],[8,"BACKUP_BUS_PMS_MONITOR_1",17271],[8,"BACKUP_BUS_PMS_MONITOR_2",17271],[8,"BACKUP_BUS_PMS_MONITOR_3",17271],[8,"CACHE_MMU_ACCESS_0",17271],[8,"CACHE_MMU_ACCESS_1",17271],[8,"CACHE_TAG_ACCESS_0",17271],[8,"CACHE_TAG_ACCESS_1",17271],[8,"CLOCK_GATE",17271],[8,"CORE_0_DRAM0_PMS_MONITOR_0",17271],[8,"CORE_0_DRAM0_PMS_MONITOR_1",17271],[8,"CORE_0_DRAM0_PMS_MONITOR_2",17271],[8,"CORE_0_DRAM0_PMS_MONITOR_3",17271],[8,"CORE_0_IRAM0_PMS_MONITOR_0",17271],[8,"CORE_0_IRAM0_PMS_MONITOR_1",17271],[8,"CORE_0_IRAM0_PMS_MONITOR_2",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_0",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_1",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_10",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_2",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_3",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_4",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_5",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_6",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_7",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_8",17271],[8,"CORE_0_PIF_PMS_CONSTRAIN_9",17271],[8,"CORE_0_PIF_PMS_MONITOR_0",17271],[8,"CORE_0_PIF_PMS_MONITOR_1",17271],[8,"CORE_0_PIF_PMS_MONITOR_2",17271],[8,"CORE_0_PIF_PMS_MONITOR_3",17271],[8,"CORE_0_PIF_PMS_MONITOR_4",17271],[8,"CORE_0_PIF_PMS_MONITOR_5",17271],[8,"CORE_0_PIF_PMS_MONITOR_6",17271],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_0",17271],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_1",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4",17271],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5",17271],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_0",17271],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_1",17271],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_2",17271],[8,"DATE",17271],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_PMS_MONITOR_0",17271],[8,"DMA_APBPERI_PMS_MONITOR_1",17271],[8,"DMA_APBPERI_PMS_MONITOR_2",17271],[8,"DMA_APBPERI_PMS_MONITOR_3",17271],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_1",17271],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0",17271],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1",17271],[8,"INTERNAL_SRAM_USAGE_0",17271],[8,"INTERNAL_SRAM_USAGE_1",17271],[8,"INTERNAL_SRAM_USAGE_3",17271],[8,"INTERNAL_SRAM_USAGE_4",17271],[8,"PRIVILEGE_MODE_SEL",17271],[8,"PRIVILEGE_MODE_SEL_LOCK",17271],[8,"REGION_PMS_CONSTRAIN_0",17271],[8,"REGION_PMS_CONSTRAIN_1",17271],[8,"REGION_PMS_CONSTRAIN_10",17271],[8,"REGION_PMS_CONSTRAIN_2",17271],[8,"REGION_PMS_CONSTRAIN_3",17271],[8,"REGION_PMS_CONSTRAIN_4",17271],[8,"REGION_PMS_CONSTRAIN_5",17271],[8,"REGION_PMS_CONSTRAIN_6",17271],[8,"REGION_PMS_CONSTRAIN_7",17271],[8,"REGION_PMS_CONSTRAIN_8",17271],[8,"REGION_PMS_CONSTRAIN_9",17271],[8,"ROM_TABLE",17271],[8,"ROM_TABLE_LOCK",17271],[8,"R",17561],[8,"APB_PERIPHERAL_ACCESS_LOCK_R",17561],[8,"W",17561],[5,"APB_PERIPHERAL_ACCESS_0_SPEC",17561],[8,"APB_PERIPHERAL_ACCESS_LOCK_W",17561],[8,"R",17576],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_R",17576],[8,"W",17576],[5,"APB_PERIPHERAL_ACCESS_1_SPEC",17576],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_W",17576],[8,"R",17591],[8,"BACKUP_BUS_PMS_CONSTRAIN_LOCK_R",17591],[8,"W",17591],[5,"BACKUP_BUS_PMS_CONSTRAIN_0_SPEC",17591],[8,"BACKUP_BUS_PMS_CONSTRAIN_LOCK_W",17591],[8,"R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_FE_R",17606],[8,"W",17606],[5,"BACKUP_BUS_PMS_CONSTRAIN_1_SPEC",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_FE_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_FE2_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_FE2_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_GPIO_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_GPIO_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2C_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2C_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_MISC_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_MISC_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_RTC_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_RTC_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMER_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMER_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_UART_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_UART_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_UART1_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_UART1_W",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_WDG_R",17606],[8,"BACKUP_BUS_PMS_CONSTRAIN_WDG_W",17606],[8,"R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_BB_R",17669],[8,"W",17669],[5,"BACKUP_BUS_PMS_CONSTRAIN_2_SPEC",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_BB_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_BT_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_BT_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_LEDC_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_LEDC_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_RMT_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_RMT_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_W",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_UHCI0_R",17669],[8,"BACKUP_BUS_PMS_CONSTRAIN_UHCI0_W",17669],[8,"R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_R",17716],[8,"W",17716],[5,"BACKUP_BUS_PMS_CONSTRAIN_3_SPEC",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_CAN_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_CAN_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2S1_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_I2S1_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_PWR_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_PWR_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_RWBT_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_RWBT_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_SPI_2_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_SPI_2_W",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_R",17716],[8,"BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_W",17716],[8,"R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_R",17755],[8,"W",17755],[5,"BACKUP_BUS_PMS_CONSTRAIN_4_SPEC",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_W",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_W",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_W",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_W",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_W",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_R",17755],[8,"BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_W",17755],[8,"R",17790],[8,"BACKUP_BUS_PMS_MONITOR_LOCK_R",17790],[8,"W",17790],[5,"BACKUP_BUS_PMS_MONITOR_0_SPEC",17790],[8,"BACKUP_BUS_PMS_MONITOR_LOCK_W",17790],[8,"R",17805],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_R",17805],[8,"W",17805],[5,"BACKUP_BUS_PMS_MONITOR_1_SPEC",17805],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_W",17805],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_R",17805],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_W",17805],[8,"R",17824],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_R",17824],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_R",17824],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_R",17824],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_R",17824],[8,"R",17841],[8,"BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_R",17841],[8,"W",17852],[8,"R",17852],[8,"CACHE_MMU_ACCESS_LOCK_R",17852],[5,"CACHE_MMU_ACCESS_0_SPEC",17852],[8,"CACHE_MMU_ACCESS_LOCK_W",17852],[8,"W",17867],[8,"R",17867],[8,"PRO_MMU_RD_ACS_R",17867],[5,"CACHE_MMU_ACCESS_1_SPEC",17867],[8,"PRO_MMU_RD_ACS_W",17867],[8,"PRO_MMU_WR_ACS_R",17867],[8,"PRO_MMU_WR_ACS_W",17867],[8,"W",17886],[8,"R",17886],[8,"CACHE_TAG_ACCESS_LOCK_R",17886],[5,"CACHE_TAG_ACCESS_0_SPEC",17886],[8,"CACHE_TAG_ACCESS_LOCK_W",17886],[8,"W",17901],[8,"R",17901],[8,"PRO_D_TAG_RD_ACS_R",17901],[5,"CACHE_TAG_ACCESS_1_SPEC",17901],[8,"PRO_D_TAG_RD_ACS_W",17901],[8,"PRO_D_TAG_WR_ACS_R",17901],[8,"PRO_D_TAG_WR_ACS_W",17901],[8,"PRO_I_TAG_RD_ACS_R",17901],[8,"PRO_I_TAG_RD_ACS_W",17901],[8,"PRO_I_TAG_WR_ACS_R",17901],[8,"PRO_I_TAG_WR_ACS_W",17901],[8,"W",17928],[8,"R",17928],[8,"CLK_EN_R",17928],[5,"CLOCK_GATE_SPEC",17928],[8,"CLK_EN_W",17928],[8,"W",17943],[8,"R",17943],[8,"CORE_0_DRAM0_PMS_MONITOR_LOCK_R",17943],[5,"CORE_0_DRAM0_PMS_MONITOR_0_SPEC",17943],[8,"CORE_0_DRAM0_PMS_MONITOR_LOCK_W",17943],[8,"W",17958],[8,"R",17958],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_R",17958],[5,"CORE_0_DRAM0_PMS_MONITOR_1_SPEC",17958],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_W",17958],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_R",17958],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_W",17958],[8,"R",17977],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_R",17977],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_R",17977],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_R",17977],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_R",17977],[8,"R",17994],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_R",17994],[8,"CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_R",17994],[8,"W",18007],[8,"R",18007],[8,"CORE_0_IRAM0_PMS_MONITOR_LOCK_R",18007],[5,"CORE_0_IRAM0_PMS_MONITOR_0_SPEC",18007],[8,"CORE_0_IRAM0_PMS_MONITOR_LOCK_W",18007],[8,"W",18022],[8,"R",18022],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_R",18022],[5,"CORE_0_IRAM0_PMS_MONITOR_1_SPEC",18022],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_W",18022],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_R",18022],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_W",18022],[8,"R",18041],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_R",18041],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_R",18041],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_R",18041],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_R",18041],[8,"CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_R",18041],[8,"W",18060],[8,"R",18060],[8,"CORE_0_PIF_PMS_CONSTRAIN_LOCK_R",18060],[5,"CORE_0_PIF_PMS_CONSTRAIN_0_SPEC",18060],[8,"CORE_0_PIF_PMS_CONSTRAIN_LOCK_W",18060],[8,"W",18075],[8,"R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_R",18075],[5,"CORE_0_PIF_PMS_CONSTRAIN_1_SPEC",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_W",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_R",18075],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_W",18075],[8,"W",18138],[8,"R",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_R",18138],[5,"CORE_0_PIF_PMS_CONSTRAIN_10_SPEC",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_W",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_R",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_W",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_R",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_W",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_R",18138],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_W",18138],[8,"W",18165],[8,"R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_R",18165],[5,"CORE_0_PIF_PMS_CONSTRAIN_2_SPEC",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_W",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_R",18165],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_W",18165],[8,"W",18212],[8,"R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_R",18212],[5,"CORE_0_PIF_PMS_CONSTRAIN_3_SPEC",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S1_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_W",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_R",18212],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_W",18212],[8,"W",18251],[8,"R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_R",18251],[5,"CORE_0_PIF_PMS_CONSTRAIN_4_SPEC",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_W",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_R",18251],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_W",18251],[8,"W",18318],[8,"R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_R",18318],[5,"CORE_0_PIF_PMS_CONSTRAIN_5_SPEC",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_W",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_R",18318],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_W",18318],[8,"W",18381],[8,"R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_R",18381],[5,"CORE_0_PIF_PMS_CONSTRAIN_6_SPEC",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_W",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_R",18381],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_W",18381],[8,"W",18428],[8,"R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_R",18428],[5,"CORE_0_PIF_PMS_CONSTRAIN_7_SPEC",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S1_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_W",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_R",18428],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_W",18428],[8,"W",18467],[8,"R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_R",18467],[5,"CORE_0_PIF_PMS_CONSTRAIN_8_SPEC",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_W",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_R",18467],[8,"CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_W",18467],[8,"W",18534],[8,"R",18534],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_R",18534],[5,"CORE_0_PIF_PMS_CONSTRAIN_9_SPEC",18534],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_W",18534],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_R",18534],[8,"CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_W",18534],[8,"W",18553],[8,"R",18553],[8,"CORE_0_PIF_PMS_MONITOR_LOCK_R",18553],[5,"CORE_0_PIF_PMS_MONITOR_0_SPEC",18553],[8,"CORE_0_PIF_PMS_MONITOR_LOCK_W",18553],[8,"W",18568],[8,"R",18568],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_R",18568],[5,"CORE_0_PIF_PMS_MONITOR_1_SPEC",18568],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_W",18568],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_R",18568],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_W",18568],[8,"R",18587],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_R",18587],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_R",18587],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_R",18587],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_R",18587],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_R",18587],[8,"R",18606],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_R",18606],[8,"W",18617],[8,"R",18617],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_R",18617],[5,"CORE_0_PIF_PMS_MONITOR_4_SPEC",18617],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_W",18617],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_R",18617],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_W",18617],[8,"R",18636],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_R",18636],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R",18636],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_R",18636],[8,"R",18651],[8,"CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R",18651],[8,"W",18662],[8,"R",18662],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_R",18662],[5,"CORE_X_DRAM0_PMS_CONSTRAIN_0_SPEC",18662],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_W",18662],[8,"W",18677],[8,"R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_R",18677],[5,"CORE_X_DRAM0_PMS_CONSTRAIN_1_SPEC",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",18677],[8,"CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",18677],[8,"W",18728],[8,"R",18728],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_R",18728],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0_SPEC",18728],[8,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_W",18728],[8,"W",18743],[8,"R",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_R",18743],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1_SPEC",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_W",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_R",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_W",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_R",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_W",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_R",18743],[8,"CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_W",18743],[8,"W",18770],[8,"R",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_R",18770],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2_SPEC",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_W",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_R",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_W",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_R",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_W",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_R",18770],[8,"CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_W",18770],[8,"W",18797],[8,"R",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_R",18797],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3_SPEC",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_W",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_R",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_W",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_R",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_W",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_R",18797],[8,"CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_W",18797],[8,"W",18824],[8,"R",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_R",18824],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4_SPEC",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_W",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_R",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_W",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_R",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_W",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_R",18824],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_W",18824],[8,"W",18851],[8,"R",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_R",18851],[5,"CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5_SPEC",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_W",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_R",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_W",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_R",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_W",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_R",18851],[8,"CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_W",18851],[8,"W",18878],[8,"R",18878],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_R",18878],[5,"CORE_X_IRAM0_PMS_CONSTRAIN_0_SPEC",18878],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_W",18878],[8,"W",18893],[8,"R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_R",18893],[5,"CORE_X_IRAM0_PMS_CONSTRAIN_1_SPEC",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_W",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_W",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",18893],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",18893],[8,"W",18928],[8,"R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_R",18928],[5,"CORE_X_IRAM0_PMS_CONSTRAIN_2_SPEC",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_W",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_W",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",18928],[8,"CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",18928],[8,"W",18963],[8,"R",18963],[8,"DATE_R",18963],[5,"DATE_SPEC",18963],[8,"DATE_W",18963],[8,"W",18978],[8,"R",18978],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_R",18978],[5,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0_SPEC",18978],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_W",18978],[8,"W",18993],[8,"R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",18993],[5,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1_SPEC",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",18993],[8,"DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",18993],[8,"W",19036],[8,"R",19036],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_R",19036],[5,"DMA_APBPERI_AES_PMS_CONSTRAIN_0_SPEC",19036],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_W",19036],[8,"W",19051],[8,"R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19051],[5,"DMA_APBPERI_AES_PMS_CONSTRAIN_1_SPEC",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19051],[8,"DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19051],[8,"W",19094],[8,"R",19094],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_R",19094],[5,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0_SPEC",19094],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_W",19094],[8,"W",19109],[8,"R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19109],[5,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1_SPEC",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19109],[8,"DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19109],[8,"W",19152],[8,"R",19152],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_R",19152],[5,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_0_SPEC",19152],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_W",19152],[8,"W",19167],[8,"R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19167],[5,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_1_SPEC",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19167],[8,"DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19167],[8,"W",19210],[8,"R",19210],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_R",19210],[5,"DMA_APBPERI_LC_PMS_CONSTRAIN_0_SPEC",19210],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W",19210],[8,"W",19225],[8,"R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19225],[5,"DMA_APBPERI_LC_PMS_CONSTRAIN_1_SPEC",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19225],[8,"DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19225],[8,"W",19268],[8,"R",19268],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_R",19268],[5,"DMA_APBPERI_MAC_PMS_CONSTRAIN_0_SPEC",19268],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_W",19268],[8,"W",19283],[8,"R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19283],[5,"DMA_APBPERI_MAC_PMS_CONSTRAIN_1_SPEC",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19283],[8,"DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19283],[8,"W",19326],[8,"R",19326],[8,"DMA_APBPERI_PMS_MONITOR_LOCK_R",19326],[5,"DMA_APBPERI_PMS_MONITOR_0_SPEC",19326],[8,"DMA_APBPERI_PMS_MONITOR_LOCK_W",19326],[8,"W",19341],[8,"R",19341],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_R",19341],[5,"DMA_APBPERI_PMS_MONITOR_1_SPEC",19341],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_W",19341],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_R",19341],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_W",19341],[8,"R",19360],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_R",19360],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_R",19360],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_R",19360],[8,"R",19375],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_R",19375],[8,"DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_R",19375],[8,"W",19388],[8,"R",19388],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_R",19388],[5,"DMA_APBPERI_SHA_PMS_CONSTRAIN_0_SPEC",19388],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_W",19388],[8,"W",19403],[8,"R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19403],[5,"DMA_APBPERI_SHA_PMS_CONSTRAIN_1_SPEC",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19403],[8,"DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19403],[8,"W",19446],[8,"R",19446],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_R",19446],[5,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_0_SPEC",19446],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_W",19446],[8,"W",19461],[8,"R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19461],[5,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_1_SPEC",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19461],[8,"DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19461],[8,"W",19504],[8,"R",19504],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_R",19504],[5,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0_SPEC",19504],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_W",19504],[8,"W",19519],[8,"R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_R",19519],[5,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1_SPEC",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_W",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_R",19519],[8,"DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_W",19519],[8,"W",19562],[8,"R",19562],[8,"INTERNAL_SRAM_USAGE_LOCK_R",19562],[5,"INTERNAL_SRAM_USAGE_0_SPEC",19562],[8,"INTERNAL_SRAM_USAGE_LOCK_W",19562],[8,"W",19577],[8,"R",19577],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_R",19577],[5,"INTERNAL_SRAM_USAGE_1_SPEC",19577],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_W",19577],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_R",19577],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_W",19577],[8,"W",19596],[8,"R",19596],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_R",19596],[5,"INTERNAL_SRAM_USAGE_3_SPEC",19596],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_W",19596],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R",19596],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W",19596],[8,"W",19615],[8,"R",19615],[8,"INTERNAL_SRAM_USAGE_LOG_SRAM_R",19615],[5,"INTERNAL_SRAM_USAGE_4_SPEC",19615],[8,"INTERNAL_SRAM_USAGE_LOG_SRAM_W",19615],[8,"W",19630],[8,"R",19630],[8,"PRIVILEGE_MODE_SEL_R",19630],[5,"PRIVILEGE_MODE_SEL_SPEC",19630],[8,"PRIVILEGE_MODE_SEL_W",19630],[8,"W",19645],[8,"R",19645],[8,"PRIVILEGE_MODE_SEL_LOCK_R",19645],[5,"PRIVILEGE_MODE_SEL_LOCK_SPEC",19645],[8,"PRIVILEGE_MODE_SEL_LOCK_W",19645],[8,"W",19660],[8,"R",19660],[8,"REGION_PMS_CONSTRAIN_LOCK_R",19660],[5,"REGION_PMS_CONSTRAIN_0_SPEC",19660],[8,"REGION_PMS_CONSTRAIN_LOCK_W",19660],[8,"W",19675],[8,"R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_R",19675],[5,"REGION_PMS_CONSTRAIN_1_SPEC",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_W",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_R",19675],[8,"REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_W",19675],[8,"W",19714],[8,"R",19714],[8,"REGION_PMS_CONSTRAIN_ADDR_7_R",19714],[5,"REGION_PMS_CONSTRAIN_10_SPEC",19714],[8,"REGION_PMS_CONSTRAIN_ADDR_7_W",19714],[8,"W",19729],[8,"R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_R",19729],[5,"REGION_PMS_CONSTRAIN_2_SPEC",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_W",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_R",19729],[8,"REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_W",19729],[8,"W",19768],[8,"R",19768],[8,"REGION_PMS_CONSTRAIN_ADDR_0_R",19768],[5,"REGION_PMS_CONSTRAIN_3_SPEC",19768],[8,"REGION_PMS_CONSTRAIN_ADDR_0_W",19768],[8,"W",19783],[8,"R",19783],[8,"REGION_PMS_CONSTRAIN_ADDR_1_R",19783],[5,"REGION_PMS_CONSTRAIN_4_SPEC",19783],[8,"REGION_PMS_CONSTRAIN_ADDR_1_W",19783],[8,"W",19798],[8,"R",19798],[8,"REGION_PMS_CONSTRAIN_ADDR_2_R",19798],[5,"REGION_PMS_CONSTRAIN_5_SPEC",19798],[8,"REGION_PMS_CONSTRAIN_ADDR_2_W",19798],[8,"W",19813],[8,"R",19813],[8,"REGION_PMS_CONSTRAIN_ADDR_3_R",19813],[5,"REGION_PMS_CONSTRAIN_6_SPEC",19813],[8,"REGION_PMS_CONSTRAIN_ADDR_3_W",19813],[8,"W",19828],[8,"R",19828],[8,"REGION_PMS_CONSTRAIN_ADDR_4_R",19828],[5,"REGION_PMS_CONSTRAIN_7_SPEC",19828],[8,"REGION_PMS_CONSTRAIN_ADDR_4_W",19828],[8,"W",19843],[8,"R",19843],[8,"REGION_PMS_CONSTRAIN_ADDR_5_R",19843],[5,"REGION_PMS_CONSTRAIN_8_SPEC",19843],[8,"REGION_PMS_CONSTRAIN_ADDR_5_W",19843],[8,"W",19858],[8,"R",19858],[8,"REGION_PMS_CONSTRAIN_ADDR_6_R",19858],[5,"REGION_PMS_CONSTRAIN_9_SPEC",19858],[8,"REGION_PMS_CONSTRAIN_ADDR_6_W",19858],[8,"W",19873],[8,"R",19873],[8,"ROM_TABLE_R",19873],[5,"ROM_TABLE_SPEC",19873],[8,"ROM_TABLE_W",19873],[8,"W",19888],[8,"R",19888],[8,"ROM_TABLE_LOCK_R",19888],[5,"ROM_TABLE_LOCK_SPEC",19888],[8,"ROM_TABLE_LOCK_W",19888],[8,"BUSY",19903],[8,"CLEAR_IRQ",19903],[8,"CONTINUE",19903],[8,"DATE",19903],[8,"DMA_BLOCK_NUM",19903],[8,"DMA_CONTINUE",19903],[8,"DMA_START",19903],[8,"H_MEM",19903],[8,"IRQ_ENA",19903],[8,"M_MEM",19903],[8,"MODE",19903],[8,"START",19903],[8,"T_LENGTH",19903],[8,"T_STRING",19903],[8,"R",19955],[8,"STATE_R",19955],[8,"W",19966],[5,"CLEAR_IRQ_SPEC",19966],[8,"CLEAR_INTERRUPT_W",19966],[8,"W",19978],[5,"CONTINUE_SPEC",19978],[8,"CONTINUE_W",19978],[8,"W",19990],[8,"R",19990],[8,"DATE_R",19990],[5,"DATE_SPEC",19990],[8,"DATE_W",19990],[8,"W",20005],[8,"R",20005],[8,"DMA_BLOCK_NUM_R",20005],[5,"DMA_BLOCK_NUM_SPEC",20005],[8,"DMA_BLOCK_NUM_W",20005],[8,"W",20020],[5,"DMA_CONTINUE_SPEC",20020],[8,"DMA_CONTINUE_W",20020],[8,"W",20032],[5,"DMA_START_SPEC",20032],[8,"DMA_START_W",20032],[8,"W",20044],[8,"W",20055],[8,"R",20055],[8,"INTERRUPT_ENA_R",20055],[5,"IRQ_ENA_SPEC",20055],[8,"INTERRUPT_ENA_W",20055],[8,"W",20070],[8,"W",20081],[8,"R",20081],[8,"MODE_R",20081],[5,"MODE_SPEC",20081],[8,"MODE_W",20081],[8,"W",20096],[5,"START_SPEC",20096],[8,"START_W",20096],[8,"W",20108],[8,"R",20108],[8,"T_LENGTH_R",20108],[5,"T_LENGTH_SPEC",20108],[8,"T_LENGTH_W",20108],[8,"W",20123],[8,"R",20123],[8,"T_STRING_R",20123],[5,"T_STRING_SPEC",20123],[8,"T_STRING_W",20123],[8,"CACHE_FCTRL",20138],[8,"CLOCK",20138],[8,"CLOCK_GATE",20138],[8,"CORE_CLK_SEL",20138],[8,"CTRL",20138],[8,"CTRL1",20138],[8,"CTRL2",20138],[8,"DATE",20138],[8,"DIN_MODE",20138],[8,"DIN_NUM",20138],[8,"DOUT_MODE",20138],[8,"FSM",20138],[8,"MISC",20138],[8,"RD_STATUS",20138],[8,"TIMING_CALI",20138],[8,"USER",20138],[8,"USER1",20138],[8,"USER2",20138],[8,"W",20200],[8,"R",20200],[8,"CACHE_FLASH_USR_CMD_R",20200],[5,"CACHE_FCTRL_SPEC",20200],[8,"CACHE_FLASH_USR_CMD_W",20200],[8,"CACHE_REQ_EN_R",20200],[8,"CACHE_REQ_EN_W",20200],[8,"CACHE_USR_ADDR_4BYTE_R",20200],[8,"CACHE_USR_ADDR_4BYTE_W",20200],[8,"FADDR_DUAL_R",20200],[8,"FADDR_DUAL_W",20200],[8,"FADDR_QUAD_R",20200],[8,"FADDR_QUAD_W",20200],[8,"FDIN_DUAL_R",20200],[8,"FDIN_DUAL_W",20200],[8,"FDIN_QUAD_R",20200],[8,"FDIN_QUAD_W",20200],[8,"FDOUT_DUAL_R",20200],[8,"FDOUT_DUAL_W",20200],[8,"FDOUT_QUAD_R",20200],[8,"FDOUT_QUAD_W",20200],[8,"W",20247],[8,"R",20247],[8,"CLK_EQU_SYSCLK_R",20247],[5,"CLOCK_SPEC",20247],[8,"CLK_EQU_SYSCLK_W",20247],[8,"CLKCNT_H_R",20247],[8,"CLKCNT_H_W",20247],[8,"CLKCNT_L_R",20247],[8,"CLKCNT_L_W",20247],[8,"CLKCNT_N_R",20247],[8,"CLKCNT_N_W",20247],[8,"W",20274],[8,"R",20274],[8,"CLK_EN_R",20274],[5,"CLOCK_GATE_SPEC",20274],[8,"CLK_EN_W",20274],[8,"W",20289],[8,"R",20289],[8,"SPI01_CLK_SEL_R",20289],[5,"CORE_CLK_SEL_SPEC",20289],[8,"SPI01_CLK_SEL_W",20289],[8,"W",20304],[8,"R",20304],[8,"D_POL_R",20304],[5,"CTRL_SPEC",20304],[8,"D_POL_W",20304],[8,"FASTRD_MODE_R",20304],[8,"FASTRD_MODE_W",20304],[8,"FCMD_DUAL_R",20304],[8,"FCMD_DUAL_W",20304],[8,"FCMD_QUAD_R",20304],[8,"FCMD_QUAD_W",20304],[8,"FDUMMY_OUT_R",20304],[8,"FDUMMY_OUT_W",20304],[8,"FREAD_DIO_R",20304],[8,"FREAD_DIO_W",20304],[8,"FREAD_DUAL_R",20304],[8,"FREAD_DUAL_W",20304],[8,"FREAD_QIO_R",20304],[8,"FREAD_QIO_W",20304],[8,"FREAD_QUAD_R",20304],[8,"FREAD_QUAD_W",20304],[8,"Q_POL_R",20304],[8,"Q_POL_W",20304],[8,"WP_R",20304],[8,"WP_W",20304],[8,"W",20359],[8,"R",20359],[8,"CLK_MODE_R",20359],[5,"CTRL1_SPEC",20359],[8,"CLK_MODE_W",20359],[8,"RXFIFO_RST_W",20359],[8,"W",20376],[8,"R",20376],[8,"CS_HOLD_DELAY_R",20376],[5,"CTRL2_SPEC",20376],[8,"CS_HOLD_DELAY_W",20376],[8,"CS_HOLD_TIME_R",20376],[8,"CS_HOLD_TIME_W",20376],[8,"CS_SETUP_TIME_R",20376],[8,"CS_SETUP_TIME_W",20376],[8,"SYNC_RESET_W",20376],[8,"W",20401],[8,"R",20401],[8,"DATE_R",20401],[5,"DATE_SPEC",20401],[8,"DATE_W",20401],[8,"W",20416],[8,"R",20416],[8,"DIN0_MODE_R",20416],[5,"DIN_MODE_SPEC",20416],[8,"DIN0_MODE_W",20416],[8,"DIN1_MODE_R",20416],[8,"DIN1_MODE_W",20416],[8,"DIN2_MODE_R",20416],[8,"DIN2_MODE_W",20416],[8,"DIN3_MODE_R",20416],[8,"DIN3_MODE_W",20416],[8,"W",20443],[8,"R",20443],[8,"DIN0_NUM_R",20443],[5,"DIN_NUM_SPEC",20443],[8,"DIN0_NUM_W",20443],[8,"DIN1_NUM_R",20443],[8,"DIN1_NUM_W",20443],[8,"DIN2_NUM_R",20443],[8,"DIN2_NUM_W",20443],[8,"DIN3_NUM_R",20443],[8,"DIN3_NUM_W",20443],[8,"W",20470],[8,"R",20470],[8,"DOUT0_MODE_R",20470],[5,"DOUT_MODE_SPEC",20470],[8,"DOUT0_MODE_W",20470],[8,"DOUT1_MODE_R",20470],[8,"DOUT1_MODE_W",20470],[8,"DOUT2_MODE_R",20470],[8,"DOUT2_MODE_W",20470],[8,"DOUT3_MODE_R",20470],[8,"DOUT3_MODE_W",20470],[8,"W",20497],[8,"R",20497],[8,"CSPI_LOCK_DELAY_TIME_R",20497],[5,"FSM_SPEC",20497],[8,"CSPI_LOCK_DELAY_TIME_W",20497],[8,"CSPI_ST_R",20497],[8,"EM_ST_R",20497],[8,"W",20516],[8,"R",20516],[8,"CK_IDLE_EDGE_R",20516],[5,"MISC_SPEC",20516],[8,"CK_IDLE_EDGE_W",20516],[8,"CS_KEEP_ACTIVE_R",20516],[8,"CS_KEEP_ACTIVE_W",20516],[8,"CSPI_ST_TRANS_END_R",20516],[8,"CSPI_ST_TRANS_END_W",20516],[8,"CSPI_ST_TRANS_END_INT_ENA_R",20516],[8,"CSPI_ST_TRANS_END_INT_ENA_W",20516],[8,"TRANS_END_R",20516],[8,"TRANS_END_W",20516],[8,"TRANS_END_INT_ENA_R",20516],[8,"TRANS_END_INT_ENA_W",20516],[8,"W",20551],[8,"R",20551],[8,"WB_MODE_R",20551],[5,"RD_STATUS_SPEC",20551],[8,"WB_MODE_W",20551],[8,"W",20566],[8,"R",20566],[8,"EXTRA_DUMMY_CYCLELEN_R",20566],[5,"TIMING_CALI_SPEC",20566],[8,"EXTRA_DUMMY_CYCLELEN_W",20566],[8,"TIMING_CALI_R",20566],[8,"TIMING_CALI_W",20566],[8,"TIMING_CLK_ENA_R",20566],[8,"TIMING_CLK_ENA_W",20566],[8,"W",20589],[8,"R",20589],[8,"CK_OUT_EDGE_R",20589],[5,"USER_SPEC",20589],[8,"CK_OUT_EDGE_W",20589],[8,"CS_HOLD_R",20589],[8,"CS_HOLD_W",20589],[8,"CS_SETUP_R",20589],[8,"CS_SETUP_W",20589],[8,"USR_DUMMY_R",20589],[8,"USR_DUMMY_W",20589],[8,"USR_DUMMY_IDLE_R",20589],[8,"USR_DUMMY_IDLE_W",20589],[8,"W",20620],[8,"R",20620],[8,"USR_ADDR_BITLEN_R",20620],[5,"USER1_SPEC",20620],[8,"USR_ADDR_BITLEN_W",20620],[8,"USR_DUMMY_CYCLELEN_R",20620],[8,"USR_DUMMY_CYCLELEN_W",20620],[8,"W",20639],[8,"R",20639],[8,"USR_COMMAND_BITLEN_R",20639],[5,"USER2_SPEC",20639],[8,"USR_COMMAND_BITLEN_W",20639],[8,"USR_COMMAND_VALUE_R",20639],[8,"USR_COMMAND_VALUE_W",20639],[8,"ADDR",20658],[8,"CACHE_FCTRL",20658],[8,"CLOCK",20658],[8,"CLOCK_GATE",20658],[8,"CMD",20658],[8,"CTRL",20658],[8,"CTRL1",20658],[8,"CTRL2",20658],[8,"DATE",20658],[8,"FLASH_SUS_CMD",20658],[8,"FLASH_SUS_CTRL",20658],[8,"FLASH_WAITI_CTRL",20658],[8,"INT_CLR",20658],[8,"INT_ENA",20658],[8,"INT_RAW",20658],[8,"INT_ST",20658],[8,"MISC",20658],[8,"MISO_DLEN",20658],[8,"MOSI_DLEN",20658],[8,"RD_STATUS",20658],[8,"SUS_STATUS",20658],[8,"TIMING_CALI",20658],[8,"TX_CRC",20658],[8,"USER",20658],[8,"USER1",20658],[8,"USER2",20658],[8,"W0",20658],[8,"W1",20658],[8,"W10",20658],[8,"W11",20658],[8,"W12",20658],[8,"W13",20658],[8,"W14",20658],[8,"W15",20658],[8,"W2",20658],[8,"W3",20658],[8,"W4",20658],[8,"W5",20658],[8,"W6",20658],[8,"W7",20658],[8,"W8",20658],[8,"W9",20658],[8,"W",20792],[8,"R",20792],[8,"USR_ADDR_VALUE_R",20792],[5,"ADDR_SPEC",20792],[8,"USR_ADDR_VALUE_W",20792],[8,"W",20807],[8,"R",20807],[8,"CACHE_USR_ADDR_4BYTE_R",20807],[5,"CACHE_FCTRL_SPEC",20807],[8,"CACHE_USR_ADDR_4BYTE_W",20807],[8,"FADDR_DUAL_R",20807],[8,"FADDR_DUAL_W",20807],[8,"FADDR_QUAD_R",20807],[8,"FADDR_QUAD_W",20807],[8,"FDIN_DUAL_R",20807],[8,"FDIN_DUAL_W",20807],[8,"FDIN_QUAD_R",20807],[8,"FDIN_QUAD_W",20807],[8,"FDOUT_DUAL_R",20807],[8,"FDOUT_DUAL_W",20807],[8,"FDOUT_QUAD_R",20807],[8,"FDOUT_QUAD_W",20807],[8,"W",20846],[8,"R",20846],[8,"CLK_EQU_SYSCLK_R",20846],[5,"CLOCK_SPEC",20846],[8,"CLK_EQU_SYSCLK_W",20846],[8,"CLKCNT_H_R",20846],[8,"CLKCNT_H_W",20846],[8,"CLKCNT_L_R",20846],[8,"CLKCNT_L_W",20846],[8,"CLKCNT_N_R",20846],[8,"CLKCNT_N_W",20846],[8,"W",20873],[8,"R",20873],[8,"CLK_EN_R",20873],[5,"CLOCK_GATE_SPEC",20873],[8,"CLK_EN_W",20873],[8,"W",20888],[8,"R",20888],[8,"FLASH_BE_R",20888],[5,"CMD_SPEC",20888],[8,"FLASH_BE_W",20888],[8,"FLASH_CE_R",20888],[8,"FLASH_CE_W",20888],[8,"FLASH_DP_R",20888],[8,"FLASH_DP_W",20888],[8,"FLASH_HPM_R",20888],[8,"FLASH_HPM_W",20888],[8,"FLASH_PE_R",20888],[8,"FLASH_PE_W",20888],[8,"FLASH_PP_R",20888],[8,"FLASH_PP_W",20888],[8,"FLASH_RDID_R",20888],[8,"FLASH_RDID_W",20888],[8,"FLASH_RDSR_R",20888],[8,"FLASH_RDSR_W",20888],[8,"FLASH_READ_R",20888],[8,"FLASH_READ_W",20888],[8,"FLASH_RES_R",20888],[8,"FLASH_RES_W",20888],[8,"FLASH_SE_R",20888],[8,"FLASH_SE_W",20888],[8,"FLASH_WRDI_R",20888],[8,"FLASH_WRDI_W",20888],[8,"FLASH_WREN_R",20888],[8,"FLASH_WREN_W",20888],[8,"FLASH_WRSR_R",20888],[8,"FLASH_WRSR_W",20888],[8,"MSPI_ST_R",20888],[8,"SPI1_MST_ST_R",20888],[8,"USR_R",20888],[8,"USR_W",20888],[8,"W",20963],[8,"R",20963],[8,"D_POL_R",20963],[5,"CTRL_SPEC",20963],[8,"D_POL_W",20963],[8,"FASTRD_MODE_R",20963],[8,"FASTRD_MODE_W",20963],[8,"FCMD_DUAL_R",20963],[8,"FCMD_DUAL_W",20963],[8,"FCMD_QUAD_R",20963],[8,"FCMD_QUAD_W",20963],[8,"FCS_CRC_EN_R",20963],[8,"FCS_CRC_EN_W",20963],[8,"FDUMMY_OUT_R",20963],[8,"FDUMMY_OUT_W",20963],[8,"FREAD_DIO_R",20963],[8,"FREAD_DIO_W",20963],[8,"FREAD_DUAL_R",20963],[8,"FREAD_DUAL_W",20963],[8,"FREAD_QIO_R",20963],[8,"FREAD_QIO_W",20963],[8,"FREAD_QUAD_R",20963],[8,"FREAD_QUAD_W",20963],[8,"Q_POL_R",20963],[8,"Q_POL_W",20963],[8,"RESANDRES_R",20963],[8,"RESANDRES_W",20963],[8,"TX_CRC_EN_R",20963],[8,"TX_CRC_EN_W",20963],[8,"WP_R",20963],[8,"WP_W",20963],[8,"WRSR_2B_R",20963],[8,"WRSR_2B_W",20963],[8,"W",21034],[8,"R",21034],[8,"CLK_MODE_R",21034],[5,"CTRL1_SPEC",21034],[8,"CLK_MODE_W",21034],[8,"CS_HOLD_DLY_RES_R",21034],[8,"CS_HOLD_DLY_RES_W",21034],[8,"W",21053],[5,"CTRL2_SPEC",21053],[8,"SYNC_RESET_W",21053],[8,"W",21065],[8,"R",21065],[8,"DATE_R",21065],[5,"DATE_SPEC",21065],[8,"DATE_W",21065],[8,"W",21080],[8,"R",21080],[8,"FLASH_PER_COMMAND_R",21080],[5,"FLASH_SUS_CMD_SPEC",21080],[8,"FLASH_PER_COMMAND_W",21080],[8,"FLASH_PES_COMMAND_R",21080],[8,"FLASH_PES_COMMAND_W",21080],[8,"WAIT_PESR_COMMAND_R",21080],[8,"WAIT_PESR_COMMAND_W",21080],[8,"W",21103],[8,"R",21103],[8,"FLASH_PER_R",21103],[5,"FLASH_SUS_CTRL_SPEC",21103],[8,"FLASH_PER_W",21103],[8,"FLASH_PER_WAIT_EN_R",21103],[8,"FLASH_PER_WAIT_EN_W",21103],[8,"FLASH_PES_R",21103],[8,"FLASH_PES_W",21103],[8,"FLASH_PES_EN_R",21103],[8,"FLASH_PES_EN_W",21103],[8,"FLASH_PES_WAIT_EN_R",21103],[8,"FLASH_PES_WAIT_EN_W",21103],[8,"PER_END_EN_R",21103],[8,"PER_END_EN_W",21103],[8,"PES_END_EN_R",21103],[8,"PES_END_EN_W",21103],[8,"PES_PER_EN_R",21103],[8,"PES_PER_EN_W",21103],[8,"PESR_END_MSK_R",21103],[8,"PESR_END_MSK_W",21103],[8,"RD_SUS_2B_R",21103],[8,"RD_SUS_2B_W",21103],[8,"SUS_TIMEOUT_CNT_R",21103],[8,"SUS_TIMEOUT_CNT_W",21103],[8,"W",21158],[8,"R",21158],[8,"WAITI_CMD_R",21158],[5,"FLASH_WAITI_CTRL_SPEC",21158],[8,"WAITI_CMD_W",21158],[8,"WAITI_DUMMY_R",21158],[8,"WAITI_DUMMY_W",21158],[8,"WAITI_DUMMY_CYCLELEN_R",21158],[8,"WAITI_DUMMY_CYCLELEN_W",21158],[8,"W",21181],[5,"INT_CLR_SPEC",21181],[8,"MST_ST_END_INT_CLR_W",21181],[8,"PER_END_INT_CLR_W",21181],[8,"PES_END_INT_CLR_W",21181],[8,"SLV_ST_END_INT_CLR_W",21181],[8,"WPE_END_INT_CLR_W",21181],[8,"W",21201],[8,"R",21201],[8,"MST_ST_END_INT_ENA_R",21201],[5,"INT_ENA_SPEC",21201],[8,"MST_ST_END_INT_ENA_W",21201],[8,"PER_END_INT_ENA_R",21201],[8,"PER_END_INT_ENA_W",21201],[8,"PES_END_INT_ENA_R",21201],[8,"PES_END_INT_ENA_W",21201],[8,"SLV_ST_END_INT_ENA_R",21201],[8,"SLV_ST_END_INT_ENA_W",21201],[8,"WPE_END_INT_ENA_R",21201],[8,"WPE_END_INT_ENA_W",21201],[8,"W",21232],[8,"R",21232],[8,"MST_ST_END_INT_RAW_R",21232],[5,"INT_RAW_SPEC",21232],[8,"MST_ST_END_INT_RAW_W",21232],[8,"PER_END_INT_RAW_R",21232],[8,"PER_END_INT_RAW_W",21232],[8,"PES_END_INT_RAW_R",21232],[8,"PES_END_INT_RAW_W",21232],[8,"SLV_ST_END_INT_RAW_R",21232],[8,"SLV_ST_END_INT_RAW_W",21232],[8,"WPE_END_INT_RAW_R",21232],[8,"WPE_END_INT_RAW_W",21232],[8,"R",21263],[8,"MST_ST_END_INT_ST_R",21263],[8,"PER_END_INT_ST_R",21263],[8,"PES_END_INT_ST_R",21263],[8,"SLV_ST_END_INT_ST_R",21263],[8,"WPE_END_INT_ST_R",21263],[8,"W",21282],[8,"R",21282],[8,"CK_IDLE_EDGE_R",21282],[5,"MISC_SPEC",21282],[8,"CK_IDLE_EDGE_W",21282],[8,"CS0_DIS_R",21282],[8,"CS0_DIS_W",21282],[8,"CS1_DIS_R",21282],[8,"CS1_DIS_W",21282],[8,"CS_KEEP_ACTIVE_R",21282],[8,"CS_KEEP_ACTIVE_W",21282],[8,"W",21309],[8,"R",21309],[8,"USR_MISO_DBITLEN_R",21309],[5,"MISO_DLEN_SPEC",21309],[8,"USR_MISO_DBITLEN_W",21309],[8,"W",21324],[8,"R",21324],[8,"USR_MOSI_DBITLEN_R",21324],[5,"MOSI_DLEN_SPEC",21324],[8,"USR_MOSI_DBITLEN_W",21324],[8,"W",21339],[8,"R",21339],[8,"STATUS_R",21339],[5,"RD_STATUS_SPEC",21339],[8,"STATUS_W",21339],[8,"WB_MODE_R",21339],[8,"WB_MODE_W",21339],[8,"W",21358],[8,"R",21358],[8,"FLASH_DP_DLY_128_R",21358],[5,"SUS_STATUS_SPEC",21358],[8,"FLASH_DP_DLY_128_W",21358],[8,"FLASH_HPM_DLY_128_R",21358],[8,"FLASH_HPM_DLY_128_W",21358],[8,"FLASH_PER_DLY_128_R",21358],[8,"FLASH_PER_DLY_128_W",21358],[8,"FLASH_PES_DLY_128_R",21358],[8,"FLASH_PES_DLY_128_W",21358],[8,"FLASH_RES_DLY_128_R",21358],[8,"FLASH_RES_DLY_128_W",21358],[8,"FLASH_SUS_R",21358],[8,"FLASH_SUS_W",21358],[8,"SPI0_LOCK_EN_R",21358],[8,"SPI0_LOCK_EN_W",21358],[8,"WAIT_PESR_CMD_2B_R",21358],[8,"WAIT_PESR_CMD_2B_W",21358],[8,"W",21401],[8,"R",21401],[8,"EXTRA_DUMMY_CYCLELEN_R",21401],[5,"TIMING_CALI_SPEC",21401],[8,"EXTRA_DUMMY_CYCLELEN_W",21401],[8,"TIMING_CALI_R",21401],[8,"TIMING_CALI_W",21401],[8,"R",21420],[8,"DATA_R",21420],[8,"W",21431],[8,"R",21431],[8,"CK_OUT_EDGE_R",21431],[5,"USER_SPEC",21431],[8,"CK_OUT_EDGE_W",21431],[8,"FWRITE_DIO_R",21431],[8,"FWRITE_DIO_W",21431],[8,"FWRITE_DUAL_R",21431],[8,"FWRITE_DUAL_W",21431],[8,"FWRITE_QIO_R",21431],[8,"FWRITE_QIO_W",21431],[8,"FWRITE_QUAD_R",21431],[8,"FWRITE_QUAD_W",21431],[8,"USR_ADDR_R",21431],[8,"USR_ADDR_W",21431],[8,"USR_COMMAND_R",21431],[8,"USR_COMMAND_W",21431],[8,"USR_DUMMY_R",21431],[8,"USR_DUMMY_W",21431],[8,"USR_DUMMY_IDLE_R",21431],[8,"USR_DUMMY_IDLE_W",21431],[8,"USR_MISO_R",21431],[8,"USR_MISO_W",21431],[8,"USR_MISO_HIGHPART_R",21431],[8,"USR_MISO_HIGHPART_W",21431],[8,"USR_MOSI_R",21431],[8,"USR_MOSI_W",21431],[8,"USR_MOSI_HIGHPART_R",21431],[8,"USR_MOSI_HIGHPART_W",21431],[8,"W",21494],[8,"R",21494],[8,"USR_ADDR_BITLEN_R",21494],[5,"USER1_SPEC",21494],[8,"USR_ADDR_BITLEN_W",21494],[8,"USR_DUMMY_CYCLELEN_R",21494],[8,"USR_DUMMY_CYCLELEN_W",21494],[8,"W",21513],[8,"R",21513],[8,"USR_COMMAND_BITLEN_R",21513],[5,"USER2_SPEC",21513],[8,"USR_COMMAND_BITLEN_W",21513],[8,"USR_COMMAND_VALUE_R",21513],[8,"USR_COMMAND_VALUE_W",21513],[8,"W",21532],[8,"R",21532],[8,"BUF0_R",21532],[5,"W0_SPEC",21532],[8,"BUF0_W",21532],[8,"W",21547],[8,"R",21547],[8,"BUF1_R",21547],[5,"W1_SPEC",21547],[8,"BUF1_W",21547],[8,"W",21562],[8,"R",21562],[8,"BUF10_R",21562],[5,"W10_SPEC",21562],[8,"BUF10_W",21562],[8,"W",21577],[8,"R",21577],[8,"BUF11_R",21577],[5,"W11_SPEC",21577],[8,"BUF11_W",21577],[8,"W",21592],[8,"R",21592],[8,"BUF12_R",21592],[5,"W12_SPEC",21592],[8,"BUF12_W",21592],[8,"W",21607],[8,"R",21607],[8,"BUF13_R",21607],[5,"W13_SPEC",21607],[8,"BUF13_W",21607],[8,"W",21622],[8,"R",21622],[8,"BUF14_R",21622],[5,"W14_SPEC",21622],[8,"BUF14_W",21622],[8,"W",21637],[8,"R",21637],[8,"BUF15_R",21637],[5,"W15_SPEC",21637],[8,"BUF15_W",21637],[8,"W",21652],[8,"R",21652],[8,"BUF2_R",21652],[5,"W2_SPEC",21652],[8,"BUF2_W",21652],[8,"W",21667],[8,"R",21667],[8,"BUF3_R",21667],[5,"W3_SPEC",21667],[8,"BUF3_W",21667],[8,"W",21682],[8,"R",21682],[8,"BUF4_R",21682],[5,"W4_SPEC",21682],[8,"BUF4_W",21682],[8,"W",21697],[8,"R",21697],[8,"BUF5_R",21697],[5,"W5_SPEC",21697],[8,"BUF5_W",21697],[8,"W",21712],[8,"R",21712],[8,"BUF6_R",21712],[5,"W6_SPEC",21712],[8,"BUF6_W",21712],[8,"W",21727],[8,"R",21727],[8,"BUF7_R",21727],[5,"W7_SPEC",21727],[8,"BUF7_W",21727],[8,"W",21742],[8,"R",21742],[8,"BUF8_R",21742],[5,"W8_SPEC",21742],[8,"BUF8_W",21742],[8,"W",21757],[8,"R",21757],[8,"BUF9_R",21757],[5,"W9_SPEC",21757],[8,"BUF9_W",21757],[8,"ADDR",21772],[8,"CLK_GATE",21772],[8,"CLOCK",21772],[8,"CMD",21772],[8,"CTRL",21772],[8,"DATE",21772],[8,"DIN_MODE",21772],[8,"DIN_NUM",21772],[8,"DMA_CONF",21772],[8,"DMA_INT_CLR",21772],[8,"DMA_INT_ENA",21772],[8,"DMA_INT_RAW",21772],[8,"DMA_INT_ST",21772],[8,"DOUT_MODE",21772],[8,"MISC",21772],[8,"MS_DLEN",21772],[8,"SLAVE",21772],[8,"SLAVE1",21772],[8,"USER",21772],[8,"USER1",21772],[8,"USER2",21772],[8,"W0",21772],[8,"W1",21772],[8,"W10",21772],[8,"W11",21772],[8,"W12",21772],[8,"W13",21772],[8,"W14",21772],[8,"W15",21772],[8,"W2",21772],[8,"W3",21772],[8,"W4",21772],[8,"W5",21772],[8,"W6",21772],[8,"W7",21772],[8,"W8",21772],[8,"W9",21772],[8,"W",21891],[8,"R",21891],[8,"USR_ADDR_VALUE_R",21891],[5,"ADDR_SPEC",21891],[8,"USR_ADDR_VALUE_W",21891],[8,"W",21906],[8,"R",21906],[8,"CLK_EN_R",21906],[5,"CLK_GATE_SPEC",21906],[8,"CLK_EN_W",21906],[8,"MST_CLK_ACTIVE_R",21906],[8,"MST_CLK_ACTIVE_W",21906],[8,"MST_CLK_SEL_R",21906],[8,"MST_CLK_SEL_W",21906],[8,"W",21929],[8,"R",21929],[8,"CLK_EQU_SYSCLK_R",21929],[5,"CLOCK_SPEC",21929],[8,"CLK_EQU_SYSCLK_W",21929],[8,"CLKCNT_H_R",21929],[8,"CLKCNT_H_W",21929],[8,"CLKCNT_L_R",21929],[8,"CLKCNT_L_W",21929],[8,"CLKCNT_N_R",21929],[8,"CLKCNT_N_W",21929],[8,"CLKDIV_PRE_R",21929],[8,"CLKDIV_PRE_W",21929],[8,"W",21960],[8,"R",21960],[8,"CONF_BITLEN_R",21960],[5,"CMD_SPEC",21960],[8,"CONF_BITLEN_W",21960],[8,"UPDATE_R",21960],[8,"UPDATE_W",21960],[8,"USR_R",21960],[8,"USR_W",21960],[8,"W",21983],[8,"R",21983],[8,"D_POL_R",21983],[5,"CTRL_SPEC",21983],[8,"D_POL_W",21983],[8,"DUMMY_OUT_R",21983],[8,"DUMMY_OUT_W",21983],[8,"FADDR_DUAL_R",21983],[8,"FADDR_DUAL_W",21983],[8,"FADDR_QUAD_R",21983],[8,"FADDR_QUAD_W",21983],[8,"FCMD_DUAL_R",21983],[8,"FCMD_DUAL_W",21983],[8,"FCMD_QUAD_R",21983],[8,"FCMD_QUAD_W",21983],[8,"FREAD_DUAL_R",21983],[8,"FREAD_DUAL_W",21983],[8,"FREAD_QUAD_R",21983],[8,"FREAD_QUAD_W",21983],[8,"HOLD_POL_R",21983],[8,"HOLD_POL_W",21983],[8,"Q_POL_R",21983],[8,"Q_POL_W",21983],[8,"RD_BIT_ORDER_R",21983],[8,"RD_BIT_ORDER_W",21983],[8,"WP_POL_R",21983],[8,"WP_POL_W",21983],[8,"WR_BIT_ORDER_R",21983],[8,"WR_BIT_ORDER_W",21983],[8,"W",22046],[8,"R",22046],[8,"DATE_R",22046],[5,"DATE_SPEC",22046],[8,"DATE_W",22046],[8,"W",22061],[8,"R",22061],[8,"DIN0_MODE_R",22061],[5,"DIN_MODE_SPEC",22061],[8,"DIN0_MODE_W",22061],[8,"DIN1_MODE_R",22061],[8,"DIN1_MODE_W",22061],[8,"DIN2_MODE_R",22061],[8,"DIN2_MODE_W",22061],[8,"DIN3_MODE_R",22061],[8,"DIN3_MODE_W",22061],[8,"TIMING_HCLK_ACTIVE_R",22061],[8,"TIMING_HCLK_ACTIVE_W",22061],[8,"W",22092],[8,"R",22092],[8,"DIN0_NUM_R",22092],[5,"DIN_NUM_SPEC",22092],[8,"DIN0_NUM_W",22092],[8,"DIN1_NUM_R",22092],[8,"DIN1_NUM_W",22092],[8,"DIN2_NUM_R",22092],[8,"DIN2_NUM_W",22092],[8,"DIN3_NUM_R",22092],[8,"DIN3_NUM_W",22092],[8,"W",22119],[5,"DMA_CONF_SPEC",22119],[8,"BUF_AFIFO_RST_W",22119],[8,"DMA_AFIFO_RST_W",22119],[8,"R",22119],[8,"DMA_RX_ENA_R",22119],[8,"DMA_RX_ENA_W",22119],[8,"DMA_SLV_SEG_TRANS_EN_R",22119],[8,"DMA_SLV_SEG_TRANS_EN_W",22119],[8,"DMA_TX_ENA_R",22119],[8,"DMA_TX_ENA_W",22119],[8,"RX_AFIFO_RST_W",22119],[8,"RX_EOF_EN_R",22119],[8,"RX_EOF_EN_W",22119],[8,"SLV_RX_SEG_TRANS_CLR_EN_R",22119],[8,"SLV_RX_SEG_TRANS_CLR_EN_W",22119],[8,"SLV_TX_SEG_TRANS_CLR_EN_R",22119],[8,"SLV_TX_SEG_TRANS_CLR_EN_W",22119],[8,"W",22160],[5,"DMA_INT_CLR_SPEC",22160],[8,"APP1_INT_CLR_W",22160],[8,"APP2_INT_CLR_W",22160],[8,"DMA_INFIFO_FULL_ERR_INT_CLR_W",22160],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W",22160],[8,"DMA_SEG_TRANS_DONE_INT_CLR_W",22160],[8,"MST_RX_AFIFO_WFULL_ERR_INT_CLR_W",22160],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W",22160],[8,"SEG_MAGIC_ERR_INT_CLR_W",22160],[8,"SLV_BUF_ADDR_ERR_INT_CLR_W",22160],[8,"SLV_CMD7_INT_CLR_W",22160],[8,"SLV_CMD8_INT_CLR_W",22160],[8,"SLV_CMD9_INT_CLR_W",22160],[8,"SLV_CMD_ERR_INT_CLR_W",22160],[8,"SLV_CMDA_INT_CLR_W",22160],[8,"SLV_EN_QPI_INT_CLR_W",22160],[8,"SLV_EX_QPI_INT_CLR_W",22160],[8,"SLV_RD_BUF_DONE_INT_CLR_W",22160],[8,"SLV_RD_DMA_DONE_INT_CLR_W",22160],[8,"SLV_WR_BUF_DONE_INT_CLR_W",22160],[8,"SLV_WR_DMA_DONE_INT_CLR_W",22160],[8,"TRANS_DONE_INT_CLR_W",22160],[8,"R",22212],[8,"APP1_INT_ENA_R",22212],[8,"W",22212],[5,"DMA_INT_ENA_SPEC",22212],[8,"APP1_INT_ENA_W",22212],[8,"APP2_INT_ENA_R",22212],[8,"APP2_INT_ENA_W",22212],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_R",22212],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_W",22212],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R",22212],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W",22212],[8,"DMA_SEG_TRANS_DONE_INT_ENA_R",22212],[8,"DMA_SEG_TRANS_DONE_INT_ENA_W",22212],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_R",22212],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_W",22212],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R",22212],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W",22212],[8,"SEG_MAGIC_ERR_INT_ENA_R",22212],[8,"SEG_MAGIC_ERR_INT_ENA_W",22212],[8,"SLV_BUF_ADDR_ERR_INT_ENA_R",22212],[8,"SLV_BUF_ADDR_ERR_INT_ENA_W",22212],[8,"SLV_CMD7_INT_ENA_R",22212],[8,"SLV_CMD7_INT_ENA_W",22212],[8,"SLV_CMD8_INT_ENA_R",22212],[8,"SLV_CMD8_INT_ENA_W",22212],[8,"SLV_CMD9_INT_ENA_R",22212],[8,"SLV_CMD9_INT_ENA_W",22212],[8,"SLV_CMD_ERR_INT_ENA_R",22212],[8,"SLV_CMD_ERR_INT_ENA_W",22212],[8,"SLV_CMDA_INT_ENA_R",22212],[8,"SLV_CMDA_INT_ENA_W",22212],[8,"SLV_EN_QPI_INT_ENA_R",22212],[8,"SLV_EN_QPI_INT_ENA_W",22212],[8,"SLV_EX_QPI_INT_ENA_R",22212],[8,"SLV_EX_QPI_INT_ENA_W",22212],[8,"SLV_RD_BUF_DONE_INT_ENA_R",22212],[8,"SLV_RD_BUF_DONE_INT_ENA_W",22212],[8,"SLV_RD_DMA_DONE_INT_ENA_R",22212],[8,"SLV_RD_DMA_DONE_INT_ENA_W",22212],[8,"SLV_WR_BUF_DONE_INT_ENA_R",22212],[8,"SLV_WR_BUF_DONE_INT_ENA_W",22212],[8,"SLV_WR_DMA_DONE_INT_ENA_R",22212],[8,"SLV_WR_DMA_DONE_INT_ENA_W",22212],[8,"TRANS_DONE_INT_ENA_R",22212],[8,"TRANS_DONE_INT_ENA_W",22212],[8,"R",22307],[8,"APP1_INT_RAW_R",22307],[8,"W",22307],[5,"DMA_INT_RAW_SPEC",22307],[8,"APP1_INT_RAW_W",22307],[8,"APP2_INT_RAW_R",22307],[8,"APP2_INT_RAW_W",22307],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_R",22307],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_W",22307],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R",22307],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W",22307],[8,"DMA_SEG_TRANS_DONE_INT_RAW_R",22307],[8,"DMA_SEG_TRANS_DONE_INT_RAW_W",22307],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_R",22307],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_W",22307],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R",22307],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W",22307],[8,"SEG_MAGIC_ERR_INT_RAW_R",22307],[8,"SEG_MAGIC_ERR_INT_RAW_W",22307],[8,"SLV_BUF_ADDR_ERR_INT_RAW_R",22307],[8,"SLV_BUF_ADDR_ERR_INT_RAW_W",22307],[8,"SLV_CMD7_INT_RAW_R",22307],[8,"SLV_CMD7_INT_RAW_W",22307],[8,"SLV_CMD8_INT_RAW_R",22307],[8,"SLV_CMD8_INT_RAW_W",22307],[8,"SLV_CMD9_INT_RAW_R",22307],[8,"SLV_CMD9_INT_RAW_W",22307],[8,"SLV_CMD_ERR_INT_RAW_R",22307],[8,"SLV_CMD_ERR_INT_RAW_W",22307],[8,"SLV_CMDA_INT_RAW_R",22307],[8,"SLV_CMDA_INT_RAW_W",22307],[8,"SLV_EN_QPI_INT_RAW_R",22307],[8,"SLV_EN_QPI_INT_RAW_W",22307],[8,"SLV_EX_QPI_INT_RAW_R",22307],[8,"SLV_EX_QPI_INT_RAW_W",22307],[8,"SLV_RD_BUF_DONE_INT_RAW_R",22307],[8,"SLV_RD_BUF_DONE_INT_RAW_W",22307],[8,"SLV_RD_DMA_DONE_INT_RAW_R",22307],[8,"SLV_RD_DMA_DONE_INT_RAW_W",22307],[8,"SLV_WR_BUF_DONE_INT_RAW_R",22307],[8,"SLV_WR_BUF_DONE_INT_RAW_W",22307],[8,"SLV_WR_DMA_DONE_INT_RAW_R",22307],[8,"SLV_WR_DMA_DONE_INT_RAW_W",22307],[8,"TRANS_DONE_INT_RAW_R",22307],[8,"TRANS_DONE_INT_RAW_W",22307],[8,"R",22402],[8,"APP1_INT_ST_R",22402],[8,"APP2_INT_ST_R",22402],[8,"DMA_INFIFO_FULL_ERR_INT_ST_R",22402],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ST_R",22402],[8,"DMA_SEG_TRANS_DONE_INT_ST_R",22402],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ST_R",22402],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ST_R",22402],[8,"SEG_MAGIC_ERR_INT_ST_R",22402],[8,"SLV_BUF_ADDR_ERR_INT_ST_R",22402],[8,"SLV_CMD7_INT_ST_R",22402],[8,"SLV_CMD8_INT_ST_R",22402],[8,"SLV_CMD9_INT_ST_R",22402],[8,"SLV_CMD_ERR_INT_ST_R",22402],[8,"SLV_CMDA_INT_ST_R",22402],[8,"SLV_EN_QPI_INT_ST_R",22402],[8,"SLV_EX_QPI_INT_ST_R",22402],[8,"SLV_RD_BUF_DONE_INT_ST_R",22402],[8,"SLV_RD_DMA_DONE_INT_ST_R",22402],[8,"SLV_WR_BUF_DONE_INT_ST_R",22402],[8,"SLV_WR_DMA_DONE_INT_ST_R",22402],[8,"TRANS_DONE_INT_ST_R",22402],[8,"W",22453],[8,"R",22453],[8,"DOUT0_MODE_R",22453],[5,"DOUT_MODE_SPEC",22453],[8,"DOUT0_MODE_W",22453],[8,"DOUT1_MODE_R",22453],[8,"DOUT1_MODE_W",22453],[8,"DOUT2_MODE_R",22453],[8,"DOUT2_MODE_W",22453],[8,"DOUT3_MODE_R",22453],[8,"DOUT3_MODE_W",22453],[8,"W",22480],[8,"R",22480],[8,"CK_DIS_R",22480],[5,"MISC_SPEC",22480],[8,"CK_DIS_W",22480],[8,"CK_IDLE_EDGE_R",22480],[8,"CK_IDLE_EDGE_W",22480],[8,"CS0_DIS_R",22480],[8,"CS0_DIS_W",22480],[8,"CS1_DIS_R",22480],[8,"CS1_DIS_W",22480],[8,"CS2_DIS_R",22480],[8,"CS2_DIS_W",22480],[8,"CS3_DIS_R",22480],[8,"CS3_DIS_W",22480],[8,"CS4_DIS_R",22480],[8,"CS4_DIS_W",22480],[8,"CS5_DIS_R",22480],[8,"CS5_DIS_W",22480],[8,"CS_KEEP_ACTIVE_R",22480],[8,"CS_KEEP_ACTIVE_W",22480],[8,"MASTER_CS_POL_R",22480],[8,"MASTER_CS_POL_W",22480],[8,"QUAD_DIN_PIN_SWAP_R",22480],[8,"QUAD_DIN_PIN_SWAP_W",22480],[8,"SLAVE_CS_POL_R",22480],[8,"SLAVE_CS_POL_W",22480],[8,"W",22539],[8,"R",22539],[8,"MS_DATA_BITLEN_R",22539],[5,"MS_DLEN_SPEC",22539],[8,"MS_DATA_BITLEN_W",22539],[8,"W",22554],[8,"R",22554],[8,"CLK_MODE_R",22554],[5,"SLAVE_SPEC",22554],[8,"CLK_MODE_W",22554],[8,"CLK_MODE_13_R",22554],[8,"CLK_MODE_13_W",22554],[8,"DMA_SEG_MAGIC_VALUE_R",22554],[8,"DMA_SEG_MAGIC_VALUE_W",22554],[8,"MODE_R",22554],[8,"MODE_W",22554],[8,"RSCK_DATA_OUT_R",22554],[8,"RSCK_DATA_OUT_W",22554],[8,"SLV_RDBUF_BITLEN_EN_R",22554],[8,"SLV_RDBUF_BITLEN_EN_W",22554],[8,"SLV_RDDMA_BITLEN_EN_R",22554],[8,"SLV_RDDMA_BITLEN_EN_W",22554],[8,"SLV_WRBUF_BITLEN_EN_R",22554],[8,"SLV_WRBUF_BITLEN_EN_W",22554],[8,"SLV_WRDMA_BITLEN_EN_R",22554],[8,"SLV_WRDMA_BITLEN_EN_W",22554],[8,"SOFT_RESET_W",22554],[8,"USR_CONF_R",22554],[8,"USR_CONF_W",22554],[8,"W",22607],[8,"R",22607],[8,"SLV_DATA_BITLEN_R",22607],[5,"SLAVE1_SPEC",22607],[8,"SLV_DATA_BITLEN_W",22607],[8,"SLV_LAST_ADDR_R",22607],[8,"SLV_LAST_ADDR_W",22607],[8,"SLV_LAST_COMMAND_R",22607],[8,"SLV_LAST_COMMAND_W",22607],[8,"W",22630],[8,"R",22630],[8,"CK_OUT_EDGE_R",22630],[5,"USER_SPEC",22630],[8,"CK_OUT_EDGE_W",22630],[8,"CS_HOLD_R",22630],[8,"CS_HOLD_W",22630],[8,"CS_SETUP_R",22630],[8,"CS_SETUP_W",22630],[8,"DOUTDIN_R",22630],[8,"DOUTDIN_W",22630],[8,"FWRITE_DUAL_R",22630],[8,"FWRITE_DUAL_W",22630],[8,"FWRITE_QUAD_R",22630],[8,"FWRITE_QUAD_W",22630],[8,"QPI_MODE_R",22630],[8,"QPI_MODE_W",22630],[8,"RSCK_I_EDGE_R",22630],[8,"RSCK_I_EDGE_W",22630],[8,"SIO_R",22630],[8,"SIO_W",22630],[8,"TSCK_I_EDGE_R",22630],[8,"TSCK_I_EDGE_W",22630],[8,"USR_ADDR_R",22630],[8,"USR_ADDR_W",22630],[8,"USR_COMMAND_R",22630],[8,"USR_COMMAND_W",22630],[8,"USR_CONF_NXT_R",22630],[8,"USR_CONF_NXT_W",22630],[8,"USR_DUMMY_R",22630],[8,"USR_DUMMY_W",22630],[8,"USR_DUMMY_IDLE_R",22630],[8,"USR_DUMMY_IDLE_W",22630],[8,"USR_MISO_R",22630],[8,"USR_MISO_W",22630],[8,"USR_MISO_HIGHPART_R",22630],[8,"USR_MISO_HIGHPART_W",22630],[8,"USR_MOSI_R",22630],[8,"USR_MOSI_W",22630],[8,"USR_MOSI_HIGHPART_R",22630],[8,"USR_MOSI_HIGHPART_W",22630],[8,"W",22717],[8,"R",22717],[8,"CS_HOLD_TIME_R",22717],[5,"USER1_SPEC",22717],[8,"CS_HOLD_TIME_W",22717],[8,"CS_SETUP_TIME_R",22717],[8,"CS_SETUP_TIME_W",22717],[8,"MST_WFULL_ERR_END_EN_R",22717],[8,"MST_WFULL_ERR_END_EN_W",22717],[8,"USR_ADDR_BITLEN_R",22717],[8,"USR_ADDR_BITLEN_W",22717],[8,"USR_DUMMY_CYCLELEN_R",22717],[8,"USR_DUMMY_CYCLELEN_W",22717],[8,"W",22748],[8,"R",22748],[8,"MST_REMPTY_ERR_END_EN_R",22748],[5,"USER2_SPEC",22748],[8,"MST_REMPTY_ERR_END_EN_W",22748],[8,"USR_COMMAND_BITLEN_R",22748],[8,"USR_COMMAND_BITLEN_W",22748],[8,"USR_COMMAND_VALUE_R",22748],[8,"USR_COMMAND_VALUE_W",22748],[8,"W",22771],[8,"R",22771],[8,"BUF0_R",22771],[5,"W0_SPEC",22771],[8,"BUF0_W",22771],[8,"W",22786],[8,"R",22786],[8,"BUF1_R",22786],[5,"W1_SPEC",22786],[8,"BUF1_W",22786],[8,"W",22801],[8,"R",22801],[8,"BUF10_R",22801],[5,"W10_SPEC",22801],[8,"BUF10_W",22801],[8,"W",22816],[8,"R",22816],[8,"BUF11_R",22816],[5,"W11_SPEC",22816],[8,"BUF11_W",22816],[8,"W",22831],[8,"R",22831],[8,"BUF12_R",22831],[5,"W12_SPEC",22831],[8,"BUF12_W",22831],[8,"W",22846],[8,"R",22846],[8,"BUF13_R",22846],[5,"W13_SPEC",22846],[8,"BUF13_W",22846],[8,"W",22861],[8,"R",22861],[8,"BUF14_R",22861],[5,"W14_SPEC",22861],[8,"BUF14_W",22861],[8,"W",22876],[8,"R",22876],[8,"BUF15_R",22876],[5,"W15_SPEC",22876],[8,"BUF15_W",22876],[8,"W",22891],[8,"R",22891],[8,"BUF2_R",22891],[5,"W2_SPEC",22891],[8,"BUF2_W",22891],[8,"W",22906],[8,"R",22906],[8,"BUF3_R",22906],[5,"W3_SPEC",22906],[8,"BUF3_W",22906],[8,"W",22921],[8,"R",22921],[8,"BUF4_R",22921],[5,"W4_SPEC",22921],[8,"BUF4_W",22921],[8,"W",22936],[8,"R",22936],[8,"BUF5_R",22936],[5,"W5_SPEC",22936],[8,"BUF5_W",22936],[8,"W",22951],[8,"R",22951],[8,"BUF6_R",22951],[5,"W6_SPEC",22951],[8,"BUF6_W",22951],[8,"W",22966],[8,"R",22966],[8,"BUF7_R",22966],[5,"W7_SPEC",22966],[8,"BUF7_W",22966],[8,"W",22981],[8,"R",22981],[8,"BUF8_R",22981],[5,"W8_SPEC",22981],[8,"BUF8_W",22981],[8,"W",22996],[8,"R",22996],[8,"BUF9_R",22996],[5,"W9_SPEC",22996],[8,"BUF9_W",22996],[8,"BT_LPCK_DIV_FRAC",23011],[8,"BT_LPCK_DIV_INT",23011],[8,"CACHE_CONTROL",23011],[8,"CLOCK_GATE",23011],[8,"COMB_PVT_ERR_HVT_SITE0",23011],[8,"COMB_PVT_ERR_HVT_SITE1",23011],[8,"COMB_PVT_ERR_HVT_SITE2",23011],[8,"COMB_PVT_ERR_HVT_SITE3",23011],[8,"COMB_PVT_ERR_LVT_SITE0",23011],[8,"COMB_PVT_ERR_LVT_SITE1",23011],[8,"COMB_PVT_ERR_LVT_SITE2",23011],[8,"COMB_PVT_ERR_LVT_SITE3",23011],[8,"COMB_PVT_ERR_NVT_SITE0",23011],[8,"COMB_PVT_ERR_NVT_SITE1",23011],[8,"COMB_PVT_ERR_NVT_SITE2",23011],[8,"COMB_PVT_ERR_NVT_SITE3",23011],[8,"COMB_PVT_HVT_CONF",23011],[8,"COMB_PVT_LVT_CONF",23011],[8,"COMB_PVT_NVT_CONF",23011],[8,"CPU_INTR_FROM_CPU_0",23011],[8,"CPU_INTR_FROM_CPU_1",23011],[8,"CPU_INTR_FROM_CPU_2",23011],[8,"CPU_INTR_FROM_CPU_3",23011],[8,"CPU_PER_CONF",23011],[8,"CPU_PERI_CLK_EN",23011],[8,"CPU_PERI_RST_EN",23011],[8,"EDMA_CTRL",23011],[8,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL",23011],[8,"MEM_PD_MASK",23011],[8,"MEM_PVT",23011],[8,"PERIP_CLK_EN0",23011],[8,"PERIP_CLK_EN1",23011],[8,"PERIP_RST_EN0",23011],[8,"PERIP_RST_EN1",23011],[8,"REDUNDANT_ECO_CTRL",23011],[8,"RSA_PD_CTRL",23011],[8,"RTC_FASTMEM_CONFIG",23011],[8,"RTC_FASTMEM_CRC",23011],[8,"SYSCLK_CONF",23011],[8,"SYSTEM_REG_DATE",23011],[8,"W",23139],[8,"R",23139],[8,"BT_LPCK_DIV_A_R",23139],[5,"BT_LPCK_DIV_FRAC_SPEC",23139],[8,"BT_LPCK_DIV_A_W",23139],[8,"BT_LPCK_DIV_B_R",23139],[8,"BT_LPCK_DIV_B_W",23139],[8,"LPCLK_RTC_EN_R",23139],[8,"LPCLK_RTC_EN_W",23139],[8,"LPCLK_SEL_8M_R",23139],[8,"LPCLK_SEL_8M_W",23139],[8,"LPCLK_SEL_RTC_SLOW_R",23139],[8,"LPCLK_SEL_RTC_SLOW_W",23139],[8,"LPCLK_SEL_XTAL_R",23139],[8,"LPCLK_SEL_XTAL_W",23139],[8,"LPCLK_SEL_XTAL32K_R",23139],[8,"LPCLK_SEL_XTAL32K_W",23139],[8,"W",23178],[8,"R",23178],[8,"BT_LPCK_DIV_NUM_R",23178],[5,"BT_LPCK_DIV_INT_SPEC",23178],[8,"BT_LPCK_DIV_NUM_W",23178],[8,"W",23193],[8,"R",23193],[8,"DCACHE_CLK_ON_R",23193],[5,"CACHE_CONTROL_SPEC",23193],[8,"DCACHE_CLK_ON_W",23193],[8,"DCACHE_RESET_R",23193],[8,"DCACHE_RESET_W",23193],[8,"ICACHE_CLK_ON_R",23193],[8,"ICACHE_CLK_ON_W",23193],[8,"ICACHE_RESET_R",23193],[8,"ICACHE_RESET_W",23193],[8,"W",23220],[8,"R",23220],[8,"CLK_EN_R",23220],[5,"CLOCK_GATE_SPEC",23220],[8,"CLK_EN_W",23220],[8,"R",23235],[8,"COMB_TIMING_ERR_CNT_HVT_SITE0_R",23235],[8,"R",23246],[8,"COMB_TIMING_ERR_CNT_HVT_SITE1_R",23246],[8,"R",23257],[8,"COMB_TIMING_ERR_CNT_HVT_SITE2_R",23257],[8,"R",23268],[8,"COMB_TIMING_ERR_CNT_HVT_SITE3_R",23268],[8,"R",23279],[8,"COMB_TIMING_ERR_CNT_LVT_SITE0_R",23279],[8,"R",23290],[8,"COMB_TIMING_ERR_CNT_LVT_SITE1_R",23290],[8,"R",23301],[8,"COMB_TIMING_ERR_CNT_LVT_SITE2_R",23301],[8,"R",23312],[8,"COMB_TIMING_ERR_CNT_LVT_SITE3_R",23312],[8,"R",23323],[8,"COMB_TIMING_ERR_CNT_NVT_SITE0_R",23323],[8,"R",23334],[8,"COMB_TIMING_ERR_CNT_NVT_SITE1_R",23334],[8,"R",23345],[8,"COMB_TIMING_ERR_CNT_NVT_SITE2_R",23345],[8,"R",23356],[8,"COMB_TIMING_ERR_CNT_NVT_SITE3_R",23356],[8,"W",23367],[5,"COMB_PVT_HVT_CONF_SPEC",23367],[8,"COMB_ERR_CNT_CLR_HVT_W",23367],[8,"R",23367],[8,"COMB_PATH_LEN_HVT_R",23367],[8,"COMB_PATH_LEN_HVT_W",23367],[8,"COMB_PVT_MONITOR_EN_HVT_R",23367],[8,"COMB_PVT_MONITOR_EN_HVT_W",23367],[8,"W",23388],[5,"COMB_PVT_LVT_CONF_SPEC",23388],[8,"COMB_ERR_CNT_CLR_LVT_W",23388],[8,"R",23388],[8,"COMB_PATH_LEN_LVT_R",23388],[8,"COMB_PATH_LEN_LVT_W",23388],[8,"COMB_PVT_MONITOR_EN_LVT_R",23388],[8,"COMB_PVT_MONITOR_EN_LVT_W",23388],[8,"W",23409],[5,"COMB_PVT_NVT_CONF_SPEC",23409],[8,"COMB_ERR_CNT_CLR_NVT_W",23409],[8,"R",23409],[8,"COMB_PATH_LEN_NVT_R",23409],[8,"COMB_PATH_LEN_NVT_W",23409],[8,"COMB_PVT_MONITOR_EN_NVT_R",23409],[8,"COMB_PVT_MONITOR_EN_NVT_W",23409],[8,"W",23430],[8,"R",23430],[8,"CPU_INTR_FROM_CPU_0_R",23430],[5,"CPU_INTR_FROM_CPU_0_SPEC",23430],[8,"CPU_INTR_FROM_CPU_0_W",23430],[8,"W",23445],[8,"R",23445],[8,"CPU_INTR_FROM_CPU_1_R",23445],[5,"CPU_INTR_FROM_CPU_1_SPEC",23445],[8,"CPU_INTR_FROM_CPU_1_W",23445],[8,"W",23460],[8,"R",23460],[8,"CPU_INTR_FROM_CPU_2_R",23460],[5,"CPU_INTR_FROM_CPU_2_SPEC",23460],[8,"CPU_INTR_FROM_CPU_2_W",23460],[8,"W",23475],[8,"R",23475],[8,"CPU_INTR_FROM_CPU_3_R",23475],[5,"CPU_INTR_FROM_CPU_3_SPEC",23475],[8,"CPU_INTR_FROM_CPU_3_W",23475],[8,"W",23490],[8,"R",23490],[8,"CPU_WAIT_MODE_FORCE_ON_R",23490],[5,"CPU_PER_CONF_SPEC",23490],[8,"CPU_WAIT_MODE_FORCE_ON_W",23490],[8,"CPU_WAITI_DELAY_NUM_R",23490],[8,"CPU_WAITI_DELAY_NUM_W",23490],[8,"CPUPERIOD_SEL_R",23490],[8,"CPUPERIOD_SEL_W",23490],[8,"PLL_FREQ_SEL_R",23490],[8,"PLL_FREQ_SEL_W",23490],[8,"W",23517],[8,"R",23517],[8,"CLK_EN_ASSIST_DEBUG_R",23517],[5,"CPU_PERI_CLK_EN_SPEC",23517],[8,"CLK_EN_ASSIST_DEBUG_W",23517],[8,"CLK_EN_DEDICATED_GPIO_R",23517],[8,"CLK_EN_DEDICATED_GPIO_W",23517],[8,"W",23536],[8,"R",23536],[8,"RST_EN_ASSIST_DEBUG_R",23536],[5,"CPU_PERI_RST_EN_SPEC",23536],[8,"RST_EN_ASSIST_DEBUG_W",23536],[8,"RST_EN_DEDICATED_GPIO_R",23536],[8,"RST_EN_DEDICATED_GPIO_W",23536],[8,"W",23555],[8,"R",23555],[8,"EDMA_CLK_ON_R",23555],[5,"EDMA_CTRL_SPEC",23555],[8,"EDMA_CLK_ON_W",23555],[8,"EDMA_RESET_R",23555],[8,"EDMA_RESET_W",23555],[8,"W",23574],[8,"R",23574],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_R",23574],[5,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC",23574],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_W",23574],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_R",23574],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_W",23574],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R",23574],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W",23574],[8,"ENABLE_SPI_MANUAL_ENCRYPT_R",23574],[8,"ENABLE_SPI_MANUAL_ENCRYPT_W",23574],[8,"W",23601],[8,"R",23601],[8,"LSLP_MEM_PD_MASK_R",23601],[5,"MEM_PD_MASK_SPEC",23601],[8,"LSLP_MEM_PD_MASK_W",23601],[8,"W",23616],[5,"MEM_PVT_SPEC",23616],[8,"MEM_ERR_CNT_CLR_W",23616],[8,"R",23616],[8,"MEM_PATH_LEN_R",23616],[8,"MEM_PATH_LEN_W",23616],[8,"MEM_TIMING_ERR_CNT_R",23616],[8,"MEM_VT_SEL_R",23616],[8,"MEM_VT_SEL_W",23616],[8,"MONITOR_EN_R",23616],[8,"MONITOR_EN_W",23616],[8,"R",23643],[8,"ADC2_ARB_CLK_EN_R",23643],[8,"W",23643],[5,"PERIP_CLK_EN0_SPEC",23643],[8,"ADC2_ARB_CLK_EN_W",23643],[8,"APB_SARADC_CLK_EN_R",23643],[8,"APB_SARADC_CLK_EN_W",23643],[8,"EFUSE_CLK_EN_R",23643],[8,"EFUSE_CLK_EN_W",23643],[8,"EXT1_CLK_EN_R",23643],[8,"EXT1_CLK_EN_W",23643],[8,"I2C_EXT0_CLK_EN_R",23643],[8,"I2C_EXT0_CLK_EN_W",23643],[8,"I2S0_CLK_EN_R",23643],[8,"I2S0_CLK_EN_W",23643],[8,"I2S1_CLK_EN_R",23643],[8,"I2S1_CLK_EN_W",23643],[8,"LEDC_CLK_EN_R",23643],[8,"LEDC_CLK_EN_W",23643],[8,"PCNT_CLK_EN_R",23643],[8,"PCNT_CLK_EN_W",23643],[8,"PWM0_CLK_EN_R",23643],[8,"PWM0_CLK_EN_W",23643],[8,"PWM1_CLK_EN_R",23643],[8,"PWM1_CLK_EN_W",23643],[8,"PWM2_CLK_EN_R",23643],[8,"PWM2_CLK_EN_W",23643],[8,"PWM3_CLK_EN_R",23643],[8,"PWM3_CLK_EN_W",23643],[8,"RMT_CLK_EN_R",23643],[8,"RMT_CLK_EN_W",23643],[8,"SPI01_CLK_EN_R",23643],[8,"SPI01_CLK_EN_W",23643],[8,"SPI2_CLK_EN_R",23643],[8,"SPI2_CLK_EN_W",23643],[8,"SPI2_DMA_CLK_EN_R",23643],[8,"SPI2_DMA_CLK_EN_W",23643],[8,"SPI3_CLK_EN_R",23643],[8,"SPI3_CLK_EN_W",23643],[8,"SPI3_DMA_CLK_EN_R",23643],[8,"SPI3_DMA_CLK_EN_W",23643],[8,"SPI4_CLK_EN_R",23643],[8,"SPI4_CLK_EN_W",23643],[8,"SYSTIMER_CLK_EN_R",23643],[8,"SYSTIMER_CLK_EN_W",23643],[8,"TIMERGROUP1_CLK_EN_R",23643],[8,"TIMERGROUP1_CLK_EN_W",23643],[8,"TIMERGROUP_CLK_EN_R",23643],[8,"TIMERGROUP_CLK_EN_W",23643],[8,"TIMERS_CLK_EN_R",23643],[8,"TIMERS_CLK_EN_W",23643],[8,"TWAI_CLK_EN_R",23643],[8,"TWAI_CLK_EN_W",23643],[8,"UART1_CLK_EN_R",23643],[8,"UART1_CLK_EN_W",23643],[8,"UART_CLK_EN_R",23643],[8,"UART_CLK_EN_W",23643],[8,"UART_MEM_CLK_EN_R",23643],[8,"UART_MEM_CLK_EN_W",23643],[8,"UHCI0_CLK_EN_R",23643],[8,"UHCI0_CLK_EN_W",23643],[8,"UHCI1_CLK_EN_R",23643],[8,"UHCI1_CLK_EN_W",23643],[8,"USB_DEVICE_CLK_EN_R",23643],[8,"USB_DEVICE_CLK_EN_W",23643],[8,"WDG_CLK_EN_R",23643],[8,"WDG_CLK_EN_W",23643],[8,"W",23782],[8,"R",23782],[8,"CRYPTO_AES_CLK_EN_R",23782],[5,"PERIP_CLK_EN1_SPEC",23782],[8,"CRYPTO_AES_CLK_EN_W",23782],[8,"CRYPTO_DS_CLK_EN_R",23782],[8,"CRYPTO_DS_CLK_EN_W",23782],[8,"CRYPTO_HMAC_CLK_EN_R",23782],[8,"CRYPTO_HMAC_CLK_EN_W",23782],[8,"CRYPTO_RSA_CLK_EN_R",23782],[8,"CRYPTO_RSA_CLK_EN_W",23782],[8,"CRYPTO_SHA_CLK_EN_R",23782],[8,"CRYPTO_SHA_CLK_EN_W",23782],[8,"DMA_CLK_EN_R",23782],[8,"DMA_CLK_EN_W",23782],[8,"LCD_CAM_CLK_EN_R",23782],[8,"LCD_CAM_CLK_EN_W",23782],[8,"SDIO_HOST_CLK_EN_R",23782],[8,"SDIO_HOST_CLK_EN_W",23782],[8,"TSENS_CLK_EN_R",23782],[8,"TSENS_CLK_EN_W",23782],[8,"UART2_CLK_EN_R",23782],[8,"UART2_CLK_EN_W",23782],[8,"R",23833],[8,"ADC2_ARB_RST_R",23833],[8,"W",23833],[5,"PERIP_RST_EN0_SPEC",23833],[8,"ADC2_ARB_RST_W",23833],[8,"APB_SARADC_RST_R",23833],[8,"APB_SARADC_RST_W",23833],[8,"EFUSE_RST_R",23833],[8,"EFUSE_RST_W",23833],[8,"EXT1_RST_R",23833],[8,"EXT1_RST_W",23833],[8,"I2C_EXT0_RST_R",23833],[8,"I2C_EXT0_RST_W",23833],[8,"I2S0_RST_R",23833],[8,"I2S0_RST_W",23833],[8,"I2S1_RST_R",23833],[8,"I2S1_RST_W",23833],[8,"LEDC_RST_R",23833],[8,"LEDC_RST_W",23833],[8,"PCNT_RST_R",23833],[8,"PCNT_RST_W",23833],[8,"PWM0_RST_R",23833],[8,"PWM0_RST_W",23833],[8,"PWM1_RST_R",23833],[8,"PWM1_RST_W",23833],[8,"PWM2_RST_R",23833],[8,"PWM2_RST_W",23833],[8,"PWM3_RST_R",23833],[8,"PWM3_RST_W",23833],[8,"RMT_RST_R",23833],[8,"RMT_RST_W",23833],[8,"SPI01_RST_R",23833],[8,"SPI01_RST_W",23833],[8,"SPI2_DMA_RST_R",23833],[8,"SPI2_DMA_RST_W",23833],[8,"SPI2_RST_R",23833],[8,"SPI2_RST_W",23833],[8,"SPI3_DMA_RST_R",23833],[8,"SPI3_DMA_RST_W",23833],[8,"SPI3_RST_R",23833],[8,"SPI3_RST_W",23833],[8,"SPI4_RST_R",23833],[8,"SPI4_RST_W",23833],[8,"SYSTIMER_RST_R",23833],[8,"SYSTIMER_RST_W",23833],[8,"TIMERGROUP1_RST_R",23833],[8,"TIMERGROUP1_RST_W",23833],[8,"TIMERGROUP_RST_R",23833],[8,"TIMERGROUP_RST_W",23833],[8,"TIMERS_RST_R",23833],[8,"TIMERS_RST_W",23833],[8,"TWAI_RST_R",23833],[8,"TWAI_RST_W",23833],[8,"UART1_RST_R",23833],[8,"UART1_RST_W",23833],[8,"UART_MEM_RST_R",23833],[8,"UART_MEM_RST_W",23833],[8,"UART_RST_R",23833],[8,"UART_RST_W",23833],[8,"UHCI0_RST_R",23833],[8,"UHCI0_RST_W",23833],[8,"UHCI1_RST_R",23833],[8,"UHCI1_RST_W",23833],[8,"USB_DEVICE_RST_R",23833],[8,"USB_DEVICE_RST_W",23833],[8,"WDG_RST_R",23833],[8,"WDG_RST_W",23833],[8,"W",23972],[8,"R",23972],[8,"CRYPTO_AES_RST_R",23972],[5,"PERIP_RST_EN1_SPEC",23972],[8,"CRYPTO_AES_RST_W",23972],[8,"CRYPTO_DS_RST_R",23972],[8,"CRYPTO_DS_RST_W",23972],[8,"CRYPTO_HMAC_RST_R",23972],[8,"CRYPTO_HMAC_RST_W",23972],[8,"CRYPTO_RSA_RST_R",23972],[8,"CRYPTO_RSA_RST_W",23972],[8,"CRYPTO_SHA_RST_R",23972],[8,"CRYPTO_SHA_RST_W",23972],[8,"DMA_RST_R",23972],[8,"DMA_RST_W",23972],[8,"LCD_CAM_RST_R",23972],[8,"LCD_CAM_RST_W",23972],[8,"SDIO_HOST_RST_R",23972],[8,"SDIO_HOST_RST_W",23972],[8,"TSENS_RST_R",23972],[8,"TSENS_RST_W",23972],[8,"UART2_RST_R",23972],[8,"UART2_RST_W",23972],[8,"W",24023],[8,"R",24023],[8,"REDUNDANT_ECO_DRIVE_R",24023],[5,"REDUNDANT_ECO_CTRL_SPEC",24023],[8,"REDUNDANT_ECO_DRIVE_W",24023],[8,"REDUNDANT_ECO_RESULT_R",24023],[8,"W",24040],[8,"R",24040],[8,"RSA_MEM_FORCE_PD_R",24040],[5,"RSA_PD_CTRL_SPEC",24040],[8,"RSA_MEM_FORCE_PD_W",24040],[8,"RSA_MEM_FORCE_PU_R",24040],[8,"RSA_MEM_FORCE_PU_W",24040],[8,"RSA_MEM_PD_R",24040],[8,"RSA_MEM_PD_W",24040],[8,"W",24063],[8,"R",24063],[8,"RTC_MEM_CRC_ADDR_R",24063],[5,"RTC_FASTMEM_CONFIG_SPEC",24063],[8,"RTC_MEM_CRC_ADDR_W",24063],[8,"RTC_MEM_CRC_FINISH_R",24063],[8,"RTC_MEM_CRC_LEN_R",24063],[8,"RTC_MEM_CRC_LEN_W",24063],[8,"RTC_MEM_CRC_START_R",24063],[8,"RTC_MEM_CRC_START_W",24063],[8,"R",24088],[8,"RTC_MEM_CRC_RES_R",24088],[8,"W",24099],[8,"R",24099],[8,"CLK_DIV_EN_R",24099],[8,"CLK_XTAL_FREQ_R",24099],[8,"PRE_DIV_CNT_R",24099],[5,"SYSCLK_CONF_SPEC",24099],[8,"PRE_DIV_CNT_W",24099],[8,"SOC_CLK_SEL_R",24099],[8,"SOC_CLK_SEL_W",24099],[8,"W",24122],[8,"R",24122],[8,"SYSTEM_REG_DATE_R",24122],[5,"SYSTEM_REG_DATE_SPEC",24122],[8,"SYSTEM_REG_DATE_W",24122],[8,"COMP0_LOAD",24137],[8,"COMP1_LOAD",24137],[8,"COMP2_LOAD",24137],[8,"CONF",24137],[8,"DATE",24137],[8,"INT_CLR",24137],[8,"INT_ENA",24137],[8,"INT_RAW",24137],[8,"INT_ST",24137],[8,"TARGET0_CONF",24137],[8,"TARGET0_HI",24137],[8,"TARGET0_LO",24137],[8,"TARGET1_CONF",24137],[8,"TARGET1_HI",24137],[8,"TARGET1_LO",24137],[8,"TARGET2_CONF",24137],[8,"TARGET2_HI",24137],[8,"TARGET2_LO",24137],[8,"UNIT0_LOAD",24137],[8,"UNIT0_LOAD_HI",24137],[8,"UNIT0_LOAD_LO",24137],[8,"UNIT0_OP",24137],[8,"UNIT0_VALUE_HI",24137],[8,"UNIT0_VALUE_LO",24137],[8,"UNIT1_LOAD",24137],[8,"UNIT1_LOAD_HI",24137],[8,"UNIT1_LOAD_LO",24137],[8,"UNIT1_OP",24137],[8,"UNIT1_VALUE_HI",24137],[8,"UNIT1_VALUE_LO",24137],[8,"W",24235],[5,"COMP0_LOAD_SPEC",24235],[8,"TIMER_COMP0_LOAD_W",24235],[8,"W",24247],[5,"COMP1_LOAD_SPEC",24247],[8,"TIMER_COMP1_LOAD_W",24247],[8,"W",24259],[5,"COMP2_LOAD_SPEC",24259],[8,"TIMER_COMP2_LOAD_W",24259],[8,"W",24271],[8,"R",24271],[8,"CLK_EN_R",24271],[5,"CONF_SPEC",24271],[8,"CLK_EN_W",24271],[8,"SYSTIMER_CLK_FO_R",24271],[8,"SYSTIMER_CLK_FO_W",24271],[8,"TARGET0_WORK_EN_R",24271],[8,"TARGET0_WORK_EN_W",24271],[8,"TARGET1_WORK_EN_R",24271],[8,"TARGET1_WORK_EN_W",24271],[8,"TARGET2_WORK_EN_R",24271],[8,"TARGET2_WORK_EN_W",24271],[8,"TIMER_UNIT0_CORE0_STALL_EN_R",24271],[8,"TIMER_UNIT0_CORE0_STALL_EN_W",24271],[8,"TIMER_UNIT0_CORE1_STALL_EN_R",24271],[8,"TIMER_UNIT0_CORE1_STALL_EN_W",24271],[8,"TIMER_UNIT0_WORK_EN_R",24271],[8,"TIMER_UNIT0_WORK_EN_W",24271],[8,"TIMER_UNIT1_CORE0_STALL_EN_R",24271],[8,"TIMER_UNIT1_CORE0_STALL_EN_W",24271],[8,"TIMER_UNIT1_CORE1_STALL_EN_R",24271],[8,"TIMER_UNIT1_CORE1_STALL_EN_W",24271],[8,"TIMER_UNIT1_WORK_EN_R",24271],[8,"TIMER_UNIT1_WORK_EN_W",24271],[8,"W",24326],[8,"R",24326],[8,"DATE_R",24326],[5,"DATE_SPEC",24326],[8,"DATE_W",24326],[8,"W",24341],[5,"INT_CLR_SPEC",24341],[8,"TARGET0_INT_CLR_W",24341],[8,"TARGET1_INT_CLR_W",24341],[8,"TARGET2_INT_CLR_W",24341],[8,"W",24357],[8,"R",24357],[8,"TARGET0_INT_ENA_R",24357],[5,"INT_ENA_SPEC",24357],[8,"TARGET0_INT_ENA_W",24357],[8,"TARGET1_INT_ENA_R",24357],[8,"TARGET1_INT_ENA_W",24357],[8,"TARGET2_INT_ENA_R",24357],[8,"TARGET2_INT_ENA_W",24357],[8,"W",24380],[8,"R",24380],[8,"TARGET0_INT_RAW_R",24380],[5,"INT_RAW_SPEC",24380],[8,"TARGET0_INT_RAW_W",24380],[8,"TARGET1_INT_RAW_R",24380],[8,"TARGET1_INT_RAW_W",24380],[8,"TARGET2_INT_RAW_R",24380],[8,"TARGET2_INT_RAW_W",24380],[8,"R",24403],[8,"TARGET0_INT_ST_R",24403],[8,"TARGET1_INT_ST_R",24403],[8,"TARGET2_INT_ST_R",24403],[8,"W",24418],[8,"R",24418],[8,"TARGET0_PERIOD_R",24418],[5,"TARGET0_CONF_SPEC",24418],[8,"TARGET0_PERIOD_W",24418],[8,"TARGET0_PERIOD_MODE_R",24418],[8,"TARGET0_PERIOD_MODE_W",24418],[8,"TARGET0_TIMER_UNIT_SEL_R",24418],[8,"TARGET0_TIMER_UNIT_SEL_W",24418],[8,"W",24441],[8,"R",24441],[8,"TIMER_TARGET0_HI_R",24441],[5,"TARGET0_HI_SPEC",24441],[8,"TIMER_TARGET0_HI_W",24441],[8,"W",24456],[8,"R",24456],[8,"TIMER_TARGET0_LO_R",24456],[5,"TARGET0_LO_SPEC",24456],[8,"TIMER_TARGET0_LO_W",24456],[8,"W",24471],[8,"R",24471],[8,"TARGET1_PERIOD_R",24471],[5,"TARGET1_CONF_SPEC",24471],[8,"TARGET1_PERIOD_W",24471],[8,"TARGET1_PERIOD_MODE_R",24471],[8,"TARGET1_PERIOD_MODE_W",24471],[8,"TARGET1_TIMER_UNIT_SEL_R",24471],[8,"TARGET1_TIMER_UNIT_SEL_W",24471],[8,"W",24494],[8,"R",24494],[8,"TIMER_TARGET1_HI_R",24494],[5,"TARGET1_HI_SPEC",24494],[8,"TIMER_TARGET1_HI_W",24494],[8,"W",24509],[8,"R",24509],[8,"TIMER_TARGET1_LO_R",24509],[5,"TARGET1_LO_SPEC",24509],[8,"TIMER_TARGET1_LO_W",24509],[8,"W",24524],[8,"R",24524],[8,"TARGET2_PERIOD_R",24524],[5,"TARGET2_CONF_SPEC",24524],[8,"TARGET2_PERIOD_W",24524],[8,"TARGET2_PERIOD_MODE_R",24524],[8,"TARGET2_PERIOD_MODE_W",24524],[8,"TARGET2_TIMER_UNIT_SEL_R",24524],[8,"TARGET2_TIMER_UNIT_SEL_W",24524],[8,"W",24547],[8,"R",24547],[8,"TIMER_TARGET2_HI_R",24547],[5,"TARGET2_HI_SPEC",24547],[8,"TIMER_TARGET2_HI_W",24547],[8,"W",24562],[8,"R",24562],[8,"TIMER_TARGET2_LO_R",24562],[5,"TARGET2_LO_SPEC",24562],[8,"TIMER_TARGET2_LO_W",24562],[8,"W",24577],[5,"UNIT0_LOAD_SPEC",24577],[8,"TIMER_UNIT0_LOAD_W",24577],[8,"W",24589],[8,"R",24589],[8,"TIMER_UNIT0_LOAD_HI_R",24589],[5,"UNIT0_LOAD_HI_SPEC",24589],[8,"TIMER_UNIT0_LOAD_HI_W",24589],[8,"W",24604],[8,"R",24604],[8,"TIMER_UNIT0_LOAD_LO_R",24604],[5,"UNIT0_LOAD_LO_SPEC",24604],[8,"TIMER_UNIT0_LOAD_LO_W",24604],[8,"W",24619],[5,"UNIT0_OP_SPEC",24619],[8,"TIMER_UNIT0_UPDATE_W",24619],[8,"R",24619],[8,"TIMER_UNIT0_VALUE_VALID_R",24619],[8,"R",24634],[8,"TIMER_UNIT0_VALUE_HI_R",24634],[8,"R",24645],[8,"TIMER_UNIT0_VALUE_LO_R",24645],[8,"W",24656],[5,"UNIT1_LOAD_SPEC",24656],[8,"TIMER_UNIT1_LOAD_W",24656],[8,"W",24668],[8,"R",24668],[8,"TIMER_UNIT1_LOAD_HI_R",24668],[5,"UNIT1_LOAD_HI_SPEC",24668],[8,"TIMER_UNIT1_LOAD_HI_W",24668],[8,"W",24683],[8,"R",24683],[8,"TIMER_UNIT1_LOAD_LO_R",24683],[5,"UNIT1_LOAD_LO_SPEC",24683],[8,"TIMER_UNIT1_LOAD_LO_W",24683],[8,"W",24698],[5,"UNIT1_OP_SPEC",24698],[8,"TIMER_UNIT1_UPDATE_W",24698],[8,"R",24698],[8,"TIMER_UNIT1_VALUE_VALID_R",24698],[8,"R",24713],[8,"TIMER_UNIT1_VALUE_HI_R",24713],[8,"R",24724],[8,"TIMER_UNIT1_VALUE_LO_R",24724],[8,"INT_CLR_TIMERS",24735],[8,"INT_ENA_TIMERS",24735],[8,"INT_RAW_TIMERS",24735],[8,"INT_ST_TIMERS",24735],[8,"NTIMG_DATE",24735],[8,"REGCLK",24735],[8,"RTCCALICFG",24735],[8,"RTCCALICFG1",24735],[8,"RTCCALICFG2",24735],[8,"T0ALARMHI",24735],[8,"T0ALARMLO",24735],[8,"T0CONFIG",24735],[8,"T0HI",24735],[8,"T0LO",24735],[8,"T0LOAD",24735],[8,"T0LOADHI",24735],[8,"T0LOADLO",24735],[8,"T0UPDATE",24735],[8,"WDTCONFIG0",24735],[8,"WDTCONFIG1",24735],[8,"WDTCONFIG2",24735],[8,"WDTCONFIG3",24735],[8,"WDTCONFIG4",24735],[8,"WDTCONFIG5",24735],[8,"WDTFEED",24735],[8,"WDTWPROTECT",24735],[8,"W",24821],[5,"INT_CLR_TIMERS_SPEC",24821],[8,"T0_INT_CLR_W",24821],[8,"WDT_INT_CLR_W",24821],[8,"W",24835],[8,"R",24835],[8,"T0_INT_ENA_R",24835],[5,"INT_ENA_TIMERS_SPEC",24835],[8,"T0_INT_ENA_W",24835],[8,"WDT_INT_ENA_R",24835],[8,"WDT_INT_ENA_W",24835],[8,"R",24854],[8,"T0_INT_RAW_R",24854],[8,"WDT_INT_RAW_R",24854],[8,"R",24867],[8,"T0_INT_ST_R",24867],[8,"WDT_INT_ST_R",24867],[8,"W",24880],[8,"R",24880],[8,"NTIMGS_DATE_R",24880],[5,"NTIMG_DATE_SPEC",24880],[8,"NTIMGS_DATE_W",24880],[8,"W",24895],[8,"R",24895],[8,"CLK_EN_R",24895],[5,"REGCLK_SPEC",24895],[8,"CLK_EN_W",24895],[8,"TIMER_CLK_IS_ACTIVE_R",24895],[8,"TIMER_CLK_IS_ACTIVE_W",24895],[8,"WDT_CLK_IS_ACTIVE_R",24895],[8,"WDT_CLK_IS_ACTIVE_W",24895],[8,"W",24918],[8,"R",24918],[8,"RTC_CALI_CLK_SEL_R",24918],[5,"RTCCALICFG_SPEC",24918],[8,"RTC_CALI_CLK_SEL_W",24918],[8,"RTC_CALI_MAX_R",24918],[8,"RTC_CALI_MAX_W",24918],[8,"RTC_CALI_RDY_R",24918],[8,"RTC_CALI_START_R",24918],[8,"RTC_CALI_START_W",24918],[8,"RTC_CALI_START_CYCLING_R",24918],[8,"RTC_CALI_START_CYCLING_W",24918],[8,"R",24947],[8,"RTC_CALI_CYCLING_DATA_VLD_R",24947],[8,"RTC_CALI_VALUE_R",24947],[8,"W",24960],[8,"R",24960],[8,"RTC_CALI_TIMEOUT_R",24960],[8,"RTC_CALI_TIMEOUT_RST_CNT_R",24960],[5,"RTCCALICFG2_SPEC",24960],[8,"RTC_CALI_TIMEOUT_RST_CNT_W",24960],[8,"RTC_CALI_TIMEOUT_THRES_R",24960],[8,"RTC_CALI_TIMEOUT_THRES_W",24960],[8,"R",24981],[8,"ALARM_HI_R",24981],[8,"W",24981],[5,"T0ALARMHI_SPEC",24981],[8,"ALARM_HI_W",24981],[8,"R",24996],[8,"ALARM_LO_R",24996],[8,"W",24996],[5,"T0ALARMLO_SPEC",24996],[8,"ALARM_LO_W",24996],[8,"R",25011],[8,"ALARM_EN_R",25011],[8,"W",25011],[5,"T0CONFIG_SPEC",25011],[8,"ALARM_EN_W",25011],[8,"AUTORELOAD_R",25011],[8,"AUTORELOAD_W",25011],[8,"DIVCNT_RST_W",25011],[8,"DIVIDER_R",25011],[8,"DIVIDER_W",25011],[8,"EN_R",25011],[8,"EN_W",25011],[8,"INCREASE_R",25011],[8,"INCREASE_W",25011],[8,"USE_XTAL_R",25011],[8,"USE_XTAL_W",25011],[8,"R",25048],[8,"HI_R",25048],[8,"R",25059],[8,"LO_R",25059],[8,"W",25070],[5,"T0LOAD_SPEC",25070],[8,"LOAD_W",25070],[8,"W",25082],[8,"R",25082],[8,"LOAD_HI_R",25082],[5,"T0LOADHI_SPEC",25082],[8,"LOAD_HI_W",25082],[8,"W",25097],[8,"R",25097],[8,"LOAD_LO_R",25097],[5,"T0LOADLO_SPEC",25097],[8,"LOAD_LO_W",25097],[8,"W",25112],[8,"R",25112],[8,"UPDATE_R",25112],[5,"T0UPDATE_SPEC",25112],[8,"UPDATE_W",25112],[8,"W",25127],[8,"R",25127],[8,"WDT_APPCPU_RESET_EN_R",25127],[5,"WDTCONFIG0_SPEC",25127],[8,"WDT_APPCPU_RESET_EN_W",25127],[8,"WDT_CONF_UPDATE_EN_W",25127],[8,"WDT_CPU_RESET_LENGTH_R",25127],[8,"WDT_CPU_RESET_LENGTH_W",25127],[8,"WDT_EN_R",25127],[8,"WDT_EN_W",25127],[8,"WDT_FLASHBOOT_MOD_EN_R",25127],[8,"WDT_FLASHBOOT_MOD_EN_W",25127],[8,"WDT_PROCPU_RESET_EN_R",25127],[8,"WDT_PROCPU_RESET_EN_W",25127],[8,"WDT_STG0_R",25127],[8,"WDT_STG0_W",25127],[8,"WDT_STG1_R",25127],[8,"WDT_STG1_W",25127],[8,"WDT_STG2_R",25127],[8,"WDT_STG2_W",25127],[8,"WDT_STG3_R",25127],[8,"WDT_STG3_W",25127],[8,"WDT_SYS_RESET_LENGTH_R",25127],[8,"WDT_SYS_RESET_LENGTH_W",25127],[8,"WDT_USE_XTAL_R",25127],[8,"WDT_USE_XTAL_W",25127],[8,"W",25184],[8,"R",25184],[8,"WDT_CLK_PRESCALE_R",25184],[5,"WDTCONFIG1_SPEC",25184],[8,"WDT_CLK_PRESCALE_W",25184],[8,"WDT_DIVCNT_RST_W",25184],[8,"W",25201],[8,"R",25201],[8,"WDT_STG0_HOLD_R",25201],[5,"WDTCONFIG2_SPEC",25201],[8,"WDT_STG0_HOLD_W",25201],[8,"W",25216],[8,"R",25216],[8,"WDT_STG1_HOLD_R",25216],[5,"WDTCONFIG3_SPEC",25216],[8,"WDT_STG1_HOLD_W",25216],[8,"W",25231],[8,"R",25231],[8,"WDT_STG2_HOLD_R",25231],[5,"WDTCONFIG4_SPEC",25231],[8,"WDT_STG2_HOLD_W",25231],[8,"W",25246],[8,"R",25246],[8,"WDT_STG3_HOLD_R",25246],[5,"WDTCONFIG5_SPEC",25246],[8,"WDT_STG3_HOLD_W",25246],[8,"W",25261],[5,"WDTFEED_SPEC",25261],[8,"WDT_FEED_W",25261],[8,"W",25273],[8,"R",25273],[8,"WDT_WKEY_R",25273],[5,"WDTWPROTECT_SPEC",25273],[8,"WDT_WKEY_W",25273],[8,"ARB_LOST_CAP",25288],[8,"BUS_TIMING_0",25288],[8,"BUS_TIMING_1",25288],[8,"CLOCK_DIVIDER",25288],[8,"CMD",25288],[8,"DATA_0",25288],[8,"DATA_1",25288],[8,"DATA_10",25288],[8,"DATA_11",25288],[8,"DATA_12",25288],[8,"DATA_2",25288],[8,"DATA_3",25288],[8,"DATA_4",25288],[8,"DATA_5",25288],[8,"DATA_6",25288],[8,"DATA_7",25288],[8,"DATA_8",25288],[8,"DATA_9",25288],[8,"ERR_CODE_CAP",25288],[8,"ERR_WARNING_LIMIT",25288],[8,"INT_ENA",25288],[8,"INT_RAW",25288],[8,"MODE",25288],[8,"RX_ERR_CNT",25288],[8,"RX_MESSAGE_CNT",25288],[8,"STATUS",25288],[8,"TX_ERR_CNT",25288],[8,"R",25377],[8,"ARB_LOST_CAP_R",25377],[8,"R",25388],[8,"BAUD_PRESC_R",25388],[8,"W",25388],[5,"BUS_TIMING_0_SPEC",25388],[8,"BAUD_PRESC_W",25388],[8,"SYNC_JUMP_WIDTH_R",25388],[8,"SYNC_JUMP_WIDTH_W",25388],[8,"W",25407],[8,"R",25407],[8,"TIME_SAMP_R",25407],[5,"BUS_TIMING_1_SPEC",25407],[8,"TIME_SAMP_W",25407],[8,"TIME_SEG1_R",25407],[8,"TIME_SEG1_W",25407],[8,"TIME_SEG2_R",25407],[8,"TIME_SEG2_W",25407],[8,"W",25430],[8,"R",25430],[8,"CD_R",25430],[5,"CLOCK_DIVIDER_SPEC",25430],[8,"CD_W",25430],[8,"CLOCK_OFF_R",25430],[8,"CLOCK_OFF_W",25430],[8,"W",25449],[5,"CMD_SPEC",25449],[8,"ABORT_TX_W",25449],[8,"CLR_OVERRUN_W",25449],[8,"RELEASE_BUF_W",25449],[8,"SELF_RX_REQ_W",25449],[8,"TX_REQ_W",25449],[8,"W",25469],[8,"R",25469],[8,"TX_BYTE_0_R",25469],[5,"DATA_0_SPEC",25469],[8,"TX_BYTE_0_W",25469],[8,"W",25484],[8,"R",25484],[8,"TX_BYTE_1_R",25484],[5,"DATA_1_SPEC",25484],[8,"TX_BYTE_1_W",25484],[8,"W",25499],[8,"R",25499],[8,"TX_BYTE_10_R",25499],[5,"DATA_10_SPEC",25499],[8,"TX_BYTE_10_W",25499],[8,"W",25514],[8,"R",25514],[8,"TX_BYTE_11_R",25514],[5,"DATA_11_SPEC",25514],[8,"TX_BYTE_11_W",25514],[8,"W",25529],[8,"R",25529],[8,"TX_BYTE_12_R",25529],[5,"DATA_12_SPEC",25529],[8,"TX_BYTE_12_W",25529],[8,"W",25544],[8,"R",25544],[8,"TX_BYTE_2_R",25544],[5,"DATA_2_SPEC",25544],[8,"TX_BYTE_2_W",25544],[8,"W",25559],[8,"R",25559],[8,"TX_BYTE_3_R",25559],[5,"DATA_3_SPEC",25559],[8,"TX_BYTE_3_W",25559],[8,"W",25574],[8,"R",25574],[8,"TX_BYTE_4_R",25574],[5,"DATA_4_SPEC",25574],[8,"TX_BYTE_4_W",25574],[8,"W",25589],[8,"R",25589],[8,"TX_BYTE_5_R",25589],[5,"DATA_5_SPEC",25589],[8,"TX_BYTE_5_W",25589],[8,"W",25604],[8,"R",25604],[8,"TX_BYTE_6_R",25604],[5,"DATA_6_SPEC",25604],[8,"TX_BYTE_6_W",25604],[8,"W",25619],[8,"R",25619],[8,"TX_BYTE_7_R",25619],[5,"DATA_7_SPEC",25619],[8,"TX_BYTE_7_W",25619],[8,"W",25634],[8,"R",25634],[8,"TX_BYTE_8_R",25634],[5,"DATA_8_SPEC",25634],[8,"TX_BYTE_8_W",25634],[8,"W",25649],[8,"R",25649],[8,"TX_BYTE_9_R",25649],[5,"DATA_9_SPEC",25649],[8,"TX_BYTE_9_W",25649],[8,"R",25664],[8,"ECC_DIRECTION_R",25664],[8,"ECC_SEGMENT_R",25664],[8,"ECC_TYPE_R",25664],[8,"W",25679],[8,"R",25679],[8,"ERR_WARNING_LIMIT_R",25679],[5,"ERR_WARNING_LIMIT_SPEC",25679],[8,"ERR_WARNING_LIMIT_W",25679],[8,"R",25694],[8,"ARB_LOST_INT_ENA_R",25694],[8,"W",25694],[5,"INT_ENA_SPEC",25694],[8,"ARB_LOST_INT_ENA_W",25694],[8,"BUS_ERR_INT_ENA_R",25694],[8,"BUS_ERR_INT_ENA_W",25694],[8,"ERR_PASSIVE_INT_ENA_R",25694],[8,"ERR_PASSIVE_INT_ENA_W",25694],[8,"ERR_WARN_INT_ENA_R",25694],[8,"ERR_WARN_INT_ENA_W",25694],[8,"OVERRUN_INT_ENA_R",25694],[8,"OVERRUN_INT_ENA_W",25694],[8,"RX_INT_ENA_R",25694],[8,"RX_INT_ENA_W",25694],[8,"TX_INT_ENA_R",25694],[8,"TX_INT_ENA_W",25694],[8,"R",25733],[8,"ARB_LOST_INT_ST_R",25733],[8,"BUS_ERR_INT_ST_R",25733],[8,"ERR_PASSIVE_INT_ST_R",25733],[8,"ERR_WARN_INT_ST_R",25733],[8,"OVERRUN_INT_ST_R",25733],[8,"RX_INT_ST_R",25733],[8,"TX_INT_ST_R",25733],[8,"W",25756],[8,"R",25756],[8,"LISTEN_ONLY_MODE_R",25756],[5,"MODE_SPEC",25756],[8,"LISTEN_ONLY_MODE_W",25756],[8,"RESET_MODE_R",25756],[8,"RESET_MODE_W",25756],[8,"RX_FILTER_MODE_R",25756],[8,"RX_FILTER_MODE_W",25756],[8,"SELF_TEST_MODE_R",25756],[8,"SELF_TEST_MODE_W",25756],[8,"W",25783],[8,"R",25783],[8,"RX_ERR_CNT_R",25783],[5,"RX_ERR_CNT_SPEC",25783],[8,"RX_ERR_CNT_W",25783],[8,"R",25798],[8,"RX_MESSAGE_COUNTER_R",25798],[8,"R",25809],[8,"BUS_OFF_ST_R",25809],[8,"ERR_ST_R",25809],[8,"MISS_ST_R",25809],[8,"OVERRUN_ST_R",25809],[8,"RX_BUF_ST_R",25809],[8,"RX_ST_R",25809],[8,"TX_BUF_ST_R",25809],[8,"TX_COMPLETE_R",25809],[8,"TX_ST_R",25809],[8,"W",25836],[8,"R",25836],[8,"TX_ERR_CNT_R",25836],[5,"TX_ERR_CNT_SPEC",25836],[8,"TX_ERR_CNT_W",25836],[8,"AT_CMD_CHAR",25851],[8,"AT_CMD_GAPTOUT",25851],[8,"AT_CMD_POSTCNT",25851],[8,"AT_CMD_PRECNT",25851],[8,"CLK_CONF",25851],[8,"CLKDIV",25851],[8,"CONF0",25851],[8,"CONF1",25851],[8,"DATE",25851],[8,"FIFO",25851],[8,"FLOW_CONF",25851],[8,"FSM_STATUS",25851],[8,"HIGHPULSE",25851],[8,"ID",25851],[8,"IDLE_CONF",25851],[8,"INT_CLR",25851],[8,"INT_ENA",25851],[8,"INT_RAW",25851],[8,"INT_ST",25851],[8,"LOWPULSE",25851],[8,"MEM_CONF",25851],[8,"MEM_RX_STATUS",25851],[8,"MEM_TX_STATUS",25851],[8,"NEGPULSE",25851],[8,"POSPULSE",25851],[8,"RS485_CONF",25851],[8,"RX_FILT",25851],[8,"RXD_CNT",25851],[8,"SLEEP_CONF",25851],[8,"STATUS",25851],[8,"SWFC_CONF0",25851],[8,"SWFC_CONF1",25851],[8,"TXBRK_CONF",25851],[8,"R",25958],[8,"AT_CMD_CHAR_R",25958],[8,"W",25958],[5,"AT_CMD_CHAR_SPEC",25958],[8,"AT_CMD_CHAR_W",25958],[8,"CHAR_NUM_R",25958],[8,"CHAR_NUM_W",25958],[8,"W",25977],[8,"R",25977],[8,"RX_GAP_TOUT_R",25977],[5,"AT_CMD_GAPTOUT_SPEC",25977],[8,"RX_GAP_TOUT_W",25977],[8,"W",25992],[8,"R",25992],[8,"POST_IDLE_NUM_R",25992],[5,"AT_CMD_POSTCNT_SPEC",25992],[8,"POST_IDLE_NUM_W",25992],[8,"W",26007],[8,"R",26007],[8,"PRE_IDLE_NUM_R",26007],[5,"AT_CMD_PRECNT_SPEC",26007],[8,"PRE_IDLE_NUM_W",26007],[8,"W",26022],[8,"R",26022],[8,"RST_CORE_R",26022],[5,"CLK_CONF_SPEC",26022],[8,"RST_CORE_W",26022],[8,"RX_RST_CORE_R",26022],[8,"RX_RST_CORE_W",26022],[8,"RX_SCLK_EN_R",26022],[8,"RX_SCLK_EN_W",26022],[8,"SCLK_DIV_A_R",26022],[8,"SCLK_DIV_A_W",26022],[8,"SCLK_DIV_B_R",26022],[8,"SCLK_DIV_B_W",26022],[8,"SCLK_DIV_NUM_R",26022],[8,"SCLK_DIV_NUM_W",26022],[8,"SCLK_EN_R",26022],[8,"SCLK_EN_W",26022],[8,"SCLK_SEL_R",26022],[8,"SCLK_SEL_W",26022],[8,"TX_RST_CORE_R",26022],[8,"TX_RST_CORE_W",26022],[8,"TX_SCLK_EN_R",26022],[8,"TX_SCLK_EN_W",26022],[8,"W",26073],[8,"R",26073],[8,"CLKDIV_R",26073],[5,"CLKDIV_SPEC",26073],[8,"CLKDIV_W",26073],[8,"FRAG_R",26073],[8,"FRAG_W",26073],[8,"R",26092],[8,"AUTOBAUD_EN_R",26092],[8,"W",26092],[5,"CONF0_SPEC",26092],[8,"AUTOBAUD_EN_W",26092],[8,"BIT_NUM_R",26092],[8,"BIT_NUM_W",26092],[8,"CLK_EN_R",26092],[8,"CLK_EN_W",26092],[8,"CTS_INV_R",26092],[8,"CTS_INV_W",26092],[8,"DSR_INV_R",26092],[8,"DSR_INV_W",26092],[8,"DTR_INV_R",26092],[8,"DTR_INV_W",26092],[8,"ERR_WR_MASK_R",26092],[8,"ERR_WR_MASK_W",26092],[8,"IRDA_DPLX_R",26092],[8,"IRDA_DPLX_W",26092],[8,"IRDA_EN_R",26092],[8,"IRDA_EN_W",26092],[8,"IRDA_RX_INV_R",26092],[8,"IRDA_RX_INV_W",26092],[8,"IRDA_TX_EN_R",26092],[8,"IRDA_TX_EN_W",26092],[8,"IRDA_TX_INV_R",26092],[8,"IRDA_TX_INV_W",26092],[8,"IRDA_WCTL_R",26092],[8,"IRDA_WCTL_W",26092],[8,"LOOPBACK_R",26092],[8,"LOOPBACK_W",26092],[8,"MEM_CLK_EN_R",26092],[8,"MEM_CLK_EN_W",26092],[8,"PARITY_R",26092],[8,"PARITY_W",26092],[8,"PARITY_EN_R",26092],[8,"PARITY_EN_W",26092],[8,"RTS_INV_R",26092],[8,"RTS_INV_W",26092],[8,"RXD_INV_R",26092],[8,"RXD_INV_W",26092],[8,"RXFIFO_RST_R",26092],[8,"RXFIFO_RST_W",26092],[8,"STOP_BIT_NUM_R",26092],[8,"STOP_BIT_NUM_W",26092],[8,"SW_DTR_R",26092],[8,"SW_DTR_W",26092],[8,"SW_RTS_R",26092],[8,"SW_RTS_W",26092],[8,"TX_FLOW_EN_R",26092],[8,"TX_FLOW_EN_W",26092],[8,"TXD_BRK_R",26092],[8,"TXD_BRK_W",26092],[8,"TXD_INV_R",26092],[8,"TXD_INV_W",26092],[8,"TXFIFO_RST_R",26092],[8,"TXFIFO_RST_W",26092],[8,"W",26211],[8,"R",26211],[8,"DIS_RX_DAT_OVF_R",26211],[5,"CONF1_SPEC",26211],[8,"DIS_RX_DAT_OVF_W",26211],[8,"RX_FLOW_EN_R",26211],[8,"RX_FLOW_EN_W",26211],[8,"RX_TOUT_EN_R",26211],[8,"RX_TOUT_EN_W",26211],[8,"RX_TOUT_FLOW_DIS_R",26211],[8,"RX_TOUT_FLOW_DIS_W",26211],[8,"RXFIFO_FULL_THRHD_R",26211],[8,"RXFIFO_FULL_THRHD_W",26211],[8,"TXFIFO_EMPTY_THRHD_R",26211],[8,"TXFIFO_EMPTY_THRHD_W",26211],[8,"W",26246],[8,"R",26246],[8,"DATE_R",26246],[5,"DATE_SPEC",26246],[8,"DATE_W",26246],[8,"W",26261],[8,"R",26261],[8,"RXFIFO_RD_BYTE_R",26261],[5,"FIFO_SPEC",26261],[8,"RXFIFO_RD_BYTE_W",26261],[8,"W",26276],[8,"R",26276],[8,"FORCE_XOFF_R",26276],[5,"FLOW_CONF_SPEC",26276],[8,"FORCE_XOFF_W",26276],[8,"FORCE_XON_R",26276],[8,"FORCE_XON_W",26276],[8,"SEND_XOFF_R",26276],[8,"SEND_XOFF_W",26276],[8,"SEND_XON_R",26276],[8,"SEND_XON_W",26276],[8,"SW_FLOW_CON_EN_R",26276],[8,"SW_FLOW_CON_EN_W",26276],[8,"XONOFF_DEL_R",26276],[8,"XONOFF_DEL_W",26276],[8,"R",26311],[8,"ST_URX_OUT_R",26311],[8,"ST_UTX_OUT_R",26311],[8,"R",26324],[8,"MIN_CNT_R",26324],[8,"W",26335],[8,"R",26335],[8,"HIGH_SPEED_R",26335],[5,"ID_SPEC",26335],[8,"HIGH_SPEED_W",26335],[8,"ID_R",26335],[8,"ID_W",26335],[8,"REG_UPDATE_R",26335],[8,"REG_UPDATE_W",26335],[8,"W",26358],[8,"R",26358],[8,"RX_IDLE_THRHD_R",26358],[5,"IDLE_CONF_SPEC",26358],[8,"RX_IDLE_THRHD_W",26358],[8,"TX_IDLE_NUM_R",26358],[8,"TX_IDLE_NUM_W",26358],[8,"W",26377],[5,"INT_CLR_SPEC",26377],[8,"AT_CMD_CHAR_DET_INT_CLR_W",26377],[8,"BRK_DET_INT_CLR_W",26377],[8,"CTS_CHG_INT_CLR_W",26377],[8,"DSR_CHG_INT_CLR_W",26377],[8,"FRM_ERR_INT_CLR_W",26377],[8,"GLITCH_DET_INT_CLR_W",26377],[8,"PARITY_ERR_INT_CLR_W",26377],[8,"RS485_CLASH_INT_CLR_W",26377],[8,"RS485_FRM_ERR_INT_CLR_W",26377],[8,"RS485_PARITY_ERR_INT_CLR_W",26377],[8,"RXFIFO_FULL_INT_CLR_W",26377],[8,"RXFIFO_OVF_INT_CLR_W",26377],[8,"RXFIFO_TOUT_INT_CLR_W",26377],[8,"SW_XOFF_INT_CLR_W",26377],[8,"SW_XON_INT_CLR_W",26377],[8,"TX_BRK_DONE_INT_CLR_W",26377],[8,"TX_BRK_IDLE_DONE_INT_CLR_W",26377],[8,"TX_DONE_INT_CLR_W",26377],[8,"TXFIFO_EMPTY_INT_CLR_W",26377],[8,"WAKEUP_INT_CLR_W",26377],[8,"R",26427],[8,"AT_CMD_CHAR_DET_INT_ENA_R",26427],[8,"W",26427],[5,"INT_ENA_SPEC",26427],[8,"AT_CMD_CHAR_DET_INT_ENA_W",26427],[8,"BRK_DET_INT_ENA_R",26427],[8,"BRK_DET_INT_ENA_W",26427],[8,"CTS_CHG_INT_ENA_R",26427],[8,"CTS_CHG_INT_ENA_W",26427],[8,"DSR_CHG_INT_ENA_R",26427],[8,"DSR_CHG_INT_ENA_W",26427],[8,"FRM_ERR_INT_ENA_R",26427],[8,"FRM_ERR_INT_ENA_W",26427],[8,"GLITCH_DET_INT_ENA_R",26427],[8,"GLITCH_DET_INT_ENA_W",26427],[8,"PARITY_ERR_INT_ENA_R",26427],[8,"PARITY_ERR_INT_ENA_W",26427],[8,"RS485_CLASH_INT_ENA_R",26427],[8,"RS485_CLASH_INT_ENA_W",26427],[8,"RS485_FRM_ERR_INT_ENA_R",26427],[8,"RS485_FRM_ERR_INT_ENA_W",26427],[8,"RS485_PARITY_ERR_INT_ENA_R",26427],[8,"RS485_PARITY_ERR_INT_ENA_W",26427],[8,"RXFIFO_FULL_INT_ENA_R",26427],[8,"RXFIFO_FULL_INT_ENA_W",26427],[8,"RXFIFO_OVF_INT_ENA_R",26427],[8,"RXFIFO_OVF_INT_ENA_W",26427],[8,"RXFIFO_TOUT_INT_ENA_R",26427],[8,"RXFIFO_TOUT_INT_ENA_W",26427],[8,"SW_XOFF_INT_ENA_R",26427],[8,"SW_XOFF_INT_ENA_W",26427],[8,"SW_XON_INT_ENA_R",26427],[8,"SW_XON_INT_ENA_W",26427],[8,"TX_BRK_DONE_INT_ENA_R",26427],[8,"TX_BRK_DONE_INT_ENA_W",26427],[8,"TX_BRK_IDLE_DONE_INT_ENA_R",26427],[8,"TX_BRK_IDLE_DONE_INT_ENA_W",26427],[8,"TX_DONE_INT_ENA_R",26427],[8,"TX_DONE_INT_ENA_W",26427],[8,"TXFIFO_EMPTY_INT_ENA_R",26427],[8,"TXFIFO_EMPTY_INT_ENA_W",26427],[8,"WAKEUP_INT_ENA_R",26427],[8,"WAKEUP_INT_ENA_W",26427],[8,"R",26518],[8,"AT_CMD_CHAR_DET_INT_RAW_R",26518],[8,"W",26518],[5,"INT_RAW_SPEC",26518],[8,"AT_CMD_CHAR_DET_INT_RAW_W",26518],[8,"BRK_DET_INT_RAW_R",26518],[8,"BRK_DET_INT_RAW_W",26518],[8,"CTS_CHG_INT_RAW_R",26518],[8,"CTS_CHG_INT_RAW_W",26518],[8,"DSR_CHG_INT_RAW_R",26518],[8,"DSR_CHG_INT_RAW_W",26518],[8,"FRM_ERR_INT_RAW_R",26518],[8,"FRM_ERR_INT_RAW_W",26518],[8,"GLITCH_DET_INT_RAW_R",26518],[8,"GLITCH_DET_INT_RAW_W",26518],[8,"PARITY_ERR_INT_RAW_R",26518],[8,"PARITY_ERR_INT_RAW_W",26518],[8,"RS485_CLASH_INT_RAW_R",26518],[8,"RS485_CLASH_INT_RAW_W",26518],[8,"RS485_FRM_ERR_INT_RAW_R",26518],[8,"RS485_FRM_ERR_INT_RAW_W",26518],[8,"RS485_PARITY_ERR_INT_RAW_R",26518],[8,"RS485_PARITY_ERR_INT_RAW_W",26518],[8,"RXFIFO_FULL_INT_RAW_R",26518],[8,"RXFIFO_FULL_INT_RAW_W",26518],[8,"RXFIFO_OVF_INT_RAW_R",26518],[8,"RXFIFO_OVF_INT_RAW_W",26518],[8,"RXFIFO_TOUT_INT_RAW_R",26518],[8,"RXFIFO_TOUT_INT_RAW_W",26518],[8,"SW_XOFF_INT_RAW_R",26518],[8,"SW_XOFF_INT_RAW_W",26518],[8,"SW_XON_INT_RAW_R",26518],[8,"SW_XON_INT_RAW_W",26518],[8,"TX_BRK_DONE_INT_RAW_R",26518],[8,"TX_BRK_DONE_INT_RAW_W",26518],[8,"TX_BRK_IDLE_DONE_INT_RAW_R",26518],[8,"TX_BRK_IDLE_DONE_INT_RAW_W",26518],[8,"TX_DONE_INT_RAW_R",26518],[8,"TX_DONE_INT_RAW_W",26518],[8,"TXFIFO_EMPTY_INT_RAW_R",26518],[8,"TXFIFO_EMPTY_INT_RAW_W",26518],[8,"WAKEUP_INT_RAW_R",26518],[8,"WAKEUP_INT_RAW_W",26518],[8,"R",26609],[8,"AT_CMD_CHAR_DET_INT_ST_R",26609],[8,"BRK_DET_INT_ST_R",26609],[8,"CTS_CHG_INT_ST_R",26609],[8,"DSR_CHG_INT_ST_R",26609],[8,"FRM_ERR_INT_ST_R",26609],[8,"GLITCH_DET_INT_ST_R",26609],[8,"PARITY_ERR_INT_ST_R",26609],[8,"RS485_CLASH_INT_ST_R",26609],[8,"RS485_FRM_ERR_INT_ST_R",26609],[8,"RS485_PARITY_ERR_INT_ST_R",26609],[8,"RXFIFO_FULL_INT_ST_R",26609],[8,"RXFIFO_OVF_INT_ST_R",26609],[8,"RXFIFO_TOUT_INT_ST_R",26609],[8,"SW_XOFF_INT_ST_R",26609],[8,"SW_XON_INT_ST_R",26609],[8,"TX_BRK_DONE_INT_ST_R",26609],[8,"TX_BRK_IDLE_DONE_INT_ST_R",26609],[8,"TX_DONE_INT_ST_R",26609],[8,"TXFIFO_EMPTY_INT_ST_R",26609],[8,"WAKEUP_INT_ST_R",26609],[8,"R",26658],[8,"MIN_CNT_R",26658],[8,"W",26669],[8,"R",26669],[8,"MEM_FORCE_PD_R",26669],[5,"MEM_CONF_SPEC",26669],[8,"MEM_FORCE_PD_W",26669],[8,"MEM_FORCE_PU_R",26669],[8,"MEM_FORCE_PU_W",26669],[8,"RX_FLOW_THRHD_R",26669],[8,"RX_FLOW_THRHD_W",26669],[8,"RX_SIZE_R",26669],[8,"RX_SIZE_W",26669],[8,"RX_TOUT_THRHD_R",26669],[8,"RX_TOUT_THRHD_W",26669],[8,"TX_SIZE_R",26669],[8,"TX_SIZE_W",26669],[8,"R",26704],[8,"APB_RX_RADDR_R",26704],[8,"RX_WADDR_R",26704],[8,"R",26717],[8,"APB_TX_WADDR_R",26717],[8,"TX_RADDR_R",26717],[8,"R",26730],[8,"NEGEDGE_MIN_CNT_R",26730],[8,"R",26741],[8,"POSEDGE_MIN_CNT_R",26741],[8,"W",26752],[8,"R",26752],[8,"DL0_EN_R",26752],[5,"RS485_CONF_SPEC",26752],[8,"DL0_EN_W",26752],[8,"DL1_EN_R",26752],[8,"DL1_EN_W",26752],[8,"RS485_EN_R",26752],[8,"RS485_EN_W",26752],[8,"RS485_RX_DLY_NUM_R",26752],[8,"RS485_RX_DLY_NUM_W",26752],[8,"RS485_TX_DLY_NUM_R",26752],[8,"RS485_TX_DLY_NUM_W",26752],[8,"RS485RXBY_TX_EN_R",26752],[8,"RS485RXBY_TX_EN_W",26752],[8,"RS485TX_RX_EN_R",26752],[8,"RS485TX_RX_EN_W",26752],[8,"W",26791],[8,"R",26791],[8,"GLITCH_FILT_R",26791],[5,"RX_FILT_SPEC",26791],[8,"GLITCH_FILT_W",26791],[8,"GLITCH_FILT_EN_R",26791],[8,"GLITCH_FILT_EN_W",26791],[8,"R",26810],[8,"RXD_EDGE_CNT_R",26810],[8,"R",26821],[8,"ACTIVE_THRESHOLD_R",26821],[8,"W",26821],[5,"SLEEP_CONF_SPEC",26821],[8,"ACTIVE_THRESHOLD_W",26821],[8,"R",26836],[8,"CTSN_R",26836],[8,"DSRN_R",26836],[8,"DTRN_R",26836],[8,"RTSN_R",26836],[8,"RXD_R",26836],[8,"RXFIFO_CNT_R",26836],[8,"TXD_R",26836],[8,"TXFIFO_CNT_R",26836],[8,"W",26861],[8,"R",26861],[8,"XOFF_CHAR_R",26861],[5,"SWFC_CONF0_SPEC",26861],[8,"XOFF_CHAR_W",26861],[8,"XOFF_THRESHOLD_R",26861],[8,"XOFF_THRESHOLD_W",26861],[8,"W",26880],[8,"R",26880],[8,"XON_CHAR_R",26880],[5,"SWFC_CONF1_SPEC",26880],[8,"XON_CHAR_W",26880],[8,"XON_THRESHOLD_R",26880],[8,"XON_THRESHOLD_W",26880],[8,"W",26899],[8,"R",26899],[8,"TX_BRK_NUM_R",26899],[5,"TXBRK_CONF_SPEC",26899],[8,"TX_BRK_NUM_W",26899],[8,"ACK_NUM",26914],[8,"CONF0",26914],[8,"CONF1",26914],[8,"DATE",26914],[8,"ESC_CONF0",26914],[8,"ESC_CONF1",26914],[8,"ESC_CONF2",26914],[8,"ESC_CONF3",26914],[8,"ESCAPE_CONF",26914],[8,"HUNG_CONF",26914],[8,"INT_CLR",26914],[8,"INT_ENA",26914],[8,"INT_RAW",26914],[8,"INT_ST",26914],[8,"PKT_THRES",26914],[8,"QUICK_SENT",26914],[8,"REG_Q0_WORD0",26914],[8,"REG_Q0_WORD1",26914],[8,"REG_Q1_WORD0",26914],[8,"REG_Q1_WORD1",26914],[8,"REG_Q2_WORD0",26914],[8,"REG_Q2_WORD1",26914],[8,"REG_Q3_WORD0",26914],[8,"REG_Q3_WORD1",26914],[8,"REG_Q4_WORD0",26914],[8,"REG_Q4_WORD1",26914],[8,"REG_Q5_WORD0",26914],[8,"REG_Q5_WORD1",26914],[8,"REG_Q6_WORD0",26914],[8,"REG_Q6_WORD1",26914],[8,"RX_HEAD",26914],[8,"STATE0",26914],[8,"STATE1",26914],[8,"R",27021],[8,"ACK_NUM_R",27021],[8,"W",27021],[5,"ACK_NUM_SPEC",27021],[8,"ACK_NUM_W",27021],[8,"LOAD_W",27021],[8,"W",27038],[8,"R",27038],[8,"CLK_EN_R",27038],[5,"CONF0_SPEC",27038],[8,"CLK_EN_W",27038],[8,"CRC_REC_EN_R",27038],[8,"CRC_REC_EN_W",27038],[8,"ENCODE_CRC_EN_R",27038],[8,"ENCODE_CRC_EN_W",27038],[8,"HEAD_EN_R",27038],[8,"HEAD_EN_W",27038],[8,"LEN_EOF_EN_R",27038],[8,"LEN_EOF_EN_W",27038],[8,"RX_RST_R",27038],[8,"RX_RST_W",27038],[8,"SEPER_EN_R",27038],[8,"SEPER_EN_W",27038],[8,"TX_RST_R",27038],[8,"TX_RST_W",27038],[8,"UART0_CE_R",27038],[8,"UART0_CE_W",27038],[8,"UART1_CE_R",27038],[8,"UART1_CE_W",27038],[8,"UART_IDLE_EOF_EN_R",27038],[8,"UART_IDLE_EOF_EN_W",27038],[8,"UART_RX_BRK_EOF_EN_R",27038],[8,"UART_RX_BRK_EOF_EN_W",27038],[8,"W",27097],[8,"R",27097],[8,"CHECK_SEQ_EN_R",27097],[5,"CONF1_SPEC",27097],[8,"CHECK_SEQ_EN_W",27097],[8,"CHECK_SUM_EN_R",27097],[8,"CHECK_SUM_EN_W",27097],[8,"CRC_DISABLE_R",27097],[8,"CRC_DISABLE_W",27097],[8,"SAVE_HEAD_R",27097],[8,"SAVE_HEAD_W",27097],[8,"SW_START_R",27097],[8,"SW_START_W",27097],[8,"TX_ACK_NUM_RE_R",27097],[8,"TX_ACK_NUM_RE_W",27097],[8,"TX_CHECK_SUM_RE_R",27097],[8,"TX_CHECK_SUM_RE_W",27097],[8,"WAIT_SW_START_R",27097],[8,"WAIT_SW_START_W",27097],[8,"W",27140],[8,"R",27140],[8,"DATE_R",27140],[5,"DATE_SPEC",27140],[8,"DATE_W",27140],[8,"W",27155],[8,"R",27155],[8,"SEPER_CHAR_R",27155],[5,"ESC_CONF0_SPEC",27155],[8,"SEPER_CHAR_W",27155],[8,"SEPER_ESC_CHAR0_R",27155],[8,"SEPER_ESC_CHAR0_W",27155],[8,"SEPER_ESC_CHAR1_R",27155],[8,"SEPER_ESC_CHAR1_W",27155],[8,"W",27178],[8,"R",27178],[8,"ESC_SEQ0_R",27178],[5,"ESC_CONF1_SPEC",27178],[8,"ESC_SEQ0_W",27178],[8,"ESC_SEQ0_CHAR0_R",27178],[8,"ESC_SEQ0_CHAR0_W",27178],[8,"ESC_SEQ0_CHAR1_R",27178],[8,"ESC_SEQ0_CHAR1_W",27178],[8,"W",27201],[8,"R",27201],[8,"ESC_SEQ1_R",27201],[5,"ESC_CONF2_SPEC",27201],[8,"ESC_SEQ1_W",27201],[8,"ESC_SEQ1_CHAR0_R",27201],[8,"ESC_SEQ1_CHAR0_W",27201],[8,"ESC_SEQ1_CHAR1_R",27201],[8,"ESC_SEQ1_CHAR1_W",27201],[8,"W",27224],[8,"R",27224],[8,"ESC_SEQ2_R",27224],[5,"ESC_CONF3_SPEC",27224],[8,"ESC_SEQ2_W",27224],[8,"ESC_SEQ2_CHAR0_R",27224],[8,"ESC_SEQ2_CHAR0_W",27224],[8,"ESC_SEQ2_CHAR1_R",27224],[8,"ESC_SEQ2_CHAR1_W",27224],[8,"W",27247],[8,"R",27247],[8,"RX_11_ESC_EN_R",27247],[5,"ESCAPE_CONF_SPEC",27247],[8,"RX_11_ESC_EN_W",27247],[8,"RX_13_ESC_EN_R",27247],[8,"RX_13_ESC_EN_W",27247],[8,"RX_C0_ESC_EN_R",27247],[8,"RX_C0_ESC_EN_W",27247],[8,"RX_DB_ESC_EN_R",27247],[8,"RX_DB_ESC_EN_W",27247],[8,"TX_11_ESC_EN_R",27247],[8,"TX_11_ESC_EN_W",27247],[8,"TX_13_ESC_EN_R",27247],[8,"TX_13_ESC_EN_W",27247],[8,"TX_C0_ESC_EN_R",27247],[8,"TX_C0_ESC_EN_W",27247],[8,"TX_DB_ESC_EN_R",27247],[8,"TX_DB_ESC_EN_W",27247],[8,"W",27290],[8,"R",27290],[8,"RXFIFO_TIMEOUT_R",27290],[5,"HUNG_CONF_SPEC",27290],[8,"RXFIFO_TIMEOUT_W",27290],[8,"RXFIFO_TIMEOUT_ENA_R",27290],[8,"RXFIFO_TIMEOUT_ENA_W",27290],[8,"RXFIFO_TIMEOUT_SHIFT_R",27290],[8,"RXFIFO_TIMEOUT_SHIFT_W",27290],[8,"TXFIFO_TIMEOUT_R",27290],[8,"TXFIFO_TIMEOUT_W",27290],[8,"TXFIFO_TIMEOUT_ENA_R",27290],[8,"TXFIFO_TIMEOUT_ENA_W",27290],[8,"TXFIFO_TIMEOUT_SHIFT_R",27290],[8,"TXFIFO_TIMEOUT_SHIFT_W",27290],[8,"W",27325],[5,"INT_CLR_SPEC",27325],[8,"APP_CTRL0_INT_CLR_W",27325],[8,"APP_CTRL1_INT_CLR_W",27325],[8,"OUTLINK_EOF_ERR_INT_CLR_W",27325],[8,"RX_HUNG_INT_CLR_W",27325],[8,"RX_START_INT_CLR_W",27325],[8,"SEND_A_REG_Q_INT_CLR_W",27325],[8,"SEND_S_REG_Q_INT_CLR_W",27325],[8,"TX_HUNG_INT_CLR_W",27325],[8,"TX_START_INT_CLR_W",27325],[8,"R",27353],[8,"APP_CTRL0_INT_ENA_R",27353],[8,"W",27353],[5,"INT_ENA_SPEC",27353],[8,"APP_CTRL0_INT_ENA_W",27353],[8,"APP_CTRL1_INT_ENA_R",27353],[8,"APP_CTRL1_INT_ENA_W",27353],[8,"OUTLINK_EOF_ERR_INT_ENA_R",27353],[8,"OUTLINK_EOF_ERR_INT_ENA_W",27353],[8,"RX_HUNG_INT_ENA_R",27353],[8,"RX_HUNG_INT_ENA_W",27353],[8,"RX_START_INT_ENA_R",27353],[8,"RX_START_INT_ENA_W",27353],[8,"SEND_A_REG_Q_INT_ENA_R",27353],[8,"SEND_A_REG_Q_INT_ENA_W",27353],[8,"SEND_S_REG_Q_INT_ENA_R",27353],[8,"SEND_S_REG_Q_INT_ENA_W",27353],[8,"TX_HUNG_INT_ENA_R",27353],[8,"TX_HUNG_INT_ENA_W",27353],[8,"TX_START_INT_ENA_R",27353],[8,"TX_START_INT_ENA_W",27353],[8,"R",27400],[8,"APP_CTRL0_INT_RAW_R",27400],[8,"W",27400],[5,"INT_RAW_SPEC",27400],[8,"APP_CTRL0_INT_RAW_W",27400],[8,"APP_CTRL1_INT_RAW_R",27400],[8,"APP_CTRL1_INT_RAW_W",27400],[8,"OUT_EOF_INT_RAW_R",27400],[8,"OUT_EOF_INT_RAW_W",27400],[8,"RX_HUNG_INT_RAW_R",27400],[8,"RX_HUNG_INT_RAW_W",27400],[8,"RX_START_INT_RAW_R",27400],[8,"RX_START_INT_RAW_W",27400],[8,"SEND_A_REG_Q_INT_RAW_R",27400],[8,"SEND_A_REG_Q_INT_RAW_W",27400],[8,"SEND_S_REG_Q_INT_RAW_R",27400],[8,"SEND_S_REG_Q_INT_RAW_W",27400],[8,"TX_HUNG_INT_RAW_R",27400],[8,"TX_HUNG_INT_RAW_W",27400],[8,"TX_START_INT_RAW_R",27400],[8,"TX_START_INT_RAW_W",27400],[8,"R",27447],[8,"APP_CTRL0_INT_ST_R",27447],[8,"APP_CTRL1_INT_ST_R",27447],[8,"OUTLINK_EOF_ERR_INT_ST_R",27447],[8,"RX_HUNG_INT_ST_R",27447],[8,"RX_START_INT_ST_R",27447],[8,"SEND_A_REG_Q_INT_ST_R",27447],[8,"SEND_S_REG_Q_INT_ST_R",27447],[8,"TX_HUNG_INT_ST_R",27447],[8,"TX_START_INT_ST_R",27447],[8,"W",27474],[8,"R",27474],[8,"PKT_THRS_R",27474],[5,"PKT_THRES_SPEC",27474],[8,"PKT_THRS_W",27474],[8,"R",27489],[8,"ALWAYS_SEND_EN_R",27489],[8,"W",27489],[5,"QUICK_SENT_SPEC",27489],[8,"ALWAYS_SEND_EN_W",27489],[8,"ALWAYS_SEND_NUM_R",27489],[8,"ALWAYS_SEND_NUM_W",27489],[8,"SINGLE_SEND_EN_R",27489],[8,"SINGLE_SEND_EN_W",27489],[8,"SINGLE_SEND_NUM_R",27489],[8,"SINGLE_SEND_NUM_W",27489],[8,"W",27516],[8,"R",27516],[8,"SEND_Q0_WORD0_R",27516],[5,"REG_Q0_WORD0_SPEC",27516],[8,"SEND_Q0_WORD0_W",27516],[8,"W",27531],[8,"R",27531],[8,"SEND_Q0_WORD1_R",27531],[5,"REG_Q0_WORD1_SPEC",27531],[8,"SEND_Q0_WORD1_W",27531],[8,"W",27546],[8,"R",27546],[8,"SEND_Q1_WORD0_R",27546],[5,"REG_Q1_WORD0_SPEC",27546],[8,"SEND_Q1_WORD0_W",27546],[8,"W",27561],[8,"R",27561],[8,"SEND_Q1_WORD1_R",27561],[5,"REG_Q1_WORD1_SPEC",27561],[8,"SEND_Q1_WORD1_W",27561],[8,"W",27576],[8,"R",27576],[8,"SEND_Q2_WORD0_R",27576],[5,"REG_Q2_WORD0_SPEC",27576],[8,"SEND_Q2_WORD0_W",27576],[8,"W",27591],[8,"R",27591],[8,"SEND_Q2_WORD1_R",27591],[5,"REG_Q2_WORD1_SPEC",27591],[8,"SEND_Q2_WORD1_W",27591],[8,"W",27606],[8,"R",27606],[8,"SEND_Q3_WORD0_R",27606],[5,"REG_Q3_WORD0_SPEC",27606],[8,"SEND_Q3_WORD0_W",27606],[8,"W",27621],[8,"R",27621],[8,"SEND_Q3_WORD1_R",27621],[5,"REG_Q3_WORD1_SPEC",27621],[8,"SEND_Q3_WORD1_W",27621],[8,"W",27636],[8,"R",27636],[8,"SEND_Q4_WORD0_R",27636],[5,"REG_Q4_WORD0_SPEC",27636],[8,"SEND_Q4_WORD0_W",27636],[8,"W",27651],[8,"R",27651],[8,"SEND_Q4_WORD1_R",27651],[5,"REG_Q4_WORD1_SPEC",27651],[8,"SEND_Q4_WORD1_W",27651],[8,"W",27666],[8,"R",27666],[8,"SEND_Q5_WORD0_R",27666],[5,"REG_Q5_WORD0_SPEC",27666],[8,"SEND_Q5_WORD0_W",27666],[8,"W",27681],[8,"R",27681],[8,"SEND_Q5_WORD1_R",27681],[5,"REG_Q5_WORD1_SPEC",27681],[8,"SEND_Q5_WORD1_W",27681],[8,"W",27696],[8,"R",27696],[8,"SEND_Q6_WORD0_R",27696],[5,"REG_Q6_WORD0_SPEC",27696],[8,"SEND_Q6_WORD0_W",27696],[8,"W",27711],[8,"R",27711],[8,"SEND_Q6_WORD1_R",27711],[5,"REG_Q6_WORD1_SPEC",27711],[8,"SEND_Q6_WORD1_W",27711],[8,"R",27726],[8,"RX_HEAD_R",27726],[8,"R",27737],[8,"DECODE_STATE_R",27737],[8,"RX_ERR_CAUSE_R",27737],[8,"R",27750],[8,"ENCODE_STATE_R",27750],[8,"CONF0",27761],[8,"DATE",27761],[8,"EP1",27761],[8,"EP1_CONF",27761],[8,"FRAM_NUM",27761],[8,"IN_EP0_ST",27761],[8,"IN_EP1_ST",27761],[8,"IN_EP2_ST",27761],[8,"IN_EP3_ST",27761],[8,"INT_CLR",27761],[8,"INT_ENA",27761],[8,"INT_RAW",27761],[8,"INT_ST",27761],[8,"JFIFO_ST",27761],[8,"MEM_CONF",27761],[8,"MISC_CONF",27761],[8,"OUT_EP0_ST",27761],[8,"OUT_EP1_ST",27761],[8,"OUT_EP2_ST",27761],[8,"TEST",27761],[8,"W",27829],[8,"R",27829],[8,"DM_PULLDOWN_R",27829],[5,"CONF0_SPEC",27829],[8,"DM_PULLDOWN_W",27829],[8,"DM_PULLUP_R",27829],[8,"DM_PULLUP_W",27829],[8,"DP_PULLDOWN_R",27829],[8,"DP_PULLDOWN_W",27829],[8,"DP_PULLUP_R",27829],[8,"DP_PULLUP_W",27829],[8,"EXCHG_PINS_R",27829],[8,"EXCHG_PINS_W",27829],[8,"EXCHG_PINS_OVERRIDE_R",27829],[8,"EXCHG_PINS_OVERRIDE_W",27829],[8,"PAD_PULL_OVERRIDE_R",27829],[8,"PAD_PULL_OVERRIDE_W",27829],[8,"PHY_SEL_R",27829],[8,"PHY_SEL_W",27829],[8,"PULLUP_VALUE_R",27829],[8,"PULLUP_VALUE_W",27829],[8,"USB_PAD_ENABLE_R",27829],[8,"USB_PAD_ENABLE_W",27829],[8,"VREF_OVERRIDE_R",27829],[8,"VREF_OVERRIDE_W",27829],[8,"VREFH_R",27829],[8,"VREFH_W",27829],[8,"VREFL_R",27829],[8,"VREFL_W",27829],[8,"W",27892],[8,"R",27892],[8,"DATE_R",27892],[5,"DATE_SPEC",27892],[8,"DATE_W",27892],[8,"W",27907],[8,"R",27907],[8,"RDWR_BYTE_R",27907],[5,"EP1_SPEC",27907],[8,"RDWR_BYTE_W",27907],[8,"W",27922],[8,"R",27922],[8,"SERIAL_IN_EP_DATA_FREE_R",27922],[8,"SERIAL_OUT_EP_DATA_AVAIL_R",27922],[5,"EP1_CONF_SPEC",27922],[8,"WR_DONE_W",27922],[8,"R",27939],[8,"SOF_FRAME_INDEX_R",27939],[8,"R",27950],[8,"IN_EP0_RD_ADDR_R",27950],[8,"IN_EP0_STATE_R",27950],[8,"IN_EP0_WR_ADDR_R",27950],[8,"R",27965],[8,"IN_EP1_RD_ADDR_R",27965],[8,"IN_EP1_STATE_R",27965],[8,"IN_EP1_WR_ADDR_R",27965],[8,"R",27980],[8,"IN_EP2_RD_ADDR_R",27980],[8,"IN_EP2_STATE_R",27980],[8,"IN_EP2_WR_ADDR_R",27980],[8,"R",27995],[8,"IN_EP3_RD_ADDR_R",27995],[8,"IN_EP3_STATE_R",27995],[8,"IN_EP3_WR_ADDR_R",27995],[8,"W",28010],[5,"INT_CLR_SPEC",28010],[8,"CRC16_ERR_INT_CLR_W",28010],[8,"CRC5_ERR_INT_CLR_W",28010],[8,"IN_TOKEN_REC_IN_EP1_INT_CLR_W",28010],[8,"JTAG_IN_FLUSH_INT_CLR_W",28010],[8,"OUT_EP1_ZERO_PAYLOAD_INT_CLR_W",28010],[8,"OUT_EP2_ZERO_PAYLOAD_INT_CLR_W",28010],[8,"PID_ERR_INT_CLR_W",28010],[8,"SERIAL_IN_EMPTY_INT_CLR_W",28010],[8,"SERIAL_OUT_RECV_PKT_INT_CLR_W",28010],[8,"SOF_INT_CLR_W",28010],[8,"STUFF_ERR_INT_CLR_W",28010],[8,"USB_BUS_RESET_INT_CLR_W",28010],[8,"W",28044],[8,"R",28044],[8,"CRC16_ERR_INT_ENA_R",28044],[5,"INT_ENA_SPEC",28044],[8,"CRC16_ERR_INT_ENA_W",28044],[8,"CRC5_ERR_INT_ENA_R",28044],[8,"CRC5_ERR_INT_ENA_W",28044],[8,"IN_TOKEN_REC_IN_EP1_INT_ENA_R",28044],[8,"IN_TOKEN_REC_IN_EP1_INT_ENA_W",28044],[8,"JTAG_IN_FLUSH_INT_ENA_R",28044],[8,"JTAG_IN_FLUSH_INT_ENA_W",28044],[8,"OUT_EP1_ZERO_PAYLOAD_INT_ENA_R",28044],[8,"OUT_EP1_ZERO_PAYLOAD_INT_ENA_W",28044],[8,"OUT_EP2_ZERO_PAYLOAD_INT_ENA_R",28044],[8,"OUT_EP2_ZERO_PAYLOAD_INT_ENA_W",28044],[8,"PID_ERR_INT_ENA_R",28044],[8,"PID_ERR_INT_ENA_W",28044],[8,"SERIAL_IN_EMPTY_INT_ENA_R",28044],[8,"SERIAL_IN_EMPTY_INT_ENA_W",28044],[8,"SERIAL_OUT_RECV_PKT_INT_ENA_R",28044],[8,"SERIAL_OUT_RECV_PKT_INT_ENA_W",28044],[8,"SOF_INT_ENA_R",28044],[8,"SOF_INT_ENA_W",28044],[8,"STUFF_ERR_INT_ENA_R",28044],[8,"STUFF_ERR_INT_ENA_W",28044],[8,"USB_BUS_RESET_INT_ENA_R",28044],[8,"USB_BUS_RESET_INT_ENA_W",28044],[8,"W",28103],[8,"R",28103],[8,"CRC16_ERR_INT_RAW_R",28103],[5,"INT_RAW_SPEC",28103],[8,"CRC16_ERR_INT_RAW_W",28103],[8,"CRC5_ERR_INT_RAW_R",28103],[8,"CRC5_ERR_INT_RAW_W",28103],[8,"IN_TOKEN_REC_IN_EP1_INT_RAW_R",28103],[8,"IN_TOKEN_REC_IN_EP1_INT_RAW_W",28103],[8,"JTAG_IN_FLUSH_INT_RAW_R",28103],[8,"JTAG_IN_FLUSH_INT_RAW_W",28103],[8,"OUT_EP1_ZERO_PAYLOAD_INT_RAW_R",28103],[8,"OUT_EP1_ZERO_PAYLOAD_INT_RAW_W",28103],[8,"OUT_EP2_ZERO_PAYLOAD_INT_RAW_R",28103],[8,"OUT_EP2_ZERO_PAYLOAD_INT_RAW_W",28103],[8,"PID_ERR_INT_RAW_R",28103],[8,"PID_ERR_INT_RAW_W",28103],[8,"SERIAL_IN_EMPTY_INT_RAW_R",28103],[8,"SERIAL_IN_EMPTY_INT_RAW_W",28103],[8,"SERIAL_OUT_RECV_PKT_INT_RAW_R",28103],[8,"SERIAL_OUT_RECV_PKT_INT_RAW_W",28103],[8,"SOF_INT_RAW_R",28103],[8,"SOF_INT_RAW_W",28103],[8,"STUFF_ERR_INT_RAW_R",28103],[8,"STUFF_ERR_INT_RAW_W",28103],[8,"USB_BUS_RESET_INT_RAW_R",28103],[8,"USB_BUS_RESET_INT_RAW_W",28103],[8,"R",28162],[8,"CRC16_ERR_INT_ST_R",28162],[8,"CRC5_ERR_INT_ST_R",28162],[8,"IN_TOKEN_REC_IN_EP1_INT_ST_R",28162],[8,"JTAG_IN_FLUSH_INT_ST_R",28162],[8,"OUT_EP1_ZERO_PAYLOAD_INT_ST_R",28162],[8,"OUT_EP2_ZERO_PAYLOAD_INT_ST_R",28162],[8,"PID_ERR_INT_ST_R",28162],[8,"SERIAL_IN_EMPTY_INT_ST_R",28162],[8,"SERIAL_OUT_RECV_PKT_INT_ST_R",28162],[8,"SOF_INT_ST_R",28162],[8,"STUFF_ERR_INT_ST_R",28162],[8,"USB_BUS_RESET_INT_ST_R",28162],[8,"W",28195],[8,"R",28195],[8,"IN_FIFO_CNT_R",28195],[8,"IN_FIFO_EMPTY_R",28195],[8,"IN_FIFO_FULL_R",28195],[8,"IN_FIFO_RESET_R",28195],[5,"JFIFO_ST_SPEC",28195],[8,"IN_FIFO_RESET_W",28195],[8,"OUT_FIFO_CNT_R",28195],[8,"OUT_FIFO_EMPTY_R",28195],[8,"OUT_FIFO_FULL_R",28195],[8,"OUT_FIFO_RESET_R",28195],[8,"OUT_FIFO_RESET_W",28195],[8,"W",28226],[8,"R",28226],[8,"USB_MEM_CLK_EN_R",28226],[5,"MEM_CONF_SPEC",28226],[8,"USB_MEM_CLK_EN_W",28226],[8,"USB_MEM_PD_R",28226],[8,"USB_MEM_PD_W",28226],[8,"W",28245],[8,"R",28245],[8,"CLK_EN_R",28245],[5,"MISC_CONF_SPEC",28245],[8,"CLK_EN_W",28245],[8,"R",28260],[8,"OUT_EP0_RD_ADDR_R",28260],[8,"OUT_EP0_STATE_R",28260],[8,"OUT_EP0_WR_ADDR_R",28260],[8,"R",28275],[8,"OUT_EP1_RD_ADDR_R",28275],[8,"OUT_EP1_REC_DATA_CNT_R",28275],[8,"OUT_EP1_STATE_R",28275],[8,"OUT_EP1_WR_ADDR_R",28275],[8,"R",28292],[8,"OUT_EP2_RD_ADDR_R",28292],[8,"OUT_EP2_STATE_R",28292],[8,"OUT_EP2_WR_ADDR_R",28292],[8,"W",28307],[8,"R",28307],[8,"ENABLE_R",28307],[5,"TEST_SPEC",28307],[8,"ENABLE_W",28307],[8,"TX_DM_R",28307],[8,"TX_DM_W",28307],[8,"TX_DP_R",28307],[8,"TX_DP_W",28307],[8,"USB_OE_R",28307],[8,"USB_OE_W",28307],[8,"DATE",28334],[8,"DESTINATION",28334],[8,"DESTROY",28334],[8,"LINESIZE",28334],[8,"PHYSICAL_ADDRESS",28334],[8,"PLAIN_MEM",28334],[8,"RELEASE",28334],[8,"STATE",28334],[8,"TRIGGER",28334],[8,"W",28370],[8,"R",28370],[8,"DATE_R",28370],[5,"DATE_SPEC",28370],[8,"DATE_W",28370],[8,"W",28385],[8,"R",28385],[8,"DESTINATION_R",28385],[5,"DESTINATION_SPEC",28385],[8,"DESTINATION_W",28385],[8,"W",28400],[5,"DESTROY_SPEC",28400],[8,"DESTROY_W",28400],[8,"W",28412],[8,"R",28412],[8,"LINESIZE_R",28412],[5,"LINESIZE_SPEC",28412],[8,"LINESIZE_W",28412],[8,"W",28427],[8,"R",28427],[8,"PHYSICAL_ADDRESS_R",28427],[5,"PHYSICAL_ADDRESS_SPEC",28427],[8,"PHYSICAL_ADDRESS_W",28427],[8,"W",28442],[8,"W",28453],[5,"RELEASE_SPEC",28453],[8,"RELEASE_W",28453],[8,"R",28465],[8,"STATE_R",28465],[8,"W",28476],[5,"TRIGGER_SPEC",28476],[8,"TRIGGER_W",28476],[5,"H_MEM_SPEC",873],[5,"IV_MEM_SPEC",926],[5,"J0_MEM_SPEC",937],[5,"STATE_SPEC",1098],[5,"T0_MEM_SPEC",1109],[5,"PERI_BACKUP_INT_RAW_SPEC",1835],[5,"PERI_BACKUP_INT_ST_SPEC",1848],[5,"RND_DATA_SPEC",1929],[5,"SPI_MEM_REJECT_ADDR_SPEC",1972],[5,"INT_RAW_SPEC",2531],[5,"INT_ST_SPEC",2552],[5,"SAR1_STATUS_SPEC",2604],[5,"SAR1DATA_STATUS_SPEC",2615],[5,"SAR2_STATUS_SPEC",2626],[5,"SAR2DATA_STATUS_SPEC",2637],[5,"C0RE_0_DEBUG_MODE_SPEC",2902],[5,"C0RE_0_LASTPC_BEFORE_EXCEPTION_SPEC",2915],[5,"CORE_0_AREA_PC_SPEC",2986],[5,"CORE_0_AREA_SP_SPEC",3057],[5,"CORE_0_DRAM0_EXCEPTION_MONITOR_0_SPEC",3068],[5,"CORE_0_DRAM0_EXCEPTION_MONITOR_1_SPEC",3083],[5,"CORE_0_DRAM0_EXCEPTION_MONITOR_2_SPEC",3094],[5,"CORE_0_DRAM0_EXCEPTION_MONITOR_3_SPEC",3109],[5,"CORE_0_INTR_RAW_SPEC",3238],[5,"CORE_0_IRAM0_EXCEPTION_MONITOR_0_SPEC",3271],[5,"CORE_0_IRAM0_EXCEPTION_MONITOR_1_SPEC",3286],[5,"CORE_0_RCD_PDEBUGPC_SPEC",3379],[5,"CORE_0_RCD_PDEBUGSP_SPEC",3390],[5,"CORE_0_SP_PC_SPEC",3431],[5,"LOG_MEM_WRITING_ADDR_SPEC",3579],[5,"IN_DSCR_BF0_CH_SPEC",3993],[5,"IN_DSCR_BF1_CH0_SPEC",4004],[5,"IN_DSCR_BF1_CH1_SPEC",4015],[5,"IN_DSCR_BF1_CH2_SPEC",4026],[5,"IN_DSCR_CH0_SPEC",4037],[5,"IN_DSCR_CH1_SPEC",4048],[5,"IN_DSCR_CH2_SPEC",4059],[5,"IN_ERR_EOF_DES_ADDR_CH0_SPEC",4070],[5,"IN_ERR_EOF_DES_ADDR_CH1_SPEC",4081],[5,"IN_ERR_EOF_DES_ADDR_CH2_SPEC",4092],[5,"IN_STATE_CH0_SPEC",4217],[5,"IN_STATE_CH1_SPEC",4232],[5,"IN_STATE_CH2_SPEC",4247],[5,"IN_SUC_EOF_DES_ADDR_CH0_SPEC",4262],[5,"IN_SUC_EOF_DES_ADDR_CH1_SPEC",4273],[5,"IN_SUC_EOF_DES_ADDR_CH2_SPEC",4284],[5,"INFIFO_STATUS_CH0_SPEC",4295],[5,"INFIFO_STATUS_CH1_SPEC",4320],[5,"INFIFO_STATUS_CH2_SPEC",4345],[5,"INT_ST_CH0_SPEC",4532],[5,"INT_ST_CH1_SPEC",4567],[5,"INT_ST_CH2_SPEC",4602],[5,"OUT_DSCR_BF0_CH0_SPEC",4710],[5,"OUT_DSCR_BF0_CH1_SPEC",4721],[5,"OUT_DSCR_BF0_CH2_SPEC",4732],[5,"OUT_DSCR_BF1_CH0_SPEC",4743],[5,"OUT_DSCR_BF1_CH1_SPEC",4754],[5,"OUT_DSCR_BF1_CH2_SPEC",4765],[5,"OUT_DSCR_CH0_SPEC",4776],[5,"OUT_DSCR_CH1_SPEC",4787],[5,"OUT_DSCR_CH2_SPEC",4798],[5,"OUT_EOF_BFR_DES_ADDR_CH0_SPEC",4809],[5,"OUT_EOF_BFR_DES_ADDR_CH1_SPEC",4820],[5,"OUT_EOF_BFR_DES_ADDR_CH2_SPEC",4831],[5,"OUT_EOF_DES_ADDR_CH_SPEC",4842],[5,"OUT_STATE_CH0_SPEC",4969],[5,"OUT_STATE_CH1_SPEC",4984],[5,"OUT_STATE_CH2_SPEC",4999],[5,"OUTFIFO_STATUS_CH0_SPEC",5014],[5,"OUTFIFO_STATUS_CH1_SPEC",5037],[5,"OUTFIFO_STATUS_CH2_SPEC",5060],[5,"BOX_MEM_SPEC",5136],[5,"M_MEM_SPEC",5162],[5,"QUERY_BUSY_SPEC",5173],[5,"QUERY_CHECK_SPEC",5184],[5,"QUERY_KEY_WRONG_SPEC",5197],[5,"RB_MEM_SPEC",5208],[5,"X_MEM_SPEC",5255],[5,"Y_MEM_SPEC",5266],[5,"Z_MEM_SPEC",5277],[5,"INT_ST_SPEC",5800],[5,"RD_KEY0_DATA0_SPEC",5978],[5,"RD_KEY0_DATA1_SPEC",5989],[5,"RD_KEY0_DATA2_SPEC",6000],[5,"RD_KEY0_DATA3_SPEC",6011],[5,"RD_KEY0_DATA4_SPEC",6022],[5,"RD_KEY0_DATA5_SPEC",6033],[5,"RD_KEY0_DATA6_SPEC",6044],[5,"RD_KEY0_DATA7_SPEC",6055],[5,"RD_KEY1_DATA0_SPEC",6066],[5,"RD_KEY1_DATA1_SPEC",6077],[5,"RD_KEY1_DATA2_SPEC",6088],[5,"RD_KEY1_DATA3_SPEC",6099],[5,"RD_KEY1_DATA4_SPEC",6110],[5,"RD_KEY1_DATA5_SPEC",6121],[5,"RD_KEY1_DATA6_SPEC",6132],[5,"RD_KEY1_DATA7_SPEC",6143],[5,"RD_KEY2_DATA0_SPEC",6154],[5,"RD_KEY2_DATA1_SPEC",6165],[5,"RD_KEY2_DATA2_SPEC",6176],[5,"RD_KEY2_DATA3_SPEC",6187],[5,"RD_KEY2_DATA4_SPEC",6198],[5,"RD_KEY2_DATA5_SPEC",6209],[5,"RD_KEY2_DATA6_SPEC",6220],[5,"RD_KEY2_DATA7_SPEC",6231],[5,"RD_KEY3_DATA0_SPEC",6242],[5,"RD_KEY3_DATA1_SPEC",6253],[5,"RD_KEY3_DATA2_SPEC",6264],[5,"RD_KEY3_DATA3_SPEC",6275],[5,"RD_KEY3_DATA4_SPEC",6286],[5,"RD_KEY3_DATA5_SPEC",6297],[5,"RD_KEY3_DATA6_SPEC",6308],[5,"RD_KEY3_DATA7_SPEC",6319],[5,"RD_KEY4_DATA0_SPEC",6330],[5,"RD_KEY4_DATA1_SPEC",6341],[5,"RD_KEY4_DATA2_SPEC",6352],[5,"RD_KEY4_DATA3_SPEC",6363],[5,"RD_KEY4_DATA4_SPEC",6374],[5,"RD_KEY4_DATA5_SPEC",6385],[5,"RD_KEY4_DATA6_SPEC",6396],[5,"RD_KEY4_DATA7_SPEC",6407],[5,"RD_KEY5_DATA0_SPEC",6418],[5,"RD_KEY5_DATA1_SPEC",6429],[5,"RD_KEY5_DATA2_SPEC",6440],[5,"RD_KEY5_DATA3_SPEC",6451],[5,"RD_KEY5_DATA4_SPEC",6462],[5,"RD_KEY5_DATA5_SPEC",6473],[5,"RD_KEY5_DATA6_SPEC",6484],[5,"RD_KEY5_DATA7_SPEC",6495],[5,"RD_MAC_SPI_SYS_0_SPEC",6506],[5,"RD_MAC_SPI_SYS_1_SPEC",6517],[5,"RD_MAC_SPI_SYS_2_SPEC",6530],[5,"RD_MAC_SPI_SYS_3_SPEC",6541],[5,"RD_MAC_SPI_SYS_4_SPEC",6554],[5,"RD_MAC_SPI_SYS_5_SPEC",6565],[5,"RD_REPEAT_DATA0_SPEC",6576],[5,"RD_REPEAT_DATA1_SPEC",6625],[5,"RD_REPEAT_DATA2_SPEC",6650],[5,"RD_REPEAT_DATA3_SPEC",6677],[5,"RD_REPEAT_DATA4_SPEC",6714],[5,"RD_REPEAT_ERR0_SPEC",6725],[5,"RD_REPEAT_ERR1_SPEC",6774],[5,"RD_REPEAT_ERR2_SPEC",6799],[5,"RD_REPEAT_ERR3_SPEC",6826],[5,"RD_REPEAT_ERR4_SPEC",6863],[5,"RD_RS_ERR0_SPEC",6874],[5,"RD_RS_ERR1_SPEC",6915],[5,"RD_SYS_PART1_DATA0_SPEC",6932],[5,"RD_SYS_PART1_DATA1_SPEC",6943],[5,"RD_SYS_PART1_DATA2_SPEC",6954],[5,"RD_SYS_PART1_DATA3_SPEC",6965],[5,"RD_SYS_PART1_DATA4_SPEC",6976],[5,"RD_SYS_PART1_DATA5_SPEC",6987],[5,"RD_SYS_PART1_DATA6_SPEC",6998],[5,"RD_SYS_PART1_DATA7_SPEC",7009],[5,"RD_SYS_PART2_DATA0_SPEC",7020],[5,"RD_SYS_PART2_DATA1_SPEC",7031],[5,"RD_SYS_PART2_DATA2_SPEC",7042],[5,"RD_SYS_PART2_DATA3_SPEC",7053],[5,"RD_SYS_PART2_DATA4_SPEC",7064],[5,"RD_SYS_PART2_DATA5_SPEC",7075],[5,"RD_SYS_PART2_DATA6_SPEC",7086],[5,"RD_SYS_PART2_DATA7_SPEC",7097],[5,"RD_USR_DATA0_SPEC",7123],[5,"RD_USR_DATA1_SPEC",7134],[5,"RD_USR_DATA2_SPEC",7145],[5,"RD_USR_DATA3_SPEC",7156],[5,"RD_USR_DATA4_SPEC",7167],[5,"RD_USR_DATA5_SPEC",7178],[5,"RD_USR_DATA6_SPEC",7189],[5,"RD_USR_DATA7_SPEC",7200],[5,"RD_WR_DIS_SPEC",7211],[5,"STATUS_SPEC",7222],[5,"CACHE_ILG_INT_ST_SPEC",7613],[5,"CACHE_MMU_FAULT_CONTENT_SPEC",7636],[5,"CACHE_MMU_FAULT_VADDR_SPEC",7649],[5,"CACHE_STATE_SPEC",7732],[5,"CORE0_ACS_CACHE_INT_ST_SPEC",7849],[5,"CORE0_DBUS_REJECT_ST_SPEC",7870],[5,"CORE0_DBUS_REJECT_VADDR_SPEC",7883],[5,"CORE0_IBUS_REJECT_ST_SPEC",7894],[5,"CORE0_IBUS_REJECT_VADDR_SPEC",7907],[5,"DBUS_ACS_CNT_SPEC",7918],[5,"DBUS_ACS_FLASH_MISS_CNT_SPEC",7929],[5,"IBUS_ACS_CNT_SPEC",8049],[5,"IBUS_ACS_MISS_CNT_SPEC",8060],[5,"CPUSDIO_INT_SPEC",8961],[5,"IN_SPEC",9061],[5,"PCPU_INT_SPEC",9111],[5,"PCPU_NMI_INT_SPEC",9122],[5,"STATUS_NEXT_SPEC",9217],[5,"STRAP_SPEC",9252],[5,"QUERY_BUSY_SPEC",9428],[5,"QUERY_ERROR_SPEC",9439],[5,"RD_RESULT_MEM_SPEC",9450],[5,"WR_MESSAGE_MEM_SPEC",9617],[5,"FIFO_ST_SPEC",9908],[5,"INT_RAW_SPEC",10083],[5,"INT_STATUS_SPEC",10128],[5,"RXFIFO_START_ADDR_SPEC",10173],[5,"SR_SPEC",10413],[5,"TXFIFO_START_ADDR_SPEC",10461],[5,"INT_RAW_SPEC",10624],[5,"INT_ST_SPEC",10641],[5,"STATE_SPEC",10970],[5,"CPU_INT_EIP_STATUS_SPEC",11952],[5,"INTR_STATUS_REG_0_SPEC",12743],[5,"INTR_STATUS_REG_1_SPEC",12754],[5,"CH_DUTY_R_SPEC",13499],[5,"INT_ST_SPEC",13751],[5,"TIMER_VALUE_SPEC",13825],[5,"CH_RX_STATUS_SPEC",14034],[5,"CH_TX_STATUS_SPEC",14141],[5,"INT_ST_SPEC",14399],[5,"DATA_SPEC",14546],[5,"M_MEM_SPEC",14675],[5,"QUERY_CLEAN_SPEC",14716],[5,"QUERY_IDLE_SPEC",14727],[5,"X_MEM_SPEC",14804],[5,"Y_MEM_SPEC",14815],[5,"Z_MEM_SPEC",14826],[5,"DIAG0_SPEC",15469],[5,"INT_RAW_RTC_SPEC",15984],[5,"INT_ST_RTC_SPEC",16011],[5,"LOW_POWER_ST_SPEC",16038],[5,"SLP_REJECT_CAUSE_SPEC",16532],[5,"SLP_WAKEUP_CAUSE_SPEC",16598],[5,"TIME_HIGH0_SPEC",16831],[5,"TIME_HIGH1_SPEC",16842],[5,"TIME_LOW0_SPEC",16853],[5,"TIME_LOW1_SPEC",16864],[5,"BACKUP_BUS_PMS_MONITOR_2_SPEC",17824],[5,"BACKUP_BUS_PMS_MONITOR_3_SPEC",17841],[5,"CORE_0_DRAM0_PMS_MONITOR_2_SPEC",17977],[5,"CORE_0_DRAM0_PMS_MONITOR_3_SPEC",17994],[5,"CORE_0_IRAM0_PMS_MONITOR_2_SPEC",18041],[5,"CORE_0_PIF_PMS_MONITOR_2_SPEC",18587],[5,"CORE_0_PIF_PMS_MONITOR_3_SPEC",18606],[5,"CORE_0_PIF_PMS_MONITOR_5_SPEC",18636],[5,"CORE_0_PIF_PMS_MONITOR_6_SPEC",18651],[5,"DMA_APBPERI_PMS_MONITOR_2_SPEC",19360],[5,"DMA_APBPERI_PMS_MONITOR_3_SPEC",19375],[5,"BUSY_SPEC",19955],[5,"H_MEM_SPEC",20044],[5,"M_MEM_SPEC",20070],[5,"INT_ST_SPEC",21263],[5,"TX_CRC_SPEC",21420],[5,"DMA_INT_ST_SPEC",22402],[5,"COMB_PVT_ERR_HVT_SITE0_SPEC",23235],[5,"COMB_PVT_ERR_HVT_SITE1_SPEC",23246],[5,"COMB_PVT_ERR_HVT_SITE2_SPEC",23257],[5,"COMB_PVT_ERR_HVT_SITE3_SPEC",23268],[5,"COMB_PVT_ERR_LVT_SITE0_SPEC",23279],[5,"COMB_PVT_ERR_LVT_SITE1_SPEC",23290],[5,"COMB_PVT_ERR_LVT_SITE2_SPEC",23301],[5,"COMB_PVT_ERR_LVT_SITE3_SPEC",23312],[5,"COMB_PVT_ERR_NVT_SITE0_SPEC",23323],[5,"COMB_PVT_ERR_NVT_SITE1_SPEC",23334],[5,"COMB_PVT_ERR_NVT_SITE2_SPEC",23345],[5,"COMB_PVT_ERR_NVT_SITE3_SPEC",23356],[5,"RTC_FASTMEM_CRC_SPEC",24088],[5,"INT_ST_SPEC",24403],[5,"UNIT0_VALUE_HI_SPEC",24634],[5,"UNIT0_VALUE_LO_SPEC",24645],[5,"UNIT1_VALUE_HI_SPEC",24713],[5,"UNIT1_VALUE_LO_SPEC",24724],[5,"INT_RAW_TIMERS_SPEC",24854],[5,"INT_ST_TIMERS_SPEC",24867],[5,"RTCCALICFG1_SPEC",24947],[5,"T0HI_SPEC",25048],[5,"T0LO_SPEC",25059],[5,"ARB_LOST_CAP_SPEC",25377],[5,"ERR_CODE_CAP_SPEC",25664],[5,"INT_RAW_SPEC",25733],[5,"RX_MESSAGE_CNT_SPEC",25798],[5,"STATUS_SPEC",25809],[5,"FSM_STATUS_SPEC",26311],[5,"HIGHPULSE_SPEC",26324],[5,"INT_ST_SPEC",26609],[5,"LOWPULSE_SPEC",26658],[5,"MEM_RX_STATUS_SPEC",26704],[5,"MEM_TX_STATUS_SPEC",26717],[5,"NEGPULSE_SPEC",26730],[5,"POSPULSE_SPEC",26741],[5,"RXD_CNT_SPEC",26810],[5,"STATUS_SPEC",26836],[5,"INT_ST_SPEC",27447],[5,"RX_HEAD_SPEC",27726],[5,"STATE0_SPEC",27737],[5,"STATE1_SPEC",27750],[5,"FRAM_NUM_SPEC",27939],[5,"IN_EP0_ST_SPEC",27950],[5,"IN_EP1_ST_SPEC",27965],[5,"IN_EP2_ST_SPEC",27980],[5,"IN_EP3_ST_SPEC",27995],[5,"INT_ST_SPEC",28162],[5,"OUT_EP0_ST_SPEC",28260],[5,"OUT_EP1_ST_SPEC",28275],[5,"OUT_EP2_ST_SPEC",28292],[5,"PLAIN_MEM_SPEC",28442],[5,"STATE_SPEC",28465]],"b":[]}],\
["esp_hal",{"doc":"<code>no_std</code> HAL implementations for the peripherals which are …","t":"GEFEPEEEEEEEEEECCCNNNNCNCCQQQQCXNENNNNNHCCCCNNCNNCENCCCNCECCCCCNCCCCCNCNNNNCNNCCNFFFKTPPTPPRGNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNFFPPPGPPPKONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNCFFFFKGKFKKFGPPPPTTPPGPNNNNNNNNONNNNNNNNNNNNNNNNNNONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNONONNNNNNNNNNNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNNNNNNNNNNKPPFFGPPPGONNNNNNNNNNNNONNNMNNNNNNNNNNNNNNNNNNNNNNNNNOFNNNNNNNNNNNNNPPKPFFFFFFFFFFFFFFFKPFFFGGGKKTPPKKKPPKPPRKKPPPPPPPPPPKKRKKPPKKFFFKRKKPOOMMNNOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOMMNNNNMMNNNNNMNNNMNNNNNNNNNNNOONMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMMNNMNNNMNNNMNNNMNNNMMNNNNMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNNNMMNNNNNMMMMNNNNMNNNMMNNNNMMNNNNNMMNNMNNNMNNNMNNNMNNNMNNNNMNNNNOOMMNNNNMMNNNNNMMNNMNNNMNNNNMNMMNNNNMNMNOONMNNNMNNNMNNNONNMNNNMNNNMNNNMNNNMNNNMNNNMNNNMNNNMNNNMNNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNNNNNNNNNNNMMNNNNMMNNNNNMMNNMNNNMNNNMMOOSSSSSSSSSSSSSSSSSSSSSSSSSSSFFSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPFGFKPFRPPPPPPPPPPPPPPPPPPPPGPGPPPPPPPPPPPPPPPPPPFPPPPPPPPPPPPPPPIFIIFIFIFIFIFIFIFIFIFIFFIIFIFFIFIFIFIFIFIFIFFKPPPPPPPPPPPPPPPPPPPPPPSFFKGRFFPPPPPPPSSISSFFKGIKRFFFFPPPPFKFKKKPPGPPPPPPPPPPPPPPPPPPPRPPPPPPPPPPPPPPPPPPPPPFSMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNHMNNMNNHMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOOOOOOOOOMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNNNNNNNNNNMNNNMNNOMNNNNNNMNNNNNNMNNNNNNMNNMNNNNNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNGFGPPPPPPGPPPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPGPPFKPNNNNNNNNNNNNNMNNNNNNNNNNNMNNNMMMMNNNNNNNNNNNNNNNNNPPPPPPPGPGFKKFFFKKFPPKGPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNMNMNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNMNGPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPGPPPPPPPPPPPPPPPFOOOOOOOONNNNNNNNHNNHHHNNNNNNNHOHHHHHHHHHHHHHHHNNNNHNONOOOOOOOOOOOOOOOOHHOOOOOOOOONNNNNNNNNNNNPFGFKNNNNNNCNNNNNNNNNNNNNCNNNNNNNNNFPPPPPPPKKPPPPGPGGPPNNNNNNNNNNNCMNMNMNNNNNNNNNNNNNNNMNMNNMNMNMNMNNNNNNNNNNNNNFPGPNNNNNNONNNNNNOONNNNNNPRPGGGFPPPPKKKNNNNNNNNNNNCMNMNNNNNNNNNNNMNMNMNMNMNNNNNMNNNNNNNNNNNNNNMNFGPPPPPPPPPPPPPPNNNNONNONNONNNNNNNNNNRKFNNMNNNNNNNNNNNNFOFOFOPPFOPFOPPFOPPPPPPPPPFOPPPPFOFOPFOPPPPFOPPFOFOFOPPFOPPPFOFOGFOPFOTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPPPPPPFOFOPPPFOFOPFOPPFOFOPPPPPPPPPFOFOFOPFOPFOPFOPFOFOPFOPPPPFONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRRRRRRRRRRRRRRRRRRMMMMRRRRRRRRKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKEEEEEEEEEEEEEEEEKKKKNNMMMMMMMMMMMMMMXMMMMMMMMMMXMMMMMMMMQMMMMMMMMEXMMMMMMMMMMMMMMMMMNMMMMMMMMMMMNPPPPPPPGPPPPPPNNNNNHHNHHNNNFFGPPFFKFKFFPKFKPNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOONNNNNNNNNNONNNNNNNNNNNNNNNOOONNNNNNNNNNOOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNNNNCCHHHHHHFFNNNNNNHNNNNNNNNNNNNNNNNNNNNNNNRKRFKFFFNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPPPPPPPFFGPPPFGFPPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNHNNNNNNNNNNNOCNNNHHNONNNNNNNNNNNNNNNNNNNGSSSSPPPSSSSSSSSSSSSSSSSSSSSSSSSSSSSSFFFFSFPKFGMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPFGNNNNNNNNNNNNNNNNNNNNNNPPKGPFFKKPPPPPPPGGPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNNNNNNNNNNNNNNNGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPPPPPPPPPPPPPPRKKKKPPFNNNNNNNNNNNNMCNNMNNNNNNNNNNMMNNCMNNNNNNMMNNNMMMMMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNFFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNEEEKKFNNNMCNNMNNNNNMMNCMMNNMNNNNNNNFFFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMEEEPPPFPPPPPRGPFKGPPPGPPPPFPFKFPPPPPPPMNNNNNNNNNNNNNNNNNONOMNMNNNNNNNNNMNNNNNNNNNONNMNMNOMNNNNNNNNNNNNNNNNNNNNNNNNFTFFTFOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPGKFFPFKPFNNNNNNNNNNNMNNMMNNNNNMNNMNNNNNNNNNNNNNNNMNMNMNMNMNNNNMNMMNMNMNMNMNMNNNNONNNNNNNNNNNNNNNMNNOFOOOOOOOONNNNNNONOOOOOOOOOOOOOOOOOOOOOOOOOONNNPPPPGPPPGFTKTTFFFONNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNONNONNNNNNNNNNNNOONNNNNNIPFFTKGPFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNFGKPFFKFFNNNNNNNNNNNNNNNCMNNMNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNNMONMNNNNNNNNNNNNNNNNONMNNNNNNMNNNNNNNNNFFGPPPPGPPPPPPGNONNNNNNNNNNONNNNONONNNNNNNNNNNNNONNNNNNONNNOONONNNNNNNNNNNNNNNNKFFFNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNN","n":["Cpu","Delay","FlashSafeDma","IO","ProCpu","Rmt","Rng","Rtc","Rwdt","Timer","Uart","UartRx","UartTx","UsbSerialJtag","adc","aes","analog","assist_debug","borrow","borrow","borrow_mut","borrow_mut","clock","clone","delay","dma","dma_buffers","dma_circular_buffers","dma_circular_descriptors","dma_descriptors","efuse","entry","eq","esp_riscv_rt","fmt","free","from","from","from_repr","get_core","gpio","hmac","i2c","i2s","inner","inner_mut","interrupt","into","into","ledc","macros","new","peripheral","peripherals","prelude","read","reset","riscv","rmt","rng","rom","rsa","rtc_cntl","send","sha","spi","system","systimer","timer","transfer","trapframe","try_from","try_from","try_into","try_into","twai","type_id","type_id","uart","usb_serial_jtag","write","Aes","Aes128","Aes256","AesFlavour","DECRYPT_MODE","Decryption128","Decryption256","ENCRYPT_MODE","Encryption128","Encryption256","KeyType","Mode","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","dma","from","from","from","from","into","into","into","into","new","process","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","with_dma","AesDma","AesDmaTransferRxTx","Cbc","Cfb128","Cfb8","CipherMode","Ctr","Ecb","Ofb","WithDmaAes","aes","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","drop","finish_transform","fmt","from","from","from","into","into","into","is_done","process","reset_aes","set_cipher_mode","set_mode","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","wait","with_dma","write_block","write_key","adc","ADC","AdcCalBasic","AdcCalCurve","AdcCalLine","AdcCalScheme","AdcCalSource","AdcChannel","AdcConfig","AdcHasCurveCal","AdcHasLineCal","AdcPin","Attenuation","Attenuation0dB","Attenuation11dB","Attenuation2p5dB","Attenuation6dB","CHANNEL","CURVES_COEFFS","Gnd","Ref","Resolution","Resolution12Bit","adc_cal","adc_cal","adc_cal","adc_cal","adc_calibrate","adc_val","adc_val","adc_val","attenuations","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cal_scheme","channel","clone","clone","clone","clone","clone","clone","default","enable_pin","enable_pin_with_cal","eq","eq","eq","fmt","fmt","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","new","new","new_cal","new_cal","new_cal","new_cal","pin","read","resolution","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","DebugAssist","borrow","borrow_mut","clear_region0_monitor_interrupt","clear_region1_monitor_interrupt","clear_sp_monitor_interrupt","disable_region0_monitor","disable_region1_monitor","disable_sp_monitor","enable_region0_monitor","enable_region1_monitor","enable_sp_monitor","from","get_region_monitor_pc","get_sp_monitor_pc","into","is_region0_monitor_interrupt_set","is_region1_monitor_interrupt_set","is_sp_monitor_interrupt_set","new","try_from","try_into","type_id","Clock","Clock160MHz","Clock80MHz","ClockControl","Clocks","CpuClock","RtcXtalFreq32M","RtcXtalFreq40M","RtcXtalFreqOther","XtalClock","apb_clock","boot_defaults","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","configure","cpu_clock","fmt","fmt","freeze","frequency","frequency","frequency","from","from","from","from","hz","into","into","into","into","max","mhz","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","xtal_clock","Delay","borrow","borrow_mut","clone","delay_micros","delay_ms","delay_nanos","delay_us","from","into","new","try_from","try_into","type_id","Adc","Aes","AesPeripheral","BufferTooSmall","Channel","Channel0","Channel0RxImpl","Channel0TxImpl","Channel1","Channel1RxImpl","Channel1TxImpl","Channel2","Channel2RxImpl","Channel2TxImpl","ChannelCreator0","ChannelCreator1","ChannelCreator2","ChannelRx","ChannelTx","ChannelTypes","DescriptorError","Dma","DmaDescriptor","DmaDescriptorFlags","DmaError","DmaPeripheral","DmaPriority","DmaTransfer","DmaTransferRxTx","EMPTY","Exhausted","I2s0","I2s0Peripheral","I2s1Peripheral","I2sPeripheral","InvalidAlignment","InvalidDescriptorSize","LcdCamPeripheral","OutOfDescriptors","Overflow","P","ParlIoPeripheral","PeripheralMarker","Priority0","Priority1","Priority2","Priority3","Priority4","Priority5","Priority6","Priority7","Priority8","Priority9","RegisterAccess","Rx","Rx","RxChannel","RxPrivate","Sha","Spi2","Spi2Peripheral","SpiPeripheral","SuitablePeripheral0","SuitablePeripheral1","SuitablePeripheral2","Tx","Tx","TxChannel","TxPrivate","Uhci0","_phantom","_phantom","available","available","available","available","available","available","bit","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","buffer_len","buffer_start","burst_mode","burst_mode","channel0","channel1","channel2","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_in_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clear_out_interrupts","clone","clone","clone","clone","clone","configure","configure","configure","descriptors","descriptors","descriptors_handled","drain_buffer","drain_buffer","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","has_dscr_empty_error","has_dscr_empty_error","has_eof_error","has_eof_error","has_error","has_error","has_error","has_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","has_out_descriptor_error","init","init","init","init","init","init","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_in_done","is_in_done","is_in_done","is_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_in_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_listening_out_eof","is_out_done","is_out_done","is_out_done","is_out_done","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","is_out_eof_interrupt_set","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_seen_handled_descriptor_ptr","last_seen_handled_descriptor_ptr","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_eof","listen_eof","listen_eof","listen_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_in_eof","listen_out_eof","listen_out_eof","listen_out_eof","listen_out_eof","new","pop","pop","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","push","push","push_with","push_with","read_buffer_start","read_descr_ptr","reset_descriptors_handled","reset_in","reset_in","reset_in","reset_in","reset_out","reset_out","reset_out","reset_out","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","reset_out_eof_interrupt","rx_impl","set_bit","set_bit_range","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_burstmode","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_descriptors","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_peripheral","set_in_priority","set_in_priority","set_in_priority","set_in_priority","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_burstmode","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_descriptors","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_peripheral","set_out_priority","set_out_priority","set_out_priority","set_out_priority","start_in","start_in","start_in","start_in","start_out","start_out","start_out","start_out","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_impl","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_in_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","unlisten_out_eof","wait","wait","write_descr_ptr","write_offset","ADC1_CAL_VOL_ATTEN0","ADC1_CAL_VOL_ATTEN1","ADC1_CAL_VOL_ATTEN2","ADC1_CAL_VOL_ATTEN3","ADC1_INIT_CODE_ATTEN0","ADC1_INIT_CODE_ATTEN1","ADC1_INIT_CODE_ATTEN2","ADC1_INIT_CODE_ATTEN3","BLK_VERSION_MAJOR","BLK_VERSION_MINOR","DIG_DBIAS_HVT","DISABLE_BLK_VERSION_MAJOR","DISABLE_WAFER_VERSION_MAJOR","DIS_DIRECT_BOOT","DIS_DOWNLOAD_ICACHE","DIS_DOWNLOAD_MANUAL_ENCRYPT","DIS_DOWNLOAD_MODE","DIS_FORCE_DOWNLOAD","DIS_ICACHE","DIS_PAD_JTAG","DIS_TWAI","DIS_USB_JTAG","DIS_USB_SERIAL_JTAG","DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE","DIS_USB_SERIAL_JTAG_ROM_PRINT","ENABLE_SECURITY_DOWNLOAD","ERR_RST_ENABLE","Efuse","EfuseField","FLASH_TPUW","FORCE_SEND_RESUME","JTAG_SEL_ENABLE","KEY0","KEY1","KEY2","KEY3","KEY4","KEY5","KEY_PURPOSE_0","KEY_PURPOSE_1","KEY_PURPOSE_2","KEY_PURPOSE_3","KEY_PURPOSE_4","KEY_PURPOSE_5","K_DIG_LDO","K_RTC_LDO","MAC_FACTORY","OCODE","OPTIONAL_UNIQUE_ID","PKG_VERSION","RD_DIS","RD_DIS_BLOCK_KEY0","RD_DIS_BLOCK_KEY1","RD_DIS_BLOCK_KEY2","RD_DIS_BLOCK_KEY3","RD_DIS_BLOCK_KEY4","RD_DIS_BLOCK_KEY5","RD_DIS_BLOCK_SYS_DATA2","SECURE_BOOT_AGGRESSIVE_REVOKE","SECURE_BOOT_EN","SECURE_BOOT_KEY_REVOKE0","SECURE_BOOT_KEY_REVOKE1","SECURE_BOOT_KEY_REVOKE2","SECURE_VERSION","SOFT_DIS_JTAG","SPI_BOOT_CRYPT_CNT","SPI_PAD_CONFIG_CLK","SPI_PAD_CONFIG_CS","SPI_PAD_CONFIG_D","SPI_PAD_CONFIG_D4","SPI_PAD_CONFIG_D5","SPI_PAD_CONFIG_D6","SPI_PAD_CONFIG_D7","SPI_PAD_CONFIG_DQS","SPI_PAD_CONFIG_HD","SPI_PAD_CONFIG_Q","SPI_PAD_CONFIG_WP","SYS_DATA_PART2","TEMP_CALIB","THRES_HVT","UART_PRINT_CONTROL","USB_EXCHG_PINS","USER_DATA","USER_DATA_MAC_CUSTOM","VDD_SPI_AS_GPIO","V_DIG_DBIAS20","V_RTC_DBIAS20","WAFER_VERSION_MAJOR","WAFER_VERSION_MINOR_HI","WAFER_VERSION_MINOR_LO","WDT_DELAY_SEL","WR_DIS","WR_DIS_ADC1_CAL_VOL_ATTEN0","WR_DIS_ADC1_CAL_VOL_ATTEN1","WR_DIS_ADC1_CAL_VOL_ATTEN2","WR_DIS_ADC1_CAL_VOL_ATTEN3","WR_DIS_ADC1_INIT_CODE_ATTEN0","WR_DIS_ADC1_INIT_CODE_ATTEN1","WR_DIS_ADC1_INIT_CODE_ATTEN2","WR_DIS_ADC1_INIT_CODE_ATTEN3","WR_DIS_BLK1","WR_DIS_BLK_VERSION_MAJOR","WR_DIS_BLK_VERSION_MINOR","WR_DIS_BLOCK_KEY0","WR_DIS_BLOCK_KEY1","WR_DIS_BLOCK_KEY2","WR_DIS_BLOCK_KEY3","WR_DIS_BLOCK_KEY4","WR_DIS_BLOCK_KEY5","WR_DIS_BLOCK_SYS_DATA2","WR_DIS_BLOCK_USR_DATA","WR_DIS_CUSTOM_MAC","WR_DIS_DIG_DBIAS_HVT","WR_DIS_DISABLE_BLK_VERSION_MAJOR","WR_DIS_DISABLE_WAFER_VERSION_MAJOR","WR_DIS_DIS_DIRECT_BOOT","WR_DIS_DIS_DOWNLOAD_ICACHE","WR_DIS_DIS_DOWNLOAD_MANUAL_ENCRYPT","WR_DIS_DIS_DOWNLOAD_MODE","WR_DIS_DIS_FORCE_DOWNLOAD","WR_DIS_DIS_ICACHE","WR_DIS_DIS_PAD_JTAG","WR_DIS_DIS_TWAI","WR_DIS_DIS_USB_JTAG","WR_DIS_DIS_USB_SERIAL_JTAG","WR_DIS_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE","WR_DIS_DIS_USB_SERIAL_JTAG_ROM_PRINT","WR_DIS_ENABLE_SECURITY_DOWNLOAD","WR_DIS_ERR_RST_ENABLE","WR_DIS_FLASH_TPUW","WR_DIS_FORCE_SEND_RESUME","WR_DIS_JTAG_SEL_ENABLE","WR_DIS_KEY_PURPOSE_0","WR_DIS_KEY_PURPOSE_1","WR_DIS_KEY_PURPOSE_2","WR_DIS_KEY_PURPOSE_3","WR_DIS_KEY_PURPOSE_4","WR_DIS_KEY_PURPOSE_5","WR_DIS_K_DIG_LDO","WR_DIS_K_RTC_LDO","WR_DIS_MAC","WR_DIS_OCODE","WR_DIS_OPTIONAL_UNIQUE_ID","WR_DIS_PKG_VERSION","WR_DIS_RD_DIS","WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE","WR_DIS_SECURE_BOOT_EN","WR_DIS_SECURE_BOOT_KEY_REVOKE0","WR_DIS_SECURE_BOOT_KEY_REVOKE1","WR_DIS_SECURE_BOOT_KEY_REVOKE2","WR_DIS_SECURE_VERSION","WR_DIS_SOFT_DIS_JTAG","WR_DIS_SPI_BOOT_CRYPT_CNT","WR_DIS_SPI_PAD_CONFIG_CLK","WR_DIS_SPI_PAD_CONFIG_CS","WR_DIS_SPI_PAD_CONFIG_D","WR_DIS_SPI_PAD_CONFIG_D4","WR_DIS_SPI_PAD_CONFIG_D5","WR_DIS_SPI_PAD_CONFIG_D6","WR_DIS_SPI_PAD_CONFIG_D7","WR_DIS_SPI_PAD_CONFIG_DQS","WR_DIS_SPI_PAD_CONFIG_HD","WR_DIS_SPI_PAD_CONFIG_Q","WR_DIS_SPI_PAD_CONFIG_WP","WR_DIS_SYS_DATA_PART1","WR_DIS_TEMP_CALIB","WR_DIS_THRES_HVT","WR_DIS_UART_PRINT_CONTROL","WR_DIS_USB_EXCHG_PINS","WR_DIS_VDD_SPI_AS_GPIO","WR_DIS_V_DIG_DBIAS20","WR_DIS_V_RTC_DBIAS20","WR_DIS_WAFER_VERSION_MAJOR","WR_DIS_WAFER_VERSION_MINOR_HI","WR_DIS_WAFER_VERSION_MINOR_LO","WR_DIS_WDT_DELAY_SEL","borrow","borrow","borrow_mut","borrow_mut","clone","from","from","get_block_version","get_flash_encryption","get_mac_address","get_rtc_calib_cal_code","get_rtc_calib_cal_mv","get_rtc_calib_init_code","get_rtc_calib_version","get_rwdt_multiplier","into","into","read_base_mac_address","read_field_be","read_field_le","set_mac_address","try_from","try_from","try_into","try_into","type_id","type_id","ANT_SEL0","ANT_SEL1","ANT_SEL2","ANT_SEL3","ANT_SEL4","ANT_SEL5","ANT_SEL6","ANT_SEL7","Alternate","AlternateFunction","Analog","AnalogPin","AnyEdge","AnyPin","Bank","CLK_OUT1","CLK_OUT2","CLK_OUT3","CPU_GPIO_0","CPU_GPIO_0","CPU_GPIO_1","CPU_GPIO_1","CPU_GPIO_2","CPU_GPIO_2","CPU_GPIO_3","CPU_GPIO_3","CPU_GPIO_4","CPU_GPIO_4","CPU_GPIO_5","CPU_GPIO_5","CPU_GPIO_6","CPU_GPIO_6","CPU_GPIO_7","CPU_GPIO_7","Digital","DriveStrength","EXT_ADC_START","Event","FSPICLK","FSPICLK_MUX","FSPICS0","FSPICS0","FSPICS1","FSPICS2","FSPICS3","FSPICS4","FSPICS5","FSPID","FSPID","FSPIHD","FSPIHD","FSPIQ","FSPIQ","FSPIWP","FSPIWP","FallingEdge","Floating","Function0","Function1","Function2","Function3","Function4","Function5","GPIO","GPIO_BT_ACTIVE","GPIO_BT_PRIORITY","GPIO_SD0","GPIO_SD1","GPIO_SD2","GPIO_SD3","GPIO_WLAN_ACTIVE","GPIO_WLAN_PRIO","Gpio0","Gpio0Signals","Gpio1","Gpio10","Gpio10Signals","Gpio11","Gpio11Signals","Gpio12","Gpio12Signals","Gpio13","Gpio13Signals","Gpio14","Gpio14Signals","Gpio15","Gpio15Signals","Gpio16","Gpio16Signals","Gpio17","Gpio17Signals","Gpio18","Gpio18Signals","Gpio19","Gpio19Signals","Gpio1Signals","Gpio2","Gpio20","Gpio20Signals","Gpio21","Gpio21Signals","Gpio2Signals","Gpio3","Gpio3Signals","Gpio4","Gpio4Signals","Gpio5","Gpio5Signals","Gpio6","Gpio6Signals","Gpio7","Gpio7Signals","Gpio8","Gpio8Signals","Gpio9","Gpio9Signals","GpioPin","GpioProperties","HighLevel","I10mA","I20mA","I2CEXT0_SCL","I2CEXT0_SCL","I2CEXT0_SDA","I2CEXT0_SDA","I2SI_BCK","I2SI_BCK","I2SI_SD","I2SI_WS","I2SI_WS","I2SO_BCK","I2SO_BCK","I2SO_SD","I2SO_SD1","I2SO_WS","I2SO_WS","I2S_MCLK","I2S_MCLK","I40mA","I5mA","INPUT_SIGNAL_MAX","IO","Input","InputPin","InputSignal","InterruptStatus","InvertedInput","InvertedOutput","LEDC_LS_SIG0","LEDC_LS_SIG1","LEDC_LS_SIG2","LEDC_LS_SIG3","LEDC_LS_SIG4","LEDC_LS_SIG5","LowLevel","NO_PIN","NUM_PINS","NoPinType","ONE_INPUT","OUTPUT_SIGNAL_MAX","OpenDrain","Output","OutputPin","OutputSignal","OutputSignalType","Pin","PinType","Pins","PullDown","PullUp","PushPull","RMT_SIG_0","RMT_SIG_0","RMT_SIG_1","RMT_SIG_1","RTCInput","RTCInputPin","RTCOutput","RTCOutputPin","RTCPin","RTCPinWithResistors","RisingEdge","Rtc","RtcFunction","SIG_FUNC_100","SIG_FUNC_100","SIG_FUNC_97","SIG_FUNC_97","SIG_FUNC_98","SIG_FUNC_98","SIG_FUNC_99","SIG_FUNC_99","SPICLK_MUX","SPICS0","SPICS1","SPID","SPID","SPIHD","SPIHD","SPIQ","SPIQ","SPIWP","SPIWP","Signals","TWAI_BUS_OFF_ON","TWAI_CLKOUT","TWAI_RX","TWAI_TX","U0CTS","U0DSR","U0DTR","U0RTS","U0RXD","U0TXD","U1CTS","U1DSR","U1DTR","U1RTS","U1RXD","U1TXD","USB_JTAG_TCK","USB_JTAG_TDI","USB_JTAG_TDO","USB_JTAG_TMS","USB_JTAG_TRST","Unknown","ZERO_INPUT","apply_wakeup","apply_wakeup","apply_wakeup","apply_wakeup","apply_wakeup","apply_wakeup","apply_wakeup","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","channel","channel","channel","channel","channel","clear_interrupt","clear_interrupt","clear_interrupt","clone","clone","clone","clone_unchecked","clone_unchecked","connect_high_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_low_to_peripheral","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_peripheral_from_output","disconnect_peripheral_from_output","disconnect_peripheral_from_output","enable_input","enable_input","enable_input","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_open_drain","enable_open_drain","enable_open_drain","enable_output","enable_output","enable_output","enable_output_in_sleep_mode","enable_output_in_sleep_mode","enable_output_in_sleep_mode","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","gpio0","gpio1","gpio10","gpio11","gpio12","gpio13","gpio14","gpio15","gpio16","gpio17","gpio18","gpio19","gpio2","gpio20","gpio21","gpio3","gpio4","gpio5","gpio6","gpio7","gpio8","gpio9","internal_pull_down","internal_pull_down","internal_pull_down","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_up","internal_pull_up","internal_pull_up","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into_alternate_1","into_alternate_2","into_analog","into_floating_input","into_input_only_analog_type","into_input_output_type","into_input_type","into_input_type","into_input_type","into_inverted_floating_input","into_inverted_open_drain_output","into_inverted_pull_down_input","into_inverted_pull_up_input","into_inverted_push_pull_output","into_open_drain_output","into_pull_down_input","into_pull_up_input","into_push_pull_output","is_high","is_high","is_high","is_input_high","is_input_high","is_input_high","is_interrupt_set","is_interrupt_set","is_interrupt_set","is_listening","is_listening","is_listening","is_low","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","listen","listen","listen_with_options","listen_with_options","listen_with_options","new","number","number","number","pins","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pad_hold","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pulldown","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","rtcio_pullup","set_alternate_function","set_alternate_function","set_alternate_function","set_drive_strength","set_drive_strength","set_drive_strength","set_high","set_high","set_low","set_low","set_output_high","set_output_high","set_output_high","set_to_input","set_to_input","set_to_input","set_to_open_drain_output","set_to_open_drain_output","set_to_open_drain_output","set_to_push_pull_output","set_to_push_pull_output","set_to_push_pull_output","sleep_mode","sleep_mode","sleep_mode","toggle","toggle","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","Error","Hmac","HmacPurpose","Key0","Key1","Key2","Key3","Key4","Key5","KeyId","KeyPurposeMismatch","ToDs","ToDsOrJtag","ToJtag","ToUser","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","configure","eq","eq","eq","finalize","fmt","fmt","fmt","free","from","from","from","from","init","into","into","into","into","new","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","update","AckCheckFailed","ArbitrationLost","CommandNrExceeded","Error","ExceedingFifo","ExecIncomplete","I2C","Instance","TimeOut","borrow","borrow","borrow_mut","borrow_mut","check_errors","clear_all_interrupts","clone","configure_clock","eq","fill_tx_fifo","fmt","from","from","i2c_number","into","into","master_read","master_write","master_write_read","new","new_with_timeout","perform_read","perform_write","read","read_all_from_fifo","register_block","reset","reset_command_list","reset_fifo","scl_input_signal","scl_output_signal","sda_input_signal","sda_output_signal","set_filter","set_frequency","setup","setup_read","setup_write","start_transmission","try_from","try_from","try_into","try_into","type_id","type_id","update_config","wait_for_completion","write","write_read","write_remaining_tx_fifo","Data16Channel16","Data16Channel8","Data32Channel16","Data32Channel24","Data32Channel32","Data32Channel8","Data8Channel8","DataFormat","DmaError","Error","I2s","I2sRead","I2sReadDma","I2sReadDmaTransfer","I2sRx","I2sTx","I2sWrite","I2sWriteDma","I2sWriteDmaTransfer","IllegalArgument","Philips","RegisterAccess","Standard","Unknown","available","available","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel_bits","clone","clone","clone","data_bits","drop","drop","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","i2s_rx","i2s_tx","into","into","into","into","into","into","into","into","is_done","is_done","new","pop","push","push_with","read","read","read_dma","read_dma","read_dma_circular","read_dma_circular","stop","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","wait_receive","with_mclk","write","write","write_dma","write_dma","write_dma_circular","write_dma_circular","CpuInterrupt","Edge","Error","Interrupt1","Interrupt10","Interrupt11","Interrupt12","Interrupt13","Interrupt14","Interrupt15","Interrupt16","Interrupt17","Interrupt18","Interrupt19","Interrupt2","Interrupt20","Interrupt21","Interrupt22","Interrupt23","Interrupt24","Interrupt25","Interrupt26","Interrupt27","Interrupt28","Interrupt29","Interrupt3","Interrupt30","Interrupt31","Interrupt4","Interrupt5","Interrupt6","Interrupt7","Interrupt8","Interrupt9","InterruptKind","InvalidInterruptPriority","Level","None","Priority","Priority1","Priority10","Priority11","Priority12","Priority13","Priority14","Priority15","Priority2","Priority3","Priority4","Priority5","Priority6","Priority7","Priority8","Priority9","TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","disable","enable","enable_cpu_interrupt","eq","fmt","fmt","from","from","from","from","get_status","gp","interrupt1","interrupt10","interrupt11","interrupt12","interrupt13","interrupt14","interrupt15","interrupt2","interrupt3","interrupt4","interrupt5","interrupt6","interrupt7","interrupt8","interrupt9","into","into","into","into","map","max","mcause","min","mstatus","mtval","pc","ra","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","set_kind","set_priority","sp","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","APBClk","LEDC","LSGlobalClkSource","LowSpeed","Speed","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","channel","clone","eq","fmt","from","from","from","get_channel","get_timer","into","into","into","new","set_global_slow_clock","timer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Channel","Channel","Channel0","Channel1","Channel2","Channel3","Channel4","Channel5","ChannelHW","ChannelIFace","Duration","Duty","DutyRange","EndDuty","Error","Fade","FadeError","Number","StartDuty","Timer","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","configure_hw_with_pin_config","configure_hw_with_pin_config","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","into","into","into","into","is_duty_fade_running","is_duty_fade_running","is_duty_fade_running_hw","is_duty_fade_running_hw","new","set_duty","set_duty","set_duty_hw","set_duty_hw","start_duty_fade","start_duty_fade","start_duty_fade_hw","start_duty_fade_hw","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Config","OpenDrain","PinConfig","PushPull","borrow","borrow","borrow_mut","borrow_mut","clone","clone","duty_pct","eq","fmt","from","from","into","into","pin_config","timer","try_from","try_from","try_into","try_into","type_id","type_id","APBClk","ClockSourceType","Divisor","Error","LSClockSource","Number","Timer","Timer0","Timer1","Timer2","Timer3","TimerHW","TimerIFace","TimerSpeed","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","get_duty","get_duty","get_freq","get_freq","get_freq_hw","get_freq_hw","get_frequency","get_frequency","get_number","get_number","into","into","into","into","is_configured","is_configured","new","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","update_hw","update_hw","Config","Duty","Duty10Bit","Duty11Bit","Duty12Bit","Duty13Bit","Duty14Bit","Duty1Bit","Duty2Bit","Duty3Bit","Duty4Bit","Duty5Bit","Duty6Bit","Duty7Bit","Duty8Bit","Duty9Bit","borrow","borrow","borrow_mut","borrow_mut","clock_source","clone","clone","duty","eq","fmt","frequency","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","P","Peripheral","PeripheralRef","borrow","borrow_mut","clone_unchecked","clone_unchecked","deref","deref_mut","from","into","into_ref","map_into","new","reborrow","try_from","try_into","type_id","ADC1","ADC1","ADC2","ADC2","AES","AES","AES","APB_ADC","APB_CTRL","APB_CTRL","APB_CTRL","ASSIST_DEBUG","ASSIST_DEBUG","ASSIST_DEBUG","BAK_PMS_VIOLATE","BT","BT","BT_BB","BT_BB_NMI","BT_MAC","CACHE_CORE0_ACS","CACHE_IA","CORE0_DRAM0_PMS","CORE0_IRAM0_PMS","CORE0_PIF_PMS","CORE0_PIF_PMS_SIZE","DMA","DMA","DMA_APBPERI_PMS","DMA_CH0","DMA_CH1","DMA_CH2","DS","DS","EFUSE","EFUSE","EFUSE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","GPIO_SD","GPIO_SD","HMAC","HMAC","I2C0","I2C0","I2C_EXT0","I2C_MASTER","I2S0","I2S0","I2S0","ICACHE_PRELOAD0","ICACHE_SYNC0","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LPWR","LPWR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RMT","RMT","RMT","RNG","RNG","RSA","RSA","RSA","RTC_CORE","RWBLE","RWBLE_NMI","RWBT","RWBT_NMI","SENSITIVE","SENSITIVE","SHA","SHA","SHA","SLC0","SLC1","SPI0","SPI0","SPI1","SPI1","SPI1","SPI2","SPI2","SPI2","SPI_MEM_REJECT_CACHE","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_T0_LEVEL","TG0_WDT_LEVEL","TG1_T0_LEVEL","TG1_WDT_LEVEL","TIMER1","TIMER2","TIMG0","TIMG0","TIMG1","TIMG1","TWAI0","TWAI0","TWAI0","UART0","UART0","UART0","UART1","UART1","UART1","UHCI0","UHCI0","UHCI0","UHCI1","UHCI1","USB_DEVICE","USB_DEVICE","USB_DEVICE","WIFI","WIFI","WIFI_BB","WIFI_MAC","WIFI_MAC_NMI","WIFI_PWR","XTS_AES","XTS_AES","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","configure_src_clk","configure_src_clk","configure_wdt_src_clk","configure_wdt_src_clk","cs_signal","cs_signal","cts_signal","cts_signal","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","enable_peripheral","enable_peripheral","enable_peripheral","enable_peripheral","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","i2c_number","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","miso_signal","miso_signal","mosi_signal","mosi_signal","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","register_block","register_block","register_block","register_block","register_block","register_block","register_block","register_block","register_block","reset_peripheral","reset_peripheral","rts_signal","rts_signal","rx_signal","rx_signal","scl_input_signal","scl_output_signal","sclk_signal","sclk_signal","sda_input_signal","sda_output_signal","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","spi_num","split","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","take","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_signal","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","uart_number","Capture","Channel","Channel","Count","Duty","Duty","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Hz","Hz","MHz","MHz","Time","Time","Time","Time","Word","Word","Word","Word","_embedded_dma_ReadBuffer","_embedded_dma_ReadTarget","_embedded_dma_Word","_embedded_dma_WriteBuffer","_embedded_dma_WriteTarget","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_digital_v2_InputPin","_embedded_hal_digital_v2_OutputPin","_embedded_hal_digital_v2_StatefulOutputPin","_embedded_hal_digital_v2_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","_esp_hal_clock_Clock","_esp_hal_dma_DmaTransfer","_esp_hal_dma_DmaTransferRxTx","_esp_hal_gpio_InputPin","_esp_hal_gpio_OutputPin","_esp_hal_gpio_Pin","_esp_hal_i2c_Instance","_esp_hal_ledc_channel_ChannelHW","_esp_hal_ledc_channel_ChannelIFace","_esp_hal_ledc_timer_TimerHW","_esp_hal_ledc_timer_TimerIFace","_esp_hal_system_SystemExt","_esp_hal_timer_Instance","_esp_hal_timer_TimerGroupInstance","_esp_hal_uart_Instance","_esp_hal_uart_UartPins","_fugit_ExtU32","_fugit_ExtU64","_fugit_RateExtU32","_fugit_RateExtU64","as_read_buffer","as_write_buffer","bflush","bwrite_all","capture","count","delay_ms","delay_us","direction","disable","disable","disable","disable","enable","enable","enable","entry","feed","flush","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","hours","hours","interrupt","is_high","is_high","is_low","is_low","is_set_high","is_set_low","kHz","kHz","make_gpio_enum_dispatch_macro","micros","micros","millis","millis","minutes","minutes","nanos","nanos","nb","ram","read","read","read","read","read","read_buffer","secs","secs","send","set_duty","set_duty","set_high","set_high","set_low","set_low","set_period","set_resolution","set_state","start","start","toggle","toggle","transfer","wait","write","write","write","write_buffer","write_read","write_str","All","BT","Cocpu","CocpuTrapTrig","Ext0","Ext1","Gpio","SleepSource","Timer","TouchPad","Uart","Ulp","Undefined","Wifi","borrow","borrow_mut","clone","fmt","from","get_reset_reason","get_wakeup_cause","into","software_reset","software_reset_cpu","try_from","try_into","type_id","Channel","ContinuousTxTransaction","Error","InvalidArgument","Overflow","PulseCode","Rmt","RxChannel","RxChannelConfig","RxChannelCreator","RxTransaction","SingleShotTxTransaction","TransmissionError","TxChannel","TxChannelConfig","TxChannelCreator","UnreachableTargetFrequency","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","carrier_high","carrier_high","carrier_level","carrier_level","carrier_low","carrier_low","carrier_modulation","carrier_modulation","channel0","channel1","channel2","channel3","clk_divider","clk_divider","clone","clone","clone","clone","configure","configure","default","default","default","eq","filter_threshold","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","idle_output","idle_output_level","idle_threshold","into","into","into","into","into","into","into","into","into","is_loopcount_interrupt_set","length1","length2","level1","level2","new","receive","stop","stop_next","transmit","transmit_continuously","transmit_continuously_with_loopcount","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait","wait","Rng","as_rngcore","borrow","borrow_mut","clone","fill_bytes","from","into","new","next_u32","next_u64","random","read","try_fill_bytes","try_from","try_into","type_id","crc","md5","crc16_be","crc16_le","crc32_be","crc32_le","crc8_be","crc8_le","Context","Digest","borrow","borrow","borrow_mut","borrow_mut","clone","clone","compute","compute","consume","default","deref","deref_mut","eq","fmt","fmt","fmt","fmt","from","from","from","hash","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","InputType","Multi","OutputType","Rsa","RsaMode","RsaModularExponentiation","RsaModularMultiplication","RsaMultiplication","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","enable_disable_constant_time_acceleration","enable_disable_interrupt","enable_disable_search_acceleration","from","from","from","from","into","into","into","into","new","new","new","new","operand_sizes","read_results","read_results","read_results","ready","start_exponentiation","start_modular_multiplication","start_multiplication","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Op1024","Op1056","Op1088","Op1120","Op1152","Op1184","Op1216","Op1248","Op128","Op1280","Op1312","Op1344","Op1376","Op1408","Op1440","Op1472","Op1504","Op1536","Op1568","Op160","Op1600","Op1632","Op1664","Op1696","Op1728","Op1760","Op1792","Op1824","Op1856","Op1888","Op192","Op1920","Op1952","Op1984","Op2016","Op2048","Op2080","Op2112","Op2144","Op2176","Op2208","Op224","Op2240","Op2272","Op2304","Op2336","Op2368","Op2400","Op2432","Op2464","Op2496","Op2528","Op256","Op2560","Op2592","Op2624","Op2656","Op2688","Op2720","Op2752","Op2784","Op2816","Op2848","Op288","Op2880","Op2912","Op2944","Op2976","Op3008","Op3040","Op3072","Op32","Op320","Op352","Op384","Op416","Op448","Op480","Op512","Op544","Op576","Op608","Op64","Op640","Op672","Op704","Op736","Op768","Op800","Op832","Op864","Op896","Op928","Op96","Op960","Op992","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","ChipPowerOn","CoreDeepSleep","CoreEfuseCrc","CoreMwdt0","CoreMwdt1","CorePwrGlitch","CoreRtcWdt","CoreSw","CoreUsbJtag","CoreUsbUart","Cpu0Mwdt0","Cpu0Mwdt1","Cpu0RtcWdt","Cpu0Sw","Rtc","RtcClock","RtcSlowClock","RtcSlowClock32kXtal","RtcSlowClock8mD256","RtcSlowClockRtc","Rwdt","SocResetReason","Swd","SysBrownOut","SysClkGlitch","SysRtcWdt","SysSuperWdt","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","clone","clone","default","default","disable","disable","disable","disable","enable","eq","estimate_xtal_frequency","feed","feed","fmt","fmt","frequency","from","from","from","from","from","from","from_repr","get_reset_reason","get_slow_freq","get_time_ms","get_time_raw","get_time_us","get_wakeup_cause","get_xtal_freq","into","into","into","into","into","into","is_interrupt_set","listen","new","new","rwdt","sleep","sleep","sleep_deep","sleep_light","software_reset","software_reset_cpu","start","swd","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","Error","GPIO_INTR_DISABLE","GPIO_INTR_HIGH_LEVEL","GPIO_INTR_LOW_LEVEL","GPIO_NUM_MAX","High","Low","NotRtcPin","OTHER_BLOCKS_POWERUP","OTHER_BLOCKS_WAIT","PIN_FUNC_GPIO","RTC_CK8M_ENABLE_WAIT_DEFAULT","RTC_CNTL_BIASSLP_MONITOR_DEFAULT","RTC_CNTL_BIASSLP_SLEEP_DEFAULT","RTC_CNTL_BIASSLP_SLEEP_ON","RTC_CNTL_CK8M_WAIT_DEFAULT","RTC_CNTL_DBG_ATTEN_DEEPSLEEP_DEFAULT","RTC_CNTL_DBG_ATTEN_DEEPSLEEP_NODROP","RTC_CNTL_DBG_ATTEN_LIGHTSLEEP_DEFAULT","RTC_CNTL_DBG_ATTEN_LIGHTSLEEP_NODROP","RTC_CNTL_DBG_ATTEN_MONITOR_DEFAULT","RTC_CNTL_DBIAS_0V90","RTC_CNTL_DBIAS_0V95","RTC_CNTL_DBIAS_1V00","RTC_CNTL_DBIAS_1V05","RTC_CNTL_DBIAS_1V10","RTC_CNTL_DBIAS_1V15","RTC_CNTL_DBIAS_1V20","RTC_CNTL_DBIAS_1V25","RTC_CNTL_DBIAS_1V30","RTC_CNTL_DG_VDD_DRV_B_SLP_DEFAULT","RTC_CNTL_MIN_SLP_VAL_MIN","RTC_CNTL_PD_CUR_MONITOR_DEFAULT","RTC_CNTL_PD_CUR_SLEEP_DEFAULT","RTC_CNTL_PD_CUR_SLEEP_ON","RTC_CNTL_PLL_BUF_WAIT_DEFAULT","RTC_CNTL_XTL_BUF_WAIT_DEFAULT","RtcConfig","RtcInitConfig","RtcSleepConfig","RtcioWakeupSource","SIG_GPIO_OUT_IDX","TimerWakeupSource","TooManyWakeupSources","WakeSource","WakeTriggers","WakeupLevel","apply","apply","apply","bbpll_fpu","bias_sleep_monitor","bias_sleep_slp","bit","bit","bit","bit","bit_range","bit_range","bit_range","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bt","bt_pd_en","bt_powerup_cycles","bt_wait_cycles","cali_ocode","ck8m_wait","clkctl_init","clone","clone","clone","clone","clone","clone","clone","cpu_pd_en","cpu_top_powerup_cycles","cpu_top_wait_cycles","cpu_waiti_clk_gate","dbg_atten_slp","deep","deep_slp","deep_slp_reject","default","default","default","default","default","default","dg_peri_powerup_cycles","dg_peri_wait_cycles","dg_wrap_powerup_cycles","dg_wrap_wait_cycles","dig_dbias_slp","dig_peri_pd_en","eq","eq","ext0","ext1","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","gpio","int_8m_pd_en","into","into","into","into","into","into","into","into","light_slp_reject","lslp_mem_inf_fpu","mac","new","new","pd_cur_slp","pll_wait","pwrctl_init","rtc_dbias_slp","rtc_dboost_fpd","rtc_fastmem_pd_en","rtc_mem_inf_follow_cpu","rtc_peri_pd_en","rtc_regulator_fpu","rtc_slowmem_pd_en","sdio","set_bbpll_fpu","set_bias_sleep_monitor","set_bias_sleep_slp","set_bit","set_bit","set_bit","set_bit","set_bit_range","set_bit_range","set_bit_range","set_bit_range","set_bt","set_bt_pd_en","set_bt_powerup_cycles","set_bt_wait_cycles","set_cali_ocode","set_ck8m_wait","set_clkctl_init","set_cpu_pd_en","set_cpu_top_powerup_cycles","set_cpu_top_wait_cycles","set_cpu_waiti_clk_gate","set_dbg_atten_slp","set_deep_slp","set_deep_slp_reject","set_dg_peri_powerup_cycles","set_dg_peri_wait_cycles","set_dg_wrap_powerup_cycles","set_dg_wrap_wait_cycles","set_dig_dbias_slp","set_dig_peri_pd_en","set_ext0","set_ext1","set_gpio","set_int_8m_pd_en","set_light_slp_reject","set_lslp_mem_inf_fpu","set_mac","set_pd_cur_slp","set_pll_wait","set_pwrctl_init","set_rtc_dbias_slp","set_rtc_dboost_fpd","set_rtc_fastmem_pd_en","set_rtc_mem_inf_follow_cpu","set_rtc_peri_pd_en","set_rtc_regulator_fpu","set_rtc_slowmem_pd_en","set_sdio","set_timer","set_touch","set_uart0","set_uart1","set_ulp","set_vddsdio_pd_en","set_wdt_flashboot_mod_en","set_wifi_pd_en","set_wifi_powerup_cycles","set_wifi_wait_cycles","set_xtal_fpu","set_xtal_fpu","set_xtal_wait","timer","touch","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","ulp","vddsdio_pd_en","wdt_flashboot_mod_en","wifi_pd_en","wifi_powerup_cycles","wifi_wait_cycles","xtal_fpu","xtal_fpu","xtal_wait","SHA1","SHA224","SHA256","Sha","ShaMode","borrow","borrow","borrow_mut","borrow_mut","clone","digest_length","finish","finished","first_run","fmt","from","from","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","update","DmaError","Dual","DuplexMode","Error","FifoSizeExeeded","FullDuplexMode","HalfDuplexMode","IsFullDuplex","IsHalfDuplex","MaxDmaTransferSizeExceeded","Mode0","Mode1","Mode2","Mode3","Quad","Single","SpiDataMode","SpiMode","Unknown","Unsupported","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","master","slave","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Address","Address1","Address10","Address11","Address12","Address13","Address14","Address15","Address16","Address17","Address18","Address19","Address2","Address20","Address21","Address22","Address23","Address24","Address25","Address26","Address27","Address28","Address29","Address3","Address30","Address31","Address32","Address4","Address5","Address6","Address7","Address8","Address9","Command","Command1","Command10","Command11","Command12","Command13","Command14","Command15","Command16","Command2","Command3","Command4","Command5","Command6","Command7","Command8","Command9","Error","ExtendedInstance","HalfDuplexReadWrite","Instance","InstanceDma","None","None","Spi","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","busy","ch_bus_freq","change_bus_frequency","change_bus_frequency","clear_dma_interrupts","configure_datalen","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","from","from","init","init_half_duplex","init_spi_data_mode","into","into","into","miso_signal","mosi_signal","new","new_half_duplex","prelude","read","read","read","read_byte","read_bytes","read_bytes_from_fifo","read_bytes_half_duplex","register_block","sclk_signal","send","set_data_mode","setup","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","start_operation","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","transfer","transfer","transfer_dma","transfer_in_place_dma","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","update","with_cs","with_cs","with_dma","with_miso","with_miso","with_mosi","with_mosi","with_pins","with_pins","with_sck","with_sck","with_sio2","with_sio3","write","write","write","write_byte","write_bytes","write_bytes_dma","write_bytes_half_duplex","SpiDma","SpiDmaTransfer","SpiDmaTransferRxTx","WithDmaSpi2","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","change_bus_frequency","dma_read","dma_transfer","dma_write","drop","drop","fmt","from","from","from","into","into","into","is_done","is_done","read","transfer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","wait","wait","with_dma","write","write","_esp_hal_spi_master_Instance","_esp_hal_spi_master_InstanceDma","_esp_hal_spi_master_dma_WithDmaSpi2","Instance","InstanceDma","Spi","borrow","borrow_mut","clear_dma_interrupts","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","init","into","is_bus_busy","miso_signal","mosi_signal","new","prelude","register_block","sclk_signal","set_data_mode","setup_for_flush","spi_num","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","try_from","try_into","type_id","with_dma","SpiDma","SpiDmaTransferRx","SpiDmaTransferRxTx","SpiDmaTransferTx","WithDmaSpi2","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","dma_read","dma_transfer","dma_write","drop","drop","drop","fmt","from","from","from","from","into","into","into","into","is_done","is_done","is_done","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","wait","wait","wait","with_dma","_esp_hal_spi_slave_Instance","_esp_hal_spi_slave_InstanceDma","_esp_hal_spi_slave_dma_WithDmaSpi2","Aes","ApbSarAdc","Bt","CpuControl","Gdma","Hmac","I2cExt0","I2s0","Ledc","Parts","Peripheral","Phy","RadioClockControl","RadioClockController","RadioPeripherals","Rmt","Rsa","Sha","SoftwareInterrupt","SoftwareInterrupt0","SoftwareInterrupt1","SoftwareInterrupt2","SoftwareInterrupt3","SoftwareInterruptControl","Spi2","SystemClockControl","SystemExt","SystemParts","Timg0","Timg1","Twai0","Uart0","Uart1","UsbDevice","Wifi","ble_rtc_clk_init","ble_rtc_clk_init","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clock_control","clone_unchecked","cpu_control","disable","disable","enable","enable","from","from","from","from","from","from","from","from","init_clocks","init_clocks","into","into","into","into","into","into","into","into","radio_clock_control","raise","reset","reset_mac","reset_mac","reset_rpa","reset_rpa","software_interrupt_control","split","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","Alarm","BIT_MASK","Periodic","SystemTimer","TICKS_PER_SECOND","Target","alarm0","alarm1","alarm2","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","conjure","conjure","conjure","enable_interrupt","fmt","fmt","fmt","from","from","from","from","into","into","into","into","into_periodic","into_target","new","now","set_period","set_target","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","AlarmInactive","Error","Instance","Timer","Timer0","TimerActive","TimerGroup","TimerGroupInstance","TimerInactive","Wdt","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cancel","clear_interrupt","clear_interrupt","clone","configure_src_clk","configure_wdt_src_clk","default","deref","deref_mut","disable","disable","divider","divider","enable","enable_peripheral","enable_peripheral","eq","feed","fmt","free","from","from","from","from","from","into","into","into","into","into","is_alarm_active","is_alarm_active","is_counter_active","is_counter_active","is_interrupt_set","is_interrupt_set","listen","listen","load_alarm_value","load_alarm_value","new","new","new","now","now","register_block","reset_counter","reset_counter","set_alarm_active","set_alarm_active","set_auto_reload","set_auto_reload","set_counter_active","set_counter_active","set_counter_decrementing","set_counter_decrementing","set_divider","set_divider","set_wdt_enabled","start","start","timer0","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","wait","wdt","TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow_mut","clone","default","fmt","from","gp","into","mcause","mstatus","mtval","pc","ra","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","sp","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_into","type_id","B1000K","B125K","B250K","B500K","BaudRate","BusOff","Custom","EmbeddedHAL","EspTwaiError","EspTwaiFrame","INPUT_SIGNAL","Instance","OUTPUT_SIGNAL","SYSTEM_PERIPHERAL","TimingConfig","Twai","TwaiConfiguration","baud_rate_prescaler","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_receive_fifo","clone","clone","data","dlc","eq","filter","fmt","fmt","from","from","from","from","from","from","id","into","into","into","into","into","into","is_bus_off","is_extended","is_remote_frame","kind","new","new","new_remote","num_available_messages","receive","receive_error_count","register_block","set_error_warning_limit","set_filter","start","stop","sync_jump_width","transmit","transmit_error_count","triple_sample","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tseg_1","tseg_2","type_id","type_id","type_id","type_id","type_id","type_id","BitFilter","Dual","DualExtendedFilter","DualStandardFilter","FILTER_TYPE","Filter","FilterType","Single","SingleExtendedFilter","SingleStandardFilter","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","eq","filter_type","fmt","from","from","from","from","from","into","into","into","into","into","new","new","new","new","new_from_code_mask","new_from_code_mask","new_from_code_mask","new_from_code_mask","to_registers","to_registers","to_registers","to_registers","to_registers","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","AllPins","Error","Instance","InvalidArgument","TxRxPins","Uart","UartPins","UartRx","UartTx","at_cmd_interrupt_set","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","change_stop_bits","clone","config","configure_pins","configure_pins","configure_pins","cts_signal","disable_rx_interrupts","disable_tx_interrupts","drain_fifo","enable_peripheral","eq","flush","flush","fmt","from","from","from","from","from","from","get_rx_fifo_count","get_tx_fifo_count","into","into","into","into","into","into","is_rx_idle","is_tx_idle","listen_at_cmd","listen_rx_fifo_full","listen_tx_done","new","new","new_tx_rx","new_with_config","read","read","register_block","reset_at_cmd_interrupt","reset_peripheral","reset_rx_fifo_full_interrupt","reset_tx_done_interrupt","rts_signal","rx","rx_fifo_full_interrupt_set","rx_signal","set_at_cmd","set_rx_fifo_full_threshold","set_rx_timeout","split","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_done_interrupt_set","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","unlisten_at_cmd","unlisten_rx_fifo_full","unlisten_tx_done","write","write","write_bytes","write_bytes","write_str","write_str","AtCmdConfig","Config","DataBits","DataBits5","DataBits6","DataBits7","DataBits8","Parity","ParityEven","ParityNone","ParityOdd","STOP1","STOP1P5","STOP2","StopBits","baudrate","baudrate","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","char_num","clone","clone","clone","clone","cmd_char","data_bits","data_bits","default","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","gap_timeout","into","into","into","into","into","new","parity","parity_even","parity_none","parity_odd","post_idle_count","pre_idle_count","stop_bits","stop_bits","symbol_length","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Instance","UsbSerialJtag","UsbSerialJtagRx","UsbSerialJtagTx","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","disable_rx_interrupts","disable_tx_interrupts","drain_rx_fifo","flush","flush","flush_tx","flush_tx","flush_tx_nb","flush_tx_nb","from","from","from","into","into","into","listen_rx_packet_recv_interrupt","listen_rx_packet_recv_interrupt","new","read","read","read_byte","read_byte","register_block","reset_rx_packet_recv_interrupt","reset_rx_packet_recv_interrupt","rx_packet_recv_interrupt_set","rx_packet_recv_interrupt_set","split","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","unlisten_rx_packet_recv_interrupt","unlisten_rx_packet_recv_interrupt","write","write","write_byte_nb","write_byte_nb","write_bytes","write_bytes","write_str","write_str"],"q":[[0,"esp_hal"],[81,"esp_hal::aes"],[125,"esp_hal::aes::dma"],[169,"esp_hal::analog"],[170,"esp_hal::analog::adc"],[289,"esp_hal::assist_debug"],[312,"esp_hal::clock"],[366,"esp_hal::delay"],[380,"esp_hal::dma"],[916,"esp_hal::efuse"],[1119,"esp_hal::gpio"],[1961,"esp_hal::hmac"],[2019,"esp_hal::i2c"],[2078,"esp_hal::i2s"],[2201,"esp_hal::interrupt"],[2349,"esp_hal::ledc"],[2384,"esp_hal::ledc::channel"],[2461,"esp_hal::ledc::channel::config"],[2486,"esp_hal::ledc::timer"],[2557,"esp_hal::ledc::timer::config"],[2594,"esp_hal::peripheral"],[2612,"esp_hal::peripherals"],[3355,"esp_hal::prelude"],[3518,"esp_hal::reset"],[3545,"esp_hal::rmt"],[3673,"esp_hal::rng"],[3690,"esp_hal::rom"],[3692,"esp_hal::rom::crc"],[3698,"esp_hal::rom::md5"],[3730,"esp_hal::rsa"],[3781,"esp_hal::rsa::operand_sizes"],[4549,"esp_hal::rtc_cntl"],[4657,"esp_hal::rtc_cntl::sleep"],[4912,"esp_hal::sha"],[4939,"esp_hal::spi"],[5006,"esp_hal::spi::master"],[5153,"esp_hal::spi::master::dma"],[5194,"esp_hal::spi::master::prelude"],[5197,"esp_hal::spi::slave"],[5229,"esp_hal::spi::slave::dma"],[5276,"esp_hal::spi::slave::prelude"],[5279,"esp_hal::system"],[5390,"esp_hal::systimer"],[5441,"esp_hal::timer"],[5542,"esp_hal::trapframe"],[5588,"esp_hal::twai"],[5679,"esp_hal::twai::filter"],[5740,"esp_hal::uart"],[5846,"esp_hal::uart::config"],[5925,"esp_hal::usb_serial_jtag"],[5982,"core::fmt"],[5983,"core::fmt"],[5984,"nb"],[5985,"core::result"],[5986,"core::any"],[5987,"core::clone"],[5988,"embedded_hal::adc"],[5989,"fugit::aliases"],[5990,"core::convert"],[5991,"core::ops::function"],[5992,"core::marker"],[5993,"core::convert"],[5994,"core::iter::traits::iterator"],[5995,"esp32c3::i2c0"],[5996,"core::fmt"],[5997,"esp32c3::timg0"],[5998,"esp32c3::twai0"],[5999,"esp32c3::uart0"],[6000,"esp32c3::usb_device"],[6001,"esp32c3::interrupt"],[6002,"fugit::rate"],[6003,"nb"],[6004,"fugit::duration"],[6005,"embedded_hal::blocking::i2c"],[6006,"embedded_hal::digital::v2"],[6007,"void"],[6008,"core::convert"],[6009,"rand_core::error"],[6010,"core::convert"],[6011,"core::time"],[6012,"core::fmt"],[6013,"embedded_hal::can"],[6014,"embedded_hal::can::id"]],"d":["Available CPU cores","","FlashSafeDma","","The first core","","","","","","","","","","","Advanced Encryption Standard (AES) support.","Analog Peripherals","Debug Assistant","","","","","Clock Control","","Delay driver","Direct Memory Access Commons","Convenience macro to create DMA buffers and descriptors","Convenience macro to create circular DMA buffers and …","Convenience macro to create circular DMA descriptors","Convenience macro to create DMA descriptors","Reading of eFuses (ESP32-C3)","Attribute to declare the entry point of the program","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","Which core the application is currently executing on","General Purpose I/Os","HMAC Accelerator","I2C Driver","I2S Master","","","Interrupt support","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","LEDC (LED PWM Controller) peripheral control","","","Exclusive peripheral access","Peripheral Instances","The prelude","","Hardware and Software Reset","","Remote Control Peripheral (RMT)","Random Number Generator","ESP ROM libraries","RSA Accelerator support.","RTC_CNTL (Real-Time Clock Control) and Low-power Management","","Secure Hash Algorithm peripheral driver","Serial Peripheral Interface","System Control","System Timer peripheral driver","General-purpose timers","","State of the CPU saved when entering exception or interrupt","","","","","Two-wire Automotive Interface (TWAI)","","","UART driver","USB Serial JTAG peripheral driver","","AES peripheral container","Marker type for AES-128","Marker type for AES-256","Specifications for AES flavours","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Encrypts/Decrypts the given buffer based on <code>mode</code> parameter","","","","","","","","","","","","","","A DMA capable AES instance.","An in-progress DMA transfer","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Perform a DMA transfer.","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","","","","Analog to Digital Converter (ADC)","Analog-to-Digital Converter peripheral driver.","Basic ADC calibration scheme","Curve fitting ADC calibration scheme","Line fitting ADC calibration scheme","A trait abstracting over calibration methods.","Calibration source of the ADC.","A helper trait to get the ADC channel of a compatible GPIO …","Configuration for the ADC.","Marker trait for ADC which support curve fitting","Marker trait for ADC units which support line fitting","An I/O pin which can be read using the ADC.","The attenuation of the ADC pin.","0dB attenuation, measurement range: 0-800mV","11dB attenuation, measurement range: 0-2600mV","2.5dB attenuation, measurement range: 0-1100mV","6dB attenuation, measurement range: 0-1350mV","","Coefficients for calculating the reading voltage error.","","","The sampling/readout resolution of the ADC.","","Return the basic ADC bias value. See <code>AdcCalBasic</code> for …","","","","Calibrate ADC with specified attenuation and voltage source","Convert ADC value","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Create a new calibration scheme for the given attenuation.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","","","","","","","","","","","Used to configure the frequencies of the clocks present in …","Frozen clock frequencies","CPU clock speed","","","","","","Use what is considered the default settings after boot.","","","","","","","","","","","Configure the CPU clock speed.","","","","Applies the clock configuration and returns a Clocks …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Use the highest possible frequency for a particular chip","","","","","","","","","","","","","","","Delay driver","","","","Delay for the specified number of microseconds","","Delay for the specified number of nanoseconds","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new <code>Delay</code> instance","","","","","","Marks channels as useable for AES","","DMA Channel","","","","","","","","","","","","","","DMA transmit channel","","DescriptorError the DMA rejected the descriptor …","GDMA Peripheral","A DMA transfer descriptor.","","DMA Errors","DMA capable peripherals The values need to match the TRM","DMA Priorities","Trait to be implemented for an in progress dma transfer.","Trait to be implemented for an in progress dma transfer.","An empty DMA descriptor used to initialize the descriptor …","","","Marks channels as useable for I2S0","Marks channels as useable for I2S1","Marks channels as useable for I2S","","","Marks channels as usable for LCD_CAM","","","","Marks channels as useable for PARL_IO","Marker trait","","","","","","","","","","","","DMA Rx","","","The functions here are not meant to be used outside the HAL","","","Marks channels as useable for SPI2","Marks channels as useable for SPI","","","","DMA Tx","","","The functions here are not meant to be used outside the HAL","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Configure the channel for use","Configure the channel for use","Configure the channel for use","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","ERR_DSCR_EMPTY error detected","","ERR_EOF error detected","","Descriptor error detected","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","Check if the transfer is finished.","Check if the transfer is finished.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Create a DMA instance.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transfer to finish.","Wait for the transfer to finish.","","","<code>[]</code> ADC1 calibration voltage at atten0","<code>[]</code> ADC1 calibration voltage at atten1","<code>[]</code> ADC1 calibration voltage at atten2","<code>[]</code> ADC1 calibration voltage at atten3","<code>[]</code> ADC1 init code at atten0","<code>[]</code> ADC1 init code at atten1","<code>[]</code> ADC1 init code at atten2","<code>[]</code> ADC1 init code at atten3","<code>[]</code> BLK_VERSION_MAJOR of BLOCK2 {0: “No calibration”; …","<code>[]</code> BLK_VERSION_MINOR","<code>[]</code> BLOCK1 digital dbias when hvt","<code>[]</code> Disables check of blk version major","<code>[]</code> Disables check of wafer version major","<code>[DIS_LEGACY_SPI_BOOT]</code> Disable direct boot mode","<code>[]</code> Set this bit to disable Icache in download mode …","<code>[]</code> Set this bit to disable flash encryption when in …","<code>[]</code> Set this bit to disable download mode (boot_mode<code>[3:0]</code> = …","<code>[]</code> Set this bit to disable the function that forces chip …","<code>[]</code> Set this bit to disable Icache","<code>[]</code> Set this bit to disable JTAG in the hard way. JTAG is …","<code>[DIS_CAN]</code> Set this bit to disable CAN function","<code>[]</code> Set this bit to disable function of usb switch to jtag …","<code>[DIS_USB_DEVICE]</code> USB-Serial-JTAG {0: “Enable”; 1: “…","<code>[DIS_USB_DOWNLOAD_MODE]</code> Disable UART download mode through …","<code>[UART_PRINT_CHANNEL]</code> USB printing {0: “Enable”; 1: “…","<code>[]</code> Set this bit to enable secure UART download mode","<code>[]</code> Use BLOCK0 to check error record registers {0: “…","","The bit field for get access to efuse data","<code>[]</code> Configures flash waiting time after power-up; in unit …","<code>[]</code> Set this bit to force ROM code to send a resume command …","<code>[]</code> Set this bit to enable selection between usb_to_jtag …","<code>[BLOCK_KEY0]</code> Key0 or user data","<code>[BLOCK_KEY1]</code> Key1 or user data","<code>[BLOCK_KEY2]</code> Key2 or user data","<code>[BLOCK_KEY3]</code> Key3 or user data","<code>[BLOCK_KEY4]</code> Key4 or user data","<code>[BLOCK_KEY5]</code> Key5 or user data","<code>[KEY0_PURPOSE]</code> Purpose of Key0","<code>[KEY1_PURPOSE]</code> Purpose of Key1","<code>[KEY2_PURPOSE]</code> Purpose of Key2","<code>[KEY3_PURPOSE]</code> Purpose of Key3","<code>[KEY4_PURPOSE]</code> Purpose of Key4","<code>[KEY5_PURPOSE]</code> Purpose of Key5","<code>[]</code> BLOCK1 K_DIG_LDO","<code>[]</code> BLOCK1 K_RTC_LDO","<code>[MAC_FACTORY]</code> MAC address","<code>[]</code> ADC OCode","<code>[]</code> Optional unique 128-bit ID","<code>[]</code> Package version","<code>[]</code> Disable reading from BlOCK4-10","<code>[RD_DIS.KEY0]</code> rd_dis of BLOCK_KEY0","<code>[RD_DIS.KEY1]</code> rd_dis of BLOCK_KEY1","<code>[RD_DIS.KEY2]</code> rd_dis of BLOCK_KEY2","<code>[RD_DIS.KEY3]</code> rd_dis of BLOCK_KEY3","<code>[RD_DIS.KEY4]</code> rd_dis of BLOCK_KEY4","<code>[RD_DIS.KEY5]</code> rd_dis of BLOCK_KEY5","<code>[RD_DIS.SYS_DATA_PART2]</code> rd_dis of BLOCK_SYS_DATA2","<code>[]</code> Set this bit to enable revoking aggressive secure boot","<code>[]</code> Set this bit to enable secure boot","<code>[]</code> Revoke 1st secure boot key","<code>[]</code> Revoke 2nd secure boot key","<code>[]</code> Revoke 3rd secure boot key","<code>[]</code> Secure version (used by ESP-IDF anti-rollback feature)","<code>[]</code> Set these bits to disable JTAG in the soft way (odd …","<code>[]</code> Enables flash encryption when 1 or 3 bits are set and …","<code>[]</code> SPI PAD CLK","<code>[]</code> SPI PAD CS","<code>[]</code> SPI PAD D(D0)","<code>[]</code> SPI PAD D4","<code>[]</code> SPI PAD D5","<code>[]</code> SPI PAD D6","<code>[]</code> SPI PAD D7","<code>[]</code> SPI PAD DQS","<code>[]</code> SPI PAD HD(D3)","<code>[]</code> SPI PAD Q(D1)","<code>[]</code> SPI PAD WP(D2)","<code>[BLOCK_SYS_DATA2]</code> System data part 2 (reserved)","<code>[]</code> Temperature calibration data","<code>[]</code> BLOCK1 pvt threshold when hvt","<code>[]</code> Set the default UARTboot message output mode {0: “…","<code>[]</code> Set this bit to exchange USB D+ and D- pins","<code>[BLOCK_USR_DATA]</code> User data","<code>[MAC_CUSTOM CUSTOM_MAC]</code> Custom MAC address","<code>[]</code> Set this bit to vdd spi pin function as gpio","<code>[]</code> BLOCK1 voltage of digital dbias20","<code>[]</code> BLOCK1 voltage of rtc dbias20","<code>[]</code> WAFER_VERSION_MAJOR","<code>[]</code> WAFER_VERSION_MINOR most significant bit","<code>[]</code> WAFER_VERSION_MINOR least significant bits","<code>[]</code> RTC watchdog timeout threshold; in unit of slow clock …","<code>[]</code> Disable programming of individual eFuses","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN0","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN1","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN2","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN3","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN0","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN1","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN2","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN3","<code>[]</code> wr_dis of BLOCK1","<code>[]</code> wr_dis of BLK_VERSION_MAJOR","<code>[]</code> wr_dis of BLK_VERSION_MINOR","<code>[WR_DIS.KEY0]</code> wr_dis of BLOCK_KEY0","<code>[WR_DIS.KEY1]</code> wr_dis of BLOCK_KEY1","<code>[WR_DIS.KEY2]</code> wr_dis of BLOCK_KEY2","<code>[WR_DIS.KEY3]</code> wr_dis of BLOCK_KEY3","<code>[WR_DIS.KEY4]</code> wr_dis of BLOCK_KEY4","<code>[WR_DIS.KEY5]</code> wr_dis of BLOCK_KEY5","<code>[WR_DIS.SYS_DATA_PART2]</code> wr_dis of BLOCK_SYS_DATA2","<code>[WR_DIS.USER_DATA]</code> wr_dis of BLOCK_USR_DATA","<code>[WR_DIS.MAC_CUSTOM WR_DIS.USER_DATA_MAC_CUSTOM]</code> wr_dis of …","<code>[]</code> wr_dis of DIG_DBIAS_HVT","<code>[]</code> wr_dis of DISABLE_BLK_VERSION_MAJOR","<code>[]</code> wr_dis of DISABLE_WAFER_VERSION_MAJOR","<code>[WR_DIS.DIS_LEGACY_SPI_BOOT]</code> wr_dis of DIS_DIRECT_BOOT","<code>[]</code> wr_dis of DIS_DOWNLOAD_ICACHE","<code>[]</code> wr_dis of DIS_DOWNLOAD_MANUAL_ENCRYPT","<code>[]</code> wr_dis of DIS_DOWNLOAD_MODE","<code>[]</code> wr_dis of DIS_FORCE_DOWNLOAD","<code>[]</code> wr_dis of DIS_ICACHE","<code>[]</code> wr_dis of DIS_PAD_JTAG","<code>[WR_DIS.DIS_CAN]</code> wr_dis of DIS_TWAI","<code>[]</code> wr_dis of DIS_USB_JTAG","<code>[WR_DIS.DIS_USB_DEVICE]</code> wr_dis of DIS_USB_SERIAL_JTAG","<code>[WR_DIS.DIS_USB_DOWNLOAD_MODE]</code> wr_dis of …","<code>[WR_DIS.UART_PRINT_CHANNEL]</code> wr_dis of …","<code>[]</code> wr_dis of ENABLE_SECURITY_DOWNLOAD","<code>[]</code> wr_dis of ERR_RST_ENABLE","<code>[]</code> wr_dis of FLASH_TPUW","<code>[]</code> wr_dis of FORCE_SEND_RESUME","<code>[]</code> wr_dis of JTAG_SEL_ENABLE","<code>[WR_DIS.KEY0_PURPOSE]</code> wr_dis of KEY_PURPOSE_0","<code>[WR_DIS.KEY1_PURPOSE]</code> wr_dis of KEY_PURPOSE_1","<code>[WR_DIS.KEY2_PURPOSE]</code> wr_dis of KEY_PURPOSE_2","<code>[WR_DIS.KEY3_PURPOSE]</code> wr_dis of KEY_PURPOSE_3","<code>[WR_DIS.KEY4_PURPOSE]</code> wr_dis of KEY_PURPOSE_4","<code>[WR_DIS.KEY5_PURPOSE]</code> wr_dis of KEY_PURPOSE_5","<code>[]</code> wr_dis of K_DIG_LDO","<code>[]</code> wr_dis of K_RTC_LDO","<code>[WR_DIS.MAC_FACTORY]</code> wr_dis of MAC","<code>[]</code> wr_dis of OCODE","<code>[]</code> wr_dis of OPTIONAL_UNIQUE_ID","<code>[]</code> wr_dis of PKG_VERSION","<code>[]</code> wr_dis of RD_DIS","<code>[]</code> wr_dis of SECURE_BOOT_AGGRESSIVE_REVOKE","<code>[]</code> wr_dis of SECURE_BOOT_EN","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE0","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE1","<code>[]</code> wr_dis of SECURE_BOOT_KEY_REVOKE2","<code>[]</code> wr_dis of SECURE_VERSION","<code>[]</code> wr_dis of SOFT_DIS_JTAG","<code>[]</code> wr_dis of SPI_BOOT_CRYPT_CNT","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CLK","<code>[]</code> wr_dis of SPI_PAD_CONFIG_CS","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D4","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D5","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D6","<code>[]</code> wr_dis of SPI_PAD_CONFIG_D7","<code>[]</code> wr_dis of SPI_PAD_CONFIG_DQS","<code>[]</code> wr_dis of SPI_PAD_CONFIG_HD","<code>[]</code> wr_dis of SPI_PAD_CONFIG_Q","<code>[]</code> wr_dis of SPI_PAD_CONFIG_WP","<code>[]</code> wr_dis of BLOCK2","<code>[]</code> wr_dis of TEMP_CALIB","<code>[]</code> wr_dis of THRES_HVT","<code>[]</code> wr_dis of UART_PRINT_CONTROL","<code>[]</code> wr_dis of USB_EXCHG_PINS","<code>[]</code> wr_dis of VDD_SPI_AS_GPIO","<code>[]</code> wr_dis of V_DIG_DBIAS20","<code>[]</code> wr_dis of V_RTC_DBIAS20","<code>[]</code> wr_dis of WAFER_VERSION_MAJOR","<code>[]</code> wr_dis of WAFER_VERSION_MINOR_HI","<code>[]</code> wr_dis of WAFER_VERSION_MINOR_LO","<code>[]</code> wr_dis of WDT_DELAY_SEL","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Get efuse block version","Get status of SPI boot encryption.","Get base mac address","Get ADC reference point digital code for specified …","Get ADC reference point voltage for specified attenuation …","Get ADC initial code for specified attenuation from efuse","Get version of RTC calibration block","Get the multiplier for the timeout value of the RWDT STAGE …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Reads chip’s MAC address from the eFuse storage.","Read field value in a big-endian order","Read field value in a little-endian order","Set the base mac address","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","General Purpose Input/Output driver","","","Peripheral input signals for the GPIO mux","","","","","","","","","","","Convenience constant for <code>Option::None</code> pin","","Convenience type-alias for a no-pin / don’t care - pin","","","","","","Peripheral output signals for the GPIO mux","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Safety","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clear the interrupt status bit for this Pin","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Remove a connected <code>signal</code> from this input pin.","","","Remove this output pin from a connected signal.","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Configures the pin to operate as a floating input pin","","","","","","Configures the pin to operate as an inverted floating …","Configures the pin to operate as an open drain output pin. …","Configures the pin to operate as an inverted pulled down …","Configures the pin to operate as an inverted pulled up …","Configures the pin to operate as an inverted push pull …","Configures the pin to operate as an open drain output pin","Configures the pin to operate as a pulled down input pin","Configures the pin to operate as a pulled up input pin","Configures the pin to operate as an push pull output pin","","","","","","","Checks if the interrupt status bit for this Pin is set","","","Checks if listening for interrupts is enabled for this Pin","","","","","","","","","","Listen for interrupts","","Listen for interrupts","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stop listening for interrupts","","","HMAC interface error","","The peripheral can be configured to deliver its output …","","","","","","","","It means the purpose of the selected block does not match …","HMAC is provided to the digital signature peripheral to …","HMAC is used for both the digital signature or JTAG.","HMAC is used to re-enable JTAG after soft-disabling it.","Let the user provide a message and read the result.","","","","","","","","","","","","Step 2. Configure HMAC keys and key purposes.","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Step 1. Enable HMAC module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","Process the msg block after block","","","","I2C-specific transmission errors","","","I2C peripheral container (I2C)","I2C Peripheral Instance","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Read bytes from a target slave with the address <code>addr</code> The …","Send data bytes from the <code>bytes</code> array to a target slave …","Write bytes from the <code>bytes</code> array first and then read n …","Create a new I2C instance This will enable the peripheral …","Create a new I2C instance with a custom timeout value. …","","","","","","Resets the I2C controller (FIFO + FSM + command list)","Resets the I2C peripheral’s command registers","Resets the transmit and receive FIFO buffers","","","","","Sets the filter with a supplied threshold in clock cycles …","Sets the frequency of the I2C interface by calculating and …","","","","","","","","","","","","","","","","","","","","","","","Supported data formats","","I2S Error","Instance of the I2S peripheral driver","Blocking I2S Read","Initiate a DMA rx transfer","An in-progress DMA read transfer.","I2S RX channel","I2S TX channel","Blocking I2s Write","Initiate a DMA tx transfer","An in-progress DMA write transfer.","","","","Supported standards.","","Amount of bytes which can be pushed. Only useful for …","Amount of bytes which can be popped","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","Construct a new I2S peripheral driver instance for the …","","Push bytes into the DMA buffer. Only useful for circular …","Push bytes into the DMA buffer via the given closure. The …","","","Read I2S. Returns I2sReadDmaTransfer which represents the …","","Continuously read from I2S. Returns I2sReadDmaTransfer …","","Stop for the DMA transfer and return the buffer and the …","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","Write I2S. Returns I2sWriteDmaTransfer which represents …","","Continuously write to I2S. Returns I2sWriteDmaTransfer …","","Enumeration of available CPU interrupts. It is possible to …","Edge interrupt","Interrupt Error","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Interrupt kind","","Level interrupt","","Interrupt priority levels.","","","","","","","","","","","","","","","","Registers saved in trap handler","","","","","","","","","","","","","","","","","Clear a CPU interrupt","","","Disable the given peripheral interrupt.","Enables a interrupt at a given priority","Enable a CPU interrupt","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Get status of peripheral interrupts","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Assign a peripheral interrupt to an CPU interrupt.","","","","","","","","","","","","","","","","","","","","Set the interrupt kind (i.e. level or edge) of an CPU …","Set the priority level of an CPU interrupt","","","","","","","","","","","","","","","","","","","","","","","LEDC (LED PWM Controller)","Global slow clock source","Used to specify LowSpeed Timer/Channel","","","","","","","","LEDC channel","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return a new channel","Return a new timer","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Return a new LEDC","Set global slow clock source","LEDC timer","","","","","","","","","","Channel struct","Channel not configured","","","","","","","Channel HW interface","Channel interface","Duration too long for timer frequency and duty resolution","Invalid duty % value","Duty % change from start to end is out of range","End duty % out of range","Channel errors","Fade parameters invalid","Fade parameter sub-errors","Channel number","Start duty % out of range","Timer not configured","","","","","","","","","","","","Channel configuration","Configure channel","Configure channel","Configure Channel HW except for the duty which is set via …","Configure Channel HW","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check whether a duty-cycle fade is running","","Check whether a duty-cycle fade is running HW","","Return a new channel","Set channel duty HW","Set duty % of channel","Set channel duty HW","Set duty in channel HW","Start a duty-cycle fade","Start a duty fade from one % to another.","Start a duty-cycle fade HW","Start a duty-cycle fade HW","","","","","","","","","","","","","Channel configuration","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","Invalid Divisor","Timer errors","Clock source for LS Timers","Timer number","Timer struct","","","","","Interface for HW configuration of timer","Interface for Timers","Trait defining the type of timer source","","","","","","","","","","","","Timer configuration","Configure the timer","Configure the timer","Configure the HW for the timer","Configure the HW for the timer","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return the duty resolution of the timer","Return the duty resolution of the timer","Return the frequency of the timer","Return the frequency of the timer","Get the current source timer frequency from the HW","Get the current source timer frequency from the HW","Return the timer frequency, or 0 if not configured","Return the timer frequency","Return the timer number","Return the timer number","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the timer has been configured","Check if the timer has been configured","Create a new intance of a timer","","","","","","","","","","","","","Update the timer in HW","Update the timer in HW","Timer configuration","Number of bits reserved for duty cycle adjustment","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","Peripheral singleton type","Trait for any type that can be used as a peripheral of …","An exclusive reference to a peripheral.","","","Unsafely clone (duplicate) a peripheral singleton.","Unsafely clone (duplicate) a peripheral singleton.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Convert a value into a <code>PeripheralRef</code>.","Map the inner peripheral using <code>Into</code>.","","Reborrow into a “child” PeripheralRef.","","","","","","","","","","48 - AES","43 - APB_ADC","","","14 - APB_CTRL","","","54 - ASSIST_DEBUG","60 - BAK_PMS_VIOLATE","","","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","61 - CACHE_CORE0_ACS","36 - CACHE_IA","57 - CORE0_DRAM0_PMS","56 - CORE0_IRAM0_PMS","58 - CORE0_PIF_PMS","59 - CORE0_PIF_PMS_SIZE","","","55 - DMA_APBPERI_PMS","44 - DMA_CH0","45 - DMA_CH1","46 - DMA_CH2","","","","","24 - EFUSE","","","50 - FROM_CPU_INTR0","51 - FROM_CPU_INTR1","52 - FROM_CPU_INTR2","53 - FROM_CPU_INTR3","","","16 - GPIO","17 - GPIO_NMI","","","","","","","29 - I2C_EXT0","11 - I2C_MASTER","","","20 - I2S0","41 - ICACHE_PRELOAD0","42 - ICACHE_SYNC0","","","","","Enumeration of all the interrupts.","","","23 - LEDC","","","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","","","","28 - RMT","","","","","47 - RSA","27 - RTC_CORE","8 - RWBLE","10 - RWBLE_NMI","7 - RWBT","9 - RWBT_NMI","","","","","49 - SHA","12 - SLC0","13 - SLC1","","","","","18 - SPI1","","","19 - SPI2","40 - SPI_MEM_REJECT_CACHE","","","","","37 - SYSTIMER_TARGET0","38 - SYSTIMER_TARGET1","39 - SYSTIMER_TARGET2","32 - TG0_T0_LEVEL","33 - TG0_WDT_LEVEL","34 - TG1_T0_LEVEL","35 - TG1_WDT_LEVEL","30 - TIMER1","31 - TIMER2","","","","","","","25 - TWAI0","","","21 - UART0","","","22 - UART1","","","15 - UHCI0","","","","","26 - USB_DEVICE","","","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_MAC_NMI","2 - WIFI_PWR","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Returns all the peripherals <em>once</em>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Error type returned by ADC methods","Error type","Error type","Error type","Error type","The type of error that can occur when writing","Error type","Error type","Error type","Error type","Error type","Read error","Write error","An enumeration of SPI errors","Enumeration of <code>Capture</code> errors","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","The unit of time used by this timer","Unit of time used by the watchdog","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","","","","","Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","Input capture","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","ADCs that sample on single channels per request, and do so …","Millisecond delay","Microsecond delay","Blocking read","Blocking write","Blocking write + read","Blocking read","Write half of a serial interface (blocking variant)","Blocking transfer","Blocking write","Single digital input pin","Single digital push-pull output pin","Output pin that can be toggled","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Read half of a serial interface","Write half of a serial interface","Full duplex (master mode)","A count down timer","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","","","","","","","","","","","","","","","","","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","","","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","“Waits” for a transition in the capture <code>channel</code> and …","Returns the current pulse count of the encoder","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Returns the count direction","Disables the watchdog","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Attribute to declare the entry point of the program","Triggers the watchdog. This must be done once the watchdog …","Ensures that none of the previously written words are …","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Marks a function as an interrupt handler","Is the input pin high?","Is the input pin high?","Is the input pin low?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Create an enum for erased GPIO pins, using the …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","This attribute allows placing statics and functions into …","Request that the ADC begin a conversion on the specified …","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Reads enough bytes from hardware random number generator …","Reads a single word from the serial interface","Reads the word stored in the shift register","Provide a buffer usable for DMA reads.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Sends a word to the slave","Sets a new duty cycle","Sets a new duty cycle","Drives the pin high","Drives the pin high","Drives the pin low","Drives the pin low","Sets a new PWM period","Sets the resolution of the capture timer","Drives the pin high or low depending on the provided value","Starts a new count down","Starts the watchdog with a given period, typically once …","Toggle pin output.","Toggle pin output.","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Non-blockingly “waits” until the count down finishes","Writes bytes to slave with address <code>address</code>","Sends <code>words</code> to the slave, ignoring all the incoming words","Writes a single word to the serial interface","Provide a buffer usable for DMA writes.","Writes bytes to slave with address <code>address</code> and then reads …","","Not a wakeup cause, used to disable all wakeup sources with","Wakeup caused by BT (light sleep only)","Wakeup caused by COCPU int","Wakeup caused by COCPU crash","Wakeup caused by external signal using RTC_IO","Wakeup caused by external signal using RTC_CNTL","Wakeup caused by GPIO (light sleep only on ESP32, S2 and …","","Wakeup caused by timer","Wakeup caused by touchpad","Wakeup caused by UART (light sleep only)","Wakeup caused by ULP program","In case of deep sleep, reset was not caused by exit from …","Wakeup caused by WIFI (light sleep only)","","","","","Returns the argument unchanged.","Retrieves the reason for the last reset as a …","Retrieves the cause of the last wakeup event as a …","Calls <code>U::from(self)</code>.","Performs a software reset on the chip.","Performs a software reset on the CPU.","","","","RMT Channel","An in-progress continuous TX transaction","","","","Convenience representation of a pulse code entry.","RMT Instance","","Channel configuration for RX channels","","RX transaction instance","An in-progress transaction for a single shot TX …","","","Channel configuration for TX channels","","","","","","","","","","","","","","","","","","","","","Carrier high phase in ticks","Carrier high phase in ticks","Level of the carrier","Level of the carrier","Carrier low phase in ticks","Carrier low phase in ticks","Enable carrier modulation","Enable carrier demodulation","","","","","Channel’s clock divider","Channel’s clock divider","","","","","Configure the TX channel","Configure the RX channel","","","","","Filter threshold in ticks","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Enable idle output","Set the idle output level to low/high","Idle threshold in ticks","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Length of the first pulse code interval (in clock cycles)","Length of the second pulse code interval (in clock cycles)","Logical output level in the first pulse code interval","Logical output level in the second pulse code interval","Create a new RMT instance","Start receiving pulse codes into the given buffer. This …","Stop transaction as soon as possible.","Stop transaction when the current iteration ends.","Start transmitting the given pulse code sequence. This …","Start transmitting the given pulse code continuously. This …","Like <code>Self::transmit_continuously</code> but also sets a loop …","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transaction to complete","Wait for the transaction to complete","Random number generator driver","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new random number generator instance","","","Reads currently available <code>u32</code> integer from <code>RNG</code>","","","","","","Cyclic Redundancy Check","MD5 Message-Digest Algorithm","Left-shifting CRC-16 with polynomial 0x1021","Right-shifting CRC-16 with polynomial 0x1021","Left-shifting CRC-32 with polynomial 0x04c11db7","Right-shifting CRC-32 with polynomial 0x04c11db7","Left-shifting CRC-8 with polynomial 0x07","Right-shifting CRC-8 with polynomial 0x07","MD5 context for an ongoing computation","16-byte message digest","","","","","","","Compute a full digest from a single buffer","Finalize and return a digest","Feed data to the hasher","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new MD5 context","","","","","","","","","","RSA peripheral container","","Support for RSA peripheral’s modular exponentiation …","Support for RSA peripheral’s modular multiplication …","Support for RSA peripheral’s large number multiplication …","","","","","","","","","Enables/disables constant time acceleration, when enabled …","Enables/disables rsa interrupt, when enabled rsa perpheral …","Enables/disables search acceleration, when enabled it …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","Creates an Instance of <code>RsaModularExponentiation</code>. <code>m_prime</code> …","Creates an Instance of <code>RsaModularMultiplication</code>. <code>m_prime</code> …","Creates an Instance of <code>RsaMultiplication</code>.","Marker types for the operand sizes","reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","Reads the result to the given buffer. This is a non …","After the RSA Accelerator is released from reset, the …","starts the modular exponentiation operation. <code>r</code> could be …","Starts the modular multiplication operation. <code>r</code> could be …","Starts the multiplication operation.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Power on reset","Deep sleep reset the digital core","eFuse CRC error resets the digital core","Main watch dog 0 resets digital core","Main watch dog 1 resets digital core","Glitch on power resets the digital core","RTC watch dog resets digital core","Software resets the digital core by RTC_CNTL_SW_SYS_RST","USB JTAG resets the digital core","USB UART resets the digital core","Main watch dog 0 resets CPU 0","Main watch dog 1 resets CPU 0","RTC watch dog resets CPU 0","Software resets CPU 0 by RTC_CNTL_SW_PROCPU_RST","Low-power Management","RTC Watchdog Timer","RTC SLOW_CLK frequency values","External 32 KHz XTAL","Internal fast RC oscillator, divided by 256","Internal slow RC oscillator","RTC Watchdog Timer","","Super Watchdog","VDD voltage is not stable and resets the digital core","Glitch on clock resets the digital core and rtc module","RTC watch dog resets digital core and rtc module","Super watch dog resets the digital core and rtc module","","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","Disable the watchdog timer instance","Enable the watchdog timer instance","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","","Get the RTC_SLOW_CLK source","read the current value of the rtc time registers in …","read the current value of the rtc time registers.","read the current value of the rtc time registers in …","","Get main XTAL frequency This is the value stored in RTC …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Create a new super watchdog timer instance","","RTC Control Sleep Module","enter sleep with the provided <code>config</code> and wake with the …","enter deep sleep and wake with the provided <code>wake_sources</code>","enter light sleep and wake with the provided <code>wake_sources</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","RTC_IO wakeup source","","","","","","","","","","","circuit control parameter, in monitor mode","circuit control parameter, in sleep mode","","","","","","","","","","","","","","","","","","","","","","","","","BT wakeup (light sleep only)","power down BT","","","","Number of rtc_fast_clk cycles to wait for 8M clock to be …","","","","","","","","","power down CPU, but not restart when lightsleep.","","","","voltage parameter, in sleep mode","","power down digital domain","enable deep sleep reject","","","","","","","","","","","set bias for digital domain, in sleep mode","power down digital peripherals","","","EXT0 GPIO wakeup","EXT1 GPIO wakeup","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","GPIO wakeup (light sleep only)","Power down Internal 8M oscillator","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","enable light sleep reject","force normal voltage in sleep mode (digital domain memory)","MAC wakeup (light sleep only)","","","circuit control parameter, in monitor mode","Number of rtc_fast_clk cycles to wait for PLL clock to be …","","set bias for RTC domain, in sleep mode","","power down RTC fast memory","keep low voltage in sleep mode (even if ULP/touch is used)","power down RTC peripherals","keep rtc regulator powered up in sleep","power down RTC slow memory","SDIO wakeup (light sleep only)","","circuit control parameter, in monitor mode","circuit control parameter, in sleep mode","","","","","","","","","BT wakeup (light sleep only)","power down BT","","","","Number of rtc_fast_clk cycles to wait for 8M clock to be …","","power down CPU, but not restart when lightsleep.","","","","voltage parameter, in sleep mode","power down digital domain","enable deep sleep reject","","","","","set bias for digital domain, in sleep mode","power down digital peripherals","EXT0 GPIO wakeup","EXT1 GPIO wakeup","GPIO wakeup (light sleep only)","Power down Internal 8M oscillator","enable light sleep reject","force normal voltage in sleep mode (digital domain memory)","MAC wakeup (light sleep only)","circuit control parameter, in monitor mode","Number of rtc_fast_clk cycles to wait for PLL clock to be …","","set bias for RTC domain, in sleep mode","","power down RTC fast memory","keep low voltage in sleep mode (even if ULP/touch is used)","power down RTC peripherals","keep rtc regulator powered up in sleep","power down RTC slow memory","SDIO wakeup (light sleep only)","Timer wakeup","Touch wakeup","UART0 wakeup (light sleep only)","UART1 wakeup (light sleep only)","ULP wakeup","power down VDDSDIO regulator","enable WDT flashboot mode","power down WiFi","","","","keep main XTAL powered up in sleep","Number of rtc_fast_clk cycles to wait for XTAL clock to be …","Timer wakeup","Touch wakeup","","","","","","","","","","","","","","","","","","","","","","","","","UART0 wakeup (light sleep only)","UART1 wakeup (light sleep only)","ULP wakeup","power down VDDSDIO regulator","enable WDT flashboot mode","power down WiFi","","","","keep main XTAL powered up in sleep","Number of rtc_fast_clk cycles to wait for XTAL clock to be …","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","SPI errors","","Full-duplex operation","Half-duplex operation","","","","","","","","","","SPI data mode","SPI modes","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Serial Peripheral Interface - Master Mode","Serial Peripheral Interface - Slave Mode","","","","","","","","","","","","","","","","SPI address, 1 to 32 bits.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SPI command, 1 to 16 bits.","","","","","","","","","","","","","","","","","","","Read and Write in half duplex mode.","","","","","SPI peripheral driver","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Constructs an SPI instance in 8bit dataframe mode.","Constructs an SPI instance in half-duplex mode.","Prelude for the SPI (Master) driver","Half-duplex read.","","","","Read bytes from SPI.","Read received bytes from SPI FIFO.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setup pins for this SPI instance.","Setup pins for this SPI instance.","","","","","Half-duplex write.","","","","Write bytes to SPI.","","","A DMA capable SPI instance.","An in-progress DMA transfer.","An in-progress DMA transfer","","","","","","","","","Perform a DMA read.","Perform a DMA transfer.","Perform a DMA write.","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","","","SPI peripheral driver","","","","","","","","","","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","Calls <code>U::from(self)</code>.","","","","Constructs an SPI instance in 8bit dataframe mode.","Prelude for the SPI (Slave) driver","","","","","","","","","","","","","A DMA capable SPI instance.","","An in-progress DMA transfer","An in-progress DMA transfer.","","","","","","","","","","Register a buffer for a DMA read.","Register buffers for a DMA transfer.","Register a buffer for a DMA write.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","","Controls the configuration of the chip’s clocks.","","","","","","","Peripherals which can be enabled via <code>PeripheralClockControl</code>","","","Control the radio peripheral clocks","","","","","","","","","","","","Controls the configuration of the chip’s clocks.","Extension trait to split a SYSTEM/DPORT peripheral in …","The SYSTEM/DPORT splitted into it’s different logical …","","","","","","","","Initialize BLE RTC clocks","","","","","","","","","","","","","","","","","","","","","Disable the peripheral","","Enable the peripheral","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Do any common initial initialization needed","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Reset the MAC","","","","","Splits the SYSTEM/DPORT peripheral into it’s parts.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","Custom timer error type","Timer peripheral instance","General-purpose Timer driver","","","","","","Watchdog timer","","","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","","","Enable the watchdog timer instance","","","","","","Return the raw interface to the underlying timer instance","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","Create a new timer instance","Create a new watchdog timer instance","","","","","","","","","","","","","","","","Forcibly enable or disable the watchdog timer","","","","","","","","","","","","","","","","","","","","","","","Registers saved in trap handler","","","","","","","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","A selection of pre-determined baudrates for the TWAI …","","","","","Structure backing the …","","","","","The underlying timings for the TWAI peripheral.","An active TWAI peripheral in Normal Mode.","An inactive TWAI peripheral in the “Reset”…","","","","","","","","","","","","","","Clear the receive FIFO, discarding any valid, partial, or …","","","","","","Two-wire Automotive Interface (TWAI) Filters","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the controller is in a bus off state.","","","","","","","Get the number of messages that the peripheral has …","Return a received frame if there are any available.","","","Set the error warning threshold.","Set up the acceptance filter on the device.","Put the peripheral into Operation Mode, allowing the …","Stop the peripheral, putting it into reset mode and …","","Transmit a frame.","","","","","","","","","","","","","","","","","","","","","","","","","NOTE: The dual extended id acceptance filters can only …","A filter that matches against two standard 11-bit standard …","The type of the filter.","","","","Warning: This is not a perfect filter. Standard ids that …","A filter that matches against a single 11 bit id, the rtr …","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new filter that matches against a single 11-bit …","Create a filter that matches against a single 29-bit …","Create a filter that matches against two standard 11-bit …","Create a filter that matches the first 16 bits of two …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","The masks indicate which bits of the code the filter …","Create a new filter matching the first 16 bits of two …","Get the register level representation of the filter.","","","","","","","","","","","","","","","","","","","","All pins offered by UART","Custom serial error type","UART peripheral instance","","","UART driver","Pins used by the UART interface","UART RX","UART TX","Checks if AT-CMD interrupt is set","","","","","","","","","","","","","Change the number of stop bits","","UART configuration","","","","","","","Read all available bytes from the RX FIFO into the …","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Listen for AT-CMD interrupts","Listen for RX-FIFO-FULL interrupts","Listen for TX-DONE interrupts","","Create a new UART instance with defaults","","Create a new UART instance with defaults","","","","Reset AT-CMD interrupt","","Reset RX-FIFO-FULL interrupt","Reset TX-DONE interrupt","","","Checks if RX-FIFO-FULL interrupt is set","","Configures the AT-CMD detection settings.","Configures the RX-FIFO threshold","Configures the Receive Timeout detection setting","Split the Uart into a transmitter and receiver, which is …","","","","","","","","","","","","","","Checks if TX-DONE interrupt is set","","","","","","","","","Stop listening for AT-CMD interrupts","Stop listening for RX-FIFO-FULL interrupts","Stop listening for TX-DONE interrupts","","","Writes bytes","Writes bytes","","","Configuration for the AT-CMD detection functionality","UART configuration","Number of data bits","","","","","Parity check","","","","1 stop bit","1.5 stop bits","2 stop bits","Number of stop bits","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","USB Serial JTAG peripheral instance","USB Serial JTAG driver","USB Serial JTAG RX driver","USB Serial JTAG TX driver","","","","","","","","","Read all available bytes from the RX FIFO into the …","","","Flush the output FIFO and block until it has been sent","Flush the output FIFO and block until it has been sent","Flush the output FIFO but don’t block if it isn’t …","Flush the output FIFO but don’t block if it isn’t …","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Listen for RX-PACKET-RECV interrupts","Listen for RX-PACKET-RECV interrupts","Create a new USB serial/JTAG instance with defaults","","","","","","Reset RX-PACKET-RECV interrupt","Reset RX-PACKET-RECV interrupt","Checks if RX-PACKET-RECV interrupt is set","Checks if RX-PACKET-RECV interrupt is set","Split the USB Serial JTAG peripheral into a transmitter …","","","","","","","","","","Stop listening for RX-PACKET-RECV interrupts","Stop listening for RX-PACKET-RECV interrupts","","","Write data to the serial output in a non-blocking manner …","Write data to the serial output in a non-blocking manner …","Write data to the serial output in chunks of up to 64 bytes","Write data to the serial output in chunks of up to 64 bytes","",""],"i":[0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,5,1,5,1,0,1,0,0,0,0,0,0,0,0,1,0,1,5,5,1,1,0,0,0,0,0,5,5,0,5,1,0,0,5,0,0,0,5,0,0,0,0,0,0,0,5,0,0,0,0,0,5,0,5,1,5,1,0,5,1,0,0,5,0,0,0,0,412,22,22,412,22,22,412,0,22,17,413,414,22,17,413,414,0,22,17,413,414,22,17,413,414,17,17,22,17,413,414,22,17,413,414,22,17,413,414,17,0,0,27,27,27,0,27,27,27,0,24,27,24,26,27,24,26,26,24,24,27,24,26,27,24,26,26,24,24,24,24,27,24,26,27,24,26,27,24,26,26,33,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,41,41,41,41,47,39,42,42,0,44,34,36,37,40,45,34,37,40,45,46,45,48,36,37,40,44,41,42,46,45,48,36,37,40,44,41,42,46,46,36,37,40,44,41,42,45,45,45,44,41,42,41,42,46,45,48,36,37,40,44,41,42,46,45,48,36,37,40,44,41,42,45,48,34,36,37,40,46,48,45,46,45,48,36,37,40,44,41,42,46,45,48,36,37,40,44,41,42,46,45,48,36,37,40,44,41,42,0,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,51,0,56,56,0,0,0,57,57,57,0,58,54,58,54,56,57,58,54,56,57,56,57,54,58,56,57,54,59,56,57,58,54,56,57,59,58,54,56,57,54,59,58,54,56,57,58,54,56,57,58,54,56,57,58,0,61,61,61,61,61,61,61,61,61,61,61,61,61,73,73,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,71,28,73,0,0,0,28,28,0,28,28,25,0,0,72,72,72,72,72,72,72,72,72,72,0,0,25,0,0,73,73,0,0,0,0,0,0,25,0,0,73,65,68,63,64,65,68,65,68,70,70,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,68,68,65,68,82,82,82,63,66,65,75,77,79,64,66,69,68,75,77,79,66,75,77,79,66,75,77,79,70,71,28,72,73,74,76,78,65,68,69,63,65,28,72,73,28,72,73,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,63,65,63,65,63,64,65,68,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,63,64,67,65,69,68,63,64,66,65,68,75,77,79,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,63,66,65,75,77,79,64,66,69,68,75,77,79,63,64,80,81,67,65,69,68,66,75,77,79,63,66,65,75,77,79,64,66,69,68,75,77,79,63,64,65,68,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,67,75,77,79,66,69,75,77,79,65,68,63,66,65,75,77,79,64,66,69,68,75,77,79,63,64,65,68,66,75,77,79,66,75,77,79,82,63,65,63,64,67,65,69,68,64,68,64,68,65,65,69,66,75,77,79,66,75,77,79,66,75,77,79,65,70,70,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,66,75,77,79,63,64,67,65,69,68,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,23,68,82,65,68,23,70,71,75,415,416,74,417,77,418,419,76,420,79,421,422,78,423,28,72,73,63,66,65,75,77,79,64,66,69,68,75,77,79,63,64,65,68,66,75,77,79,66,75,77,79,80,81,68,68,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,424,86,424,86,86,424,86,424,424,424,424,424,424,424,424,424,86,424,424,424,424,424,86,424,86,424,86,94,94,94,94,94,94,94,94,0,0,0,0,92,0,425,94,94,94,93,94,93,94,93,94,93,94,93,94,93,94,93,94,93,94,120,0,93,0,93,94,93,94,94,94,94,94,94,93,94,93,94,93,94,93,94,92,0,119,119,119,119,119,119,94,93,93,94,94,94,94,94,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,137,137,93,94,93,94,93,94,93,93,94,93,94,94,94,93,94,93,94,137,137,0,0,0,0,0,425,0,0,94,94,94,94,94,94,92,0,0,0,0,0,0,0,0,0,0,0,425,0,0,0,0,93,94,93,94,0,0,0,0,0,0,92,120,0,93,94,93,94,93,94,93,94,94,94,94,93,94,93,94,93,94,93,94,425,94,94,93,94,93,93,94,94,93,94,93,93,94,94,93,94,94,94,94,94,94,0,0,88,89,89,89,89,89,89,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,97,98,99,100,101,102,90,89,91,92,93,94,89,91,0,95,89,91,95,89,91,0,96,89,91,96,89,91,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,89,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,91,95,89,91,96,89,91,95,89,91,95,89,91,96,89,91,96,89,91,96,89,91,119,120,93,94,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,89,89,89,89,89,89,89,89,89,89,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,450,96,89,91,96,89,91,96,89,91,96,89,91,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,89,89,89,89,91,91,91,91,91,89,89,89,89,89,89,89,89,89,89,89,91,95,89,91,90,89,91,90,89,91,89,89,91,89,91,89,91,90,91,90,89,91,135,90,89,91,135,88,89,89,89,89,89,89,136,89,89,89,89,89,89,136,89,89,89,89,89,89,90,89,91,96,89,91,89,91,89,91,96,89,91,95,89,91,96,89,91,96,89,91,90,89,91,89,91,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,91,121,123,126,426,124,122,125,128,130,427,127,129,131,132,137,89,135,92,119,120,93,94,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,91,90,89,91,0,0,0,140,140,140,140,140,140,0,138,139,139,139,139,141,138,139,140,141,138,139,140,138,139,140,141,138,139,140,141,138,139,140,141,141,138,139,140,141,141,138,139,140,141,141,138,139,140,141,138,139,140,141,138,139,140,141,146,146,146,0,146,146,0,0,146,147,146,147,146,145,145,146,145,146,145,146,147,146,145,147,146,145,145,145,147,147,145,145,147,145,145,145,145,145,145,145,145,145,145,145,145,145,145,145,147,146,147,146,147,146,145,145,147,147,145,155,155,155,155,155,155,155,0,156,0,0,0,0,0,0,0,0,0,0,156,157,0,0,156,152,154,152,154,160,158,159,156,157,155,152,154,160,158,159,156,157,155,155,156,157,155,155,152,154,156,157,155,158,159,156,157,155,152,154,160,158,159,156,156,157,155,160,160,152,154,160,158,159,156,157,155,152,154,160,154,152,152,161,159,162,159,162,159,152,152,154,160,158,159,156,157,155,152,154,160,158,159,156,157,155,152,154,160,158,159,156,157,155,152,154,154,160,163,158,164,158,164,158,0,171,0,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,165,0,166,171,168,0,168,168,168,168,168,168,168,168,168,168,168,168,168,168,168,0,170,170,170,170,170,170,170,170,171,168,165,166,171,168,165,166,0,165,166,0,0,0,166,165,166,171,168,165,166,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,171,168,165,166,0,168,170,168,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,0,0,170,170,170,170,170,170,170,170,170,171,168,165,166,171,168,165,166,171,168,165,166,172,0,0,0,0,173,185,172,173,185,172,0,172,172,172,173,185,172,173,173,173,185,172,173,173,0,173,185,172,173,185,172,173,185,172,0,181,174,174,174,174,174,174,0,0,180,181,180,180,0,181,0,0,180,181,175,180,181,174,175,180,181,174,180,181,174,0,182,175,184,175,184,175,180,181,174,180,181,174,175,180,181,174,175,180,181,174,182,175,184,175,175,182,175,184,175,182,175,184,175,175,180,181,174,175,180,181,174,175,180,181,174,0,186,0,186,186,183,186,183,186,183,183,186,186,186,183,186,183,183,183,186,183,186,183,186,183,188,176,187,0,0,0,0,177,177,177,177,0,0,0,178,187,188,177,178,187,188,177,187,188,177,0,189,178,191,178,187,188,177,187,188,177,178,187,188,177,189,178,189,178,191,178,189,178,189,178,178,187,188,177,189,178,178,178,187,188,177,178,187,188,177,178,187,188,177,191,178,0,0,192,192,192,192,192,192,192,192,192,192,192,192,192,192,192,190,192,190,190,192,190,190,192,192,190,192,190,192,190,192,190,192,190,192,190,20,0,0,144,144,20,144,144,144,144,144,20,144,144,144,144,144,144,0,232,0,232,0,232,167,167,0,232,167,0,232,167,167,0,232,167,167,167,167,167,167,167,167,167,0,232,167,167,167,167,0,232,0,232,167,0,232,167,167,167,167,0,232,167,167,0,232,0,232,0,232,167,167,0,232,167,167,167,0,232,0,232,0,0,232,167,0,232,19,196,53,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,225,0,0,232,167,0,232,0,232,167,167,167,167,167,167,0,232,0,232,167,167,167,0,232,0,232,167,0,232,167,167,0,232,0,232,167,167,167,167,167,167,167,167,167,0,232,0,232,0,232,167,0,232,167,0,232,167,0,232,167,0,232,0,232,167,0,232,167,167,167,167,0,232,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,167,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,216,217,216,217,213,213,219,220,19,196,53,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,225,19,196,53,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,225,213,213,219,220,167,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,202,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,213,213,213,213,19,196,53,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,225,202,213,213,216,217,218,219,220,223,219,220,219,220,219,220,202,202,213,213,202,202,213,213,213,213,213,213,213,213,214,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,232,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,167,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,219,220,232,194,195,19,196,53,197,83,198,199,200,133,201,143,202,203,204,134,179,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,167,219,220,246,246,255,249,255,256,265,266,278,279,268,242,14,16,271,276,263,269,258,10,246,234,236,234,236,273,274,246,255,30,31,238,240,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,238,240,242,242,246,249,250,251,249,253,246,255,256,246,255,256,0,257,258,255,256,255,256,255,246,259,261,0,262,263,262,263,264,264,234,236,0,259,261,259,261,259,261,259,261,0,0,265,266,268,269,10,30,259,261,10,255,256,270,271,270,271,255,246,271,273,274,275,276,14,273,278,16,258,31,279,258,281,281,281,281,281,281,281,0,281,281,281,281,281,281,281,281,281,281,281,0,0,281,0,0,281,281,281,0,0,0,283,283,0,0,0,0,0,0,0,283,0,0,0,283,297,292,293,294,283,284,285,286,291,297,292,293,294,283,284,285,286,291,285,286,285,286,285,286,285,286,293,293,293,293,285,286,283,284,285,286,287,289,284,285,286,283,286,283,284,285,286,291,297,292,293,294,283,284,284,285,286,291,285,285,286,297,292,293,294,283,284,285,286,291,292,284,284,284,284,293,290,292,292,288,288,288,297,292,293,294,283,284,285,286,291,297,292,293,294,283,284,285,286,291,297,292,293,294,283,284,285,286,291,297,294,0,299,299,299,299,299,299,299,299,299,299,299,299,299,299,299,299,0,0,0,0,0,0,0,0,0,0,301,302,301,302,301,302,0,301,301,301,302,302,302,302,302,302,302,301,302,302,302,301,302,301,301,302,301,302,301,302,308,0,311,0,0,0,0,0,305,306,309,310,305,306,309,310,305,305,305,305,306,309,310,305,306,309,310,305,306,309,310,0,306,309,310,305,306,309,310,305,306,309,310,305,306,309,310,305,306,309,310,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,282,282,282,282,282,282,282,282,282,282,282,282,282,282,0,0,0,314,314,314,0,0,0,282,282,282,282,316,547,313,315,282,314,316,547,313,315,282,314,313,282,314,313,315,313,313,315,315,313,282,316,313,313,282,314,314,316,547,313,315,282,314,282,0,547,316,316,316,0,547,316,547,313,315,282,314,313,313,316,315,316,0,316,316,316,0,0,313,316,316,547,313,315,282,314,316,547,313,315,282,314,316,547,313,315,282,314,313,0,0,0,0,0,325,325,326,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,326,0,0,0,318,321,322,323,317,317,323,324,317,320,323,324,317,320,321,323,324,317,325,322,326,320,321,323,324,317,325,322,326,320,320,317,324,324,323,323,323,323,324,317,325,322,326,320,317,324,324,323,317,317,317,317,323,324,317,325,322,320,324,324,324,324,317,317,325,326,320,320,323,324,317,325,322,326,320,321,323,324,317,325,322,326,320,320,317,321,323,324,317,325,322,326,320,317,317,320,321,322,317,323,323,317,323,317,317,317,317,317,320,323,317,317,323,324,317,320,323,324,317,320,320,317,324,324,323,323,323,317,324,324,323,317,317,317,324,324,324,324,317,317,320,320,320,317,317,317,320,317,323,323,317,323,317,317,317,317,317,320,320,320,320,320,320,317,317,317,324,324,323,317,323,320,320,321,323,324,317,325,322,326,320,321,323,324,317,325,322,326,320,321,323,324,317,325,322,326,320,320,320,320,317,317,317,324,324,323,317,323,328,328,328,0,0,329,328,329,328,328,329,329,329,329,328,329,328,329,328,329,329,328,329,328,329,328,329,330,332,0,0,330,0,0,0,0,330,331,331,331,331,332,332,0,0,330,330,337,334,330,331,332,337,334,330,331,332,330,331,332,330,331,332,330,331,332,337,334,330,330,331,332,337,334,330,331,332,0,0,337,334,330,331,332,337,334,330,331,332,337,334,330,331,332,0,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,341,0,340,340,340,340,340,340,340,340,340,340,340,340,340,340,340,340,339,0,0,0,0,340,341,0,340,341,335,340,341,335,333,333,335,335,338,333,333,0,338,338,333,333,340,341,335,333,333,333,340,341,335,333,333,335,335,0,339,335,335,333,333,333,333,333,333,335,333,333,336,336,336,336,336,336,333,333,338,338,338,335,333,338,338,340,341,335,340,341,335,340,341,335,333,335,335,335,335,335,335,335,335,335,335,335,335,335,339,335,335,333,333,338,333,0,0,0,0,349,348,346,349,348,346,346,346,346,346,349,348,346,349,348,346,349,348,346,349,348,346,346,349,348,346,349,348,346,349,348,346,349,348,350,346,346,0,0,0,0,0,0,353,353,351,352,0,351,351,352,352,353,352,353,352,352,352,353,0,352,352,352,352,352,351,351,351,353,353,353,353,0,0,0,0,0,356,355,357,354,356,355,357,354,354,354,354,356,355,357,354,356,355,357,354,356,355,357,354,356,355,357,356,355,357,354,356,355,357,354,356,355,357,354,356,355,357,358,0,0,0,548,548,361,0,548,548,548,548,548,365,0,361,0,0,0,548,548,548,0,363,363,363,363,0,548,0,0,0,548,548,548,548,548,548,361,359,360,363,548,362,55,549,361,360,550,363,548,362,55,549,361,360,550,550,55,550,359,360,359,360,363,548,362,55,549,361,360,550,359,360,363,548,362,55,549,361,360,550,550,362,362,359,360,359,360,550,365,363,548,362,55,549,361,360,550,363,548,362,55,549,361,360,550,363,548,362,55,549,361,360,550,0,370,0,0,370,0,370,370,370,370,367,368,366,370,367,368,366,366,366,366,366,366,367,368,366,370,367,368,366,370,367,368,366,366,366,370,370,366,366,370,367,368,366,370,367,368,366,370,367,368,366,373,0,0,0,0,373,0,0,373,0,378,372,375,377,373,378,372,375,377,373,372,374,375,373,376,376,377,372,372,377,377,374,375,377,374,375,373,377,373,372,378,372,375,377,373,378,372,375,377,373,374,375,374,375,374,375,374,375,374,375,378,372,377,374,375,376,374,375,374,375,374,375,374,375,374,375,374,375,377,372,377,378,378,372,375,377,373,378,372,375,377,373,378,372,375,377,373,374,375,372,378,0,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,170,385,385,385,385,0,382,385,382,0,0,380,0,380,380,0,0,0,551,551,385,386,379,381,382,551,385,386,379,381,382,379,381,382,381,381,382,0,381,382,551,385,386,379,381,382,381,551,385,386,379,381,382,379,381,381,382,386,381,381,379,379,379,380,386,386,386,379,551,379,379,551,551,385,386,379,381,382,551,385,386,379,381,382,551,551,551,385,386,379,381,382,0,388,0,0,387,0,0,388,0,0,390,391,392,393,388,390,391,392,393,388,388,387,388,390,391,392,393,388,390,391,392,393,388,390,391,392,393,390,391,392,393,387,390,391,392,393,390,391,392,393,388,390,391,392,393,388,390,391,392,393,388,0,0,0,399,0,0,0,0,0,396,401,402,396,404,403,399,401,402,396,404,403,399,396,399,0,400,401,402,397,397,397,403,397,399,396,404,399,401,402,396,404,403,399,397,397,401,402,396,404,403,399,397,397,396,396,396,401,396,402,396,396,403,397,396,397,396,396,397,402,396,397,396,396,396,396,401,402,396,404,403,399,401,402,396,404,403,399,402,396,397,401,402,396,404,403,399,397,396,396,396,396,404,396,404,396,404,0,0,0,407,407,407,407,0,408,408,408,398,398,398,0,405,405,406,407,408,398,405,406,407,408,398,405,406,407,408,398,405,406,405,405,405,407,408,398,407,408,398,405,406,407,408,398,405,406,406,407,408,398,405,406,405,405,405,405,406,406,405,405,405,406,407,408,398,405,406,407,408,398,405,406,407,408,398,405,0,0,0,0,410,411,409,410,411,409,552,552,409,410,411,410,411,410,411,410,411,409,410,411,409,410,409,410,410,409,410,409,552,410,409,410,409,410,410,411,409,410,411,409,410,411,409,410,409,410,411,410,411,410,411,410,411],"f":"``````````````````{ce{}{}}000`{bb}````````{{bb}d}`{{bf}h}{{{j{c}}}c{}}{cc{}}0{l{{n{b}}}}{{}b}````33`77``{c{{j{c}}}{}}```{{{j{c}}}{{Ab{A`e}}}{{Ad{A`}}}{}}```````{{{j{c}}A`}{{Ab{Afe}}}{{Ad{A`}}}{}}`````{{{j{c}}{Ah{A`}}}{{Aj{{Ah{A`}}e}}}{{Al{A`}}}{}}`{c{{Aj{e}}}{}{}}000`{cAn{}}0``{{{j{c}}{Ah{A`}}}{{Aj{Afe}}}{{B`{A`}}}{}}````````````>>>>>>>>`9999>>>>{cBb{{Bh{}{{Bd{Bf}}}}}}{{Bb{Bj{A`}}Bl{Bj{A`}}}Af}444444443333{{Bb{Bn{c}}}{{C`{c}}}Cb}```````````{ce{}{}}00000{{{Cd{ceg}}}AfCb{}{}}{{{C`{c}}}AfCb}{{{C`{c}}f}hCb}{cc{}}00444{{{Cd{ceg}}}dCb{}{}}{{{C`{c}}egBlCf{Bj{A`}}}{{Aj{{Cd{cge}}Ch}}}Cb{{Cl{}{{Cj{A`}}}}}{{Cn{}{{Cj{A`}}}}}}4{{{C`{c}}Cf}AfCb}{{{C`{c}}Bl}AfCb}>>>>>>==={{{Cd{ceg}}}{{Aj{{D`{eg{C`{c}}}}{D`{Cheg{C`{c}}}}}}}Cb{}{}}{{Db{Bn{c}}}{{C`{c}}}Cb}{{{C`{c}}{Ah{A`}}}AfCb}0```````````````````````{DdDf}{{{Dh{c}}}Df{``}}{{{Dj{c}}}Df{`DlDn`}}{{{E`{c}}}Df{`Dl`}}{{EbEd}Df}{{DdDf}Df}{{{Dj{c}}Df}Df{`DlDn`}}{{{E`{c}}Df}Df{`Dl`}}`{ce{}{}}00000000000000000`{{}c{}}{{{Dh{c}}}{{Dh{c}}}Ef}{{{Dj{c}}}{{Dj{c}}}Ef}{{{E`{c}}}{{E`{c}}}Ef}{EhEh}{EbEb}{EdEd}{{}{{Ej{c}}}{}}{{{Ej{c}}eEb}{{El{ec}}}`En}{{{Ej{c}}eEb}{{El{ecg}}}{``}En{{Dd{c}}}}{{EhEh}d}{{EbEb}d}{{EdEd}d}{{Ebf}h}{{Edf}h}{cc{}}00000000{ce{}{}}00000000{{}{{Ej{c}}}`}{{e{Ej{c}}}{{F`{c}}}`{{Bh{}{{Bd{c}}}}}}{EbDd}{Eb{{Dh{c}}}{``}}{Eb{{Dj{c}}}{`DlDn`}}{Eb{{E`{c}}}{`Dl`}}`{{{F`{c}}{El{ecg}}}{{Ab{Dfi}}}`{{Fd{c}{{Fb{A`}}}}}{{Dd{c}}}{}}`{c{{Aj{e}}}{}{}}00000000000000000{cAn{}}00000000`99{FfAf}00000{{FfFhFhdd}Af}0{{FfFhFh}Af}={FfFh}0={Ffd}00{cFf{{Bh{}{{Bd{Fj}}}}}}776```````````{cFl{{Bh{}{{Bd{Fn}}}}}}{ce{}{}}0000000{G`G`}{GbGb}{{cG`}Fl{{Bh{}{{Bd{Fn}}}}}}`{{G`f}h}{{Gbf}h}{FlGd}{GfGh}{G`Gh}{GbGh}{cc{}}000{GfFh};;;;<0{c{{Aj{e}}}{}{}}0000000{cAn{}}000``=={GjGj}{{GjFh}Af}{{Gjc}Af{{Gl{Fh}}}}106{ce{}{}}{GdGj}665````````````````````````````````````````````````````````````````````````{Gnl}{H`l}{{{Hb{ec}}}lHd{{Hf{c}}}}{{{Hh{ec}}}lHd{{Hj{c}}}}``{{cl}d{}}{{Hlll}c{}}777777777777777777777777777777777777777777777777```````{GnAf}{{}Af}{{{Hb{ec}}}AfHd{{Hf{c}}}}111{H`Af}2{HjAf}{{{Hh{ec}}}AfHd{{Hj{c}}}}44444444444{HlHl}{HnHn}{ChCh}{I`I`}{IbIb}{{Idd{Ah{Hn}}{Ah{Hn}}I`}{{Bn{If}}}}{{Ihd{Ah{Hn}}{Ah{Hn}}I`}{{Bn{Ij}}}}{{Ild{Ah{Hn}}{Ah{Hn}}I`}{{Bn{In}}}}``{Hjd}{{Gn{Ah{A`}}}{{Aj{lCh}}}}{{{Hb{ec}}{Ah{A`}}}{{Aj{lCh}}}Hd{{Hf{c}}}}{{ChCh}d}{{I`I`}d}{{IbIb}d}{{Chf}h}{{I`f}h}{{Ibf}h}{cc{}}00000000000000000000000{Gnd}{{{Hb{ec}}}dHd{{Hf{c}}}}101{H`d}1{{{Hh{ec}}}dHd{{Hj{c}}}}{{}d}000000000000000{{GndI`}Af}{{H`dI`}Af}{{HfdI`}Af}{{{Hb{ec}}dI`}AfHd{{Hf{c}}}}{{HjdI`}Af}{{{Hh{ec}}dI`}AfHd{{Hj{c}}}}{GnAf}{H`Af}{{}Af}{{{Hb{ec}}}AfHd{{Hf{c}}}}{{{Hh{ec}}}AfHd{{Hj{c}}}}222{ce{}{}}00000000000000000000000{Gnd}={{{Hb{ec}}}dHd{{Hf{c}}}}>>>{H`d}?{Hjd}{{{Hh{ec}}}dHd{{Hj{c}}}}{{}d}0053{J`d}{Jbd}{Hfd}7543333837333635433386743333333333333333{{}l}{Hfl}1111{Hjl}222``{GnAf}{{}Af}{{{Hb{ec}}}AfHd{{Hf{c}}}}111{H`Af}2{HjAf}{{{Hh{ec}}}AfHd{{Hj{c}}}}444523044444444{cJd{{Bh{}{{Bd{Jf}}}}}}{{Gn{Ah{A`}}}{{Aj{lCh}}}}{{{Hb{ec}}{Ah{A`}}}{{Aj{lCh}}}Hd{{Hf{c}}}}{{GndIbA`l}{{Aj{AfCh}}}}{{H`IbdA`l}{{Aj{AfCh}}}}{{Hf{Ah{Hn}}dIbA`l}{{Aj{AfCh}}}}{{{Hb{ec}}dIbA`l}{{Aj{AfCh}}}Hd{{Hf{c}}}}{{Hj{Ah{Hn}}dIbA`l}{{Aj{AfCh}}}}{{{Hh{ec}}IbdA`l}{{Aj{AfCh}}}Hd{{Hj{c}}}}{{H`{Ah{A`}}}{{Aj{lCh}}}}{{{Hh{ec}}{Ah{A`}}}{{Aj{lCh}}}Hd{{Hj{c}}}}{{H`c}{{Aj{lCh}}}{{Jj{{Ah{A`}}}{{Jh{l}}}}}}{{{Hh{ec}}g}{{Aj{lCh}}}Hd{{Hj{c}}}{{Jj{{Ah{A`}}}{{Jh{l}}}}}}``>{{}Af}00000000000`{{cld}Af{}}{{Hlllc}Af{}}{dAf}000{FhAf}000{A`Af}000{I`Af}000333322221111000066666666{Gn{{Aj{AfCh}}}}{H`{{Aj{AfCh}}}}{Hf{{Aj{AfCh}}}}{{{Hb{ec}}}{{Aj{AfCh}}}Hd{{Hf{c}}}}{Hj{{Aj{AfCh}}}}{{{Hh{ec}}}{{Aj{AfCh}}}Hd{{Hj{c}}}}{c{{Aj{e}}}{}{}}00000000000000000000000000000000000000000000000``{cAn{}}00000000000000000000000{GnAf}?{{{Hb{ec}}}AfHd{{Hf{c}}}}{{}Af}00{H`Af}1{HjAf}{{{Hh{ec}}}AfHd{{Hj{c}}}}333524033333333{J`{{Aj{{D`{ce}}{D`{Chce}}}}}{}{}}{Jb{{Aj{{D`{ceg}}{D`{Chceg}}}}}{}{}{}}``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}000{JlJl}{cc{}}0{{}{{D`{A`A`}}}}{{}d}{{}{{Bj{A`}}}}{{A`Eb}{{n{Df}}}}{{A`Eb}Df}1{{}A`}0883{JlcJn}0{{{Bj{A`}}}{{Aj{Af`}}}}{c{{Aj{e}}}{}{}}000{cAn{}}0```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{{K`dA`}Af}{{{Kb{c}}dA`}Af{}}00000>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>666666{KdAf}{{{Kb{c}}}Af{}}{{{Kf{ce}}}Af{}`}{KhKh}{KjKj}{KlKl}{{{Kb{c}}}e{}{}}{{{Kf{ce}}}g{}`{}}{KjAf}{{KnKj}Kn}{{{Kb{c}}Kj}{{Kb{c}}}`}{{{Kf{ce}}Kj}{{Kf{ce}}}``}{{KnKjdd}Kn}{{{Kb{c}}Kjdd}{{Kb{c}}}`}{{{Kf{ce}}Kjdd}{{Kf{ce}}}``}6{{L`Kl}L`}{{{Kb{c}}Kl}{{Kb{c}}}`}{{{Kf{ce}}Kl}{{Kf{ce}}}``}{{L`Kldddd}L`}{{{Kb{c}}Kldddd}{{Kb{c}}}`}{{{Kf{ce}}Kldddd}{{Kf{ce}}}``}{{{Kb{c}}}{{Kf{c`}}}{}}000000000000000000000{{{Lb{c}}}{{Kf{c`}}}{}}{{{Ld{c}}}{{Kf{c`}}}{}}{{{Lf{c}}}{{Kf{c`}}}{}}{{{Lh{c}}}{{Kf{c`}}}{}}{{{Lj{c}}}{{Kf{c`}}}{}}{{{Ll{c}}}{{Kf{c`}}}{}}{{{Ln{c}}}{{Kf{c`}}}{}}{{{M`{c}}}{{Kf{c`}}}{}}{{{Mb{c}}}{{Kf{c`}}}{}}{{{Md{c}}}{{Kf{c`}}}{}}{{{Mf{c}}}{{Kf{c`}}}{}}{{{Mh{c}}}{{Kf{c`}}}{}}{{{Mj{c}}}{{Kf{c`}}}{}}{{{Ml{c}}}{{Kf{c`}}}{}}{{{Mn{c}}}{{Kf{c`}}}{}}{{{N`{c}}}{{Kf{c`}}}{}}{{{Nb{c}}}{{Kf{c`}}}{}}{{{Nd{c}}}{{Kf{c`}}}{}}{{{Nf{c}}}{{Kf{c`}}}{}}{{{Nh{c}}}{{Kf{c`}}}{}}{{{Nj{c}}}{{Kf{c`}}}{}}{{{Nl{c}}}{{Kf{c`}}}{}}{{{Kf{ce}}}{{Kf{c}}}{}`}{{KnKj}Kn}{{{Kb{c}}Kj}{{Kb{c}}}`}{{{Kf{ce}}Kj}{{Kf{ce}}}``}{L`L`}{{{Kb{c}}}{{Kb{c}}}`}{{{Kf{ce}}}{{Kf{ce}}}``}{{Knd}Kn}{{{Kb{c}}d}{{Kb{c}}}`}{{{Kf{ce}}d}{{Kf{ce}}}``}210{{L`d}L`}21021021{{NnNn}d}{{O`O`}d}{{KjKj}d}{{KlKl}d}{cc{}}00000000000000{{{Kb{Ob}}}{{Kb{{Of{Od}}}}}}{{{Kb{Ob}}}{{Kb{{Of{Oh}}}}}}{{{Kb{Ob}}}{{Kb{{Of{Oj}}}}}}{{{Kb{Ob}}}{{Kb{{Ol{Od}}}}}}{{{Kb{Ob}}}{{Kb{{A`{On}}}}}}{{{Kb{Ob}}}{{Kb{{Ol{Oh}}}}}}{{{Kb{Ob}}}{{Kb{{A`{Ab}}}}}}{{{Kb{Ob}}}{{Kb{{Ad{Ab}}}}}}{{{Kb{Ob}}}{{Kb{{Ad{On}}}}}}{{{Kb{Ob}}}{{Kb{Af}}}}{{{Kb{Ob}}}{{Kb{{Ol{Oj}}}}}};;;;;;;;;;;;;;;;;;;;;;;;;;;;;;{{{Ml{c}}}{{Kf{c}}}{}}{{{Md{c}}}{{Kf{c}}}{}}{{{Nl{c}}}{{Kf{c}}}{}}{{{Mn{c}}}{{Kf{c}}}{}}{{{Nj{c}}}{{Kf{c}}}{}}{{{Mf{c}}}{{Kf{c}}}{}}{{{Nf{c}}}{{Kf{c}}}{}}{{{Mj{c}}}{{Kf{c}}}{}}{{{Mh{c}}}{{Kf{c}}}{}}{{{M`{c}}}{{Kf{c}}}{}}{{{Lj{c}}}{{Kf{c}}}{}}{{{Mb{c}}}{{Kf{c}}}{}}{{{Lb{c}}}{{Kf{c}}}{}}{{{Lh{c}}}{{Kf{c}}}{}}{{{Nd{c}}}{{Kf{c}}}{}}{{{Lf{c}}}{{Kf{c}}}{}}{{{Ld{c}}}{{Kf{c}}}{}}{{{Ll{c}}}{{Kf{c}}}{}}{{{Nb{c}}}{{Kf{c}}}{}}{{{Ln{c}}}{{Kf{c}}}{}}{cc{}}{{{N`{c}}}{{Kf{c}}}{}}{{{Nh{c}}}{{Kf{c}}}{}}{{{Kf{ce}}}{{Kf{c}}}{}`}``````````````````````{{L`d}L`}{{{Kb{c}}d}{{Kb{c}}}`}{{{Kf{ce}}d}{{Kf{ce}}}``}210210210{ce{}{}}000000000000000000000000000000000000000000000{{{Kb{c}}}{{Kb{{Ah{`}}}}}{}}0{{{Kb{c}}}{{Kb{Af}}}{}}{{{Kb{c}}}{{Kb{{Of{Oh}}}}}{}}{{{Kf{c`}}}{{Kf{c`}}}{}}0000{{{Kb{c}}}{{Kb{{Ol{Oh}}}}}{}}{{{Kb{c}}}{{Kb{{Ad{On}}}}}{}}{{{Kb{c}}}{{Kb{{Ol{Od}}}}}{}}{{{Kb{c}}}{{Kb{{Ol{Oj}}}}}{}}{{{Kb{c}}}{{Kb{{Ad{Ab}}}}}{}}{{{Kb{c}}}{{Kb{{A`{On}}}}}{}}{{{Kb{c}}}{{Kb{{Of{Od}}}}}{}}{{{Kb{c}}}{{Kb{{Of{Oj}}}}}{}}{{{Kb{c}}}{{Kb{{A`{Ab}}}}}{}}{{{Kb{{A`{On}}}}}{{Aj{dc}}}{}}{{{Kb{{Of{c}}}}}{{Aj{de}}}{}{}}{{{Kf{{Of{c}}e}}}{{Aj{dg}}}{}{}{}}{Knd}{{{Kb{c}}}d`}{{{Kf{ce}}}d``}{Kdd}{{{Kb{c}}}d{}}{{{Kf{ce}}}d{}`}210786{{{Kb{{A`{c}}}}}{{Aj{de}}}{}{}}{{{Kf{{A`{c}}e}}}{{Aj{dg}}}{}{}{}}10{{KdKh}Af}{{{Kf{ce}}Kh}Af{}`}{{KdKhddd}Af}{{{Kb{c}}Khddd}Af{}}{{{Kf{ce}}Khddd}Af{}`}{{AjAl}An}{KdA`}{{{Kb{c}}}A`{}}{{{Kf{ce}}}A`{}`}`{{K`d}Af}{{{Kb{c}}d}Af{}}00000{{AA`d}Af}1111110111111{{KdNn}Af}{{{Kb{c}}Nn}Af{}}{{{Kf{ce}}Nn}Af{}`}{{L`AAb}L`}{{{Kb{c}}AAb}{{Kb{c}}}`}{{{Kf{ce}}AAb}{{Kf{ce}}}``}{{{Kb{{A`{c}}}}}{{Aj{Afe}}}{}{}}{{{Kf{{A`{c}}e}}}{{Aj{Afg}}}{}{}{}}10{{L`d}L`}{{{Kb{c}}d}{{Kb{c}}}`}{{{Kf{ce}}d}{{Kf{ce}}}``}{KnKn}{{{Kb{c}}}{{Kb{c}}}`}{{{Kf{ce}}}{{Kf{ce}}}``}{L`L`}21021{{Kdd}Af}{{{Kb{c}}d}Af{}}{{{Kf{ce}}d}Af{}`};:{c{{Aj{e}}}{}{}}0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000{{{Kf{ce}}}{{Aj{{Mn{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Ll{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nh{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nd{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Md{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Lj{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{N`{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Mb{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nj{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Lh{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Mh{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Ln{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Lb{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nl{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{M`{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Ld{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Mj{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Mf{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nb{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Ml{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Lf{c}}g}}}{}{}{}}{{{Kf{ce}}}{{Aj{{Nf{c}}g}}}{}{}{}}{cAn{}}000000000000000000000000000000000000000000000{KdAf}{{{Kb{c}}}Af{}}{{{Kf{ce}}}Af{}`}```````````````{ce{}{}}0000000{AAdAAd}{AAfAAf}{AAhAAh}{{AAjAAfAAh}{{Ab{AfAAd}}}}{{AAdAAd}d}{{AAfAAf}d}{{AAhAAh}d}{{AAj{Ah{A`}}}{{Ab{AfAAl}}}}{{AAdf}h}{{AAff}h}{{AAhf}h}{AAj{{AB`{AAn}}}}{cc{}}000{AAjAf}>>>>{cAAj{{Bh{}{{Bd{AAn}}}}}}{c{{Aj{e}}}{}{}}0000000{cAn{}}000{{AAj{Ah{A`}}}{{Ab{{Ah{A`}}AAl}}}}`````````{ce{}{}}000{ABb{{Aj{AfABd}}}}{ABbAf}{ABdABd}{{ABbFhFhFhFhFhFhFhFhFhFhFhd}Af}{{ABdABd}d}{{ABb{Ah{A`}}}l}{{ABdf}h}=={ABbl}88{{ABbA`{Ah{A`}}}{{Aj{AfABd}}}}0{{ABbA`{Ah{A`}}{Ah{A`}}}{{Aj{AfABd}}}}{{eimGhGd}{{ABf{c}}}ABb{{Bh{}{{Bd{c}}}}}{L`Kn}{{Bh{}{{Bd{g}}}}}{L`Kn}{{Bh{}{{Bd{k}}}}}}{{eimGhGd{n{Fh}}}{{ABf{c}}}ABb{{Bh{}{{Bd{c}}}}}{L`Kn}{{Bh{}{{Bd{g}}}}}{L`Kn}{{Bh{}{{Bd{k}}}}}}{{ABbA`{Ah{A`}}c}{{Aj{AfABd}}}{{ABl{}{{ABh{ABj}}}}}}0{{{ABf{c}}A`{Ah{A`}}}{{Aj{Afe}}}ABb{}}{{ABb{Ah{A`}}}{{Aj{AfABd}}}}{ABbABn}>>>{ABbKj}{ABbKl}10{{ABb{n{A`}}{n{A`}}}Af}{{ABbGhGh{n{Fh}}}Af}{{ABbGhGd{n{Fh}}}Af}88{ABbAf}{c{{Aj{e}}}{}{}}000{cAn{}}02{ABb{{Aj{AfABd}}}};{{{ABf{c}}A`{Ah{A`}}{Ah{A`}}}{{Aj{Afe}}}ABb{}}{{ABbl{Ah{A`}}}{{Aj{AfABd}}}}````````````````````````{{{AC`{ceg}}}lACbCb{}}{{{ACd{ceg}}}lACbCb{}}{ce{}{}}000000000000000{ACfA`}{AChACh}{ACjACj}{ACfACf}3{{{AC`{ceg}}}AfACbCb{}}{{{ACd{ceg}}}AfACbCb{}}{{AChACh}d}{{ACjACj}d}{{ACfACf}d}{{{ACl{ce}}f}hACbCb}{{{ACn{ce}}f}hACbCb}{{AChf}h}{{ACjf}h}{{ACff}h}{cc{}}0000{ChACh}111``{ce{}{}}0000000{{{AC`{ceg}}}dACbCb{}}{{{ACd{ceg}}}dACbCb{}}{{eACjACfg{Bn{i}}Gd}{{AD`{ci}}}{`ACb}{{Bh{}{{Bd{c}}}}}{{Gl{Gh}}}Cb}{{{ACd{ceg}}{Ah{A`}}}{{Aj{lACh}}}ACbCb{}}{{{AC`{ceg}}{Ah{A`}}}{{Aj{lACh}}}ACbCb{}}{{{AC`{ceg}}i}{{Aj{lACh}}}ACbCb{}{{Jj{{Ah{A`}}}{{Jh{l}}}}}}{{ADb{Ah{c}}}{{Aj{AfACh}}}{}}{{{ACn{ce}}{Ah{g}}}{{Aj{AfACh}}}ACbCb`}{{ADdc}{{Aj{{ACd{egc}}ACh}}}{{Cn{}{{Cj{A`}}}}}ACbCb}{{{ACn{ce}}g}{{Aj{{ACd{ceg}}ACh}}}ACbCb{{Cn{}{{Cj{A`}}}}}}10{{{AC`{ceg}}}{{Aj{{D`{g{ACl{ce}}}}{D`{Chg{ACl{ce}}}}}}}ACbCb{}}{c{{Aj{e}}}{}{}}000000000000000{cAn{}}00000002{{{ACd{ceg}}}{{Aj{{D`{g{ACn{ce}}}}{D`{Chg{ACn{ce}}}}}}}ACbCb{}}{{{ACd{ceg}}{Ah{A`}}}{{Aj{{D`{g{ACn{ce}}l}}{D`{Chg{ACn{ce}}l}}}}}ACbCb{}}{{{AD`{ce}}i}{{AD`{ce}}}ACbCbL`{{Bh{}{{Bd{g}}}}}}{{ADf{Ah{c}}}{{Aj{AfACh}}}{}}{{{ACl{ce}}{Ah{g}}}{{Aj{AfACh}}}ACbCb`}{{ADhc}{{Aj{{AC`{egc}}ACh}}}{{Cl{}{{Cj{A`}}}}}ACbCb}{{{ACl{ce}}g}{{Aj{{AC`{ceg}}ACh}}}ACbCb{{Cl{}{{Cj{A`}}}}}}10```````````````````````````````````````````````````````````````{ce{}{}}0000000{{bADj}Af}{ADjADj}{ADlADl}{{bADn}Af}{{ADnAE`}{{Aj{AfADl}}}}{ADjAf}{{ADlADl}d}{{ADjf}h}{{ADlf}h}{cc{}}000{bAEb}`{AEdAf}00000000000000<<<<{{bADnADj}Af}{{}AE`}`0````````````````{{bADjAEf}Af}{{bADjAE`}Af}`````````{c{{Aj{e}}}{}{}}0000000{cAn{}}000`````{ce{}{}}00000`{AEhAEh}{{AEhAEh}d}{{AEhf}h}<<<{{AEjAEle}{{AEn{gc}}}L`{{Bh{}{{Bd{c}}}}}AF`}{{AEjAFb}{{AFd{c}}}AF`}555{{cGd}AEj{{Bh{}{{Bd{AFf}}}}}}{{AEjAEh}Af}`999999888````````````````````77777777{AFhAFh}{AFjAFj}{AElAEl}`{{AFl{AFn{c}}}{{Aj{AfAFj}}}AF`}{{{AEn{ce}}{AFn{c}}}{{Aj{AfAFj}}}AF`L`}{AG`{{Aj{AfAFj}}}}{{{AEn{AGbc}}}{{Aj{AfAFj}}}L`}{{AG`AGd}{{Aj{AfAFj}}}}{{{AEn{AGbc}}AGd}{{Aj{AfAFj}}}L`}{{AFhAFh}d}{{AFjAFj}d}{{AElAEl}d}{{AFhf}h}{{AFjf}h}{{AElf}h}{cc{}}000{ce{}{}}000{AFld}{{{AEn{ce}}}dAF`L`}{AG`d}{{{AEn{AGbc}}}dL`}{{AEle}{{AEn{gc}}}L`{{Bh{}{{Bd{c}}}}}AF`}{{AFlA`}{{Aj{AfAFj}}}}{{{AEn{ce}}A`}{{Aj{AfAFj}}}AF`L`}{{AG`Fh}Af}{{{AEn{AGbc}}Fh}AfL`}{{AFlA`A`Df}{{Aj{AfAFj}}}}{{{AEn{ce}}A`A`Df}{{Aj{AfAFj}}}AF`L`}{{AG`FhdDfDfDf}Af}{{{AEn{AGbc}}FhdDfDfDf}AfL`}{c{{Aj{e}}}{}{}}0000000{cAn{}}000````????{AGdAGd}{{{AFn{c}}}{{AFn{c}}}{EfAF`}}`{{AGdAGd}d}{{AGdf}h}{cc{}}0{ce{}{}}0``777766``````````````00000000{AGfAGf}{AGhAGh}{AFbAFb}`{{AGjAGl}{{Aj{AfAGf}}}}{{{AFd{c}}AGl}{{Aj{AfAGf}}}AF`}{{AGnFh}Af}{{{AFd{AGb}}Fh}Af}{{AGfAGf}d}{{AGhAGh}d}{{AFbAFb}d}{{AGff}h}{{AGhf}h}{{AFbf}h}>>>>{AGj{{n{AH`}}}}{{{AFd{c}}}{{n{AH`}}}AF`}{AGj{{n{Gh}}}}{{{AFd{c}}}{{n{Gh}}}AF`}{AGn{{n{Gh}}}}{{{AFd{AGb}}}{{n{Gh}}}}{AGjFh}{{{AFd{c}}}FhAF`}{AGjAFb}{{{AFd{c}}}AFbAF`}{ce{}{}}000{AGjd}{{{AFd{c}}}dAF`}{{AHbGdAFb}{{AFd{c}}}AF`}{c{{Aj{e}}}{}{}}0000000{cAn{}}000{AGnAf}{{{AFd{AGb}}}Af}````````````````7777`{AH`AH`}{{{AGl{c}}}{{AGl{c}}}Ef}`{{AH`AH`}d}{{AH`f}h}`{cc{}}0<<888877```<<{{{Bh{}{{Bd{c}}}}}c{}}{{{AB`{c}}}{{AB`{c}}}{{Bh{}{{Bd{}}}}}}{{{AB`{c}}}e{}{}}03?{{{Bh{}{{Bd{c}}}}}{{AB`{c}}}{}}{{{AB`{e}}}{{AB`{c}}}{}{{Gl{c}}}}{c{{AB`{c}}}{}}4>>=`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}000000000000000000000000000000000000000000000000000000000000000000000000000000000{ADnADn}{AHdc{}}{AHfc{}}{Bfc{}}{AHhc{}}{Fjc{}}{AHjc{}}{Jfc{}}{AHlc{}}{AHnc{}}{AI`c{}}{Ajc{}}{AIbc{}}{AAnc{}}{AIdc{}}{AIfc{}}{AIhc{}}{Alc{}}{AFfc{}}{AIjc{}}{AIlc{}}{AInc{}}{AJ`c{}}{AJbc{}}{AJdc{}}{AJfc{}}{AJhc{}}{AJjc{}}{AJlc{}}{AJnc{}}{AK`c{}}{AKbc{}}{AKdc{}}{AKfc{}}{AKhc{}}{AKjc{}}{AKlc{}}{AKnc{}}{AL`c{}}{ALbc{}}{{}Af}000{AJjKj}{AJjKl}{{}Kj}0{Bfc{}}{AHhc{}}{Fjc{}}{Jfc{}}{AHlc{}}{AHnc{}}{AI`c{}}{Ajc{}}{AIbc{}}{AAnc{}}{AIdc{}}{AIfc{}}{AIhc{}}{Alc{}}{AFfc{}}{AIjc{}}{AIlc{}}{AInc{}}{AJ`c{}}{AJbc{}}{AJdc{}}{AJfc{}}{AJhc{}}{AJjc{}}{AJlc{}}{AJnc{}}{AK`c{}}{AKbc{}}{AKdc{}}{AKfc{}}{AKhc{}}{AKjc{}}{AKlc{}}{AKnc{}}{ALbc{}}{Bfc{}}{AHhc{}}{Fjc{}}{Jfc{}}{AHlc{}}{AHnc{}}{AI`c{}}{Ajc{}}{AIbc{}}{AAnc{}}{AIdc{}}{AIfc{}}{AIhc{}}{Alc{}}{AFfc{}}{AIjc{}}{AIlc{}}{AInc{}}{AJ`c{}}{AJbc{}}{AJdc{}}{AJfc{}}{AJhc{}}{AJjc{}}{AJlc{}}{AJnc{}}{AK`c{}}{AKbc{}}{AKdc{}}{AKfc{}}{AKhc{}}{AKjc{}}{AKlc{}}{AKnc{}}{ALbc{}}{AJjAf}0{{}Af}0{{ADnADn}d}{{AHdf}h}{{AHff}h}{{Bff}h}{{AHhf}h}{{Fjf}h}{{AHjf}h}{{Jff}h}{{AHlf}h}{{AHnf}h}{{AI`f}h}{{Ajf}h}{{AIbf}h}{{AAnf}h}{{AIdf}h}{{AIff}h}{{AIhf}h}{{Alf}h}{{AFff}h}{{AIjf}h}{{AIlf}h}{{AInf}h}{{AJ`f}h}{{AJbf}h}{{AJdf}h}{{AJff}h}{{AJhf}h}{{AJjf}h}{{AJlf}h}{{AJnf}h}{{AK`f}h}{{AKbf}h}{{AKdf}h}{{AKff}h}{{AKhf}h}{{AKjf}h}{{AKlf}h}{{AKnf}h}{{AL`f}h}{{ALbf}h}{{ADnf}{{Aj{AfALd}}}}{cc{}}0000000000000000000000000000000000000000{AIdl}{ce{}{}}0000000000000000000000000000000000000000{AJjKj}{AJjKl}10{{}}0000000000000000000000000000000000{AIdABn}{AJjALf}0{{}ALh}0{AKdALj}{{}ALl}0{{}ALn}{{}Af}0{{}Kl}0{{}Kj}0{AIdKj}{AIdKl}=<10=<=<=<{AJjA`}0{c{}{}}{{}AM`}{{}AHd}{{}AHf}{{}Bf}{{}AHh}{{}Fj}{{}AHj}{{}Jf}{{}AHl}{{}AHn}{{}AI`}{{}Aj}{{}AIb}{{}AAn}{{}AId}{{}AIf}{{}AIh}{{}Al}{{}AFf}{{}AIj}{{}AIl}{{}AIn}{{}AJ`}{{}AJb}{{}AJd}{{}AJf}{{}AJh}{{}AJj}{{}AJl}{{}AJn}{{}AK`}{{}AKb}{{}AKd}{{}AKf}{{}AKh}{{}AKj}{{}AKl}{{}AKn}{{}AL`}{{}ALb}{{}AM`}{c{{Aj{e}}}{}{}}000000000000000000000000000000000000000{A`{{Aj{ADnAMb}}}}111111111111111111111111111111111111111111{{}Kl}0{cAn{}}0000000000000000000000000000000000000000{{}l}0`````````````````````{AMd{{AMf{Fh}}}}{AMh{{AMf{AMj}}}}10`````````````````````````````````````````````````````````````{{{AMl{}{{Cj{c}}}}}{{D`{cl}}}AMn}{{{AN`{}{{Cj{c}}}}}{{D`{cl}}}AMn}{{{ANd{}{{ANb{c}}}}}{{Aj{Afc}}}{}}{{{ANd{}{{ANb{c}}}}{Ah{e}}}{{Aj{Afc}}}{}{}}{{{ANl{}{{ANb{c}}{ANf{e}}{ANh{g}}{ANj{i}}}}e}{{Aj{i{ANn{c}}}}}{}{}{}{}}{{{AOb{}{{AO`{c}}}}}c{}}{{AOdc}Af{}}{{AOfc}Af{}}{{{AOb{}{{AO`{c}}}}}AOh{}}{AOjAf}{{{ANl{}{{ANb{c}}{ANf{e}}{ANh{g}}{ANj{i}}}}e}Af{}{}{}{}}{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}c}Af{}{}{}}{{{B`{}{{AOl{c}}}}}Af{}}210`{BbAf}{{{Bd{}{{ANb{c}}}}}{{Aj{Af{ANn{c}}}}}{}}{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}c}g{}{}{}}{{{B`{}{{AOl{c}}}}}c{}}{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}}g{}{}{}}1{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}}e{}{}{}}{{{ANl{}{{ANb{c}}{ANf{e}}{ANh{g}}{ANj{i}}}}}g{}{}{}{}}{Bf{{Bh{Fh}}}}{Bj{{Bh{AMj}}}}`{Bld}{{{Bn{}{{ANb{c}}}}}{{Aj{dc}}}{}}10{BA`{{Aj{dc}}}{}}0{AMd{{AMf{Fh}}}}{AMh{{AMf{AMj}}}}`65656565``{{{BAb{}{{ANb{c}}}}g}{{Aj{i{ANn{c}}}}}{}{}{{Fd{e}}}{}}{{{BAd{}{{ANb{c}}}}e{Ah{A`}}}{{Aj{Afc}}}{}BAf}{{{BAh{}{{ANb{c}}}}{Ah{A`}}}{{Aj{Afc}}}{}}{{{BAj{}{{ANb{c}}}}}{{Aj{e{ANn{c}}}}}{}{}}{{{Ad{}{{ANb{c}}}}}{{Aj{e{ANn{c}}}}}{}{}}{{{Cl{}{{Cj{c}}}}}{{D`{cl}}}{}}<;{{{Ad{}{{ANb{c}}}}e}{{Aj{Af{ANn{c}}}}}{}{}}{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}cg}Af{}{}{}}{{{B`{}{{AOl{c}}}}c}Af{}}{BAlAf}{{{BAn{}{{ANb{c}}}}}{{Aj{Afc}}}{}}10{{{AOn{}{{ANf{c}}{ANh{e}}{AOl{g}}}}i}Af{}{}{}{{Gl{e}}}}{{{ANl{}{{ANb{c}}{ANf{e}}{ANh{g}}{ANj{i}}}}k}Af{}{}{}{}{{Gl{g}}}}{{{BAn{}{{ANb{c}}}}BB`}{{Aj{Afc}}}{}}{{{BBb{}{{ANh{c}}}}e}Af{}{{Gl{c}}}}{{{BBd{}{{ANh{c}}}}e}Af{}{{Gl{c}}}}{BBfAf}{{{BBh{}{{ANb{c}}}}}{{Aj{Afc}}}{}}{{{Al{}{{ANb{c}}}}{Ah{e}}}{{Aj{{Ah{e}}c}}}{}{}}{{{BBb{}{{ANh{c}}}}}{{Aj{Af{ANn{BBj}}}}}{}}{{{BBl{}{{ANb{c}}}}e{Ah{A`}}}{{Aj{Afc}}}{}BAf}{{{B`{}{{ANb{c}}}}{Ah{e}}}{{Aj{Afc}}}{}{}}{{{Bd{}{{ANb{c}}}}e}{{Aj{Af{ANn{c}}}}}{}{}}{{{Cn{}{{Cj{c}}}}}{{D`{cl}}}{}}{{{BBn{}{{ANb{c}}}}e{Ah{A`}}{Ah{A`}}}{{Aj{Afc}}}{}BAf}{{BdBC`}{{Aj{AfALd}}}}``````````````{ce{}{}}0{BCbBCb}{{BCbf}h}{cc{}}{{}{{n{BCd}}}}{{}BCb}5{{}Af}0{c{{Aj{e}}}{}{}}0{cAn{}}`````````````````888888888888888888``````````````{BCfBCf}{BChBCh}{BCjBCj}{BClBCl}{{BCneBCj}{{Aj{gBCf}}}L`{{Bh{}{{Bd{c}}}}}BD`}{{BDbeBCl}{{Aj{gBCf}}}Kn{{Bh{}{{Bd{c}}}}}BDd}{{}BCh}{{}BCj}{{}BCl}{{BCfBCf}d}`{{BCff}h}{{BChf}h}{{BCjf}h}{{BClf}h}{{BDff}h}{cc{}}0000{FhBCh}1111```{ce{}{}}00000000{{{BDh{c}}}dBD`}````{{cGhGd}{{Aj{BDjBCf}}}{{Bh{}{{Bd{AIl}}}}}}{{BDd{Ah{c}}}{{Aj{{BDl{BDdc}}BCf}}}{{BDn{Fh}}BE`}}{{{BDh{c}}}{{Aj{c{D`{BCfc}}}}}BD`}0{{BD`{Ah{c}}}{{BEb{BD`c}}}{{Gl{Fh}}BE`}}{{BD`{Ah{c}}}{{Aj{{BDh{BD`}}BCf}}}{{Gl{Fh}}BE`}}{{BD`Df{Ah{c}}}{{Aj{{BDh{BD`}}BCf}}}{{Gl{Fh}}BE`}}{c{{Aj{e}}}{}{}}00000000000000000{cAn{}}00000000{{{BEb{ce}}}{{Aj{c{D`{BCfc}}}}}BD`{{Gl{Fh}}BE`}}{{{BDl{ce}}}{{Aj{c{D`{BCfc}}}}}BDd{{BDn{Fh}}BE`}}`{cBEd{}}<<{BEfBEf}{{BEf{Ah{A`}}}Af}{cc{}}?{cBEf{{Bh{}{{Bd{AIn}}}}}}{BEfFh}{BEfAMj}1{{BEf{Ah{A`}}}{{Aj{Afc}}}{}}{{BEf{Ah{A`}}}{{Aj{AfBEh}}}}<<;``{{Df{Ah{A`}}}Df}0{{Fh{Ah{A`}}}Fh}0{{A`{Ah{A`}}}A`}0``{ce{}{}}000{BEjBEj}{BElBEl}{cBEl{{BEn{{Ah{A`}}}}}}{BEjBEl}{{BEjc}Af{{BEn{{Ah{A`}}}}}}{{}BEj}{BElc{}}0{{BElBEl}d}{{BElf}h}000{cc{}}06{{BElc}AfBF`};;5{c{{Aj{e}}}{}{}}000{cAn{}}0````````========{{BFbd}Af}004444>>>>{cBFb{{Bh{}{{Bd{AJ`}}}}}}{{BFbFh}{{BFd{c}}}{{BFh{}{{BFf{{Bj{Fh}}}}}}BFh}}{{BFbFh}{{BFj{c}}}{{BFh{}{{BFf{{Bj{Fh}}}}}}BFh}}{BFb{{BFl{c}}}{{BFh{}{{BFf{{Bj{Fh}}}}}}BFhBFn}}`{{{BFd{c}}}Af{{BFh{}{{BFf{{Bj{Fh}}}}}}BFh}}{{{BFj{c}}}Af{{BFh{}{{BFf{{Bj{Fh}}}}}}BFh}}{{{BFl{c}}}Af{{BFn{}{{BG`{{Bj{Fh}}}}}}{BFh{}{{BFf{{Bj{Fh}}}}}}BFhBFn}}{BFb{{Ab{AfAAl}}}}32{{{BFl{c}}}Af{{BFh{}{{BFf{{Bj{Fh}}}}}}BFhBFn}};;;;;;;;::::````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;```````````````````````````000000000000{BGbAf}{BCdBCd}{BGdBGd}{{}BGb}{{}BGf}44{BGfAf}05{{BCdBCd}d}{BGhFh}77{{BCdf}h}{{BGdf}h}{BGdGh}{cc{}}00000{l{{n{BCd}}}}{b{{n{BCd}}}}{{}BGd}{BGhAMj}00{{}BCb}{{}Gb}{ce{}{}}00000{BGbd}{BGbAf}{cBGh{{Bh{}{{Bd{AIj}}}}}}{{}BGf}``{{BGhBGj{Ah{BGl}}Gj}Af}{{BGh{Ah{BGl}}Gj}BGn}{{BGh{Ah{BGl}}Gj}Af}``{{BGbe}Af{}{{Gl{c}}}}`{c{{Aj{e}}}{}{}}00000000000{cAn{}}000008```````````````````````````````````````````````{{BGlBGhBH`BGj}Af}{{BHbBGhBH`BGj}Af}{{BHdBGhBH`BGj}Af}{BHfd}{BGjd}0{{cl}d{}}000{{BHfll}c{}}{{BHhll}c{}}{{BGjll}c{}}{{BH`ll}c{}}{ce{}{}}000000000000000{BH`d}7{BHhA`}{BHhDf}:{BHfA`};{BHfBHf}{BHhBHh}{BGjBGj}{BHjBHj}{BHdBHd}{BHlBHl}{BH`BH`}{BGjd}:9{BHfd}{BGjA`}{{}BGj}33{{}BHf}{{}BHh}2{{}BHj}{{}BHd}{{}BH`}{BHhA`}{BHhDf}10{BGjFh};{{BHjBHj}d}{{BHlBHl}d}{BH`d}0{{BHff}h}{{BHhf}h}{{BGjf}h}{{BHjf}h}{{BHdf}h}{{BHlf}h}{{BH`f}h}{cc{}}00000008{BGjd}{ce{}{}}000000011:{{{Ah{{D`{AA`BHj}}}}}BHb}{BHnBHd}3{BHfA`}{BHfd}{BGjFh}166666?{{BHfd}Af}{{BGjd}Af}0{{cld}Af{}}000{{BHfllc}Af{}}{{BHhllc}Af{}}{{BGjllc}Af{}}{{BH`llc}Af{}}{{BH`d}Af}6{{BHhA`}Af}{{BHhDf}Af}9{{BHfA`}Af}:921:{{BGjA`}Af}::3232{{BGjFh}Af};555;;;5;2<0<;;;;;555555;;;43<;2{BH`d}0{c{{Aj{e}}}{}{}}000000000000000{cAn{}}0000000222{BGjd}00{BHhA`}{BHhDf}{BHfd}3{BHfA`}`````{ce{}{}}000{BI`BI`}{BIbl}{{BIb{Ah{A`}}}{{Ab{AfAAl}}}}{BIbd}0{{BI`f}h}{cc{}}066{{cBI`}BIb{{Bh{}{{Bd{AJd}}}}}}>>>>=={{BIb{Ah{A`}}}{{Ab{{Ah{A`}}AAl}}}}````````````````````8888888888{BIdBId}{BIfBIf}{BIhBIh}{{BIdBId}d}{{BIfBIf}d}{{BIhBIh}d}{{BIdf}h}{{BIff}h}{{BIhf}h};;;{ChBId}<<{ce{}{}}0000``{c{{Aj{e}}}{}{}}000000000{cAn{}}0000``````````````````````````````````````````````````````````222222{BIjd}{{BIjGhGd}Af}{{{BIn{cBIl}}GhGd}AfBJ`}{{{BIn{cBJb}}GhGd}AfBIj}{BJdAf}{{BIjFh}Af}{BIjKl}`{BJdIb}3{BIjAf}{BIj{{Aj{AfBId}}}}{cc{}}002{{BIjdddddd}Af}{{BIjBIhBIhBIh}Af}???{BIjKj}7{{eGhBIfGd}{{BIn{cBJb}}}BIj{{Bh{}{{Bd{c}}}}}}{{eGhBIfGd}{{BIn{cBIl}}}BJ`{{Bh{}{{Bd{c}}}}}}`{{{BJf{}{{ANb{c}}}}BIhBJhBJjA`{Ah{A`}}}{{Aj{Afc}}}{}}{{{BIn{ce}}BIhBJhBJjA`{Ah{A`}}}{{Aj{Afg}}}BIjBJl{}}{{{BIn{ce}}}{{Ab{A`g}}}BIjBJn{}}{BIj{{Ab{A`BId}}}}{{BIj{Ah{A`}}}{{Aj{AfBId}}}}0{{BIjBJhBJjA`{Ah{A`}}}{{Aj{AfBId}}}}{BIjALf}{BIjKl}{{{BIn{ce}}A`}{{Ab{Afg}}}BIjBJn{}}{{BIjBIf}BIj}{{BIjGhGd}Af}{BJ`Kj}{BJ`Kl}1010{BIjA`}{BIjAf}{{BJdA`lcd}{{Aj{AfBId}}}BK`}{{BJdA`lA`lced}{{Aj{AfBId}}}BKbBK`}{{BJdA`lcd}{{Aj{AfBId}}}BKb}{{{BIn{ce}}{Ah{A`}}}{{Aj{{Ah{A`}}g}}}BIjBJn{}}{{BIj{Ah{A`}}}{{Aj{{Ah{A`}}BId}}}}{{BJd{Ah{A`}}{Ah{A`}}ce}{{Aj{{Ah{A`}}BId}}}BKbBK`}{{BJd{Ah{A`}}ce}{{Aj{{Ah{A`}}BId}}}BKbBK`}{c{{Aj{e}}}{}{}}00000{cAn{}}009{{{BIn{cBJb}}g}{{BIn{cBJb}}}BIjL`{{Bh{}{{Bd{e}}}}}}{{{BIn{cBIl}}g}{{BIn{cBIl}}}BJ`L`{{Bh{}{{Bd{e}}}}}}{{{BIn{AJjc}}{Bn{e}}}{{BKd{AJjec}}}BKfCb}{{{BIn{cBJb}}g}{{BIn{cBJb}}}BIjKn{{Bh{}{{Bd{e}}}}}}{{{BIn{cBIl}}g}{{BIn{cBIl}}}BJ`{L`Kn}{{Bh{}{{Bd{e}}}}}}04{{{BIn{cBIl}}{n{g}}{n{k}}{n{o}}{n{Ac}}{n{Ag}}{n{Ak}}}{{BIn{cBIl}}}BJ`L`{{Bh{}{{Bd{e}}}}}{L`Kn}{{Bh{}{{Bd{i}}}}}{L`Kn}{{Bh{}{{Bd{m}}}}}{L`Kn}{{Bh{}{{Bd{Aa}}}}}{L`Kn}{{Bh{}{{Bd{Ae}}}}}L`{{Bh{}{{Bd{Ai}}}}}}{{{BIn{cBJb}}{n{g}}{n{k}}{n{o}}{n{Ac}}}{{BIn{cBJb}}}BIjL`{{Bh{}{{Bd{e}}}}}L`{{Bh{}{{Bd{i}}}}}Kn{{Bh{}{{Bd{m}}}}}L`{{Bh{}{{Bd{Aa}}}}}}6522{{{BJf{}{{ANb{c}}}}BIhBJhBJjA`{Ah{A`}}}{{Aj{Afc}}}{}}{{{BIn{ce}}BIhBJhBJjA`{Ah{A`}}}{{Aj{Afg}}}BIjBJl{}}{{{BIn{ce}}{Ah{A`}}}{{Aj{Afg}}}BIjBJn{}}{{BIjA`}{{Ab{AfBId}}}}{{BIj{Ah{A`}}}{{Aj{AfBId}}}}{{BJd{Ah{A`}}c}{{Aj{{Ah{A`}}BId}}}BKb}{{BIjBJhBJjA`{Ah{A`}}}{{Aj{AfBId}}}}````{ce{}{}}00000{{{BKd{ceg}}GhGd}AfBJdCbBKf}{{{BKd{ceg}}i}{{Aj{{BKh{ceig}}BId}}}BJdCbBJn{{Cn{}{{Cj{A`}}}}}}{{{BKd{ceg}}ik}{{Aj{{BKj{cekig}}BId}}}BJdCbBJn{{Cl{}{{Cj{A`}}}}}{{Cn{}{{Cj{A`}}}}}}{{{BKd{ceg}}i}{{Aj{{BKh{ceig}}BId}}}BJdCbBJn{{Cl{}{{Cj{A`}}}}}}{{{BKj{cegik}}}AfBJdCb{}{}BKf}{{{BKh{cegi}}}AfBJdCb{}BKf}{{{BKd{ceg}}f}h{}CbBKf}{cc{}}00888{{{BKj{cegik}}}dBJdCb{}{}BKf}{{{BKh{cegi}}}dBJdCb{}BKf}{{{BKd{ceg}}BIhBJhBJjA`i}{{Aj{{BKh{ceig}}BId}}}BJdCbBJl{{Cn{}{{Cj{A`}}}}}}{{{BKd{ceg}}{Ah{A`}}}{{Aj{{Ah{A`}}i}}}BJdCbBJn{}}{c{{Aj{e}}}{}{}}00000{cAn{}}00{{{BKj{cegik}}}{{Aj{{D`{gi{BKd{cek}}}}{D`{Chgi{BKd{cek}}}}}}}BJdCb{}{}BKf}{{{BKh{cegi}}}{{Aj{{D`{g{BKd{cei}}}}{D`{Chg{BKd{cei}}}}}}}BJdCb{}BKf}{{BKl{Bn{c}}}{{BKd{AJjce}}}CbBKf}{{{BKd{ceg}}{Ah{A`}}}{{Aj{Afi}}}BJdCbBJn{}}{{{BKd{ceg}}BIhBJhBJjA`i}{{Aj{{BKh{ceig}}BId}}}BJdCbBJl{{Cl{}{{Cj{A`}}}}}}``````{ce{}{}}0{BKnAf}{BL`Kj}`{BKnIb}2{BL`Af}{BL`{{Aj{AfBId}}}}{cc{}}26{BL`d}{BL`Kl}6{{eimAaAeBIf}{{BLb{cBJb}}}BL`{{Bh{}{{Bd{c}}}}}Kn{{Bh{}{{Bd{g}}}}}Kn{{Bh{}{{Bd{k}}}}}L`{{Bh{}{{Bd{o}}}}}Kn{{Bh{}{{Bd{Ac}}}}}}`{BL`ALf}8{{BL`BIf}BL`}7{BL`A`}{{BKnA`lc}{{Aj{AfBId}}}BK`}{{BKnA`lA`lce}{{Aj{AfBId}}}BKbBK`}{{BKnA`lc}{{Aj{AfBId}}}BKb}{c{{Aj{e}}}{}{}}0{cAn{}}{{{BLb{AJjBJb}}{Bn{c}}}{{BLd{AJjc}}}Cb}`````{ce{}{}}0000000{{{BLd{ce}}g}{{Aj{{BLf{ceg}}BId}}}BKnCb{{Cn{}{{Cj{A`}}}}}}{{{BLd{ce}}gi}{{Aj{{BLh{ceig}}BId}}}BKnCb{{Cl{}{{Cj{A`}}}}}{{Cn{}{{Cj{A`}}}}}}{{{BLd{ce}}g}{{Aj{{BLj{ceg}}BId}}}BKnCb{{Cl{}{{Cj{A`}}}}}}{{{BLh{cegi}}}AfBKnCb{}{}}{{{BLf{ceg}}}AfBKnCb{}}{{{BLj{ceg}}}AfBKnCb{}}{{{BLd{ce}}f}h{}Cb}{cc{}}0008888{{{BLh{cegi}}}dBKnCb{}{}}{{{BLf{ceg}}}dBKnCb{}}{{{BLj{ceg}}}dBKnCb{}}>>>>>>>>===={{{BLh{cegi}}}{{Aj{{D`{gi{BLd{ce}}}}{D`{Chgi{BLd{ce}}}}}}}BKnCb{}{}}{{{BLf{ceg}}}{{Aj{{D`{g{BLd{ce}}}}{D`{Chg{BLd{ce}}}}}}}BKnCb{}}{{{BLj{ceg}}}{{Aj{{D`{g{BLd{ce}}}}{D`{Chg{BLd{ce}}}}}}}BKnCb{}}{{BLl{Bn{c}}}{{BLd{AJjc}}}Cb}``````````````````````````````````````{BLnAf}{BM`Af}{ce{}{}}000000000000000`{Fnc{}}`{{BLnBMb}Af}{{BM`BMb}Af}10========5433333333`{{BMdBMf}Af}06565`{{{BMj{}{{BMh{c}}}}}c{}}{c{{Aj{e}}}{}{}}000000000000000{cAn{}}0000000`````````77777777{{{BMl{c}}}Af{}}{{}{{BMl{c}}}{}}00{{{BMl{c}}d}Af{}}{{BMnf}h}{{BN`f}h}{{{BMl{c}}f}hBNb}{cc{}}000>>>>{{{BMl{BMn}}}{{BMl{BN`}}}}{{{BMl{BN`}}}{{BMl{BMn}}}}{cBNd{{Bh{}{{Bd{AJn}}}}}}{{}AMj}{{{BMl{BN`}}BNf}Af}{{{BMl{BMn}}AMj}Af}>>>>>>>>====``````````{ce{}{}}000000000{{{BNh{c}}}{{Aj{AfBNj}}}BNl}{BNlAf}{{{BNn{c}}}AfBO`}{BNjBNj}{{}Af}0{{}{{BOb{c}}}BO`}{{{BNh{c}}}eBNl{}}0{{{BOb{c}}}AfBO`}0{BNlFh}{{{BNn{c}}}FhBO`}287{{BNjBNj}d}3{{BNjf}h}{{{BNh{c}}}cBNl}{cc{}}0000>>>>>{BNld}{{{BNn{c}}}dBO`}1010>={{BNlAMj}Af}{{{BNn{c}}AMj}AfBO`}{{eGd}{{BOd{c}}}BO`{{Bh{}{{Bd{c}}}}}}{{cGh}{{BNh{c}}}BNl}>{BNlAMj}{{{BNn{c}}}AMjBO`}{{}ALh}{BNlAf}{{{BNn{c}}}AfBO`}{{BNld}Af}{{{BNn{c}}d}AfBO`}101010{{BNlDf}Af}{{{BNn{c}}Df}AfBO`}{dAf}{{{BNh{c}}g}AfBNl{}{{Gl{e}}}}{{{BOb{c}}g}AfBO`{}{{Gl{e}}}}`{c{{Aj{e}}}{}{}}000000000{cAn{}}0000:9{{{BNh{c}}}{{Ab{AfBBj}}}BNl}``````````{ce{}{}}0{AEdAEd}{{}AEd}{{AEdf}{{Aj{AfALd}}}}{cc{}}`4``````````````````````````776``````````````````444444444444{{{BOf{c}}}AfBOh}{BOjBOj}{BOlBOl}{BOj{{Ah{A`}}}}{BOjl}{{BOlBOl}d}`{{BOjf}h}{{BOlf}h}888888{BOjBOn}======{{{BOf{c}}}dBOh}{BOjd}0{BOlC`}{{eimGdCb}{{Cd{c}}}BOh{{Bh{}{{Bd{c}}}}}L`{{Bh{}{{Bd{g}}}}}Kn{{Bh{}{{Bd{k}}}}}}{{c{Ah{A`}}}{{n{BOj}}}{{Gl{BOn}}}}{{cl}{{n{BOj}}}{{Gl{BOn}}}}{{{BOf{c}}}A`BOh}{{{BOf{c}}}{{Ab{eg}}}BOh{}{}}1{BOhALj}{{{Cd{c}}A`}AfBOh}{{{Cd{c}}e}AfBOhCf}{{{Cd{c}}}{{BOf{c}}}BOh}{{{BOf{c}}}{{Cd{c}}}BOh}`{{{BOf{c}}e}{{Ab{{n{e}}g}}}BOh{}{}}7`{c{{Aj{e}}}{}{}}00000000000``{cAn{}}00000``````````{ce{}{}}000000000{{ChCh}d}{CfCh}{{Chf}h}{cc{}}000044444{{CjCj{Bj{Cj}}}Cl}{{CjCj}Cn}{{CjCjCjCjCj}CA`}{{{Bj{Cj}}}CAb}{{CAdCAddd{Bj{A`}}{Bj{A`}}}Cl}{{CAfCAfdd}Cn}{{CAdCAdddA`A`CAdCAddd}CA`}{{{Bj{Df}}{Bj{Df}}}CAb}{Cf{{Bj{A`}}}}{Cl{{Bj{A`}}}}{Cn{{Bj{A`}}}}{CA`{{Bj{A`}}}}{CAb{{Bj{A`}}}}{c{{Aj{e}}}{}{}}000000000{cAn{}}0000`````````{{{CAh{c}}}dCAj}{ce{}{}}00000000000{{{CAh{c}}CAl}{{CAh{c}}}CAj}{CAnCAn}`{{CB`KlKjKjKl}Af}{{{CBb{cegi}}KlKjKjKl}AfL`KnKnL`}{{{CBd{ce}}KlKjKjKl}AfL`Kn}{{}Kj}{{}Af}0{{{CBf{c}}{Ah{A`}}}lCAj}1{{CAnCAn}d}{{{CAh{c}}}{{Ab{Afe}}}CAj{}}{{{CBh{c}}}{{Ab{Afe}}}CAj{}}{{CAnf}h}{cc{}}00000{{}Df}0>>>>>>{{}d}0{{{CAh{c}}}AfCAj}00{{eimAa}{{CBb{cgko}}}L`{{Bh{}{{Bd{c}}}}}Kn{{Bh{}{{Bd{g}}}}}Kn{{Bh{}{{Bd{k}}}}}L`{{Bh{}{{Bd{o}}}}}}{{eGd}{{CAh{c}}}CAj{{Bh{}{{Bd{c}}}}}}{{ei}{{CBd{cg}}}L`{{Bh{}{{Bd{c}}}}}Kn{{Bh{}{{Bd{g}}}}}}{{eCBj{n{g}}Gd}{{CAh{c}}}CAj{{Bh{}{{Bd{c}}}}}CB`}{{{CAh{c}}}{{Ab{A`e}}}CAj{}}{{{CBf{c}}}{{Ab{A`e}}}CAj{}}{{}ALl}7{{}Af}88{{}Kl}`{{{CAh{c}}}dCAj}{{}Kj}{{{CAh{c}}CBl}AfCAj}{{{CAh{c}}Df}{{Aj{AfCAn}}}CAj}{{{CAh{c}}{n{A`}}}{{Aj{AfCAn}}}CAj}{{{CAh{c}}}{{D`{{CBh{c}}{CBf{c}}}}}CAj}{c{{Aj{e}}}{}{}}00000000000`67{cAn{}}00000{{}l}{{{CAh{c}}}AfCAj}00{{{CAh{c}}A`}{{Ab{Afe}}}CAj{}}{{{CBh{c}}A`}{{Ab{Afe}}}CAj{}}{{{CAh{c}}{Ah{A`}}}{{Aj{lCAn}}}CAj}{{{CBh{c}}{Ah{A`}}}{{Aj{lCAn}}}CAj}{{{CAh{c}}BC`}hCAj}{{{CBh{c}}BC`}hCAj}```````````````{{CBjFh}CBj}`{ce{}{}}000000000`{CBnCBn}{CC`CC`}{CAlCAl}{CBjCBj}`{{CBjCBn}CBj}`{{}CBj}{{CBnCBn}d}{{CC`CC`}d}{{CAlCAl}d}{{CBnf}h}{{CC`f}h}{{CAlf}h}{{CBjf}h}{cc{}}0000`>>>>>{{{n{Df}}{n{Df}}{n{Df}}A`{n{A`}}}CBl}`;;;``{{CBjCAl}CBj}`{CBjA`}{c{{Aj{e}}}{}{}}000000000{cAn{}}0000````{ce{}{}}00000{{}Af}0{{CCb{Ah{A`}}}l}{CCd{{Ab{Afc}}}{}}{CCf{{Ab{Afc}}}{}}{CCd{{Aj{AfAAl}}}}{CCf{{Aj{AfAAl}}}}{CCd{{Ab{AfAAl}}}}{CCf{{Ab{AfAAl}}}}>>>888{CCdAf}{CCbAf}{cCCd{{Bh{}{{Bd{AKn}}}}}}{CCd{{Ab{A`c}}}{}}{CCb{{Ab{A`c}}}{}}{CCd{{Ab{A`AAl}}}}{CCb{{Ab{A`AAl}}}}{{}ALn}76{CCdd}{CCbd}{CCd{{D`{CCfCCb}}}}{c{{Aj{e}}}{}{}}00000{cAn{}}00<;{{CCdA`}{{Ab{Afc}}}{}}{{CCfA`}{{Ab{Afc}}}{}}{{CCdA`}{{Ab{AfAAl}}}}{{CCfA`}{{Ab{AfAAl}}}}{{CCd{Ah{A`}}}{{Aj{AfAAl}}}}{{CCf{Ah{A`}}}{{Aj{AfAAl}}}}{{CCdBC`}h}{{CCfBC`}h}","c":[3407,3408,3409,3469,3471,3499,3501,3508],"p":[[6,"Cpu",0],[1,"bool"],[5,"Formatter",5982],[8,"Result",5982],[5,"FlashSafeDma",0],[1,"usize"],[6,"Option",5983],[1,"u8"],[8,"Result",5984],[10,"_embedded_hal_spi_FullDuplex",3355],[1,"unit"],[1,"slice"],[6,"Result",5985],[10,"_embedded_hal_blocking_spi_Transfer",3355],[5,"TypeId",5986],[10,"_embedded_hal_blocking_spi_Write",3355],[5,"Aes",81],[17,"P"],[5,"AES",2612],[10,"Peripheral",2594],[1,"array"],[6,"Mode",81],[5,"Channel",380],[5,"AesDma",125],[10,"ChannelTypes",380],[5,"AesDmaTransferRxTx",125],[6,"CipherMode",125],[6,"DmaError",380],[17,"Word"],[10,"_embedded_dma_ReadBuffer",3355],[10,"_embedded_dma_WriteBuffer",3355],[1,"tuple"],[10,"WithDmaAes",125],[10,"AdcCalScheme",170],[1,"u16"],[5,"AdcCalBasic",170],[5,"AdcCalCurve",170],[10,"AdcHasLineCal",170],[10,"AdcHasCurveCal",170],[5,"AdcCalLine",170],[6,"Attenuation",170],[6,"AdcCalSource",170],[10,"Clone",5987],[6,"Resolution",170],[5,"AdcConfig",170],[5,"AdcPin",170],[10,"AdcChannel",170],[5,"ADC",170],[17,"ID"],[10,"Channel",5988],[5,"DebugAssist",289],[1,"u32"],[5,"ASSIST_DEBUG",2612],[5,"ClockControl",312],[5,"SystemClockControl",5279],[6,"CpuClock",312],[6,"XtalClock",312],[5,"Clocks",312],[10,"Clock",312],[8,"HertzU32",5989],[5,"Delay",366],[10,"Into",5990],[10,"RxPrivate",380],[10,"TxPrivate",380],[5,"ChannelRx",380],[10,"RegisterAccess",380],[10,"RxChannel",380],[5,"ChannelTx",380],[10,"TxChannel",380],[5,"DmaDescriptorFlags",380],[5,"DmaDescriptor",380],[6,"DmaPriority",380],[6,"DmaPeripheral",380],[5,"ChannelCreator0",380],[5,"Channel0",380],[5,"ChannelCreator1",380],[5,"Channel1",380],[5,"ChannelCreator2",380],[5,"Channel2",380],[10,"DmaTransfer",380],[10,"DmaTransferRxTx",380],[5,"Dma",380],[5,"DMA",2612],[17,"Output"],[10,"FnOnce",5991],[5,"EfuseField",916],[10,"Sized",5992],[10,"RTCPin",1119],[5,"GpioPin",1119],[10,"Pin",1119],[5,"AnyPin",1119],[6,"Event",1119],[6,"InputSignal",1119],[6,"OutputSignal",1119],[10,"InputPin",1119],[10,"OutputPin",1119],[8,"Gpio0",1119],[8,"Gpio1",1119],[8,"Gpio2",1119],[8,"Gpio3",1119],[8,"Gpio4",1119],[8,"Gpio5",1119],[8,"Gpio6",1119],[8,"Gpio7",1119],[8,"Gpio8",1119],[8,"Gpio9",1119],[8,"Gpio10",1119],[8,"Gpio11",1119],[8,"Gpio12",1119],[8,"Gpio13",1119],[8,"Gpio14",1119],[8,"Gpio15",1119],[8,"Gpio16",1119],[8,"Gpio17",1119],[8,"Gpio18",1119],[8,"Gpio19",1119],[8,"Gpio20",1119],[8,"Gpio21",1119],[6,"AlternateFunction",1119],[6,"RtcFunction",1119],[5,"Unknown",1119],[5,"PullDown",1119],[5,"Input",1119],[5,"Floating",1119],[5,"PullUp",1119],[5,"InvertedInput",1119],[5,"OpenDrain",1119],[5,"Output",1119],[5,"PushPull",1119],[5,"InvertedOutput",1119],[5,"Analog",1119],[5,"Alternate",1119],[5,"GPIO",2612],[5,"IO_MUX",2612],[5,"IO",1119],[10,"RTCPinWithResistors",1119],[6,"DriveStrength",1119],[6,"Error",1961],[6,"HmacPurpose",1961],[6,"KeyId",1961],[5,"Hmac",1961],[6,"Infallible",5990],[5,"HMAC",2612],[5,"PeripheralRef",2594],[10,"Instance",2019],[6,"Error",2019],[5,"I2C",2019],[17,"Item"],[8,"COMD",5993],[10,"Iterator",5994],[5,"RegisterBlock",5993],[5,"I2sWriteDmaTransfer",2078],[10,"RegisterAccess",2078],[5,"I2sReadDmaTransfer",2078],[6,"DataFormat",2078],[6,"Error",2078],[6,"Standard",2078],[5,"I2sTx",2078],[5,"I2sRx",2078],[5,"I2s",2078],[10,"I2sRead",2078],[10,"I2sReadDma",2078],[10,"I2sWrite",2078],[10,"I2sWriteDma",2078],[6,"CpuInterrupt",2201],[6,"Error",2201],[6,"Interrupt",2612],[6,"Priority",2201],[1,"u128"],[5,"TrapFrame",5542],[6,"InterruptKind",2201],[6,"LSGlobalClkSource",2349],[5,"LEDC",2349],[6,"Number",2384],[5,"Channel",2384],[10,"TimerSpeed",2486],[6,"Number",2486],[5,"Timer",2486],[5,"LEDC",2612],[6,"FadeError",2384],[6,"Error",2384],[10,"ChannelIFace",2384],[5,"Config",2461],[10,"ChannelHW",2384],[5,"LowSpeed",2349],[6,"PinConfig",2461],[6,"Error",2486],[6,"LSClockSource",2486],[10,"TimerIFace",2486],[5,"Config",2557],[10,"TimerHW",2486],[6,"Duty",2557],[5,"RegisterBlock",5995],[5,"ADC1",2612],[5,"ADC2",2612],[5,"APB_CTRL",2612],[5,"BT",2612],[5,"DS",2612],[5,"EFUSE",2612],[5,"EXTMEM",2612],[5,"GPIO_SD",2612],[5,"I2C0",2612],[5,"I2S0",2612],[5,"INTERRUPT_CORE0",2612],[5,"LPWR",2612],[5,"RMT",2612],[5,"RNG",2612],[5,"RSA",2612],[5,"SENSITIVE",2612],[5,"SHA",2612],[5,"SPI0",2612],[5,"SPI1",2612],[5,"SPI2",2612],[5,"SYSTEM",2612],[5,"SYSTIMER",2612],[5,"TIMG0",2612],[5,"TIMG1",2612],[5,"TWAI0",2612],[5,"UART0",2612],[5,"UART1",2612],[5,"UHCI0",2612],[5,"UHCI1",2612],[5,"USB_DEVICE",2612],[5,"WIFI",2612],[5,"XTS_AES",2612],[5,"Error",5982],[5,"RegisterBlock",5996],[5,"RegisterBlock",5997],[5,"RegisterBlock",5998],[5,"RegisterBlock",5999],[5,"RegisterBlock",6000],[5,"Peripherals",2612],[5,"TryFromInterruptError",6001],[10,"_fugit_RateExtU32",3355],[5,"Rate",6002],[10,"_fugit_RateExtU64",3355],[1,"u64"],[10,"_embedded_dma_ReadTarget",3355],[10,"_embedded_dma_Word",3355],[10,"_embedded_dma_WriteTarget",3355],[17,"Error"],[10,"_embedded_hal_blocking_serial_Write",3355],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"_embedded_hal_Capture",3355],[6,"Error",5984],[17,"Count"],[10,"_embedded_hal_Qei",3355],[10,"_embedded_hal_blocking_delay_DelayMs",3355],[10,"_embedded_hal_blocking_delay_DelayUs",3355],[6,"Direction",6003],[10,"_embedded_hal_watchdog_WatchdogDisable",3355],[17,"Duty"],[10,"_embedded_hal_Pwm",3355],[10,"_embedded_hal_PwmPin",3355],[10,"_embedded_hal_watchdog_Watchdog",3355],[10,"_embedded_hal_serial_Write",3355],[10,"_fugit_ExtU32",3355],[5,"Duration",6004],[10,"_fugit_ExtU64",3355],[10,"_embedded_hal_digital_InputPin",3355],[10,"_embedded_hal_digital_v2_InputPin",3355],[10,"_embedded_hal_digital_v2_StatefulOutputPin",3355],[10,"_embedded_hal_adc_OneShot",3355],[10,"_embedded_hal_blocking_i2c_Read",3355],[10,"AddressMode",6005],[10,"_embedded_hal_blocking_rng_Read",3355],[10,"_embedded_hal_serial_Read",3355],[10,"_embedded_hal_digital_OutputPin",3355],[10,"_embedded_hal_digital_v2_OutputPin",3355],[6,"PinState",6006],[10,"_embedded_hal_timer_CountDown",3355],[10,"_embedded_hal_watchdog_WatchdogEnable",3355],[10,"_embedded_hal_digital_ToggleableOutputPin",3355],[10,"_embedded_hal_digital_v2_ToggleableOutputPin",3355],[6,"Void",6007],[10,"_embedded_hal_blocking_i2c_Write",3355],[10,"_embedded_hal_blocking_i2c_WriteRead",3355],[1,"str"],[6,"SleepSource",3518],[6,"SocResetReason",4549],[6,"Error",3545],[5,"PulseCode",3545],[5,"TxChannelConfig",3545],[5,"RxChannelConfig",3545],[10,"TxChannelCreator",3545],[10,"TxChannel",3545],[10,"RxChannelCreator",3545],[10,"RxChannel",3545],[5,"Channel",3545],[5,"ContinuousTxTransaction",3545],[5,"Rmt",3545],[5,"RxTransaction",3545],[10,"From",5990],[10,"Copy",5992],[5,"SingleShotTxTransaction",3545],[10,"RngCore",6008],[5,"Rng",3673],[5,"Error",6009],[5,"Context",3698],[5,"Digest",3698],[10,"AsRef",5990],[10,"Hasher",6010],[5,"Rsa",3730],[5,"RsaModularExponentiation",3730],[17,"InputType"],[10,"RsaMode",3730],[5,"RsaModularMultiplication",3730],[5,"RsaMultiplication",3730],[10,"Multi",3730],[17,"OutputType"],[5,"Rwdt",4549],[6,"RtcSlowClock",4549],[5,"Swd",4549],[5,"Rtc",4549],[5,"RtcSleepConfig",4657],[10,"WakeSource",4657],[1,"never"],[5,"WakeTriggers",4657],[5,"RtcioWakeupSource",4657],[5,"TimerWakeupSource",4657],[5,"RtcConfig",4657],[5,"RtcInitConfig",4657],[6,"WakeupLevel",4657],[6,"Error",4657],[5,"Duration",6011],[6,"ShaMode",4912],[5,"Sha",4912],[6,"Error",4939],[6,"SpiMode",4939],[6,"SpiDataMode",4939],[10,"Instance",5006],[5,"HalfDuplexMode",4939],[5,"Spi",5006],[10,"ExtendedInstance",5006],[5,"FullDuplexMode",4939],[10,"InstanceDma",5006],[10,"HalfDuplexReadWrite",5006],[6,"Command",5006],[6,"Address",5006],[10,"IsHalfDuplex",4939],[10,"IsFullDuplex",4939],[10,"Rx",380],[10,"Tx",380],[5,"SpiDma",5153],[10,"DuplexMode",4939],[5,"SpiDmaTransfer",5153],[5,"SpiDmaTransferRxTx",5153],[10,"WithDmaSpi2",5153],[10,"InstanceDma",5197],[10,"Instance",5197],[5,"Spi",5197],[5,"SpiDma",5229],[5,"SpiDmaTransferRx",5229],[5,"SpiDmaTransferRxTx",5229],[5,"SpiDmaTransferTx",5229],[10,"WithDmaSpi2",5229],[10,"RadioClockController",5279],[5,"RadioClockControl",5279],[6,"RadioPeripherals",5279],[5,"SoftwareInterruptControl",5279],[6,"SoftwareInterrupt",5279],[17,"Parts"],[10,"SystemExt",5279],[5,"Alarm",5390],[5,"Target",5390],[5,"Periodic",5390],[10,"Debug",5982],[5,"SystemTimer",5390],[8,"MicrosDurationU32",5989],[5,"Timer",5441],[6,"Error",5441],[10,"Instance",5441],[5,"Timer0",5441],[10,"TimerGroupInstance",5441],[5,"Wdt",5441],[5,"TimerGroup",5441],[5,"Twai",5588],[10,"Instance",5588],[5,"EspTwaiFrame",5588],[6,"EspTwaiError",5588],[6,"Id",6012],[6,"ErrorKind",6013],[6,"BaudRate",5588],[5,"TwaiConfiguration",5588],[10,"Filter",5679],[6,"FilterType",5679],[8,"BitFilter",5679],[5,"SingleStandardFilter",5679],[5,"SingleExtendedFilter",5679],[5,"DualStandardFilter",5679],[5,"DualExtendedFilter",5679],[5,"StandardId",6012],[5,"ExtendedId",6012],[5,"Uart",5740],[10,"Instance",5740],[6,"StopBits",5846],[6,"Error",5740],[10,"UartPins",5740],[5,"AllPins",5740],[5,"TxRxPins",5740],[5,"UartRx",5740],[5,"UartTx",5740],[5,"Config",5846],[5,"AtCmdConfig",5846],[6,"DataBits",5846],[6,"Parity",5846],[5,"UsbSerialJtagRx",5925],[5,"UsbSerialJtag",5925],[5,"UsbSerialJtagTx",5925],[10,"AesFlavour",81],[5,"Aes128",81],[5,"Aes256",81],[5,"Channel0TxImpl",380],[5,"Channel0RxImpl",380],[5,"SuitablePeripheral0",380],[5,"Channel1TxImpl",380],[5,"Channel1RxImpl",380],[5,"SuitablePeripheral1",380],[5,"Channel2TxImpl",380],[5,"Channel2RxImpl",380],[5,"SuitablePeripheral2",380],[5,"Efuse",916],[10,"GpioProperties",1119],[5,"RTCInput",1119],[5,"RTCOutput",1119],[5,"Gpio0Signals",1119],[5,"Gpio1Signals",1119],[5,"Gpio2Signals",1119],[5,"Gpio3Signals",1119],[5,"Gpio4Signals",1119],[5,"Gpio5Signals",1119],[5,"Gpio6Signals",1119],[5,"Gpio7Signals",1119],[5,"Gpio8Signals",1119],[5,"Gpio9Signals",1119],[5,"Gpio10Signals",1119],[5,"Gpio11Signals",1119],[5,"Gpio12Signals",1119],[5,"Gpio13Signals",1119],[5,"Gpio14Signals",1119],[5,"Gpio15Signals",1119],[5,"Gpio16Signals",1119],[5,"Gpio17Signals",1119],[5,"Gpio18Signals",1119],[5,"Gpio19Signals",1119],[5,"Gpio20Signals",1119],[5,"Gpio21Signals",1119],[5,"Pins",1119],[5,"Op32",3781],[5,"Op64",3781],[5,"Op96",3781],[5,"Op128",3781],[5,"Op160",3781],[5,"Op192",3781],[5,"Op224",3781],[5,"Op256",3781],[5,"Op288",3781],[5,"Op320",3781],[5,"Op352",3781],[5,"Op384",3781],[5,"Op416",3781],[5,"Op448",3781],[5,"Op480",3781],[5,"Op512",3781],[5,"Op544",3781],[5,"Op576",3781],[5,"Op608",3781],[5,"Op640",3781],[5,"Op672",3781],[5,"Op704",3781],[5,"Op736",3781],[5,"Op768",3781],[5,"Op800",3781],[5,"Op832",3781],[5,"Op864",3781],[5,"Op896",3781],[5,"Op928",3781],[5,"Op960",3781],[5,"Op992",3781],[5,"Op1024",3781],[5,"Op1056",3781],[5,"Op1088",3781],[5,"Op1120",3781],[5,"Op1152",3781],[5,"Op1184",3781],[5,"Op1216",3781],[5,"Op1248",3781],[5,"Op1280",3781],[5,"Op1312",3781],[5,"Op1344",3781],[5,"Op1376",3781],[5,"Op1408",3781],[5,"Op1440",3781],[5,"Op1472",3781],[5,"Op1504",3781],[5,"Op1536",3781],[5,"Op1568",3781],[5,"Op1600",3781],[5,"Op1632",3781],[5,"Op1664",3781],[5,"Op1696",3781],[5,"Op1728",3781],[5,"Op1760",3781],[5,"Op1792",3781],[5,"Op1824",3781],[5,"Op1856",3781],[5,"Op1888",3781],[5,"Op1920",3781],[5,"Op1952",3781],[5,"Op1984",3781],[5,"Op2016",3781],[5,"Op2048",3781],[5,"Op2080",3781],[5,"Op2112",3781],[5,"Op2144",3781],[5,"Op2176",3781],[5,"Op2208",3781],[5,"Op2240",3781],[5,"Op2272",3781],[5,"Op2304",3781],[5,"Op2336",3781],[5,"Op2368",3781],[5,"Op2400",3781],[5,"Op2432",3781],[5,"Op2464",3781],[5,"Op2496",3781],[5,"Op2528",3781],[5,"Op2560",3781],[5,"Op2592",3781],[5,"Op2624",3781],[5,"Op2656",3781],[5,"Op2688",3781],[5,"Op2720",3781],[5,"Op2752",3781],[5,"Op2784",3781],[5,"Op2816",3781],[5,"Op2848",3781],[5,"Op2880",3781],[5,"Op2912",3781],[5,"Op2944",3781],[5,"Op2976",3781],[5,"Op3008",3781],[5,"Op3040",3781],[5,"Op3072",3781],[5,"RtcClock",4549],[6,"Peripheral",5279],[5,"CpuControl",5279],[5,"SystemParts",5279],[5,"TimingConfig",5588],[10,"Instance",5925]],"b":[[1347,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[1348,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[1349,"impl-RTCPin-for-GpioPin%3CMODE,+3%3E"],[1350,"impl-RTCPin-for-GpioPin%3CMODE,+5%3E"],[1351,"impl-RTCPin-for-GpioPin%3CMODE,+1%3E"],[1352,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[1473,"impl-GpioPin%3CMODE,+4%3E"],[1474,"impl-GpioPin%3CMODE,+21%3E"],[1475,"impl-GpioPin%3CMODE,+1%3E"],[1476,"impl-GpioPin%3CMODE,+10%3E"],[1477,"impl-GpioPin%3CMODE,+14%3E"],[1478,"impl-GpioPin%3CMODE,+15%3E"],[1479,"impl-GpioPin%3CMODE,+2%3E"],[1480,"impl-GpioPin%3CMODE,+7%3E"],[1481,"impl-GpioPin%3CMODE,+17%3E"],[1482,"impl-GpioPin%3CMODE,+3%3E"],[1483,"impl-GpioPin%3CMODE,+11%3E"],[1484,"impl-GpioPin%3CMODE,+18%3E"],[1485,"impl-GpioPin%3CMODE,+19%3E"],[1486,"impl-GpioPin%3CMODE,+12%3E"],[1487,"impl-GpioPin%3CMODE,+13%3E"],[1488,"impl-GpioPin%3CMODE,+6%3E"],[1489,"impl-GpioPin%3CMODE,+20%3E"],[1490,"impl-GpioPin%3CMODE,+0%3E"],[1491,"impl-GpioPin%3CMODE,+5%3E"],[1492,"impl-GpioPin%3CMODE,+9%3E"],[1493,"impl-GpioPin%3CMODE,+16%3E"],[1494,"impl-GpioPin%3CMODE,+8%3E"],[1558,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullDown%3E,+GPIONUM%3E"],[1559,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CFloating%3E,+GPIONUM%3E"],[1560,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullUp%3E,+GPIONUM%3E"],[1561,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullDown%3E,+GPIONUM%3E"],[1562,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1563,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CFloating%3E,+GPIONUM%3E"],[1564,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3CPushPull%3E,+GPIONUM%3E"],[1565,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3CPushPull%3E,+GPIONUM%3E"],[1566,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3COpenDrain%3E,+GPIONUM%3E"],[1567,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CAnalog,+GPIONUM%3E"],[1568,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullUp%3E,+GPIONUM%3E"],[1599,"impl-From%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE%3E"],[1600,"impl-From%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE%3E"],[1601,"impl-From%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE%3E"],[1602,"impl-From%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE%3E"],[1603,"impl-From%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE%3E"],[1604,"impl-From%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE%3E"],[1605,"impl-From%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE%3E"],[1606,"impl-From%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE%3E"],[1607,"impl-From%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE%3E"],[1608,"impl-From%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE%3E"],[1609,"impl-From%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE%3E"],[1610,"impl-From%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE%3E"],[1611,"impl-From%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE%3E"],[1612,"impl-From%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE%3E"],[1613,"impl-From%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE%3E"],[1614,"impl-From%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE%3E"],[1615,"impl-From%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE%3E"],[1616,"impl-From%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE%3E"],[1617,"impl-From%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE%3E"],[1618,"impl-From%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE%3E"],[1620,"impl-From%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE%3E"],[1621,"impl-From%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE%3E"],[1622,"impl-From%3CAnyPin%3CMODE,+TYPE%3E%3E-for-AnyPin%3CMODE%3E"],[1709,"impl-AnyPin%3CMODE,+InputOutputPinType%3E"],[1710,"impl-AnyPin%3CMODE,+InputOnlyAnalogPinType%3E"],[1711,"impl-AnyPin%3CMODE,+InputOutputAnalogPinType%3E"],[1721,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1722,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1733,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1734,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1751,"impl-RTCPin-for-GpioPin%3CMODE,+0%3E"],[1752,"impl-RTCPin-for-GpioPin%3CMODE,+4%3E"],[1753,"impl-RTCPin-for-GpioPin%3CMODE,+2%3E"],[1754,"impl-RTCPin-for-GpioPin%3CMODE,+5%3E"],[1755,"impl-RTCPin-for-GpioPin%3CMODE,+1%3E"],[1756,"impl-RTCPin-for-GpioPin%3CMODE,+3%3E"],[1758,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[1759,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+5%3E"],[1760,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+1%3E"],[1761,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[1762,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[1763,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+3%3E"],[1765,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+4%3E"],[1766,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+2%3E"],[1767,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+5%3E"],[1768,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+3%3E"],[1769,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+0%3E"],[1770,"impl-RTCPinWithResistors-for-GpioPin%3CMODE,+1%3E"],[1890,"impl-TryInto%3CGpioPin%3CMODE,+14%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1891,"impl-TryInto%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1892,"impl-TryInto%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1893,"impl-TryInto%3CGpioPin%3CMODE,+17%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1894,"impl-TryInto%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1895,"impl-TryInto%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1896,"impl-TryInto%3CGpioPin%3CMODE,+15%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1897,"impl-TryInto%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1898,"impl-TryInto%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1899,"impl-TryInto%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1900,"impl-TryInto%3CGpioPin%3CMODE,+11%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1901,"impl-TryInto%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1902,"impl-TryInto%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1903,"impl-TryInto%3CGpioPin%3CMODE,+21%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1904,"impl-TryInto%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1905,"impl-TryInto%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1906,"impl-TryInto%3CGpioPin%3CMODE,+12%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1907,"impl-TryInto%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1908,"impl-TryInto%3CGpioPin%3CMODE,+16%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1909,"impl-TryInto%3CGpioPin%3CMODE,+13%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1910,"impl-TryInto%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1911,"impl-TryInto%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2915,"impl-Instance-for-SPI2"],[2916,"impl-Instance-for-SPI2"],[2989,"impl-Instance-for-SPI2"],[2990,"impl-Instance-for-SPI2"],[3117,"impl-Instance-for-SPI2"],[3118,"impl-Instance-for-SPI2"],[3119,"impl-Instance-for-SPI2"],[3120,"impl-Instance-for-SPI2"],[3157,"impl-Instance-for-SPI2"],[3158,"impl-Instance-for-SPI2"],[3173,"impl-Instance-for-SPI2"],[3174,"impl-Instance-for-SPI2"],[3183,"impl-Instance-for-SPI2"],[3184,"impl-Instance-for-SPI2"],[3713,"impl-UpperHex-for-Digest"],[3714,"impl-LowerHex-for-Digest"],[3715,"impl-Debug-for-Digest"],[3716,"impl-Display-for-Digest"],[4593,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Rwdt"],[4594,"impl-Rwdt"],[4595,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Swd"],[4596,"impl-Swd"],[4600,"impl-_embedded_hal_watchdog_Watchdog-for-Rwdt"],[4601,"impl-Rwdt"],[5072,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5073,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5097,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5098,"impl-_embedded_hal_spi_FullDuplex%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5133,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5134,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5136,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5137,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5138,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5139,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5140,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5141,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5142,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[5143,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[5147,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[5148,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[5192,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-SpiDma%3C\'d,+T,+C,+M%3E"],[5193,"impl-SpiDma%3C\'d,+T,+C,+M%3E"],[5408,"impl-Alarm%3CT,+2%3E"],[5409,"impl-Alarm%3CT,+1%3E"],[5410,"impl-Alarm%3CT,+0%3E"],[5470,"impl-Wdt%3CTG%3E"],[5471,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Wdt%3CTG%3E"]]}],\
["esp_riscv_rt",{"doc":"Minimal startup / runtime for RISC-V CPUs from Espressif","t":"FOOOOOOOONNNNXNNOENOOOOXOEOOOOOOOOOOOOOHHOOOOOOOONNN","n":["TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow_mut","clone","default","entry","fmt","from","gp","interrupt","into","mcause","mstatus","mtval","pc","pre_init","ra","riscv","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","sp","start_rust","start_trap_rust","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_into","type_id"],"q":[[0,"esp_riscv_rt"],[52,"core::fmt"],[53,"core::fmt"],[54,"core::any"]],"d":["Registers saved in trap handler","","","","","","","","","","","","","Attribute to declare the entry point of the program","","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","","","","","Attribute to mark which function will be called at the …","","","","","","","","","","","","","","","","Rust entry point (_start_rust)","Trap entry point rust (_start_trap_rust)","","","","","","","","","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1,1,0,1,1,1,0,1,1,1,1,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,1],"f":"`````````{ce{}{}}0{bb}{{}b}`{{bd}f}{cc{}}``4````````````````````{{hhh}j}{bl}````````{c{{n{e}}}{}{}}0{cA`{}}","c":[],"p":[[5,"TrapFrame",0],[5,"Formatter",52],[8,"Result",52],[1,"usize"],[1,"never"],[1,"unit"],[6,"Result",53],[5,"TypeId",54]],"b":[]}],\
["fugit",{"doc":"<code>fugit</code> provides a comprehensive library of <code>Duration</code> and …","t":"FKKKKIIIIIIMMNNNNFIIIMMNNNNIIIIIIIIIIIIIIIFKKIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNMMNNNNMMNNNNMMNNMMNNNNMMNNMMNNMMNNNNNNNNNNMMNNNNMMNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Duration","ExtU32","ExtU32Ceil","ExtU64","ExtU64Ceil","Hertz","HertzU32","HertzU64","HoursDuration","HoursDurationU32","HoursDurationU64","Hz","Hz","Hz","Hz","Hz","Hz","Instant","Kilohertz","KilohertzU32","KilohertzU64","MHz","MHz","MHz","MHz","MHz","MHz","Megahertz","MegahertzU32","MegahertzU64","MicrosDuration","MicrosDurationU32","MicrosDurationU64","MillisDuration","MillisDurationU32","MillisDurationU64","MinutesDuration","MinutesDurationU32","MinutesDurationU64","NanosDuration","NanosDurationU32","NanosDurationU64","Rate","RateExtU32","RateExtU64","SecsDuration","SecsDurationU32","SecsDurationU64","TimerDuration","TimerDurationU32","TimerDurationU64","TimerInstant","TimerInstantU32","TimerInstantU64","TimerRate","TimerRateU32","TimerRateU64","add","add","add","add","add","add","add","add","add","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","checked_add","checked_add","checked_add","checked_add","checked_add_duration","checked_add_duration","checked_duration_since","checked_duration_since","checked_sub","checked_sub","checked_sub","checked_sub","checked_sub_duration","checked_sub_duration","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","const_cmp","const_cmp","const_eq","const_eq","const_eq","const_eq","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_try_from","const_try_from","const_try_from","const_try_from","const_try_into","const_try_into","const_try_into","const_try_into","convert","convert","convert","convert","div","div","div","div","div","div","div","div","div_assign","div_assign","div_assign","div_assign","duration_since_epoch","duration_since_epoch","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from_duration","from_duration","from_rate","from_rate","from_raw","from_raw","from_ticks","from_ticks","from_ticks","from_ticks","hours","hours","hours","hours","hours_at_least","hours_at_least","hours_at_least","hours_at_least","into","into","into","into_duration","into_duration","into_rate","into_rate","is_zero","is_zero","kHz","kHz","kHz","kHz","kHz","kHz","micros","micros","micros","micros","micros","micros","micros_at_least","micros_at_least","micros_at_least","micros_at_least","millis","millis","millis","millis","millis","millis","millis_at_least","millis_at_least","millis_at_least","millis_at_least","minutes","minutes","minutes","minutes","minutes_at_least","minutes_at_least","minutes_at_least","minutes_at_least","mul","mul","mul","mul","mul_assign","mul_assign","mul_assign","mul_assign","nanos","nanos","nanos","nanos","nanos","nanos","nanos_at_least","nanos_at_least","nanos_at_least","nanos_at_least","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","raw","raw","secs","secs","secs","secs","secs_at_least","secs_at_least","secs_at_least","secs_at_least","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","ticks","ticks","ticks","ticks","to_Hz","to_Hz","to_MHz","to_MHz","to_hours","to_hours","to_kHz","to_kHz","to_micros","to_micros","to_millis","to_millis","to_minutes","to_minutes","to_nanos","to_nanos","to_secs","to_secs","try_from","try_from","try_from","try_from","try_from","try_from_duration","try_from_duration","try_from_rate","try_from_rate","try_into","try_into","try_into","try_into_duration","try_into_duration","try_into_rate","try_into_rate","type_id","type_id","type_id"],"q":[[0,"fugit"],[322,"core::option"],[323,"core::clone"],[324,"core::cmp"],[325,"core::fmt"],[326,"core::fmt"],[327,"core::any"]],"d":["Represents a duration of time.","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u32 Durations …","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u64 Durations …","Alias for hertz rate","Alias for hertz rate (<code>u32</code> backing storage)","Alias for hertz rate (<code>u64</code> backing storage)","Alias for hours duration","Alias for hours duration (<code>u32</code> backing storage)","Alias for hours duration (<code>u64</code> backing storage)","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Represents an instant in time.","Alias for kilohertz rate","Alias for kilohertz rate (<code>u32</code> backing storage)","Alias for kilohertz rate (<code>u64</code> backing storage)","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Alias for megahertz rate","Alias for megahertz rate (<code>u32</code> backing storage)","Alias for megahertz rate (<code>u64</code> backing storage)","Alias for microsecond duration","Alias for microsecond duration (<code>u32</code> backing storage)","Alias for microsecond duration (<code>u64</code> backing storage)","Alias for millisecond duration","Alias for millisecond duration (<code>u32</code> backing storage)","Alias for millisecond duration (<code>u64</code> backing storage)","Alias for minutes duration","Alias for minutes duration (<code>u32</code> backing storage)","Alias for minutes duration (<code>u64</code> backing storage)","Alias for nanosecond duration","Alias for nanosecond duration (<code>u32</code> backing storage)","Alias for nanosecond duration (<code>u64</code> backing storage)","Represents a frequency.","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","Alias for second duration","Alias for second duration (<code>u32</code> backing storage)","Alias for second duration (<code>u64</code> backing storage)","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","","","","","","","","","","","","","","","","","","","","","","","","","Add two durations while checking for overflow.","Add two durations while checking for overflow.","Add two rates while checking for overflow.","Add two rates while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Duration between <code>Instant</code>s.","Duration between <code>Instant</code>s.","Subtract two durations while checking for overflow.","Subtract two durations while checking for overflow.","Subtract two rates while checking for overflow.","Subtract two rates while checking for overflow.","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","Const comparison of <code>Instant</code>s.","Const comparison of <code>Instant</code>s.","Const equality check.","Const equality check.","Const equality check.","Const equality check.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Convert between bases for a duration.","Convert between bases for a duration.","Convert between bases for a rate.","Convert between bases for a rate.","","","","","","","","","","","","","Duration between since the start of the <code>Instant</code>. This …","Duration between since the start of the <code>Instant</code>. This …","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Convert from duration to rate.","Convert from duration to rate.","Convert from rate to duration.","Convert from rate to duration.","Create a <code>Rate</code> from a raw value.","Create a <code>Rate</code> from a raw value.","Create a <code>Duration</code> from a ticks value.","Create a <code>Duration</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours …","Shorthand for creating a duration which represents hours …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert from rate to duration.","Convert from rate to duration.","Convert from duration to rate.","Convert from duration to rate.","Returns true if this <code>Duration</code> spans no time","Returns true if this <code>Duration</code> spans no time","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes …","Shorthand for creating a duration which represents minutes …","","","","","","","","","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","","","Extract the raw value from a <code>Rate</code>.","Extract the raw value from a <code>Rate</code>.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds …","Shorthand for creating a duration which represents seconds …","","","","","","","","","","","","","","","","","","","Extract the ticks from a <code>Duration</code>.","Extract the ticks from a <code>Duration</code>.","Extract the ticks from an <code>Instant</code>.","Extract the ticks from an <code>Instant</code>.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of MHz.","Convert the Rate to an interger number of MHz.","Convert the Duration to an integer number of hours.","Convert the Duration to an integer number of hours.","Convert the Rate to an interger number of kHz.","Convert the Rate to an interger number of kHz.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of seconds.","Convert the Duration to an integer number of seconds.","","","","","","Const try from duration, checking for divide-by-zero.","Const try from duration, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","","","","Const try into duration, checking for divide-by-zero.","Const try into duration, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,1,4,6,6,3,3,0,0,0,0,1,4,6,6,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,6,7,7,7,3,3,3,6,6,6,7,7,7,3,3,3,6,7,3,6,7,3,6,6,3,3,7,7,7,7,6,6,3,3,7,7,6,7,3,6,6,7,7,3,3,7,7,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,6,6,3,3,3,3,6,6,3,3,7,7,6,6,6,6,7,7,3,3,3,3,6,6,6,7,7,7,3,3,3,6,6,7,3,3,3,3,6,6,3,3,6,6,7,7,16,17,6,6,18,19,6,6,6,7,3,3,3,6,6,6,6,1,4,6,6,3,3,16,17,6,6,3,3,18,19,6,6,16,17,6,6,3,3,18,19,6,6,16,17,6,6,18,19,6,6,6,6,3,3,6,6,3,3,16,17,6,6,3,3,18,19,6,6,6,6,6,6,7,7,3,3,3,3,3,3,16,17,6,6,18,19,6,6,6,6,6,7,7,7,7,7,3,3,3,6,6,6,7,7,7,3,6,6,7,7,3,3,3,3,6,6,3,3,6,6,6,6,6,6,6,6,6,6,6,6,7,3,3,3,3,6,6,6,7,3,3,3,6,6,6,7,3],"f":"```````````{b{{f{d}}}}{h{{f{j}}}}{d{{l{d}}}}{j{{l{j}}}}{d{{f{d}}}}{j{{f{j}}}}````543210``````````````````````````````{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{n{d}}{l{d}}}c{}}{{{n{j}}{l{j}}}c{}}{{{n{j}}{l{d}}}c{}}{{{f{j}}{f{j}}}c{}}{{{f{d}}{f{d}}}c{}}{{{f{j}}{f{d}}}c{}}{{{l{d}}{l{d}}}A`}{{{l{j}}{l{d}}}A`}{{{l{j}}{l{j}}}A`}{{{n{d}}{l{d}}}A`}{{{n{j}}{l{d}}}A`}{{{n{j}}{l{j}}}A`}{{{f{j}}{f{d}}}A`}{{{f{j}}{f{j}}}A`}{{{f{d}}{f{d}}}A`}{ce{}{}}00000{{{l{j}}{l{j}}}{{Ab{{l{j}}}}}}{{{l{d}}{l{d}}}{{Ab{{l{d}}}}}}{{{f{d}}{f{d}}}{{Ab{{f{d}}}}}}{{{f{j}}{f{j}}}{{Ab{{f{j}}}}}}{{{n{j}}{l{j}}}{{Ab{{n{j}}}}}}{{{n{d}}{l{d}}}{{Ab{{n{d}}}}}}{{{n{d}}{n{d}}}{{Ab{{l{d}}}}}}{{{n{j}}{n{j}}}{{Ab{{l{j}}}}}}765432{{{l{c}}}{{l{c}}}Ad}{{{n{c}}}{{n{c}}}Ad}{{{f{c}}}{{f{c}}}Ad}{{{l{d}}{l{d}}}Af}{{{l{j}}{l{j}}}Af}{{{n{j}}{n{j}}}Af}{{{n{d}}{n{d}}}Af}{{{f{j}}{f{j}}}Af}{{{f{d}}{f{d}}}Af}23{{{l{d}}{l{d}}}Ah}{{{l{j}}{l{j}}}Ah}{{{f{j}}{f{j}}}Ah}{{{f{d}}{f{d}}}Ah}{{{l{j}}{l{j}}}{{Ab{Af}}}}{{{l{d}}{l{d}}}{{Ab{Af}}}}{{{f{d}}{f{d}}}{{Ab{Af}}}}{{{f{j}}{f{j}}}{{Ab{Af}}}}{{{l{d}}}{{Ab{{l{d}}}}}}{{{l{j}}}{{Ab{{l{j}}}}}}{{{f{j}}}{{Ab{{f{j}}}}}}{{{f{d}}}{{Ab{{f{d}}}}}}2301{{{l{j}}}{{l{j}}}}{{{l{d}}}{{l{d}}}}{{{f{d}}}{{f{d}}}}{{{f{j}}}{{f{j}}}}{{{l{j}}d}c{}}{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{l{d}}d}c{}}{{{f{j}}{f{j}}}c{}}{{{f{j}}d}c{}}{{{f{d}}d}c{}}{{{f{d}}{f{d}}}c{}}{{{l{j}}d}A`}{{{l{d}}d}A`}{{{f{d}}d}A`}{{{f{j}}d}A`}{{{n{j}}}{{l{j}}}}{{{n{d}}}{{l{d}}}}{{{l{d}}{l{d}}}Ah}{{{l{j}}{l{d}}}Ah}{{{l{d}}{l{j}}}Ah}{{{l{j}}{l{j}}}Ah}{{{n{d}}{n{d}}}Ah}{{{n{j}}{n{j}}}Ah}{{{f{d}}{f{j}}}Ah}{{{f{d}}{f{d}}}Ah}{{{f{j}}{f{d}}}Ah}{{{f{j}}{f{j}}}Ah}{{{l{c}}Aj}AlAn}{{{l{j}}Aj}Al}{{{l{d}}Aj}Al}{{{n{j}}Aj}Al}{{{n{c}}Aj}AlAn}{{{n{d}}Aj}Al}{{{f{j}}Aj}Al}{{{f{d}}Aj}Al}{{{f{c}}Aj}AlAn}{cc{}}{{{l{d}}}{{l{j}}}}1{{{f{d}}}{{f{j}}}}2{{{l{j}}}{{f{j}}}}{{{l{d}}}{{f{d}}}}{{{f{d}}}{{l{d}}}}{{{f{j}}}{{l{j}}}}{d{{f{d}}}}{j{{f{j}}}}{d{{l{d}}}}{j{{l{j}}}}{j{{n{j}}}}{d{{n{d}}}}{B`{{l{d}}}}{Bb{{l{j}}}}54{Bd{{l{d}}}}{Bf{{l{j}}}}76{ce{}{}}00;<>={{{l{j}}}Ah}{{{l{d}}}Ah}{b{{f{d}}}}{h{{f{j}}}};<>=87<;>=65;<87<;>=65<;87;<65;<{{{l{d}}d}c{}}{{{l{j}}d}c{}}{{{f{d}}d}c{}}{{{f{j}}d}c{}}{{{l{d}}d}A`}{{{l{j}}d}A`}{{{f{j}}d}A`}{{{f{d}}d}A`}{B`{{l{d}}}}{Bb{{l{j}}}}{d{{l{d}}}}{j{{l{j}}}}{j{{f{j}}}}{d{{f{d}}}}{Bd{{l{d}}}}{Bf{{l{j}}}}54{{{l{d}}{l{d}}}{{Ab{Af}}}}{{{l{d}}{l{j}}}{{Ab{Af}}}}{{{l{j}}{l{d}}}{{Ab{Af}}}}{{{l{j}}{l{j}}}{{Ab{Af}}}}{{{n{j}}{n{j}}}{{Ab{Af}}}}{{{n{d}}{n{d}}}{{Ab{Af}}}}{{{f{j}}{f{d}}}{{Ab{Af}}}}{{{f{j}}{f{j}}}{{Ab{Af}}}}{{{f{d}}{f{d}}}{{Ab{Af}}}}{{{f{d}}{f{j}}}{{Ab{Af}}}}{{{f{j}}}j}{{{f{d}}}d}{B`{{l{d}}}}{Bb{{l{j}}}}{d{{l{d}}}}{j{{l{j}}}}{Bd{{l{d}}}}{Bf{{l{j}}}}23{{{l{j}}{l{d}}}c{}}{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{n{j}}{n{j}}}c{}}{{{n{d}}{n{d}}}c{}}{{{n{j}}{l{d}}}c{}}{{{n{j}}{l{j}}}c{}}{{{n{d}}{l{d}}}c{}}{{{f{j}}{f{d}}}c{}}{{{f{j}}{f{j}}}c{}}{{{f{d}}{f{d}}}c{}}{{{l{d}}{l{d}}}A`}{{{l{j}}{l{d}}}A`}{{{l{j}}{l{j}}}A`}{{{n{d}}{l{d}}}A`}{{{n{j}}{l{d}}}A`}{{{n{j}}{l{j}}}A`}{{{f{j}}{f{d}}}A`}{{{l{d}}}d}{{{l{j}}}j}{{{n{j}}}j}{{{n{d}}}d}{{{f{j}}}j}{{{f{d}}}d}1054105454544545{{{l{j}}}{{Bh{{l{d}}A`}}}}{c{{Bh{e}}}{}{}}0{{{f{j}}}{{Bh{{f{d}}A`}}}}1{{{l{d}}}{{Ab{{f{d}}}}}}{{{l{j}}}{{Ab{{f{j}}}}}}{{{f{j}}}{{Ab{{l{j}}}}}}{{{f{d}}}{{Ab{{l{d}}}}}}5551032{cBj{}}00","c":[],"p":[[10,"RateExtU32",0],[1,"u32"],[5,"Rate",0],[10,"RateExtU64",0],[1,"u64"],[5,"Duration",0],[5,"Instant",0],[1,"unit"],[6,"Option",322],[10,"Clone",323],[6,"Ordering",324],[1,"bool"],[5,"Formatter",325],[8,"Result",325],[10,"Debug",325],[10,"ExtU32",0],[10,"ExtU64",0],[10,"ExtU32Ceil",0],[10,"ExtU64Ceil",0],[6,"Result",326],[5,"TypeId",327]],"b":[[13,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[14,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[15,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[16,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[23,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[24,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[25,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[26,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[57,"impl-Add-for-Duration%3Cu32,+NOM,+DENOM%3E"],[58,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[59,"impl-Add-for-Duration%3Cu64,+NOM,+DENOM%3E"],[60,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[61,"impl-Add%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[62,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[63,"impl-Add-for-Rate%3Cu64,+NOM,+DENOM%3E"],[64,"impl-Add-for-Rate%3Cu32,+NOM,+DENOM%3E"],[65,"impl-Add%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[66,"impl-AddAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[67,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[68,"impl-AddAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[69,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[70,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[71,"impl-AddAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[72,"impl-AddAssign%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[73,"impl-AddAssign-for-Rate%3Cu64,+NOM,+DENOM%3E"],[74,"impl-AddAssign-for-Rate%3Cu32,+NOM,+DENOM%3E"],[81,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[82,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[83,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[84,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[85,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[86,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[87,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[88,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[89,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[90,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[91,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[92,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[93,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[94,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[98,"impl-Ord-for-Duration%3Cu32,+NOM,+DENOM%3E"],[99,"impl-Ord-for-Duration%3Cu64,+NOM,+DENOM%3E"],[100,"impl-Ord-for-Instant%3Cu64,+NOM,+DENOM%3E"],[101,"impl-Ord-for-Instant%3Cu32,+NOM,+DENOM%3E"],[102,"impl-Ord-for-Rate%3Cu64,+NOM,+DENOM%3E"],[103,"impl-Ord-for-Rate%3Cu32,+NOM,+DENOM%3E"],[104,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[105,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[106,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[107,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[108,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[109,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[110,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[111,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[112,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[113,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[114,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[115,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[116,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[117,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[118,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[119,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[120,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[121,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[122,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[123,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[124,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[125,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[126,"impl-Div%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[127,"impl-Div%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[128,"impl-Div%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[129,"impl-Div%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[130,"impl-Div%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[131,"impl-Div%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[132,"impl-Div%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[133,"impl-Div%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[134,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[135,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[136,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[137,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[138,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[139,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[140,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[141,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[142,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[143,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[144,"impl-PartialEq-for-Instant%3Cu32,+NOM,+DENOM%3E"],[145,"impl-PartialEq-for-Instant%3Cu64,+NOM,+DENOM%3E"],[146,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[147,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[148,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[149,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[150,"impl-Debug-for-Duration%3CT,+NOM,+DENOM%3E"],[151,"impl-Display-for-Duration%3Cu64,+NOM,+DENOM%3E"],[152,"impl-Display-for-Duration%3Cu32,+NOM,+DENOM%3E"],[153,"impl-Display-for-Instant%3Cu64,+NOM,+DENOM%3E"],[154,"impl-Debug-for-Instant%3CT,+NOM,+DENOM%3E"],[155,"impl-Display-for-Instant%3Cu32,+NOM,+DENOM%3E"],[156,"impl-Display-for-Rate%3Cu64,+NOM,+DENOM%3E"],[157,"impl-Display-for-Rate%3Cu32,+NOM,+DENOM%3E"],[158,"impl-Debug-for-Rate%3CT,+NOM,+DENOM%3E"],[164,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[165,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[166,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[167,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[168,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[169,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[170,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[171,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[172,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[173,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[176,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[177,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[180,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[181,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[185,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[186,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[187,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[188,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[189,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[190,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[193,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[194,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[195,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[196,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[199,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[200,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[201,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[202,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[205,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[206,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[209,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[210,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[211,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[212,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[215,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[216,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[219,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[220,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[223,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[224,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[225,"impl-Mul%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[226,"impl-Mul%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[227,"impl-Mul%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[228,"impl-Mul%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[229,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[230,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[231,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[232,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[235,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[236,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[237,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[238,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[241,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[242,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[243,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[244,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[245,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[246,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[247,"impl-PartialOrd-for-Instant%3Cu64,+NOM,+DENOM%3E"],[248,"impl-PartialOrd-for-Instant%3Cu32,+NOM,+DENOM%3E"],[249,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[250,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[251,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[252,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[253,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[254,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[257,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[258,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[261,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[262,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[263,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[264,"impl-Sub-for-Duration%3Cu32,+NOM,+DENOM%3E"],[265,"impl-Sub-for-Duration%3Cu64,+NOM,+DENOM%3E"],[266,"impl-Sub-for-Instant%3Cu64,+NOM,+DENOM%3E"],[267,"impl-Sub-for-Instant%3Cu32,+NOM,+DENOM%3E"],[268,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[269,"impl-Sub%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[270,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[271,"impl-Sub%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[272,"impl-Sub-for-Rate%3Cu64,+NOM,+DENOM%3E"],[273,"impl-Sub-for-Rate%3Cu32,+NOM,+DENOM%3E"],[274,"impl-SubAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[275,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[276,"impl-SubAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[277,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[278,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[279,"impl-SubAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[281,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[282,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[283,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[284,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[285,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[286,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[287,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[288,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[289,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[290,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[291,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[292,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[293,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[294,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[295,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[296,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[297,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[298,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[299,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[300,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[301,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[302,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[308,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[309,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[310,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[311,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[315,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[316,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[317,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[318,"impl-Duration%3Cu64,+NOM,+DENOM%3E"]]}],\
["gcd",{"doc":"","t":"KHHHHHHHHHHHHHHHHHHHHHHHHMMM","n":["Gcd","binary_nonzero_u128","binary_nonzero_u16","binary_nonzero_u32","binary_nonzero_u64","binary_nonzero_u8","binary_nonzero_usize","binary_u128","binary_u16","binary_u32","binary_u64","binary_u8","binary_usize","euclid_nonzero_u128","euclid_nonzero_u16","euclid_nonzero_u32","euclid_nonzero_u64","euclid_nonzero_u8","euclid_nonzero_usize","euclid_u128","euclid_u16","euclid_u32","euclid_u64","euclid_u8","euclid_usize","gcd","gcd_binary","gcd_euclid"],"q":[[0,"gcd"],[28,"core::num::nonzero"],[29,"core::num::nonzero"]],"d":["","Const binary GCD implementation for <code>NonZeroU128</code>.","Const binary GCD implementation for <code>NonZeroU16</code>.","Const binary GCD implementation for <code>NonZeroU32</code>.","Const binary GCD implementation for <code>NonZeroU64</code>.","Const binary GCD implementation for <code>NonZeroU8</code>.","Const binary GCD implementation for <code>NonZeroUsize</code>.","Const binary GCD implementation for <code>u128</code>.","Const binary GCD implementation for <code>u16</code>.","Const binary GCD implementation for <code>u32</code>.","Const binary GCD implementation for <code>u64</code>.","Const binary GCD implementation for <code>u8</code>.","Const binary GCD implementation for <code>usize</code>.","Const euclid GCD implementation for <code>NonZeroU128</code>.","Const euclid GCD implementation for <code>NonZeroU16</code>.","Const euclid GCD implementation for <code>NonZeroU32</code>.","Const euclid GCD implementation for <code>NonZeroU64</code>.","Const euclid GCD implementation for <code>NonZeroU8</code>.","Const euclid GCD implementation for <code>NonZeroUsize</code>.","Const euclid GCD implementation for <code>u128</code>.","Const euclid GCD implementation for <code>u16</code>.","Const euclid GCD implementation for <code>u32</code>.","Const euclid GCD implementation for <code>u64</code>.","Const euclid GCD implementation for <code>u8</code>.","Const euclid GCD implementation for <code>usize</code>.","Determine greatest common divisor using <code>gcd_binary</code>.","Determine greatest common divisor using the Binary GCD …","Determine greatest common divisor using the Euclidean …"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,13,13],"f":"`{{bb}b}{{dd}d}{{ff}f}{{hh}h}{{jj}j}{{ll}l}{{nn}n}{{A`A`}A`}{{AbAb}Ab}{{AdAd}Ad}{{AfAf}Af}{{AhAh}Ah};:9876543210{{AjAj}Aj}00","c":[],"p":[[8,"NonZeroU128",28],[8,"NonZeroU16",28],[8,"NonZeroU32",28],[8,"NonZeroU64",28],[8,"NonZeroU8",28],[8,"NonZeroUsize",28],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u64"],[1,"u8"],[1,"usize"],[10,"Gcd",0]],"b":[]}],\
["nb",{"doc":"Minimal and reusable non-blocking I/O layer","t":"PGPPIPQNNNNNNNNNNNNNNNN","n":["Err","Error","Ok","Other","Result","WouldBlock","block","borrow","borrow_mut","clone","cmp","eq","fmt","from","from","from","hash","into","map","partial_cmp","try_from","try_into","type_id"],"q":[[0,"nb"],[23,"core::clone"],[24,"core::cmp"],[25,"core::cmp"],[26,"core::fmt"],[27,"core::hash"],[28,"core::option"],[29,"core::cmp"],[30,"core::any"]],"d":["Contains the error value","A non-blocking error","Contains the success value","A different kind of error","A non-blocking result","This operation requires blocking behavior to complete","Turns the non-blocking expression <code>$e</code> into a blocking …","","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Maps an <code>Error&lt;E&gt;</code> to <code>Error&lt;T&gt;</code> by applying a function to a …","","","",""],"i":[20,0,20,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1],"f":"```````{ce{}{}}0{{{b{c}}}{{b{c}}}d}{{{b{c}}{b{c}}}fh}{{{b{c}}{b{c}}}jl}{{{b{c}}n}A`Ab}{Adc{}}{c{{b{c}}}{}}{cc{}}{{{b{c}}e}AfAhAj}8{{{b{c}}g}{{b{e}}}{}{}{{An{c}{{Al{e}}}}}}{{{b{c}}{b{c}}}{{B`{f}}}Bb}{c{{Bd{e}}}{}{}}0{cBf{}}","c":[],"p":[[6,"Error",0],[10,"Clone",23],[6,"Ordering",24],[10,"Ord",24],[1,"bool"],[10,"PartialEq",24],[5,"Formatter",25],[8,"Result",25],[10,"Debug",25],[1,"never"],[1,"unit"],[10,"Hash",26],[10,"Hasher",26],[17,"Output"],[10,"FnOnce",27],[6,"Option",28],[10,"PartialOrd",24],[6,"Result",29],[5,"TypeId",30],[8,"Result",0]],"b":[]}],\
["portable_atomic",{"doc":"Portable atomic types including support for 128-bit …","t":"FFFFFFFFFFENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQQQQQQQQQQQQQQNNNNNNNNNNNNNNNNNNNNENNNNNNNNNNENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNH","n":["AtomicBool","AtomicI16","AtomicI32","AtomicI8","AtomicIsize","AtomicPtr","AtomicU16","AtomicU32","AtomicU8","AtomicUsize","Ordering","add","add","add","add","add","add","add","add","and","and","and","and","and","and","and","and","and","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cfg_has_atomic_128","cfg_has_atomic_16","cfg_has_atomic_32","cfg_has_atomic_64","cfg_has_atomic_8","cfg_has_atomic_cas","cfg_has_atomic_ptr","cfg_no_atomic_128","cfg_no_atomic_16","cfg_no_atomic_32","cfg_no_atomic_64","cfg_no_atomic_8","cfg_no_atomic_cas","cfg_no_atomic_ptr","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compiler_fence","default","default","default","default","default","default","default","default","default","default","fence","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_byte_add","fetch_byte_sub","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_ptr_add","fetch_ptr_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","hint","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","load","load","load","load","load","load","load","load","load","load","neg","neg","neg","neg","neg","neg","neg","neg","new","new","new","new","new","new","new","new","new","new","not","not","not","not","not","not","not","not","not","or","or","or","or","or","or","or","or","or","store","store","store","store","store","store","store","store","store","store","sub","sub","sub","sub","sub","sub","sub","sub","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","xor","xor","xor","xor","xor","xor","xor","xor","xor","spin_loop"],"q":[[0,"portable_atomic"],[438,"portable_atomic::hint"],[439,"core::sync::atomic"],[440,"core::result"],[441,"core::option"],[442,"core::ops::function"],[443,"core::fmt"],[444,"core::fmt"]],"d":["A boolean type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","A raw pointer type which can be safely shared between …","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Logical “and” with a boolean value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Returns a mutable pointer to the underlying <code>bool</code>.","Returns a mutable pointer to the underlying pointer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","","Creates an <code>AtomicBool</code> initialized to <code>false</code>.","Creates a null <code>AtomicPtr&lt;T&gt;</code>.","","","","","","","","","","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Logical “and” with a boolean value.","Performs a bitwise “and” operation on the address of …","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Offsets the pointer’s address by adding <code>val</code> <em>bytes</em>, …","Offsets the pointer’s address by subtracting <code>val</code> <em>bytes</em>, …","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Logical “nand” with a boolean value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Performs a bitwise “or” operation on the address of …","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Offsets the pointer’s address by adding <code>val</code> (in units of …","Offsets the pointer’s address by subtracting <code>val</code> (in …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Logical “xor” with a boolean value.","Performs a bitwise “xor” operation on the address of …","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","","","","","","","","","","","","Converts a <code>bool</code> into an <code>AtomicBool</code>.","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Creates a new <code>AtomicBool</code> from a pointer.","Creates a new <code>AtomicPtr</code> from a pointer.","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Returns a mutable reference to the underlying <code>bool</code>.","Returns a mutable reference to the underlying pointer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Re-export of the <code>core::hint</code> module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Loads a value from the bool.","Loads a value from the pointer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Creates a new <code>AtomicBool</code>.","Creates a new <code>AtomicPtr</code>.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Stores a value into the bool.","Stores a value into the pointer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Stores a value into the bool, returning the previous value.","Stores a value into the pointer, returning the previous …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Logical “xor” with a boolean value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Emits a machine instruction to signal the processor that …"],"i":[0,0,0,0,0,0,0,0,0,0,0,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,0,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,21,1,5,7,9,11,13,15,17,19,19,21,21,1,1,5,5,7,7,9,9,11,11,13,13,15,15,17,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,0],"f":"```````````{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}{{BfBhf}h}87654321{BfBh}{{{Bj{c}}}{}{}}{bd}{jl}{nA`}{AbAd}{AfAh}{AjAl}{AnB`}{BbBd}{{{Bj{c}}Bdf}Bh{}}{{bBdf}Bh}{{jBdf}Bh}{{nBdf}Bh}{{AbBdf}Bh}{{AfBdf}Bh}{{AjBdf}Bh}{{AnBdf}Bh}{{BbBdf}Bh}876543210876543210{ce{}{}}0000000000000000000``````````````{{BfBhBhff}{{Bl{BhBh}}}}{{{Bj{c}}ff}Bl{}}{{bddff}{{Bl{dd}}}}{{jllff}{{Bl{ll}}}}{{nA`A`ff}{{Bl{A`A`}}}}{{AbAdAdff}{{Bl{AdAd}}}}{{AfAhAhff}{{Bl{AhAh}}}}{{AjAlAlff}{{Bl{AlAl}}}}{{AnB`B`ff}{{Bl{B`B`}}}}{{BbBdBdff}{{Bl{BdBd}}}}9876543210`{{}Bf}{{}{{Bj{c}}}{}}{{}b}{{}j}{{}n}{{}Ab}{{}Af}{{}Aj}{{}An}{{}Bb}`{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{BfBhf}Bh}{{{Bj{c}}lf}{}{}}98765432009876543298765432198765432{{bf}d}{{jf}l}{{nf}A`}{{Abf}Ad}{{Aff}Ah}{{Ajf}Al}{{Anf}B`}{{Bbf}Bd}{{Bff}Bh}87654321:9{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{{Bj{c}}lf}{}{}}087654321{{Bfffc}{{Bl{BhBh}}}{{Cb{Bh}{{Bn{{C`{Bh}}}}}}}}{{{Bj{c}}ffe}Bl{}{{Cb{}{{Bn{C`}}}}}}{{bffc}{{Bl{dd}}}{{Cb{d}{{Bn{{C`{d}}}}}}}}{{jffc}{{Bl{ll}}}{{Cb{l}{{Bn{{C`{l}}}}}}}}{{nffc}{{Bl{A`A`}}}{{Cb{A`}{{Bn{{C`{A`}}}}}}}}{{Abffc}{{Bl{AdAd}}}{{Cb{Ad}{{Bn{{C`{Ad}}}}}}}}{{Afffc}{{Bl{AhAh}}}{{Cb{Ah}{{Bn{{C`{Ah}}}}}}}}{{Ajffc}{{Bl{AlAl}}}{{Cb{Al}{{Bn{{C`{Al}}}}}}}}{{Anffc}{{Bl{B`B`}}}{{Cb{B`}{{Bn{{C`{B`}}}}}}}}{{Bbffc}{{Bl{BdBd}}}{{Cb{Bd}{{Bn{{C`{Bd}}}}}}}}{{BfBhf}Bh};{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{BfCd}Cf}{{{Bj{c}}Cd}Cf{}}0{{bCd}Cf}{{jCd}Cf}{{nCd}Cf}{{AbCd}Cf}{{AfCd}Cf}{{AjCd}Cf}{{AnCd}Cf}{{BbCd}Cf}{BhBf}{cc{}}0{{}{{Bj{c}}}{}}{db}22{lj}3{A`n}{AdAb}55{AhAf}6{AlAj}7{B`An}8{BdBb}:876543210{BfBh}{{{Bj{c}}}{}{}}{bd}{jl}{nA`}{AbAd}{AfAh}{AjAl}{AnB`}{BbBd}`{ce{}{}}000000000:987654321{{}Bh}0000000000000000000{{Bff}Bh}{{{Bj{c}}f}{}{}}{{bf}d}{{jf}l}{{nf}A`}{{Abf}Ad}{{Aff}Ah}{{Ajf}Al}{{Anf}B`}{{Bbf}Bd}{{bf}h}{{jf}h}{{nf}h}{{Abf}h}{{Aff}h}{{Ajf}h}{{Anf}h}{{Bbf}h}{BhBf}{{}{{Bj{c}}}{}}{db}{lj}{A`n}{AdAb}{AhAf}{AlAj}{B`An}{BdBb}{{Bff}h}{{bf}h}{{jf}h}{{nf}h}{{Abf}h}{{Aff}h}{{Ajf}h}{{Anf}h}{{Bbf}h}{{BfBhf}h}{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}8{{{Bj{c}}f}h{}}8765432187654321{{BfBhf}Bh}{{{Bj{c}}f}{}{}}{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{c{{Bl{e}}}{}{}}0000000000000000000{cCh{}}000000000{{BfBhf}h}{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}{{}h}","c":[],"p":[[5,"AtomicIsize",0],[1,"isize"],[6,"Ordering",439],[1,"unit"],[5,"AtomicUsize",0],[1,"usize"],[5,"AtomicI8",0],[1,"i8"],[5,"AtomicU8",0],[1,"u8"],[5,"AtomicI16",0],[1,"i16"],[5,"AtomicU16",0],[1,"u16"],[5,"AtomicI32",0],[1,"i32"],[5,"AtomicU32",0],[1,"u32"],[5,"AtomicBool",0],[1,"bool"],[5,"AtomicPtr",0],[6,"Result",440],[17,"Output"],[6,"Option",441],[10,"FnMut",442],[5,"Formatter",443],[8,"Result",443],[5,"TypeId",444]],"b":[[234,"impl-Debug-for-AtomicPtr%3CT%3E"],[235,"impl-Pointer-for-AtomicPtr%3CT%3E"]]}],\
["rand_core",{"doc":"Random number generation traits","t":"TKKFTKRKMCNNNMNNNNNMCNCMMNNMNNNFFKRRNNNNNNNOONNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNHHHHHHHH","n":["CUSTOM_START","CryptoRng","CryptoRngCore","Error","INTERNAL_START","RngCore","Seed","SeedableRng","as_rngcore","block","borrow","borrow_mut","code","fill_bytes","fmt","fmt","from","from","from_rng","from_seed","impls","into","le","next_u32","next_u64","raw_os_error","seed_from_u64","try_fill_bytes","try_from","try_into","type_id","BlockRng","BlockRng64","BlockRngCore","Item","Results","as_rngcore","borrow","borrow","borrow_mut","borrow_mut","clone","clone","core","core","fill_bytes","fill_bytes","fmt","fmt","from","from","from_rng","from_rng","from_seed","from_seed","generate","generate_and_set","generate_and_set","index","index","into","into","new","new","next_u32","next_u32","next_u64","next_u64","reset","reset","seed_from_u64","seed_from_u64","try_fill_bytes","try_fill_bytes","try_from","try_from","try_into","try_into","type_id","type_id","fill_bytes_via_next","fill_via_u32_chunks","fill_via_u64_chunks","next_u32_via_fill","next_u64_via_fill","next_u64_via_u32","read_u32_into","read_u64_into"],"q":[[0,"rand_core"],[31,"rand_core::block"],[80,"rand_core::impls"],[86,"rand_core::le"],[88,"core::num::nonzero"],[89,"core::option"],[90,"core::fmt"],[91,"core::fmt"],[92,"core::marker"],[93,"core::default"],[94,"core::convert"],[95,"core::any"],[96,"core::clone"],[97,"core::fmt"]],"d":["Codes at or above this point can be used by users to …","A marker trait used to indicate that an <code>RngCore</code> or …","An extension trait that is automatically implemented for …","Error type of random number generators","Codes below this point represent OS Errors (i.e. positive …","The core of a random number generator.","Seed type, which is restricted to types …","A random number generator that can be explicitly seeded.","Upcast to an <code>RngCore</code> trait object.","The <code>BlockRngCore</code> trait and implementation helpers","","","Retrieve the error code, if any.","Fill <code>dest</code> with random data.","","","Returns the argument unchanged.","","Create a new PRNG seeded from another <code>Rng</code>.","Create a new PRNG using the given seed.","Helper functions for implementing <code>RngCore</code> functions.","Calls <code>U::from(self)</code>.","Little-Endian utilities","Return the next random <code>u32</code>.","Return the next random <code>u64</code>.","Extract the raw OS error code (if this error came from the …","Create a new PRNG using a <code>u64</code> seed.","Fill <code>dest</code> entirely with random data.","","","","A wrapper type implementing <code>RngCore</code> for some type …","A wrapper type implementing <code>RngCore</code> for some type …","A trait for RNGs which do not generate random numbers …","Results element type, e.g. <code>u32</code>.","Results type. This is the ‘block’ an RNG implementing …","","","","","","","","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Generate a new block of results.","Generate a new set of results immediately, setting the …","Generate a new set of results immediately, setting the …","Get the index into the result buffer.","Get the index into the result buffer.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new <code>BlockRng</code> from an existing RNG implementing …","Create a new <code>BlockRng</code> from an existing RNG implementing …","","","","","Reset the number of available results. This will force a …","Reset the number of available results. This will force a …","","","","","","","","","","","Implement <code>fill_bytes</code> via <code>next_u64</code> and <code>next_u32</code>, …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>next_u32</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>next_u32</code>, little-endian order.","Reads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","Reads unsigned 64 bit integers from <code>src</code> into <code>dst</code>."],"i":[3,0,0,0,3,0,12,0,1,0,3,3,3,2,3,3,3,3,12,12,0,3,0,2,2,3,12,2,3,3,3,0,0,0,23,23,21,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,23,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,0,0,0,0,0,0,0,0],"f":"````````{bd}`{ce{}{}}0{f{{j{h}}}}{{d{n{l}}}A`}{{fAb}Ad}0{cc{}}{hf}{c{{Aj{{Ah{}{{Af{e}}}}f}}}d{AlAn{B`{{n{l}}}}}}{c{{Ah{}{{Af{c}}}}}{AlAn{B`{{n{l}}}}}}`7`{dBb}{dBd}{f{{j{Bf}}}}{Bd{{Ah{}{{Af{c}}}}}{AlAn{B`{{n{l}}}}}}{{d{n{l}}}{{Aj{A`f}}}}{c{{Aj{e}}}{}{}}0{cBh{}}`````{cd{}}????{{{Bj{c}}}{{Bj{c}}}{BlBnAl}}{{{C`{c}}}{{C`{c}}}{BlBnAl}}``{{{Bj{c}}{n{l}}}A`{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}{n{l}}}A`{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}Ab}Ad{BnCd}}{{{C`{c}}Ab}Ad{BnCd}}{cc{}}0{c{{Aj{{Bj{e}}f}}}d{BnAh}}{c{{Aj{{C`{e}}f}}}d{BnAh}}{c{{Bj{e}}}{}{BnAh}}{c{{C`{e}}}{}{BnAh}}{{{Bn{}{{Cb{c}}{Cf{e}}}}e}A`{}{{Ch{{n{c}}}}{B`{{n{c}}}}An}}{{{Bj{c}}Cj}A`Bn}{{{C`{c}}Cj}A`Bn}{{{Bj{c}}}CjBn}{{{C`{c}}}CjBn}{ce{}{}}0{c{{Bj{c}}}Bn}{c{{C`{c}}}Bn}{{{Bj{c}}}Bb{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}}Bb{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}}Bd{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}}Bd{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}}A`Bn}{{{C`{c}}}A`Bn}{Bd{{Bj{c}}}{BnAh}}{Bd{{C`{c}}}{BnAh}}{{{Bj{c}}{n{l}}}{{Aj{A`f}}}{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}{n{l}}}{{Aj{A`f}}}{{Bn{}{{Cb{Bd}}}}}}{c{{Aj{e}}}{}{}}000{cBh{}}0{{c{n{l}}}A`{dAl}}{{{n{Bb}}{n{l}}}{{Cl{CjCj}}}}{{{n{Bd}}{n{l}}}{{Cl{CjCj}}}}{cBb{dAl}}{cBd{dAl}}0{{{n{l}}{n{Bb}}}A`}{{{n{l}}{n{Bd}}}A`}","c":[],"p":[[10,"CryptoRngCore",0],[10,"RngCore",0],[5,"Error",0],[8,"NonZeroU32",88],[6,"Option",89],[1,"u8"],[1,"slice"],[1,"unit"],[5,"Formatter",90],[8,"Result",90],[17,"Seed"],[10,"SeedableRng",0],[6,"Result",91],[10,"Sized",92],[10,"Default",93],[10,"AsMut",94],[1,"u32"],[1,"u64"],[1,"i32"],[5,"TypeId",95],[5,"BlockRng",31],[10,"Clone",96],[10,"BlockRngCore",31],[5,"BlockRng64",31],[17,"Item"],[10,"Debug",90],[17,"Results"],[10,"AsRef",94],[1,"usize"],[1,"tuple"]],"b":[[14,"impl-Display-for-Error"],[15,"impl-Debug-for-Error"]]}],\
["riscv",{"doc":"Low level access to RISC-V processors","t":"CCCCQHHHHHHHHHFNNNNNNNNNNCCHHHHHHHHPPPPGFFPPPPGPPPPONNNNNNNNONNNCCNNNNNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCNNNNNOCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCOCCCCCCCCCCCCCCCCCCCCOCCCCCCCCCCCCNNNNNNNNNNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHFNNNNNNNHNNNPGPPPPPGPPPPPPPPFPPPPPPPGPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNNNNNNNNNFNNHHHHNNNNNNNHHHHHNNNNHHHFNNNNHHHHHHHHHHHHHNNNNNNNNNNNHHHHHHHHHHHHHHNNNNNNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHFNNNHHHNNNNHHHHNNNNNNFNNNHHHHHHNNNNNNNHHHHHHHNNNNNNFNNNNNNNHNNNHHHFNNNHHHNNNNNNNHHHHNNNNNNFGPPPNNNNNNNNNNNNNNNNHNNNNNNHHPPPPGGPPGPFPPPGPPPPPEGNNNNNNNNNNNNHHHHHHHHHNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNHHHHHHHHHHHHHHHHHHNNNNNNNNNNNNNNNNNNNNNNNNNNNNNEFNNNNNNNHNHHNNNHPFGPNNNNNNNNNNNNNNNHNNNNNNNHFNNNNNNNNHNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHPGFPNNNNNNNNNNNNNNNNNHHNNNNNNHPGPPPPPGPPPPFPPPPPPPGPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHHNNNNNNNNNNNNHFNNHHHHNNNNNNNHHHHHNNNNHHFNNNHHHNNNNHHHHNNNNNNFNNNHNNNNHHNNNNNNHHEGFPPENNNNHHHHNNNNNNNNNNNHNHHHHHHHHNNNNNNNNNNNNHHFENNNNNNNNHNNNNHHHH","n":["asm","delay","interrupt","register","singleton","delay","ebreak","ecall","fence","fence_i","nop","sfence_vma","sfence_vma_all","wfi","McycleDelay","borrow","borrow_mut","clone","delay_ns","from","into","new","try_from","try_into","type_id","machine","supervisor","disable","enable","free","nested","disable","enable","free","nested","NA4","NAPOT","NONE","OFF","Permission","Pmp","Pmpcsr","R","RW","RWX","RX","Range","TOR","W","WX","X","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","byte","clone","clone","clone","cycle","cycleh","fmt","fmt","fmt","from","from","from","from","hpmcounter10","hpmcounter10h","hpmcounter11","hpmcounter11h","hpmcounter12","hpmcounter12h","hpmcounter13","hpmcounter13h","hpmcounter14","hpmcounter14h","hpmcounter15","hpmcounter15h","hpmcounter16","hpmcounter16h","hpmcounter17","hpmcounter17h","hpmcounter18","hpmcounter18h","hpmcounter19","hpmcounter19h","hpmcounter20","hpmcounter20h","hpmcounter21","hpmcounter21h","hpmcounter22","hpmcounter22h","hpmcounter23","hpmcounter23h","hpmcounter24","hpmcounter24h","hpmcounter25","hpmcounter25h","hpmcounter26","hpmcounter26h","hpmcounter27","hpmcounter27h","hpmcounter28","hpmcounter28h","hpmcounter29","hpmcounter29h","hpmcounter3","hpmcounter30","hpmcounter30h","hpmcounter31","hpmcounter31h","hpmcounter3h","hpmcounter4","hpmcounter4h","hpmcounter5","hpmcounter5h","hpmcounter6","hpmcounter6h","hpmcounter7","hpmcounter7h","hpmcounter8","hpmcounter8h","hpmcounter9","hpmcounter9h","instret","instreth","into","into","into","into","into_config","locked","marchid","mcause","mcounteren","mcycle","mcycleh","medeleg","mepc","mhartid","mhpmcounter10","mhpmcounter10h","mhpmcounter11","mhpmcounter11h","mhpmcounter12","mhpmcounter12h","mhpmcounter13","mhpmcounter13h","mhpmcounter14","mhpmcounter14h","mhpmcounter15","mhpmcounter15h","mhpmcounter16","mhpmcounter16h","mhpmcounter17","mhpmcounter17h","mhpmcounter18","mhpmcounter18h","mhpmcounter19","mhpmcounter19h","mhpmcounter20","mhpmcounter20h","mhpmcounter21","mhpmcounter21h","mhpmcounter22","mhpmcounter22h","mhpmcounter23","mhpmcounter23h","mhpmcounter24","mhpmcounter24h","mhpmcounter25","mhpmcounter25h","mhpmcounter26","mhpmcounter26h","mhpmcounter27","mhpmcounter27h","mhpmcounter28","mhpmcounter28h","mhpmcounter29","mhpmcounter29h","mhpmcounter3","mhpmcounter30","mhpmcounter30h","mhpmcounter31","mhpmcounter31h","mhpmcounter3h","mhpmcounter4","mhpmcounter4h","mhpmcounter5","mhpmcounter5h","mhpmcounter6","mhpmcounter6h","mhpmcounter7","mhpmcounter7h","mhpmcounter8","mhpmcounter8h","mhpmcounter9","mhpmcounter9h","mhpmevent10","mhpmevent11","mhpmevent12","mhpmevent13","mhpmevent14","mhpmevent15","mhpmevent16","mhpmevent17","mhpmevent18","mhpmevent19","mhpmevent20","mhpmevent21","mhpmevent22","mhpmevent23","mhpmevent24","mhpmevent25","mhpmevent26","mhpmevent27","mhpmevent28","mhpmevent29","mhpmevent3","mhpmevent30","mhpmevent31","mhpmevent4","mhpmevent5","mhpmevent6","mhpmevent7","mhpmevent8","mhpmevent9","mideleg","mie","mimpid","minstret","minstreth","mip","misa","mscratch","mstatus","mstatush","mtval","mtvec","mvendorid","permission","pmpaddr0","pmpaddr1","pmpaddr10","pmpaddr11","pmpaddr12","pmpaddr13","pmpaddr14","pmpaddr15","pmpaddr2","pmpaddr3","pmpaddr4","pmpaddr5","pmpaddr6","pmpaddr7","pmpaddr8","pmpaddr9","pmpcfg0","pmpcfg1","pmpcfg2","pmpcfg3","range","satp","scause","scounteren","sepc","sie","sip","sscratch","sstatus","stval","stvec","time","timeh","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read64","read","read","read64","read","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","Marchid","bits","borrow","borrow_mut","clone","fmt","from","into","read","try_from","try_into","type_id","Breakpoint","Exception","Exception","IllegalInstruction","InstructionFault","InstructionMisaligned","InstructionPageFault","Interrupt","Interrupt","LoadFault","LoadMisaligned","LoadPageFault","MachineEnvCall","MachineExternal","MachineSoft","MachineTimer","Mcause","StoreFault","StoreMisaligned","StorePageFault","SupervisorEnvCall","SupervisorExternal","SupervisorSoft","SupervisorTimer","Trap","Unknown","Unknown","UserEnvCall","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cause","clone","clone","clone","clone","code","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","is_exception","is_interrupt","read","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Mcounteren","borrow","borrow_mut","clear_cy","clear_hpm","clear_ir","clear_tm","clone","cy","fmt","from","hpm","into","ir","read","set_cy","set_hpm","set_ir","set_tm","tm","try_from","try_into","type_id","read","read64","read","Medeleg","bits","borrow","borrow_mut","breakpoint","clear_breakpoint","clear_illegal_instruction","clear_instruction_fault","clear_instruction_misaligned","clear_instruction_page_fault","clear_load_fault","clear_load_misaligned","clear_load_page_fault","clear_store_fault","clear_store_misaligned","clear_store_page_fault","clear_supervisor_env_call","clear_user_env_call","clone","fmt","from","illegal_instruction","instruction_fault","instruction_misaligned","instruction_page_fault","into","load_fault","load_misaligned","load_page_fault","read","set_breakpoint","set_illegal_instruction","set_instruction_fault","set_instruction_misaligned","set_instruction_page_fault","set_load_fault","set_load_misaligned","set_load_page_fault","set_store_fault","set_store_misaligned","set_store_page_fault","set_supervisor_env_call","set_user_env_call","store_fault","store_misaligned","store_page_fault","supervisor_env_call","try_from","try_into","type_id","user_env_call","read","write","read","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","read64","write","read","write","read","read64","write","read","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","Mideleg","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Mie","bits","borrow","borrow_mut","clear_mext","clear_msoft","clear_mtimer","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","mext","msoft","mtimer","read","set_mext","set_msoft","set_mtimer","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Mimpid","bits","borrow","borrow_mut","clone","fmt","from","into","read","try_from","try_into","type_id","read","read64","read","Mip","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","mext","msoft","mtimer","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Misa","XLEN","XLEN128","XLEN32","XLEN64","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","has_extension","into","into","mxl","read","try_from","try_from","try_into","try_into","type_id","type_id","read","write","AllOff","BigEndian","Clean","Dirty","Endianness","FS","Initial","LittleEndian","MPP","Machine","Mstatus","NoneDirtyOrClean","NoneDirtySomeClean","Off","SPP","SomeDirty","Supervisor","Supervisor","User","User","XLEN","XS","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_mie","clear_mprv","clear_mxr","clear_sie","clear_sum","clear_tsr","clear_tvm","clear_tw","clear_uie","clone","clone","clone","clone","clone","clone","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","fs","into","into","into","into","into","into","mbe","mie","mpie","mpp","mprv","mxr","read","sbe","sd","set_fs","set_mbe","set_mie","set_mpie","set_mpp","set_mprv","set_mxr","set_sbe","set_sie","set_spie","set_spp","set_sum","set_tsr","set_tvm","set_tw","set_ube","set_uie","set_upie","sie","spie","spp","sum","sxl","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tsr","tvm","tw","type_id","type_id","type_id","type_id","type_id","type_id","ube","uxl","xs","Endianness","Mstatush","borrow","borrow_mut","clone","fmt","from","into","mbe","read","sbe","set_mbe","set_sbe","try_from","try_into","type_id","read","Direct","Mtvec","TrapMode","Vectored","address","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","into","into","read","trap_mode","try_from","try_from","try_into","try_into","type_id","type_id","write","Mvendorid","bits","borrow","borrow_mut","clone","fmt","from","into","jedec_manufacturer","read","try_from","try_into","type_id","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","Bare","Mode","Satp","Sv32","asid","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","into","into","mode","ppn","read","set","try_from","try_from","try_into","try_into","type_id","type_id","write","Breakpoint","Exception","Exception","IllegalInstruction","InstructionFault","InstructionMisaligned","InstructionPageFault","Interrupt","Interrupt","LoadFault","LoadMisaligned","LoadPageFault","Scause","StoreFault","StoreMisaligned","StorePageFault","SupervisorEnvCall","SupervisorExternal","SupervisorSoft","SupervisorTimer","Trap","Unknown","Unknown","UserEnvCall","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cause","clone","clone","clone","clone","code","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","is_exception","is_interrupt","read","set","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","write","Scounteren","borrow","borrow_mut","clear_cy","clear_hpm","clear_ir","clear_tm","clone","cy","fmt","from","hpm","into","ir","read","set_cy","set_hpm","set_ir","set_tm","tm","try_from","try_into","type_id","read","write","Sie","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Sip","bits","borrow","borrow_mut","clear_ssoft","clone","fmt","from","into","read","set_ssoft","sext","ssoft","stimer","try_from","try_into","type_id","read","write","FS","SPP","Sstatus","Supervisor","User","XLEN","borrow","borrow","borrow_mut","borrow_mut","clear_mxr","clear_sie","clear_sum","clear_uie","clone","clone","eq","fmt","fmt","from","from","fs","into","into","mxr","read","sd","set_fs","set_mxr","set_sie","set_spie","set_spp","set_sum","set_uie","set_upie","sie","spie","spp","sum","try_from","try_from","try_into","try_into","type_id","type_id","uxl","xs","read","write","Stvec","TrapMode","address","bits","borrow","borrow_mut","clone","fmt","from","into","read","trap_mode","try_from","try_into","type_id","write","read","read64","read"],"q":[[0,"riscv"],[5,"riscv::asm"],[14,"riscv::delay"],[25,"riscv::interrupt"],[27,"riscv::interrupt::machine"],[31,"riscv::interrupt::supervisor"],[35,"riscv::register"],[293,"riscv::register::cycle"],[295,"riscv::register::cycleh"],[296,"riscv::register::hpmcounter10"],[298,"riscv::register::hpmcounter10h"],[299,"riscv::register::hpmcounter11"],[301,"riscv::register::hpmcounter11h"],[302,"riscv::register::hpmcounter12"],[304,"riscv::register::hpmcounter12h"],[305,"riscv::register::hpmcounter13"],[307,"riscv::register::hpmcounter13h"],[308,"riscv::register::hpmcounter14"],[310,"riscv::register::hpmcounter14h"],[311,"riscv::register::hpmcounter15"],[313,"riscv::register::hpmcounter15h"],[314,"riscv::register::hpmcounter16"],[316,"riscv::register::hpmcounter16h"],[317,"riscv::register::hpmcounter17"],[319,"riscv::register::hpmcounter17h"],[320,"riscv::register::hpmcounter18"],[322,"riscv::register::hpmcounter18h"],[323,"riscv::register::hpmcounter19"],[325,"riscv::register::hpmcounter19h"],[326,"riscv::register::hpmcounter20"],[328,"riscv::register::hpmcounter20h"],[329,"riscv::register::hpmcounter21"],[331,"riscv::register::hpmcounter21h"],[332,"riscv::register::hpmcounter22"],[334,"riscv::register::hpmcounter22h"],[335,"riscv::register::hpmcounter23"],[337,"riscv::register::hpmcounter23h"],[338,"riscv::register::hpmcounter24"],[340,"riscv::register::hpmcounter24h"],[341,"riscv::register::hpmcounter25"],[343,"riscv::register::hpmcounter25h"],[344,"riscv::register::hpmcounter26"],[346,"riscv::register::hpmcounter26h"],[347,"riscv::register::hpmcounter27"],[349,"riscv::register::hpmcounter27h"],[350,"riscv::register::hpmcounter28"],[352,"riscv::register::hpmcounter28h"],[353,"riscv::register::hpmcounter29"],[355,"riscv::register::hpmcounter29h"],[356,"riscv::register::hpmcounter3"],[358,"riscv::register::hpmcounter30"],[360,"riscv::register::hpmcounter30h"],[361,"riscv::register::hpmcounter31"],[363,"riscv::register::hpmcounter31h"],[364,"riscv::register::hpmcounter3h"],[365,"riscv::register::hpmcounter4"],[367,"riscv::register::hpmcounter4h"],[368,"riscv::register::hpmcounter5"],[370,"riscv::register::hpmcounter5h"],[371,"riscv::register::hpmcounter6"],[373,"riscv::register::hpmcounter6h"],[374,"riscv::register::hpmcounter7"],[376,"riscv::register::hpmcounter7h"],[377,"riscv::register::hpmcounter8"],[379,"riscv::register::hpmcounter8h"],[380,"riscv::register::hpmcounter9"],[382,"riscv::register::hpmcounter9h"],[383,"riscv::register::instret"],[385,"riscv::register::instreth"],[386,"riscv::register::marchid"],[398,"riscv::register::mcause"],[473,"riscv::register::mcounteren"],[496,"riscv::register::mcycle"],[498,"riscv::register::mcycleh"],[499,"riscv::register::medeleg"],[550,"riscv::register::mepc"],[552,"riscv::register::mhartid"],[553,"riscv::register::mhpmcounter10"],[556,"riscv::register::mhpmcounter10h"],[558,"riscv::register::mhpmcounter11"],[561,"riscv::register::mhpmcounter11h"],[563,"riscv::register::mhpmcounter12"],[566,"riscv::register::mhpmcounter12h"],[568,"riscv::register::mhpmcounter13"],[571,"riscv::register::mhpmcounter13h"],[573,"riscv::register::mhpmcounter14"],[576,"riscv::register::mhpmcounter14h"],[578,"riscv::register::mhpmcounter15"],[581,"riscv::register::mhpmcounter15h"],[583,"riscv::register::mhpmcounter16"],[586,"riscv::register::mhpmcounter16h"],[588,"riscv::register::mhpmcounter17"],[591,"riscv::register::mhpmcounter17h"],[593,"riscv::register::mhpmcounter18"],[596,"riscv::register::mhpmcounter18h"],[598,"riscv::register::mhpmcounter19"],[601,"riscv::register::mhpmcounter19h"],[603,"riscv::register::mhpmcounter20"],[606,"riscv::register::mhpmcounter20h"],[608,"riscv::register::mhpmcounter21"],[611,"riscv::register::mhpmcounter21h"],[613,"riscv::register::mhpmcounter22"],[616,"riscv::register::mhpmcounter22h"],[618,"riscv::register::mhpmcounter23"],[621,"riscv::register::mhpmcounter23h"],[623,"riscv::register::mhpmcounter24"],[626,"riscv::register::mhpmcounter24h"],[628,"riscv::register::mhpmcounter25"],[631,"riscv::register::mhpmcounter25h"],[633,"riscv::register::mhpmcounter26"],[636,"riscv::register::mhpmcounter26h"],[638,"riscv::register::mhpmcounter27"],[641,"riscv::register::mhpmcounter27h"],[643,"riscv::register::mhpmcounter28"],[646,"riscv::register::mhpmcounter28h"],[648,"riscv::register::mhpmcounter29"],[651,"riscv::register::mhpmcounter29h"],[653,"riscv::register::mhpmcounter3"],[656,"riscv::register::mhpmcounter30"],[659,"riscv::register::mhpmcounter30h"],[661,"riscv::register::mhpmcounter31"],[664,"riscv::register::mhpmcounter31h"],[666,"riscv::register::mhpmcounter3h"],[668,"riscv::register::mhpmcounter4"],[671,"riscv::register::mhpmcounter4h"],[673,"riscv::register::mhpmcounter5"],[676,"riscv::register::mhpmcounter5h"],[678,"riscv::register::mhpmcounter6"],[681,"riscv::register::mhpmcounter6h"],[683,"riscv::register::mhpmcounter7"],[686,"riscv::register::mhpmcounter7h"],[688,"riscv::register::mhpmcounter8"],[691,"riscv::register::mhpmcounter8h"],[693,"riscv::register::mhpmcounter9"],[696,"riscv::register::mhpmcounter9h"],[698,"riscv::register::mhpmevent10"],[700,"riscv::register::mhpmevent11"],[702,"riscv::register::mhpmevent12"],[704,"riscv::register::mhpmevent13"],[706,"riscv::register::mhpmevent14"],[708,"riscv::register::mhpmevent15"],[710,"riscv::register::mhpmevent16"],[712,"riscv::register::mhpmevent17"],[714,"riscv::register::mhpmevent18"],[716,"riscv::register::mhpmevent19"],[718,"riscv::register::mhpmevent20"],[720,"riscv::register::mhpmevent21"],[722,"riscv::register::mhpmevent22"],[724,"riscv::register::mhpmevent23"],[726,"riscv::register::mhpmevent24"],[728,"riscv::register::mhpmevent25"],[730,"riscv::register::mhpmevent26"],[732,"riscv::register::mhpmevent27"],[734,"riscv::register::mhpmevent28"],[736,"riscv::register::mhpmevent29"],[738,"riscv::register::mhpmevent3"],[740,"riscv::register::mhpmevent30"],[742,"riscv::register::mhpmevent31"],[744,"riscv::register::mhpmevent4"],[746,"riscv::register::mhpmevent5"],[748,"riscv::register::mhpmevent6"],[750,"riscv::register::mhpmevent7"],[752,"riscv::register::mhpmevent8"],[754,"riscv::register::mhpmevent9"],[756,"riscv::register::mideleg"],[777,"riscv::register::mie"],[807,"riscv::register::mimpid"],[819,"riscv::register::minstret"],[821,"riscv::register::minstreth"],[822,"riscv::register::mip"],[846,"riscv::register::misa"],[874,"riscv::register::mscratch"],[876,"riscv::register::mstatus"],[1006,"riscv::register::mstatush"],[1022,"riscv::register::mtval"],[1023,"riscv::register::mtvec"],[1051,"riscv::register::mvendorid"],[1064,"riscv::register::pmpaddr0"],[1066,"riscv::register::pmpaddr1"],[1068,"riscv::register::pmpaddr10"],[1070,"riscv::register::pmpaddr11"],[1072,"riscv::register::pmpaddr12"],[1074,"riscv::register::pmpaddr13"],[1076,"riscv::register::pmpaddr14"],[1078,"riscv::register::pmpaddr15"],[1080,"riscv::register::pmpaddr2"],[1082,"riscv::register::pmpaddr3"],[1084,"riscv::register::pmpaddr4"],[1086,"riscv::register::pmpaddr5"],[1088,"riscv::register::pmpaddr6"],[1090,"riscv::register::pmpaddr7"],[1092,"riscv::register::pmpaddr8"],[1094,"riscv::register::pmpaddr9"],[1096,"riscv::register::pmpcfg0"],[1100,"riscv::register::pmpcfg1"],[1104,"riscv::register::pmpcfg2"],[1108,"riscv::register::pmpcfg3"],[1112,"riscv::register::satp"],[1142,"riscv::register::scause"],[1214,"riscv::register::scounteren"],[1237,"riscv::register::sepc"],[1239,"riscv::register::sie"],[1260,"riscv::register::sip"],[1277,"riscv::register::sscratch"],[1279,"riscv::register::sstatus"],[1326,"riscv::register::stval"],[1328,"riscv::register::stvec"],[1344,"riscv::register::time"],[1346,"riscv::register::timeh"],[1347,"core::result"],[1348,"core::any"],[1349,"core::ops::function"],[1350,"core::fmt"],[1351,"core::fmt"]],"d":["Assembly instructions","Delay devices and providers","Interrupts","RISC-V CSR’s","Macro to create a mutable reference to a statically …","Blocks the program for <em>at least</em> <code>cycles</code> CPU cycles.","<code>EBREAK</code> instruction wrapper","<code>ECALL</code> instruction wrapper","<code>FENCE</code> instruction wrapper","<code>FENCE.I</code> instruction wrapper","<code>nop</code> instruction wrapper","<code>SFENCE.VMA</code> instruction wrapper","<code>SFENCE.VMA</code> instruction wrapper (all address spaces and …","<code>WFI</code> instruction wrapper","Machine mode cycle counter (<code>mcycle</code>) as a delay provider","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Constructs the delay provider. <code>ticks_second</code> should be the …","","","","","","Disables all interrupts in the current hart (machine mode).","Enables all the interrupts in the current hart (machine …","Execute closure <code>f</code> with interrupts disabled in the current …","Execute closure <code>f</code> with interrupts enabled in the current …","Disables all interrupts in the current hart (supervisor …","Enables all the interrupts in the current hart (supervisor …","Execute closure <code>f</code> with interrupts disabled in the current …","Execute closure <code>f</code> with interrupts enabled in the current …","","","","","Permission enum contains all possible permission modes for …","Pmp struct holds a high-level representation of a single …","","","","","","Range enum contains all possible addressing modes for pmp …","","","","","Holds the raw contents of a PMP CSR Register","","","","","","","","","raw bits","","","","cycle register","cycleh register","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","instret register","instreth register","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Take the register contents and translate into a Pmp …","Is PMP locked?","marchid register","mcause register","mcounteren register","mcycle register","mcycleh register","medeleg register","mepc register","mhartid register","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","mideleg register","mie register","mimpid register","minstret register","minstreth register","mip register","misa register","mscratch register","mstatus register","mstatush register (RISCV-32 only)","mtval register","mtvec register","mvendorid register","Current PMP Permission","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection configuration pmpcfg0 struct …","Physical memory protection configuration pmpcfg1 struct …","Physical memory protection configuration pmpcfg2 struct …","Physical memory protection configuration pmpcfg3 struct …","Current PMP Range","satp register","scause register","scounteren register","sepc register","sie register","sip register","sscratch register","sstatus register","stval register","stvec register","time register","timeh register","","","","","","","","","","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","marchid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","","","","","Exception","","","","","","Interrupt","","","","","","","","","mcause register","","","","","","","","Trap Cause","","","","Returns the contents of the register as raw bits","","","","","","","","","Trap Cause","","","","","Returns the code field","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is trap cause an exception.","Is trap cause an interrupt.","Reads the CSR","","","","","","","","","","","","","mcounteren register","","","Supervisor cycle Enable","","Supervisor instret Enable","Supervisor time Enable","","Supervisor “cycle[h]” Enable","","Returns the argument unchanged.","Supervisor “hpm[x]” Enable (bits 3-31)","Calls <code>U::from(self)</code>.","Supervisor “instret[h]” Enable","Reads the CSR","Supervisor cycle Enable","","Supervisor instret Enable","Supervisor time Enable","Supervisor “time[h]” Enable","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","medeleg register","Returns the contents of the register as raw bits","","","Breakpoint Delegate","Breakpoint Delegate","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Store/AMO Access fault","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","Environment Call from U-mode Delegate","","","Returns the argument unchanged.","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Calls <code>U::from(self)</code>.","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Reads the CSR","Breakpoint Delegate","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Store/AMO Access fault","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","Environment Call from U-mode Delegate","Store/AMO Access Fault Delegate","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","","","","Environment Call from U-mode Delegate","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","mideleg register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","","","","mie register","Returns the contents of the register as raw bits","","","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Reads the CSR","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","","mimpid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","mip register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Machine External Interrupt Pending","Machine Software Interrupt Pending","Machine Timer Interrupt Pending","Reads the CSR","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","","misa register","Base integer ISA width","","","","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns true when a given extension is implemented.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Effective xlen in M-mode (i.e., <code>MXLEN</code>).","Reads the CSR","","","","","","","Reads the CSR","Writes the CSR","All off","","","","Non-instruction-fetch memory endianness","Floating-point extension state","","","Machine Previous Privilege Mode","","mstatus register","None dirty or clean, some on","None dirty, some clean","","Supervisor Previous Privilege Mode","Some dirty","","","","","","Additional extension state","","","","","","","","","","","","","Machine Interrupt Enable","Modify Memory PRiVilege","Make eXecutable Readable","Supervisor Interrupt Enable","Permit Supervisor User Memory access","Trap SRET","Trap Virtual Memory","Timeout Wait","User Interrupt Enable","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Floating-point extension state","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","M-mode non-instruction-fetch memory endianness","Machine Interrupt Enable","Machine Previous Interrupt Enable","Machine Previous Privilege Mode","Modify Memory PRiVilege","Make eXecutable Readable","Reads the CSR","S-mode non-instruction-fetch memory endianness.","Whether either the FS field or XS field signals the …","Floating-point extension state","Set M-mode non-instruction-fetch memory endianness","Machine Interrupt Enable","Machine Previous Interrupt Enable","Machine Previous Privilege Mode","Modify Memory PRiVilege","Make eXecutable Readable","Set S-mode non-instruction-fetch memory endianness","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","Trap SRET","Trap Virtual Memory","Timeout Wait","Set U-mode non-instruction-fetch memory endianness","User Interrupt Enable","User Previous Interrupt Enable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","Effective xlen in S-mode (i.e., <code>SXLEN</code>).","","","","","","","","","","","","","Trap SRET","Trap Virtual Memory","Timeout Wait","","","","","","","U-mode non-instruction-fetch memory endianness","Effective xlen in U-mode (i.e., <code>UXLEN</code>).","Additional extension state","","mstatus register","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","M-mode non-instruction-fetch memory endianness","Reads the CSR","S-mode non-instruction-fetch memory endianness","Set M-mode non-instruction-fetch memory endianness","Set S-mode non-instruction-fetch memory endianness","","","","Reads the CSR","","mtvec register","Trap mode","","Returns the trap-vector base-address","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Reads the CSR","Returns the trap-vector mode","","","","","","","Writes the CSR","mvendorid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Returns the JEDEC manufacturer ID","Reads the CSR","","","","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","No translation or protection","32-bit satp mode","satp register","Page-based 32-bit virtual addressing","Address space identifier","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Current address-translation scheme","Physical page number","Reads the CSR","Sets the register to corresponding page table mode, …","","","","","","","Writes the CSR","","Exception","","","","","","Interrupt","","","","","scause register","","","","","","","","Trap Cause","","","","Returns the contents of the register as raw bits","","","","","","","","","Trap Cause","","","","","Returns the code field","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is trap cause an exception.","Is trap cause an interrupt.","Reads the CSR","Set supervisor cause register to corresponding cause.","","","","","","","","","","","","","Writes the CSR","scounteren register","","","User cycle Enable","","User instret Enable","User time Enable","","User “cycle[h]” Enable","","Returns the argument unchanged.","User “hpm[x]” Enable (bits 3-31)","Calls <code>U::from(self)</code>.","User “instret[h]&quot; Enable","Reads the CSR","User cycle Enable","","User instret Enable","User time Enable","User “time[h]” Enable","","","","Reads the CSR","Writes the CSR","sie register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","","sip register","Returns the contents of the register as raw bits","","","Supervisor Software Interrupt Pending","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor Software Interrupt Pending","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","","Reads the CSR","Writes the CSR","","Supervisor Previous Privilege Mode","Supervisor Status Register","","","","","","","","Make eXecutable Readable","Supervisor Interrupt Enable","Permit Supervisor User Memory access","User Interrupt Enable","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","The status of the floating-point unit","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Make eXecutable Readable","Reads the CSR","Whether either the FS field or XS field signals the …","The status of the floating-point unit","Make eXecutable Readable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","User Interrupt Enable","User Previous Interrupt Enable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","","","","","","","Effective xlen in U-mode (i.e., <code>UXLEN</code>).","The status of additional user-mode extensions and …","Reads the CSR","Writes the CSR","stvec register","","Returns the trap-vector base-address","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Returns the trap-vector mode","","","","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,4,4,4,4,4,4,4,4,0,0,0,0,0,0,0,0,0,0,10,10,9,10,0,0,0,9,9,9,9,0,10,9,9,9,14,14,9,10,11,14,9,10,11,11,9,10,11,0,0,9,10,11,14,9,10,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,9,10,11,14,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,14,9,10,11,14,9,10,11,14,9,10,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,16,16,16,16,16,0,16,16,16,21,0,19,21,21,21,21,0,19,21,21,21,21,20,20,20,0,21,21,21,21,20,20,20,0,20,21,21,18,18,19,20,21,18,19,20,21,18,18,19,20,21,18,19,20,21,18,19,20,21,18,19,20,20,21,21,18,19,20,21,18,18,0,18,19,20,21,18,19,20,21,18,19,20,21,0,23,23,0,0,0,0,23,23,23,23,23,23,23,0,0,0,0,0,23,23,23,23,0,0,0,0,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,24,24,24,24,24,24,24,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,24,24,24,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,25,25,0,0,0,25,25,25,25,0,0,0,0,25,25,25,25,25,25,0,26,26,26,0,0,0,0,0,0,26,26,26,26,26,26,26,0,0,0,0,0,0,0,26,26,26,26,26,26,0,27,27,27,27,27,27,27,0,27,27,27,0,0,0,0,28,28,28,0,0,0,28,28,28,28,28,28,28,0,0,0,0,28,28,28,28,28,28,0,0,30,30,30,29,29,30,29,30,29,30,30,29,30,29,30,29,29,30,29,0,29,30,29,30,29,30,0,0,33,37,34,34,0,0,34,37,0,35,0,33,33,34,0,33,35,36,35,36,0,0,32,33,34,35,36,37,32,33,34,35,36,37,0,0,0,0,0,0,0,0,0,32,33,34,35,36,37,33,34,35,36,37,32,33,34,35,36,37,32,33,34,35,36,37,37,32,32,33,34,35,36,37,32,32,32,32,32,32,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,32,32,32,32,32,33,34,35,36,37,32,33,34,35,36,37,32,32,32,32,33,34,35,36,37,32,32,32,0,0,38,38,38,38,38,38,38,0,38,0,0,38,38,38,0,40,0,0,40,39,39,39,40,39,40,39,40,40,39,40,39,40,39,40,0,39,39,40,39,40,39,40,0,0,41,41,41,41,41,41,41,41,0,41,41,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,0,0,43,42,42,42,43,42,43,42,43,43,42,43,42,43,42,43,42,42,0,0,42,43,42,43,42,43,0,47,0,45,47,47,47,47,0,45,47,47,47,0,47,47,47,47,46,46,46,0,46,47,47,44,44,45,46,47,44,45,46,47,44,44,45,46,47,44,45,46,47,45,46,47,44,45,46,46,47,47,44,45,46,47,44,44,0,0,44,45,46,47,44,45,46,47,44,45,46,47,0,0,48,48,0,0,0,0,48,48,48,48,48,48,48,0,0,0,0,0,48,48,48,48,0,0,0,49,49,49,0,0,0,49,49,49,49,0,0,0,0,49,49,49,49,49,49,0,50,50,50,0,50,50,50,50,0,0,50,50,50,50,50,50,0,0,0,0,0,52,52,0,51,52,51,52,0,0,0,0,51,52,52,51,52,51,52,51,51,52,51,0,51,0,0,0,0,0,0,0,0,51,51,51,51,51,52,51,52,51,52,51,51,0,0,0,0,53,53,53,53,53,53,53,53,0,53,53,53,53,0,0,0,0],"f":"`````{bd}{{}d}0000{{ff}d}11`{ce{}{}}0{hh}{{hb}d}{cc{}}3{bh}{c{{j{e}}}{}{}}0{cl{}}``88{ec{}{{A`{}{{n{c}}}}}}09900`````````````````77777777`{AbAb}{AdAd}{AfAf}``{{AbAh}Aj}{{AdAh}Aj}{{AfAh}Aj}::::````````````````````````````````````````````````````````````===={{Alf}Af}```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````999999998888{{}f}{{}An}1101101101101101101101101101101101101101101101101101101101101101011011101101101101101101101`{B`f}{ce{}{}}0{B`B`}{{B`Ah}Aj}{cc{}}3{{}{{Bb{B`}}}}{c{{j{e}}}{}{}}0{cl{}}````````````````````````````{Bdf}77777777{BdBf}{BdBd}{BfBf}{BhBh}{BjBj}5{{BfBf}Bl}{{BhBh}Bl}{{BjBj}Bl}{{BdAh}Aj}{{BfAh}Aj}{{BhAh}Aj}{{BjAh}Aj}{cc{}}00{fBh}1{fBj}{ce{}{}}000{BdBl}0{{}Bd}{c{{j{e}}}{}{}}0000000{cl{}}000`44{{}d}{fd}11{BnBn}{BnBl}{{BnAh}Aj}<{{Bnf}Bl}:2{{}Bn}65663887{{}f}{{}An}1`{C`f}>>{C`Bl}:::::::::::::{C`C`}{{C`Ah}Aj}{cc{}}3333{ce{}{}}444{{}C`}?????????????5555{c{{j{e}}}{}{}}0{cl{}}7:{fd};;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;:0;0;:0;0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0`{Cbf}55{{}d}00{CbCb}{{CbAh}Aj}98{{}Cb}333{CbBl}00887`{Cdf};;555555{CdCd}{{CdAh}Aj}>={CdBl}00{{}Cd}999999111==<`{Cff}{ce{}{}}0{CfCf}{{CfAh}Aj}{cc{}}3{{}{{Bb{Cf}}}}{c{{j{e}}}{}{}}0{cl{}}{{}f}{{}An}1`{Chf}99{{}d}00{ChCh}{{ChAh}Aj}9<{ChBl}00{{}Ch}444111998`````{Cjf}????{CjCj}{ClCl}{{ClCl}Bl}{{CjAh}Aj}{{ClAh}Aj}{cc{}}0{{CjCn}Bl}{ce{}{}}0{CjCl}{{}{{Bb{Cj}}}}{c{{j{e}}}{}{}}000{cl{}}0{{}f}{fd}``````````````````````666666666666{{}d}00000000{D`D`}{DbDb}{DdDd}{DfDf}{DhDh}{DjDj}{{DbDb}Bl}{{DdDd}Bl}{{DfDf}Bl}{{DhDh}Bl}{{DjDj}Bl}{{D`Ah}Aj}{{DbAh}Aj}{{DdAh}Aj}{{DfAh}Aj}{{DhAh}Aj}{{DjAh}Aj}{cc{}}0000{BlDj}1{D`Dd}{ce{}{}}00000{D`Dj}{D`Bl}0{D`Df}11{{}D`}32{Ddd}{Djd}{{}d}0{Dfd}11211{Dhd}222232277{D`Dh}8{D`Cl}{c{{j{e}}}{}{}}00000000000:::{cl{}}00000<2{D`Db}``>>{DlDl}{{DlAh}Aj}{cc{}}{ce{}{}}{DlDj}{{}Dl}1>>887{{}f}````{Dnf}04444{DnDn}{E`E`}{{E`E`}Bl}{{DnAh}Aj}{{E`Ah}Aj}::99{{}Dn}{Dn{{Bb{E`}}}}{c{{j{e}}}{}{}}000{cl{}}0{{fE`}d}`{Ebf}??{EbEb}{{EbAh}Aj}{cc{}}{ce{}{}}4{{}{{Bb{Eb}}}}887{{}f}{fd}1010101010101010101010101010100{{}Al}{{fAdAbBl}d}2210221022102````{Edf}06666{EdEd}{EfEf}{{EfEf}Bl}{{EdAh}Aj}{{EfAh}Aj}<<;;{EdEf}6{{}Ed}{{Efff}d}{c{{j{e}}}{}{}}000{cl{}}0=````````````````````````{Ehf}{ce{}{}}0000000{EhEj}{EhEh}{EjEj}{ElEl}{EnEn}6{{EjEj}Bl}{{ElEl}Bl}{{EnEn}Bl}{{EjAh}Aj}{{ElAh}Aj}{{EnAh}Aj}{cc{}}0{fEl}1{fEn}2>>>>{EhBl}0{{}Eh}{Ejd}{c{{j{e}}}{}{}}0000000{cl{}}000{fd}`{ce{}{}}0{{}d}200{F`F`}{F`Bl}{{F`Ah}Aj}={{F`f}Bl}52{{}F`}57553998{{}f}8`{Fbf}88777{FbFb}{{FbAh}Aj}{cc{}};{{}Fb};;;{FbBl}00{c{{j{e}}}{}{}}0{cl{}}`{Fdf}{ce{}{}}0{{}d}{FdFd}{{FdAh}Aj}93{{}Fd}3{FdBl}00887?{fd}``````66665555{FfFf}{FhFh}{{FhFh}Bl}{{FfAh}Aj}{{FhAh}Aj}{cc{}}0{FfDd}=={FfBl}{{}Ff}1{Ddd}???{Fhd}{{}d}0044{FfFh}5{c{{j{e}}}{}{}}000{cl{}}0{FfCl}9{{}f}{fd}``{Fjf}0{ce{}{}}0{FjFj}{{FjAh}Aj}{cc{}}3{{}Fj}{Fj{{Bb{E`}}}};;:{{fE`}d}9{{}An}:","c":[],"p":[[1,"u32"],[1,"unit"],[1,"usize"],[5,"McycleDelay",14],[6,"Result",1347],[5,"TypeId",1348],[17,"Output"],[10,"FnOnce",1349],[6,"Permission",35],[6,"Range",35],[5,"Pmp",35],[5,"Formatter",1350],[8,"Result",1350],[5,"Pmpcsr",35],[1,"u64"],[5,"Marchid",386],[6,"Option",1351],[5,"Mcause",398],[6,"Trap",398],[6,"Interrupt",398],[6,"Exception",398],[1,"bool"],[5,"Mcounteren",473],[5,"Medeleg",499],[5,"Mideleg",756],[5,"Mie",777],[5,"Mimpid",807],[5,"Mip",822],[5,"Misa",846],[6,"XLEN",846],[1,"char"],[5,"Mstatus",876],[6,"XS",876],[6,"FS",876],[6,"MPP",876],[6,"SPP",876],[6,"Endianness",876],[5,"Mstatush",1006],[5,"Mtvec",1023],[6,"TrapMode",1023],[5,"Mvendorid",1051],[5,"Satp",1112],[6,"Mode",1112],[5,"Scause",1142],[6,"Trap",1142],[6,"Interrupt",1142],[6,"Exception",1142],[5,"Scounteren",1214],[5,"Sie",1239],[5,"Sip",1260],[5,"Sstatus",1279],[6,"SPP",1279],[5,"Stvec",1328]],"b":[]}],\
["stable_deref_trait",{"doc":"This module defines an unsafe marker trait, StableDeref, …","t":"KK","n":["CloneStableDeref","StableDeref"],"q":[[0,"stable_deref_trait"]],"d":["An unsafe marker trait for types where clones deref to the …","An unsafe marker trait for types that deref to a stable …"],"i":[0,0],"f":"``","c":[],"p":[],"b":[]}],\
["strum",{"doc":"Strum","t":"YKYTYKYYYYKYKYYYYYKYRRGYTTTKKKPCMNNNNNNNMMNMMMNNMMNNNM","n":["AsRefStr","AsStaticRef","AsStaticStr","COUNT","Display","EnumCount","EnumCount","EnumDiscriminants","EnumIs","EnumIter","EnumMessage","EnumMessage","EnumProperty","EnumProperty","EnumString","EnumTryAs","EnumVariantNames","FromRepr","IntoEnumIterator","IntoStaticStr","Iterator","Iterator","ParseError","ToString","VARIANTS","VARIANT_COUNT","VARIANT_NAMES","VariantIterator","VariantMetadata","VariantNames","VariantNotFound","additional_attributes","as_static","borrow","borrow_mut","clone","eq","fmt","from","get_bool","get_detailed_message","get_documentation","get_int","get_message","get_serializations","get_str","hash","into","iter","iter","try_from","try_into","type_id","variant_name"],"q":[[0,"strum"],[54,"core::marker"],[55,"core::fmt"],[56,"core::fmt"],[57,"core::hash"],[58,"core::result"],[59,"core::any"]],"d":["Converts enum variants to <code>&amp;&#39;static str</code>.","A cheap reference-to-reference conversion. Used to convert …","","","Converts enum variants to strings.","A trait for capturing the number of variants in Enum. This …","Add a constant <code>usize</code> equal to the number of variants.","Generate a new type with only the discriminant names.","Generated <code>is_*()</code> methods for each variant. E.g. …","Creates a new type that iterates of the variants of an …","Associates additional pieces of information with an Enum. …","Add a verbose message to an enum variant.","<code>EnumProperty</code> is a trait that makes it possible to store …","Add custom properties to enum variants.","Converts strings to enum variants based on their name.","Generated <code>try_as_*()</code> methods for all tuple-style variants. …","Implements <code>Strum::VariantNames</code> which adds an associated …","Add a function to enum that allows accessing variants by …","This trait designates that an <code>Enum</code> can be iterated over. …","Implements <code>From&lt;MyEnum&gt; for &amp;&#39;static str</code> on an enum.","","","The <code>ParseError</code> enum is a collection of all the possible …","implements <code>std::string::ToString</code> on an enum","Names of the variants of this enum","","","","","A trait for retrieving the names of each variant in Enum. …","","Documentation for Additional Attributes","","","","","","","Returns the argument unchanged.","","","Get the doc comment associated with a variant if it exists.","","","","","","Calls <code>U::from(self)</code>.","","","","","",""],"i":[0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,20,0,0,21,17,17,0,0,0,3,0,1,3,3,3,3,3,3,7,10,10,7,10,10,7,3,3,19,20,3,3,3,17],"f":"````````````````````````````````{bcd}{ce{}{}}0{ff}{{ff}h}{{fj}l}{cc{}}{{nA`}{{Ab{h}}}}{Ad{{Ab{A`}}}}0{{nA`}{{Ab{Af}}}}1{Ad{{Ah{A`}}}}{{nA`}{{Ab{A`}}}}{{fc}AjAl}:{{}c{}}0{c{{An{e}}}{}{}}0{cB`{}}{BbA`}","c":[1,32],"p":[[10,"AsStaticRef",0],[10,"Sized",54],[6,"ParseError",0],[1,"bool"],[5,"Formatter",55],[8,"Result",55],[10,"EnumProperty",0],[1,"str"],[6,"Option",56],[10,"EnumMessage",0],[1,"usize"],[1,"slice"],[1,"unit"],[10,"Hasher",57],[6,"Result",58],[5,"TypeId",59],[10,"VariantMetadata",0],[10,"EnumCount",0],[10,"IntoEnumIterator",0],[10,"VariantIterator",0],[10,"VariantNames",0]],"b":[]}],\
["vcell",{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":"FNNNNNNNNNNN","n":["VolatileCell","as_ptr","borrow","borrow_mut","from","get","into","new","set","try_from","try_into","type_id"],"q":[[0,"vcell"],[12,"core::marker"],[13,"core::result"],[14,"core::any"]],"d":["Just like <code>Cell</code> but with volatile read / write operations","Returns a raw pointer to the underlying data in the cell","","","Returns the argument unchanged.","Returns a copy of the contained value","Calls <code>U::from(self)</code>.","Creates a new <code>VolatileCell</code> containing the given value","Sets the contained value","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":"`{{{b{c}}}{}{}}{ce{}{}}0{cc{}}{{{b{c}}}cd}2{c{{b{c}}}{}}{{{b{c}}c}fd}{c{{h{e}}}{}{}}0{cj{}}","c":[],"p":[[5,"VolatileCell",0],[10,"Copy",12],[1,"unit"],[6,"Result",13],[5,"TypeId",14]],"b":[]}],\
["void",{"doc":"Void","t":"KKGNNNNNNNNNNNNHMM","n":["ResultVoidErrExt","ResultVoidExt","Void","borrow","borrow_mut","clone","eq","fmt","fmt","from","into","partial_cmp","try_from","try_into","type_id","unreachable","void_unwrap","void_unwrap_err"],"q":[[0,"void"],[18,"core::fmt"],[19,"core::fmt"],[20,"core::option"],[21,"core::result"],[22,"core::any"]],"d":["Extensions to <code>Result&lt;Void, E&gt;</code>","Extensions to <code>Result&lt;T, Void&gt;</code>","The empty type for cases which can’t occur.","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","A safe version of <code>intrinsincs::unreachable</code>.","Get the value out of a wrapper.","Get the error out of a wrapper."],"i":[0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,0,10,11],"f":"```{ce{}{}}0{bb}{{bc}d{}}{{bf}h}0{cc{}}4{{bc}{{l{j}}}{}}{c{{n{e}}}{}{}}0{cA`{}}{bAb}{Adc{}}{Afc{}}","c":[],"p":[[6,"Void",0],[1,"bool"],[5,"Formatter",18],[8,"Result",18],[6,"Ordering",19],[6,"Option",20],[6,"Result",21],[5,"TypeId",22],[1,"never"],[10,"ResultVoidExt",0],[10,"ResultVoidErrExt",0]],"b":[[7,"impl-Debug-for-Void"],[8,"impl-Display-for-Void"]]}]\
]'));
if (typeof exports !== 'undefined') exports.searchIndex = searchIndex;
else if (window.initSearch) window.initSearch(searchIndex);
