{"Source Block": ["serv/rtl/serv_alu.v@109:128@HdlStmProcess", "                 (i_rd_sel == ALU_RESULT_BOOL) ? result_bool : 1'bx;\n\n\n   reg \teq_r;\n\n   always @(posedge clk) begin\n      if (i_init) begin\n\t result_lt_r <= result_lt;\n\t eq_r <= result_eq;\n      end else begin\n\t eq_r <= 1'b1;\n\t if (result_lt_r)\n\t   result_lt_r <= 1'b0;\n      end\n      en_r <= i_en;\n   end\n\n   assign result_eq = eq_r & (i_rs1 == i_op_b);\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[120, "\t if (result_lt_r)\n"], [121, "\t   result_lt_r <= 1'b0;\n"]], "Add": []}}