;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, PC_MUX_sel : UInt<2>}
    
    io is invalid
    io is invalid
    node _T_24 = bits(io.IR, 6, 6) @[Decorder.scala 19:25]
    node _T_26 = eq(_T_24, UInt<1>("h00")) @[Decorder.scala 19:19]
    node _T_27 = bits(io.IR, 5, 5) @[Decorder.scala 19:37]
    node _T_28 = and(_T_26, _T_27) @[Decorder.scala 19:29]
    node _T_29 = bits(io.IR, 4, 4) @[Decorder.scala 19:49]
    node rs2 = and(_T_28, _T_29) @[Decorder.scala 19:41]
    node _T_30 = bits(io.IR, 5, 5) @[Decorder.scala 20:20]
    node _T_32 = eq(_T_30, UInt<1>("h00")) @[Decorder.scala 20:14]
    node _T_33 = bits(io.IR, 2, 2) @[Decorder.scala 20:33]
    node _T_35 = eq(_T_33, UInt<1>("h00")) @[Decorder.scala 20:27]
    node _T_36 = and(_T_32, _T_35) @[Decorder.scala 20:24]
    node _T_37 = bits(io.IR, 4, 4) @[Decorder.scala 20:48]
    node _T_39 = eq(_T_37, UInt<1>("h00")) @[Decorder.scala 20:42]
    node _T_40 = bits(io.IR, 3, 3) @[Decorder.scala 20:61]
    node _T_42 = eq(_T_40, UInt<1>("h00")) @[Decorder.scala 20:55]
    node _T_43 = and(_T_39, _T_42) @[Decorder.scala 20:52]
    node _T_44 = bits(io.IR, 2, 2) @[Decorder.scala 20:73]
    node _T_45 = and(_T_43, _T_44) @[Decorder.scala 20:65]
    node i = or(_T_36, _T_45) @[Decorder.scala 20:38]
    node _T_46 = bits(io.IR, 6, 6) @[Decorder.scala 21:19]
    node _T_48 = eq(_T_46, UInt<1>("h00")) @[Decorder.scala 21:13]
    node _T_49 = bits(io.IR, 5, 5) @[Decorder.scala 21:31]
    node _T_50 = and(_T_48, _T_49) @[Decorder.scala 21:23]
    node _T_51 = bits(io.IR, 4, 4) @[Decorder.scala 21:43]
    node s = and(_T_50, _T_51) @[Decorder.scala 21:35]
    node _T_52 = bits(io.IR, 5, 5) @[Decorder.scala 22:21]
    node _T_54 = eq(_T_52, UInt<1>("h00")) @[Decorder.scala 22:15]
    node _T_55 = bits(io.IR, 3, 3) @[Decorder.scala 22:34]
    node _T_57 = eq(_T_55, UInt<1>("h00")) @[Decorder.scala 22:28]
    node _T_58 = and(_T_54, _T_57) @[Decorder.scala 22:25]
    node _T_59 = bits(io.IR, 2, 2) @[Decorder.scala 22:46]
    node pcb = and(_T_58, _T_59) @[Decorder.scala 22:38]
    node _T_60 = bits(io.IR, 6, 6) @[Decorder.scala 24:22]
    node _T_62 = eq(_T_60, UInt<1>("h00")) @[Decorder.scala 24:16]
    node _T_63 = bits(io.IR, 2, 2) @[Decorder.scala 24:35]
    node _T_65 = eq(_T_63, UInt<1>("h00")) @[Decorder.scala 24:29]
    node _T_66 = and(_T_62, _T_65) @[Decorder.scala 24:26]
    node _T_67 = bits(io.IR, 4, 4) @[Decorder.scala 24:50]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[Decorder.scala 24:44]
    node _T_70 = bits(io.IR, 3, 3) @[Decorder.scala 24:63]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[Decorder.scala 24:57]
    node _T_73 = and(_T_69, _T_72) @[Decorder.scala 24:54]
    node _T_74 = bits(io.IR, 2, 2) @[Decorder.scala 24:75]
    node _T_75 = and(_T_73, _T_74) @[Decorder.scala 24:67]
    node rs1 = or(_T_66, _T_75) @[Decorder.scala 24:40]
    node _T_76 = bits(io.IR, 4, 4) @[Decorder.scala 25:18]
    node _T_77 = bits(io.IR, 2, 2) @[Decorder.scala 25:30]
    node u = and(_T_76, _T_77) @[Decorder.scala 25:22]
    node _T_78 = bits(io.IR, 3, 3) @[Decorder.scala 27:22]
    node _T_80 = eq(_T_78, UInt<1>("h00")) @[Decorder.scala 27:16]
    node _T_81 = bits(io.IR, 2, 2) @[Decorder.scala 27:34]
    node _T_82 = and(_T_80, _T_81) @[Decorder.scala 27:26]
    node _T_83 = bits(io.IR, 6, 6) @[Decorder.scala 27:49]
    node _T_85 = eq(_T_83, UInt<1>("h00")) @[Decorder.scala 27:43]
    node _T_86 = bits(io.IR, 4, 4) @[Decorder.scala 27:61]
    node _T_87 = and(_T_85, _T_86) @[Decorder.scala 27:53]
    node alu = or(_T_82, _T_87) @[Decorder.scala 27:39]
    node _T_88 = bits(io.IR, 5, 5) @[Decorder.scala 28:21]
    node _T_90 = eq(_T_88, UInt<1>("h00")) @[Decorder.scala 28:15]
    node _T_91 = bits(io.IR, 4, 4) @[Decorder.scala 28:34]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[Decorder.scala 28:28]
    node _T_94 = and(_T_90, _T_93) @[Decorder.scala 28:25]
    node _T_95 = bits(io.IR, 3, 3) @[Decorder.scala 28:47]
    node _T_97 = eq(_T_95, UInt<1>("h00")) @[Decorder.scala 28:41]
    node mem = and(_T_94, _T_97) @[Decorder.scala 28:38]
    node _T_98 = bits(io.IR, 5, 5) @[Decorder.scala 29:21]
    node _T_99 = bits(io.IR, 3, 3) @[Decorder.scala 29:33]
    node pcwb = and(_T_98, _T_99) @[Decorder.scala 29:25]
    node _T_100 = bits(io.IR, 5, 5) @[Decorder.scala 30:24]
    node _T_101 = bits(io.IR, 3, 3) @[Decorder.scala 30:36]
    node _T_102 = and(_T_100, _T_101) @[Decorder.scala 30:28]
    node _T_103 = bits(io.IR, 6, 6) @[Decorder.scala 30:50]
    node _T_104 = bits(io.IR, 4, 4) @[Decorder.scala 30:63]
    node _T_106 = eq(_T_104, UInt<1>("h00")) @[Decorder.scala 30:57]
    node _T_107 = and(_T_103, _T_106) @[Decorder.scala 30:54]
    node _T_108 = bits(io.IR, 2, 2) @[Decorder.scala 30:76]
    node _T_110 = eq(_T_108, UInt<1>("h00")) @[Decorder.scala 30:70]
    node _T_111 = and(_T_107, _T_110) @[Decorder.scala 30:67]
    node br_jmp = or(_T_102, _T_111) @[Decorder.scala 30:41]
    node _T_112 = bits(io.IR, 4, 4) @[Decorder.scala 31:22]
    node _T_114 = eq(_T_112, UInt<1>("h00")) @[Decorder.scala 31:16]
    node _T_115 = bits(io.IR, 3, 3) @[Decorder.scala 31:35]
    node _T_117 = eq(_T_115, UInt<1>("h00")) @[Decorder.scala 31:29]
    node _T_118 = and(_T_114, _T_117) @[Decorder.scala 31:26]
    node _T_119 = bits(io.IR, 2, 2) @[Decorder.scala 31:47]
    node jalr = and(_T_118, _T_119) @[Decorder.scala 31:39]
    node _T_120 = bits(io.IR, 5, 5) @[Decorder.scala 32:21]
    node _T_121 = bits(io.IR, 3, 3) @[Decorder.scala 32:33]
    node jtyp = and(_T_120, _T_121) @[Decorder.scala 32:25]
    node _T_122 = bits(io.IR, 6, 6) @[Decorder.scala 33:21]
    node _T_123 = bits(io.IR, 4, 4) @[Decorder.scala 33:34]
    node _T_125 = eq(_T_123, UInt<1>("h00")) @[Decorder.scala 33:28]
    node _T_126 = and(_T_122, _T_125) @[Decorder.scala 33:25]
    node _T_127 = bits(io.IR, 2, 2) @[Decorder.scala 33:47]
    node _T_129 = eq(_T_127, UInt<1>("h00")) @[Decorder.scala 33:41]
    node btyp = and(_T_126, _T_129) @[Decorder.scala 33:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 35:22]
    when rs2 : @[Decorder.scala 44:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 45:22]
      skip @[Decorder.scala 44:16]
    when i : @[Decorder.scala 47:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 48:22]
      skip @[Decorder.scala 47:14]
    when s : @[Decorder.scala 50:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 51:22]
      skip @[Decorder.scala 50:14]
    when pcb : @[Decorder.scala 53:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 54:22]
      skip @[Decorder.scala 53:16]
    when rs1 : @[Decorder.scala 58:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 59:22]
      skip @[Decorder.scala 58:16]
    when u : @[Decorder.scala 61:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 62:22]
      skip @[Decorder.scala 61:14]
    when alu : @[Decorder.scala 65:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 66:19]
      skip @[Decorder.scala 65:16]
    when mem : @[Decorder.scala 68:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 69:19]
      skip @[Decorder.scala 68:16]
    when pcwb : @[Decorder.scala 71:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 72:19]
      skip @[Decorder.scala 71:17]
    when br_jmp : @[Decorder.scala 75:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 76:22]
      skip @[Decorder.scala 75:18]
    when jalr : @[Decorder.scala 78:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 79:22]
      skip @[Decorder.scala 78:16]
    when jtyp : @[Decorder.scala 82:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 83:23]
      skip @[Decorder.scala 82:16]
    when btyp : @[Decorder.scala 85:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 86:23]
      skip @[Decorder.scala 85:16]
    node _T_143 = eq(func3, UInt<3>("h00")) @[Decorder.scala 90:26]
    node _T_145 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 90:53]
    node _T_146 = and(_T_143, _T_145) @[Decorder.scala 90:40]
    node _T_147 = eq(func3, UInt<3>("h01")) @[Decorder.scala 90:78]
    node _T_149 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 90:105]
    node _T_150 = and(_T_147, _T_149) @[Decorder.scala 90:92]
    node _T_151 = or(_T_146, _T_150) @[Decorder.scala 90:68]
    node _T_152 = eq(func3, UInt<3>("h04")) @[Decorder.scala 90:130]
    node _T_154 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 90:157]
    node _T_155 = and(_T_152, _T_154) @[Decorder.scala 90:144]
    node _T_156 = or(_T_151, _T_155) @[Decorder.scala 90:120]
    node _T_157 = eq(func3, UInt<3>("h05")) @[Decorder.scala 90:182]
    node _T_159 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 90:209]
    node _T_160 = and(_T_157, _T_159) @[Decorder.scala 90:196]
    node _T_161 = or(_T_156, _T_160) @[Decorder.scala 90:172]
    node _T_162 = eq(func3, UInt<3>("h06")) @[Decorder.scala 90:234]
    node _T_164 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 90:263]
    node _T_165 = and(_T_162, _T_164) @[Decorder.scala 90:249]
    node _T_166 = or(_T_161, _T_165) @[Decorder.scala 90:224]
    node _T_167 = eq(func3, UInt<3>("h05")) @[Decorder.scala 90:288]
    node _T_169 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 90:316]
    node _T_170 = and(_T_167, _T_169) @[Decorder.scala 90:302]
    node branch = or(_T_166, _T_170) @[Decorder.scala 90:278]
    node _T_171 = bits(io.IR, 6, 6) @[Decorder.scala 92:25]
    node _T_172 = bits(io.IR, 2, 2) @[Decorder.scala 92:37]
    node jmp_jalr = and(_T_171, _T_172) @[Decorder.scala 92:29]
    node _T_173 = bits(io.IR, 6, 6) @[Decorder.scala 93:19]
    node _T_174 = bits(io.IR, 4, 4) @[Decorder.scala 93:32]
    node _T_176 = eq(_T_174, UInt<1>("h00")) @[Decorder.scala 93:26]
    node _T_177 = and(_T_173, _T_176) @[Decorder.scala 93:23]
    node _T_178 = bits(io.IR, 2, 2) @[Decorder.scala 93:45]
    node _T_180 = eq(_T_178, UInt<1>("h00")) @[Decorder.scala 93:39]
    node br = and(_T_177, _T_180) @[Decorder.scala 93:36]
    node _T_181 = bits(io.IR, 6, 6) @[Decorder.scala 94:21]
    node _T_183 = eq(_T_181, UInt<1>("h00")) @[Decorder.scala 94:15]
    node _T_184 = bits(io.IR, 4, 4) @[Decorder.scala 94:33]
    node pc4 = or(_T_183, _T_184) @[Decorder.scala 94:25]
    node _T_185 = or(jmp_jalr, br) @[Decorder.scala 95:20]
    node _T_187 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 95:46]
    node _T_188 = and(_T_185, _T_187) @[Decorder.scala 95:27]
    when _T_188 : @[Decorder.scala 95:62]
      io.PC_MUX_sel <= UInt<2>("h02") @[Decorder.scala 96:22]
      skip @[Decorder.scala 95:62]
    node _T_191 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 98:33]
    node _T_192 = and(pc4, _T_191) @[Decorder.scala 98:14]
    when _T_192 : @[Decorder.scala 98:49]
      io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 99:23]
      skip @[Decorder.scala 98:49]
    node _T_195 = eq(io.DataMem_rdy, UInt<1>("h01")) @[Decorder.scala 101:25]
    when _T_195 : @[Decorder.scala 101:40]
      io.PC_MUX_sel <= UInt<2>("h01") @[Decorder.scala 102:23]
      skip @[Decorder.scala 101:40]
    
