

================================================================
== Vivado HLS Report for 'fetch_log'
================================================================
* Date:           Wed Apr 08 13:21:25 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        prefetch_log
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  128001|  128001|  128002|  128002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128000|  128000|        16|          -|          -|  8000|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    123|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    1168|   1392|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     76|
|Register         |        -|      -|     321|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|    1489|   1591|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |fetch_log_AXILiteS_s_axi_U  |fetch_log_AXILiteS_s_axi  |        0|      0|  144|  232|
    |fetch_log_A_BUS_m_axi_U     |fetch_log_A_BUS_m_axi     |        2|      0|  512|  580|
    |fetch_log_LOG_BUS_m_axi_U   |fetch_log_LOG_BUS_m_axi   |        2|      0|  512|  580|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        4|      0| 1168| 1392|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a2_sum_fu_189_p2     |     +    |      0|  0|  31|          31|          31|
    |i_1_fu_200_p2        |     +    |      0|  0|  16|          16|           4|
    |ret_val_1_fu_216_p2  |     +    |      0|  0|  32|          32|           4|
    |tmp_2_fu_194_p2      |   icmp   |      0|  0|   6|          16|           5|
    |tmp_fu_183_p2        |   icmp   |      0|  0|   6|          16|          12|
    |p_ret_val_fu_221_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 123|         112|          88|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                  |   1|          2|    1|          2|
    |A_BUS_blk_n_AW                  |   1|          2|    1|          2|
    |A_BUS_blk_n_B                   |   1|          2|    1|          2|
    |A_BUS_blk_n_R                   |   1|          2|    1|          2|
    |A_BUS_blk_n_W                   |   1|          2|    1|          2|
    |LOG_BUS_blk_n_AW                |   1|          2|    1|          2|
    |LOG_BUS_blk_n_B                 |   1|          2|    1|          2|
    |LOG_BUS_blk_n_W                 |   1|          2|    1|          2|
    |ap_NS_fsm                       |  15|         18|    1|         18|
    |ap_sig_ioackin_A_BUS_ARREADY    |   1|          2|    1|          2|
    |ap_sig_ioackin_A_BUS_AWREADY    |   1|          2|    1|          2|
    |ap_sig_ioackin_A_BUS_WREADY     |   1|          2|    1|          2|
    |ap_sig_ioackin_LOG_BUS_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_LOG_BUS_WREADY   |   1|          2|    1|          2|
    |i_reg_130                       |  16|          2|   16|         32|
    |ret_val_reg_118                 |  32|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  76|         48|   62|        140|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |A_BUS_addr_reg_261              |  31|   0|   32|          1|
    |LOG_BUS_addr_reg_228            |  30|   0|   32|          2|
    |a2_sum_reg_246                  |  31|   0|   31|          0|
    |ap_CS_fsm                       |  17|   0|   17|          0|
    |ap_reg_ioackin_A_BUS_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_A_BUS_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_A_BUS_WREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_LOG_BUS_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_LOG_BUS_WREADY   |   1|   0|    1|          0|
    |i_1_reg_256                     |  16|   0|   16|          0|
    |i_cast1_reg_238                 |  16|   0|   32|         16|
    |i_reg_130                       |  16|   0|   16|          0|
    |p_ret_val_reg_277               |  32|   0|   32|          0|
    |ret_val_1_reg_272               |  32|   0|   32|          0|
    |ret_val_reg_118                 |  32|   0|   32|          0|
    |temp_reg_267                    |  32|   0|   32|          0|
    |tmp_2_reg_251                   |   1|   0|    1|          0|
    |tmp_3_cast_reg_233              |  30|   0|   31|          1|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 321|   0|  341|         20|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   fetch_log  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   fetch_log  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   fetch_log  | return value |
|m_axi_A_BUS_AWVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_AWUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WVALID      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WREADY      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WDATA       | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WSTRB       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WLAST       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WID         | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_WUSER       | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARVALID     | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREADY     |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARADDR      | out |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARID        | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLEN       | out |    8|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARSIZE      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARBURST     | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARLOCK      | out |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARCACHE     | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARPROT      | out |    3|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARQOS       | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARREGION    | out |    4|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_ARUSER      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RDATA       |  in |   32|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RLAST       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_RRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BVALID      |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BREADY      | out |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BRESP       |  in |    2|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BID         |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_A_BUS_BUSER       |  in |    1|    m_axi   |     A_BUS    |    pointer   |
|m_axi_LOG_BUS_AWVALID   | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWREADY   |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWADDR    | out |   32|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWID      | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWLEN     | out |    8|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWSIZE    | out |    3|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWBURST   | out |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWLOCK    | out |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWCACHE   | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWPROT    | out |    3|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWQOS     | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWREGION  | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_AWUSER    | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WVALID    | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WREADY    |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WDATA     | out |   32|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WSTRB     | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WLAST     | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WID       | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_WUSER     | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARVALID   | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARREADY   |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARADDR    | out |   32|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARID      | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARLEN     | out |    8|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARSIZE    | out |    3|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARBURST   | out |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARLOCK    | out |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARCACHE   | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARPROT    | out |    3|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARQOS     | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARREGION  | out |    4|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_ARUSER    | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RVALID    |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RREADY    | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RDATA     |  in |   32|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RLAST     |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RID       |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RUSER     |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_RRESP     |  in |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_BVALID    |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_BREADY    | out |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_BRESP     |  in |    2|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_BID       |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
|m_axi_LOG_BUS_BUSER     |  in |    1|    m_axi   |    LOG_BUS   |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: log_read (5)  [1/1] 1.00ns
:0  %log_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %log)

ST_1: a_read (6)  [1/1] 1.00ns
:1  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: log3 (7)  [1/1] 0.00ns
:2  %log3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %log_read, i32 2, i32 31)

ST_1: tmp_1 (8)  [1/1] 0.00ns
:3  %tmp_1 = zext i30 %log3 to i32

ST_1: LOG_BUS_addr (9)  [1/1] 0.00ns
:4  %LOG_BUS_addr = getelementptr i32* %LOG_BUS, i32 %tmp_1

ST_1: tmp_3 (10)  [1/1] 0.00ns
:5  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_3_cast (11)  [1/1] 0.00ns
:6  %tmp_3_cast = zext i30 %tmp_3 to i31

ST_1: StgValue_25 (12)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %LOG_BUS), !map !24

ST_1: StgValue_26 (13)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !28

ST_1: StgValue_27 (14)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !34

ST_1: StgValue_28 (15)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fetch_log_str) nounwind

ST_1: StgValue_29 (16)  [1/1] 0.00ns  loc: fetch_log.cpp:5
:11  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_30 (17)  [1/1] 0.00ns  loc: fetch_log.cpp:5
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 64000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_31 (18)  [1/1] 0.00ns  loc: fetch_log.cpp:6
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %LOG_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_32 (19)  [1/1] 0.00ns  loc: fetch_log.cpp:6
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %log, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_33 (20)  [1/1] 0.00ns  loc: fetch_log.cpp:7
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_34 (21)  [1/1] 1.57ns  loc: fetch_log.cpp:11
:16  br label %1


 <State 2>: 2.44ns
ST_2: ret_val (23)  [1/1] 0.00ns  loc: fetch_log.cpp:16
:0  %ret_val = phi i32 [ 0, %0 ], [ %p_ret_val, %2 ]

ST_2: i (24)  [1/1] 0.00ns
:1  %i = phi i16 [ 0, %0 ], [ %i_1, %2 ]

ST_2: i_cast1 (25)  [1/1] 0.00ns  loc: fetch_log.cpp:11
:2  %i_cast1 = zext i16 %i to i32

ST_2: i_cast1_cast (26)  [1/1] 0.00ns  loc: fetch_log.cpp:11
:3  %i_cast1_cast = zext i16 %i to i31

ST_2: tmp (27)  [1/1] 2.28ns  loc: fetch_log.cpp:11
:4  %tmp = icmp ult i16 %i, -1536

ST_2: empty (28)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8000, i64 8000, i64 8000) nounwind

ST_2: StgValue_41 (29)  [1/1] 0.00ns  loc: fetch_log.cpp:11
:6  br i1 %tmp, label %2, label %3

ST_2: a2_sum (31)  [1/1] 2.44ns  loc: fetch_log.cpp:13
:0  %a2_sum = add i31 %tmp_3_cast, %i_cast1_cast

ST_2: tmp_2 (43)  [1/1] 2.28ns  loc: fetch_log.cpp:16
:12  %tmp_2 = icmp eq i16 %i, 16

ST_2: i_1 (45)  [1/1] 1.96ns  loc: fetch_log.cpp:11
:14  %i_1 = add i16 %i, 8

ST_2: StgValue_45 (48)  [1/1] 0.00ns  loc: fetch_log.cpp:19
:0  ret i32 %ret_val


 <State 3>: 8.75ns
ST_3: a2_sum_cast (32)  [1/1] 0.00ns  loc: fetch_log.cpp:13
:1  %a2_sum_cast = zext i31 %a2_sum to i32

ST_3: A_BUS_addr (33)  [1/1] 0.00ns  loc: fetch_log.cpp:13
:2  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_3: temp_req (34)  [7/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: temp_req (34)  [6/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: temp_req (34)  [5/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: temp_req (34)  [4/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: temp_req (34)  [3/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: temp_req (34)  [2/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: temp_req (34)  [1/7] 8.75ns  loc: fetch_log.cpp:13
:3  %temp_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 10>: 8.75ns
ST_10: temp (35)  [1/1] 8.75ns  loc: fetch_log.cpp:13
:4  %temp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %A_BUS_addr)


 <State 11>: 8.75ns
ST_11: ret_val_1 (36)  [1/1] 2.44ns  loc: fetch_log.cpp:14
:5  %ret_val_1 = add nsw i32 %temp, 10

ST_11: A_BUS_addr_req (37)  [1/1] 8.75ns  loc: fetch_log.cpp:14
:6  %A_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)

ST_11: LOG_BUS_addr_req (40)  [1/1] 8.75ns  loc: fetch_log.cpp:15
:9  %LOG_BUS_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %LOG_BUS_addr, i32 1)

ST_11: p_ret_val (44)  [1/1] 1.37ns  loc: fetch_log.cpp:16
:13  %p_ret_val = select i1 %tmp_2, i32 %ret_val_1, i32 %ret_val


 <State 12>: 8.75ns
ST_12: StgValue_60 (38)  [1/1] 8.75ns  loc: fetch_log.cpp:14
:7  call void @_ssdm_op_Write.m_axi.i32P(i32* %A_BUS_addr, i32 %ret_val_1, i4 -1)

ST_12: StgValue_61 (41)  [1/1] 8.75ns  loc: fetch_log.cpp:15
:10  call void @_ssdm_op_Write.m_axi.i32P(i32* %LOG_BUS_addr, i32 %i_cast1, i4 -1)


 <State 13>: 8.75ns
ST_13: A_BUS_addr_resp (39)  [5/5] 8.75ns  loc: fetch_log.cpp:14
:8  %A_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %A_BUS_addr)

ST_13: LOG_BUS_addr_resp (42)  [5/5] 8.75ns  loc: fetch_log.cpp:15
:11  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 14>: 8.75ns
ST_14: A_BUS_addr_resp (39)  [4/5] 8.75ns  loc: fetch_log.cpp:14
:8  %A_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %A_BUS_addr)

ST_14: LOG_BUS_addr_resp (42)  [4/5] 8.75ns  loc: fetch_log.cpp:15
:11  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 15>: 8.75ns
ST_15: A_BUS_addr_resp (39)  [3/5] 8.75ns  loc: fetch_log.cpp:14
:8  %A_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %A_BUS_addr)

ST_15: LOG_BUS_addr_resp (42)  [3/5] 8.75ns  loc: fetch_log.cpp:15
:11  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 16>: 8.75ns
ST_16: A_BUS_addr_resp (39)  [2/5] 8.75ns  loc: fetch_log.cpp:14
:8  %A_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %A_BUS_addr)

ST_16: LOG_BUS_addr_resp (42)  [2/5] 8.75ns  loc: fetch_log.cpp:15
:11  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)


 <State 17>: 8.75ns
ST_17: A_BUS_addr_resp (39)  [1/5] 8.75ns  loc: fetch_log.cpp:14
:8  %A_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %A_BUS_addr)

ST_17: LOG_BUS_addr_resp (42)  [1/5] 8.75ns  loc: fetch_log.cpp:15
:11  %LOG_BUS_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %LOG_BUS_addr)

ST_17: StgValue_72 (46)  [1/1] 0.00ns  loc: fetch_log.cpp:11
:15  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ LOG_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
log_read          (read             ) [ 000000000000000000]
a_read            (read             ) [ 000000000000000000]
log3              (partselect       ) [ 000000000000000000]
tmp_1             (zext             ) [ 000000000000000000]
LOG_BUS_addr      (getelementptr    ) [ 001111111111111111]
tmp_3             (partselect       ) [ 000000000000000000]
tmp_3_cast        (zext             ) [ 001111111111111111]
StgValue_25       (specbitsmap      ) [ 000000000000000000]
StgValue_26       (specbitsmap      ) [ 000000000000000000]
StgValue_27       (specbitsmap      ) [ 000000000000000000]
StgValue_28       (spectopmodule    ) [ 000000000000000000]
StgValue_29       (specinterface    ) [ 000000000000000000]
StgValue_30       (specinterface    ) [ 000000000000000000]
StgValue_31       (specinterface    ) [ 000000000000000000]
StgValue_32       (specinterface    ) [ 000000000000000000]
StgValue_33       (specinterface    ) [ 000000000000000000]
StgValue_34       (br               ) [ 011111111111111111]
ret_val           (phi              ) [ 001111111111000000]
i                 (phi              ) [ 001000000000000000]
i_cast1           (zext             ) [ 000111111111100000]
i_cast1_cast      (zext             ) [ 000000000000000000]
tmp               (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
StgValue_41       (br               ) [ 000000000000000000]
a2_sum            (add              ) [ 000100000000000000]
tmp_2             (icmp             ) [ 000111111111000000]
i_1               (add              ) [ 011111111111111111]
StgValue_45       (ret              ) [ 000000000000000000]
a2_sum_cast       (zext             ) [ 000000000000000000]
A_BUS_addr        (getelementptr    ) [ 000011111111111111]
temp_req          (readreq          ) [ 000000000000000000]
temp              (read             ) [ 000000000001000000]
ret_val_1         (add              ) [ 000000000000100000]
A_BUS_addr_req    (writereq         ) [ 000000000000000000]
LOG_BUS_addr_req  (writereq         ) [ 000000000000000000]
p_ret_val         (select           ) [ 011000000000111111]
StgValue_60       (write            ) [ 000000000000000000]
StgValue_61       (write            ) [ 000000000000000000]
A_BUS_addr_resp   (writeresp        ) [ 000000000000000000]
LOG_BUS_addr_resp (writeresp        ) [ 000000000000000000]
StgValue_72       (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LOG_BUS">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOG_BUS"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fetch_log_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="log_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_writeresp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="temp_req/3 A_BUS_addr_req/11 StgValue_60/12 A_BUS_addr_resp/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="temp_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="7"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_writeresp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="10"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="LOG_BUS_addr_req/11 StgValue_61/12 LOG_BUS_addr_resp/13 "/>
</bind>
</comp>

<comp id="118" class="1005" name="ret_val_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_val (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="ret_val_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ret_val/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="1"/>
<pin id="132" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="log3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="30" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="log3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="30" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="LOG_BUS_addr_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LOG_BUS_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="30" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_3_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="30" slack="0"/>
<pin id="173" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_cast1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_cast1_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1_cast/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="a2_sum_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="30" slack="1"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="a2_sum_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a2_sum_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="A_BUS_addr_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ret_val_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_val_1/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_ret_val_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="9"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="9"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ret_val/11 "/>
</bind>
</comp>

<comp id="228" class="1005" name="LOG_BUS_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="10"/>
<pin id="230" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="LOG_BUS_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_3_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="1"/>
<pin id="235" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_cast1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="10"/>
<pin id="240" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="a2_sum_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="1"/>
<pin id="248" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="9"/>
<pin id="253" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="A_BUS_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="temp_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="272" class="1005" name="ret_val_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ret_val_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_ret_val_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ret_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="117"><net_src comp="76" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="78" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="84" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="134" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="134" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="134" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="134" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="134" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="118" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="155" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="236"><net_src comp="171" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="241"><net_src comp="175" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="249"><net_src comp="189" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="254"><net_src comp="194" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="259"><net_src comp="200" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="264"><net_src comp="209" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="270"><net_src comp="97" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="275"><net_src comp="216" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="280"><net_src comp="221" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_BUS | {11 12 13 14 15 16 17 }
	Port: LOG_BUS | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: fetch_log : A_BUS | {3 4 5 6 7 8 9 10 }
	Port: fetch_log : a | {1 }
	Port: fetch_log : log | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		LOG_BUS_addr : 2
		tmp_3_cast : 1
	State 2
		i_cast1 : 1
		i_cast1_cast : 1
		tmp : 1
		StgValue_41 : 2
		a2_sum : 2
		tmp_2 : 1
		i_1 : 1
		StgValue_45 : 1
	State 3
		A_BUS_addr : 1
		temp_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_ret_val : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     a2_sum_fu_189    |    0    |    30   |
|    add   |      i_1_fu_200      |    0    |    16   |
|          |   ret_val_1_fu_216   |    0    |    32   |
|----------|----------------------|---------|---------|
|  select  |   p_ret_val_fu_221   |    0    |    32   |
|----------|----------------------|---------|---------|
|   icmp   |      tmp_fu_183      |    0    |    6    |
|          |     tmp_2_fu_194     |    0    |    6    |
|----------|----------------------|---------|---------|
|          |  log_read_read_fu_78 |    0    |    0    |
|   read   |   a_read_read_fu_84  |    0    |    0    |
|          |    temp_read_fu_97   |    0    |    0    |
|----------|----------------------|---------|---------|
| writeresp|  grp_writeresp_fu_90 |    0    |    0    |
|          | grp_writeresp_fu_103 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      log3_fu_141     |    0    |    0    |
|          |     tmp_3_fu_161     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_1_fu_151     |    0    |    0    |
|          |   tmp_3_cast_fu_171  |    0    |    0    |
|   zext   |    i_cast1_fu_175    |    0    |    0    |
|          |  i_cast1_cast_fu_179 |    0    |    0    |
|          |  a2_sum_cast_fu_206  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   122   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| A_BUS_addr_reg_261 |   32   |
|LOG_BUS_addr_reg_228|   32   |
|   a2_sum_reg_246   |   31   |
|     i_1_reg_256    |   16   |
|   i_cast1_reg_238  |   32   |
|      i_reg_130     |   16   |
|  p_ret_val_reg_277 |   32   |
|  ret_val_1_reg_272 |   32   |
|   ret_val_reg_118  |   32   |
|    temp_reg_267    |   32   |
|    tmp_2_reg_251   |    1   |
| tmp_3_cast_reg_233 |   31   |
+--------------------+--------+
|        Total       |   319  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_90 |  p0  |   4  |   1  |    4   ||    1    |
|  grp_writeresp_fu_90 |  p1  |   2  |  32  |   64   ||    32   |
|  grp_writeresp_fu_90 |  p2  |   2  |  32  |   64   ||    32   |
| grp_writeresp_fu_103 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_103 |  p2  |   2  |  16  |   32   ||    16   |
|    ret_val_reg_118   |  p0  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   231  ||  9.426  ||   113   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   113  |
|  Register |    -   |   319  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   319  |   235  |
+-----------+--------+--------+--------+
