/home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f diffeq_paj_convert_run.openfpga
Reading script file diffeq_paj_convert_run.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml diffeq_paj_convert.blif     --route_chan_width 300     --constant_net_method route
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml diffeq_paj_convert.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: diffeq_paj_convert

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.5 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: diffeq_paj_convert.net
Circuit placement file: diffeq_paj_convert.place
Circuit routing file: diffeq_paj_convert.route
Circuit SDC file: diffeq_paj_convert.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 20.4 MiB, delta_rss +1.9 MiB)
Circuit file: diffeq_paj_convert.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 23.1 MiB, delta_rss +2.8 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 201
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 926
    .input :     162
    .latch :     193
    .output:      96
    0-LUT  :       2
    6-LUT  :     468
    mult_36:       5
  Nets  : 985
    Avg Fanout:     2.9
    Max Fanout:   193.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3840
  Timing Graph Edges: 16774
  Timing Graph Levels: 40
# Build Timing Graph took 0.01 seconds (max_rss 25.0 MiB, delta_rss +1.6 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 193 pins (5.0%), 193 blocks (20.8%)
# Load Timing Constraints

SDC file 'diffeq_paj_convert.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.1 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing 'diffeq_paj_convert.blif'.

After removing unused inputs...
	total blocks: 926, total nets: 985, total inputs: 162, total outputs: 96
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    29/733       3%                            8    20 x 20    
    58/733       7%                           11    20 x 20    
    87/733      11%                           14    20 x 20    
   116/733      15%                           16    20 x 20    
   145/733      19%                           19    20 x 20    
   174/733      23%                           22    20 x 20    
   203/733      27%                           25    20 x 20    
   232/733      31%                           28    20 x 20    
   261/733      35%                           31    20 x 20    
   290/733      39%                           34    20 x 20    
   319/733      43%                           37    20 x 20    
   348/733      47%                           40    20 x 20    
   377/733      51%                           43    20 x 20    
   406/733      55%                           45    20 x 20    
   435/733      59%                           48    20 x 20    
   464/733      63%                           51    20 x 20    
   493/733      67%                           73    20 x 20    
   522/733      71%                          102    20 x 20    
   551/733      75%                          131    20 x 20    
   580/733      79%                          160    20 x 20    
   609/733      83%                          189    20 x 20    
   638/733      87%                          218    20 x 20    
   667/733      90%                          247    20 x 20    
   696/733      94%                          276    20 x 20    
   725/733      98%                          305    20 x 20    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 470
  LEs used for logic and registers    : 193
  LEs used for logic only             : 277
  LEs used for registers only         : 0

Incr Slack updates 1 in 5.2827e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0051e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.4489e-05 sec
FPGA sized to 20 x 20 (auto)
Device Utilization: 0.28 (target 1.00)
	Block Utilization: 0.45 Type: io
	Block Utilization: 0.22 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         51                                19.4118                      7.60784   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 275 out of 985 nets, 710 nets not absorbed.

Netlist conversion complete.

# Packing took 0.26 seconds (max_rss 28.4 MiB, delta_rss +3.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq_paj_convert.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.096312 seconds).
# Load packing took 0.10 seconds (max_rss 66.2 MiB, delta_rss +37.8 MiB)
Warning 9: Netlist contains 0 global net to non-global architecture pin connections
Warning 10: Logic block #55 ($false) has only 1 output pin '$false.O[7]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 710
Netlist num_blocks: 314
Netlist EMPTY blocks: 0.
Netlist io blocks: 258.
Netlist clb blocks: 51.
Netlist mult_36 blocks: 5.
Netlist memory blocks: 0.
Netlist inputs pins: 162
Netlist output pins: 96

Pb types usage...
  io                   : 258
   inpad               : 162
   outpad              : 96
  clb                  : 51
   fle                 : 470
    ble6               : 470
     lut6              : 470
      lut              : 470
     ff                : 193
  mult_36              : 5
   mult_36x36_slice    : 5
    mult_36x36         : 5

# Create Device
## Build Device Grid
FPGA sized to 20 x 20: 400 grid tiles (auto)

Resource usage...
	Netlist
		258	blocks of type: io
	Architecture
		576	blocks of type: io
	Netlist
		51	blocks of type: clb
	Architecture
		234	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		27	blocks of type: memory

Device Utilization: 0.28 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.45 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.22 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 66.2 MiB, delta_rss +0.0 MiB)
Warning 11: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 1.35 seconds (max_rss 82.2 MiB, delta_rss +16.1 MiB)
  RR Graph Nodes: 93412
  RR Graph Edges: 1094795
# Create Device took 1.39 seconds (max_rss 82.2 MiB, delta_rss +16.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 2.51 seconds (max_rss 82.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 12: Found no more sample locations for SOURCE in clb
Warning 13: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 82.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 2.51 seconds (max_rss 82.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.18 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.18 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)

There are 1398 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11543

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 38.4775 td_cost: 1.69864e-07
Initial placement estimated Critical Path Delay (CPD): 21.3341 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1773.14 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -21.3341 ns

Initial placement estimated setup slack histogram:
[ -2.1e-08: -1.9e-08)  13 (  4.5%) |*****
[ -1.9e-08: -1.7e-08)   6 (  2.1%) |**
[ -1.7e-08: -1.5e-08)   5 (  1.7%) |**
[ -1.5e-08: -1.3e-08)   8 (  2.8%) |***
[ -1.3e-08: -1.1e-08)   6 (  2.1%) |**
[ -1.1e-08: -8.8e-09)   9 (  3.1%) |****
[ -8.8e-09: -6.7e-09) 117 ( 40.5%) |***********************************************
[ -6.7e-09: -4.6e-09)  29 ( 10.0%) |************
[ -4.6e-09: -2.5e-09)   0 (  0.0%) |
[ -2.5e-09: -3.6e-10)  96 ( 33.2%) |***************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1066
Warning 14: Starting t: 144 of 314 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.2e-04   0.893      30.29 1.4215e-07  21.173  -1.75e+03  -21.173   0.628  0.0494   19.0     1.00      1066  0.200
   2    0.0 3.9e-04   0.978      27.60 1.3121e-07  20.144  -1.68e+03  -20.144   0.506  0.0099   19.0     1.00      2132  0.950
   3    0.0 3.7e-04   0.992      27.00 1.2902e-07  19.951  -1.66e+03  -19.951   0.502  0.0051   19.0     1.00      3198  0.950
   4    0.0 3.6e-04   0.986      26.32 1.277e-07   20.024  -1.69e+03  -20.024   0.497  0.0056   19.0     1.00      4264  0.950
   5    0.0 3.4e-04   0.988      25.79 1.2575e-07  19.978  -1.63e+03  -19.978   0.490  0.0035   19.0     1.00      5330  0.950
   6    0.0 3.2e-04   0.998      25.62 1.2487e-07  19.984  -1.64e+03  -19.984   0.466  0.0018   19.0     1.00      6396  0.950
   7    0.0 3.1e-04   0.994      25.43 1.2387e-07  19.901  -1.62e+03  -19.901   0.405  0.0047   19.0     1.00      7462  0.950
   8    0.0 2.9e-04   0.996      25.29 1.0949e-07  19.859  -1.62e+03  -19.859   0.448  0.0024   18.3     1.26      8528  0.950
   9    0.0 2.8e-04   0.999      25.05 1.1296e-07  19.677  -1.64e+03  -19.677   0.466  0.0016   18.5     1.20      9594  0.950
  10    0.0 2.6e-04   0.995      24.88 1.224e-07   19.677  -1.64e+03  -19.677   0.440  0.0018   19.0     1.01     10660  0.950
  11    0.0 2.5e-04   0.999      24.86 1.2199e-07  19.677  -1.63e+03  -19.677   0.399  0.0012   19.0     1.01     11726  0.950
  12    0.0 2.4e-04   0.996      24.86 1.0665e-07  19.677  -1.64e+03  -19.677   0.436  0.0026   18.2     1.31     12792  0.950
  13    0.0 2.2e-04   0.998      24.73 1.0491e-07  19.833  -1.64e+03  -19.833   0.372  0.0012   18.1     1.34     13858  0.950
  14    0.0 2.1e-04   0.994      24.40 9.0919e-08  19.833  -1.63e+03  -19.833   0.394  0.0035   16.9     1.82     14924  0.950
  15    0.0 2.0e-04   0.999      24.33 8.373e-08   19.833  -1.63e+03  -19.833   0.367  0.0013   16.1     2.12     15990  0.950
  16    0.0 1.9e-04   0.998      24.35 7.6012e-08  19.807  -1.62e+03  -19.807   0.334  0.0010   14.9     2.58     17056  0.950
  17    0.0 1.8e-04   0.998      24.19 6.9231e-08  19.756  -1.63e+03  -19.756   0.342  0.0013   13.4     3.19     18122  0.950
  18    0.0 1.7e-04   0.996      24.03 6.5055e-08  19.771  -1.62e+03  -19.771   0.365  0.0024   12.1     3.70     19188  0.950
  19    0.0 1.7e-04   0.999      24.12 6.2062e-08  19.756  -1.65e+03  -19.756   0.320  0.0009   11.1     4.05     20254  0.950
  20    0.0 1.6e-04   0.999      24.31 5.8213e-08  19.737  -1.62e+03  -19.737   0.332  0.0012    9.8     4.57     21320  0.950
  21    0.0 1.5e-04   0.998      24.22 5.6019e-08  19.658  -1.63e+03  -19.658   0.331  0.0007    8.8     4.99     22386  0.950
  22    0.0 1.4e-04   0.998      24.16 5.4179e-08  19.658  -1.63e+03  -19.658   0.304  0.0010    7.8     5.36     23452  0.950
  23    0.0 1.3e-04   0.999      24.11 5.2448e-08  19.640  -1.63e+03  -19.640   0.320  0.0013    6.7     5.77     24518  0.950
  24    0.0 1.3e-04   1.001      24.10 5.1363e-08  19.640  -1.64e+03  -19.640   0.314  0.0006    5.9     6.08     25584  0.950
  25    0.0 1.2e-04   0.998      24.03 5.0352e-08  19.640  -1.63e+03  -19.640   0.313  0.0006    5.2     6.37     26650  0.950
  26    0.0 1.2e-04   0.999      23.94 4.954e-08   19.640  -1.63e+03  -19.640   0.307  0.0008    4.5     6.63     27716  0.950
  27    0.0 1.1e-04   0.999      23.93 4.877e-08   19.640  -1.63e+03  -19.640   0.295  0.0007    3.9     6.86     28782  0.950
  28    0.0 1.0e-04   0.998      23.81 4.8255e-08  19.590  -1.62e+03  -19.590   0.298  0.0014    3.4     7.09     29848  0.950
  29    0.0 9.9e-05   0.998      23.72 4.7717e-08  19.578  -1.61e+03  -19.578   0.291  0.0009    2.9     7.27     30914  0.950
  30    0.0 9.4e-05   0.998      23.56 4.7298e-08  19.578  -1.63e+03  -19.578   0.427  0.0012    2.4     7.44     31980  0.950
  31    0.0 8.9e-05   1.000      23.52 4.7136e-08  19.578  -1.61e+03  -19.578   0.377  0.0005    2.4     7.45     33046  0.950
  32    0.0 8.5e-05   0.998      23.50 4.6956e-08  19.580  -1.61e+03  -19.580   0.375  0.0013    2.3     7.51     34112  0.950
  33    0.0 8.0e-05   0.998      23.34 4.683e-08   19.580  -1.61e+03  -19.580   0.406  0.0008    2.1     7.57     35178  0.950
  34    0.0 7.6e-05   1.000      23.26 4.6787e-08  19.580   -1.6e+03  -19.580   0.367  0.0004    2.0     7.59     36244  0.950
  35    0.0 7.3e-05   1.000      23.24 4.6645e-08  19.580  -1.61e+03  -19.580   0.272  0.0003    1.9     7.65     37310  0.950
  36    0.0 6.9e-05   0.999      23.21 4.6373e-08  19.580  -1.61e+03  -19.580   0.286  0.0004    1.6     7.78     38376  0.950
  37    0.0 6.6e-05   0.999      23.10 4.6171e-08  19.580  -1.61e+03  -19.580   0.313  0.0007    1.3     7.87     39442  0.950
  38    0.0 6.2e-05   0.999      23.01 4.6026e-08  19.580  -1.61e+03  -19.580   0.308  0.0005    1.2     7.94     40508  0.950
  39    0.0 5.9e-05   1.000      22.97 4.5895e-08  19.580  -1.62e+03  -19.580   0.314  0.0002    1.0     8.00     41574  0.950
  40    0.0 5.6e-05   1.000      22.95 4.5888e-08  19.580  -1.61e+03  -19.580   0.302  0.0002    1.0     8.00     42640  0.950
  41    0.0 5.3e-05   0.999      22.89 4.5885e-08  19.580  -1.61e+03  -19.580   0.280  0.0006    1.0     8.00     43706  0.950
  42    0.0 5.1e-05   1.000      22.86 4.5886e-08  19.580  -1.61e+03  -19.580   0.294  0.0003    1.0     8.00     44772  0.950
  43    0.0 4.8e-05   1.000      22.83 4.5888e-08  19.580  -1.61e+03  -19.580   0.283  0.0002    1.0     8.00     45838  0.950
  44    0.0 4.6e-05   0.999      22.80 4.5889e-08  19.580  -1.61e+03  -19.580   0.294  0.0003    1.0     8.00     46904  0.950
  45    0.0 4.3e-05   1.000      22.77 4.5885e-08  19.580  -1.61e+03  -19.580   0.282  0.0003    1.0     8.00     47970  0.950
  46    0.0 4.1e-05   1.000      22.72 4.5888e-08  19.580  -1.61e+03  -19.580   0.252  0.0003    1.0     8.00     49036  0.950
  47    0.0 3.9e-05   1.000      22.69 4.5891e-08  19.580  -1.61e+03  -19.580   0.267  0.0002    1.0     8.00     50102  0.950
  48    0.0 3.7e-05   1.000      22.69 4.5885e-08  19.580  -1.61e+03  -19.580   0.253  0.0001    1.0     8.00     51168  0.950
  49    0.0 3.5e-05   1.000      22.67 4.5884e-08  19.580  -1.62e+03  -19.580   0.239  0.0001    1.0     8.00     52234  0.950
  50    0.0 3.4e-05   1.000      22.66 4.5884e-08  19.580  -1.62e+03  -19.580   0.217  0.0003    1.0     8.00     53300  0.950
  51    0.0 3.2e-05   1.000      22.61 4.5887e-08  19.580  -1.61e+03  -19.580   0.246  0.0004    1.0     8.00     54366  0.950
  52    0.0 3.0e-05   1.000      22.57 4.5893e-08  19.580  -1.61e+03  -19.580   0.207  0.0003    1.0     8.00     55432  0.950
  53    0.0 2.9e-05   1.000      22.54 4.5882e-08  19.580  -1.61e+03  -19.580   0.215  0.0002    1.0     8.00     56498  0.950
  54    0.0 2.7e-05   1.000      22.54 4.588e-08   19.580  -1.61e+03  -19.580   0.204  0.0001    1.0     8.00     57564  0.950
  55    0.0 2.6e-05   1.000      22.53 4.5881e-08  19.580  -1.61e+03  -19.580   0.230  0.0001    1.0     8.00     58630  0.950
  56    0.0 2.5e-05   1.000      22.52 4.5887e-08  19.580  -1.61e+03  -19.580   0.210  0.0001    1.0     8.00     59696  0.950
  57    0.0 2.3e-05   1.000      22.51 4.588e-08   19.580  -1.61e+03  -19.580   0.213  0.0001    1.0     8.00     60762  0.950
  58    0.0 2.2e-05   1.000      22.50 4.5882e-08  19.580  -1.61e+03  -19.580   0.228  0.0001    1.0     8.00     61828  0.950
  59    0.0 2.1e-05   1.000      22.49 4.5889e-08  19.580  -1.61e+03  -19.580   0.222  0.0000    1.0     8.00     62894  0.950
  60    0.0 2.0e-05   1.000      22.49 4.5882e-08  19.580  -1.61e+03  -19.580   0.189  0.0000    1.0     8.00     63960  0.950
  61    0.0 1.9e-05   1.000      22.49 4.5885e-08  19.580  -1.61e+03  -19.580   0.213  0.0001    1.0     8.00     65026  0.950
  62    0.0 1.8e-05   1.000      22.49 4.5885e-08  19.580  -1.61e+03  -19.580   0.189  0.0000    1.0     8.00     66092  0.950
  63    0.0 1.7e-05   1.000      22.49 4.5888e-08  19.580  -1.61e+03  -19.580   0.204  0.0001    1.0     8.00     67158  0.950
  64    0.0 1.6e-05   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.204  0.0001    1.0     8.00     68224  0.950
  65    0.0 1.6e-05   1.000      22.48 4.5878e-08  19.580  -1.61e+03  -19.580   0.208  0.0000    1.0     8.00     69290  0.950
  66    0.0 1.5e-05   1.000      22.48 4.5881e-08  19.580  -1.61e+03  -19.580   0.172  0.0000    1.0     8.00     70356  0.950
  67    0.0 1.4e-05   1.000      22.48 4.5879e-08  19.580  -1.61e+03  -19.580   0.189  0.0000    1.0     8.00     71422  0.950
  68    0.0 1.3e-05   1.000      22.48 4.5878e-08  19.580  -1.61e+03  -19.580   0.179  0.0000    1.0     8.00     72488  0.950
  69    0.0 1.3e-05   1.000      22.48 4.5878e-08  19.580  -1.61e+03  -19.580   0.188  0.0000    1.0     8.00     73554  0.950
  70    0.0 1.2e-05   1.000      22.48 4.5878e-08  19.580  -1.61e+03  -19.580   0.190  0.0000    1.0     8.00     74620  0.950
  71    0.0 1.1e-05   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.183  0.0000    1.0     8.00     75686  0.950
  72    0.0 1.1e-05   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.196  0.0000    1.0     8.00     76752  0.950
  73    0.0 1.0e-05   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.180  0.0000    1.0     8.00     77818  0.950
  74    0.0 9.8e-06   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.185  0.0000    1.0     8.00     78884  0.950
  75    0.0 9.3e-06   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.199  0.0000    1.0     8.00     79950  0.950
  76    0.0 8.9e-06   1.000      22.48 4.5878e-08  19.580  -1.61e+03  -19.580   0.180  0.0000    1.0     8.00     81016  0.950
  77    0.0 8.4e-06   1.000      22.48 4.5882e-08  19.580  -1.61e+03  -19.580   0.195  0.0000    1.0     8.00     82082  0.950
  78    0.0 8.0e-06   1.000      22.48 4.588e-08   19.580  -1.61e+03  -19.580   0.190  0.0000    1.0     8.00     83148  0.950
  79    0.0 7.6e-06   1.000      22.47 4.5878e-08  19.580  -1.61e+03  -19.580   0.170  0.0000    1.0     8.00     84214  0.950
  80    0.0 7.2e-06   1.000      22.47 4.5879e-08  19.580  -1.61e+03  -19.580   0.190  0.0001    1.0     8.00     85280  0.950
  81    0.0 0.0e+00   1.000      22.46 4.5872e-08  19.580  -1.61e+03  -19.580   0.059  0.0001    1.0     8.00     86346  0.950
## Placement Quench took 0.02 seconds (max_rss 82.4 MiB)
post-quench CPD = 19.5795 (ns) 

BB estimate of min-dist (placement) wire length: 6738

Completed placement consistency check successfully.

Swaps called: 86660

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 19.5795 ns, Fmax: 51.0738 MHz
Placement estimated setup Worst Negative Slack (sWNS): -19.5795 ns
Placement estimated setup Total Negative Slack (sTNS): -1611.84 ns

Placement estimated setup slack histogram:
[   -2e-08: -1.8e-08) 13 (  4.5%) |******
[ -1.8e-08: -1.6e-08)  8 (  2.8%) |****
[ -1.6e-08: -1.4e-08)  8 (  2.8%) |****
[ -1.4e-08: -1.2e-08)  3 (  1.0%) |*
[ -1.2e-08:   -1e-08)  7 (  2.4%) |***
[   -1e-08: -8.1e-09) 10 (  3.5%) |*****
[ -8.1e-09: -6.1e-09) 47 ( 16.3%) |***********************
[ -6.1e-09: -4.2e-09) 97 ( 33.6%) |************************************************
[ -4.2e-09: -2.3e-09)  0 (  0.0%) |
[ -2.3e-09: -3.7e-10) 96 ( 33.2%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 19.5795 ns (51.0738 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 19.5795 ns (51.0738 MHz)

Placement cost: 0.999678, bb_cost: 22.4606, td_cost: 4.58577e-08, 

Placement resource usage:
  io      implemented as io     : 258
  clb     implemented as clb    : 51
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 81
Placement total # of swap attempts: 86660
	Swaps accepted: 25428 (29.3 %)
	Swaps rejected: 54523 (62.9 %)
	Swaps aborted :  6709 ( 7.7 %)


Percentage of different move types:
	Uniform move: 32.35 % (acc=31.79 %, rej=68.21 %, aborted=0.00 %)
	Median move: 21.66 % (acc=28.41 %, rej=60.04 %, aborted=11.55 %)
	W. Centroid move: 20.67 % (acc=28.56 %, rej=60.38 %, aborted=11.06 %)
	Centroid move: 24.75 % (acc=28.20 %, rej=60.09 %, aborted=11.71 %)
	W. Median move: 0.19 % (acc=4.82 %, rej=72.29 %, aborted=22.89 %)
	Crit. Uniform move: 0.17 % (acc=2.03 %, rej=97.97 %, aborted=0.00 %)
	Feasible Region move: 0.21 % (acc=4.42 %, rej=90.06 %, aborted=5.52 %)

Placement Quench timing analysis took 0.0045599 seconds (0.00417238 STA, 0.000387519 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.313154 seconds (0.27565 STA, 0.0375039 slack) (83 full updates: 83 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.79 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 542 ( 37.5%) |***********************************************
[      0.1:      0.2)  78 (  5.4%) |*******
[      0.2:      0.3) 179 ( 12.4%) |****************
[      0.3:      0.4) 107 (  7.4%) |*********
[      0.4:      0.5)  40 (  2.8%) |***
[      0.5:      0.6)  34 (  2.4%) |***
[      0.6:      0.7)  97 (  6.7%) |********
[      0.7:      0.8) 109 (  7.5%) |*********
[      0.8:      0.9)  47 (  3.3%) |****
[      0.9:        1) 213 ( 14.7%) |******************
## Initializing router criticalities took 0.03 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  574244     709    1398     622 ( 0.666%)   11012 ( 5.9%)   20.764     -1687.    -20.764      0.000      0.000      N/A
Incr Slack updates 83 in 0.0157071 sec
Full Max Req/Worst Slack updates 17 in 0.000270982 sec
Incr Max Req/Worst Slack updates 66 in 0.00189284 sec
Incr Criticality updates 61 in 0.0129485 sec
Full Criticality updates 22 in 0.00519748 sec
   2    0.1     0.5   11  471767     489    1125     257 ( 0.275%)   11084 ( 5.9%)   20.764     -1687.    -20.764      0.000      0.000      N/A
   3    0.1     0.6    1  311535     244     573     189 ( 0.202%)   11156 ( 5.9%)   20.768     -1687.    -20.768      0.000      0.000      N/A
   4    0.1     0.8    0  305703     217     523     162 ( 0.173%)   11250 ( 6.0%)   20.763     -1686.    -20.763      0.000      0.000      N/A
   5    0.1     1.1    3  289773     193     484     116 ( 0.124%)   11265 ( 6.0%)   20.764     -1689.    -20.764      0.000      0.000      N/A
   6    0.0     1.4    1  208044     151     417      89 ( 0.095%)   11317 ( 6.0%)   20.764     -1689.    -20.764      0.000      0.000      N/A
   7    0.0     1.9    1  140730     115     276      71 ( 0.076%)   11347 ( 6.0%)   20.766     -1689.    -20.766      0.000      0.000      N/A
   8    0.0     2.4    0  103586      89     215      51 ( 0.055%)   11401 ( 6.1%)   20.766     -1689.    -20.766      0.000      0.000      N/A
   9    0.0     3.1    0   84124      71     169      34 ( 0.036%)   11443 ( 6.1%)   20.770     -1690.    -20.770      0.000      0.000      N/A
  10    0.0     4.1    0   71116      57     126      31 ( 0.033%)   11436 ( 6.1%)   20.768     -1690.    -20.768      0.000      0.000       21
  11    0.0     5.3    0   74431      45     104      20 ( 0.021%)   11470 ( 6.1%)   20.768     -1690.    -20.768      0.000      0.000       22
  12    0.0     6.9    0   54346      30      62      17 ( 0.018%)   11469 ( 6.1%)   20.768     -1690.    -20.768      0.000      0.000       21
  13    0.0     9.0    0   61447      23      55      10 ( 0.011%)   11508 ( 6.1%)   20.779     -1690.    -20.779      0.000      0.000       22
  14    0.0    11.6    0   62253      18      39       6 ( 0.006%)   11534 ( 6.1%)   20.833     -1692.    -20.833      0.000      0.000       21
  15    0.0    15.1    2   25932      16      39       5 ( 0.005%)   11525 ( 6.1%)   20.830     -1692.    -20.830      0.000      0.000       20
  16    0.0    19.7    0   29776      16      37       3 ( 0.003%)   11532 ( 6.1%)   20.832     -1692.    -20.832      0.000      0.000       20
  17    0.0    25.6    0   13420      12      33       0 ( 0.000%)   11538 ( 6.1%)   20.832     -1692.    -20.832      0.000      0.000       19
Restoring best routing
Critical path: 20.8317 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 540 ( 37.3%) |***********************************************
[      0.1:      0.2)  78 (  5.4%) |*******
[      0.2:      0.3) 196 ( 13.6%) |*****************
[      0.3:      0.4)  94 (  6.5%) |********
[      0.4:      0.5)  36 (  2.5%) |***
[      0.5:      0.6)  65 (  4.5%) |******
[      0.6:      0.7)  57 (  3.9%) |*****
[      0.7:      0.8) 118 (  8.2%) |**********
[      0.8:      0.9)  45 (  3.1%) |****
[      0.9:        1) 217 ( 15.0%) |*******************
Router Stats: total_nets_routed: 2495 total_connections_routed: 5675 total_heap_pushes: 2882227 total_heap_pops: 565779
# Routing took 0.74 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1987122400
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
Found 1293 mismatches between routing and packing results.
Fixed 911 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 82.4 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         51                                19.4118                      7.60784   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 275 out of 985 nets, 710 nets not absorbed.


Average number of bends per net: 2.46262  Maximum # of bends: 78

Number of global nets: 1
Number of routed nets (nonglobal): 709
Wire length results (in units of 1 clb segments)...
	Total wirelength: 11538, average net length: 16.2736
	Maximum net length: 326

Wire length results in terms of physical segments...
	Total wiring segments used: 3263, average wire segments per net: 4.60226
	Maximum segments used by a net: 104
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   4 (  0.6%) |
[      0.4:      0.5)   4 (  0.6%) |
[      0.3:      0.4)  20 (  2.8%) |**
[      0.2:      0.3)  14 (  1.9%) |*
[      0.1:      0.2)  62 (  8.6%) |*****
[        0:      0.1) 618 ( 85.6%) |***********************************************
Maximum routing channel utilization:      0.52 at (7,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     115  61.700      300
                         1      19   2.800      300
                         2      35  11.500      300
                         3      23   4.850      300
                         4      44  13.250      300
                         5      19   3.700      300
                         6     156  68.200      300
                         7      31   6.950      300
                         8      54  17.300      300
                         9      10   1.950      300
                        10      10   1.800      300
                        11       2   0.450      300
                        12      58  12.900      300
                        13       0   0.000      300
                        14       3   1.050      300
                        15       3   0.600      300
                        16       2   0.500      300
                        17       0   0.000      300
                        18      40  17.500      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      27   7.800      300
                         1       1   0.200      300
                         2       4   0.750      300
                         3       9   2.850      300
                         4      72  23.350      300
                         5     131  63.050      300
                         6      63  34.550      300
                         7      71  32.600      300
                         8      69  41.150      300
                         9      91  49.450      300
                        10       4   2.000      300
                        11      49  19.650      300
                        12      48  20.150      300
                        13      94  32.600      300
                        14      41  13.700      300
                        15       4   0.950      300
                        16       7   1.250      300
                        17       3   0.450      300
                        18      13   3.400      300

Total tracks in x-direction: 5700, in y-direction: 5700

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.97832e+07
	Total used logic block area: 4.72859e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.40229e+06, per logic tile: 16005.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  36668
                                                      Y      4  30248

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0366

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0635

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.108

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  3.6e-10) 182 ( 63.0%) |***********************************************
[  3.6e-10:  4.1e-10)   6 (  2.1%) |**
[  4.1e-10:  4.5e-10)   8 (  2.8%) |**
[  4.5e-10:    5e-10)  36 ( 12.5%) |*********
[    5e-10:  5.4e-10)  13 (  4.5%) |***
[  5.4e-10:  5.9e-10)  31 ( 10.7%) |********
[  5.9e-10:  6.3e-10)  10 (  3.5%) |***
[  6.3e-10:  6.8e-10)   1 (  0.3%) |
[  6.8e-10:  7.2e-10)   1 (  0.3%) |
[  7.2e-10:  7.7e-10)   1 (  0.3%) |

Final critical path delay (least slack): 20.8317 ns, Fmax: 48.0037 MHz
Final setup Worst Negative Slack (sWNS): -20.8317 ns
Final setup Total Negative Slack (sTNS): -1692.12 ns

Final setup slack histogram:
[ -2.1e-08: -1.9e-08)  12 (  4.2%) |****
[ -1.9e-08: -1.7e-08)   9 (  3.1%) |***
[ -1.7e-08: -1.5e-08)   6 (  2.1%) |**
[ -1.5e-08: -1.3e-08)   5 (  1.7%) |**
[ -1.3e-08: -1.1e-08)   9 (  3.1%) |***
[ -1.1e-08: -8.6e-09)   8 (  2.8%) |***
[ -8.6e-09: -6.6e-09)  17 (  5.9%) |******
[ -6.6e-09: -4.5e-09) 127 ( 43.9%) |***********************************************
[ -4.5e-09: -2.5e-09)   0 (  0.0%) |
[ -2.5e-09: -4.4e-10)  96 ( 33.2%) |************************************

Final geomean non-virtual intra-domain period: 20.8317 ns (48.0037 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 20.8317 ns (48.0037 MHz)

Incr Slack updates 1 in 0.000119114 sec
Full Max Req/Worst Slack updates 1 in 1.396e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000130563 sec
Flow timing analysis took 0.442368 seconds (0.396381 STA, 0.0459871 slack) (103 full updates: 84 setup, 0 hold, 19 combined).
VPR suceeded
The entire flow of VPR took 6.21 seconds (max_rss 82.4 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 6.18211 seconds

Thank you for using OpenFPGA!
Incr Slack updates 18 in 0.00206728 sec
Full Max Req/Worst Slack updates 4 in 5.1058e-05 sec
Incr Max Req/Worst Slack updates 14 in 0.000217255 sec
Incr Criticality updates 5 in 0.000513007 sec
Full Criticality updates 13 in 0.00159399 sec
0