
out/program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001480  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000150  08001480  08001480  00009480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .interp       00000013  080015d0  080015d0  000095d0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .gnu.version  00000006  080015e4  080015e4  000095e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .gnu.version_r 00000020  080015ec  080015ec  000095ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dynsym       00000030  0800160c  0800160c  0000960c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .dynstr       00000059  0800163c  0800163c  0000963c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .hash         00000018  08001698  08001698  00009698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  080016b0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .dynamic      00000090  20000038  080016e8  00010038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000010  200000c8  08001778  000100c8  2**2
                  ALLOC
 11 ._usrstack    00000100  200000d8  08001778  000100d8  2**0
                  ALLOC
 12 .comment      00000030  00000000  00000000  000100c8  2**0
                  CONTENTS, READONLY
 13 .debug_aranges 000004d8  00000000  00000000  000100f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_info   00003e4c  00000000  00000000  000105d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00000f30  00000000  00000000  0001441c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000145e  00000000  00000000  0001534c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00000a64  00000000  00000000  000167ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00001984  00000000  00000000  00017210  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_loc    00002447  00000000  00000000  00018b94  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 000004e8  00000000  00000000  0001afdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .ARM.attributes 00000033  00000000  00000000  0001b4c3  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 00 01 20 49 12 00 08 00 00 00 00 00 00 00 00     ... I...........
 8000010:	01 12 00 08 01 12 00 08 01 12 00 08 00 00 00 00     ................
	...
 800002c:	01 12 00 08 01 12 00 08 00 00 00 00 01 12 00 08     ................
 800003c:	b5 01 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800004c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800005c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800006c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800007c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800008c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 800009c:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 80000ac:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 80000bc:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 80000cc:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
 80000dc:	01 12 00 08 01 12 00 08 01 12 00 08 01 12 00 08     ................
	...
 8000108:	5f f8 08 f1                                         _...

0800010c <NVIC_Configuration>:
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
  /* Set the Vector Table base location at 0x08000000 */ 
  NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
 800010c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000110:	2100      	movs	r1, #0
 8000112:	f001 b853 	b.w	80011bc <NVIC_SetVectorTable>
	...

08000118 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000118:	b508      	push	{r3, lr}

  /* NVIC Configuration */
  NVIC_Configuration();
 800011a:	f7ff fff7 	bl	800010c <NVIC_Configuration>

  /* Enable clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800011e:	2010      	movs	r0, #16
 8000120:	2101      	movs	r1, #1
 8000122:	f000 fdb1 	bl	8000c88 <RCC_APB2PeriphClockCmd>

 
  /* Configure PC.06 PC.07 as output push-pull */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
 8000126:	490e      	ldr	r1, [pc, #56]	; (8000160 <main+0x48>)
 8000128:	23c0      	movs	r3, #192	; 0xc0
 800012a:	800b      	strh	r3, [r1, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800012c:	2310      	movs	r3, #16
 800012e:	608b      	str	r3, [r1, #8]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000130:	480c      	ldr	r0, [pc, #48]	; (8000164 <main+0x4c>)

 
  /* Configure PC.06 PC.07 as output push-pull */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6 | GPIO_Pin_7;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000132:	2303      	movs	r3, #3
 8000134:	604b      	str	r3, [r1, #4]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000136:	f000 fb3c 	bl	80007b2 <GPIO_Init>

  //==============================================

  SysTick_Config(SystemCoreClock / 1000);
 800013a:	4b0b      	ldr	r3, [pc, #44]	; (8000168 <main+0x50>)
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 800013c:	21f0      	movs	r1, #240	; 0xf0
 800013e:	681a      	ldr	r2, [r3, #0]
 8000140:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000144:	fbb2 f2f3 	udiv	r2, r2, r3
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000148:	4b08      	ldr	r3, [pc, #32]	; (800016c <main+0x54>)
 800014a:	3a01      	subs	r2, #1
 800014c:	605a      	str	r2, [r3, #4]
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
 800014e:	4a08      	ldr	r2, [pc, #32]	; (8000170 <main+0x58>)
 8000150:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{ 
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
                                                               
  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000154:	2200      	movs	r2, #0
 8000156:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 8000158:	2207      	movs	r2, #7
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	e7fe      	b.n	800015c <main+0x44>
 800015e:	bf00      	nop
 8000160:	200000cc 	.word	0x200000cc
 8000164:	40011000 	.word	0x40011000
 8000168:	20000030 	.word	0x20000030
 800016c:	e000e010 	.word	0xe000e010
 8000170:	e000ed00 	.word	0xe000ed00

08000174 <Delay>:
* Input          : nCount: specifies the delay time length.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(vu32 nCount)
{
 8000174:	b082      	sub	sp, #8
 8000176:	9001      	str	r0, [sp, #4]
  for(; nCount!= 0;nCount--);
 8000178:	e002      	b.n	8000180 <Delay+0xc>
 800017a:	9b01      	ldr	r3, [sp, #4]
 800017c:	3b01      	subs	r3, #1
 800017e:	9301      	str	r3, [sp, #4]
 8000180:	9b01      	ldr	r3, [sp, #4]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d1f9      	bne.n	800017a <Delay+0x6>
}
 8000186:	b002      	add	sp, #8
 8000188:	4770      	bx	lr
	...

0800018c <LED_Flash>:
void LED_Flash(void)
{

  static int f=0;
   
   if(f==0)
 800018c:	4b07      	ldr	r3, [pc, #28]	; (80001ac <LED_Flash+0x20>)
 800018e:	681a      	ldr	r2, [r3, #0]
 8000190:	b92a      	cbnz	r2, 800019e <LED_Flash+0x12>
   {
      f=1;
      GPIO_SetBits(GPIOC, GPIO_Pin_6);//
 8000192:	4807      	ldr	r0, [pc, #28]	; (80001b0 <LED_Flash+0x24>)

  static int f=0;
   
   if(f==0)
   {
      f=1;
 8000194:	2201      	movs	r2, #1
      GPIO_SetBits(GPIOC, GPIO_Pin_6);//
 8000196:	2140      	movs	r1, #64	; 0x40

  static int f=0;
   
   if(f==0)
   {
      f=1;
 8000198:	601a      	str	r2, [r3, #0]
      GPIO_SetBits(GPIOC, GPIO_Pin_6);//
 800019a:	f000 bb78 	b.w	800088e <GPIO_SetBits>
   }
   else
   {
      f=0;
      GPIO_ResetBits(GPIOC, GPIO_Pin_6);//
 800019e:	4804      	ldr	r0, [pc, #16]	; (80001b0 <LED_Flash+0x24>)
      f=1;
      GPIO_SetBits(GPIOC, GPIO_Pin_6);//
   }
   else
   {
      f=0;
 80001a0:	2200      	movs	r2, #0
      GPIO_ResetBits(GPIOC, GPIO_Pin_6);//
 80001a2:	2140      	movs	r1, #64	; 0x40
      f=1;
      GPIO_SetBits(GPIOC, GPIO_Pin_6);//
   }
   else
   {
      f=0;
 80001a4:	601a      	str	r2, [r3, #0]
      GPIO_ResetBits(GPIOC, GPIO_Pin_6);//
 80001a6:	f000 bb74 	b.w	8000892 <GPIO_ResetBits>
 80001aa:	bf00      	nop
 80001ac:	200000c8 	.word	0x200000c8
 80001b0:	40011000 	.word	0x40011000

080001b4 <SysTick_Handler>:
}


void SysTick_Handler(void) {

   LED_Flash();
 80001b4:	f7ff bfea 	b.w	800018c <LED_Flash>

080001b8 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 80001b8:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <FLASH_SetLatency+0x10>)
 80001ba:	681a      	ldr	r2, [r3, #0]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 80001bc:	f002 0238 	and.w	r2, r2, #56	; 0x38
  tmpreg |= FLASH_Latency;
 80001c0:	4310      	orrs	r0, r2
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 80001c2:	6018      	str	r0, [r3, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	40022000 	.word	0x40022000

080001cc <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <FLASH_HalfCycleAccessCmd+0x14>)
 80001ce:	681a      	ldr	r2, [r3, #0]
 80001d0:	f022 0208 	bic.w	r2, r2, #8
 80001d4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	4310      	orrs	r0, r2
 80001da:	6018      	str	r0, [r3, #0]
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	40022000 	.word	0x40022000

080001e4 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80001e4:	4b04      	ldr	r3, [pc, #16]	; (80001f8 <FLASH_PrefetchBufferCmd+0x14>)
 80001e6:	681a      	ldr	r2, [r3, #0]
 80001e8:	f022 0210 	bic.w	r2, r2, #16
 80001ec:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80001ee:	681a      	ldr	r2, [r3, #0]
 80001f0:	4310      	orrs	r0, r2
 80001f2:	6018      	str	r0, [r3, #0]
 80001f4:	4770      	bx	lr
 80001f6:	bf00      	nop
 80001f8:	40022000 	.word	0x40022000

080001fc <FLASH_Unlock>:
  * @retval None
  */
void FLASH_Unlock(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 80001fc:	4b03      	ldr	r3, [pc, #12]	; (800020c <FLASH_Unlock+0x10>)
 80001fe:	4a04      	ldr	r2, [pc, #16]	; (8000210 <FLASH_Unlock+0x14>)
 8000200:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8000202:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000206:	605a      	str	r2, [r3, #4]
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	40022000 	.word	0x40022000
 8000210:	45670123 	.word	0x45670123

08000214 <FLASH_UnlockBank1>:
  * @retval None
  */
void FLASH_UnlockBank1(void)
{
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 8000214:	4b03      	ldr	r3, [pc, #12]	; (8000224 <FLASH_UnlockBank1+0x10>)
 8000216:	4a04      	ldr	r2, [pc, #16]	; (8000228 <FLASH_UnlockBank1+0x14>)
 8000218:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800021a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800021e:	605a      	str	r2, [r3, #4]
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	40022000 	.word	0x40022000
 8000228:	45670123 	.word	0x45670123

0800022c <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 800022c:	4b02      	ldr	r3, [pc, #8]	; (8000238 <FLASH_Lock+0xc>)
 800022e:	691a      	ldr	r2, [r3, #16]
 8000230:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000234:	611a      	str	r2, [r3, #16]
 8000236:	4770      	bx	lr
 8000238:	40022000 	.word	0x40022000

0800023c <FLASH_LockBank1>:
  * @retval None
  */
void FLASH_LockBank1(void)
{
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 800023c:	4b02      	ldr	r3, [pc, #8]	; (8000248 <FLASH_LockBank1+0xc>)
 800023e:	691a      	ldr	r2, [r3, #16]
 8000240:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000244:	611a      	str	r2, [r3, #16]
 8000246:	4770      	bx	lr
 8000248:	40022000 	.word	0x40022000

0800024c <FLASH_GetUserOptionByte>:
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 800024c:	4b01      	ldr	r3, [pc, #4]	; (8000254 <FLASH_GetUserOptionByte+0x8>)
 800024e:	69d8      	ldr	r0, [r3, #28]
}
 8000250:	0880      	lsrs	r0, r0, #2
 8000252:	4770      	bx	lr
 8000254:	40022000 	.word	0x40022000

08000258 <FLASH_GetWriteProtectionOptionByte>:
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8000258:	4b01      	ldr	r3, [pc, #4]	; (8000260 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800025a:	6a18      	ldr	r0, [r3, #32]
}
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40022000 	.word	0x40022000

08000264 <FLASH_GetReadOutProtectionStatus>:
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 8000264:	4b02      	ldr	r3, [pc, #8]	; (8000270 <FLASH_GetReadOutProtectionStatus+0xc>)
 8000266:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8000268:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	40022000 	.word	0x40022000

08000274 <FLASH_GetPrefetchBufferStatus>:
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 8000274:	4b02      	ldr	r3, [pc, #8]	; (8000280 <FLASH_GetPrefetchBufferStatus+0xc>)
 8000276:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8000278:	f3c0 1040 	ubfx	r0, r0, #5, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	40022000 	.word	0x40022000

08000284 <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8000284:	4b04      	ldr	r3, [pc, #16]	; (8000298 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8000286:	691a      	ldr	r2, [r3, #16]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8000288:	b109      	cbz	r1, 800028e <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800028a:	4310      	orrs	r0, r2
 800028c:	e001      	b.n	8000292 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 800028e:	ea22 0000 	bic.w	r0, r2, r0
 8000292:	6118      	str	r0, [r3, #16]
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	40022000 	.word	0x40022000

0800029c <FLASH_GetFlagStatus>:
    }
  }
#else
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800029c:	2801      	cmp	r0, #1
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <FLASH_GetFlagStatus+0x1c>)
 80002a0:	d103      	bne.n	80002aa <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 80002a2:	69d8      	ldr	r0, [r3, #28]
 80002a4:	f000 0001 	and.w	r0, r0, #1
 80002a8:	4770      	bx	lr
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	4218      	tst	r0, r3
 80002ae:	bf0c      	ite	eq
 80002b0:	2000      	moveq	r0, #0
 80002b2:	2001      	movne	r0, #1
  }
#endif /* STM32F10X_XL */

  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	40022000 	.word	0x40022000

080002bc <FLASH_ClearFlag>:
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80002bc:	4b01      	ldr	r3, [pc, #4]	; (80002c4 <FLASH_ClearFlag+0x8>)
 80002be:	60d8      	str	r0, [r3, #12]
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	40022000 	.word	0x40022000

080002c8 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80002c8:	4b08      	ldr	r3, [pc, #32]	; (80002ec <FLASH_GetStatus+0x24>)
 80002ca:	68da      	ldr	r2, [r3, #12]
 80002cc:	07d1      	lsls	r1, r2, #31
 80002ce:	d409      	bmi.n	80002e4 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 80002d0:	68da      	ldr	r2, [r3, #12]
 80002d2:	0752      	lsls	r2, r2, #29
 80002d4:	d408      	bmi.n	80002e8 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 80002d6:	68db      	ldr	r3, [r3, #12]
 80002d8:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 80002dc:	bf0c      	ite	eq
 80002de:	2004      	moveq	r0, #4
 80002e0:	2003      	movne	r0, #3
 80002e2:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80002e4:	2001      	movs	r0, #1
 80002e6:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 80002e8:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80002ea:	4770      	bx	lr
 80002ec:	40022000 	.word	0x40022000

080002f0 <FLASH_GetBank1Status>:
  */
FLASH_Status FLASH_GetBank1Status(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 80002f0:	4b08      	ldr	r3, [pc, #32]	; (8000314 <FLASH_GetBank1Status+0x24>)
 80002f2:	68da      	ldr	r2, [r3, #12]
 80002f4:	07d2      	lsls	r2, r2, #31
 80002f6:	d409      	bmi.n	800030c <FLASH_GetBank1Status+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 80002f8:	68da      	ldr	r2, [r3, #12]
 80002fa:	0750      	lsls	r0, r2, #29
 80002fc:	d408      	bmi.n	8000310 <FLASH_GetBank1Status+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 8000304:	bf0c      	ite	eq
 8000306:	2004      	moveq	r0, #4
 8000308:	2003      	movne	r0, #3
 800030a:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 800030c:	2001      	movs	r0, #1
 800030e:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
    { 
      flashstatus = FLASH_ERROR_PG;
 8000310:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8000312:	4770      	bx	lr
 8000314:	40022000 	.word	0x40022000

08000318 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8000318:	b510      	push	{r4, lr}
 800031a:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 800031c:	f7ff ffe8 	bl	80002f0 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8000320:	e002      	b.n	8000328 <FLASH_WaitForLastOperation+0x10>
  {
    status = FLASH_GetBank1Status();
 8000322:	f7ff ffe5 	bl	80002f0 <FLASH_GetBank1Status>
    Timeout--;
 8000326:	3c01      	subs	r4, #1
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8000328:	2801      	cmp	r0, #1
 800032a:	d103      	bne.n	8000334 <FLASH_WaitForLastOperation+0x1c>
 800032c:	2c00      	cmp	r4, #0
 800032e:	d1f8      	bne.n	8000322 <FLASH_WaitForLastOperation+0xa>
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8000330:	2005      	movs	r0, #5
 8000332:	bd10      	pop	{r4, pc}
 8000334:	2c00      	cmp	r4, #0
 8000336:	bf08      	it	eq
 8000338:	2005      	moveq	r0, #5
  }
  /* Return the operation status */
  return status;
}
 800033a:	bd10      	pop	{r4, pc}

0800033c <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 800033c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 800033e:	4c12      	ldr	r4, [pc, #72]	; (8000388 <FLASH_UserOptionByteConfig+0x4c>)
 8000340:	4b12      	ldr	r3, [pc, #72]	; (800038c <FLASH_UserOptionByteConfig+0x50>)
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8000342:	4605      	mov	r5, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8000344:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8000346:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800034a:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800034c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 8000350:	460e      	mov	r6, r1
 8000352:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000354:	f7ff ffe0 	bl	8000318 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000358:	2804      	cmp	r0, #4
 800035a:	d114      	bne.n	8000386 <FLASH_UserOptionByteConfig+0x4a>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 800035c:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 800035e:	f045 05f8 	orr.w	r5, r5, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8000362:	f043 0310 	orr.w	r3, r3, #16
 8000366:	6123      	str	r3, [r4, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 8000368:	432e      	orrs	r6, r5
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <FLASH_UserOptionByteConfig+0x54>)
 800036c:	4337      	orrs	r7, r6
 800036e:	805f      	strh	r7, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000370:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000374:	f7ff ffd0 	bl	8000318 <FLASH_WaitForLastOperation>
    if(status != FLASH_TIMEOUT)
 8000378:	2805      	cmp	r0, #5
 800037a:	d004      	beq.n	8000386 <FLASH_UserOptionByteConfig+0x4a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800037c:	6922      	ldr	r2, [r4, #16]
 800037e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8000382:	4013      	ands	r3, r2
 8000384:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8000386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000388:	40022000 	.word	0x40022000
 800038c:	45670123 	.word	0x45670123
 8000390:	1ffff800 	.word	0x1ffff800

08000394 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8000394:	b538      	push	{r3, r4, r5, lr}
 8000396:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8000398:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 800039c:	f7ff ffbc 	bl	8000318 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80003a0:	2804      	cmp	r0, #4
 80003a2:	d138      	bne.n	8000416 <FLASH_ReadOutProtection+0x82>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80003a4:	4c1c      	ldr	r4, [pc, #112]	; (8000418 <FLASH_ReadOutProtection+0x84>)
 80003a6:	4b1d      	ldr	r3, [pc, #116]	; (800041c <FLASH_ReadOutProtection+0x88>)
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80003a8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80003ac:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80003ae:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80003b2:	60a3      	str	r3, [r4, #8]
    FLASH->CR |= CR_OPTER_Set;
 80003b4:	6923      	ldr	r3, [r4, #16]
 80003b6:	f043 0320 	orr.w	r3, r3, #32
 80003ba:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80003bc:	6923      	ldr	r3, [r4, #16]
 80003be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c2:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80003c4:	f7ff ffa8 	bl	8000318 <FLASH_WaitForLastOperation>
    if(status == FLASH_COMPLETE)
 80003c8:	2804      	cmp	r0, #4
 80003ca:	d11d      	bne.n	8000408 <FLASH_ReadOutProtection+0x74>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80003cc:	6922      	ldr	r2, [r4, #16]
 80003ce:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80003d2:	4013      	ands	r3, r2
 80003d4:	6123      	str	r3, [r4, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 80003d6:	6923      	ldr	r3, [r4, #16]
 80003d8:	f043 0310 	orr.w	r3, r3, #16
 80003dc:	6123      	str	r3, [r4, #16]
 80003de:	4b10      	ldr	r3, [pc, #64]	; (8000420 <FLASH_ReadOutProtection+0x8c>)
      if(NewState != DISABLE)
 80003e0:	b10d      	cbz	r5, 80003e6 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 80003e2:	2200      	movs	r2, #0
 80003e4:	e000      	b.n	80003e8 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80003e6:	22a5      	movs	r2, #165	; 0xa5
 80003e8:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80003ea:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80003ee:	f7ff ff93 	bl	8000318 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_TIMEOUT)
 80003f2:	2805      	cmp	r0, #5
 80003f4:	d101      	bne.n	80003fa <FLASH_ReadOutProtection+0x66>
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80003f6:	2005      	movs	r0, #5
 80003f8:	bd38      	pop	{r3, r4, r5, pc}
      status = FLASH_WaitForLastOperation(EraseTimeout); 
    
      if(status != FLASH_TIMEOUT)
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80003fa:	4a07      	ldr	r2, [pc, #28]	; (8000418 <FLASH_ReadOutProtection+0x84>)
 80003fc:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8000400:	6911      	ldr	r1, [r2, #16]
 8000402:	400b      	ands	r3, r1
 8000404:	6113      	str	r3, [r2, #16]
 8000406:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
 8000408:	2805      	cmp	r0, #5
 800040a:	d0f4      	beq.n	80003f6 <FLASH_ReadOutProtection+0x62>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 800040c:	6922      	ldr	r2, [r4, #16]
 800040e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8000412:	4013      	ands	r3, r2
 8000414:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;       
}
 8000416:	bd38      	pop	{r3, r4, r5, pc}
 8000418:	40022000 	.word	0x40022000
 800041c:	45670123 	.word	0x45670123
 8000420:	1ffff800 	.word	0x1ffff800

08000424 <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 8000424:	b510      	push	{r4, lr}
 8000426:	4604      	mov	r4, r0
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000428:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800042c:	f7ff ff74 	bl	8000318 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000430:	2804      	cmp	r0, #4
 8000432:	d145      	bne.n	80004c0 <FLASH_EnableWriteProtection+0x9c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8000434:	4b23      	ldr	r3, [pc, #140]	; (80004c4 <FLASH_EnableWriteProtection+0xa0>)
 8000436:	4924      	ldr	r1, [pc, #144]	; (80004c8 <FLASH_EnableWriteProtection+0xa4>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 8000438:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800043a:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800043c:	f101 3188 	add.w	r1, r1, #2290649224	; 0x88888888
 8000440:	6099      	str	r1, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8000442:	6919      	ldr	r1, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 8000444:	b2e2      	uxtb	r2, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8000446:	f041 0110 	orr.w	r1, r1, #16
    if(WRP0_Data != 0xFF)
 800044a:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800044c:	6119      	str	r1, [r3, #16]
    if(WRP0_Data != 0xFF)
 800044e:	d104      	bne.n	800045a <FLASH_EnableWriteProtection+0x36>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 8000450:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8000454:	2bff      	cmp	r3, #255	; 0xff
 8000456:	d10e      	bne.n	8000476 <FLASH_EnableWriteProtection+0x52>
 8000458:	e008      	b.n	800046c <FLASH_EnableWriteProtection+0x48>
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 800045a:	4b1c      	ldr	r3, [pc, #112]	; (80004cc <FLASH_EnableWriteProtection+0xa8>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800045c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8000460:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000462:	f7ff ff59 	bl	8000318 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8000466:	2804      	cmp	r0, #4
 8000468:	d122      	bne.n	80004b0 <FLASH_EnableWriteProtection+0x8c>
 800046a:	e7f1      	b.n	8000450 <FLASH_EnableWriteProtection+0x2c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 800046c:	f3c4 4307 	ubfx	r3, r4, #16, #8
      OB->WRP1 = WRP1_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8000470:	2bff      	cmp	r3, #255	; 0xff
 8000472:	d10e      	bne.n	8000492 <FLASH_EnableWriteProtection+0x6e>
 8000474:	e008      	b.n	8000488 <FLASH_EnableWriteProtection+0x64>
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8000476:	4a15      	ldr	r2, [pc, #84]	; (80004cc <FLASH_EnableWriteProtection+0xa8>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000478:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 800047c:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800047e:	f7ff ff4b 	bl	8000318 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8000482:	2804      	cmp	r0, #4
 8000484:	d0f2      	beq.n	800046c <FLASH_EnableWriteProtection+0x48>
 8000486:	e013      	b.n	80004b0 <FLASH_EnableWriteProtection+0x8c>
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 8000488:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800048a:	2cff      	cmp	r4, #255	; 0xff
 800048c:	d10a      	bne.n	80004a4 <FLASH_EnableWriteProtection+0x80>
 800048e:	2004      	movs	r0, #4
 8000490:	e010      	b.n	80004b4 <FLASH_EnableWriteProtection+0x90>
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8000492:	4a0e      	ldr	r2, [pc, #56]	; (80004cc <FLASH_EnableWriteProtection+0xa8>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000494:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8000498:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800049a:	f7ff ff3d 	bl	8000318 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800049e:	2804      	cmp	r0, #4
 80004a0:	d0f2      	beq.n	8000488 <FLASH_EnableWriteProtection+0x64>
 80004a2:	e005      	b.n	80004b0 <FLASH_EnableWriteProtection+0x8c>
    {
      OB->WRP3 = WRP3_Data;
 80004a4:	4b09      	ldr	r3, [pc, #36]	; (80004cc <FLASH_EnableWriteProtection+0xa8>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004a6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 80004aa:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004ac:	f7ff ff34 	bl	8000318 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_TIMEOUT)
 80004b0:	2805      	cmp	r0, #5
 80004b2:	d005      	beq.n	80004c0 <FLASH_EnableWriteProtection+0x9c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80004b4:	4a03      	ldr	r2, [pc, #12]	; (80004c4 <FLASH_EnableWriteProtection+0xa0>)
 80004b6:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80004ba:	6911      	ldr	r1, [r2, #16]
 80004bc:	400b      	ands	r3, r1
 80004be:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	bf00      	nop
 80004c4:	40022000 	.word	0x40022000
 80004c8:	45670123 	.word	0x45670123
 80004cc:	1ffff800 	.word	0x1ffff800

080004d0 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004d4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 80004d8:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004da:	f7ff ff1d 	bl	8000318 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80004de:	2804      	cmp	r0, #4
 80004e0:	d115      	bne.n	800050e <FLASH_ProgramOptionByteData+0x3e>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80004e2:	4c0b      	ldr	r4, [pc, #44]	; (8000510 <FLASH_ProgramOptionByteData+0x40>)
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <FLASH_ProgramOptionByteData+0x44>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(__IO uint16_t*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004e6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80004ea:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80004ec:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80004f0:	60a3      	str	r3, [r4, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80004f2:	6923      	ldr	r3, [r4, #16]
 80004f4:	f043 0310 	orr.w	r3, r3, #16
 80004f8:	6123      	str	r3, [r4, #16]
    *(__IO uint16_t*)Address = Data;
 80004fa:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80004fc:	f7ff ff0c 	bl	8000318 <FLASH_WaitForLastOperation>
    if(status != FLASH_TIMEOUT)
 8000500:	2805      	cmp	r0, #5
 8000502:	d004      	beq.n	800050e <FLASH_ProgramOptionByteData+0x3e>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8000504:	6922      	ldr	r2, [r4, #16]
 8000506:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800050a:	4013      	ands	r3, r2
 800050c:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Option Byte Data Program Status */
  return status;
}
 800050e:	bd70      	pop	{r4, r5, r6, pc}
 8000510:	40022000 	.word	0x40022000
 8000514:	45670123 	.word	0x45670123

08000518 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8000518:	b570      	push	{r4, r5, r6, lr}
 800051a:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800051c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8000520:	460e      	mov	r6, r1
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000522:	f7ff fef9 	bl	8000318 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000526:	2804      	cmp	r0, #4
 8000528:	d10e      	bne.n	8000548 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800052a:	4c08      	ldr	r4, [pc, #32]	; (800054c <FLASH_ProgramHalfWord+0x34>)
  
    *(__IO uint16_t*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800052c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8000530:	6923      	ldr	r3, [r4, #16]
 8000532:	f043 0301 	orr.w	r3, r3, #1
 8000536:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = Data;
 8000538:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800053a:	f7ff feed 	bl	8000318 <FLASH_WaitForLastOperation>
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 800053e:	6922      	ldr	r2, [r4, #16]
 8000540:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8000544:	4013      	ands	r3, r2
 8000546:	6123      	str	r3, [r4, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
}
 8000548:	bd70      	pop	{r4, r5, r6, pc}
 800054a:	bf00      	nop
 800054c:	40022000 	.word	0x40022000

08000550 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8000550:	b573      	push	{r0, r1, r4, r5, r6, lr}
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 8000552:	2300      	movs	r3, #0
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8000554:	4606      	mov	r6, r0
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000556:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 800055a:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;
  __IO uint32_t tmp = 0;
 800055c:	9301      	str	r3, [sp, #4]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800055e:	f7ff fedb 	bl	8000318 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000562:	2804      	cmp	r0, #4
 8000564:	d119      	bne.n	800059a <FLASH_ProgramWord+0x4a>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8000566:	4c0d      	ldr	r4, [pc, #52]	; (800059c <FLASH_ProgramWord+0x4c>)
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000568:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800056c:	6923      	ldr	r3, [r4, #16]
 800056e:	f043 0301 	orr.w	r3, r3, #1
 8000572:	6123      	str	r3, [r4, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8000574:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000576:	f7ff fecf 	bl	8000318 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800057a:	2804      	cmp	r0, #4
 800057c:	d108      	bne.n	8000590 <FLASH_ProgramWord+0x40>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 800057e:	3602      	adds	r6, #2
 8000580:	9601      	str	r6, [sp, #4]

      *(__IO uint16_t*) tmp = Data >> 16;
 8000582:	9b01      	ldr	r3, [sp, #4]
 8000584:	0c2d      	lsrs	r5, r5, #16
 8000586:	801d      	strh	r5, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000588:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800058c:	f7ff fec4 	bl	8000318 <FLASH_WaitForLastOperation>
      FLASH->CR &= CR_PG_Reset;
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8000590:	6922      	ldr	r2, [r4, #16]
 8000592:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8000596:	4013      	ands	r3, r2
 8000598:	6123      	str	r3, [r4, #16]
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
}
 800059a:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 800059c:	40022000 	.word	0x40022000

080005a0 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  uint16_t rdptmp = RDP_Key;

  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 80005a2:	f7ff fe5f 	bl	8000264 <FLASH_GetReadOutProtectionStatus>
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
  uint16_t rdptmp = RDP_Key;
 80005a6:	2800      	cmp	r0, #0
 80005a8:	bf0c      	ite	eq
 80005aa:	25a5      	moveq	r5, #165	; 0xa5
 80005ac:	2500      	movne	r5, #0
  {
    rdptmp = 0x00;  
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80005ae:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80005b2:	f7ff feb1 	bl	8000318 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 80005b6:	2804      	cmp	r0, #4
 80005b8:	d12b      	bne.n	8000612 <FLASH_EraseOptionBytes+0x72>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80005ba:	4c16      	ldr	r4, [pc, #88]	; (8000614 <FLASH_EraseOptionBytes+0x74>)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <FLASH_EraseOptionBytes+0x78>)
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80005be:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80005c2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80005c4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80005c8:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80005ca:	6923      	ldr	r3, [r4, #16]
 80005cc:	f043 0320 	orr.w	r3, r3, #32
 80005d0:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80005d2:	6923      	ldr	r3, [r4, #16]
 80005d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005d8:	6123      	str	r3, [r4, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80005da:	f7ff fe9d 	bl	8000318 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80005de:	2804      	cmp	r0, #4
 80005e0:	d10e      	bne.n	8000600 <FLASH_EraseOptionBytes+0x60>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80005e2:	6922      	ldr	r2, [r4, #16]
 80005e4:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80005e8:	4013      	ands	r3, r2
 80005ea:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80005ec:	6923      	ldr	r3, [r4, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80005ee:	f44f 5000 	mov.w	r0, #8192	; 0x2000
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80005f2:	f043 0310 	orr.w	r3, r3, #16
 80005f6:	6123      	str	r3, [r4, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <FLASH_EraseOptionBytes+0x7c>)
 80005fa:	801d      	strh	r5, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80005fc:	f7ff fe8c 	bl	8000318 <FLASH_WaitForLastOperation>
 
      if(status != FLASH_TIMEOUT)
 8000600:	2805      	cmp	r0, #5
 8000602:	d101      	bne.n	8000608 <FLASH_EraseOptionBytes+0x68>
  FLASH_Status status = FLASH_COMPLETE;

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
  {
    rdptmp = 0x00;  
 8000604:	2005      	movs	r0, #5
 8000606:	bd38      	pop	{r3, r4, r5, pc}
    else
    {
      if (status != FLASH_TIMEOUT)
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8000608:	6922      	ldr	r2, [r4, #16]
 800060a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800060e:	4013      	ands	r3, r2
 8000610:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8000612:	bd38      	pop	{r3, r4, r5, pc}
 8000614:	40022000 	.word	0x40022000
 8000618:	45670123 	.word	0x45670123
 800061c:	1ffff800 	.word	0x1ffff800

08000620 <FLASH_EraseAllPages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 8000620:	b510      	push	{r4, lr}
    /* Disable the MER Bit */
    FLASH->CR2 &= CR_MER_Reset;
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8000622:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8000626:	f7ff fe77 	bl	8000318 <FLASH_WaitForLastOperation>
  if(status == FLASH_COMPLETE)
 800062a:	2804      	cmp	r0, #4
 800062c:	d111      	bne.n	8000652 <FLASH_EraseAllPages+0x32>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800062e:	4c09      	ldr	r4, [pc, #36]	; (8000654 <FLASH_EraseAllPages+0x34>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000630:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8000634:	6923      	ldr	r3, [r4, #16]
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 800063c:	6923      	ldr	r3, [r4, #16]
 800063e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000642:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000644:	f7ff fe68 	bl	8000318 <FLASH_WaitForLastOperation>

    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 8000648:	6922      	ldr	r2, [r4, #16]
 800064a:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 800064e:	4013      	ands	r3, r2
 8000650:	6123      	str	r3, [r4, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
}
 8000652:	bd10      	pop	{r4, pc}
 8000654:	40022000 	.word	0x40022000

08000658 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8000658:	b538      	push	{r3, r4, r5, lr}
 800065a:	4605      	mov	r5, r0
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800065c:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8000660:	f7ff fe5a 	bl	8000318 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000664:	2804      	cmp	r0, #4
 8000666:	d112      	bne.n	800068e <FLASH_ErasePage+0x36>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8000668:	4c09      	ldr	r4, [pc, #36]	; (8000690 <FLASH_ErasePage+0x38>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800066a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800066e:	6923      	ldr	r3, [r4, #16]
 8000670:	f043 0302 	orr.w	r3, r3, #2
 8000674:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8000676:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8000678:	6923      	ldr	r3, [r4, #16]
 800067a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800067e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000680:	f7ff fe4a 	bl	8000318 <FLASH_WaitForLastOperation>
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 8000684:	6922      	ldr	r2, [r4, #16]
 8000686:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800068a:	4013      	ands	r3, r2
 800068c:	6123      	str	r3, [r4, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
}
 800068e:	bd38      	pop	{r3, r4, r5, pc}
 8000690:	40022000 	.word	0x40022000

08000694 <FLASH_WaitForLastBank1Operation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout)
{ 
 8000694:	b510      	push	{r4, lr}
 8000696:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8000698:	f7ff fe2a 	bl	80002f0 <FLASH_GetBank1Status>
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 800069c:	e002      	b.n	80006a4 <FLASH_WaitForLastBank1Operation+0x10>
  {
    status = FLASH_GetBank1Status();
 800069e:	f7ff fe27 	bl	80002f0 <FLASH_GetBank1Status>
    Timeout--;
 80006a2:	3c01      	subs	r4, #1
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 80006a4:	2801      	cmp	r0, #1
 80006a6:	d103      	bne.n	80006b0 <FLASH_WaitForLastBank1Operation+0x1c>
 80006a8:	2c00      	cmp	r4, #0
 80006aa:	d1f8      	bne.n	800069e <FLASH_WaitForLastBank1Operation+0xa>
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80006ac:	2005      	movs	r0, #5
 80006ae:	bd10      	pop	{r4, pc}
 80006b0:	2c00      	cmp	r4, #0
 80006b2:	bf08      	it	eq
 80006b4:	2005      	moveq	r0, #5
  }
  /* Return the operation status */
  return status;
}
 80006b6:	bd10      	pop	{r4, pc}

080006b8 <FLASH_EraseAllBank1Pages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllBank1Pages(void)
{
 80006b8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 80006ba:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80006be:	f7ff ffe9 	bl	8000694 <FLASH_WaitForLastBank1Operation>
  
  if(status == FLASH_COMPLETE)
 80006c2:	2804      	cmp	r0, #4
 80006c4:	d111      	bne.n	80006ea <FLASH_EraseAllBank1Pages+0x32>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80006c6:	4c09      	ldr	r4, [pc, #36]	; (80006ec <FLASH_EraseAllBank1Pages+0x34>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 80006c8:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80006cc:	6923      	ldr	r3, [r4, #16]
 80006ce:	f043 0304 	orr.w	r3, r3, #4
 80006d2:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80006d4:	6923      	ldr	r3, [r4, #16]
 80006d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006da:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 80006dc:	f7ff ffda 	bl	8000694 <FLASH_WaitForLastBank1Operation>
    
    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 80006e0:	6922      	ldr	r2, [r4, #16]
 80006e2:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 80006e6:	4013      	ands	r3, r2
 80006e8:	6123      	str	r3, [r4, #16]
  }    
  /* Return the Erase Status */
  return status;
}
 80006ea:	bd10      	pop	{r4, pc}
 80006ec:	40022000 	.word	0x40022000

080006f0 <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80006f0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 80006f2:	4b23      	ldr	r3, [pc, #140]	; (8000780 <GPIO_DeInit+0x90>)
 80006f4:	4298      	cmp	r0, r3
 80006f6:	d105      	bne.n	8000704 <GPIO_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80006f8:	2004      	movs	r0, #4
 80006fa:	2101      	movs	r1, #1
 80006fc:	f000 fae8 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8000700:	2004      	movs	r0, #4
 8000702:	e036      	b.n	8000772 <GPIO_DeInit+0x82>
  }
  else if (GPIOx == GPIOB)
 8000704:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <GPIO_DeInit+0x94>)
 8000706:	4298      	cmp	r0, r3
 8000708:	d105      	bne.n	8000716 <GPIO_DeInit+0x26>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800070a:	2008      	movs	r0, #8
 800070c:	2101      	movs	r1, #1
 800070e:	f000 fadf 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8000712:	2008      	movs	r0, #8
 8000714:	e02d      	b.n	8000772 <GPIO_DeInit+0x82>
  }
  else if (GPIOx == GPIOC)
 8000716:	4b1c      	ldr	r3, [pc, #112]	; (8000788 <GPIO_DeInit+0x98>)
 8000718:	4298      	cmp	r0, r3
 800071a:	d105      	bne.n	8000728 <GPIO_DeInit+0x38>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 800071c:	2010      	movs	r0, #16
 800071e:	2101      	movs	r1, #1
 8000720:	f000 fad6 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8000724:	2010      	movs	r0, #16
 8000726:	e024      	b.n	8000772 <GPIO_DeInit+0x82>
  }
  else if (GPIOx == GPIOD)
 8000728:	4b18      	ldr	r3, [pc, #96]	; (800078c <GPIO_DeInit+0x9c>)
 800072a:	4298      	cmp	r0, r3
 800072c:	d105      	bne.n	800073a <GPIO_DeInit+0x4a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 800072e:	2020      	movs	r0, #32
 8000730:	2101      	movs	r1, #1
 8000732:	f000 facd 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8000736:	2020      	movs	r0, #32
 8000738:	e01b      	b.n	8000772 <GPIO_DeInit+0x82>
  }    
  else if (GPIOx == GPIOE)
 800073a:	4b15      	ldr	r3, [pc, #84]	; (8000790 <GPIO_DeInit+0xa0>)
 800073c:	4298      	cmp	r0, r3
 800073e:	d105      	bne.n	800074c <GPIO_DeInit+0x5c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8000740:	2040      	movs	r0, #64	; 0x40
 8000742:	2101      	movs	r1, #1
 8000744:	f000 fac4 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8000748:	2040      	movs	r0, #64	; 0x40
 800074a:	e012      	b.n	8000772 <GPIO_DeInit+0x82>
  } 
  else if (GPIOx == GPIOF)
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <GPIO_DeInit+0xa4>)
 800074e:	4298      	cmp	r0, r3
 8000750:	d105      	bne.n	800075e <GPIO_DeInit+0x6e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8000752:	2080      	movs	r0, #128	; 0x80
 8000754:	2101      	movs	r1, #1
 8000756:	f000 fabb 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 800075a:	2080      	movs	r0, #128	; 0x80
 800075c:	e009      	b.n	8000772 <GPIO_DeInit+0x82>
  }
  else
  {
    if (GPIOx == GPIOG)
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <GPIO_DeInit+0xa8>)
 8000760:	4298      	cmp	r0, r3
 8000762:	d10b      	bne.n	800077c <GPIO_DeInit+0x8c>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8000764:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000768:	2101      	movs	r1, #1
 800076a:	f000 fab1 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 800076e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000772:	2100      	movs	r1, #0
    }
  }
}
 8000774:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOG)
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8000778:	f000 baaa 	b.w	8000cd0 <RCC_APB2PeriphResetCmd>
 800077c:	bd08      	pop	{r3, pc}
 800077e:	bf00      	nop
 8000780:	40010800 	.word	0x40010800
 8000784:	40010c00 	.word	0x40010c00
 8000788:	40011000 	.word	0x40011000
 800078c:	40011400 	.word	0x40011400
 8000790:	40011800 	.word	0x40011800
 8000794:	40011c00 	.word	0x40011c00
 8000798:	40012000 	.word	0x40012000

0800079c <GPIO_AFIODeInit>:
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800079c:	2001      	movs	r0, #1
 800079e:	4601      	mov	r1, r0
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 80007a0:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 80007a2:	f000 fa95 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80007a6:	2001      	movs	r0, #1
 80007a8:	2100      	movs	r1, #0
}
 80007aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 80007ae:	f000 ba8f 	b.w	8000cd0 <RCC_APB2PeriphResetCmd>

080007b2 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80007b2:	688b      	ldr	r3, [r1, #8]
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80007b8:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80007ba:	bf48      	it	mi
 80007bc:	684a      	ldrmi	r2, [r1, #4]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80007be:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80007c0:	f003 040f 	and.w	r4, r3, #15
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80007c4:	bf48      	it	mi
 80007c6:	4314      	orrmi	r4, r2
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80007c8:	f011 0fff 	tst.w	r1, #255	; 0xff
 80007cc:	d01f      	beq.n	800080e <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 80007ce:	6805      	ldr	r5, [r0, #0]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80007d0:	2200      	movs	r2, #0
    {
      pos = ((uint32_t)0x01) << pinpos;
 80007d2:	f04f 0c01 	mov.w	ip, #1
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80007d6:	f04f 080f 	mov.w	r8, #15
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((uint32_t)0x01) << pinpos;
 80007da:	fa0c f702 	lsl.w	r7, ip, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80007de:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 80007e2:	42be      	cmp	r6, r7
 80007e4:	d10f      	bne.n	8000806 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
 80007e6:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80007e8:	fa08 f907 	lsl.w	r9, r8, r7
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80007ec:	fa04 f707 	lsl.w	r7, r4, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 80007f0:	ea25 0509 	bic.w	r5, r5, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80007f4:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80007f6:	ea45 0507 	orr.w	r5, r5, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80007fa:	d101      	bne.n	8000800 <GPIO_Init+0x4e>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 80007fc:	6146      	str	r6, [r0, #20]
 80007fe:	e002      	b.n	8000806 <GPIO_Init+0x54>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000800:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000802:	bf08      	it	eq
 8000804:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000806:	3201      	adds	r2, #1
 8000808:	2a08      	cmp	r2, #8
 800080a:	d1e6      	bne.n	80007da <GPIO_Init+0x28>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800080c:	6005      	str	r5, [r0, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800080e:	29ff      	cmp	r1, #255	; 0xff
 8000810:	d921      	bls.n	8000856 <GPIO_Init+0xa4>
  {
    tmpreg = GPIOx->CRH;
 8000812:	6845      	ldr	r5, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000814:	2200      	movs	r2, #0
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000816:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800081a:	f04f 080f 	mov.w	r8, #15
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 800081e:	f102 0708 	add.w	r7, r2, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000822:	fa0c f707 	lsl.w	r7, ip, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000826:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 800082a:	42be      	cmp	r6, r7
 800082c:	d10f      	bne.n	800084e <GPIO_Init+0x9c>
      {
        pos = pinpos << 2;
 800082e:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000830:	fa08 f907 	lsl.w	r9, r8, r7
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000834:	fa04 f707 	lsl.w	r7, r4, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
 8000838:	ea25 0509 	bic.w	r5, r5, r9
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800083c:	2b28      	cmp	r3, #40	; 0x28
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
        tmpreg &= ~pinmask;
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800083e:	ea45 0507 	orr.w	r5, r5, r7
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000842:	d101      	bne.n	8000848 <GPIO_Init+0x96>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000844:	6146      	str	r6, [r0, #20]
 8000846:	e002      	b.n	800084e <GPIO_Init+0x9c>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000848:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 800084a:	bf08      	it	eq
 800084c:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800084e:	3201      	adds	r2, #1
 8000850:	2a08      	cmp	r2, #8
 8000852:	d1e4      	bne.n	800081e <GPIO_Init+0x6c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000854:	6045      	str	r5, [r0, #4]
 8000856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800085a <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800085a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800085e:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000860:	2302      	movs	r3, #2
 8000862:	6043      	str	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000864:	2304      	movs	r3, #4
 8000866:	6083      	str	r3, [r0, #8]
 8000868:	4770      	bx	lr

0800086a <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800086a:	6883      	ldr	r3, [r0, #8]
 800086c:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 800086e:	bf0c      	ite	eq
 8000870:	2000      	moveq	r0, #0
 8000872:	2001      	movne	r0, #1
 8000874:	4770      	bx	lr

08000876 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8000876:	6880      	ldr	r0, [r0, #8]
}
 8000878:	b280      	uxth	r0, r0
 800087a:	4770      	bx	lr

0800087c <GPIO_ReadOutputDataBit>:
  uint8_t bitstatus = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800087c:	68c3      	ldr	r3, [r0, #12]
 800087e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8000880:	bf0c      	ite	eq
 8000882:	2000      	moveq	r0, #0
 8000884:	2001      	movne	r0, #1
 8000886:	4770      	bx	lr

08000888 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 8000888:	68c0      	ldr	r0, [r0, #12]
}
 800088a:	b280      	uxth	r0, r0
 800088c:	4770      	bx	lr

0800088e <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800088e:	6101      	str	r1, [r0, #16]
 8000890:	4770      	bx	lr

08000892 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000892:	6141      	str	r1, [r0, #20]
 8000894:	4770      	bx	lr

08000896 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8000896:	b10a      	cbz	r2, 800089c <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000898:	6101      	str	r1, [r0, #16]
 800089a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800089c:	6141      	str	r1, [r0, #20]
 800089e:	4770      	bx	lr

080008a0 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 80008a0:	60c1      	str	r1, [r0, #12]
 80008a2:	4770      	bx	lr

080008a4 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 80008a4:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80008a8:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80008aa:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80008ac:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80008ae:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80008b0:	6983      	ldr	r3, [r0, #24]
 80008b2:	4770      	bx	lr

080008b4 <GPIO_EventOutputConfig>:
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80008b4:	4a05      	ldr	r2, [pc, #20]	; (80008cc <GPIO_EventOutputConfig+0x18>)
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 80008b6:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 80008b8:	6814      	ldr	r4, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 80008ba:	f64f 7380 	movw	r3, #65408	; 0xff80
 80008be:	4023      	ands	r3, r4
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 80008c0:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  tmpreg |= GPIO_PinSource;
 80008c4:	430b      	orrs	r3, r1
  AFIO->EVCR = tmpreg;
 80008c6:	6013      	str	r3, [r2, #0]
 80008c8:	bd10      	pop	{r4, pc}
 80008ca:	bf00      	nop
 80008cc:	40010000 	.word	0x40010000

080008d0 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 80008d0:	4b01      	ldr	r3, [pc, #4]	; (80008d8 <GPIO_EventOutputCmd+0x8>)
 80008d2:	6018      	str	r0, [r3, #0]
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop
 80008d8:	4220001c 	.word	0x4220001c

080008dc <GPIO_PinRemapConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 80008dc:	2800      	cmp	r0, #0
 80008de:	4b17      	ldr	r3, [pc, #92]	; (800093c <GPIO_PinRemapConfig+0x60>)
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 80008e0:	b530      	push	{r4, r5, lr}
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80008e2:	f400 1440 	and.w	r4, r0, #3145728	; 0x300000
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
  {
    tmpreg = AFIO->MAPR2;
 80008e6:	bfb4      	ite	lt
 80008e8:	69db      	ldrlt	r3, [r3, #28]
  }
  else
  {
    tmpreg = AFIO->MAPR;
 80008ea:	685b      	ldrge	r3, [r3, #4]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80008ec:	f5b4 1f40 	cmp.w	r4, #3145728	; 0x300000
  {
    tmpreg = AFIO->MAPR;
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80008f0:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80008f2:	d107      	bne.n	8000904 <GPIO_PinRemapConfig+0x28>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80008f4:	4c11      	ldr	r4, [pc, #68]	; (800093c <GPIO_PinRemapConfig+0x60>)
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80008f6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80008fa:	6865      	ldr	r5, [r4, #4]
 80008fc:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8000900:	6065      	str	r5, [r4, #4]
 8000902:	e00f      	b.n	8000924 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8000904:	02c4      	lsls	r4, r0, #11
 8000906:	d505      	bpl.n	8000914 <GPIO_PinRemapConfig+0x38>
  else
  {
    tmpreg = AFIO->MAPR;
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8000908:	f3c0 4403 	ubfx	r4, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 800090c:	2503      	movs	r5, #3
 800090e:	fa05 f404 	lsl.w	r4, r5, r4
 8000912:	e003      	b.n	800091c <GPIO_PinRemapConfig+0x40>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000914:	0d44      	lsrs	r4, r0, #21
 8000916:	0124      	lsls	r4, r4, #4
 8000918:	fa02 f404 	lsl.w	r4, r2, r4
 800091c:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8000920:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8000924:	b121      	cbz	r1, 8000930 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000926:	0d41      	lsrs	r1, r0, #21
 8000928:	0109      	lsls	r1, r1, #4
 800092a:	fa02 f201 	lsl.w	r2, r2, r1
 800092e:	4313      	orrs	r3, r2
 8000930:	4a02      	ldr	r2, [pc, #8]	; (800093c <GPIO_PinRemapConfig+0x60>)
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8000932:	2800      	cmp	r0, #0
  {
    AFIO->MAPR2 = tmpreg;
 8000934:	bfb4      	ite	lt
 8000936:	61d3      	strlt	r3, [r2, #28]
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8000938:	6053      	strge	r3, [r2, #4]
 800093a:	bd30      	pop	{r4, r5, pc}
 800093c:	40010000 	.word	0x40010000

08000940 <GPIO_EXTILineConfig>:
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8000940:	f001 0203 	and.w	r2, r1, #3
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8000944:	b530      	push	{r4, r5, lr}
  uint32_t tmp = 0x00;
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8000946:	0092      	lsls	r2, r2, #2
 8000948:	240f      	movs	r4, #15
 800094a:	fa04 f402 	lsl.w	r4, r4, r2
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 800094e:	fa00 f002 	lsl.w	r0, r0, r2
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8000952:	4b07      	ldr	r3, [pc, #28]	; (8000970 <GPIO_EXTILineConfig+0x30>)
 8000954:	0889      	lsrs	r1, r1, #2
 8000956:	3102      	adds	r1, #2
 8000958:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
 800095c:	ea25 0404 	bic.w	r4, r5, r4
 8000960:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8000964:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8000968:	4304      	orrs	r4, r0
 800096a:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
 800096e:	bd30      	pop	{r4, r5, pc}
 8000970:	40010000 	.word	0x40010000

08000974 <GPIO_ETH_MediaInterfaceConfig>:
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 8000974:	4b01      	ldr	r3, [pc, #4]	; (800097c <GPIO_ETH_MediaInterfaceConfig+0x8>)
 8000976:	6018      	str	r0, [r3, #0]
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	422000dc 	.word	0x422000dc

08000980 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <RCC_DeInit+0x44>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	f042 0201 	orr.w	r2, r2, #1
 8000988:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 800098a:	6859      	ldr	r1, [r3, #4]
 800098c:	4a0e      	ldr	r2, [pc, #56]	; (80009c8 <RCC_DeInit+0x48>)
 800098e:	400a      	ands	r2, r1
 8000990:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000998:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800099c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009a4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80009a6:	685a      	ldr	r2, [r3, #4]
 80009a8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80009ac:	605a      	str	r2, [r3, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 80009b4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 80009b6:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 80009ba:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 80009bc:	2200      	movs	r2, #0
 80009be:	62da      	str	r2, [r3, #44]	; 0x2c
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	40021000 	.word	0x40021000
 80009c8:	f0ff0000 	.word	0xf0ff0000

080009cc <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <RCC_HSEConfig+0x34>)
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80009ce:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80009d8:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009e0:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80009e2:	d003      	beq.n	80009ec <RCC_HSEConfig+0x20>
 80009e4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80009e8:	d108      	bne.n	80009fc <RCC_HSEConfig+0x30>
 80009ea:	e003      	b.n	80009f4 <RCC_HSEConfig+0x28>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80009f2:	e002      	b.n	80009fa <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	40021000 	.word	0x40021000

08000a04 <RCC_AdjustHSICalibrationValue>:
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 8000a04:	4b03      	ldr	r3, [pc, #12]	; (8000a14 <RCC_AdjustHSICalibrationValue+0x10>)
 8000a06:	681a      	ldr	r2, [r3, #0]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8000a08:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8000a0c:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CR = tmpreg;
 8000a10:	6018      	str	r0, [r3, #0]
 8000a12:	4770      	bx	lr
 8000a14:	40021000 	.word	0x40021000

08000a18 <RCC_HSICmd>:
  */
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000a18:	4b01      	ldr	r3, [pc, #4]	; (8000a20 <RCC_HSICmd+0x8>)
 8000a1a:	6018      	str	r0, [r3, #0]
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	42420000 	.word	0x42420000

08000a24 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8000a24:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <RCC_PLLConfig+0x10>)
 8000a26:	685a      	ldr	r2, [r3, #4]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8000a28:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8000a2c:	4310      	orrs	r0, r2
 8000a2e:	4301      	orrs	r1, r0
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000a30:	6059      	str	r1, [r3, #4]
 8000a32:	4770      	bx	lr
 8000a34:	40021000 	.word	0x40021000

08000a38 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000a38:	4b01      	ldr	r3, [pc, #4]	; (8000a40 <RCC_PLLCmd+0x8>)
 8000a3a:	6018      	str	r0, [r3, #0]
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	42420060 	.word	0x42420060

08000a44 <RCC_PREDIV1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
  assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));

  tmpreg = RCC->CFGR2;
 8000a44:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <RCC_PREDIV1Config+0x14>)
 8000a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
  tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 8000a48:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a4c:	f022 020f 	bic.w	r2, r2, #15
  /* Set the PREDIV1 clock source and division factor */
  tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 8000a50:	4310      	orrs	r0, r2
 8000a52:	4301      	orrs	r1, r0
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
 8000a54:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000a56:	4770      	bx	lr
 8000a58:	40021000 	.word	0x40021000

08000a5c <RCC_PREDIV2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));

  tmpreg = RCC->CFGR2;
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <RCC_PREDIV2Config+0x10>)
 8000a5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Clear PREDIV2[3:0] bits */
  tmpreg &= ~CFGR2_PREDIV2;
 8000a60:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set the PREDIV2 division factor */
  tmpreg |= RCC_PREDIV2_Div;
 8000a64:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
 8000a66:	62d8      	str	r0, [r3, #44]	; 0x2c
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	40021000 	.word	0x40021000

08000a70 <RCC_PLL2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));

  tmpreg = RCC->CFGR2;
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <RCC_PLL2Config+0x10>)
 8000a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Clear PLL2Mul[3:0] bits */
  tmpreg &= ~CFGR2_PLL2MUL;
 8000a74:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set the PLL2 configuration bits */
  tmpreg |= RCC_PLL2Mul;
 8000a78:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
 8000a7a:	62d8      	str	r0, [r3, #44]	; 0x2c
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000

08000a84 <RCC_PLL2Cmd>:
void RCC_PLL2Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 8000a84:	4b01      	ldr	r3, [pc, #4]	; (8000a8c <RCC_PLL2Cmd+0x8>)
 8000a86:	6018      	str	r0, [r3, #0]
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	42420068 	.word	0x42420068

08000a90 <RCC_PLL3Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));

  tmpreg = RCC->CFGR2;
 8000a90:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <RCC_PLL3Config+0x10>)
 8000a92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  /* Clear PLL3Mul[3:0] bits */
  tmpreg &= ~CFGR2_PLL3MUL;
 8000a94:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  /* Set the PLL3 configuration bits */
  tmpreg |= RCC_PLL3Mul;
 8000a98:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR2 = tmpreg;
 8000a9a:	62d8      	str	r0, [r3, #44]	; 0x2c
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <RCC_PLL3Cmd>:
void RCC_PLL3Cmd(FunctionalState NewState)
{
  /* Check the parameters */

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 8000aa4:	4b01      	ldr	r3, [pc, #4]	; (8000aac <RCC_PLL3Cmd+0x8>)
 8000aa6:	6018      	str	r0, [r3, #0]
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	42420070 	.word	0x42420070

08000ab0 <RCC_SYSCLKConfig>:
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8000ab0:	4b03      	ldr	r3, [pc, #12]	; (8000ac0 <RCC_SYSCLKConfig+0x10>)
 8000ab2:	685a      	ldr	r2, [r3, #4]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8000ab4:	f022 0203 	bic.w	r2, r2, #3
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000ab8:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000aba:	6058      	str	r0, [r3, #4]
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <RCC_GetSYSCLKSource>:
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8000ac4:	4b02      	ldr	r3, [pc, #8]	; (8000ad0 <RCC_GetSYSCLKSource+0xc>)
 8000ac6:	6858      	ldr	r0, [r3, #4]
}
 8000ac8:	f000 000c 	and.w	r0, r0, #12
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <RCC_HCLKConfig>:
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8000ad4:	4b03      	ldr	r3, [pc, #12]	; (8000ae4 <RCC_HCLKConfig+0x10>)
 8000ad6:	685a      	ldr	r2, [r3, #4]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8000ad8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000adc:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000ade:	6058      	str	r0, [r3, #4]
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	40021000 	.word	0x40021000

08000ae8 <RCC_PCLK1Config>:
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000ae8:	4b03      	ldr	r3, [pc, #12]	; (8000af8 <RCC_PCLK1Config+0x10>)
 8000aea:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8000aec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000af0:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000af2:	6058      	str	r0, [r3, #4]
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	40021000 	.word	0x40021000

08000afc <RCC_PCLK2Config>:
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000afc:	4b03      	ldr	r3, [pc, #12]	; (8000b0c <RCC_PCLK2Config+0x10>)
 8000afe:	685a      	ldr	r2, [r3, #4]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8000b00:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000b04:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b08:	6058      	str	r0, [r3, #4]
 8000b0a:	4770      	bx	lr
 8000b0c:	40021000 	.word	0x40021000

08000b10 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8000b10:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000b12:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b14:	b109      	cbz	r1, 8000b1a <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000b16:	4310      	orrs	r0, r2
 8000b18:	e001      	b.n	8000b1e <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8000b1a:	ea22 0000 	bic.w	r0, r2, r0
 8000b1e:	7018      	strb	r0, [r3, #0]
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	40021009 	.word	0x40021009

08000b28 <RCC_OTGFSCLKConfig>:
void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));

  *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 8000b28:	4b01      	ldr	r3, [pc, #4]	; (8000b30 <RCC_OTGFSCLKConfig+0x8>)
 8000b2a:	6018      	str	r0, [r3, #0]
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	424200d8 	.word	0x424200d8

08000b34 <RCC_ADCCLKConfig>:
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <RCC_ADCCLKConfig+0x10>)
 8000b36:	685a      	ldr	r2, [r3, #4]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000b38:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000b3c:	4310      	orrs	r0, r2
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b3e:	6058      	str	r0, [r3, #4]
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40021000 	.word	0x40021000

08000b48 <RCC_I2S2CLKConfig>:
void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));

  *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 8000b48:	4b01      	ldr	r3, [pc, #4]	; (8000b50 <RCC_I2S2CLKConfig+0x8>)
 8000b4a:	6018      	str	r0, [r3, #0]
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	424205c4 	.word	0x424205c4

08000b54 <RCC_I2S3CLKConfig>:
void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));

  *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 8000b54:	4b01      	ldr	r3, [pc, #4]	; (8000b5c <RCC_I2S3CLKConfig+0x8>)
 8000b56:	6018      	str	r0, [r3, #0]
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	424205c8 	.word	0x424205c8

08000b60 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <RCC_LSEConfig+0x1c>)
 8000b62:	2200      	movs	r2, #0
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8000b64:	2801      	cmp	r0, #1
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000b66:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000b68:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8000b6a:	d002      	beq.n	8000b72 <RCC_LSEConfig+0x12>
 8000b6c:	2804      	cmp	r0, #4
 8000b6e:	d104      	bne.n	8000b7a <RCC_LSEConfig+0x1a>
 8000b70:	e001      	b.n	8000b76 <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8000b72:	7018      	strb	r0, [r3, #0]
      break;
 8000b74:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000b76:	2205      	movs	r2, #5
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	4770      	bx	lr
 8000b7c:	40021020 	.word	0x40021020

08000b80 <RCC_LSICmd>:
  */
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8000b80:	4b01      	ldr	r3, [pc, #4]	; (8000b88 <RCC_LSICmd+0x8>)
 8000b82:	6018      	str	r0, [r3, #0]
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	42420480 	.word	0x42420480

08000b8c <RCC_RTCCLKConfig>:
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8000b8c:	4b02      	ldr	r3, [pc, #8]	; (8000b98 <RCC_RTCCLKConfig+0xc>)
 8000b8e:	6a1a      	ldr	r2, [r3, #32]
 8000b90:	4310      	orrs	r0, r2
 8000b92:	6218      	str	r0, [r3, #32]
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40021000 	.word	0x40021000

08000b9c <RCC_RTCCLKCmd>:
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000b9c:	4b01      	ldr	r3, [pc, #4]	; (8000ba4 <RCC_RTCCLKCmd+0x8>)
 8000b9e:	6018      	str	r0, [r3, #0]
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	4242043c 	.word	0x4242043c

08000ba8 <RCC_GetClocksFreq>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000ba8:	4a2b      	ldr	r2, [pc, #172]	; (8000c58 <RCC_GetClocksFreq+0xb0>)
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000baa:	b530      	push	{r4, r5, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000bac:	6853      	ldr	r3, [r2, #4]
 8000bae:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d003      	beq.n	8000bbe <RCC_GetClocksFreq+0x16>
 8000bb6:	2b08      	cmp	r3, #8
 8000bb8:	d003      	beq.n	8000bc2 <RCC_GetClocksFreq+0x1a>
 8000bba:	4b28      	ldr	r3, [pc, #160]	; (8000c5c <RCC_GetClocksFreq+0xb4>)
 8000bbc:	e029      	b.n	8000c12 <RCC_GetClocksFreq+0x6a>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000bbe:	4b28      	ldr	r3, [pc, #160]	; (8000c60 <RCC_GetClocksFreq+0xb8>)
 8000bc0:	e027      	b.n	8000c12 <RCC_GetClocksFreq+0x6a>
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000bc2:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000bc4:	6852      	ldr	r2, [r2, #4]
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
        }
 #endif
      }
#else
      pllmull = pllmull >> 18;
 8000bc6:	f3c3 4383 	ubfx	r3, r3, #18, #4
      
      if (pllmull != 0x0D)
 8000bca:	2b0d      	cmp	r3, #13
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000bcc:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 #endif
      }
#else
      pllmull = pllmull >> 18;
      
      if (pllmull != 0x0D)
 8000bd0:	d001      	beq.n	8000bd6 <RCC_GetClocksFreq+0x2e>
      {
         pllmull += 2;
 8000bd2:	3302      	adds	r3, #2
 8000bd4:	e000      	b.n	8000bd8 <RCC_GetClocksFreq+0x30>
      }
      else
      { /* PLL multiplication factor = PLL input clock * 6.5 */
        pllmull = 13 / 2; 
 8000bd6:	2306      	movs	r3, #6
      }
            
      if (pllsource == 0x00)
 8000bd8:	b912      	cbnz	r2, 8000be0 <RCC_GetClocksFreq+0x38>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000bda:	4a22      	ldr	r2, [pc, #136]	; (8000c64 <RCC_GetClocksFreq+0xbc>)
 8000bdc:	4353      	muls	r3, r2
 8000bde:	e018      	b.n	8000c12 <RCC_GetClocksFreq+0x6a>
      }
      else
      {/* PREDIV1 selected as PLL clock entry */
        
        /* Get PREDIV1 clock source and division factor */
        prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 8000be0:	4a1d      	ldr	r2, [pc, #116]	; (8000c58 <RCC_GetClocksFreq+0xb0>)
 8000be2:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 8000be4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000be6:	f001 010f 	and.w	r1, r1, #15
 8000bea:	3101      	adds	r1, #1
        
        if (prediv1source == 0)
 8000bec:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8000bf0:	4c1b      	ldr	r4, [pc, #108]	; (8000c60 <RCC_GetClocksFreq+0xb8>)
 8000bf2:	d100      	bne.n	8000bf6 <RCC_GetClocksFreq+0x4e>
 8000bf4:	e00a      	b.n	8000c0c <RCC_GetClocksFreq+0x64>
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 8000bf6:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 8000bf8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 8000bfa:	f3c5 1503 	ubfx	r5, r5, #4, #4
 8000bfe:	3501      	adds	r5, #1
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 8000c00:	f3c2 2203 	ubfx	r2, r2, #8, #4
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 8000c04:	fbb4 f4f5 	udiv	r4, r4, r5
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 8000c08:	3202      	adds	r2, #2
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 8000c0a:	4354      	muls	r4, r2
 8000c0c:	fbb4 f1f1 	udiv	r1, r4, r1
 8000c10:	434b      	muls	r3, r1
 8000c12:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000c14:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <RCC_GetClocksFreq+0xb0>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8000c16:	4914      	ldr	r1, [pc, #80]	; (8000c68 <RCC_GetClocksFreq+0xc0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000c18:	685a      	ldr	r2, [r3, #4]
  tmp = tmp >> 4;
 8000c1a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  presc = APBAHBPrescTable[tmp];
 8000c1e:	5c8c      	ldrb	r4, [r1, r2]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c20:	6802      	ldr	r2, [r0, #0]
 8000c22:	fa22 f204 	lsr.w	r2, r2, r4
 8000c26:	6042      	str	r2, [r0, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000c28:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 8;
 8000c2a:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8000c2e:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c30:	fa22 f404 	lsr.w	r4, r2, r4
 8000c34:	6084      	str	r4, [r0, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000c36:	685c      	ldr	r4, [r3, #4]
  tmp = tmp >> 11;
 8000c38:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];
 8000c3c:	5d09      	ldrb	r1, [r1, r4]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c3e:	fa22 f201 	lsr.w	r2, r2, r1
 8000c42:	60c2      	str	r2, [r0, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000c44:	685b      	ldr	r3, [r3, #4]
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];
 8000c46:	4909      	ldr	r1, [pc, #36]	; (8000c6c <RCC_GetClocksFreq+0xc4>)
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
 8000c48:	f3c3 3381 	ubfx	r3, r3, #14, #2
  presc = ADCPrescTable[tmp];
 8000c4c:	5ccb      	ldrb	r3, [r1, r3]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000c4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c52:	6102      	str	r2, [r0, #16]
 8000c54:	bd30      	pop	{r4, r5, pc}
 8000c56:	bf00      	nop
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	007a1200 	.word	0x007a1200
 8000c60:	017d7840 	.word	0x017d7840
 8000c64:	003d0900 	.word	0x003d0900
 8000c68:	20000010 	.word	0x20000010
 8000c6c:	2000000c 	.word	0x2000000c

08000c70 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000c70:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c72:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c74:	b109      	cbz	r1, 8000c7a <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c76:	4310      	orrs	r0, r2
 8000c78:	e001      	b.n	8000c7e <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c7a:	ea22 0000 	bic.w	r0, r2, r0
 8000c7e:	6158      	str	r0, [r3, #20]
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000

08000c88 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <RCC_APB2PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c8a:	699a      	ldr	r2, [r3, #24]
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c8c:	b109      	cbz	r1, 8000c92 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c8e:	4310      	orrs	r0, r2
 8000c90:	e001      	b.n	8000c96 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c92:	ea22 0000 	bic.w	r0, r2, r0
 8000c96:	6198      	str	r0, [r3, #24]
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <RCC_APB1PeriphClockCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000ca2:	69da      	ldr	r2, [r3, #28]
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ca4:	b109      	cbz	r1, 8000caa <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000ca6:	4310      	orrs	r0, r2
 8000ca8:	e001      	b.n	8000cae <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000caa:	ea22 0000 	bic.w	r0, r2, r0
 8000cae:	61d8      	str	r0, [r3, #28]
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <RCC_AHBPeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000cb8:	4b04      	ldr	r3, [pc, #16]	; (8000ccc <RCC_AHBPeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000cba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cbc:	b109      	cbz	r1, 8000cc2 <RCC_AHBPeriphResetCmd+0xa>
  {
    RCC->AHBRSTR |= RCC_AHBPeriph;
 8000cbe:	4310      	orrs	r0, r2
 8000cc0:	e001      	b.n	8000cc6 <RCC_AHBPeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHBRSTR &= ~RCC_AHBPeriph;
 8000cc2:	ea22 0000 	bic.w	r0, r2, r0
 8000cc6:	6298      	str	r0, [r3, #40]	; 0x28
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40021000 	.word	0x40021000

08000cd0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000cd0:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000cd2:	68da      	ldr	r2, [r3, #12]
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cd4:	b109      	cbz	r1, 8000cda <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000cd6:	4310      	orrs	r0, r2
 8000cd8:	e001      	b.n	8000cde <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000cda:	ea22 0000 	bic.w	r0, r2, r0
 8000cde:	60d8      	str	r0, [r3, #12]
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000ce8:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cea:	691a      	ldr	r2, [r3, #16]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cec:	b109      	cbz	r1, 8000cf2 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000cee:	4310      	orrs	r0, r2
 8000cf0:	e001      	b.n	8000cf6 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000cf2:	ea22 0000 	bic.w	r0, r2, r0
 8000cf6:	6118      	str	r0, [r3, #16]
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	40021000 	.word	0x40021000

08000d00 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000d00:	4b01      	ldr	r3, [pc, #4]	; (8000d08 <RCC_BackupResetCmd+0x8>)
 8000d02:	6018      	str	r0, [r3, #0]
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	42420440 	.word	0x42420440

08000d0c <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8000d0c:	4b01      	ldr	r3, [pc, #4]	; (8000d14 <RCC_ClockSecuritySystemCmd+0x8>)
 8000d0e:	6018      	str	r0, [r3, #0]
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	4242004c 	.word	0x4242004c

08000d18 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8000d18:	4b01      	ldr	r3, [pc, #4]	; (8000d20 <RCC_MCOConfig+0x8>)
 8000d1a:	7018      	strb	r0, [r3, #0]
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	40021007 	.word	0x40021007

08000d24 <RCC_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000d24:	0942      	lsrs	r2, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000d26:	2a01      	cmp	r2, #1
 8000d28:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <RCC_GetFlagStatus+0x28>)
 8000d2a:	d101      	bne.n	8000d30 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	e003      	b.n	8000d38 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000d30:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8000d32:	bf0c      	ite	eq
 8000d34:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000d36:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f000 001f 	and.w	r0, r0, #31
 8000d3e:	fa02 f000 	lsl.w	r0, r2, r0
 8000d42:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8000d44:	bf0c      	ite	eq
 8000d46:	2000      	moveq	r0, #0
 8000d48:	2001      	movne	r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	40021000 	.word	0x40021000

08000d50 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8000d50:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t StartUpCounter = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8000d56:	2031      	movs	r0, #49	; 0x31
 8000d58:	f7ff ffe4 	bl	8000d24 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8000d5c:	9b01      	ldr	r3, [sp, #4]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	9301      	str	r3, [sp, #4]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8000d62:	9b01      	ldr	r3, [sp, #4]
 8000d64:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000d68:	d001      	beq.n	8000d6e <RCC_WaitForHSEStartUp+0x1e>
 8000d6a:	2800      	cmp	r0, #0
 8000d6c:	d0f3      	beq.n	8000d56 <RCC_WaitForHSEStartUp+0x6>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8000d6e:	2031      	movs	r0, #49	; 0x31
 8000d70:	f7ff ffd8 	bl	8000d24 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }  
  return (status);
}
 8000d74:	3000      	adds	r0, #0
 8000d76:	bf18      	it	ne
 8000d78:	2001      	movne	r0, #1
 8000d7a:	bd0e      	pop	{r1, r2, r3, pc}

08000d7c <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8000d7c:	4b02      	ldr	r3, [pc, #8]	; (8000d88 <RCC_ClearFlag+0xc>)
 8000d7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d80:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000d84:	625a      	str	r2, [r3, #36]	; 0x24
 8000d86:	4770      	bx	lr
 8000d88:	40021000 	.word	0x40021000

08000d8c <RCC_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000d8c:	4b03      	ldr	r3, [pc, #12]	; (8000d9c <RCC_GetITStatus+0x10>)
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8000d92:	bf0c      	ite	eq
 8000d94:	2000      	moveq	r0, #0
 8000d96:	2001      	movne	r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000

08000da0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000da0:	4b01      	ldr	r3, [pc, #4]	; (8000da8 <RCC_ClearITPendingBit+0x8>)
 8000da2:	7018      	strb	r0, [r3, #0]
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	4002100a 	.word	0x4002100a

08000dac <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000dac:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000dae:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <USART_DeInit+0x84>)
 8000db0:	4298      	cmp	r0, r3
 8000db2:	d10b      	bne.n	8000dcc <USART_DeInit+0x20>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000db4:	2101      	movs	r1, #1
 8000db6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000dba:	f7ff ff89 	bl	8000cd0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000dbe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000dc2:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
    }
  }
}
 8000dc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000dc8:	f7ff bf82 	b.w	8000cd0 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
 8000dcc:	4b19      	ldr	r3, [pc, #100]	; (8000e34 <USART_DeInit+0x88>)
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d107      	bne.n	8000de2 <USART_DeInit+0x36>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000dd2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	f7ff ff86 	bl	8000ce8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000ddc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000de0:	e01f      	b.n	8000e22 <USART_DeInit+0x76>
  }
  else if (USARTx == USART3)
 8000de2:	4b15      	ldr	r3, [pc, #84]	; (8000e38 <USART_DeInit+0x8c>)
 8000de4:	4298      	cmp	r0, r3
 8000de6:	d107      	bne.n	8000df8 <USART_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000de8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000dec:	2101      	movs	r1, #1
 8000dee:	f7ff ff7b 	bl	8000ce8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000df2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000df6:	e014      	b.n	8000e22 <USART_DeInit+0x76>
  }    
  else if (USARTx == UART4)
 8000df8:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <USART_DeInit+0x90>)
 8000dfa:	4298      	cmp	r0, r3
 8000dfc:	d107      	bne.n	8000e0e <USART_DeInit+0x62>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000dfe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e02:	2101      	movs	r1, #1
 8000e04:	f7ff ff70 	bl	8000ce8 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000e08:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000e0c:	e009      	b.n	8000e22 <USART_DeInit+0x76>
  }    
  else
  {
    if (USARTx == UART5)
 8000e0e:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <USART_DeInit+0x94>)
 8000e10:	4298      	cmp	r0, r3
 8000e12:	d10b      	bne.n	8000e2c <USART_DeInit+0x80>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000e14:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e18:	2101      	movs	r1, #1
 8000e1a:	f7ff ff65 	bl	8000ce8 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000e1e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e22:	2100      	movs	r1, #0
    }
  }
}
 8000e24:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == UART5)
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000e28:	f7ff bf5e 	b.w	8000ce8 <RCC_APB1PeriphResetCmd>
 8000e2c:	bd08      	pop	{r3, pc}
 8000e2e:	bf00      	nop
 8000e30:	40013800 	.word	0x40013800
 8000e34:	40004400 	.word	0x40004400
 8000e38:	40004800 	.word	0x40004800
 8000e3c:	40004c00 	.word	0x40004c00
 8000e40:	40005000 	.word	0x40005000

08000e44 <USART_Init>:
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e44:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e46:	88ca      	ldrh	r2, [r1, #6]
  }

  usartxbase = (uint32_t)USARTx;

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e48:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000e4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e4e:	4313      	orrs	r3, r2
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e50:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000e52:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000e54:	8983      	ldrh	r3, [r0, #12]
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e56:	460d      	mov	r5, r1
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e58:	88aa      	ldrh	r2, [r5, #4]
 8000e5a:	8909      	ldrh	r1, [r1, #8]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e5c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e60:	430a      	orrs	r2, r1
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e62:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e66:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e68:	041b      	lsls	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e6a:	430a      	orrs	r2, r1
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e6c:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e6e:	4313      	orrs	r3, r2
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000e70:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000e72:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000e74:	89aa      	ldrh	r2, [r5, #12]
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000e76:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e7c:	b087      	sub	sp, #28
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000e7e:	4313      	orrs	r3, r2
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e80:	4604      	mov	r4, r0
  tmpreg &= CR3_CLEAR_Mask;
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000e82:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000e84:	a801      	add	r0, sp, #4
 8000e86:	f7ff fe8f 	bl	8000ba8 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <USART_Init+0xa4>)
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000e8c:	89a2      	ldrh	r2, [r4, #12]
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8000e8e:	429c      	cmp	r4, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000e90:	bf0c      	ite	eq
 8000e92:	9b04      	ldreq	r3, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000e94:	9b03      	ldrne	r3, [sp, #12]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000e96:	b212      	sxth	r2, r2
 8000e98:	2a00      	cmp	r2, #0
 8000e9a:	f04f 0119 	mov.w	r1, #25
 8000e9e:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ea0:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000ea4:	da01      	bge.n	8000eaa <USART_Init+0x66>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ea6:	0052      	lsls	r2, r2, #1
 8000ea8:	e000      	b.n	8000eac <USART_Init+0x68>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000eaa:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000eac:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000eae:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 8000eb2:	fbb1 f2f3 	udiv	r2, r1, r3
 8000eb6:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000eb8:	0910      	lsrs	r0, r2, #4
 8000eba:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000ebe:	89a0      	ldrh	r0, [r4, #12]
 8000ec0:	b200      	sxth	r0, r0
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	da06      	bge.n	8000ed4 <USART_Init+0x90>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000ec6:	00c9      	lsls	r1, r1, #3
 8000ec8:	3132      	adds	r1, #50	; 0x32
 8000eca:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ece:	f003 0307 	and.w	r3, r3, #7
 8000ed2:	e005      	b.n	8000ee0 <USART_Init+0x9c>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000ed4:	0109      	lsls	r1, r1, #4
 8000ed6:	3132      	adds	r1, #50	; 0x32
 8000ed8:	fbb1 f3f3 	udiv	r3, r1, r3
 8000edc:	f003 030f 	and.w	r3, r3, #15
 8000ee0:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000ee2:	8122      	strh	r2, [r4, #8]
}
 8000ee4:	b007      	add	sp, #28
 8000ee6:	bd30      	pop	{r4, r5, pc}
 8000ee8:	40013800 	.word	0x40013800

08000eec <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000eec:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8000ef0:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000ef2:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000ef8:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000efa:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000efc:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000efe:	8183      	strh	r3, [r0, #12]
 8000f00:	4770      	bx	lr

08000f02 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000f02:	880b      	ldrh	r3, [r1, #0]
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8000f04:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000f06:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000f08:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000f0a:	4323      	orrs	r3, r4
 8000f0c:	888c      	ldrh	r4, [r1, #4]
 8000f0e:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000f10:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8000f12:	4323      	orrs	r3, r4
 8000f14:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8000f16:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8000f1a:	4313      	orrs	r3, r2
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000f1c:	8203      	strh	r3, [r0, #16]
 8000f1e:	bd10      	pop	{r4, pc}

08000f20 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8000f20:	2300      	movs	r3, #0
 8000f22:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8000f24:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8000f26:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8000f28:	80c3      	strh	r3, [r0, #6]
 8000f2a:	4770      	bx	lr

08000f2c <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000f2c:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f2e:	b119      	cbz	r1, 8000f38 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f36:	e003      	b.n	8000f40 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8000f38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f3c:	041b      	lsls	r3, r3, #16
 8000f3e:	0c1b      	lsrs	r3, r3, #16
 8000f40:	8183      	strh	r3, [r0, #12]
 8000f42:	4770      	bx	lr

08000f44 <USART_ITConfig>:
  }   
  
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000f44:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000f48:	b510      	push	{r4, lr}
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8000f4a:	2401      	movs	r4, #1
 8000f4c:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000f50:	42a3      	cmp	r3, r4
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
  itmask = (((uint32_t)0x01) << itpos);
 8000f52:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000f56:	d101      	bne.n	8000f5c <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8000f58:	300c      	adds	r0, #12
 8000f5a:	e004      	b.n	8000f66 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f5c:	2b02      	cmp	r3, #2
 8000f5e:	d101      	bne.n	8000f64 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8000f60:	3010      	adds	r0, #16
 8000f62:	e000      	b.n	8000f66 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000f64:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f66:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8000f68:	b10a      	cbz	r2, 8000f6e <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f6a:	4319      	orrs	r1, r3
 8000f6c:	e001      	b.n	8000f72 <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f6e:	ea23 0101 	bic.w	r1, r3, r1
 8000f72:	6001      	str	r1, [r0, #0]
 8000f74:	bd10      	pop	{r4, pc}

08000f76 <USART_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000f76:	8a83      	ldrh	r3, [r0, #20]
 8000f78:	b29b      	uxth	r3, r3
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 8000f7a:	b10a      	cbz	r2, 8000f80 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8000f7c:	4319      	orrs	r1, r3
 8000f7e:	e001      	b.n	8000f84 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8000f80:	ea23 0101 	bic.w	r1, r3, r1
 8000f84:	8281      	strh	r1, [r0, #20]
 8000f86:	4770      	bx	lr

08000f88 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8000f88:	8a03      	ldrh	r3, [r0, #16]
 8000f8a:	f023 030f 	bic.w	r3, r3, #15
 8000f8e:	041b      	lsls	r3, r3, #16
 8000f90:	0c1b      	lsrs	r3, r3, #16
 8000f92:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8000f94:	8a03      	ldrh	r3, [r0, #16]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	4319      	orrs	r1, r3
 8000f9a:	8201      	strh	r1, [r0, #16]
 8000f9c:	4770      	bx	lr

08000f9e <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8000f9e:	8983      	ldrh	r3, [r0, #12]
 8000fa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000fa4:	041b      	lsls	r3, r3, #16
 8000fa6:	0c1b      	lsrs	r3, r3, #16
 8000fa8:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8000faa:	8983      	ldrh	r3, [r0, #12]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	4319      	orrs	r1, r3
 8000fb0:	8181      	strh	r1, [r0, #12]
 8000fb2:	4770      	bx	lr

08000fb4 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8000fb4:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8000fb6:	b119      	cbz	r1, 8000fc0 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	e003      	b.n	8000fc8 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8000fc0:	f023 0302 	bic.w	r3, r3, #2
 8000fc4:	041b      	lsls	r3, r3, #16
 8000fc6:	0c1b      	lsrs	r3, r3, #16
 8000fc8:	8183      	strh	r3, [r0, #12]
 8000fca:	4770      	bx	lr

08000fcc <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8000fcc:	8a03      	ldrh	r3, [r0, #16]
 8000fce:	f023 0320 	bic.w	r3, r3, #32
 8000fd2:	041b      	lsls	r3, r3, #16
 8000fd4:	0c1b      	lsrs	r3, r3, #16
 8000fd6:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8000fd8:	8a03      	ldrh	r3, [r0, #16]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	4319      	orrs	r1, r3
 8000fde:	8201      	strh	r1, [r0, #16]
 8000fe0:	4770      	bx	lr

08000fe2 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8000fe2:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fe4:	b119      	cbz	r1, 8000fee <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fec:	e003      	b.n	8000ff6 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8000fee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ff2:	041b      	lsls	r3, r3, #16
 8000ff4:	0c1b      	lsrs	r3, r3, #16
 8000ff6:	8203      	strh	r3, [r0, #16]
 8000ff8:	4770      	bx	lr

08000ffa <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000ffa:	05c9      	lsls	r1, r1, #23
 8000ffc:	0dc9      	lsrs	r1, r1, #23
 8000ffe:	8081      	strh	r1, [r0, #4]
 8001000:	4770      	bx	lr

08001002 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001002:	8880      	ldrh	r0, [r0, #4]
 8001004:	05c0      	lsls	r0, r0, #23
}
 8001006:	0dc0      	lsrs	r0, r0, #23
 8001008:	4770      	bx	lr

0800100a <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 800100a:	8983      	ldrh	r3, [r0, #12]
 800100c:	b29b      	uxth	r3, r3
 800100e:	f043 0301 	orr.w	r3, r3, #1
 8001012:	8183      	strh	r3, [r0, #12]
 8001014:	4770      	bx	lr

08001016 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8001016:	8b03      	ldrh	r3, [r0, #24]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800101c:	8b03      	ldrh	r3, [r0, #24]
 800101e:	b29b      	uxth	r3, r3
 8001020:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8001024:	8301      	strh	r1, [r0, #24]
 8001026:	4770      	bx	lr

08001028 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8001028:	8b03      	ldrh	r3, [r0, #24]
 800102a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800102e:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8001030:	8b03      	ldrh	r3, [r0, #24]
 8001032:	b29b      	uxth	r3, r3
 8001034:	4319      	orrs	r1, r3
 8001036:	8301      	strh	r1, [r0, #24]
 8001038:	4770      	bx	lr

0800103a <USART_SmartCardCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800103a:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800103c:	b119      	cbz	r1, 8001046 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800103e:	b29b      	uxth	r3, r3
 8001040:	f043 0320 	orr.w	r3, r3, #32
 8001044:	e003      	b.n	800104e <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8001046:	f023 0320 	bic.w	r3, r3, #32
 800104a:	041b      	lsls	r3, r3, #16
 800104c:	0c1b      	lsrs	r3, r3, #16
 800104e:	8283      	strh	r3, [r0, #20]
 8001050:	4770      	bx	lr

08001052 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8001052:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001054:	b119      	cbz	r1, 800105e <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8001056:	b29b      	uxth	r3, r3
 8001058:	f043 0310 	orr.w	r3, r3, #16
 800105c:	e003      	b.n	8001066 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800105e:	f023 0310 	bic.w	r3, r3, #16
 8001062:	041b      	lsls	r3, r3, #16
 8001064:	0c1b      	lsrs	r3, r3, #16
 8001066:	8283      	strh	r3, [r0, #20]
 8001068:	4770      	bx	lr

0800106a <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800106a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800106c:	b119      	cbz	r1, 8001076 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800106e:	b29b      	uxth	r3, r3
 8001070:	f043 0308 	orr.w	r3, r3, #8
 8001074:	e003      	b.n	800107e <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8001076:	f023 0308 	bic.w	r3, r3, #8
 800107a:	041b      	lsls	r3, r3, #16
 800107c:	0c1b      	lsrs	r3, r3, #16
 800107e:	8283      	strh	r3, [r0, #20]
 8001080:	4770      	bx	lr

08001082 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 8001082:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001084:	b121      	cbz	r1, 8001090 <USART_OverSampling8Cmd+0xe>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 8001086:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800108a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800108e:	e001      	b.n	8001094 <USART_OverSampling8Cmd+0x12>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 8001090:	045b      	lsls	r3, r3, #17
 8001092:	0c5b      	lsrs	r3, r3, #17
 8001094:	8183      	strh	r3, [r0, #12]
 8001096:	4770      	bx	lr

08001098 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 8001098:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800109a:	b119      	cbz	r1, 80010a4 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 800109c:	b29b      	uxth	r3, r3
 800109e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010a2:	e003      	b.n	80010ac <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 80010a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010a8:	041b      	lsls	r3, r3, #16
 80010aa:	0c1b      	lsrs	r3, r3, #16
 80010ac:	8283      	strh	r3, [r0, #20]
 80010ae:	4770      	bx	lr

080010b0 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80010b0:	8a83      	ldrh	r3, [r0, #20]
 80010b2:	f023 0304 	bic.w	r3, r3, #4
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c1b      	lsrs	r3, r3, #16
 80010ba:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 80010bc:	8a83      	ldrh	r3, [r0, #20]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	4319      	orrs	r1, r3
 80010c2:	8281      	strh	r1, [r0, #20]
 80010c4:	4770      	bx	lr

080010c6 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80010c6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 80010c8:	b119      	cbz	r1, 80010d2 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	f043 0302 	orr.w	r3, r3, #2
 80010d0:	e003      	b.n	80010da <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 80010d2:	f023 0302 	bic.w	r3, r3, #2
 80010d6:	041b      	lsls	r3, r3, #16
 80010d8:	0c1b      	lsrs	r3, r3, #16
 80010da:	8283      	strh	r3, [r0, #20]
 80010dc:	4770      	bx	lr

080010de <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80010de:	8803      	ldrh	r3, [r0, #0]
 80010e0:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80010e2:	bf0c      	ite	eq
 80010e4:	2000      	moveq	r0, #0
 80010e6:	2001      	movne	r0, #1
 80010e8:	4770      	bx	lr

080010ea <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 80010ea:	43c9      	mvns	r1, r1
 80010ec:	8001      	strh	r1, [r0, #0]
 80010ee:	4770      	bx	lr

080010f0 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80010f0:	b510      	push	{r4, lr}
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80010f2:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 80010f6:	2201      	movs	r2, #1
 80010f8:	f001 031f 	and.w	r3, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80010fc:	2c01      	cmp	r4, #1
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
  itmask = (uint32_t)0x01 << itmask;
 80010fe:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001102:	d101      	bne.n	8001108 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001104:	8983      	ldrh	r3, [r0, #12]
 8001106:	e003      	b.n	8001110 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001108:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800110a:	bf0c      	ite	eq
 800110c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800110e:	8a83      	ldrhne	r3, [r0, #20]
 8001110:	b29b      	uxth	r3, r3
 8001112:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001114:	8802      	ldrh	r2, [r0, #0]
 8001116:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001118:	b143      	cbz	r3, 800112c <USART_GetITStatus+0x3c>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 800111a:	2301      	movs	r3, #1
 800111c:	0a09      	lsrs	r1, r1, #8
 800111e:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001122:	4211      	tst	r1, r2
 8001124:	bf0c      	ite	eq
 8001126:	2000      	moveq	r0, #0
 8001128:	2001      	movne	r0, #1
 800112a:	bd10      	pop	{r4, pc}
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800112c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800112e:	bd10      	pop	{r4, pc}

08001130 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001130:	0a09      	lsrs	r1, r1, #8
 8001132:	2301      	movs	r3, #1
 8001134:	fa03 f301 	lsl.w	r3, r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8001138:	43db      	mvns	r3, r3
 800113a:	8003      	strh	r3, [r0, #0]
 800113c:	4770      	bx	lr
	...

08001140 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001140:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001144:	4b02      	ldr	r3, [pc, #8]	; (8001150 <NVIC_PriorityGroupConfig+0x10>)
 8001146:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800114a:	60d8      	str	r0, [r3, #12]
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	e000ed00 	.word	0xe000ed00

08001154 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001154:	6843      	ldr	r3, [r0, #4]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001156:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001158:	b1fb      	cbz	r3, 800119a <NVIC_Init+0x46>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800115a:	4b16      	ldr	r3, [pc, #88]	; (80011b4 <NVIC_Init+0x60>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800115c:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800115e:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001160:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001162:	43db      	mvns	r3, r3
 8001164:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8001168:	f1c3 0204 	rsb	r2, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800116c:	fa01 f102 	lsl.w	r1, r1, r2
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8001170:	220f      	movs	r2, #15
 8001172:	fa22 f203 	lsr.w	r2, r2, r3

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001176:	7803      	ldrb	r3, [r0, #0]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8001178:	4022      	ands	r2, r4
 800117a:	430a      	orrs	r2, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800117c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
    tmppriority = tmppriority << 0x04;
 8001180:	0112      	lsls	r2, r2, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001182:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001186:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800118a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800118c:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800118e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001190:	f003 031f 	and.w	r3, r3, #31
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	e007      	b.n	80011aa <NVIC_Init+0x56>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800119a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800119c:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800119e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80011a0:	f003 031f 	and.w	r3, r3, #31
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80011a8:	3120      	adds	r1, #32
 80011aa:	4a03      	ldr	r2, [pc, #12]	; (80011b8 <NVIC_Init+0x64>)
 80011ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80011b0:	bd10      	pop	{r4, pc}
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00
 80011b8:	e000e100 	.word	0xe000e100

080011bc <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80011bc:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80011c0:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80011c4:	4b01      	ldr	r3, [pc, #4]	; (80011cc <NVIC_SetVectorTable+0x10>)
 80011c6:	4308      	orrs	r0, r1
 80011c8:	6098      	str	r0, [r3, #8]
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80011d2:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80011d4:	b109      	cbz	r1, 80011da <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80011d6:	4310      	orrs	r0, r2
 80011d8:	e001      	b.n	80011de <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80011da:	ea22 0000 	bic.w	r0, r2, r0
 80011de:	6118      	str	r0, [r3, #16]
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80011e8:	4b04      	ldr	r3, [pc, #16]	; (80011fc <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80011ea:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	bf0c      	ite	eq
 80011f0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80011f4:	f022 0204 	bicne.w	r2, r2, #4
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	4770      	bx	lr
 80011fc:	e000e010 	.word	0xe000e010

08001200 <Default_Handler>:
 * @param  None
 * @retval : None
*/

void Default_Handler(void)
{
 8001200:	e7fe      	b.n	8001200 <Default_Handler>
	...

08001204 <__Init_Data_and_BSS>:
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
 8001204:	490b      	ldr	r1, [pc, #44]	; (8001234 <__Init_Data_and_BSS+0x30>)
 8001206:	4a0c      	ldr	r2, [pc, #48]	; (8001238 <__Init_Data_and_BSS+0x34>)
 * @param  None
 * @retval : None
*/

void __Init_Data_and_BSS(void)
{
 8001208:	b510      	push	{r4, lr}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
 800120a:	4291      	cmp	r1, r2
 800120c:	d107      	bne.n	800121e <__Init_Data_and_BSS+0x1a>
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <__Init_Data_and_BSS+0x38>)
    {
      *(pulDest++) = *(pulSrc++);
    }
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8001210:	4a0b      	ldr	r2, [pc, #44]	; (8001240 <__Init_Data_and_BSS+0x3c>)
  {
    *(pulDest++) = 0;
 8001212:	2100      	movs	r1, #0
 8001214:	e00b      	b.n	800122e <__Init_Data_and_BSS+0x2a>
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
  {
    for(; pulDest < &_edata; )
    {
      *(pulDest++) = *(pulSrc++);
 8001216:	5858      	ldr	r0, [r3, r1]
 8001218:	5098      	str	r0, [r3, r2]
 800121a:	3304      	adds	r3, #4
 800121c:	e001      	b.n	8001222 <__Init_Data_and_BSS+0x1e>
  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
  {
    for(; pulDest < &_edata; )
 800121e:	4c09      	ldr	r4, [pc, #36]	; (8001244 <__Init_Data_and_BSS+0x40>)
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
 8001220:	2300      	movs	r3, #0
 * @brief  initializes data and bss sections
 * @param  None
 * @retval : None
*/

void __Init_Data_and_BSS(void)
 8001222:	1898      	adds	r0, r3, r2
  /* Copy the data segment initializers from flash to SRAM */
  pulSrc  = &_sidata;
  pulDest = &_sdata;
  if ( pulSrc != pulDest )
  {
    for(; pulDest < &_edata; )
 8001224:	42a0      	cmp	r0, r4
 8001226:	d3f6      	bcc.n	8001216 <__Init_Data_and_BSS+0x12>
 8001228:	e7f1      	b.n	800120e <__Init_Data_and_BSS+0xa>
    }
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
  {
    *(pulDest++) = 0;
 800122a:	f843 1b04 	str.w	r1, [r3], #4
    {
      *(pulDest++) = *(pulSrc++);
    }
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 800122e:	4293      	cmp	r3, r2
 8001230:	d3fb      	bcc.n	800122a <__Init_Data_and_BSS+0x26>
  {
    *(pulDest++) = 0;
  }
}
 8001232:	bd10      	pop	{r4, pc}
 8001234:	080015d0 	.word	0x080015d0
 8001238:	20000000 	.word	0x20000000
 800123c:	200000c8 	.word	0x200000c8
 8001240:	200000d8 	.word	0x200000d8
 8001244:	20000038 	.word	0x20000038

08001248 <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8001248:	4668      	mov	r0, sp
 800124a:	f020 0107 	bic.w	r1, r0, #7
 800124e:	468d      	mov	sp, r1
 8001250:	b508      	push	{r3, lr}

  /* Initialize data and bss */
  __Init_Data_and_BSS();
 8001252:	f7ff ffd7 	bl	8001204 <__Init_Data_and_BSS>
    __libc_init_array()
  } */
  
  /* Setup the microcontroller system. Initialize the Embedded Flash Interface,
     initialize the PLL and update the SystemFrequency variable. */
  SystemInit();
 8001256:	f000 f803 	bl	8001260 <SystemInit>

  /* Call the application's entry point.*/
  main();
 800125a:	f7fe ff5d 	bl	8000118 <main>
 800125e:	e7fe      	b.n	800125e <Reset_Handler+0x16>

08001260 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001260:	4b46      	ldr	r3, [pc, #280]	; (800137c <SystemInit+0x11c>)
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001262:	b082      	sub	sp, #8
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	f042 0201 	orr.w	r2, r2, #1
 800126a:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 800126c:	6859      	ldr	r1, [r3, #4]
 800126e:	4a44      	ldr	r2, [pc, #272]	; (8001380 <SystemInit+0x120>)
 8001270:	400a      	ands	r2, r1
 8001272:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800127a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800127e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001286:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800128e:	605a      	str	r2, [r3, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	f022 52a0 	bic.w	r2, r2, #335544320	; 0x14000000
 8001296:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 8001298:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 800129c:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 800129e:	2200      	movs	r2, #0
 80012a0:	62da      	str	r2, [r3, #44]	; 0x2c
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012a2:	9200      	str	r2, [sp, #0]
 80012a4:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012ac:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80012b4:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 80012b6:	9a00      	ldr	r2, [sp, #0]
 80012b8:	3201      	adds	r2, #1
 80012ba:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80012bc:	9a01      	ldr	r2, [sp, #4]
 80012be:	b91a      	cbnz	r2, 80012c8 <SystemInit+0x68>
 80012c0:	9a00      	ldr	r2, [sp, #0]
 80012c2:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80012c6:	d1f2      	bne.n	80012ae <SystemInit+0x4e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80012c8:	4b2c      	ldr	r3, [pc, #176]	; (800137c <SystemInit+0x11c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 80012d0:	bf18      	it	ne
 80012d2:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80012d4:	9301      	str	r3, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80012d6:	9b01      	ldr	r3, [sp, #4]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d004      	beq.n	80012e6 <SystemInit+0x86>
  SetSysClock();

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80012dc:	4b29      	ldr	r3, [pc, #164]	; (8001384 <SystemInit+0x124>)
 80012de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	e047      	b.n	8001376 <SystemInit+0x116>
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80012e6:	4b28      	ldr	r3, [pc, #160]	; (8001388 <SystemInit+0x128>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	f042 0210 	orr.w	r2, r2, #16
 80012ee:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	f022 0203 	bic.w	r2, r2, #3
 80012f6:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	f042 0202 	orr.w	r2, r2, #2
 80012fe:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001300:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001312:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_CL
    /* Configure PLLs ------------------------------------------------------*/
    /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
    /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
        
    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 8001314:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001316:	4a1d      	ldr	r2, [pc, #116]	; (800138c <SystemInit+0x12c>)
 8001318:	400a      	ands	r2, r1
 800131a:	62da      	str	r2, [r3, #44]	; 0x2c
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 800131c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800131e:	f442 3283 	orr.w	r2, r2, #67072	; 0x10600
 8001322:	f042 0244 	orr.w	r2, r2, #68	; 0x44
 8001326:	62da      	str	r2, [r3, #44]	; 0x2c
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC->CR |= RCC_CR_PLL2ON;
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800132e:	601a      	str	r2, [r3, #0]
    /* Wait till PLL2 is ready */
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 8001330:	6819      	ldr	r1, [r3, #0]
 8001332:	4a12      	ldr	r2, [pc, #72]	; (800137c <SystemInit+0x11c>)
 8001334:	0109      	lsls	r1, r1, #4
 8001336:	d5fb      	bpl.n	8001330 <SystemInit+0xd0>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 8001338:	6853      	ldr	r3, [r2, #4]
 800133a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800133e:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 8001340:	6853      	ldr	r3, [r2, #4]
 8001342:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001346:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001348:	6813      	ldr	r3, [r2, #0]
 800134a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800134e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001350:	6813      	ldr	r3, [r2, #0]
 8001352:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <SystemInit+0x11c>)
 8001358:	d0fa      	beq.n	8001350 <SystemInit+0xf0>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800135a:	685a      	ldr	r2, [r3, #4]
 800135c:	f022 0203 	bic.w	r2, r2, #3
 8001360:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	f042 0202 	orr.w	r2, r2, #2
 8001368:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	f002 020c 	and.w	r2, r2, #12
 8001370:	2a08      	cmp	r2, #8
 8001372:	d1fa      	bne.n	800136a <SystemInit+0x10a>
 8001374:	e7b2      	b.n	80012dc <SystemInit+0x7c>
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
#endif 
}
 8001376:	b002      	add	sp, #8
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000
 8001380:	f0ff0000 	.word	0xf0ff0000
 8001384:	e000ed00 	.word	0xe000ed00
 8001388:	40022000 	.word	0x40022000
 800138c:	fffef000 	.word	0xfffef000

08001390 <SystemCoreClockUpdate>:
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001390:	4a23      	ldr	r2, [pc, #140]	; (8001420 <SystemCoreClockUpdate+0x90>)
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001392:	b530      	push	{r4, r5, lr}
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001394:	6851      	ldr	r1, [r2, #4]
 8001396:	4b23      	ldr	r3, [pc, #140]	; (8001424 <SystemCoreClockUpdate+0x94>)
 8001398:	f001 010c 	and.w	r1, r1, #12
  
  switch (tmp)
 800139c:	2904      	cmp	r1, #4
 800139e:	d003      	beq.n	80013a8 <SystemCoreClockUpdate+0x18>
 80013a0:	2908      	cmp	r1, #8
 80013a2:	d004      	beq.n	80013ae <SystemCoreClockUpdate+0x1e>
 80013a4:	4a20      	ldr	r2, [pc, #128]	; (8001428 <SystemCoreClockUpdate+0x98>)
 80013a6:	e000      	b.n	80013aa <SystemCoreClockUpdate+0x1a>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80013a8:	4a20      	ldr	r2, [pc, #128]	; (800142c <SystemCoreClockUpdate+0x9c>)
 80013aa:	601a      	str	r2, [r3, #0]
      break;
 80013ac:	e02b      	b.n	8001406 <SystemCoreClockUpdate+0x76>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80013ae:	6853      	ldr	r3, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80013b0:	6852      	ldr	r2, [r2, #4]
          SystemCoreClock = HSE_VALUE * pllmull;
        }
 #endif
      }
#else
      pllmull = pllmull >> 18;
 80013b2:	f3c3 4383 	ubfx	r3, r3, #18, #4
      
      if (pllmull != 0x0D)
 80013b6:	2b0d      	cmp	r3, #13
      break;
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80013b8:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 #endif
      }
#else
      pllmull = pllmull >> 18;
      
      if (pllmull != 0x0D)
 80013bc:	d001      	beq.n	80013c2 <SystemCoreClockUpdate+0x32>
      {
         pllmull += 2;
 80013be:	3302      	adds	r3, #2
 80013c0:	e000      	b.n	80013c4 <SystemCoreClockUpdate+0x34>
      }
      else
      { /* PLL multiplication factor = PLL input clock * 6.5 */
        pllmull = 13 / 2; 
 80013c2:	2306      	movs	r3, #6
      }
            
      if (pllsource == 0x00)
 80013c4:	b922      	cbnz	r2, 80013d0 <SystemCoreClockUpdate+0x40>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80013c6:	4a1a      	ldr	r2, [pc, #104]	; (8001430 <SystemCoreClockUpdate+0xa0>)
 80013c8:	4353      	muls	r3, r2
 80013ca:	4a16      	ldr	r2, [pc, #88]	; (8001424 <SystemCoreClockUpdate+0x94>)
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e01a      	b.n	8001406 <SystemCoreClockUpdate+0x76>
      }
      else
      {/* PREDIV1 selected as PLL clock entry */
        
        /* Get PREDIV1 clock source and division factor */
        prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 80013d0:	4a13      	ldr	r2, [pc, #76]	; (8001420 <SystemCoreClockUpdate+0x90>)
 80013d2:	4c16      	ldr	r4, [pc, #88]	; (800142c <SystemCoreClockUpdate+0x9c>)
 80013d4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80013d6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80013d8:	f000 000f 	and.w	r0, r0, #15
 80013dc:	3001      	adds	r0, #1
        
        if (prediv1source == 0)
 80013de:	f411 3f80 	tst.w	r1, #65536	; 0x10000
 80013e2:	4910      	ldr	r1, [pc, #64]	; (8001424 <SystemCoreClockUpdate+0x94>)
 80013e4:	d100      	bne.n	80013e8 <SystemCoreClockUpdate+0x58>
 80013e6:	e00a      	b.n	80013fe <SystemCoreClockUpdate+0x6e>
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 80013e8:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 80013ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        }
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 80013ec:	f3c5 1503 	ubfx	r5, r5, #4, #4
 80013f0:	3501      	adds	r5, #1
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 80013f2:	f3c2 2203 	ubfx	r2, r2, #8, #4
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 80013f6:	fbb4 f4f5 	udiv	r4, r4, r5
        else
        {/* PLL2 clock selected as PREDIV1 clock entry */
          
          /* Get PREDIV2 division factor and PLL2 multiplication factor */
          prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 80013fa:	3202      	adds	r2, #2
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
 80013fc:	4354      	muls	r4, r2
 80013fe:	fbb4 f0f0 	udiv	r0, r4, r0
 8001402:	4343      	muls	r3, r0
 8001404:	600b      	str	r3, [r1, #0]
      break;
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001406:	4b06      	ldr	r3, [pc, #24]	; (8001420 <SystemCoreClockUpdate+0x90>)
 8001408:	4a0a      	ldr	r2, [pc, #40]	; (8001434 <SystemCoreClockUpdate+0xa4>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001410:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8001412:	4b04      	ldr	r3, [pc, #16]	; (8001424 <SystemCoreClockUpdate+0x94>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	fa22 f201 	lsr.w	r2, r2, r1
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	bd30      	pop	{r4, r5, pc}
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	20000030 	.word	0x20000030
 8001428:	007a1200 	.word	0x007a1200
 800142c:	017d7840 	.word	0x017d7840
 8001430:	003d0900 	.word	0x003d0900
 8001434:	20000020 	.word	0x20000020
 8001438:	8101b108 	.word	0x8101b108
 800143c:	8400b0b0 	.word	0x8400b0b0
 8001440:	00000000 	.word	0x00000000
 8001444:	8101b108 	.word	0x8101b108
 8001448:	8400b0b0 	.word	0x8400b0b0
 800144c:	00000000 	.word	0x00000000
 8001450:	8101b108 	.word	0x8101b108
 8001454:	8400b0b0 	.word	0x8400b0b0
 8001458:	00000000 	.word	0x00000000
 800145c:	8101b107 	.word	0x8101b107
 8001460:	8400b0b0 	.word	0x8400b0b0
 8001464:	00000000 	.word	0x00000000
 8001468:	8101b108 	.word	0x8101b108
 800146c:	8400b0b0 	.word	0x8400b0b0
 8001470:	00000000 	.word	0x00000000
 8001474:	8101b108 	.word	0x8101b108
 8001478:	840090b0 	.word	0x840090b0
 800147c:	00000000 	.word	0x00000000
