<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream'" level="0">
<item name = "Date">Sun Feb 25 01:46:37 2024
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 64806, 70.000 ns, 0.648 ms, 7, 64806, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterOutRow_MMIterOutCol">3, 64802, 4, 1, 1, 1 ~ 64800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 906, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 172, -</column>
<column name="Register">-, -, 437, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_7ns_39_2_1_U248">mul_32ns_7ns_39_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1324_fu_188_p2">+, 0, 0, 46, 39, 1</column>
<column name="filled_V_1_fu_277_p2">+, 0, 0, 14, 7, 7</column>
<column name="j_3_fu_221_p2">+, 0, 0, 14, 7, 1</column>
<column name="sub_i_fu_182_p2">+, 0, 0, 15, 8, 2</column>
<column name="ret_fu_254_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln1347_fu_242_p2">-, 0, 0, 15, 7, 8</column>
<column name="sub_ln546_fu_264_p2">-, 0, 0, 14, 1, 6</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="bLast_fu_216_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1324_fu_194_p2">icmp, 0, 0, 20, 39, 39</column>
<column name="icmp_ln1329_fu_199_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln874_fu_343_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln878_fu_248_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="r_5_fu_320_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ret_5_fu_292_p2">or, 0, 0, 64, 64, 64</column>
<column name="localbuffer_V_3_fu_325_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1319_fu_204_p3">select, 0, 0, 7, 1, 1</column>
<column name="xf_bits_per_clock_fu_227_p3">select, 0, 0, 8, 1, 7</column>
<column name="r_6_fu_287_p2">shl, 0, 0, 182, 64, 64</column>
<column name="r_fu_311_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln213_fu_270_p2">xor, 0, 0, 8, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_conv_i9_i_i413_pn_i_phi_fu_152_p4">14, 3, 7, 21</column>
<column name="ap_phi_mux_filled_V_phi_fu_141_p4">9, 2, 7, 14</column>
<column name="cols_bound_per_npc_blk_n">9, 2, 1, 2</column>
<column name="dst_mat_419_blk_n">9, 2, 1, 2</column>
<column name="filled_V_reg_137">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_115">9, 2, 39, 78</column>
<column name="j_reg_126">9, 2, 7, 14</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="ldata1_din">14, 3, 64, 192</column>
<column name="localbuffer_V_fu_80">14, 3, 64, 192</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="bLast_reg_403">1, 0, 1, 0</column>
<column name="cols_bound_per_npc_read_reg_362">7, 0, 7, 0</column>
<column name="filled_V_1_reg_435">7, 0, 7, 0</column>
<column name="filled_V_reg_137">7, 0, 7, 0</column>
<column name="icmp_ln1324_reg_399">1, 0, 1, 0</column>
<column name="icmp_ln878_reg_420">1, 0, 1, 0</column>
<column name="icmp_ln878_reg_420_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_115">39, 0, 39, 0</column>
<column name="j_reg_126">7, 0, 7, 0</column>
<column name="last_blk_width_read_reg_379">7, 0, 7, 0</column>
<column name="localbuffer_V_fu_80">64, 0, 64, 0</column>
<column name="mul_ln1310_reg_389">39, 0, 39, 0</column>
<column name="ret_5_reg_440">64, 0, 64, 0</column>
<column name="ret_reg_424">8, 0, 8, 0</column>
<column name="rows_read_reg_357">32, 0, 32, 0</column>
<column name="sub_i_reg_384">8, 0, 8, 0</column>
<column name="sub_ln546_reg_430">6, 0, 6, 0</column>
<column name="tmp_reg_413">64, 0, 64, 0</column>
<column name="icmp_ln1324_reg_399">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="dst_mat_419_dout">in, 64, ap_fifo, dst_mat_419, pointer</column>
<column name="dst_mat_419_empty_n">in, 1, ap_fifo, dst_mat_419, pointer</column>
<column name="dst_mat_419_read">out, 1, ap_fifo, dst_mat_419, pointer</column>
<column name="ldata1_din">out, 64, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_bound_per_npc_dout">in, 7, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_empty_n">in, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_read">out, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="last_blk_width">in, 7, ap_none, last_blk_width, pointer</column>
</table>
</item>
</section>
</profile>
