{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 10:08:02 2012 " "Info: Processing started: Sun May 13 10:08:02 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off same -c same --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off same -c same --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 448 -96 72 464 "CLK" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Set " "Info: Assuming node \"Set\" is an undefined clock" {  } { { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 416 -96 72 432 "Set" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "Set" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Set " "Info: No valid register-to-register data paths exist for clock \"Set\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "7474:inst1\|9 m2 CLK 4.013 ns register " "Info: tsu for register \"7474:inst1\|9\" (data pin = \"m2\", clock pin = \"CLK\") is 4.013 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.181 ns + Longest pin register " "Info: + Longest pin to register delay is 8.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns m2 1 PIN PIN_7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_7; Fanout = 1; PIN Node = 'm2'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { m2 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 688 -96 72 704 "m2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.786 ns) + CELL(0.460 ns) 8.181 ns 7474:inst1\|9 2 REG LCFF_X19_Y17_N1 1 " "Info: 2: + IC(6.786 ns) + CELL(0.460 ns) = 8.181 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 1; REG Node = '7474:inst1\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "7.246 ns" { m2 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 17.05 % ) " "Info: Total cell delay = 1.395 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.786 ns ( 82.95 % ) " "Info: Total interconnect delay = 6.786 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "8.181 ns" { m2 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "8.181 ns" { m2 m2~combout 7474:inst1|9 } { 0.000ns 0.000ns 6.786ns } { 0.000ns 0.935ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.128 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 448 -96 72 464 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.206 ns) 1.868 ns inst7 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(0.562 ns) + CELL(0.206 ns) = 1.868 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.768 ns" { CLK inst7 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 2.555 ns inst7~clkctrl 3 COMB CLKCTRL_G5 6 " "Info: 3: + IC(0.687 ns) + CELL(0.000 ns) = 2.555 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.687 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 4.128 ns 7474:inst1\|9 4 REG LCFF_X19_Y17_N1 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 4.128 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 1; REG Node = '7474:inst1\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.573 ns" { inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 47.77 % ) " "Info: Total cell delay = 1.972 ns ( 47.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.156 ns ( 52.23 % ) " "Info: Total interconnect delay = 2.156 ns ( 52.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.128 ns" { CLK inst7 inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.128 ns" { CLK CLK~combout inst7 inst7~clkctrl 7474:inst1|9 } { 0.000ns 0.000ns 0.562ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "8.181 ns" { m2 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "8.181 ns" { m2 m2~combout 7474:inst1|9 } { 0.000ns 0.000ns 6.786ns } { 0.000ns 0.935ns 0.460ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.128 ns" { CLK inst7 inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.128 ns" { CLK CLK~combout inst7 inst7~clkctrl 7474:inst1|9 } { 0.000ns 0.000ns 0.562ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Set same 7474:inst1\|9 12.106 ns register " "Info: tco from clock \"Set\" to destination pin \"same\" through register \"7474:inst1\|9\" is 12.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Set source 4.297 ns + Longest register " "Info: + Longest clock path from clock \"Set\" to source register is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Set 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Set'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Set } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 416 -96 72 432 "Set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.366 ns) 2.037 ns inst7 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(0.571 ns) + CELL(0.366 ns) = 2.037 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.937 ns" { Set inst7 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 2.724 ns inst7~clkctrl 3 COMB CLKCTRL_G5 6 " "Info: 3: + IC(0.687 ns) + CELL(0.000 ns) = 2.724 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.687 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 4.297 ns 7474:inst1\|9 4 REG LCFF_X19_Y17_N1 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 4.297 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 1; REG Node = '7474:inst1\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.573 ns" { inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 49.62 % ) " "Info: Total cell delay = 2.132 ns ( 49.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 50.38 % ) " "Info: Total interconnect delay = 2.165 ns ( 50.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.297 ns" { Set inst7 inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.297 ns" { Set Set~combout inst7 inst7~clkctrl 7474:inst1|9 } { 0.000ns 0.000ns 0.571ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.505 ns + Longest register pin " "Info: + Longest register to pin delay is 7.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst1\|9 1 REG LCFF_X19_Y17_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y17_N1; Fanout = 1; REG Node = '7474:inst1\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.589 ns) 1.024 ns inst15~44 2 COMB LCCOMB_X19_Y17_N6 1 " "Info: 2: + IC(0.435 ns) + CELL(0.589 ns) = 1.024 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 1; COMB Node = 'inst15~44'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.024 ns" { 7474:inst1|9 inst15~44 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 976 816 880 1088 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.614 ns) 2.025 ns inst15~47 3 COMB LCCOMB_X19_Y17_N20 1 " "Info: 3: + IC(0.387 ns) + CELL(0.614 ns) = 2.025 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 1; COMB Node = 'inst15~47'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.001 ns" { inst15~44 inst15~47 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 976 816 880 1088 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(3.046 ns) 7.505 ns same 4 PIN PIN_100 0 " "Info: 4: + IC(2.434 ns) + CELL(3.046 ns) = 7.505 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'same'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "5.480 ns" { inst15~47 same } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 1024 904 1080 1040 "same" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.249 ns ( 56.62 % ) " "Info: Total cell delay = 4.249 ns ( 56.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.256 ns ( 43.38 % ) " "Info: Total interconnect delay = 3.256 ns ( 43.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "7.505 ns" { 7474:inst1|9 inst15~44 inst15~47 same } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "7.505 ns" { 7474:inst1|9 inst15~44 inst15~47 same } { 0.000ns 0.435ns 0.387ns 2.434ns } { 0.000ns 0.589ns 0.614ns 3.046ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.297 ns" { Set inst7 inst7~clkctrl 7474:inst1|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.297 ns" { Set Set~combout inst7 inst7~clkctrl 7474:inst1|9 } { 0.000ns 0.000ns 0.571ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "7.505 ns" { 7474:inst1|9 inst15~44 inst15~47 same } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "7.505 ns" { 7474:inst1|9 inst15~44 inst15~47 same } { 0.000ns 0.435ns 0.387ns 2.434ns } { 0.000ns 0.589ns 0.614ns 3.046ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "min3 same 14.503 ns Longest " "Info: Longest tpd from source pin \"min3\" to destination pin \"same\" is 14.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns min3 1 PIN PIN_122 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'min3'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { min3 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 264 -104 64 280 "min3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.474 ns) + CELL(0.651 ns) 8.059 ns inst15~45 2 COMB LCCOMB_X19_Y17_N2 1 " "Info: 2: + IC(6.474 ns) + CELL(0.651 ns) = 8.059 ns; Loc. = LCCOMB_X19_Y17_N2; Fanout = 1; COMB Node = 'inst15~45'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "7.125 ns" { min3 inst15~45 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 976 816 880 1088 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.589 ns) 9.023 ns inst15~47 3 COMB LCCOMB_X19_Y17_N20 1 " "Info: 3: + IC(0.375 ns) + CELL(0.589 ns) = 9.023 ns; Loc. = LCCOMB_X19_Y17_N20; Fanout = 1; COMB Node = 'inst15~47'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.964 ns" { inst15~45 inst15~47 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 976 816 880 1088 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.434 ns) + CELL(3.046 ns) 14.503 ns same 4 PIN PIN_100 0 " "Info: 4: + IC(2.434 ns) + CELL(3.046 ns) = 14.503 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'same'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "5.480 ns" { inst15~47 same } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 1024 904 1080 1040 "same" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.220 ns ( 35.99 % ) " "Info: Total cell delay = 5.220 ns ( 35.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.283 ns ( 64.01 % ) " "Info: Total interconnect delay = 9.283 ns ( 64.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "14.503 ns" { min3 inst15~45 inst15~47 same } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "14.503 ns" { min3 min3~combout inst15~45 inst15~47 same } { 0.000ns 0.000ns 6.474ns 0.375ns 2.434ns } { 0.000ns 0.934ns 0.651ns 0.589ns 3.046ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "7474:inst17\|9 m6 Set 0.637 ns register " "Info: th for register \"7474:inst17\|9\" (data pin = \"m6\", clock pin = \"Set\") is 0.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Set destination 4.297 ns + Longest register " "Info: + Longest clock path from clock \"Set\" to destination register is 4.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Set 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Set'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Set } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 416 -96 72 432 "Set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.366 ns) 2.037 ns inst7 2 COMB LCCOMB_X33_Y10_N6 1 " "Info: 2: + IC(0.571 ns) + CELL(0.366 ns) = 2.037 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.937 ns" { Set inst7 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.000 ns) 2.724 ns inst7~clkctrl 3 COMB CLKCTRL_G5 6 " "Info: 3: + IC(0.687 ns) + CELL(0.000 ns) = 2.724 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'inst7~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.687 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 896 296 360 944 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 4.297 ns 7474:inst17\|9 4 REG LCFF_X19_Y17_N7 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 4.297 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 1; REG Node = '7474:inst17\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.573 ns" { inst7~clkctrl 7474:inst17|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 49.62 % ) " "Info: Total cell delay = 2.132 ns ( 49.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 50.38 % ) " "Info: Total interconnect delay = 2.165 ns ( 50.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.297 ns" { Set inst7 inst7~clkctrl 7474:inst17|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.297 ns" { Set Set~combout inst7 inst7~clkctrl 7474:inst17|9 } { 0.000ns 0.000ns 0.571ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.966 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns m6 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'm6'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { m6 } "NODE_NAME" } } { "same.bdf" "" { Schematic "I:/pro/wdgb_same/same.bdf" { { 1504 -80 88 1520 "m6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.406 ns) + CELL(0.460 ns) 3.966 ns 7474:inst17\|9 2 REG LCFF_X19_Y17_N7 1 " "Info: 2: + IC(2.406 ns) + CELL(0.460 ns) = 3.966 ns; Loc. = LCFF_X19_Y17_N7; Fanout = 1; REG Node = '7474:inst17\|9'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.866 ns" { m6 7474:inst17|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 39.33 % ) " "Info: Total cell delay = 1.560 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.406 ns ( 60.67 % ) " "Info: Total interconnect delay = 2.406 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "3.966 ns" { m6 7474:inst17|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "3.966 ns" { m6 m6~combout 7474:inst17|9 } { 0.000ns 0.000ns 2.406ns } { 0.000ns 1.100ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "4.297 ns" { Set inst7 inst7~clkctrl 7474:inst17|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "4.297 ns" { Set Set~combout inst7 inst7~clkctrl 7474:inst17|9 } { 0.000ns 0.000ns 0.571ns 0.687ns 0.907ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "3.966 ns" { m6 7474:inst17|9 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "3.966 ns" { m6 m6~combout 7474:inst17|9 } { 0.000ns 0.000ns 2.406ns } { 0.000ns 1.100ns 0.460ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 10:08:03 2012 " "Info: Processing ended: Sun May 13 10:08:03 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
