/**** Generated from PHDL Translator (DefaultTranslator) ****/ 

/**** Parts ****/
part FPGA1/D1 {LED_1113F, pcie_lib}
part FPGA1/D2 {LED_1113F, pcie_lib}
part FPGA1/D3 {LED_1113F, pcie_lib}
part FPGA1/D4 {LED_1113F, pcie_lib}
part FPGA1/D5 {LED_1113F, pcie_lib}
part FPGA1/D6 {LED_1113F, pcie_lib}
part FPGA1/D7 {LED_1113F, pcie_lib}
part FPGA1/D8 {LED_1113F, pcie_lib}
part FPGA1/P1 {MOLEX-87332-1420, pcie_lib}
part FPGA1/R1 {CR0603, pcie_lib}
part FPGA1/R10 {CR0603, pcie_lib}
part FPGA1/R11 {CR0603, pcie_lib}
part FPGA1/R12 {CR0603, pcie_lib}
part FPGA1/R13 {CR0603, pcie_lib}
part FPGA1/R14 {CR0603, pcie_lib}
part FPGA1/R15 {CR0603, pcie_lib}
part FPGA1/R2 {CR0603, pcie_lib}
part FPGA1/R3 {CR0603, pcie_lib}
part FPGA1/R4 {CR0603, pcie_lib}
part FPGA1/R5 {CR0603, pcie_lib}
part FPGA1/R6 {CR0603, pcie_lib}
part FPGA1/R7 {CR0603, pcie_lib}
part FPGA1/R8 {CR0603, pcie_lib}
part FPGA1/R9 {CR0603, pcie_lib}
part FPGA1/SW1 {CTS_219-8LPST, pcie_lib}
part FPGA1/SW2 {PANASONIC_EVQ, pcie_lib}
part FPGA1/SW3 {PANASONIC_EVQ, pcie_lib}
part FPGA1/SW4 {PANASONIC_EVQ, pcie_lib}
part FPGA1/SW5 {PANASONIC_EVQ, pcie_lib}
part FPGA1/U1 {PC28F128P30, pcie_lib}
part MTG1 {MOUNT_HOLE_125, pcie_lib}
part MTG2 {MOUNT_HOLE_125, pcie_lib}
part MTG3 {MOUNT_HOLE_125, pcie_lib}
part MTG4 {MOUNT_HOLE_125, pcie_lib}
part P1 {PCIE_EDGE_CONN_X1, pcie_lib}
part PWR/C1 {TANT3528, pcie_lib}
part PWR/C10 {CC0603, pcie_lib}
part PWR/C11 {TANT3528, pcie_lib}
part PWR/C12 {TANT3528, pcie_lib}
part PWR/C13 {CC0603, pcie_lib}
part PWR/C14 {CC0603, pcie_lib}
part PWR/C15 {CC0603, pcie_lib}
part PWR/C16 {CC0603, pcie_lib}
part PWR/C17 {CC0603, pcie_lib}
part PWR/C18 {CC0603, pcie_lib}
part PWR/C19 {CC0603, pcie_lib}
part PWR/C2 {TANT3528, pcie_lib}
part PWR/C20 {CC0603, pcie_lib}
part PWR/C3 {CC0603, pcie_lib}
part PWR/C4 {CC0603, pcie_lib}
part PWR/C5 {CC0603, pcie_lib}
part PWR/C6 {CC0603, pcie_lib}
part PWR/C7 {CC0603, pcie_lib}
part PWR/C8 {CC0603, pcie_lib}
part PWR/C9 {CC0603, pcie_lib}
part PWR/R1 {CR0603, pcie_lib}
part PWR/R2 {CR0603, pcie_lib}
part PWR/U1 {LT3022_MSOP16, pcie_lib}
part TP1 {TP_ROUND, pcie_lib}
part TP10 {TP_ROUND, pcie_lib}
part TP11 {TP_SQUARE, pcie_lib}
part TP12 {TP_SQUARE, pcie_lib}
part TP13 {TP_ROUND, pcie_lib}
part TP14 {TP_ROUND, pcie_lib}
part TP15 {TP_SQUARE, pcie_lib}
part TP16 {TP_SQUARE, pcie_lib}
part TP2 {TP_ROUND, pcie_lib}
part TP3 {TP_SQUARE, pcie_lib}
part TP4 {TP_SQUARE, pcie_lib}
part TP5 {TP_ROUND, pcie_lib}
part TP6 {TP_ROUND, pcie_lib}
part TP7 {TP_SQUARE, pcie_lib}
part TP8 {TP_SQUARE, pcie_lib}
part TP9 {TP_ROUND, pcie_lib}

/**** Signals ****/
signal '+12V'
  { P1.B1 P1.B2 P1.A2 P1.A3 }
signal '+1V2'
  { }
signal '+1V5'
  { PWR/U1.3 PWR/U1.4 PWR/R1.1 PWR/C1.1 PWR/C2.1 PWR/C3.1 PWR/C4.1 PWR/C5.1 PWR/C6.1 PWR/C7.1 PWR/C8.1 PWR/C9.1 PWR/C10.1 }
signal '+1V5_sense'
  { }
signal '+1V8'
  { TP7.1 TP8.1 FPGA1/U1.A6 FPGA1/U1.H3 FPGA1/U1.A4 }
signal '+3V3'
  { TP3.1 TP4.1 FPGA1/P1.2 FPGA1/U1.D5 FPGA1/U1.D6 FPGA1/U1.G4 FPGA1/R9.2 FPGA1/R10.2 FPGA1/R11.2 FPGA1/R12.2 FPGA1/R13.2 FPGA1/R14.2 PWR/U1.9 PWR/U1.12 PWR/U1.13 PWR/U1.14 PWR/C11.1 PWR/C12.1 PWR/C13.1 PWR/C14.1 PWR/C15.1 PWR/C16.1 PWR/C17.1 PWR/C18.1 PWR/C19.1 PWR/C20.1 }
signal 'cfg_addr'
  { FPGA1/U1.B6 }
signal 'cfg_adv_n'
  { FPGA1/U1.F6 FPGA1/R15.1 }
signal 'cfg_ce_n'
  { FPGA1/U1.B4 FPGA1/R13.1 }
signal 'cfg_clk'
  { FPGA1/U1.E6 FPGA1/R10.1 }
signal 'cfg_data'
  { FPGA1/U1.E7 }
signal 'cfg_oe_n'
  { FPGA1/U1.F8 FPGA1/R12.1 }
signal 'cfg_reset_n'
  { FPGA1/U1.D4 FPGA1/R9.1 }
signal 'cfg_wait'
  { FPGA1/U1.F7 }
signal 'cfg_we_n'
  { FPGA1/U1.G8 FPGA1/R11.1 }
signal 'cfg_wp_n'
  { FPGA1/U1.C6 FPGA1/R14.1 }
signal 'dip_io'
  { FPGA1/SW1.16 }
signal 'gnd'
  { P1.B4 P1.B7 P1.B13 P1.B16 P1.B18 P1.A4 P1.A12 P1.A15 P1.A18 TP1.1 TP2.1 TP5.1 TP6.1 TP9.1 TP10.1 TP13.1 TP14.1 FPGA1/R1.2 FPGA1/R2.2 FPGA1/R3.2 FPGA1/R4.2 FPGA1/R5.2 FPGA1/R6.2 FPGA1/R7.2 FPGA1/R8.2 FPGA1/SW1.1 FPGA1/SW1.2 FPGA1/SW1.3 FPGA1/SW1.4 FPGA1/SW1.5 FPGA1/SW1.6 FPGA1/SW1.7 FPGA1/SW1.8 FPGA1/SW2.1 FPGA1/SW2.4 FPGA1/SW3.1 FPGA1/SW3.4 FPGA1/SW4.1 FPGA1/SW4.4 FPGA1/SW5.1 FPGA1/SW5.4 FPGA1/P1.3 FPGA1/P1.5 FPGA1/P1.7 FPGA1/P1.9 FPGA1/P1.11 FPGA1/U1.B2 FPGA1/U1.H2 FPGA1/U1.H4 FPGA1/U1.H6 FPGA1/R15.2 PWR/U1.6 PWR/U1.7 PWR/U1.10 PWR/U1.11 PWR/U1.17 PWR/R2.2 PWR/C1.2 PWR/C2.2 PWR/C3.2 PWR/C4.2 PWR/C5.2 PWR/C6.2 PWR/C7.2 PWR/C8.2 PWR/C9.2 PWR/C10.2 PWR/C11.2 PWR/C12.2 PWR/C13.2 PWR/C14.2 PWR/C15.2 PWR/C16.2 PWR/C17.2 PWR/C18.2 PWR/C19.2 PWR/C20.2 }
signal 'led'
  { FPGA1/D8.1 }
signal 'led_cathode'
  { FPGA1/D8.2 FPGA1/R8.1 }
signal 'pcie_perst_n'
  { P1.A11 }
signal 'pcie_prsnt_n'
  { P1.B17 P1.A1 }
signal 'pcie_refclk_n'
  { P1.A14 }
signal 'pcie_refclk_p'
  { P1.A13 }
signal 'pcie_rx0_n'
  { P1.B15 }
signal 'pcie_rx0_p'
  { P1.B14 }
signal 'pcie_tx0_n'
  { P1.A17 }
signal 'pcie_tx0_p'
  { P1.A16 }
signal 'pushbutton'
  { FPGA1/SW2.2 FPGA1/SW2.3 }
signal 'tck'
  { FPGA1/P1.6 }
signal 'tdi'
  { FPGA1/P1.10 }
signal 'tdo'
  { FPGA1/P1.8 }
signal 'test_trace_bottom'
  { TP11.1 TP12.1 }
signal 'test_trace_top'
  { TP15.1 TP16.1 }
signal 'tms'
  { FPGA1/P1.4 }
