// Seed: 2666549183
module module_0 (
    output logic   id_0,
    input  supply1 id_1
);
  initial id_0 <= id_1;
  assign module_1.id_2 = 0;
  wire id_3, id_4, id_5;
endmodule
module module_1 #(
    parameter id_14 = 32'd33
) (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor id_8,
    output supply0 id_9,
    input tri1 id_10,
    input tri id_11,
    output logic id_12
);
  logic _id_14;
  wand id_15, id_16;
  assign id_16 = 1;
  wire id_17;
  wire id_18 = -1;
  module_0 modCall_1 (
      id_12,
      id_11
  );
  logic id_19[-1 : 1];
  ;
  initial id_12 = -1;
  wire [-1 : id_14] id_20;
endmodule : SymbolIdentifier
