Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul 11 15:05:31 2020
| Host         : HAWKEJO-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (34)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (34)
-------------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.814        0.000                      0                   55        0.038        0.000                      0                   55        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
CLK100MHZ                     {0.000 5.000}      10.000          100.000         
  clkfbout_vga_pixel_clock    {0.000 20.000}     40.000          25.000          
  vgaClk_vga_pixel_clock      {0.000 19.863}     39.725          25.173          
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clkfbout_vga_pixel_clock_1  {0.000 20.000}     40.000          25.000          
  vgaClk_vga_pixel_clock_1    {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clock                                                                                                                                                     37.845        0.000                       0                     3  
  vgaClk_vga_pixel_clock           35.814        0.000                      0                   55        0.202        0.000                      0                   55       19.363        0.000                       0                    36  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_vga_pixel_clock_1                                                                                                                                                   37.845        0.000                       0                     3  
  vgaClk_vga_pixel_clock_1         35.830        0.000                      0                   55        0.202        0.000                      0                   55       19.363        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vgaClk_vga_pixel_clock_1  vgaClk_vga_pixel_clock         35.814        0.000                      0                   55        0.038        0.000                      0                   55  
vgaClk_vga_pixel_clock    vgaClk_vga_pixel_clock_1       35.814        0.000                      0                   55        0.038        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clock
  To Clock:  clkfbout_vga_pixel_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   ip_clk_gen0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock
  To Clock:  vgaClk_vga_pixel_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             36.589ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.011%)  route 2.228ns (75.989%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.716    -0.824    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           1.014     0.646    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.770 r  driver0/hvsync0/counterY[8]_i_3/O
                         net (fo=3, routed)           0.581     1.351    driver0/hvsync0/counterY[8]_i_3_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  driver0/hvsync0/counterY[8]_i_2/O
                         net (fo=1, routed)           0.633     2.108    driver0/hvsync0/p_0_in__0[8]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.601    38.901    
                         clock uncertainty           -0.164    38.737    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.040    38.697    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 36.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.301    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.256    driver0/hvsync0/vsInv0
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.250    -0.550    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092    -0.458    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.106%)  route 0.181ns (48.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.242    driver0/hvsync0/counterX_reg_n_0_[1]
    SLICE_X88Y141        LUT5 (Prop_lut5_I1_O)        0.048    -0.194 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    driver0/hvsync0/p_0_in[4]
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.133    -0.415    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=8, routed)           0.174    -0.249    driver0/hvsync0/Q[6]
    SLICE_X88Y142        LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  driver0/hvsync0/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.204    driver0/hvsync0/inDisplayArea0
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.430    driver0/hvsync0/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.323%)  route 0.126ns (37.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.126    -0.273    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X87Y143        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.455    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT2 (Prop_lut2_I1_O)        0.043    -0.181 r  driver0/hvsync0/counterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in__0[1]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.131    -0.432    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.042    -0.201 r  driver0/hvsync0/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    driver0/hvsync0/p_0_in__0[3]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.107    -0.456    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  driver0/hvsync0/counterX_reg[6]/Q
                         net (fo=6, routed)           0.187    -0.213    driver0/hvsync0/Q[4]
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.043    -0.170 r  driver0/hvsync0/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    driver0/hvsync0/p_0_in[7]
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131    -0.433    driver0/hvsync0/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  driver0/hvsync0/counterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    driver0/hvsync0/p_0_in__0[0]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.120    -0.443    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=9, routed)           0.191    -0.233    driver0/hvsync0/Q[0]
    SLICE_X89Y142        LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[3]
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107    -0.457    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  driver0/hvsync0/counterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    driver0/hvsync0/p_0_in__0[2]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.472    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaClk_vga_pixel_clock
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   ip_clk_gen0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y142    driver0/hvsync0/counterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y142    driver0/hvsync0/counterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y143    driver0/hvsync0/counterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y143    driver0/hvsync0/counterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y143    driver0/hvsync0/vsInv_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y142    driver0/hvsync0/counterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y142    driver0/hvsync0/counterX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_pixel_clock_1
  To Clock:  clkfbout_vga_pixel_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_pixel_clock_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   ip_clk_gen0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock_1
  To Clock:  vgaClk_vga_pixel_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       35.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.559    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.830    

Slack (MET) :             35.830ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.559    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.830    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.148    38.728    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.523    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.523    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             36.605ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.011%)  route 2.228ns (75.989%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.716    -0.824    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           1.014     0.646    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.770 r  driver0/hvsync0/counterY[8]_i_3/O
                         net (fo=3, routed)           0.581     1.351    driver0/hvsync0/counterY[8]_i_3_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  driver0/hvsync0/counterY[8]_i_2/O
                         net (fo=1, routed)           0.633     2.108    driver0/hvsync0/p_0_in__0[8]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.601    38.901    
                         clock uncertainty           -0.148    38.753    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.040    38.713    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 36.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.301    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.256    driver0/hvsync0/vsInv0
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.250    -0.550    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092    -0.458    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.106%)  route 0.181ns (48.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.242    driver0/hvsync0/counterX_reg_n_0_[1]
    SLICE_X88Y141        LUT5 (Prop_lut5_I1_O)        0.048    -0.194 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    driver0/hvsync0/p_0_in[4]
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.133    -0.415    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=8, routed)           0.174    -0.249    driver0/hvsync0/Q[6]
    SLICE_X88Y142        LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  driver0/hvsync0/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.204    driver0/hvsync0/inDisplayArea0
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.430    driver0/hvsync0/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.323%)  route 0.126ns (37.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.126    -0.273    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X87Y143        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.455    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT2 (Prop_lut2_I1_O)        0.043    -0.181 r  driver0/hvsync0/counterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in__0[1]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.131    -0.432    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.042    -0.201 r  driver0/hvsync0/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    driver0/hvsync0/p_0_in__0[3]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.107    -0.456    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  driver0/hvsync0/counterX_reg[6]/Q
                         net (fo=6, routed)           0.187    -0.213    driver0/hvsync0/Q[4]
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.043    -0.170 r  driver0/hvsync0/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    driver0/hvsync0/p_0_in[7]
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131    -0.433    driver0/hvsync0/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  driver0/hvsync0/counterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    driver0/hvsync0/p_0_in__0[0]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.120    -0.443    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=9, routed)           0.191    -0.233    driver0/hvsync0/Q[0]
    SLICE_X89Y142        LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[3]
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107    -0.457    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  driver0/hvsync0/counterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    driver0/hvsync0/p_0_in__0[2]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.472    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaClk_vga_pixel_clock_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   ip_clk_gen0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y142    driver0/hvsync0/counterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y141    driver0/hvsync0/counterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y142    driver0/hvsync0/counterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y142    driver0/hvsync0/counterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y143    driver0/hvsync0/counterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y143    driver0/hvsync0/counterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X87Y143    driver0/hvsync0/counterY_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X86Y143    driver0/hvsync0/vsInv_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y141    driver0/hvsync0/counterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y142    driver0/hvsync0/counterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y142    driver0/hvsync0/counterX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y142    driver0/hvsync0/counterX_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock_1
  To Clock:  vgaClk_vga_pixel_clock

Setup :            0  Failing Endpoints,  Worst Slack       35.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             36.589ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock rise@39.725ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.011%)  route 2.228ns (75.989%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.716    -0.824    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           1.014     0.646    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.770 r  driver0/hvsync0/counterY[8]_i_3/O
                         net (fo=3, routed)           0.581     1.351    driver0/hvsync0/counterY[8]_i_3_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  driver0/hvsync0/counterY[8]_i_2/O
                         net (fo=1, routed)           0.633     2.108    driver0/hvsync0/p_0_in__0[8]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.601    38.901    
                         clock uncertainty           -0.164    38.737    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.040    38.697    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 36.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.301    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.256    driver0/hvsync0/vsInv0
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.164    -0.386    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092    -0.294    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.106%)  route 0.181ns (48.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.242    driver0/hvsync0/counterX_reg_n_0_[1]
    SLICE_X88Y141        LUT5 (Prop_lut5_I1_O)        0.048    -0.194 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    driver0/hvsync0/p_0_in[4]
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.164    -0.384    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.133    -0.251    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=8, routed)           0.174    -0.249    driver0/hvsync0/Q[6]
    SLICE_X88Y142        LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  driver0/hvsync0/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.204    driver0/hvsync0/inDisplayArea0
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.266    driver0/hvsync0/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.323%)  route 0.126ns (37.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.126    -0.273    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X87Y143        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.164    -0.383    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.291    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT2 (Prop_lut2_I1_O)        0.043    -0.181 r  driver0/hvsync0/counterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in__0[1]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.131    -0.268    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.042    -0.201 r  driver0/hvsync0/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    driver0/hvsync0/p_0_in__0[3]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.107    -0.292    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  driver0/hvsync0/counterX_reg[6]/Q
                         net (fo=6, routed)           0.187    -0.213    driver0/hvsync0/Q[4]
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.043    -0.170 r  driver0/hvsync0/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    driver0/hvsync0/p_0_in[7]
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.164    -0.400    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131    -0.269    driver0/hvsync0/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  driver0/hvsync0/counterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    driver0/hvsync0/p_0_in__0[0]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.120    -0.279    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=9, routed)           0.191    -0.233    driver0/hvsync0/Q[0]
    SLICE_X89Y142        LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[3]
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.164    -0.400    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107    -0.293    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock rise@0.000ns - vgaClk_vga_pixel_clock_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  driver0/hvsync0/counterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    driver0/hvsync0/p_0_in__0[2]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.308    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  vgaClk_vga_pixel_clock
  To Clock:  vgaClk_vga_pixel_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       35.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.897ns (25.238%)  route 2.657ns (74.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.608     2.729    driver0/hvsync0/sel
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X88Y143        FDRE (Setup_fdre_C_CE)      -0.169    38.543    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[4]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[6]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[7]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             35.907ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.897ns (26.188%)  route 2.528ns (73.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.715    -0.825    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.478    -0.347 f  driver0/hvsync0/counterX_reg[7]/Q
                         net (fo=7, routed)           1.206     0.858    driver0/hvsync0/Q[5]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.295     1.153 f  driver0/hvsync0/counterX[9]_i_2/O
                         net (fo=5, routed)           0.844     1.997    driver0/hvsync0/counterX[9]_i_2_n_0
    SLICE_X88Y143        LUT5 (Prop_lut5_I2_O)        0.124     2.121 r  driver0/hvsync0/counterY[8]_i_1/O
                         net (fo=9, routed)           0.479     2.600    driver0/hvsync0/sel
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.576    38.876    
                         clock uncertainty           -0.164    38.712    
    SLICE_X87Y143        FDRE (Setup_fdre_C_CE)      -0.205    38.507    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                 35.907    

Slack (MET) :             36.589ns  (required time - arrival time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (vgaClk_vga_pixel_clock_1 rise@39.725ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.704ns (24.011%)  route 2.228ns (75.989%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.300 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.716    -0.824    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           1.014     0.646    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.770 r  driver0/hvsync0/counterY[8]_i_3/O
                         net (fo=3, routed)           0.581     1.351    driver0/hvsync0/counterY[8]_i_3_n_0
    SLICE_X87Y143        LUT5 (Prop_lut5_I4_O)        0.124     1.475 r  driver0/hvsync0/counterY[8]_i_2/O
                         net (fo=1, routed)           0.633     2.108    driver0/hvsync0/p_0_in__0[8]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          1.596    38.300    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[8]/C
                         clock pessimism              0.601    38.901    
                         clock uncertainty           -0.164    38.737    
    SLICE_X87Y143        FDRE (Setup_fdre_C_D)       -0.040    38.697    driver0/hvsync0/counterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 36.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/vsInv_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.121    -0.301    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X86Y143        LUT5 (Prop_lut5_I3_O)        0.045    -0.256 r  driver0/hvsync0/vsInv_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.256    driver0/hvsync0/vsInv0
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X86Y143        FDRE                                         r  driver0/hvsync0/vsInv_reg_inv/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.164    -0.386    
    SLICE_X86Y143        FDRE (Hold_fdre_C_D)         0.092    -0.294    driver0/hvsync0/vsInv_reg_inv
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.106%)  route 0.181ns (48.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[1]/Q
                         net (fo=8, routed)           0.181    -0.242    driver0/hvsync0/counterX_reg_n_0_[1]
    SLICE_X88Y141        LUT5 (Prop_lut5_I1_O)        0.048    -0.194 r  driver0/hvsync0/counterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    driver0/hvsync0/p_0_in[4]
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y141        FDRE                                         r  driver0/hvsync0/counterX_reg[4]/C
                         clock pessimism              0.253    -0.548    
                         clock uncertainty            0.164    -0.384    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.133    -0.251    driver0/hvsync0/counterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/inDisplayArea_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.598%)  route 0.174ns (48.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[8]/Q
                         net (fo=8, routed)           0.174    -0.249    driver0/hvsync0/Q[6]
    SLICE_X88Y142        LUT4 (Prop_lut4_I2_O)        0.045    -0.204 r  driver0/hvsync0/inDisplayArea_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.204    driver0/hvsync0/inDisplayArea0
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/inDisplayArea_reg_inv/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.121    -0.266    driver0/hvsync0/inDisplayArea_reg_inv
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.323%)  route 0.126ns (37.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.126    -0.273    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X87Y143        LUT6 (Prop_lut6_I3_O)        0.045    -0.228 r  driver0/hvsync0/counterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    driver0/hvsync0/p_0_in__0[5]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.164    -0.383    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.092    -0.291    driver0/hvsync0/counterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT2 (Prop_lut2_I1_O)        0.043    -0.181 r  driver0/hvsync0/counterY[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    driver0/hvsync0/p_0_in__0[1]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[1]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.131    -0.268    driver0/hvsync0/counterY_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT4 (Prop_lut4_I3_O)        0.042    -0.201 r  driver0/hvsync0/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    driver0/hvsync0/p_0_in__0[3]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[3]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.107    -0.292    driver0/hvsync0/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  driver0/hvsync0/counterX_reg[6]/Q
                         net (fo=6, routed)           0.187    -0.213    driver0/hvsync0/Q[4]
    SLICE_X88Y142        LUT3 (Prop_lut3_I2_O)        0.043    -0.170 r  driver0/hvsync0/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    driver0/hvsync0/p_0_in[7]
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X88Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[7]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.164    -0.400    
    SLICE_X88Y142        FDRE (Hold_fdre_C_D)         0.131    -0.269    driver0/hvsync0/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.399 f  driver0/hvsync0/counterY_reg[0]/Q
                         net (fo=7, routed)           0.175    -0.224    driver0/hvsync0/counterY_reg_n_0_[0]
    SLICE_X88Y143        LUT1 (Prop_lut1_I0_O)        0.045    -0.179 r  driver0/hvsync0/counterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    driver0/hvsync0/p_0_in__0[0]
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X88Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.120    -0.279    driver0/hvsync0/counterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.995%)  route 0.191ns (51.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.600    -0.564    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  driver0/hvsync0/counterX_reg[2]/Q
                         net (fo=9, routed)           0.191    -0.233    driver0/hvsync0/Q[0]
    SLICE_X89Y142        LUT4 (Prop_lut4_I1_O)        0.042    -0.191 r  driver0/hvsync0/counterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    driver0/hvsync0/p_0_in[3]
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.801    driver0/hvsync0/vgaClk
    SLICE_X89Y142        FDRE                                         r  driver0/hvsync0/counterX_reg[3]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.164    -0.400    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107    -0.293    driver0/hvsync0/counterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 driver0/hvsync0/counterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            driver0/hvsync0/counterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaClk_vga_pixel_clock_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             vgaClk_vga_pixel_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaClk_vga_pixel_clock_1 rise@0.000ns - vgaClk_vga_pixel_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaClk_vga_pixel_clock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.601    -0.563    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  driver0/hvsync0/counterY_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.243    driver0/hvsync0/counterY_reg_n_0_[2]
    SLICE_X87Y143        LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  driver0/hvsync0/counterY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    driver0/hvsync0/p_0_in__0[2]
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaClk_vga_pixel_clock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_clk_gen0/inst/clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_clk_gen0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_clk_gen0/inst/clk100MHz_vga_pixel_clock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_clk_gen0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_clk_gen0/inst/vgaClk_vga_pixel_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_clk_gen0/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.800    driver0/hvsync0/vgaClk
    SLICE_X87Y143        FDRE                                         r  driver0/hvsync0/counterY_reg[2]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.164    -0.399    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.091    -0.308    driver0/hvsync0/counterY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.111    





