// Seed: 2013614007
module module_0;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1] = 1;
  module_0();
endmodule
module module_2 (
    input wand id_0,
    output supply1 id_1
    , id_10,
    output wand id_2,
    input uwire id_3,
    input tri id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output supply0 id_8
);
  initial assume (1 && id_7);
endmodule
module module_3 (
    inout wand id_0,
    output uwire id_1
    , id_15,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri id_11,
    input uwire id_12,
    output tri0 id_13
);
  task id_16();
    id_16 = id_5;
  endtask
  assign id_8 = 1;
  module_2(
      id_6, id_10, id_10, id_5, id_5, id_3, id_11, id_4, id_0
  );
endmodule
