<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: tcc_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structtcc__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">tcc_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>TCC register API structure.  
 <a href="structtcc__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="tcc_8h_source.html">tcc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aaf44996e3002916135b0dc490b7caa1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aaf44996e3002916135b0dc490b7caa1b">TCC_CTRLA</a></td></tr>
<tr class="separator:aaf44996e3002916135b0dc490b7caa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4396a868d740cc103eaf7492c37052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a7e4396a868d740cc103eaf7492c37052">TCC_CTRLBCLR</a></td></tr>
<tr class="separator:a7e4396a868d740cc103eaf7492c37052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2216cdce50199160cc4dd5d7b0abe77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#ac2216cdce50199160cc4dd5d7b0abe77">TCC_CTRLBSET</a></td></tr>
<tr class="separator:ac2216cdce50199160cc4dd5d7b0abe77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5da139a154794b34339063aee4549b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#ab5da139a154794b34339063aee4549b7">Reserved1</a> [0x02]</td></tr>
<tr class="separator:ab5da139a154794b34339063aee4549b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55c6fafb9291ecc220fcc7e0292e65f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#ae55c6fafb9291ecc220fcc7e0292e65f">TCC_SYNCBUSY</a></td></tr>
<tr class="separator:ae55c6fafb9291ecc220fcc7e0292e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae01e914237006ff280417ba1db164b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aae01e914237006ff280417ba1db164b3">TCC_FCTRLA</a></td></tr>
<tr class="separator:aae01e914237006ff280417ba1db164b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adceb3469c46fbda910acc14ef13b1584"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#adceb3469c46fbda910acc14ef13b1584">TCC_FCTRLB</a></td></tr>
<tr class="separator:adceb3469c46fbda910acc14ef13b1584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3951316021e26964c9cd61fe5fed2671"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a3951316021e26964c9cd61fe5fed2671">TCC_WEXCTRL</a></td></tr>
<tr class="separator:a3951316021e26964c9cd61fe5fed2671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0c3ebc2a7edb43e714370e878b88f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a3f0c3ebc2a7edb43e714370e878b88f9">TCC_DRVCTRL</a></td></tr>
<tr class="separator:a3f0c3ebc2a7edb43e714370e878b88f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58599240c50504bc98fbf789fe9e0e94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a58599240c50504bc98fbf789fe9e0e94">Reserved2</a> [0x02]</td></tr>
<tr class="separator:a58599240c50504bc98fbf789fe9e0e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37058dc389a53fec1573b63e95a9f83a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a37058dc389a53fec1573b63e95a9f83a">TCC_DBGCTRL</a></td></tr>
<tr class="separator:a37058dc389a53fec1573b63e95a9f83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a81cee2be5a055404d683a12b4ebdf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a0a81cee2be5a055404d683a12b4ebdf6">Reserved3</a> [0x01]</td></tr>
<tr class="separator:a0a81cee2be5a055404d683a12b4ebdf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20836921e57c999e4e925bb1d9d11729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a20836921e57c999e4e925bb1d9d11729">TCC_EVCTRL</a></td></tr>
<tr class="separator:a20836921e57c999e4e925bb1d9d11729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea9f500b7e01d3fde20e1929e344bc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aaea9f500b7e01d3fde20e1929e344bc4">TCC_INTENCLR</a></td></tr>
<tr class="separator:aaea9f500b7e01d3fde20e1929e344bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60bca18d1e8de29e70d0764060b64ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aa60bca18d1e8de29e70d0764060b64ce">TCC_INTENSET</a></td></tr>
<tr class="separator:aa60bca18d1e8de29e70d0764060b64ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3ed3a48843d37a0e9756d0209019cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aed3ed3a48843d37a0e9756d0209019cf">TCC_INTFLAG</a></td></tr>
<tr class="separator:aed3ed3a48843d37a0e9756d0209019cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e32c1ce6bcf97c7f5b26821334bcbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#ae0e32c1ce6bcf97c7f5b26821334bcbd">TCC_STATUS</a></td></tr>
<tr class="separator:ae0e32c1ce6bcf97c7f5b26821334bcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a572068e824c683a9615266d856056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a27a572068e824c683a9615266d856056">TCC_COUNT</a></td></tr>
<tr class="separator:a27a572068e824c683a9615266d856056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97a5b426d4422715323469ac4e5a4d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aa97a5b426d4422715323469ac4e5a4d4">TCC_PATT</a></td></tr>
<tr class="separator:aa97a5b426d4422715323469ac4e5a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659485ba7c34caa340cb3c0dc1e73959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a659485ba7c34caa340cb3c0dc1e73959">Reserved4</a> [0x02]</td></tr>
<tr class="separator:a659485ba7c34caa340cb3c0dc1e73959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bebdd0dbf78b38707866b4e81f34cba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a2bebdd0dbf78b38707866b4e81f34cba">TCC_WAVE</a></td></tr>
<tr class="separator:a2bebdd0dbf78b38707866b4e81f34cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa997b47864edd7acf117386f382479a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#aa997b47864edd7acf117386f382479a4">TCC_PER</a></td></tr>
<tr class="separator:aa997b47864edd7acf117386f382479a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85898396093746ae4bedb4d07b96fc88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a85898396093746ae4bedb4d07b96fc88">TCC_CC</a> [6]</td></tr>
<tr class="separator:a85898396093746ae4bedb4d07b96fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737715e788828d7af5289ab4b66f7766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a737715e788828d7af5289ab4b66f7766">Reserved5</a> [0x08]</td></tr>
<tr class="separator:a737715e788828d7af5289ab4b66f7766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594f98ec2e1c640ff456fb48c30121e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a594f98ec2e1c640ff456fb48c30121e7">TCC_PATTBUF</a></td></tr>
<tr class="separator:a594f98ec2e1c640ff456fb48c30121e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1121d5fa260ff298f3032440fd1280b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a1121d5fa260ff298f3032440fd1280b4">Reserved6</a> [0x06]</td></tr>
<tr class="separator:a1121d5fa260ff298f3032440fd1280b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae074a12add94ab4e08bfa178ffb962f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#ae074a12add94ab4e08bfa178ffb962f4">TCC_PERBUF</a></td></tr>
<tr class="separator:ae074a12add94ab4e08bfa178ffb962f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eedb6dc6dff2187b5a158a05a6db7b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtcc__registers__t.html#a8eedb6dc6dff2187b5a158a05a6db7b1">TCC_CCBUF</a> [6]</td></tr>
<tr class="separator:a8eedb6dc6dff2187b5a158a05a6db7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >TCC register API structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ab5da139a154794b34339063aee4549b7" name="ab5da139a154794b34339063aee4549b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5da139a154794b34339063aee4549b7">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved1[0x02]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58599240c50504bc98fbf789fe9e0e94" name="a58599240c50504bc98fbf789fe9e0e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58599240c50504bc98fbf789fe9e0e94">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved2[0x02]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a81cee2be5a055404d683a12b4ebdf6" name="a0a81cee2be5a055404d683a12b4ebdf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a81cee2be5a055404d683a12b4ebdf6">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved3[0x01]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a659485ba7c34caa340cb3c0dc1e73959" name="a659485ba7c34caa340cb3c0dc1e73959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659485ba7c34caa340cb3c0dc1e73959">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved4[0x02]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737715e788828d7af5289ab4b66f7766" name="a737715e788828d7af5289ab4b66f7766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737715e788828d7af5289ab4b66f7766">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved5[0x08]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1121d5fa260ff298f3032440fd1280b4" name="a1121d5fa260ff298f3032440fd1280b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1121d5fa260ff298f3032440fd1280b4">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved6[0x06]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85898396093746ae4bedb4d07b96fc88" name="a85898396093746ae4bedb4d07b96fc88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85898396093746ae4bedb4d07b96fc88">&#9670;&nbsp;</a></span>TCC_CC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_CC[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x44 (R/W 32) Compare and Capture </p>

</div>
</div>
<a id="a8eedb6dc6dff2187b5a158a05a6db7b1" name="a8eedb6dc6dff2187b5a158a05a6db7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eedb6dc6dff2187b5a158a05a6db7b1">&#9670;&nbsp;</a></span>TCC_CCBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_CCBUF[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x70 (R/W 32) Compare and Capture Buffer </p>

</div>
</div>
<a id="a27a572068e824c683a9615266d856056" name="a27a572068e824c683a9615266d856056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a572068e824c683a9615266d856056">&#9670;&nbsp;</a></span>TCC_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x34 (R/W 32) Count </p>

</div>
</div>
<a id="aaf44996e3002916135b0dc490b7caa1b" name="aaf44996e3002916135b0dc490b7caa1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf44996e3002916135b0dc490b7caa1b">&#9670;&nbsp;</a></span>TCC_CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00 (R/W 32) Control A </p>

</div>
</div>
<a id="a7e4396a868d740cc103eaf7492c37052" name="a7e4396a868d740cc103eaf7492c37052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4396a868d740cc103eaf7492c37052">&#9670;&nbsp;</a></span>TCC_CTRLBCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TCC_CTRLBCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04 (R/W 8) Control B Clear </p>

</div>
</div>
<a id="ac2216cdce50199160cc4dd5d7b0abe77" name="ac2216cdce50199160cc4dd5d7b0abe77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2216cdce50199160cc4dd5d7b0abe77">&#9670;&nbsp;</a></span>TCC_CTRLBSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TCC_CTRLBSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x05 (R/W 8) Control B Set </p>

</div>
</div>
<a id="a37058dc389a53fec1573b63e95a9f83a" name="a37058dc389a53fec1573b63e95a9f83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37058dc389a53fec1573b63e95a9f83a">&#9670;&nbsp;</a></span>TCC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t TCC_DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1E (R/W 8) Debug Control </p>

</div>
</div>
<a id="a3f0c3ebc2a7edb43e714370e878b88f9" name="a3f0c3ebc2a7edb43e714370e878b88f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0c3ebc2a7edb43e714370e878b88f9">&#9670;&nbsp;</a></span>TCC_DRVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_DRVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x18 (R/W 32) Driver Control </p>

</div>
</div>
<a id="a20836921e57c999e4e925bb1d9d11729" name="a20836921e57c999e4e925bb1d9d11729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20836921e57c999e4e925bb1d9d11729">&#9670;&nbsp;</a></span>TCC_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x20 (R/W 32) Event Control </p>

</div>
</div>
<a id="aae01e914237006ff280417ba1db164b3" name="aae01e914237006ff280417ba1db164b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae01e914237006ff280417ba1db164b3">&#9670;&nbsp;</a></span>TCC_FCTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_FCTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0C (R/W 32) Recoverable Fault A Configuration </p>

</div>
</div>
<a id="adceb3469c46fbda910acc14ef13b1584" name="adceb3469c46fbda910acc14ef13b1584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adceb3469c46fbda910acc14ef13b1584">&#9670;&nbsp;</a></span>TCC_FCTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_FCTRLB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x10 (R/W 32) Recoverable Fault B Configuration </p>

</div>
</div>
<a id="aaea9f500b7e01d3fde20e1929e344bc4" name="aaea9f500b7e01d3fde20e1929e344bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaea9f500b7e01d3fde20e1929e344bc4">&#9670;&nbsp;</a></span>TCC_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x24 (R/W 32) Interrupt Enable Clear </p>

</div>
</div>
<a id="aa60bca18d1e8de29e70d0764060b64ce" name="aa60bca18d1e8de29e70d0764060b64ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa60bca18d1e8de29e70d0764060b64ce">&#9670;&nbsp;</a></span>TCC_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x28 (R/W 32) Interrupt Enable Set </p>

</div>
</div>
<a id="aed3ed3a48843d37a0e9756d0209019cf" name="aed3ed3a48843d37a0e9756d0209019cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed3ed3a48843d37a0e9756d0209019cf">&#9670;&nbsp;</a></span>TCC_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2C (R/W 32) Interrupt Flag Status and Clear </p>

</div>
</div>
<a id="aa97a5b426d4422715323469ac4e5a4d4" name="aa97a5b426d4422715323469ac4e5a4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97a5b426d4422715323469ac4e5a4d4">&#9670;&nbsp;</a></span>TCC_PATT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TCC_PATT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x38 (R/W 16) Pattern </p>

</div>
</div>
<a id="a594f98ec2e1c640ff456fb48c30121e7" name="a594f98ec2e1c640ff456fb48c30121e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594f98ec2e1c640ff456fb48c30121e7">&#9670;&nbsp;</a></span>TCC_PATTBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t TCC_PATTBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x64 (R/W 16) Pattern Buffer </p>

</div>
</div>
<a id="aa997b47864edd7acf117386f382479a4" name="aa997b47864edd7acf117386f382479a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa997b47864edd7acf117386f382479a4">&#9670;&nbsp;</a></span>TCC_PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_PER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x40 (R/W 32) Period </p>

</div>
</div>
<a id="ae074a12add94ab4e08bfa178ffb962f4" name="ae074a12add94ab4e08bfa178ffb962f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae074a12add94ab4e08bfa178ffb962f4">&#9670;&nbsp;</a></span>TCC_PERBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_PERBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x6C (R/W 32) Period Buffer </p>

</div>
</div>
<a id="ae0e32c1ce6bcf97c7f5b26821334bcbd" name="ae0e32c1ce6bcf97c7f5b26821334bcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e32c1ce6bcf97c7f5b26821334bcbd">&#9670;&nbsp;</a></span>TCC_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x30 (R/W 32) Status </p>

</div>
</div>
<a id="ae55c6fafb9291ecc220fcc7e0292e65f" name="ae55c6fafb9291ecc220fcc7e0292e65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55c6fafb9291ecc220fcc7e0292e65f">&#9670;&nbsp;</a></span>TCC_SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TCC_SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08 (R/ 32) Synchronization Busy </p>

</div>
</div>
<a id="a2bebdd0dbf78b38707866b4e81f34cba" name="a2bebdd0dbf78b38707866b4e81f34cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bebdd0dbf78b38707866b4e81f34cba">&#9670;&nbsp;</a></span>TCC_WAVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_WAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x3C (R/W 32) Waveform Control </p>

</div>
</div>
<a id="a3951316021e26964c9cd61fe5fed2671" name="a3951316021e26964c9cd61fe5fed2671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3951316021e26964c9cd61fe5fed2671">&#9670;&nbsp;</a></span>TCC_WEXCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCC_WEXCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x14 (R/W 32) Waveform Extension Configuration </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/<a class="el" href="tcc_8h_source.html">tcc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structtcc__registers__t.html">tcc_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
