{
  "Top": "CNN",
  "RtlTop": "CNN",
  "RtlPrefix": "",
  "RtlSubPrefix": "CNN_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "InModel": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "InModel_address0",
          "name": "InModel_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "InModel_ce0",
          "name": "InModel_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "InModel_q0",
          "name": "InModel_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "OutModel": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "OutModel",
          "name": "OutModel",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OutModel_ap_vld",
          "name": "OutModel_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "Weights": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Weights_address0",
          "name": "Weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Weights_ce0",
          "name": "Weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Weights_q0",
          "name": "Weights_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Weights_address1",
          "name": "Weights_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Weights_ce1",
          "name": "Weights_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Weights_q1",
          "name": "Weights_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=port",
      "config_cosim -wave_debug=1",
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog",
      "config_sim -O=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "CNN"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "504807",
    "Latency": "504806"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "CNN",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "2114170096",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_CNN_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/CNN.cpp",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/CNN.h",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Conv.cpp",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Conv.h",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Dense.cpp",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Dense.h",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Pool.cpp",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Pool.h"
    ],
    "TestBench": [
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/CNN_tb.cpp",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/Float_Weights.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/labels1.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/labels2.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/outPE.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/output.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/signals1.txt",
      "..\/..\/..\/..\/PhamDuyHoang_LuongVanDai_DA2\/CNN_nopad\/signals2.txt",
      "..\/..\/..\/..\/Verilog\/signals_label_A_hex.txt",
      "..\/..\/..\/..\/Verilog\/signals_label_L_hex.txt",
      "..\/..\/..\/..\/Verilog\/signals_label_N_hex.txt",
      "..\/..\/..\/..\/Verilog\/signals_label_R_hex.txt",
      "..\/..\/..\/..\/Verilog\/signals_label_V_hex.txt",
      "..\/..\/..\/..\/Verilog\/signals_N_label_hex.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/CNN_am_addmul_7ns_7ns_9ns_17_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_7ns_8ns_10ns_19_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_7ns_9ns_11ns_21_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_8ns_8ns_10ns_19_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_8ns_9ns_11ns_21_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_8ns_10ns_12ns_23_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_9ns_9ns_11ns_21_4_1.vhd",
      "impl\/vhdl\/CNN_am_addmul_9ns_10ns_12ns_23_4_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_detect.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_a_Dense_0.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_a_Dense_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_ap_0.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_channel_pad_0.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_93_1.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.vhd",
      "impl\/vhdl\/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.vhd",
      "impl\/vhdl\/CNN_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/CNN_mac_muladd_6ns_5ns_6ns_10_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_7ns_3ns_8ns_9_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_7ns_5ns_7ns_11_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_8ns_4ns_8ns_11_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_16s_12s_24ns_24_4_1.vhd",
      "impl\/vhdl\/CNN_mac_muladd_16s_16s_24ns_24_4_1.vhd",
      "impl\/vhdl\/CNN_mul_3ns_8ns_8_1_1.vhd",
      "impl\/vhdl\/CNN_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/CNN_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/CNN_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/CNN_mul_9ns_11ns_19_1_1.vhd",
      "impl\/vhdl\/CNN_mul_10ns_12ns_21_1_1.vhd",
      "impl\/vhdl\/CNN_mul_11ns_13ns_23_1_1.vhd",
      "impl\/vhdl\/CNN_mul_16s_12s_24_1_1.vhd",
      "impl\/vhdl\/CNN_mul_16s_16s_24_1_1.vhd",
      "impl\/vhdl\/CNN_mul_16s_18ns_34_1_1.vhd",
      "impl\/vhdl\/CNN_out_Dense_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutConv0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutConv1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutDense0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv5_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv6_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPadConv7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPool0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_OutPool3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/CNN_sparsemux_7_2_16_1_1.vhd",
      "impl\/vhdl\/CNN_urem_5ns_5ns_4_9_1.vhd",
      "impl\/vhdl\/CNN_urem_7ns_3ns_2_11_1.vhd",
      "impl\/vhdl\/CNN_urem_8ns_3ns_2_12_1.vhd",
      "impl\/vhdl\/CNN_urem_9ns_3ns_2_13_1.vhd",
      "impl\/vhdl\/CNN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CNN_am_addmul_7ns_7ns_9ns_17_4_1.v",
      "impl\/verilog\/CNN_am_addmul_7ns_8ns_10ns_19_4_1.v",
      "impl\/verilog\/CNN_am_addmul_7ns_9ns_11ns_21_4_1.v",
      "impl\/verilog\/CNN_am_addmul_8ns_8ns_10ns_19_4_1.v",
      "impl\/verilog\/CNN_am_addmul_8ns_9ns_11ns_21_4_1.v",
      "impl\/verilog\/CNN_am_addmul_8ns_10ns_12ns_23_4_1.v",
      "impl\/verilog\/CNN_am_addmul_9ns_9ns_11ns_21_4_1.v",
      "impl\/verilog\/CNN_am_addmul_9ns_10ns_12ns_23_4_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_detect.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_a_Dense_0.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_a_Dense_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_ap_0.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_channel_pad_0.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2.v",
      "impl\/verilog\/CNN_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3.v",
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2.v",
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_93_1.v",
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3.v",
      "impl\/verilog\/CNN_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4.v",
      "impl\/verilog\/CNN_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/CNN_mac_muladd_6ns_5ns_6ns_10_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_6ns_6ns_6ns_11_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_7ns_3ns_8ns_9_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_7ns_5ns_7ns_11_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_8ns_4ns_8ns_11_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_16s_12s_24ns_24_4_1.v",
      "impl\/verilog\/CNN_mac_muladd_16s_16s_24ns_24_4_1.v",
      "impl\/verilog\/CNN_mul_3ns_8ns_8_1_1.v",
      "impl\/verilog\/CNN_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/CNN_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/CNN_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/CNN_mul_9ns_11ns_19_1_1.v",
      "impl\/verilog\/CNN_mul_10ns_12ns_21_1_1.v",
      "impl\/verilog\/CNN_mul_11ns_13ns_23_1_1.v",
      "impl\/verilog\/CNN_mul_16s_12s_24_1_1.v",
      "impl\/verilog\/CNN_mul_16s_16s_24_1_1.v",
      "impl\/verilog\/CNN_mul_16s_18ns_34_1_1.v",
      "impl\/verilog\/CNN_out_Dense_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutConv0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutConv1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutDense0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutGlobalAverPool1D_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/CNN_OutPadConv0_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/CNN_OutPadConv1_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/CNN_OutPadConv2_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/CNN_OutPadConv3_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/CNN_OutPadConv4_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv5_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv6_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPadConv7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPool0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_OutPool3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/CNN_sparsemux_7_2_16_1_1.v",
      "impl\/verilog\/CNN_urem_5ns_5ns_4_9_1.v",
      "impl\/verilog\/CNN_urem_7ns_3ns_2_11_1.v",
      "impl\/verilog\/CNN_urem_8ns_3ns_2_12_1.v",
      "impl\/verilog\/CNN_urem_9ns_3ns_2_13_1.v",
      "impl\/verilog\/CNN.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/CNN.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "InModel_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"InModel_address0": "DATA"},
      "ports": ["InModel_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "InModel"
        }]
    },
    "InModel_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"InModel_q0": "DATA"},
      "ports": ["InModel_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "InModel"
        }]
    },
    "OutModel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"OutModel": "DATA"},
      "ports": ["OutModel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "OutModel"
        }]
    },
    "Weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"Weights_address0": "DATA"},
      "ports": ["Weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Weights"
        }]
    },
    "Weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"Weights_q0": "DATA"},
      "ports": ["Weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Weights"
        }]
    },
    "Weights_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"Weights_address1": "DATA"},
      "ports": ["Weights_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Weights"
        }]
    },
    "Weights_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"Weights_q1": "DATA"},
      "ports": ["Weights_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "Weights"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "InModel_address0": {
      "dir": "out",
      "width": "9"
    },
    "InModel_ce0": {
      "dir": "out",
      "width": "1"
    },
    "InModel_q0": {
      "dir": "in",
      "width": "16"
    },
    "OutModel": {
      "dir": "out",
      "width": "16"
    },
    "OutModel_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "Weights_address0": {
      "dir": "out",
      "width": "14"
    },
    "Weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "Weights_q0": {
      "dir": "in",
      "width": "16"
    },
    "Weights_address1": {
      "dir": "out",
      "width": "14"
    },
    "Weights_ce1": {
      "dir": "out",
      "width": "1"
    },
    "Weights_q1": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "CNN",
      "BindInstances": "out_Dense_U OutPadConv0_U OutConv0_U OutPadConv1_U OutPadConv1_1_U OutPadConv1_2_U OutConv1_U OutPool0_U OutPadConv2_U OutPadConv2_1_U OutConv2_U OutPadConv3_U OutPadConv3_1_U OutPadConv3_2_U OutConv3_U OutPool1_U OutPadConv4_U OutPadConv4_1_U OutPadConv4_2_U OutConv4_U OutPadConv5_U OutConv5_U OutPool2_U OutPadConv6_U OutConv6_U OutPadConv7_U OutConv7_U OutPool3_U OutPool3_1_U OutPool3_2_U OutPool3_3_U OutPool3_4_U OutPool3_5_U OutPool3_6_U OutPool3_7_U OutPool3_8_U OutPool3_9_U OutGlobalAverPool1D_U OutDense0_U icmp_ln15_fu_1218_p2 add_ln15_fu_1224_p2 empty_fu_1242_p2 arrayidx3_sum_fu_1257_p2 empty_216_fu_1345_p2 empty_217_fu_1281_p2 empty_218_fu_1292_p2 empty_219_fu_1303_p2 empty_220_fu_1313_p2 icmp_ln145_fu_1355_p2 add_ln145_fu_1361_p2 p_cast105_fu_1410_p2 arrayidx37_sum_fu_1371_p2 icmp_ln171_fu_1420_p2 add_ln171_fu_1426_p2 p_cast121_fu_1475_p2 arrayidx45_sum_fu_1436_p2 add_ln173_fu_1500_p2 icmp_ln197_fu_1510_p2 add_ln197_fu_1516_p2 p_cast125_fu_1560_p2 arrayidx51_sum_fu_1526_p2 add_ln199_fu_1578_p2",
      "Instances": [
        {
          "ModuleName": "CNN_Pipeline_loop_for_channel_pad_0",
          "InstanceName": "grp_CNN_Pipeline_loop_for_channel_pad_0_fu_925",
          "BindInstances": "icmp_ln7_fu_84_p2 add_ln7_fu_90_p2 icmp_ln8_fu_125_p2 icmp_ln8_1_fu_131_p2 or_ln8_fu_136_p2 add_ln8_fu_96_p2 storemerge_fu_142_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1_fu_933",
          "BindInstances": "icmp_ln31_fu_160_p2 add_ln31_fu_166_p2 icmp_ln33_fu_175_p2 select_ln31_fu_181_p3 add_ln31_1_fu_242_p2 select_ln31_1_fu_248_p3 empty_206_fu_286_p2 mac_muladd_7ns_3ns_8ns_9_4_1_U22 icmp_ln34_fu_199_p2 icmp_ln34_1_fu_205_p2 or_ln34_fu_211_p2 mul_9ns_11ns_19_1_1_U21 mac_muladd_7ns_3ns_8ns_9_4_1_U22 urem_9ns_3ns_2_13_1_U20 add_ln34_1_fu_322_p2 add_ln34_2_fu_332_p2 storemerge555_fu_353_p3 add_ln33_fu_223_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_ap_0",
          "InstanceName": "grp_CNN_Pipeline_loop_for_ap_0_fu_941",
          "BindInstances": "icmp_ln17_fu_234_p2 add_ln23_fu_240_p2 mul_16s_16s_24_1_1_U3 mac_muladd_16s_16s_24ns_24_4_1_U4 mac_muladd_16s_16s_24ns_24_4_1_U4 add_ln23_2_fu_256_p2 mac_muladd_16s_16s_24ns_24_4_1_U5 mac_muladd_16s_16s_24ns_24_4_1_U5 add_ln23_4_fu_267_p2 mac_muladd_16s_16s_24ns_24_4_1_U6 mac_muladd_16s_16s_24ns_24_4_1_U6 add_ln23_6_fu_278_p2 mac_muladd_16s_16s_24ns_24_4_1_U7 mac_muladd_16s_16s_24ns_24_4_1_U7 add_ln25_fu_400_p2 add_ln25_1_fu_413_p2 add_ln25_2_fu_423_p2 select_ln25_fu_428_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1_fu_957",
          "BindInstances": "icmp_ln41_fu_947_p2 add_ln41_fu_953_p2 icmp_ln43_fu_962_p2 select_ln41_fu_968_p3 add_ln41_1_fu_1407_p2 select_ln41_1_fu_1413_p3 empty_211_fu_1444_p2 empty_212_fu_1474_p2 arrayidx10_sum_fu_1516_p2 arrayidx10_sum_1158_fu_1484_p2 arrayidx10_sum_2170_fu_1495_p2 arrayidx10_sum_3182_fu_1526_p2 arrayidx10_sum_4_fu_1884_p2 arrayidx10_sum_1_fu_1894_p2 arrayidx10_sum_1_1_fu_1911_p2 arrayidx10_sum_1_2_fu_1921_p2 arrayidx10_sum_1_3_fu_1942_p2 arrayidx10_sum_1_4_fu_1952_p2 arrayidx10_sum_2_fu_1996_p2 arrayidx10_sum_2_1_fu_2006_p2 arrayidx10_sum_2_2_fu_2040_p2 arrayidx10_sum_2_3_fu_2050_p2 arrayidx10_sum_2_4_fu_2084_p2 arrayidx10_sum_3_fu_2094_p2 arrayidx10_sum_3_1_fu_2128_p2 arrayidx10_sum_3_2_fu_2138_p2 arrayidx10_sum_3_3_fu_2400_p2 arrayidx10_sum_3_4_fu_2410_p2 mul_9ns_11ns_19_1_1_U33 urem_9ns_3ns_2_13_1_U30 sparsemux_7_2_16_1_1_U38 mul_16s_16s_24_1_1_U58 add_ln49_fu_986_p2 mul_9ns_11ns_19_1_1_U31 sparsemux_7_2_16_1_1_U39 mac_muladd_16s_16s_24ns_24_4_1_U65 mac_muladd_16s_16s_24ns_24_4_1_U65 add_ln49_2_fu_1032_p2 mul_9ns_11ns_19_1_1_U32 sparsemux_7_2_16_1_1_U40 mac_muladd_16s_16s_24ns_24_4_1_U66 mac_muladd_16s_16s_24ns_24_4_1_U66 add_ln49_4_fu_1100_p2 sparsemux_7_2_16_1_1_U41 mac_muladd_16s_16s_24ns_24_4_1_U67 mac_muladd_16s_16s_24ns_24_4_1_U67 add_ln49_6_fu_1113_p2 mul_9ns_11ns_19_1_1_U34 sparsemux_7_2_16_1_1_U42 mac_muladd_16s_16s_24ns_24_4_1_U68 mac_muladd_16s_16s_24ns_24_4_1_U68 add_ln49_8_fu_1145_p2 sparsemux_7_2_16_1_1_U43 mac_muladd_16s_16s_24ns_24_4_1_U69 mac_muladd_16s_16s_24ns_24_4_1_U69 am_addmul_9ns_9ns_11ns_21_4_1_U59 am_addmul_9ns_9ns_11ns_21_4_1_U59 am_addmul_9ns_9ns_11ns_21_4_1_U59 sparsemux_7_2_16_1_1_U44 mac_muladd_16s_16s_24ns_24_4_1_U70 mac_muladd_16s_16s_24ns_24_4_1_U70 am_addmul_9ns_9ns_11ns_21_4_1_U60 am_addmul_9ns_9ns_11ns_21_4_1_U60 am_addmul_9ns_9ns_11ns_21_4_1_U60 sparsemux_7_2_16_1_1_U45 mac_muladd_16s_16s_24ns_24_4_1_U71 mac_muladd_16s_16s_24ns_24_4_1_U71 add_ln49_14_fu_1214_p2 sparsemux_7_2_16_1_1_U46 mac_muladd_16s_16s_24ns_24_4_1_U72 mac_muladd_16s_16s_24ns_24_4_1_U72 am_addmul_9ns_9ns_11ns_21_4_1_U61 am_addmul_9ns_9ns_11ns_21_4_1_U61 am_addmul_9ns_9ns_11ns_21_4_1_U61 sparsemux_7_2_16_1_1_U47 mac_muladd_16s_16s_24ns_24_4_1_U73 mac_muladd_16s_16s_24ns_24_4_1_U73 add_ln49_18_fu_1269_p2 sparsemux_7_2_16_1_1_U48 mac_muladd_16s_16s_24ns_24_4_1_U74 mac_muladd_16s_16s_24ns_24_4_1_U74 add_ln49_20_fu_1232_p2 mul_10ns_12ns_21_1_1_U35 sparsemux_7_2_16_1_1_U49 mac_muladd_16s_16s_24ns_24_4_1_U75 mac_muladd_16s_16s_24ns_24_4_1_U75 add_ln49_22_fu_1288_p2 mul_10ns_12ns_21_1_1_U36 sparsemux_7_2_16_1_1_U50 mac_muladd_16s_16s_24ns_24_4_1_U76 mac_muladd_16s_16s_24ns_24_4_1_U76 add_ln49_24_fu_1319_p2 sparsemux_7_2_16_1_1_U51 mac_muladd_16s_16s_24ns_24_4_1_U77 mac_muladd_16s_16s_24ns_24_4_1_U77 add_ln49_26_fu_1331_p2 mul_10ns_12ns_21_1_1_U37 sparsemux_7_2_16_1_1_U52 mac_muladd_16s_16s_24ns_24_4_1_U78 mac_muladd_16s_16s_24ns_24_4_1_U78 add_ln49_28_fu_1362_p2 sparsemux_7_2_16_1_1_U53 mac_muladd_16s_16s_24ns_24_4_1_U79 mac_muladd_16s_16s_24ns_24_4_1_U79 am_addmul_9ns_10ns_12ns_23_4_1_U62 am_addmul_9ns_10ns_12ns_23_4_1_U62 am_addmul_9ns_10ns_12ns_23_4_1_U62 sparsemux_7_2_16_1_1_U54 mac_muladd_16s_16s_24ns_24_4_1_U80 mac_muladd_16s_16s_24ns_24_4_1_U80 am_addmul_9ns_10ns_12ns_23_4_1_U63 am_addmul_9ns_10ns_12ns_23_4_1_U63 am_addmul_9ns_10ns_12ns_23_4_1_U63 sparsemux_7_2_16_1_1_U55 mac_muladd_16s_16s_24ns_24_4_1_U81 mac_muladd_16s_16s_24ns_24_4_1_U81 add_ln49_34_fu_1386_p2 sparsemux_7_2_16_1_1_U56 mac_muladd_16s_16s_24ns_24_4_1_U82 mac_muladd_16s_16s_24ns_24_4_1_U82 am_addmul_9ns_10ns_12ns_23_4_1_U64 am_addmul_9ns_10ns_12ns_23_4_1_U64 am_addmul_9ns_10ns_12ns_23_4_1_U64 sparsemux_7_2_16_1_1_U57 mac_muladd_16s_16s_24ns_24_4_1_U83 mac_muladd_16s_16s_24ns_24_4_1_U83 add_ln51_fu_2534_p2 add_ln51_1_fu_1506_p2 add_ln51_2_fu_2552_p2 select_ln51_fu_2558_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0",
          "InstanceName": "grp_CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0_fu_967",
          "BindInstances": "icmp_ln8_fu_136_p2 add_ln8_fu_142_p2 icmp_ln11_fu_154_p2 select_ln8_fu_160_p3 add_ln8_1_fu_168_p2 select_ln8_1_fu_174_p3 empty_195_fu_206_p2 empty_196_fu_236_p2 add_ln15_fu_284_p2 icmp_ln17_fu_333_p2 max_fu_339_p3 add_ln15_1_fu_295_p2 icmp_ln17_1_fu_347_p2 max_4_fu_353_p3 add_ln19_fu_306_p2 add_ln21_fu_312_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2_fu_973",
          "BindInstances": "icmp_ln57_fu_131_p2 add_ln57_fu_137_p2 icmp_ln59_fu_149_p2 select_ln57_fu_155_p3 add_ln57_1_fu_163_p2 select_ln57_1_fu_169_p3 empty_205_fu_205_p2 mul_3ns_8ns_8_1_1_U97 icmp_ln60_fu_243_p2 icmp_ln60_1_fu_249_p2 or_ln60_fu_255_p2 add_ln60_fu_265_p2 add_ln60_1_fu_271_p2 add_ln60_2_fu_281_p2 storemerge565_fu_318_p3 add_ln59_fu_292_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2_fu_980",
          "BindInstances": "icmp_ln67_fu_783_p2 add_ln67_fu_789_p2 icmp_ln69_fu_801_p2 select_ln67_fu_807_p3 add_ln67_1_fu_815_p2 select_ln67_1_fu_821_p3 empty_fu_853_p2 arrayidx17_sum_fu_1875_p2 arrayidx18_sum_fu_948_p2 arrayidx18_sum_1122_fu_863_p2 arrayidx18_sum_2134_fu_874_p2 arrayidx18_sum_3146_fu_962_p2 arrayidx18_sum_4_fu_1017_p2 arrayidx18_sum_1_fu_1027_p2 arrayidx18_sum_1_1_fu_1091_p2 arrayidx18_sum_1_2_fu_1101_p2 arrayidx18_sum_1_3_fu_1162_p2 arrayidx18_sum_1_4_fu_1172_p2 arrayidx18_sum_2_fu_1239_p2 arrayidx18_sum_2_1_fu_1249_p2 arrayidx18_sum_2_2_fu_1331_p2 arrayidx18_sum_2_3_fu_1341_p2 arrayidx18_sum_2_4_fu_1392_p2 arrayidx18_sum_3_fu_1402_p2 arrayidx18_sum_3_1_fu_1463_p2 arrayidx18_sum_3_2_fu_1473_p2 arrayidx18_sum_3_3_fu_1560_p2 arrayidx18_sum_3_4_fu_1570_p2 grp_fu_704_p3 mul_16s_16s_24_1_1_U102 add_ln75_fu_899_p2 select_ln75_1_fu_977_p3 mac_muladd_16s_16s_24ns_24_4_1_U103 mac_muladd_16s_16s_24ns_24_4_1_U103 add_ln75_2_fu_921_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U104 mac_muladd_16s_16s_24ns_24_4_1_U104 add_ln75_4_fu_988_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U105 mac_muladd_16s_16s_24ns_24_4_1_U105 add_ln75_6_fu_1064_p2 grp_fu_718_p3 mac_muladd_16s_16s_24ns_24_4_1_U106 mac_muladd_16s_16s_24ns_24_4_1_U106 add_ln75_8_fu_1075_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U107 mac_muladd_16s_16s_24ns_24_4_1_U107 add_ln75_10_fu_1125_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U108 mac_muladd_16s_16s_24ns_24_4_1_U108 add_ln75_12_fu_1147_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U109 mac_muladd_16s_16s_24ns_24_4_1_U109 add_ln75_14_fu_1203_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U110 mac_muladd_16s_16s_24ns_24_4_1_U110 add_ln75_16_fu_1224_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U111 mac_muladd_16s_16s_24ns_24_4_1_U111 add_ln75_18_fu_1280_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U112 mac_muladd_16s_16s_24ns_24_4_1_U112 add_ln75_20_fu_1291_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U113 mac_muladd_16s_16s_24ns_24_4_1_U113 add_ln75_22_fu_1372_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U114 mac_muladd_16s_16s_24ns_24_4_1_U114 add_ln75_24_fu_1312_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U115 mac_muladd_16s_16s_24ns_24_4_1_U115 add_ln75_26_fu_1436_p2 grp_fu_718_p3 mac_muladd_16s_16s_24ns_24_4_1_U116 mac_muladd_16s_16s_24ns_24_4_1_U116 add_ln75_28_fu_1447_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U117 mac_muladd_16s_16s_24ns_24_4_1_U117 add_ln75_30_fu_1507_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U118 mac_muladd_16s_16s_24ns_24_4_1_U118 add_ln75_32_fu_1529_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U119 mac_muladd_16s_16s_24ns_24_4_1_U119 add_ln75_34_fu_1540_p2 grp_fu_711_p3 mac_muladd_16s_16s_24ns_24_4_1_U120 mac_muladd_16s_16s_24ns_24_4_1_U120 add_ln75_36_fu_1606_p2 grp_fu_704_p3 mac_muladd_16s_16s_24ns_24_4_1_U121 mac_muladd_16s_16s_24ns_24_4_1_U121 add_ln77_fu_1953_p2 add_ln77_2_fu_1971_p2 select_ln77_fu_1977_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3_fu_989",
          "BindInstances": "icmp_ln83_fu_160_p2 add_ln83_fu_166_p2 icmp_ln85_fu_178_p2 select_ln83_fu_184_p3 add_ln83_1_fu_192_p2 select_ln83_1_fu_198_p3 mac_muladd_8ns_4ns_8ns_11_4_1_U128 icmp_ln86_fu_226_p2 icmp_ln86_1_fu_298_p2 or_ln86_fu_303_p2 grp_fu_238_p0 mac_muladd_8ns_4ns_8ns_11_4_1_U128 mul_11ns_13ns_23_1_1_U127 urem_8ns_3ns_2_12_1_U126 add_ln86_2_fu_308_p2 storemerge573_fu_359_p3 add_ln85_fu_244_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3_fu_997",
          "BindInstances": "icmp_ln93_fu_1736_p2 add_ln93_fu_1742_p2 icmp_ln95_fu_1754_p2 select_ln93_fu_1760_p3 add_ln93_1_fu_1768_p2 select_ln93_1_fu_1774_p3 empty_fu_1806_p2 arrayidx23_sum_fu_4255_p2 arrayidx24_sum_fu_1902_p2 arrayidx24_sum_174_fu_1812_p2 arrayidx24_sum_286_fu_1823_p2 arrayidx24_sum_398_fu_1912_p2 arrayidx24_sum_4110_fu_1957_p2 arrayidx24_sum_1_fu_1967_p2 arrayidx24_sum_1_1_fu_2040_p2 arrayidx24_sum_1_2_fu_2062_p2 arrayidx24_sum_1_3_fu_2139_p2 arrayidx24_sum_1_4_fu_2149_p2 arrayidx24_sum_2_fu_2220_p2 arrayidx24_sum_2_1_fu_2230_p2 arrayidx24_sum_2_2_fu_2301_p2 arrayidx24_sum_2_3_fu_2311_p2 arrayidx24_sum_2_4_fu_2376_p2 arrayidx24_sum_3_fu_2386_p2 arrayidx24_sum_3_1_fu_2443_p2 arrayidx24_sum_3_2_fu_2453_p2 arrayidx24_sum_3_3_fu_2506_p2 arrayidx24_sum_3_4_fu_2516_p2 arrayidx24_sum_4_fu_2563_p2 arrayidx24_sum_4_1_fu_3833_p2 arrayidx24_sum_4_2_fu_3867_p2 arrayidx24_sum_4_3_fu_3877_p2 arrayidx24_sum_4_4_fu_3911_p2 arrayidx24_sum_5_fu_3921_p2 arrayidx24_sum_5_1_fu_3955_p2 arrayidx24_sum_5_2_fu_3965_p2 arrayidx24_sum_5_3_fu_3999_p2 arrayidx24_sum_5_4_fu_4009_p2 arrayidx24_sum_6_fu_4043_p2 arrayidx24_sum_6_1_fu_4053_p2 arrayidx24_sum_6_2_fu_4087_p2 arrayidx24_sum_6_3_fu_4097_p2 arrayidx24_sum_6_4_fu_4131_p2 arrayidx24_sum_7_fu_4141_p2 arrayidx24_sum_7_1_fu_4175_p2 arrayidx24_sum_7_2_fu_4185_p2 arrayidx24_sum_7_3_fu_4215_p2 arrayidx24_sum_7_4_fu_4225_p2 mul_8ns_10ns_17_1_1_U142 urem_8ns_3ns_2_12_1_U139 sparsemux_7_2_16_1_1_U151 mul_16s_16s_24_1_1_U152 add_ln101_fu_1854_p2 mul_8ns_10ns_17_1_1_U140 sparsemux_7_2_16_1_1_U153 mac_muladd_16s_16s_24ns_24_4_1_U191 mac_muladd_16s_16s_24ns_24_4_1_U191 add_ln101_2_fu_1925_p2 mul_8ns_10ns_17_1_1_U141 sparsemux_7_2_16_1_1_U154 mac_muladd_16s_16s_24ns_24_4_1_U192 mac_muladd_16s_16s_24ns_24_4_1_U192 add_ln101_4_fu_2016_p2 sparsemux_7_2_16_1_1_U155 mac_muladd_16s_16s_24ns_24_4_1_U193 mac_muladd_16s_16s_24ns_24_4_1_U193 add_ln101_6_fu_2073_p2 mul_8ns_10ns_17_1_1_U143 sparsemux_7_2_16_1_1_U156 mac_muladd_16s_16s_24ns_24_4_1_U194 mac_muladd_16s_16s_24ns_24_4_1_U194 am_addmul_8ns_8ns_10ns_19_4_1_U182 am_addmul_8ns_8ns_10ns_19_4_1_U182 am_addmul_8ns_8ns_10ns_19_4_1_U182 sparsemux_7_2_16_1_1_U157 mac_muladd_16s_16s_24ns_24_4_1_U195 mac_muladd_16s_16s_24ns_24_4_1_U195 add_ln101_10_fu_2159_p2 sparsemux_7_2_16_1_1_U158 mac_muladd_16s_16s_24ns_24_4_1_U196 mac_muladd_16s_16s_24ns_24_4_1_U196 am_addmul_8ns_8ns_10ns_19_4_1_U183 am_addmul_8ns_8ns_10ns_19_4_1_U183 am_addmul_8ns_8ns_10ns_19_4_1_U183 sparsemux_7_2_16_1_1_U159 mac_muladd_16s_16s_24ns_24_4_1_U197 mac_muladd_16s_16s_24ns_24_4_1_U197 am_addmul_8ns_8ns_10ns_19_4_1_U184 am_addmul_8ns_8ns_10ns_19_4_1_U184 am_addmul_8ns_8ns_10ns_19_4_1_U184 sparsemux_7_2_16_1_1_U160 mac_muladd_16s_16s_24ns_24_4_1_U198 mac_muladd_16s_16s_24ns_24_4_1_U198 add_ln101_16_fu_2246_p2 sparsemux_7_2_16_1_1_U161 mac_muladd_16s_16s_24ns_24_4_1_U199 mac_muladd_16s_16s_24ns_24_4_1_U199 add_ln101_18_fu_2177_p2 mul_9ns_11ns_19_1_1_U144 sparsemux_7_2_16_1_1_U162 mac_muladd_16s_16s_24ns_24_4_1_U200 mac_muladd_16s_16s_24ns_24_4_1_U200 add_ln101_20_fu_2258_p2 mul_9ns_11ns_19_1_1_U145 sparsemux_7_2_16_1_1_U163 mac_muladd_16s_16s_24ns_24_4_1_U201 mac_muladd_16s_16s_24ns_24_4_1_U201 add_ln101_22_fu_2399_p2 sparsemux_7_2_16_1_1_U164 mac_muladd_16s_16s_24ns_24_4_1_U202 mac_muladd_16s_16s_24ns_24_4_1_U202 add_ln101_24_fu_2333_p2 mul_9ns_11ns_19_1_1_U146 sparsemux_7_2_16_1_1_U165 mac_muladd_16s_16s_24ns_24_4_1_U203 mac_muladd_16s_16s_24ns_24_4_1_U203 add_ln101_26_fu_2418_p2 mul_9ns_11ns_19_1_1_U147 sparsemux_7_2_16_1_1_U166 mac_muladd_16s_16s_24ns_24_4_1_U204 mac_muladd_16s_16s_24ns_24_4_1_U204 add_ln101_28_fu_2469_p2 sparsemux_7_2_16_1_1_U167 mac_muladd_16s_16s_24ns_24_4_1_U205 mac_muladd_16s_16s_24ns_24_4_1_U205 am_addmul_8ns_9ns_11ns_21_4_1_U185 am_addmul_8ns_9ns_11ns_21_4_1_U185 am_addmul_8ns_9ns_11ns_21_4_1_U185 sparsemux_7_2_16_1_1_U168 mac_muladd_16s_16s_24ns_24_4_1_U206 mac_muladd_16s_16s_24ns_24_4_1_U206 am_addmul_8ns_9ns_11ns_21_4_1_U186 am_addmul_8ns_9ns_11ns_21_4_1_U186 am_addmul_8ns_9ns_11ns_21_4_1_U186 sparsemux_7_2_16_1_1_U169 mac_muladd_16s_16s_24ns_24_4_1_U207 mac_muladd_16s_16s_24ns_24_4_1_U207 add_ln101_34_fu_2573_p2 sparsemux_7_2_16_1_1_U170 mac_muladd_16s_16s_24ns_24_4_1_U208 mac_muladd_16s_16s_24ns_24_4_1_U208 am_addmul_8ns_9ns_11ns_21_4_1_U187 am_addmul_8ns_9ns_11ns_21_4_1_U187 am_addmul_8ns_9ns_11ns_21_4_1_U187 sparsemux_7_2_16_1_1_U171 mac_muladd_16s_16s_24ns_24_4_1_U209 mac_muladd_16s_16s_24ns_24_4_1_U209 add_ln101_38_fu_2481_p2 mul_10ns_12ns_21_1_1_U148 sparsemux_7_2_16_1_1_U172 mac_muladd_16s_16s_24ns_24_4_1_U210 mac_muladd_16s_16s_24ns_24_4_1_U210 add_ln101_40_fu_3007_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U211 mac_muladd_16s_16s_24ns_24_4_1_U211 add_ln101_42_fu_2538_p2 mul_10ns_12ns_21_1_1_U149 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U212 mac_muladd_16s_16s_24ns_24_4_1_U212 add_ln101_44_fu_2591_p2 mul_10ns_12ns_21_1_1_U150 sparsemux_7_2_16_1_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U213 mac_muladd_16s_16s_24ns_24_4_1_U213 add_ln101_46_fu_3101_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U214 mac_muladd_16s_16s_24ns_24_4_1_U214 add_ln101_48_fu_3058_p2 mul_10ns_12ns_21_1_1_U173 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U215 mac_muladd_16s_16s_24ns_24_4_1_U215 add_ln101_50_fu_3119_p2 mul_10ns_12ns_21_1_1_U174 sparsemux_7_2_16_1_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U216 mac_muladd_16s_16s_24ns_24_4_1_U216 add_ln101_52_fu_3178_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U217 mac_muladd_16s_16s_24ns_24_4_1_U217 add_ln101_54_fu_3190_p2 mul_10ns_12ns_21_1_1_U175 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U218 mac_muladd_16s_16s_24ns_24_4_1_U218 add_ln101_56_fu_3248_p2 mul_10ns_12ns_21_1_1_U176 sparsemux_7_2_16_1_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U219 mac_muladd_16s_16s_24ns_24_4_1_U219 add_ln101_58_fu_3308_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U220 mac_muladd_16s_16s_24ns_24_4_1_U220 am_addmul_8ns_10ns_12ns_23_4_1_U188 am_addmul_8ns_10ns_12ns_23_4_1_U188 am_addmul_8ns_10ns_12ns_23_4_1_U188 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U221 mac_muladd_16s_16s_24ns_24_4_1_U221 am_addmul_8ns_10ns_12ns_23_4_1_U189 am_addmul_8ns_10ns_12ns_23_4_1_U189 am_addmul_8ns_10ns_12ns_23_4_1_U189 sparsemux_7_2_16_1_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U222 mac_muladd_16s_16s_24ns_24_4_1_U222 add_ln101_64_fu_3380_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U223 mac_muladd_16s_16s_24ns_24_4_1_U223 am_addmul_8ns_10ns_12ns_23_4_1_U190 am_addmul_8ns_10ns_12ns_23_4_1_U190 am_addmul_8ns_10ns_12ns_23_4_1_U190 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U224 mac_muladd_16s_16s_24ns_24_4_1_U224 add_ln101_68_fu_3326_p2 mul_11ns_13ns_23_1_1_U177 sparsemux_7_2_16_1_1_U138 mac_muladd_16s_16s_24ns_24_4_1_U225 mac_muladd_16s_16s_24ns_24_4_1_U225 add_ln101_70_fu_3515_p2 sparsemux_7_2_16_1_1_U136 mac_muladd_16s_16s_24ns_24_4_1_U226 mac_muladd_16s_16s_24ns_24_4_1_U226 add_ln101_72_fu_3392_p2 mul_11ns_13ns_23_1_1_U178 sparsemux_7_2_16_1_1_U137 mac_muladd_16s_16s_24ns_24_4_1_U227 mac_muladd_16s_16s_24ns_24_4_1_U227 add_ln101_74_fu_3468_p2 mul_11ns_13ns_23_1_1_U179 sparsemux_7_2_16_1_1_U180 mac_muladd_16s_16s_24ns_24_4_1_U228 mac_muladd_16s_16s_24ns_24_4_1_U228 sparsemux_7_2_16_1_1_U181 mac_muladd_16s_16s_24ns_24_4_1_U229 mac_muladd_16s_16s_24ns_24_4_1_U229 add_ln103_fu_4554_p2 add_ln103_2_fu_4572_p2 select_ln103_fu_4577_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1",
          "InstanceName": "grp_CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1_fu_1007",
          "BindInstances": "icmp_ln30_fu_134_p2 add_ln30_fu_140_p2 icmp_ln33_fu_152_p2 select_ln30_fu_158_p3 add_ln30_1_fu_166_p2 select_ln30_1_fu_172_p3 empty_fu_200_p2 add_ln37_fu_266_p2 icmp_ln39_fu_315_p2 max_fu_321_p3 add_ln37_1_fu_277_p2 icmp_ln39_1_fu_329_p2 max_3_fu_335_p3 add_ln43_fu_294_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4_fu_1013",
          "BindInstances": "icmp_ln109_fu_162_p2 add_ln109_fu_168_p2 icmp_ln111_fu_177_p2 select_ln109_fu_183_p3 add_ln109_1_fu_232_p2 select_ln109_1_fu_238_p3 icmp_ln112_fu_201_p2 icmp_ln112_1_fu_304_p2 or_ln112_fu_309_p2 mul_7ns_9ns_15_1_1_U242 urem_7ns_3ns_2_11_1_U241 add_ln112_1_fu_343_p2 storemerge583_fu_379_p3 add_ln111_fu_213_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4_fu_1021",
          "BindInstances": "icmp_ln119_fu_1742_p2 add_ln119_fu_1748_p2 icmp_ln121_fu_1760_p2 select_ln119_fu_1766_p3 add_ln119_1_fu_1774_p2 select_ln119_1_fu_1780_p3 empty_fu_1812_p2 arrayidx31_sum_fu_4205_p2 arrayidx32_sum_fu_1908_p2 arrayidx32_sum_126_fu_1818_p2 arrayidx32_sum_238_fu_1829_p2 arrayidx32_sum_350_fu_1918_p2 arrayidx32_sum_462_fu_1963_p2 arrayidx32_sum_1_fu_1973_p2 arrayidx32_sum_1_1_fu_2046_p2 arrayidx32_sum_1_2_fu_2068_p2 arrayidx32_sum_1_3_fu_2150_p2 arrayidx32_sum_1_4_fu_2160_p2 arrayidx32_sum_2_fu_2225_p2 arrayidx32_sum_2_1_fu_2235_p2 arrayidx32_sum_2_2_fu_2306_p2 arrayidx32_sum_2_3_fu_2316_p2 arrayidx32_sum_2_4_fu_2382_p2 arrayidx32_sum_3_fu_2392_p2 arrayidx32_sum_3_1_fu_2447_p2 arrayidx32_sum_3_2_fu_2457_p2 arrayidx32_sum_3_3_fu_2510_p2 arrayidx32_sum_3_4_fu_2520_p2 arrayidx32_sum_4_fu_2575_p2 arrayidx32_sum_4_1_fu_2585_p2 arrayidx32_sum_4_2_fu_2957_p2 arrayidx32_sum_4_3_fu_3827_p2 arrayidx32_sum_4_4_fu_3861_p2 arrayidx32_sum_5_fu_3871_p2 arrayidx32_sum_5_1_fu_3905_p2 arrayidx32_sum_5_2_fu_3915_p2 arrayidx32_sum_5_3_fu_3949_p2 arrayidx32_sum_5_4_fu_3959_p2 arrayidx32_sum_6_fu_3993_p2 arrayidx32_sum_6_1_fu_4003_p2 arrayidx32_sum_6_2_fu_4037_p2 arrayidx32_sum_6_3_fu_4047_p2 arrayidx32_sum_6_4_fu_4081_p2 arrayidx32_sum_7_fu_4091_p2 arrayidx32_sum_7_1_fu_4125_p2 arrayidx32_sum_7_2_fu_4135_p2 arrayidx32_sum_7_3_fu_4165_p2 arrayidx32_sum_7_4_fu_4175_p2 mul_7ns_9ns_15_1_1_U255 urem_7ns_3ns_2_11_1_U252 sparsemux_7_2_16_1_1_U263 mul_16s_16s_24_1_1_U264 add_ln127_fu_1860_p2 mul_7ns_9ns_15_1_1_U253 sparsemux_7_2_16_1_1_U265 mac_muladd_16s_16s_24ns_24_4_1_U300 mac_muladd_16s_16s_24ns_24_4_1_U300 add_ln127_2_fu_1931_p2 mul_7ns_9ns_15_1_1_U254 sparsemux_7_2_16_1_1_U266 mac_muladd_16s_16s_24ns_24_4_1_U301 mac_muladd_16s_16s_24ns_24_4_1_U301 add_ln127_4_fu_2022_p2 sparsemux_7_2_16_1_1_U267 mac_muladd_16s_16s_24ns_24_4_1_U302 mac_muladd_16s_16s_24ns_24_4_1_U302 add_ln127_6_fu_2079_p2 mul_7ns_9ns_15_1_1_U256 sparsemux_7_2_16_1_1_U268 mac_muladd_16s_16s_24ns_24_4_1_U303 mac_muladd_16s_16s_24ns_24_4_1_U303 add_ln127_8_fu_2111_p2 sparsemux_7_2_16_1_1_U269 mac_muladd_16s_16s_24ns_24_4_1_U304 mac_muladd_16s_16s_24ns_24_4_1_U304 am_addmul_7ns_7ns_9ns_17_4_1_U292 am_addmul_7ns_7ns_9ns_17_4_1_U292 am_addmul_7ns_7ns_9ns_17_4_1_U292 sparsemux_7_2_16_1_1_U270 mac_muladd_16s_16s_24ns_24_4_1_U305 mac_muladd_16s_16s_24ns_24_4_1_U305 am_addmul_7ns_7ns_9ns_17_4_1_U293 am_addmul_7ns_7ns_9ns_17_4_1_U293 am_addmul_7ns_7ns_9ns_17_4_1_U293 sparsemux_7_2_16_1_1_U271 mac_muladd_16s_16s_24ns_24_4_1_U306 mac_muladd_16s_16s_24ns_24_4_1_U306 add_ln127_14_fu_2245_p2 sparsemux_7_2_16_1_1_U272 mac_muladd_16s_16s_24ns_24_4_1_U307 mac_muladd_16s_16s_24ns_24_4_1_U307 am_addmul_7ns_7ns_9ns_17_4_1_U294 am_addmul_7ns_7ns_9ns_17_4_1_U294 am_addmul_7ns_7ns_9ns_17_4_1_U294 sparsemux_7_2_16_1_1_U273 mac_muladd_16s_16s_24ns_24_4_1_U308 mac_muladd_16s_16s_24ns_24_4_1_U308 add_ln127_18_fu_2329_p2 sparsemux_7_2_16_1_1_U274 mac_muladd_16s_16s_24ns_24_4_1_U309 mac_muladd_16s_16s_24ns_24_4_1_U309 add_ln127_20_fu_2182_p2 mul_8ns_10ns_17_1_1_U257 sparsemux_7_2_16_1_1_U275 mac_muladd_16s_16s_24ns_24_4_1_U310 mac_muladd_16s_16s_24ns_24_4_1_U310 add_ln127_22_fu_2263_p2 mul_8ns_10ns_17_1_1_U258 sparsemux_7_2_16_1_1_U276 mac_muladd_16s_16s_24ns_24_4_1_U311 mac_muladd_16s_16s_24ns_24_4_1_U311 add_ln127_24_fu_2408_p2 sparsemux_7_2_16_1_1_U277 mac_muladd_16s_16s_24ns_24_4_1_U312 mac_muladd_16s_16s_24ns_24_4_1_U312 add_ln127_26_fu_2348_p2 mul_8ns_10ns_17_1_1_U259 sparsemux_7_2_16_1_1_U278 mac_muladd_16s_16s_24ns_24_4_1_U313 mac_muladd_16s_16s_24ns_24_4_1_U313 add_ln127_28_fu_2473_p2 sparsemux_7_2_16_1_1_U279 mac_muladd_16s_16s_24ns_24_4_1_U314 mac_muladd_16s_16s_24ns_24_4_1_U314 am_addmul_7ns_8ns_10ns_19_4_1_U295 am_addmul_7ns_8ns_10ns_19_4_1_U295 am_addmul_7ns_8ns_10ns_19_4_1_U295 sparsemux_7_2_16_1_1_U280 mac_muladd_16s_16s_24ns_24_4_1_U315 mac_muladd_16s_16s_24ns_24_4_1_U315 am_addmul_7ns_8ns_10ns_19_4_1_U296 am_addmul_7ns_8ns_10ns_19_4_1_U296 am_addmul_7ns_8ns_10ns_19_4_1_U296 sparsemux_7_2_16_1_1_U281 mac_muladd_16s_16s_24ns_24_4_1_U316 mac_muladd_16s_16s_24ns_24_4_1_U316 add_ln127_34_fu_2935_p2 sparsemux_7_2_16_1_1_U282 mac_muladd_16s_16s_24ns_24_4_1_U317 mac_muladd_16s_16s_24ns_24_4_1_U317 mul_9ns_11ns_19_1_1_U260 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U318 mac_muladd_16s_16s_24ns_24_4_1_U318 add_ln127_37_fu_2992_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U319 mac_muladd_16s_16s_24ns_24_4_1_U319 add_ln127_39_fu_2485_p2 mul_9ns_11ns_19_1_1_U261 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U320 mac_muladd_16s_16s_24ns_24_4_1_U320 add_ln127_41_fu_2542_p2 mul_9ns_11ns_19_1_1_U262 sparsemux_7_2_16_1_1_U251 mac_muladd_16s_16s_24ns_24_4_1_U321 mac_muladd_16s_16s_24ns_24_4_1_U321 add_ln127_43_fu_3056_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U322 mac_muladd_16s_16s_24ns_24_4_1_U322 add_ln127_45_fu_3011_p2 mul_9ns_11ns_19_1_1_U283 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U323 mac_muladd_16s_16s_24ns_24_4_1_U323 add_ln127_47_fu_3127_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U324 mac_muladd_16s_16s_24ns_24_4_1_U324 add_ln127_49_fu_3068_p2 mul_9ns_11ns_19_1_1_U284 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U325 mac_muladd_16s_16s_24ns_24_4_1_U325 add_ln127_51_fu_3139_p2 mul_9ns_11ns_19_1_1_U285 sparsemux_7_2_16_1_1_U251 mac_muladd_16s_16s_24ns_24_4_1_U326 mac_muladd_16s_16s_24ns_24_4_1_U326 add_ln127_53_fu_3256_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U327 mac_muladd_16s_16s_24ns_24_4_1_U327 add_ln127_55_fu_3203_p2 mul_9ns_11ns_19_1_1_U286 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U328 mac_muladd_16s_16s_24ns_24_4_1_U328 add_ln127_57_fu_3322_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U329 mac_muladd_16s_16s_24ns_24_4_1_U329 am_addmul_7ns_9ns_11ns_21_4_1_U297 am_addmul_7ns_9ns_11ns_21_4_1_U297 am_addmul_7ns_9ns_11ns_21_4_1_U297 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U330 mac_muladd_16s_16s_24ns_24_4_1_U330 am_addmul_7ns_9ns_11ns_21_4_1_U298 am_addmul_7ns_9ns_11ns_21_4_1_U298 am_addmul_7ns_9ns_11ns_21_4_1_U298 sparsemux_7_2_16_1_1_U251 mac_muladd_16s_16s_24ns_24_4_1_U331 mac_muladd_16s_16s_24ns_24_4_1_U331 add_ln127_63_fu_3395_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U332 mac_muladd_16s_16s_24ns_24_4_1_U332 am_addmul_7ns_9ns_11ns_21_4_1_U299 am_addmul_7ns_9ns_11ns_21_4_1_U299 am_addmul_7ns_9ns_11ns_21_4_1_U299 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U333 mac_muladd_16s_16s_24ns_24_4_1_U333 add_ln127_67_fu_3461_p2 sparsemux_7_2_16_1_1_U250 mac_muladd_16s_16s_24ns_24_4_1_U334 mac_muladd_16s_16s_24ns_24_4_1_U334 add_ln127_69_fu_3274_p2 mul_10ns_12ns_21_1_1_U287 sparsemux_7_2_16_1_1_U249 mac_muladd_16s_16s_24ns_24_4_1_U335 mac_muladd_16s_16s_24ns_24_4_1_U335 add_ln127_71_fu_3340_p2 mul_10ns_12ns_21_1_1_U288 sparsemux_7_2_16_1_1_U251 mac_muladd_16s_16s_24ns_24_4_1_U336 mac_muladd_16s_16s_24ns_24_4_1_U336 add_ln127_73_fu_3529_p2 sparsemux_7_2_16_1_1_U290 mac_muladd_16s_16s_24ns_24_4_1_U337 mac_muladd_16s_16s_24ns_24_4_1_U337 add_ln127_75_fu_3407_p2 mul_10ns_12ns_21_1_1_U289 sparsemux_7_2_16_1_1_U291 mac_muladd_16s_16s_24ns_24_4_1_U338 mac_muladd_16s_16s_24ns_24_4_1_U338 add_ln129_fu_4516_p2 add_ln129_2_fu_4534_p2 select_ln129_fu_4539_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5_fu_1031",
          "BindInstances": "icmp_ln135_fu_116_p2 add_ln135_fu_122_p2 icmp_ln137_fu_134_p2 select_ln135_fu_140_p3 add_ln135_1_fu_148_p2 select_ln135_1_fu_154_p3 mac_muladd_7ns_5ns_7ns_11_4_1_U347 icmp_ln138_fu_176_p2 icmp_ln138_1_fu_233_p2 or_ln138_fu_238_p2 mac_muladd_7ns_5ns_7ns_11_4_1_U347 add_ln138_1_fu_243_p2 storemerge591_fu_268_p3 add_ln137_fu_182_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2",
          "InstanceName": "grp_CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2_fu_1037",
          "BindInstances": "icmp_ln52_fu_134_p2 add_ln52_fu_140_p2 icmp_ln55_fu_152_p2 select_ln52_fu_158_p3 add_ln52_1_fu_166_p2 select_ln52_1_fu_172_p3 empty_fu_200_p2 add_ln59_fu_266_p2 icmp_ln61_fu_315_p2 max_fu_321_p3 add_ln59_1_fu_277_p2 icmp_ln61_1_fu_329_p2 max_2_fu_335_p3 add_ln65_fu_294_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5",
          "InstanceName": "grp_CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5_fu_1043",
          "BindInstances": "icmp_ln147_fu_213_p2 add_ln147_fu_219_p2 icmp_ln150_fu_231_p2 select_ln147_fu_237_p3 xor_ln147_fu_245_p2 icmp_ln152_fu_251_p2 and_ln147_fu_257_p2 add_ln147_1_fu_350_p2 select_ln147_1_fu_356_p3 add_ln150_fu_263_p2 empty_fu_269_p2 j_mid2_fu_275_p3 select_ln150_fu_283_p3 empty_201_fu_395_p2 mac_muladd_7ns_5ns_7ns_11_4_1_U351 add_ln153_fu_366_p2 mac_muladd_7ns_5ns_7ns_11_4_1_U351 add_ln153_2_fu_412_p2 add_ln153_5_fu_421_p2 add_ln153_3_fu_431_p2 mac_muladd_16s_16s_24ns_24_4_1_U352 select_ln147_2_fu_453_p3 empty_202_fu_460_p3 mac_muladd_16s_16s_24ns_24_4_1_U352 add_ln152_fu_295_p2 icmp_ln152_1_fu_301_p2 icmp_ln150_1_fu_307_p2 add_ln155_fu_491_p2 add_ln155_1_fu_504_p2 add_ln155_2_fu_514_p2 select_ln155_fu_519_p3 add_ln150_1_fu_313_p2 select_ln150_1_fu_319_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6_fu_1054",
          "BindInstances": "icmp_ln161_fu_114_p2 add_ln161_fu_120_p2 icmp_ln163_fu_132_p2 select_ln161_fu_138_p3 add_ln161_1_fu_146_p2 select_ln161_1_fu_152_p3 mac_muladd_6ns_5ns_6ns_10_4_1_U361 icmp_ln164_fu_174_p2 icmp_ln164_1_fu_231_p2 or_ln164_fu_236_p2 mac_muladd_6ns_5ns_6ns_10_4_1_U361 add_ln164_1_fu_241_p2 storemerge601_fu_266_p3 add_ln163_fu_180_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7",
          "InstanceName": "grp_CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7_fu_1060",
          "BindInstances": "icmp_ln187_fu_112_p2 add_ln187_fu_118_p2 icmp_ln189_fu_130_p2 select_ln187_fu_136_p3 add_ln187_1_fu_144_p2 select_ln187_1_fu_150_p3 mac_muladd_6ns_6ns_6ns_11_4_1_U374 icmp_ln190_fu_172_p2 icmp_ln190_1_fu_229_p2 or_ln190_fu_234_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U374 add_ln190_1_fu_239_p2 storemerge609_fu_264_p3 add_ln189_fu_178_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6",
          "InstanceName": "grp_CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_fu_1066",
          "BindInstances": "icmp_ln173_fu_223_p2 add_ln173_fu_229_p2 icmp_ln176_fu_241_p2 select_ln173_fu_247_p3 xor_ln173_fu_255_p2 icmp_ln178_fu_261_p2 and_ln173_fu_267_p2 add_ln173_1_fu_360_p2 select_ln173_1_fu_366_p3 add_ln176_fu_273_p2 empty_fu_279_p2 j_1_mid2_fu_285_p3 select_ln176_fu_293_p3 empty_199_fu_405_p2 mac_muladd_6ns_5ns_6ns_10_4_1_U365 add_ln179_fu_376_p2 mac_muladd_6ns_5ns_6ns_10_4_1_U365 add_ln179_2_fu_422_p2 add_ln179_5_fu_431_p2 add_ln179_3_fu_441_p2 mac_muladd_16s_16s_24ns_24_4_1_U366 select_ln173_2_fu_463_p3 empty_200_fu_470_p3 mac_muladd_16s_16s_24ns_24_4_1_U366 add_ln178_fu_305_p2 icmp_ln178_1_fu_311_p2 icmp_ln176_1_fu_317_p2 add_ln181_fu_501_p2 add_ln181_1_fu_514_p2 add_ln181_2_fu_524_p2 select_ln181_fu_529_p3 add_ln176_1_fu_323_p2 select_ln176_1_fu_329_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3",
          "InstanceName": "grp_CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3_fu_1078",
          "BindInstances": "icmp_ln74_fu_289_p2 add_ln74_fu_295_p2 icmp_ln77_fu_304_p2 select_ln74_fu_310_p3 add_ln74_1_fu_343_p2 select_ln74_1_fu_349_p3 empty_fu_376_p2 add_ln81_fu_417_p2 icmp_ln83_fu_473_p2 max_fu_479_p3 add_ln81_1_fu_428_p2 icmp_ln83_1_fu_487_p2 max_1_fu_493_p3 mul_5ns_7ns_11_1_1_U388 add_ln86_fu_462_p2 urem_5ns_5ns_4_9_1_U387 add_ln87_fu_324_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7",
          "InstanceName": "grp_CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7_fu_1093",
          "BindInstances": "icmp_ln199_fu_221_p2 add_ln199_fu_227_p2 icmp_ln202_fu_239_p2 select_ln199_fu_245_p3 xor_ln199_fu_253_p2 icmp_ln204_fu_259_p2 and_ln199_fu_265_p2 add_ln199_1_fu_358_p2 select_ln199_1_fu_364_p3 add_ln202_fu_271_p2 empty_fu_277_p2 j_2_mid2_fu_283_p3 select_ln202_fu_291_p3 empty_197_fu_403_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U378 add_ln205_fu_374_p2 mac_muladd_6ns_6ns_6ns_11_4_1_U378 add_ln205_2_fu_420_p2 add_ln205_5_fu_429_p2 add_ln205_3_fu_439_p2 mac_muladd_16s_16s_24ns_24_4_1_U379 select_ln199_2_fu_461_p3 empty_198_fu_468_p3 mac_muladd_16s_16s_24ns_24_4_1_U379 add_ln204_fu_303_p2 icmp_ln204_1_fu_309_p2 icmp_ln202_1_fu_315_p2 add_ln207_fu_499_p2 add_ln207_1_fu_512_p2 add_ln207_2_fu_522_p2 select_ln207_fu_527_p3 add_ln202_1_fu_321_p2 select_ln202_1_fu_327_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_VITIS_LOOP_93_1",
          "InstanceName": "grp_CNN_Pipeline_VITIS_LOOP_93_1_fu_1105",
          "BindInstances": "icmp_ln93_fu_345_p2 add_ln93_1_fu_351_p2 add_ln96_9_fu_462_p2 mul_16s_18ns_34_1_1_U402 sub_ln98_fu_547_p2 select_ln98_fu_573_p3 sub_ln98_1_fu_584_p2 select_ln98_1_fu_590_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_a_Dense_0",
          "InstanceName": "grp_CNN_Pipeline_loop_for_a_Dense_0_fu_1120",
          "BindInstances": "icmp_ln5_fu_836_p2 add_ln5_fu_842_p2 thr_add_fu_879_p2 mul_16s_12s_24_1_1_U415 add_ln9_fu_852_p2 mac_muladd_16s_12s_24ns_24_4_1_U416 mac_muladd_16s_12s_24ns_24_4_1_U416 add_ln9_2_fu_863_p2 mac_muladd_16s_12s_24ns_24_4_1_U417 mac_muladd_16s_12s_24ns_24_4_1_U417 add_ln9_4_fu_893_p2 mac_muladd_16s_12s_24ns_24_4_1_U418 mac_muladd_16s_12s_24ns_24_4_1_U418 add_ln9_6_fu_926_p2 mac_muladd_16s_12s_24ns_24_4_1_U419 mac_muladd_16s_12s_24ns_24_4_1_U419 mac_muladd_16s_12s_24ns_24_4_1_U420 mac_muladd_16s_12s_24ns_24_4_1_U420 add_ln9_9_fu_959_p2 mac_muladd_16s_12s_24ns_24_4_1_U421 mac_muladd_16s_12s_24ns_24_4_1_U421 add_ln9_11_fu_969_p2 mac_muladd_16s_12s_24ns_24_4_1_U422 mac_muladd_16s_12s_24ns_24_4_1_U422 add_ln9_13_fu_1000_p2 mac_muladd_16s_12s_24ns_24_4_1_U423 mac_muladd_16s_12s_24ns_24_4_1_U423 add_ln9_15_fu_1010_p2 mac_muladd_16s_12s_24ns_24_4_1_U424 mac_muladd_16s_12s_24ns_24_4_1_U424 add_ln9_17_fu_1041_p2 mac_muladd_16s_12s_24ns_24_4_1_U425 mac_muladd_16s_12s_24ns_24_4_1_U425 add_ln9_19_fu_1051_p2 mac_muladd_16s_12s_24ns_24_4_1_U426 mac_muladd_16s_12s_24ns_24_4_1_U426 add_ln9_21_fu_1082_p2 mac_muladd_16s_12s_24ns_24_4_1_U427 mac_muladd_16s_12s_24ns_24_4_1_U427 mac_muladd_16s_12s_24ns_24_4_1_U428 mac_muladd_16s_12s_24ns_24_4_1_U428 add_ln9_24_fu_1129_p2 mac_muladd_16s_12s_24ns_24_4_1_U429 mac_muladd_16s_12s_24ns_24_4_1_U429 add_ln9_26_fu_1139_p2 mac_muladd_16s_12s_24ns_24_4_1_U430 mac_muladd_16s_12s_24ns_24_4_1_U430 add_ln9_28_fu_1170_p2 mac_muladd_16s_12s_24ns_24_4_1_U431 mac_muladd_16s_12s_24ns_24_4_1_U431 add_ln9_30_fu_1180_p2 mac_muladd_16s_12s_24ns_24_4_1_U432 mac_muladd_16s_12s_24ns_24_4_1_U432 add_ln9_32_fu_1211_p2 mac_muladd_16s_12s_24ns_24_4_1_U433 mac_muladd_16s_12s_24ns_24_4_1_U433 add_ln9_34_fu_1221_p2 mac_muladd_16s_12s_24ns_24_4_1_U434 mac_muladd_16s_12s_24ns_24_4_1_U434 add_ln9_36_fu_1252_p2 mac_muladd_16s_12s_24ns_24_4_1_U435 mac_muladd_16s_12s_24ns_24_4_1_U435 mac_muladd_16s_12s_24ns_24_4_1_U436 mac_muladd_16s_12s_24ns_24_4_1_U436 add_ln9_39_fu_1295_p2 mac_muladd_16s_12s_24ns_24_4_1_U437 mac_muladd_16s_12s_24ns_24_4_1_U437 add_ln9_41_fu_1305_p2 mac_muladd_16s_12s_24ns_24_4_1_U438 mac_muladd_16s_12s_24ns_24_4_1_U438 add_ln9_43_fu_1336_p2 mac_muladd_16s_12s_24ns_24_4_1_U439 mac_muladd_16s_12s_24ns_24_4_1_U439 add_ln9_45_fu_1346_p2 mac_muladd_16s_12s_24ns_24_4_1_U440 mac_muladd_16s_12s_24ns_24_4_1_U440 add_ln9_47_fu_1377_p2 mac_muladd_16s_12s_24ns_24_4_1_U441 mac_muladd_16s_12s_24ns_24_4_1_U441 add_ln9_49_fu_1387_p2 mac_muladd_16s_12s_24ns_24_4_1_U442 mac_muladd_16s_12s_24ns_24_4_1_U442 add_ln9_51_fu_1418_p2 mac_muladd_16s_12s_24ns_24_4_1_U443 mac_muladd_16s_12s_24ns_24_4_1_U443 mac_muladd_16s_12s_24ns_24_4_1_U444 mac_muladd_16s_12s_24ns_24_4_1_U444 add_ln9_54_fu_1464_p2 mac_muladd_16s_12s_24ns_24_4_1_U445 mac_muladd_16s_12s_24ns_24_4_1_U445 add_ln9_56_fu_1474_p2 mac_muladd_16s_12s_24ns_24_4_1_U446 mac_muladd_16s_12s_24ns_24_4_1_U446 add_ln11_fu_1842_p2 add_ln11_2_fu_1873_p2 add_ln11_1_fu_1879_p2 select_ln11_fu_1893_p3"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_for_a_Dense_1",
          "InstanceName": "grp_CNN_Pipeline_loop_for_a_Dense_1_fu_1161",
          "BindInstances": "icmp_ln17_fu_556_p2 add_ln17_fu_562_p2 mul_16s_16s_24_1_1_U483 add_ln21_fu_572_p2 mac_muladd_16s_16s_24ns_24_4_1_U484 mac_muladd_16s_16s_24ns_24_4_1_U484 add_ln21_2_fu_583_p2 mac_muladd_16s_16s_24ns_24_4_1_U485 mac_muladd_16s_16s_24ns_24_4_1_U485 add_ln21_4_fu_619_p2 mac_muladd_16s_16s_24ns_24_4_1_U486 mac_muladd_16s_16s_24ns_24_4_1_U486 add_ln21_6_fu_652_p2 mac_muladd_16s_16s_24ns_24_4_1_U487 mac_muladd_16s_16s_24ns_24_4_1_U487 add_ln21_8_fu_662_p2 mac_muladd_16s_16s_24ns_24_4_1_U488 mac_muladd_16s_16s_24ns_24_4_1_U488 add_ln21_10_fu_683_p2 mac_muladd_16s_16s_24ns_24_4_1_U489 mac_muladd_16s_16s_24ns_24_4_1_U489 add_ln21_12_fu_693_p2 mac_muladd_16s_16s_24ns_24_4_1_U490 mac_muladd_16s_16s_24ns_24_4_1_U490 mac_muladd_16s_16s_24ns_24_4_1_U491 mac_muladd_16s_16s_24ns_24_4_1_U491 add_ln21_15_fu_736_p2 mac_muladd_16s_16s_24ns_24_4_1_U492 mac_muladd_16s_16s_24ns_24_4_1_U492 add_ln21_17_fu_767_p2 mac_muladd_16s_16s_24ns_24_4_1_U493 mac_muladd_16s_16s_24ns_24_4_1_U493 add_ln21_19_fu_777_p2 mac_muladd_16s_16s_24ns_24_4_1_U494 mac_muladd_16s_16s_24ns_24_4_1_U494 add_ln21_21_fu_808_p2 mac_muladd_16s_16s_24ns_24_4_1_U495 mac_muladd_16s_16s_24ns_24_4_1_U495 add_ln21_23_fu_818_p2 mac_muladd_16s_16s_24ns_24_4_1_U496 mac_muladd_16s_16s_24ns_24_4_1_U496 add_ln21_25_fu_849_p2 mac_muladd_16s_16s_24ns_24_4_1_U497 mac_muladd_16s_16s_24ns_24_4_1_U497 add_ln21_27_fu_859_p2 mac_muladd_16s_16s_24ns_24_4_1_U498 mac_muladd_16s_16s_24ns_24_4_1_U498 mac_muladd_16s_16s_24ns_24_4_1_U499 mac_muladd_16s_16s_24ns_24_4_1_U499 add_ln21_30_fu_906_p2 mac_muladd_16s_16s_24ns_24_4_1_U500 mac_muladd_16s_16s_24ns_24_4_1_U500 add_ln21_32_fu_937_p2 mac_muladd_16s_16s_24ns_24_4_1_U501 mac_muladd_16s_16s_24ns_24_4_1_U501 add_ln21_34_fu_947_p2 mac_muladd_16s_16s_24ns_24_4_1_U502 mac_muladd_16s_16s_24ns_24_4_1_U502 add_ln23_fu_1195_p2 add_ln23_8_fu_1218_p2"
        },
        {
          "ModuleName": "CNN_Pipeline_loop_detect",
          "InstanceName": "grp_CNN_Pipeline_loop_detect_fu_1190",
          "BindInstances": "icmp_ln28_fu_96_p2 icmp_ln29_fu_124_p2 select_ln29_fu_141_p3 maxindex_3_fu_149_p3 i_3_fu_107_p2"
        }
      ]
    },
    "Info": {
      "CNN_Pipeline_loop_for_channel_pad_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_ap_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_VITIS_LOOP_93_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_a_Dense_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_for_a_Dense_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN_Pipeline_loop_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CNN": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "CNN_Pipeline_loop_for_channel_pad_0": {
        "Latency": {
          "LatencyBest": "326",
          "LatencyAvg": "326",
          "LatencyWorst": "326",
          "PipelineII": "325",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.831"
        },
        "Loops": [{
            "Name": "loop_for_channel_pad_0",
            "TripCount": "324",
            "Latency": "324",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_ap_0": {
        "Latency": {
          "LatencyBest": "328",
          "LatencyAvg": "328",
          "LatencyWorst": "328",
          "PipelineII": "321",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.617"
        },
        "Loops": [{
            "Name": "loop_for_ap_0",
            "TripCount": "320",
            "Latency": "326",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "404",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "268",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1": {
        "Latency": {
          "LatencyBest": "1309",
          "LatencyAvg": "1309",
          "LatencyWorst": "1309",
          "PipelineII": "1297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.317"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_1_loop_for_channel_pad_1",
            "TripCount": "1296",
            "Latency": "1307",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "496",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "507",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1": {
        "Latency": {
          "LatencyBest": "14108",
          "LatencyAvg": "14108",
          "LatencyWorst": "14108",
          "PipelineII": "14091",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.754"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_1_loop_for_ap_1",
            "TripCount": "1280",
            "Latency": "14106",
            "PipelineII": "11",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "33",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "2206",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1771",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0": {
        "Latency": {
          "LatencyBest": "642",
          "LatencyAvg": "642",
          "LatencyWorst": "642",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.894"
        },
        "Loops": [{
            "Name": "loop_for_channel_pool_0_loop_for_weight_pool_0",
            "TripCount": "640",
            "Latency": "640",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "323",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2": {
        "Latency": {
          "LatencyBest": "658",
          "LatencyAvg": "658",
          "LatencyWorst": "658",
          "PipelineII": "657",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.363"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_2_loop_for_channel_pad_2",
            "TripCount": "656",
            "Latency": "656",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "35",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "311",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2": {
        "Latency": {
          "LatencyBest": "14093",
          "LatencyAvg": "14093",
          "LatencyWorst": "14093",
          "PipelineII": "14091",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.382"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_67_1_loop_for_ap_2",
            "TripCount": "1280",
            "Latency": "14091",
            "PipelineII": "11",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "487",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1423",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3": {
        "Latency": {
          "LatencyBest": "1324",
          "LatencyAvg": "1324",
          "LatencyWorst": "1324",
          "PipelineII": "1313",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.270"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_3_loop_for_channel_pad_3",
            "TripCount": "1312",
            "Latency": "1322",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "441",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "483",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3": {
        "Latency": {
          "LatencyBest": "26918",
          "LatencyAvg": "26918",
          "LatencyWorst": "26918",
          "PipelineII": "26901",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.697"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1_loop_for_ap_3",
            "TripCount": "1280",
            "Latency": "26916",
            "PipelineII": "21",
            "PipelineDepth": "58"
          }],
        "Area": {
          "DSP": "63",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "5",
          "FF": "2778",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "3086",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1": {
        "Latency": {
          "LatencyBest": "642",
          "LatencyAvg": "642",
          "LatencyWorst": "642",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.894"
        },
        "Loops": [{
            "Name": "loop_for_channel_pool_1_loop_for_weight_pool_1",
            "TripCount": "640",
            "Latency": "640",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "327",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4": {
        "Latency": {
          "LatencyBest": "683",
          "LatencyAvg": "683",
          "LatencyWorst": "683",
          "PipelineII": "673",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.400"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_4_loop_for_channel_pad_4",
            "TripCount": "672",
            "Latency": "681",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "410",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "517",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4": {
        "Latency": {
          "LatencyBest": "26916",
          "LatencyAvg": "26916",
          "LatencyWorst": "26916",
          "PipelineII": "26901",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.310"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_119_1_loop_for_ap_4",
            "TripCount": "1280",
            "Latency": "26914",
            "PipelineII": "21",
            "PipelineDepth": "56"
          }],
        "Area": {
          "DSP": "58",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "2572",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "3185",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5": {
        "Latency": {
          "LatencyBest": "1348",
          "LatencyAvg": "1348",
          "LatencyWorst": "1348",
          "PipelineII": "1345",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.925"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_5_loop_for_channel_pad_5",
            "TripCount": "1344",
            "Latency": "1346",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "57",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "256",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5": {
        "Latency": {
          "LatencyBest": "6408",
          "LatencyAvg": "6408",
          "LatencyWorst": "6408",
          "PipelineII": "6401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.805"
        },
        "Loops": [{
            "Name": "loop_for_ap_5_loop_for_fc_5_loop_for_fa_5",
            "TripCount": "6400",
            "Latency": "6406",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "551",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "712",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2": {
        "Latency": {
          "LatencyBest": "642",
          "LatencyAvg": "642",
          "LatencyWorst": "642",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.894"
        },
        "Loops": [{
            "Name": "loop_for_channel_pool_2_loop_for_weight_pool_2",
            "TripCount": "640",
            "Latency": "640",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "325",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6": {
        "Latency": {
          "LatencyBest": "708",
          "LatencyAvg": "708",
          "LatencyWorst": "708",
          "PipelineII": "705",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.978"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_6_loop_for_channel_pad_6",
            "TripCount": "704",
            "Latency": "706",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "53",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6": {
        "Latency": {
          "LatencyBest": "3208",
          "LatencyAvg": "3208",
          "LatencyWorst": "3208",
          "PipelineII": "3201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.805"
        },
        "Loops": [{
            "Name": "loop_for_ap_6_loop_for_fc_6_loop_for_fa_6",
            "TripCount": "3200",
            "Latency": "3206",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "548",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "710",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7": {
        "Latency": {
          "LatencyBest": "1412",
          "LatencyAvg": "1412",
          "LatencyWorst": "1412",
          "PipelineII": "1409",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.933"
        },
        "Loops": [{
            "Name": "loop_for_3_channel_pad_7_loop_for_channel_pad_7",
            "TripCount": "1408",
            "Latency": "1410",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "57",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "252",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7": {
        "Latency": {
          "LatencyBest": "6408",
          "LatencyAvg": "6408",
          "LatencyWorst": "6408",
          "PipelineII": "6401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.748"
        },
        "Loops": [{
            "Name": "loop_for_ap_7_loop_for_fc_7_loop_for_fa_7",
            "TripCount": "6400",
            "Latency": "6406",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "552",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "723",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3": {
        "Latency": {
          "LatencyBest": "649",
          "LatencyAvg": "649",
          "LatencyWorst": "649",
          "PipelineII": "641",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.894"
        },
        "Loops": [{
            "Name": "loop_for_channel_pool_3_loop_for_weight_pool_3",
            "TripCount": "640",
            "Latency": "647",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "276",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "435",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_VITIS_LOOP_93_1": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.710"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "40",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "461",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_a_Dense_0": {
        "Latency": {
          "LatencyBest": "359",
          "LatencyAvg": "359",
          "LatencyWorst": "359",
          "PipelineII": "357",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.617"
        },
        "Loops": [{
            "Name": "loop_for_a_Dense_0",
            "TripCount": "20",
            "Latency": "357",
            "PipelineII": "17",
            "PipelineDepth": "35"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "1136",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1079",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_for_a_Dense_1": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.617"
        },
        "Loops": [{
            "Name": "loop_for_a_Dense_1",
            "TripCount": "5",
            "Latency": "66",
            "PipelineII": "11",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "688",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "716",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN_Pipeline_loop_detect": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.314"
        },
        "Loops": [{
            "Name": "loop_detect",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "41",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "131",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "CNN": {
        "Latency": {
          "LatencyBest": "504806",
          "LatencyAvg": "504806",
          "LatencyWorst": "504806",
          "PipelineII": "504807",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.754"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_15_1",
            "TripCount": "4",
            "Latency": "1332",
            "PipelineII": "",
            "PipelineDepth": "333"
          },
          {
            "Name": "VITIS_LOOP_145_1",
            "TripCount": "16",
            "Latency": "102592",
            "PipelineII": "",
            "PipelineDepth": "6412"
          },
          {
            "Name": "VITIS_LOOP_171_1",
            "TripCount": "32",
            "Latency": "102784",
            "PipelineII": "",
            "PipelineDepth": "3212"
          },
          {
            "Name": "VITIS_LOOP_197_1",
            "TripCount": "32",
            "Latency": "205184",
            "PipelineII": "",
            "PipelineDepth": "6412"
          }
        ],
        "Area": {
          "BRAM_18K": "49",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "17",
          "DSP": "245",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "19",
          "FF": "15036",
          "AVAIL_FF": "234240",
          "UTIL_FF": "6",
          "LUT": "21426",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-14 02:16:47 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
