Analysis & Synthesis report for quartus
Sat Aug 03 22:49:32 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
 12. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
 14. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
 15. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 23. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 24. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
 25. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated
 26. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
 27. Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst
 28. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
 29. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec
 30. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb
 31. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
 32. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
 33. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
 34. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
 35. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo
 36. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
 37. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo
 38. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo
 39. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
 40. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
 41. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
 42. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
 43. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
 44. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
 45. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
 46. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr
 47. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
 48. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
 49. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
 50. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
 51. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
 52. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr
 53. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
 54. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
 55. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr
 56. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
 57. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
 58. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
 59. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
 60. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
 61. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr
 62. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
 63. Parameter Settings for User Entity Instance: seven_display:ssd_0
 64. Parameter Settings for User Entity Instance: seven_display:ssd_1
 65. Parameter Settings for User Entity Instance: seven_display:ssd_2
 66. Parameter Settings for User Entity Instance: seven_display:ssd_3
 67. Parameter Settings for User Entity Instance: seven_display:ssd_4
 68. Parameter Settings for User Entity Instance: seven_display:ssd_5
 69. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
 70. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
 71. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
 72. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
 75. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
 76. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
 77. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
 78. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr"
 79. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
 80. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
 81. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
 82. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
 83. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
 84. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr"
 85. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
 86. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
 87. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
 88. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo"
 89. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo"
 90. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
 91. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
 92. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
 93. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
 94. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
 95. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb"
 96. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"
 97. Port Connectivity Checks: "vmicro16_soc:soc"
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 03 22:49:31 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1562                                        ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 75,776                                      ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; ../../vmicro16_periph.v                        ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_periph.v                                           ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/fifo.v                              ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/fifo.v                                                 ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; Z:/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; e:/projects/uni/vmicro16/sw/asm.s.hex          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; e:/projects/uni/vmicro16/sw/asm.s.hex                                                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_a4v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
; db/altsyncram_nev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Z:/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1340        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1713        ;
;     -- 7 input functions                    ; 40          ;
;     -- 6 input functions                    ; 799         ;
;     -- 5 input functions                    ; 209         ;
;     -- 4 input functions                    ; 208         ;
;     -- <=3 input functions                  ; 457         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1562        ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 75776       ;
;                                             ;             ;
; Total DSP Blocks                            ; 3           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 1612        ;
; Total fan-out                               ; 14416       ;
; Average fan-out                             ; 4.19        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name           ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_ms                                            ; 1713 (0)            ; 1562 (0)                  ; 75776             ; 3          ; 58   ; 0            ; |top_ms                                                                                                                                         ; top_ms                ; work         ;
;    |seven_display:ssd_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                     ; seven_display         ; work         ;
;    |seven_display:ssd_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                     ; seven_display         ; work         ;
;    |seven_display:ssd_2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                     ; seven_display         ; work         ;
;    |seven_display:ssd_3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                     ; seven_display         ; work         ;
;    |seven_display:ssd_4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                     ; seven_display         ; work         ;
;    |seven_display:ssd_5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                     ; seven_display         ; work         ;
;    |vmicro16_soc:soc|                              ; 1671 (0)            ; 1562 (0)                  ; 75776             ; 3          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                        ; vmicro16_soc          ; work         ;
;       |apb_intercon_s:apb|                         ; 256 (228)           ; 2 (2)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                     ; apb_intercon_s        ; work         ;
;          |addr_dec:gen_pselx_dec.paddr_dec|        ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec                                                                    ; addr_dec              ; work         ;
;       |apb_uart_tx:uart0_apb|                      ; 141 (0)             ; 174 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                  ; apb_uart_tx           ; work         ;
;          |uart_fifo:uart_fifo|                     ; 141 (2)             ; 174 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                              ; uart_fifo             ; work         ;
;             |fifo:tx_fifo|                         ; 44 (44)             ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo                                                                 ; fifo                  ; work         ;
;             |uart:uart_inst|                       ; 95 (95)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                               ; uart                  ; work         ;
;       |pow_reset:por_inst|                         ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst                                                                                                     ; pow_reset             ; work         ;
;       |timer_apb:timr0|                            ; 80 (80)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                        ; timer_apb             ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|              ; 7 (7)               ; 1 (1)                     ; 73728             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                          ; vmicro16_bram_ex_apb  ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                   ; vmicro16_bram         ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                              ; altsyncram            ; work         ;
;                |altsyncram_tev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated               ; altsyncram_tev1       ; work         ;
;          |vmicro16_bram:ram_exflags|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                ; vmicro16_bram         ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                           ; altsyncram            ; work         ;
;                |altsyncram_nev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated            ; altsyncram_nev1       ; work         ;
;       |vmicro16_core:cores[0].c1|                  ; 553 (276)           ; 557 (93)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                              ; vmicro16_core         ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                          ; branch                ; work         ;
;          |vmicro16_alu:alu|                        ; 177 (176)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu          ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch                ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 44 (41)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu     ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram         ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram            ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1       ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram         ; work         ;
;          |vmicro16_dec:dec|                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec          ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs         ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs         ; work         ;
;       |vmicro16_core:cores[1].c1|                  ; 561 (276)           ; 558 (93)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                              ; vmicro16_core         ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                          ; branch                ; work         ;
;          |vmicro16_alu:alu|                        ; 180 (179)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu          ; work         ;
;             |branch:setc_check|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|branch:setc_check                                                           ; branch                ; work         ;
;          |vmicro16_bram:mem_instr|                 ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr                                                                      ; vmicro16_bram         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 48 (42)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu     ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram         ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram            ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1       ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram         ; work         ;
;          |vmicro16_dec:dec|                        ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec          ; work         ;
;          |vmicro16_regs:regs_intr|                 ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr                                                                      ; vmicro16_regs         ; work         ;
;          |vmicro16_regs:regs|                      ; 10 (10)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs         ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                            ; vmicro16_gpio_apb     ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                            ; vmicro16_gpio_apb     ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                            ; vmicro16_gpio_apb     ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                ; 16 (2)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                            ; vmicro16_regs_apb     ; work         ;
;          |vmicro16_regs:regs_apb|                  ; 14 (14)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                     ; vmicro16_regs         ; work         ;
;       |vmicro16_watchdog_apb:wdog0_apb|            ; 47 (47)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb                                                                                        ; vmicro16_watchdog_apb ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 4096         ; 2            ; 4096         ; 2            ; 8192  ; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                  ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_out[15]                                ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_out[15]                                ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]              ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]              ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[15]                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[15]                                                        ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED              ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~4                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~4                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                          ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                        ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                        ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                        ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]               ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]             ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE                  ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START           ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS             ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP            ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART         ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR                 ; Lost fanout                                                                                                  ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[4]                          ; Stuck at GND due to stuck port data_in                                                                       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[4]                           ; Stuck at GND due to stuck port data_in                                                                       ;
; Total Number of Removed Registers = 72                                                                        ;                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                               ;
+------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0]      ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[1],           ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],           ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],         ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],         ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],         ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3]          ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6         ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START, ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[1] ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[2],      ;
;                                                                                                ;                           ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[3]       ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem_out[15]                 ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[15]                                               ;
;                                                                                                ; due to stuck port data_in ;                                                                                                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem_out[15]                 ; Stuck at GND              ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[15]                                               ;
;                                                                                                ; due to stuck port data_in ;                                                                                                      ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7         ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE         ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8         ; Lost Fanouts              ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP   ;
+------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1562  ;
; Number of registers using Synchronous Clear  ; 1020  ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1401  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 3       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[2]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[1]                                                 ; 4       ;
; vmicro16_soc:soc|pow_reset:por_inst|hold[0]                                                 ; 4       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[17]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[23]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[25]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[7]                                   ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[12]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[13]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[14]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[15]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[19]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[20]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[21]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb|timer[22]                                  ; 2       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][1]              ; 2       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]              ; 2       ;
; Total number of inverted registers = 24                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; Register Name                                                                                      ; Megafunction                                                                                  ; Type ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]               ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0               ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0,1]              ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0            ; RAM  ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr[13]                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc_saved[13]                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr[2]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc_saved[4]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb|gpio[4]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb|gpio[2]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb|gpio[5]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[1]            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rdd[5]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rdd[11]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[0][4]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[1][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[2][3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[3][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[4][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[5][14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[6][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|regs[7][8]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[0][8]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[1][8]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[2][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[3][8]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[4][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[5][4]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[6][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr|regs[7][15]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[0][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[1][5]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[2][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[3][10]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[4][11]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[5][1]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[6][0]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|regs[7][2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[0][2]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[1][13]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[2][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[3][10]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[4][7]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[5][14]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[6][12]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr|regs[7][6]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[15][0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[14][3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[13][0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[12][0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[11][1]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[10][2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[9][1]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[8][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[7][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[6][6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[5][6]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[4][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[3][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[2][0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[1][3]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|memory[0][2]           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][14]                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[2][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[3][8]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[4][15]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[5][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[6][5]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[7][7]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[9]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[10]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[2]           ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[5]                    ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[4]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[9]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[7]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[9]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[2]                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[1] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[3]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[0]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[2]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[2] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[5]      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[15]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[10]                                            ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[5]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|pow_reset:por_inst|hold[1]                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[2]                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[2]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux13                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[0]                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec|seli[1]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector12           ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rd1[6]                                        ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rd1[10]                                       ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[15]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[2]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[1]                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[15]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[7]                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[1]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector6            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux43                                                      ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux11                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux5                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux7                               ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux39                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux50                                                      ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux3                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux2                               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux36                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_nev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|pow_reset:por_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT           ; 1     ; Signed Integer                                          ;
; N              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BUS_WIDTH           ; 19    ; Signed Integer                                     ;
; DATA_WIDTH          ; 16    ; Signed Integer                                     ;
; MASTER_PORTS        ; 2     ; Signed Integer                                     ;
; SLAVE_PORTS         ; 8     ; Signed Integer                                     ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                     ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                     ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                     ;
; HAS_PSELX_ADDR      ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                                           ;
; SLAVE_PORTS    ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; BUS_WIDTH      ; 19       ; Signed Integer                                                    ;
; NAME           ; WDOG0    ; String                                                            ;
; CLK_HZ         ; 50000000 ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 19    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_EXP       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_EXP       ; 4     ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 19    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 2     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 2     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 19               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 1                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 2      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R2 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R3 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R2 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R3 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 0         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 0                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 64    ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                            ;
+-------------------+-----------+---------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16        ; Signed Integer                                                                  ;
; MEM_DEPTH         ; 64        ; Signed Integer                                                                  ;
; CORE_ID           ; 1         ; Signed Integer                                                                  ;
; USE_INITS         ; 1         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R0 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R1 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R2 ; 0         ; Signed Integer                                                                  ;
; PARAM_DEFAULTS_R3 ; 0         ; Signed Integer                                                                  ;
; NAME              ; INSTR_MEM ; String                                                                          ;
+-------------------+-----------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr ;
+-------------------+------------------+--------------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                     ;
+-------------------+------------------+--------------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                           ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                           ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                           ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                           ;
; DEBUG_NAME        ; REGSINT          ; String                                                                   ;
; CORE_ID           ; 1                ; Signed Integer                                                           ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                          ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                          ;
+-------------------+------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 2                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 2                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_nev1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                        ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 64                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                       ;
;     -- NUMWORDS_A                         ; 4096                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                       ;
;     -- NUMWORDS_B                         ; 4096                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                ;
;     -- WIDTH_A                            ; 2                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                             ;
;     -- WIDTH_B                            ; 2                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector[127..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask[7..1]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Stuck at GND                                                       ;
; mem_we ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dbug     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ints_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (3 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (2 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (2 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_wire ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (1 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb" ;
+----------+--------+----------+-----------------------------------------------+
; Port     ; Type   ; Severity ; Details                                       ;
+----------+--------+----------+-----------------------------------------------+
; reset    ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PADDR  ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PWDATA ; Input  ; Info     ; Explicitly unconnected                        ;
; S_PRDATA ; Output ; Info     ; Explicitly unconnected                        ;
+----------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (19 bits) is wider than the input port (16 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts ;
; dbug0 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "dbug0[1..1]" have no fanouts ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; dbug1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1562                        ;
;     ENA               ; 375                         ;
;     ENA SCLR          ; 978                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 26                          ;
;     SLD               ; 17                          ;
;     plain             ; 118                         ;
; arriav_lcell_comb     ; 1720                        ;
;     arith             ; 197                         ;
;         1 data inputs ; 125                         ;
;         2 data inputs ; 66                          ;
;         4 data inputs ; 6                           ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 1449                        ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 202                         ;
;         5 data inputs ; 209                         ;
;         6 data inputs ; 799                         ;
;     shared            ; 34                          ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 32                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 5.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Aug 03 22:47:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_prog.v
    Info (12023): Found entity 1: uart_prog File: Z:/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 5
Info (12021): Found 7 design units, including 7 entities, in source file /uni/vmicro16/vmicro16/vmicro16_periph.v
    Info (12023): Found entity 1: vmicro16_watchdog_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 7
    Info (12023): Found entity 2: timer_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 52
    Info (12023): Found entity 3: vmicro16_bram_prog_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 152
    Info (12023): Found entity 4: vmicro16_bram_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 207
    Info (12023): Found entity 5: vmicro16_bram_ex_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 261
    Info (12023): Found entity 6: vmicro16_regs_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 407
    Info (12023): Found entity 7: vmicro16_gpio_apb File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 461
Warning (12019): Can't analyze file -- file ../../uart/fifo2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart.v
    Info (12023): Found entity 1: uart File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 24
Warning (12019): Can't analyze file -- file ../../uart/uart_tx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 12
Warning (12019): Can't analyze file -- file ../../uart/uart_baud_gen.v is missing
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../uart/fifo.v(58) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/fifo.v
    Info (12023): Found entity 1: fifo File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /uni/vmicro16/vmicro16/uart/apb_uart.v
    Info (12023): Found entity 1: apb_uart_tx File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc_config.v
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/vmicro16_soc.v
    Info (12023): Found entity 1: pow_reset File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 8
    Info (12023): Found entity 2: vmicro16_soc File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/vmicro16_isa.v
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(41) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(359) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 359
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(379) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 379
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(419) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 419
Warning (10335): Unrecognized synthesis attribute "rom_style" at ../../vmicro16.v(1076) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1076
Info (12021): Found 7 design units, including 7 entities, in source file /uni/vmicro16/vmicro16/vmicro16.v
    Info (12023): Found entity 1: vmicro16_bram File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 21
    Info (12023): Found entity 2: vmicro16_core_mmu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 181
    Info (12023): Found entity 3: vmicro16_regs File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 397
    Info (12023): Found entity 4: vmicro16_dec File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 464
    Info (12023): Found entity 5: vmicro16_alu File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 645
    Info (12023): Found entity 6: branch File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 744
    Info (12023): Found entity 7: vmicro16_core File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 766
Info (12021): Found 2 design units, including 2 entities, in source file /uni/vmicro16/vmicro16/top_ms.v
    Info (12023): Found entity 1: seven_display File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 2
    Info (12023): Found entity 2: top_ms File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/formal.v
Info (12021): Found 0 design units, including 0 entities, in source file /uni/vmicro16/vmicro16/clog2.v
Info (12021): Found 3 design units, including 3 entities, in source file /uni/vmicro16/vmicro16/apb_intercon.v
    Info (12023): Found entity 1: addr_dec File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 10
    Info (12023): Found entity 2: arbiter File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 92
    Info (12023): Found entity 3: apb_intercon_s File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 172
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(232): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 232
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(301): created implicit net for "we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(430): created implicit net for "reg_we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 430
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(482): created implicit net for "ports_we" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 482
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(17): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 17
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(48): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 48
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(174): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 174
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(185): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 185
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(274): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 274
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(308): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 308
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(79): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 79
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(88): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 88
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(108): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 108
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(134): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 134
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(153): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 153
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(173): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 173
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(193): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 193
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(251): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 251
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(270): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 270
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(273): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 273
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(288): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 288
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(289): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 289
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(290): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 290
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(787): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 787
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(186): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 186
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(207): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(253): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 253
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(412): conditional expression evaluates to a constant File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 412
Info (12127): Elaborating entity "top_ms" for the top level hierarchy
Info (12128): Elaborating entity "vmicro16_soc" for hierarchy "vmicro16_soc:soc" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 92
Warning (10858): Verilog HDL warning at vmicro16_soc.v(447): object instr_fetch_times used but never assigned File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 447
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(101): truncated value with size 120 to match size of target (112) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 101
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(461): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 461
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(470): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 470
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(483): variable "bus_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 483
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(484): variable "bus_reqs_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 484
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(485): variable "work_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 485
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(486): variable "fetch_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 486
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(489): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 489
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(490): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 490
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(491): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 491
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(492): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 492
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(521): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 521
Warning (10030): Net "prog_prog" at vmicro16_soc.v(57) has no driver or initial value, using a default initial value '0' File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 57
Warning (10034): Output port "dbug1" at vmicro16_soc.v(48) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 48
Info (12128): Elaborating entity "pow_reset" for hierarchy "vmicro16_soc:soc|pow_reset:por_inst" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 73
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(16): truncated value with size 32 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 16
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(21): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 21
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(24): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 24
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(27): truncated value with size 32 to match size of target (3) File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 27
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(208): object "state" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(266): object "a_S_PRDATA" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 266
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(267): object "a_S_PREADY" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 267
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(208): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 208
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(253): truncated value with size 32 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 253
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(310): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 310
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(311): truncated value with size 19 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 311
Info (12128): Elaborating entity "addr_dec" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec" File: Z:/uni/vmicro16/vmicro16/apb_intercon.v Line: 285
Info (12128): Elaborating entity "vmicro16_watchdog_apb" for hierarchy "vmicro16_soc:soc|vmicro16_watchdog_apb:wdog0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 149
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(34): truncated value with size 32 to match size of target (26) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 34
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(46): truncated value with size 32 to match size of target (26) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 46
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(48): truncated value with size 32 to match size of target (26) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 48
Warning (10034): Output port "S_PRDATA[0]" at vmicro16_periph.v(23) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 23
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 169
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 189
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 209
Info (12128): Elaborating entity "apb_uart_tx" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at apb_uart.v(39): object "uart_rx_rdy_clear" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 39
Info (12128): Elaborating entity "uart_fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo" File: Z:/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at uart_fifo.v(112): object "rxwrising" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 112
Info (12128): Elaborating entity "uart" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 136
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 59
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (6) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 139
Warning (10230): Verilog HDL assignment warning at uart.v(183): truncated value with size 32 to match size of target (11) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 183
Warning (10230): Verilog HDL assignment warning at uart.v(193): truncated value with size 32 to match size of target (4) File: Z:/uni/vmicro16/vmicro16/uart/uart.v Line: 193
Info (12128): Elaborating entity "fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" File: Z:/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 156
Warning (10230): Verilog HDL assignment warning at fifo.v(85): truncated value with size 32 to match size of target (5) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 85
Warning (10230): Verilog HDL assignment warning at fifo.v(86): truncated value with size 32 to match size of target (5) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 86
Warning (10230): Verilog HDL assignment warning at fifo.v(102): truncated value with size 32 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/uart/fifo.v Line: 102
Info (12128): Elaborating entity "timer_apb" for hierarchy "vmicro16_soc:soc|timer_apb:timr0" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 246
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(113): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 113
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(140): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 140
Info (12128): Elaborating entity "vmicro16_regs_apb" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 267
Warning (10175): Verilog HDL warning at vmicro16_periph.v(438): ignoring unsupported system task File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 438
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 457
Warning (10230): Verilog HDL assignment warning at vmicro16.v(432): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 432
Warning (10230): Verilog HDL assignment warning at vmicro16.v(433): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 433
Warning (10230): Verilog HDL assignment warning at vmicro16.v(448): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 448
Warning (10230): Verilog HDL assignment warning at vmicro16.v(449): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 449
Info (12128): Elaborating entity "vmicro16_bram_ex_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 285
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(359): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 359
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 380
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (2) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb" File: Z:/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 403
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (39) in memory file does not match the number of elements in the address range [0:63] File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 392
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_dec" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1148
Warning (10034): Output port "has_imm12" at vmicro16.v(488) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 488
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "branch" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 739
Warning (10272): Verilog HDL Case Statement warning at vmicro16.v(751): case item expression covers a value already covered by a previous case item File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 751
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1" File: Z:/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(886): truncated value with size 8 to match size of target (1) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 886
Warning (10230): Verilog HDL assignment warning at vmicro16.v(915): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 915
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1091
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (39) in memory file does not match the number of elements in the address range [0:63] File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs_intr" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1188
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu" File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "seven_display" for hierarchy "seven_display:ssd_0" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 104
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_bram:mem_instr|mem" is uninferred due to inappropriate RAM size File: Z:/uni/vmicro16/vmicro16/vmicro16.v Line: 42
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4v1.tdf
    Info (12023): Found entity 1: altsyncram_a4v1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tev1.tdf
    Info (12023): Found entity 1: altsyncram_tev1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_4ebcc03e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nev1.tdf
    Info (12023): Found entity 1: altsyncram_nev1 File: Z:/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_nev1.tdf Line: 27
Warning (12241): 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[2]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[3]" File: Z:/uni/vmicro16/vmicro16/top_ms.v Line: 38
Info (21057): Implemented 3147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 3036 logic cells
    Info (21064): Implemented 50 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Sat Aug 03 22:49:32 2019
    Info: Elapsed time: 00:01:51
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg.


