
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chmod_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401530 <.init>:
  401530:	stp	x29, x30, [sp, #-16]!
  401534:	mov	x29, sp
  401538:	bl	401990 <__fxstatat@plt+0x60>
  40153c:	ldp	x29, x30, [sp], #16
  401540:	ret

Disassembly of section .plt:

0000000000401550 <mbrtowc@plt-0x20>:
  401550:	stp	x16, x30, [sp, #-16]!
  401554:	adrp	x16, 41a000 <__fxstatat@plt+0x186d0>
  401558:	ldr	x17, [x16, #4088]
  40155c:	add	x16, x16, #0xff8
  401560:	br	x17
  401564:	nop
  401568:	nop
  40156c:	nop

0000000000401570 <mbrtowc@plt>:
  401570:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401574:	ldr	x17, [x16]
  401578:	add	x16, x16, #0x0
  40157c:	br	x17

0000000000401580 <memcpy@plt>:
  401580:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401584:	ldr	x17, [x16, #8]
  401588:	add	x16, x16, #0x8
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401594:	ldr	x17, [x16, #16]
  401598:	add	x16, x16, #0x10
  40159c:	br	x17

00000000004015a0 <_exit@plt>:
  4015a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015a4:	ldr	x17, [x16, #24]
  4015a8:	add	x16, x16, #0x18
  4015ac:	br	x17

00000000004015b0 <strlen@plt>:
  4015b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015b4:	ldr	x17, [x16, #32]
  4015b8:	add	x16, x16, #0x20
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015c4:	ldr	x17, [x16, #40]
  4015c8:	add	x16, x16, #0x28
  4015cc:	br	x17

00000000004015d0 <error@plt>:
  4015d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015d4:	ldr	x17, [x16, #48]
  4015d8:	add	x16, x16, #0x30
  4015dc:	br	x17

00000000004015e0 <fchdir@plt>:
  4015e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015e4:	ldr	x17, [x16, #56]
  4015e8:	add	x16, x16, #0x38
  4015ec:	br	x17

00000000004015f0 <ferror_unlocked@plt>:
  4015f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4015f4:	ldr	x17, [x16, #64]
  4015f8:	add	x16, x16, #0x40
  4015fc:	br	x17

0000000000401600 <__cxa_atexit@plt>:
  401600:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401604:	ldr	x17, [x16, #72]
  401608:	add	x16, x16, #0x48
  40160c:	br	x17

0000000000401610 <qsort@plt>:
  401610:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401614:	ldr	x17, [x16, #80]
  401618:	add	x16, x16, #0x50
  40161c:	br	x17

0000000000401620 <lseek@plt>:
  401620:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401624:	ldr	x17, [x16, #88]
  401628:	add	x16, x16, #0x58
  40162c:	br	x17

0000000000401630 <__fpending@plt>:
  401630:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401634:	ldr	x17, [x16, #96]
  401638:	add	x16, x16, #0x60
  40163c:	br	x17

0000000000401640 <fileno@plt>:
  401640:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401644:	ldr	x17, [x16, #104]
  401648:	add	x16, x16, #0x68
  40164c:	br	x17

0000000000401650 <fclose@plt>:
  401650:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401654:	ldr	x17, [x16, #112]
  401658:	add	x16, x16, #0x70
  40165c:	br	x17

0000000000401660 <nl_langinfo@plt>:
  401660:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401664:	ldr	x17, [x16, #120]
  401668:	add	x16, x16, #0x78
  40166c:	br	x17

0000000000401670 <malloc@plt>:
  401670:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401674:	ldr	x17, [x16, #128]
  401678:	add	x16, x16, #0x80
  40167c:	br	x17

0000000000401680 <open@plt>:
  401680:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401684:	ldr	x17, [x16, #136]
  401688:	add	x16, x16, #0x88
  40168c:	br	x17

0000000000401690 <strncmp@plt>:
  401690:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401694:	ldr	x17, [x16, #144]
  401698:	add	x16, x16, #0x90
  40169c:	br	x17

00000000004016a0 <bindtextdomain@plt>:
  4016a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016a4:	ldr	x17, [x16, #152]
  4016a8:	add	x16, x16, #0x98
  4016ac:	br	x17

00000000004016b0 <__libc_start_main@plt>:
  4016b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016b4:	ldr	x17, [x16, #160]
  4016b8:	add	x16, x16, #0xa0
  4016bc:	br	x17

00000000004016c0 <__printf_chk@plt>:
  4016c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016c4:	ldr	x17, [x16, #168]
  4016c8:	add	x16, x16, #0xa8
  4016cc:	br	x17

00000000004016d0 <fstatfs@plt>:
  4016d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016d4:	ldr	x17, [x16, #176]
  4016d8:	add	x16, x16, #0xb0
  4016dc:	br	x17

00000000004016e0 <memset@plt>:
  4016e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016e4:	ldr	x17, [x16, #184]
  4016e8:	add	x16, x16, #0xb8
  4016ec:	br	x17

00000000004016f0 <calloc@plt>:
  4016f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4016f4:	ldr	x17, [x16, #192]
  4016f8:	add	x16, x16, #0xc0
  4016fc:	br	x17

0000000000401700 <bcmp@plt>:
  401700:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401704:	ldr	x17, [x16, #200]
  401708:	add	x16, x16, #0xc8
  40170c:	br	x17

0000000000401710 <readdir@plt>:
  401710:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401714:	ldr	x17, [x16, #208]
  401718:	add	x16, x16, #0xd0
  40171c:	br	x17

0000000000401720 <realloc@plt>:
  401720:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401724:	ldr	x17, [x16, #216]
  401728:	add	x16, x16, #0xd8
  40172c:	br	x17

0000000000401730 <closedir@plt>:
  401730:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401734:	ldr	x17, [x16, #224]
  401738:	add	x16, x16, #0xe0
  40173c:	br	x17

0000000000401740 <close@plt>:
  401740:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401744:	ldr	x17, [x16, #232]
  401748:	add	x16, x16, #0xe8
  40174c:	br	x17

0000000000401750 <strrchr@plt>:
  401750:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401754:	ldr	x17, [x16, #240]
  401758:	add	x16, x16, #0xf0
  40175c:	br	x17

0000000000401760 <__gmon_start__@plt>:
  401760:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401764:	ldr	x17, [x16, #248]
  401768:	add	x16, x16, #0xf8
  40176c:	br	x17

0000000000401770 <fdopendir@plt>:
  401770:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401774:	ldr	x17, [x16, #256]
  401778:	add	x16, x16, #0x100
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401784:	ldr	x17, [x16, #264]
  401788:	add	x16, x16, #0x108
  40178c:	br	x17

0000000000401790 <mbsinit@plt>:
  401790:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401794:	ldr	x17, [x16, #272]
  401798:	add	x16, x16, #0x110
  40179c:	br	x17

00000000004017a0 <textdomain@plt>:
  4017a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017a4:	ldr	x17, [x16, #280]
  4017a8:	add	x16, x16, #0x118
  4017ac:	br	x17

00000000004017b0 <getopt_long@plt>:
  4017b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017b4:	ldr	x17, [x16, #288]
  4017b8:	add	x16, x16, #0x120
  4017bc:	br	x17

00000000004017c0 <__fprintf_chk@plt>:
  4017c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017c4:	ldr	x17, [x16, #296]
  4017c8:	add	x16, x16, #0x128
  4017cc:	br	x17

00000000004017d0 <strcmp@plt>:
  4017d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017d4:	ldr	x17, [x16, #304]
  4017d8:	add	x16, x16, #0x130
  4017dc:	br	x17

00000000004017e0 <__ctype_b_loc@plt>:
  4017e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017e4:	ldr	x17, [x16, #312]
  4017e8:	add	x16, x16, #0x138
  4017ec:	br	x17

00000000004017f0 <fseeko@plt>:
  4017f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4017f4:	ldr	x17, [x16, #320]
  4017f8:	add	x16, x16, #0x140
  4017fc:	br	x17

0000000000401800 <free@plt>:
  401800:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401804:	ldr	x17, [x16, #328]
  401808:	add	x16, x16, #0x148
  40180c:	br	x17

0000000000401810 <__ctype_get_mb_cur_max@plt>:
  401810:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401814:	ldr	x17, [x16, #336]
  401818:	add	x16, x16, #0x150
  40181c:	br	x17

0000000000401820 <fwrite@plt>:
  401820:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401824:	ldr	x17, [x16, #344]
  401828:	add	x16, x16, #0x158
  40182c:	br	x17

0000000000401830 <fcntl@plt>:
  401830:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401834:	ldr	x17, [x16, #352]
  401838:	add	x16, x16, #0x160
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401844:	ldr	x17, [x16, #360]
  401848:	add	x16, x16, #0x168
  40184c:	br	x17

0000000000401850 <dirfd@plt>:
  401850:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401854:	ldr	x17, [x16, #368]
  401858:	add	x16, x16, #0x170
  40185c:	br	x17

0000000000401860 <__lxstat@plt>:
  401860:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401864:	ldr	x17, [x16, #376]
  401868:	add	x16, x16, #0x178
  40186c:	br	x17

0000000000401870 <__fxstat@plt>:
  401870:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401874:	ldr	x17, [x16, #384]
  401878:	add	x16, x16, #0x180
  40187c:	br	x17

0000000000401880 <dcgettext@plt>:
  401880:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401884:	ldr	x17, [x16, #392]
  401888:	add	x16, x16, #0x188
  40188c:	br	x17

0000000000401890 <fputs_unlocked@plt>:
  401890:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401894:	ldr	x17, [x16, #400]
  401898:	add	x16, x16, #0x190
  40189c:	br	x17

00000000004018a0 <__freading@plt>:
  4018a0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018a4:	ldr	x17, [x16, #408]
  4018a8:	add	x16, x16, #0x198
  4018ac:	br	x17

00000000004018b0 <iswprint@plt>:
  4018b0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018b4:	ldr	x17, [x16, #416]
  4018b8:	add	x16, x16, #0x1a0
  4018bc:	br	x17

00000000004018c0 <umask@plt>:
  4018c0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018c4:	ldr	x17, [x16, #424]
  4018c8:	add	x16, x16, #0x1a8
  4018cc:	br	x17

00000000004018d0 <openat@plt>:
  4018d0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018d4:	ldr	x17, [x16, #432]
  4018d8:	add	x16, x16, #0x1b0
  4018dc:	br	x17

00000000004018e0 <__assert_fail@plt>:
  4018e0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018e4:	ldr	x17, [x16, #440]
  4018e8:	add	x16, x16, #0x1b8
  4018ec:	br	x17

00000000004018f0 <__errno_location@plt>:
  4018f0:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  4018f4:	ldr	x17, [x16, #448]
  4018f8:	add	x16, x16, #0x1c0
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401904:	ldr	x17, [x16, #456]
  401908:	add	x16, x16, #0x1c8
  40190c:	br	x17

0000000000401910 <fchmodat@plt>:
  401910:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401914:	ldr	x17, [x16, #464]
  401918:	add	x16, x16, #0x1d0
  40191c:	br	x17

0000000000401920 <setlocale@plt>:
  401920:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401924:	ldr	x17, [x16, #472]
  401928:	add	x16, x16, #0x1d8
  40192c:	br	x17

0000000000401930 <__fxstatat@plt>:
  401930:	adrp	x16, 41b000 <__fxstatat@plt+0x196d0>
  401934:	ldr	x17, [x16, #480]
  401938:	add	x16, x16, #0x1e0
  40193c:	br	x17

Disassembly of section .text:

0000000000401940 <.text>:
  401940:	mov	x29, #0x0                   	// #0
  401944:	mov	x30, #0x0                   	// #0
  401948:	mov	x5, x0
  40194c:	ldr	x1, [sp]
  401950:	add	x2, sp, #0x8
  401954:	mov	x6, sp
  401958:	movz	x0, #0x0, lsl #48
  40195c:	movk	x0, #0x0, lsl #32
  401960:	movk	x0, #0x40, lsl #16
  401964:	movk	x0, #0x1d28
  401968:	movz	x3, #0x0, lsl #48
  40196c:	movk	x3, #0x0, lsl #32
  401970:	movk	x3, #0x40, lsl #16
  401974:	movk	x3, #0x8df8
  401978:	movz	x4, #0x0, lsl #48
  40197c:	movk	x4, #0x0, lsl #32
  401980:	movk	x4, #0x40, lsl #16
  401984:	movk	x4, #0x8e78
  401988:	bl	4016b0 <__libc_start_main@plt>
  40198c:	bl	401780 <abort@plt>
  401990:	adrp	x0, 41a000 <__fxstatat@plt+0x186d0>
  401994:	ldr	x0, [x0, #4064]
  401998:	cbz	x0, 4019a0 <__fxstatat@plt+0x70>
  40199c:	b	401760 <__gmon_start__@plt>
  4019a0:	ret
  4019a4:	nop
  4019a8:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  4019ac:	add	x0, x0, #0x268
  4019b0:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  4019b4:	add	x1, x1, #0x268
  4019b8:	cmp	x1, x0
  4019bc:	b.eq	4019d4 <__fxstatat@plt+0xa4>  // b.none
  4019c0:	adrp	x1, 408000 <__fxstatat@plt+0x66d0>
  4019c4:	ldr	x1, [x1, #3832]
  4019c8:	cbz	x1, 4019d4 <__fxstatat@plt+0xa4>
  4019cc:	mov	x16, x1
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  4019dc:	add	x0, x0, #0x268
  4019e0:	adrp	x1, 41b000 <__fxstatat@plt+0x196d0>
  4019e4:	add	x1, x1, #0x268
  4019e8:	sub	x1, x1, x0
  4019ec:	lsr	x2, x1, #63
  4019f0:	add	x1, x2, x1, asr #3
  4019f4:	cmp	xzr, x1, asr #1
  4019f8:	asr	x1, x1, #1
  4019fc:	b.eq	401a14 <__fxstatat@plt+0xe4>  // b.none
  401a00:	adrp	x2, 408000 <__fxstatat@plt+0x66d0>
  401a04:	ldr	x2, [x2, #3840]
  401a08:	cbz	x2, 401a14 <__fxstatat@plt+0xe4>
  401a0c:	mov	x16, x2
  401a10:	br	x16
  401a14:	ret
  401a18:	stp	x29, x30, [sp, #-32]!
  401a1c:	mov	x29, sp
  401a20:	str	x19, [sp, #16]
  401a24:	adrp	x19, 41b000 <__fxstatat@plt+0x196d0>
  401a28:	ldrb	w0, [x19, #664]
  401a2c:	cbnz	w0, 401a3c <__fxstatat@plt+0x10c>
  401a30:	bl	4019a8 <__fxstatat@plt+0x78>
  401a34:	mov	w0, #0x1                   	// #1
  401a38:	strb	w0, [x19, #664]
  401a3c:	ldr	x19, [sp, #16]
  401a40:	ldp	x29, x30, [sp], #32
  401a44:	ret
  401a48:	b	4019d8 <__fxstatat@plt+0xa8>
  401a4c:	stp	x29, x30, [sp, #-32]!
  401a50:	stp	x20, x19, [sp, #16]
  401a54:	mov	w19, w0
  401a58:	mov	x29, sp
  401a5c:	cbnz	w0, 401b80 <__fxstatat@plt+0x250>
  401a60:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401a64:	add	x1, x1, #0x21f
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401880 <dcgettext@plt>
  401a74:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401a78:	ldr	x2, [x8, #736]
  401a7c:	mov	x1, x0
  401a80:	mov	w0, #0x1                   	// #1
  401a84:	mov	x3, x2
  401a88:	mov	x4, x2
  401a8c:	bl	4016c0 <__printf_chk@plt>
  401a90:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401a94:	add	x1, x1, #0x2a6
  401a98:	mov	w2, #0x5                   	// #5
  401a9c:	mov	x0, xzr
  401aa0:	bl	401880 <dcgettext@plt>
  401aa4:	adrp	x20, 41b000 <__fxstatat@plt+0x196d0>
  401aa8:	ldr	x1, [x20, #648]
  401aac:	bl	401890 <fputs_unlocked@plt>
  401ab0:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401ab4:	add	x1, x1, #0x30f
  401ab8:	mov	w2, #0x5                   	// #5
  401abc:	mov	x0, xzr
  401ac0:	bl	401880 <dcgettext@plt>
  401ac4:	ldr	x1, [x20, #648]
  401ac8:	bl	401890 <fputs_unlocked@plt>
  401acc:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401ad0:	add	x1, x1, #0x3d8
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	mov	x0, xzr
  401adc:	bl	401880 <dcgettext@plt>
  401ae0:	ldr	x1, [x20, #648]
  401ae4:	bl	401890 <fputs_unlocked@plt>
  401ae8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401aec:	add	x1, x1, #0x458
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	mov	x0, xzr
  401af8:	bl	401880 <dcgettext@plt>
  401afc:	ldr	x1, [x20, #648]
  401b00:	bl	401890 <fputs_unlocked@plt>
  401b04:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401b08:	add	x1, x1, #0x49a
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	mov	x0, xzr
  401b14:	bl	401880 <dcgettext@plt>
  401b18:	ldr	x1, [x20, #648]
  401b1c:	bl	401890 <fputs_unlocked@plt>
  401b20:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401b24:	add	x1, x1, #0x4dd
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	mov	x0, xzr
  401b30:	bl	401880 <dcgettext@plt>
  401b34:	ldr	x1, [x20, #648]
  401b38:	bl	401890 <fputs_unlocked@plt>
  401b3c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401b40:	add	x1, x1, #0x50a
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	mov	x0, xzr
  401b4c:	bl	401880 <dcgettext@plt>
  401b50:	ldr	x1, [x20, #648]
  401b54:	bl	401890 <fputs_unlocked@plt>
  401b58:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401b5c:	add	x1, x1, #0x540
  401b60:	mov	w2, #0x5                   	// #5
  401b64:	mov	x0, xzr
  401b68:	bl	401880 <dcgettext@plt>
  401b6c:	ldr	x1, [x20, #648]
  401b70:	bl	401890 <fputs_unlocked@plt>
  401b74:	bl	401bbc <__fxstatat@plt+0x28c>
  401b78:	mov	w0, w19
  401b7c:	bl	4015c0 <exit@plt>
  401b80:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401b84:	ldr	x20, [x8, #624]
  401b88:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401b8c:	add	x1, x1, #0x1f8
  401b90:	mov	w2, #0x5                   	// #5
  401b94:	mov	x0, xzr
  401b98:	bl	401880 <dcgettext@plt>
  401b9c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401ba0:	ldr	x3, [x8, #736]
  401ba4:	mov	x2, x0
  401ba8:	mov	w1, #0x1                   	// #1
  401bac:	mov	x0, x20
  401bb0:	bl	4017c0 <__fprintf_chk@plt>
  401bb4:	mov	w0, w19
  401bb8:	bl	4015c0 <exit@plt>
  401bbc:	sub	sp, sp, #0xa0
  401bc0:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  401bc4:	add	x8, x8, #0x188
  401bc8:	ldp	q0, q4, [x8]
  401bcc:	ldp	q1, q2, [x8, #48]
  401bd0:	stp	x20, x19, [sp, #144]
  401bd4:	adrp	x19, 409000 <__fxstatat@plt+0x76d0>
  401bd8:	str	q0, [sp]
  401bdc:	ldr	q0, [x8, #32]
  401be0:	str	q1, [sp, #48]
  401be4:	ldp	q3, q1, [x8, #80]
  401be8:	ldr	x1, [sp]
  401bec:	str	x21, [sp, #128]
  401bf0:	add	x19, x19, #0x58b
  401bf4:	mov	x21, sp
  401bf8:	stp	x29, x30, [sp, #112]
  401bfc:	add	x29, sp, #0x70
  401c00:	stp	q2, q3, [sp, #64]
  401c04:	str	q1, [sp, #96]
  401c08:	stp	q4, q0, [sp, #16]
  401c0c:	cbz	x1, 401c2c <__fxstatat@plt+0x2fc>
  401c10:	adrp	x20, 409000 <__fxstatat@plt+0x76d0>
  401c14:	add	x20, x20, #0x58b
  401c18:	mov	x0, x20
  401c1c:	bl	4017d0 <strcmp@plt>
  401c20:	cbz	w0, 401c2c <__fxstatat@plt+0x2fc>
  401c24:	ldr	x1, [x21, #16]!
  401c28:	cbnz	x1, 401c18 <__fxstatat@plt+0x2e8>
  401c2c:	ldr	x8, [x21, #8]
  401c30:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401c34:	add	x1, x1, #0x6f6
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	cmp	x8, #0x0
  401c40:	mov	x0, xzr
  401c44:	csel	x20, x19, x8, eq  // eq = none
  401c48:	bl	401880 <dcgettext@plt>
  401c4c:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  401c50:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  401c54:	mov	x1, x0
  401c58:	add	x2, x2, #0x5e7
  401c5c:	add	x3, x3, #0x70d
  401c60:	mov	w0, #0x1                   	// #1
  401c64:	bl	4016c0 <__printf_chk@plt>
  401c68:	mov	w0, #0x5                   	// #5
  401c6c:	mov	x1, xzr
  401c70:	bl	401920 <setlocale@plt>
  401c74:	cbz	x0, 401cac <__fxstatat@plt+0x37c>
  401c78:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401c7c:	add	x1, x1, #0x735
  401c80:	mov	w2, #0x3                   	// #3
  401c84:	bl	401690 <strncmp@plt>
  401c88:	cbz	w0, 401cac <__fxstatat@plt+0x37c>
  401c8c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401c90:	add	x1, x1, #0x739
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	mov	x0, xzr
  401c9c:	bl	401880 <dcgettext@plt>
  401ca0:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401ca4:	ldr	x1, [x8, #648]
  401ca8:	bl	401890 <fputs_unlocked@plt>
  401cac:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401cb0:	add	x1, x1, #0x780
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	mov	x0, xzr
  401cbc:	bl	401880 <dcgettext@plt>
  401cc0:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  401cc4:	mov	x1, x0
  401cc8:	add	x2, x2, #0x70d
  401ccc:	mov	w0, #0x1                   	// #1
  401cd0:	mov	x3, x19
  401cd4:	bl	4016c0 <__printf_chk@plt>
  401cd8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401cdc:	add	x1, x1, #0x79b
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	mov	x0, xzr
  401ce8:	bl	401880 <dcgettext@plt>
  401cec:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  401cf0:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  401cf4:	add	x8, x8, #0x30e
  401cf8:	add	x9, x9, #0x6b3
  401cfc:	cmp	x20, x19
  401d00:	mov	x1, x0
  401d04:	csel	x3, x9, x8, eq  // eq = none
  401d08:	mov	w0, #0x1                   	// #1
  401d0c:	mov	x2, x20
  401d10:	bl	4016c0 <__printf_chk@plt>
  401d14:	ldp	x20, x19, [sp, #144]
  401d18:	ldr	x21, [sp, #128]
  401d1c:	ldp	x29, x30, [sp, #112]
  401d20:	add	sp, sp, #0xa0
  401d24:	ret
  401d28:	sub	sp, sp, #0x70
  401d2c:	stp	x29, x30, [sp, #16]
  401d30:	stp	x28, x27, [sp, #32]
  401d34:	stp	x26, x25, [sp, #48]
  401d38:	stp	x24, x23, [sp, #64]
  401d3c:	stp	x22, x21, [sp, #80]
  401d40:	stp	x20, x19, [sp, #96]
  401d44:	str	xzr, [sp, #8]
  401d48:	ldr	x8, [x1]
  401d4c:	mov	w20, w0
  401d50:	add	x29, sp, #0x10
  401d54:	mov	x19, x1
  401d58:	mov	x0, x8
  401d5c:	bl	403114 <__fxstatat@plt+0x17e4>
  401d60:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401d64:	add	x1, x1, #0x30e
  401d68:	mov	w0, #0x6                   	// #6
  401d6c:	bl	401920 <setlocale@plt>
  401d70:	adrp	x21, 409000 <__fxstatat@plt+0x76d0>
  401d74:	add	x21, x21, #0x5eb
  401d78:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401d7c:	add	x1, x1, #0x591
  401d80:	mov	x0, x21
  401d84:	bl	4016a0 <bindtextdomain@plt>
  401d88:	mov	x0, x21
  401d8c:	bl	4017a0 <textdomain@plt>
  401d90:	adrp	x0, 402000 <__fxstatat@plt+0x6d0>
  401d94:	add	x0, x0, #0x97c
  401d98:	bl	408e80 <__fxstatat@plt+0x7550>
  401d9c:	adrp	x24, 409000 <__fxstatat@plt+0x76d0>
  401da0:	mov	w8, wzr
  401da4:	mov	x23, xzr
  401da8:	mov	x22, xzr
  401dac:	adrp	x10, 41b000 <__fxstatat@plt+0x196d0>
  401db0:	adrp	x11, 41b000 <__fxstatat@plt+0x196d0>
  401db4:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  401db8:	add	x24, x24, #0x28
  401dbc:	str	xzr, [sp]
  401dc0:	strb	wzr, [x10, #672]
  401dc4:	strb	wzr, [x11, #673]
  401dc8:	strb	wzr, [x9, #674]
  401dcc:	b	401dfc <__fxstatat@plt+0x4cc>
  401dd0:	mov	w8, #0x2c                  	// #44
  401dd4:	add	x0, x22, x27
  401dd8:	add	x2, x26, #0x1
  401ddc:	mov	x1, x25
  401de0:	strb	w8, [x22, x23]
  401de4:	bl	401580 <memcpy@plt>
  401de8:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401dec:	mov	w9, #0x1                   	// #1
  401df0:	strb	w9, [x8, #672]
  401df4:	mov	w8, w28
  401df8:	mov	x23, x21
  401dfc:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  401e00:	mov	w0, w20
  401e04:	mov	x1, x19
  401e08:	add	x2, x2, #0x5a3
  401e0c:	mov	x3, x24
  401e10:	mov	x4, xzr
  401e14:	mov	w28, w8
  401e18:	bl	4017b0 <getopt_long@plt>
  401e1c:	add	w8, w0, #0x3
  401e20:	cmp	w8, #0x105
  401e24:	b.hi	4020e8 <__fxstatat@plt+0x7b8>  // b.pmore
  401e28:	adrp	x11, 408000 <__fxstatat@plt+0x66d0>
  401e2c:	add	x11, x11, #0xf08
  401e30:	adr	x9, 401dfc <__fxstatat@plt+0x4cc>
  401e34:	ldrb	w10, [x11, x8]
  401e38:	add	x9, x9, x10, lsl #2
  401e3c:	mov	w8, wzr
  401e40:	br	x9
  401e44:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401e48:	ldrsw	x8, [x8, #640]
  401e4c:	add	x8, x19, x8, lsl #3
  401e50:	ldur	x25, [x8, #-8]
  401e54:	mov	x0, x25
  401e58:	bl	4015b0 <strlen@plt>
  401e5c:	ldr	x8, [sp, #8]
  401e60:	cmp	x23, #0x0
  401e64:	cinc	x27, x23, ne  // ne = any
  401e68:	add	x21, x0, x27
  401e6c:	mov	x26, x0
  401e70:	cmp	x8, x21
  401e74:	b.hi	401dd0 <__fxstatat@plt+0x4a0>  // b.pmore
  401e78:	add	x8, x21, #0x1
  401e7c:	add	x1, sp, #0x8
  401e80:	mov	x0, x22
  401e84:	str	x8, [sp, #8]
  401e88:	bl	405180 <__fxstatat@plt+0x3850>
  401e8c:	mov	x22, x0
  401e90:	b	401dd0 <__fxstatat@plt+0x4a0>
  401e94:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401e98:	str	wzr, [x8, #504]
  401e9c:	mov	w8, w28
  401ea0:	b	401dfc <__fxstatat@plt+0x4cc>
  401ea4:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401ea8:	mov	w9, #0x1                   	// #1
  401eac:	strb	w9, [x8, #673]
  401eb0:	mov	w8, w28
  401eb4:	b	401dfc <__fxstatat@plt+0x4cc>
  401eb8:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401ebc:	mov	w9, #0x1                   	// #1
  401ec0:	strb	w9, [x8, #674]
  401ec4:	mov	w8, w28
  401ec8:	b	401dfc <__fxstatat@plt+0x4cc>
  401ecc:	mov	w8, #0x1                   	// #1
  401ed0:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  401ed4:	str	w8, [x9, #504]
  401ed8:	mov	w8, w28
  401edc:	b	401dfc <__fxstatat@plt+0x4cc>
  401ee0:	mov	w8, #0x1                   	// #1
  401ee4:	b	401dfc <__fxstatat@plt+0x4cc>
  401ee8:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401eec:	ldr	x8, [x8, #632]
  401ef0:	str	x8, [sp]
  401ef4:	mov	w8, w28
  401ef8:	b	401dfc <__fxstatat@plt+0x4cc>
  401efc:	ldr	x21, [sp]
  401f00:	cbz	x21, 401f14 <__fxstatat@plt+0x5e4>
  401f04:	cbz	x22, 401f2c <__fxstatat@plt+0x5fc>
  401f08:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401f0c:	add	x1, x1, #0x612
  401f10:	b	4020f8 <__fxstatat@plt+0x7c8>
  401f14:	cbnz	x22, 401f2c <__fxstatat@plt+0x5fc>
  401f18:	adrp	x10, 41b000 <__fxstatat@plt+0x196d0>
  401f1c:	ldrsw	x8, [x10, #640]
  401f20:	add	w9, w8, #0x1
  401f24:	str	w9, [x10, #640]
  401f28:	ldr	x22, [x19, x8, lsl #3]
  401f2c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401f30:	ldr	w8, [x8, #640]
  401f34:	cmp	w8, w20
  401f38:	b.ge	402098 <__fxstatat@plt+0x768>  // b.tcont
  401f3c:	cbz	x21, 401f80 <__fxstatat@plt+0x650>
  401f40:	mov	x0, x21
  401f44:	bl	402fc8 <__fxstatat@plt+0x1698>
  401f48:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401f4c:	str	x0, [x8, #680]
  401f50:	cbnz	x0, 401fa4 <__fxstatat@plt+0x674>
  401f54:	bl	4018f0 <__errno_location@plt>
  401f58:	ldr	w19, [x0]
  401f5c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401f60:	add	x1, x1, #0x667
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401880 <dcgettext@plt>
  401f70:	mov	x20, x0
  401f74:	mov	w0, #0x4                   	// #4
  401f78:	mov	x1, x21
  401f7c:	b	401ff8 <__fxstatat@plt+0x6c8>
  401f80:	mov	x0, x22
  401f84:	bl	402be0 <__fxstatat@plt+0x12b0>
  401f88:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401f8c:	str	x0, [x8, #680]
  401f90:	cbz	x0, 40211c <__fxstatat@plt+0x7ec>
  401f94:	mov	w0, wzr
  401f98:	bl	4018c0 <umask@plt>
  401f9c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401fa0:	str	w0, [x8, #688]
  401fa4:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401fa8:	ldrb	w8, [x8, #674]
  401fac:	and	w8, w28, w8
  401fb0:	tbz	w8, #0, 402010 <__fxstatat@plt+0x6e0>
  401fb4:	adrp	x0, 41b000 <__fxstatat@plt+0x196d0>
  401fb8:	add	x0, x0, #0x2b8
  401fbc:	bl	404bb4 <__fxstatat@plt+0x3284>
  401fc0:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  401fc4:	str	x0, [x8, #712]
  401fc8:	cbnz	x0, 402018 <__fxstatat@plt+0x6e8>
  401fcc:	bl	4018f0 <__errno_location@plt>
  401fd0:	ldr	w19, [x0]
  401fd4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401fd8:	add	x1, x1, #0x667
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	mov	x0, xzr
  401fe4:	bl	401880 <dcgettext@plt>
  401fe8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  401fec:	mov	x20, x0
  401ff0:	add	x1, x1, #0xbae
  401ff4:	mov	w0, #0x4                   	// #4
  401ff8:	bl	40442c <__fxstatat@plt+0x2afc>
  401ffc:	mov	x3, x0
  402000:	mov	w0, #0x1                   	// #1
  402004:	mov	w1, w19
  402008:	mov	x2, x20
  40200c:	bl	4015d0 <error@plt>
  402010:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402014:	str	xzr, [x8, #712]
  402018:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40201c:	ldrsw	x8, [x8, #640]
  402020:	add	x0, x19, x8, lsl #3
  402024:	bl	402154 <__fxstatat@plt+0x824>
  402028:	ldp	x20, x19, [sp, #96]
  40202c:	ldp	x22, x21, [sp, #80]
  402030:	ldp	x24, x23, [sp, #64]
  402034:	ldp	x26, x25, [sp, #48]
  402038:	ldp	x28, x27, [sp, #32]
  40203c:	ldp	x29, x30, [sp, #16]
  402040:	mvn	w8, w0
  402044:	and	w0, w8, #0x1
  402048:	add	sp, sp, #0x70
  40204c:	ret
  402050:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402054:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  402058:	ldr	x0, [x8, #648]
  40205c:	ldr	x3, [x9, #512]
  402060:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402064:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  402068:	adrp	x4, 409000 <__fxstatat@plt+0x76d0>
  40206c:	adrp	x5, 409000 <__fxstatat@plt+0x76d0>
  402070:	add	x1, x1, #0x58b
  402074:	add	x2, x2, #0x5e7
  402078:	add	x4, x4, #0x5f5
  40207c:	add	x5, x5, #0x605
  402080:	mov	x6, xzr
  402084:	bl	404f4c <__fxstatat@plt+0x361c>
  402088:	mov	w0, wzr
  40208c:	bl	4015c0 <exit@plt>
  402090:	mov	w0, wzr
  402094:	bl	401a4c <__fxstatat@plt+0x11c>
  402098:	cbz	x22, 4020f0 <__fxstatat@plt+0x7c0>
  40209c:	sub	w8, w8, #0x1
  4020a0:	ldr	x8, [x19, w8, sxtw #3]
  4020a4:	cmp	x22, x8
  4020a8:	b.ne	4020f0 <__fxstatat@plt+0x7c0>  // b.any
  4020ac:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4020b0:	add	x1, x1, #0x64e
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	401880 <dcgettext@plt>
  4020c0:	sub	w8, w20, #0x1
  4020c4:	ldr	x8, [x19, w8, sxtw #3]
  4020c8:	mov	x19, x0
  4020cc:	mov	x0, x8
  4020d0:	bl	4046ac <__fxstatat@plt+0x2d7c>
  4020d4:	mov	x3, x0
  4020d8:	mov	w0, wzr
  4020dc:	mov	w1, wzr
  4020e0:	mov	x2, x19
  4020e4:	bl	4015d0 <error@plt>
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	bl	401a4c <__fxstatat@plt+0x11c>
  4020f0:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4020f4:	add	x1, x1, #0x63e
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	mov	x0, xzr
  402100:	bl	401880 <dcgettext@plt>
  402104:	mov	x2, x0
  402108:	mov	w0, wzr
  40210c:	mov	w1, wzr
  402110:	bl	4015d0 <error@plt>
  402114:	mov	w0, #0x1                   	// #1
  402118:	bl	401a4c <__fxstatat@plt+0x11c>
  40211c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402120:	add	x1, x1, #0x686
  402124:	mov	w2, #0x5                   	// #5
  402128:	bl	401880 <dcgettext@plt>
  40212c:	mov	x19, x0
  402130:	mov	x0, x22
  402134:	bl	4046ac <__fxstatat@plt+0x2d7c>
  402138:	mov	x3, x0
  40213c:	mov	w0, wzr
  402140:	mov	w1, wzr
  402144:	mov	x2, x19
  402148:	bl	4015d0 <error@plt>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	bl	401a4c <__fxstatat@plt+0x11c>
  402154:	stp	x29, x30, [sp, #-64]!
  402158:	mov	w1, #0x411                 	// #1041
  40215c:	mov	x2, xzr
  402160:	str	x23, [sp, #16]
  402164:	stp	x22, x21, [sp, #32]
  402168:	stp	x20, x19, [sp, #48]
  40216c:	mov	x29, sp
  402170:	bl	4052ac <__fxstatat@plt+0x397c>
  402174:	adrp	x20, 409000 <__fxstatat@plt+0x76d0>
  402178:	mov	x19, x0
  40217c:	mov	w23, #0x1                   	// #1
  402180:	adrp	x22, 41b000 <__fxstatat@plt+0x196d0>
  402184:	add	x20, x20, #0x81d
  402188:	b	4021a4 <__fxstatat@plt+0x874>
  40218c:	mov	x1, x0
  402190:	mov	x0, x19
  402194:	bl	402244 <__fxstatat@plt+0x914>
  402198:	and	w23, w23, w0
  40219c:	mov	w8, #0x1                   	// #1
  4021a0:	tbz	w8, #0, 4021f0 <__fxstatat@plt+0x8c0>
  4021a4:	mov	x0, x19
  4021a8:	bl	405d18 <__fxstatat@plt+0x43e8>
  4021ac:	cbnz	x0, 40218c <__fxstatat@plt+0x85c>
  4021b0:	bl	4018f0 <__errno_location@plt>
  4021b4:	ldr	w21, [x0]
  4021b8:	cbz	w21, 4021e8 <__fxstatat@plt+0x8b8>
  4021bc:	ldrb	w8, [x22, #673]
  4021c0:	tbnz	w8, #0, 4021e4 <__fxstatat@plt+0x8b4>
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	mov	x0, xzr
  4021cc:	mov	x1, x20
  4021d0:	bl	401880 <dcgettext@plt>
  4021d4:	mov	x2, x0
  4021d8:	mov	w0, wzr
  4021dc:	mov	w1, w21
  4021e0:	bl	4015d0 <error@plt>
  4021e4:	mov	w23, wzr
  4021e8:	mov	w8, wzr
  4021ec:	tbnz	w8, #0, 4021a4 <__fxstatat@plt+0x874>
  4021f0:	mov	x0, x19
  4021f4:	bl	405b94 <__fxstatat@plt+0x4264>
  4021f8:	cbz	w0, 40222c <__fxstatat@plt+0x8fc>
  4021fc:	bl	4018f0 <__errno_location@plt>
  402200:	ldr	w19, [x0]
  402204:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402208:	add	x1, x1, #0x82d
  40220c:	mov	w2, #0x5                   	// #5
  402210:	mov	x0, xzr
  402214:	bl	401880 <dcgettext@plt>
  402218:	mov	x2, x0
  40221c:	mov	w0, wzr
  402220:	mov	w1, w19
  402224:	bl	4015d0 <error@plt>
  402228:	mov	w23, wzr
  40222c:	and	w0, w23, #0x1
  402230:	ldp	x20, x19, [sp, #48]
  402234:	ldp	x22, x21, [sp, #32]
  402238:	ldr	x23, [sp, #16]
  40223c:	ldp	x29, x30, [sp], #64
  402240:	ret
  402244:	sub	sp, sp, #0x80
  402248:	stp	x29, x30, [sp, #32]
  40224c:	stp	x26, x25, [sp, #64]
  402250:	stp	x24, x23, [sp, #80]
  402254:	stp	x22, x21, [sp, #96]
  402258:	stp	x20, x19, [sp, #112]
  40225c:	ldrh	w8, [x1, #108]
  402260:	str	x27, [sp, #48]
  402264:	ldp	x22, x21, [x1, #48]
  402268:	mov	x20, x1
  40226c:	sub	w8, w8, #0x2
  402270:	mov	x19, x0
  402274:	cmp	w8, #0xb
  402278:	mov	w23, #0x1                   	// #1
  40227c:	add	x29, sp, #0x20
  402280:	b.hi	4023e0 <__fxstatat@plt+0xab0>  // b.pmore
  402284:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  402288:	add	x9, x9, #0xe
  40228c:	adr	x10, 40229c <__fxstatat@plt+0x96c>
  402290:	ldrh	w11, [x9, x8, lsl #1]
  402294:	add	x10, x10, x11, lsl #2
  402298:	br	x10
  40229c:	mov	x0, x19
  4022a0:	mov	x1, x20
  4022a4:	bl	4052fc <__fxstatat@plt+0x39cc>
  4022a8:	tbz	w0, #0, 402480 <__fxstatat@plt+0xb50>
  4022ac:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4022b0:	add	x1, x1, #0x88e
  4022b4:	mov	w2, #0x5                   	// #5
  4022b8:	mov	x0, xzr
  4022bc:	bl	401880 <dcgettext@plt>
  4022c0:	mov	x19, x0
  4022c4:	mov	w1, #0x3                   	// #3
  4022c8:	mov	w0, wzr
  4022cc:	mov	x2, x21
  4022d0:	bl	40452c <__fxstatat@plt+0x2bfc>
  4022d4:	mov	x3, x0
  4022d8:	mov	w0, wzr
  4022dc:	mov	w1, wzr
  4022e0:	mov	x2, x19
  4022e4:	bl	4015d0 <error@plt>
  4022e8:	b	402700 <__fxstatat@plt+0xdd0>
  4022ec:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4022f0:	ldrb	w8, [x8, #673]
  4022f4:	tbnz	w8, #0, 4023dc <__fxstatat@plt+0xaac>
  4022f8:	ldr	w23, [x20, #64]
  4022fc:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402300:	add	x1, x1, #0x84f
  402304:	b	402368 <__fxstatat@plt+0xa38>
  402308:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40230c:	ldrb	w8, [x8, #673]
  402310:	tbnz	w8, #0, 4023dc <__fxstatat@plt+0xaac>
  402314:	ldr	w23, [x20, #64]
  402318:	mov	w1, #0x3                   	// #3
  40231c:	mov	w0, wzr
  402320:	mov	x2, x21
  402324:	bl	40452c <__fxstatat@plt+0x2bfc>
  402328:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  40232c:	mov	x3, x0
  402330:	add	x2, x2, #0x694
  402334:	mov	w0, wzr
  402338:	mov	w1, w23
  40233c:	b	4023d8 <__fxstatat@plt+0xaa8>
  402340:	ldr	x8, [x20, #88]
  402344:	cbnz	x8, 402350 <__fxstatat@plt+0xa20>
  402348:	ldr	x8, [x20, #32]
  40234c:	cbz	x8, 402728 <__fxstatat@plt+0xdf8>
  402350:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402354:	ldrb	w8, [x8, #673]
  402358:	tbnz	w8, #0, 4023dc <__fxstatat@plt+0xaac>
  40235c:	ldr	w23, [x20, #64]
  402360:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402364:	add	x1, x1, #0x83e
  402368:	mov	w2, #0x5                   	// #5
  40236c:	mov	x0, xzr
  402370:	bl	401880 <dcgettext@plt>
  402374:	mov	x24, x0
  402378:	mov	w0, #0x4                   	// #4
  40237c:	mov	x1, x21
  402380:	bl	40442c <__fxstatat@plt+0x2afc>
  402384:	mov	x3, x0
  402388:	mov	w0, wzr
  40238c:	mov	w1, w23
  402390:	mov	x2, x24
  402394:	b	4023d8 <__fxstatat@plt+0xaa8>
  402398:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40239c:	ldrb	w8, [x8, #673]
  4023a0:	tbnz	w8, #0, 4023dc <__fxstatat@plt+0xaac>
  4023a4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4023a8:	add	x1, x1, #0x868
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	mov	x0, xzr
  4023b4:	bl	401880 <dcgettext@plt>
  4023b8:	mov	x23, x0
  4023bc:	mov	w0, #0x4                   	// #4
  4023c0:	mov	x1, x21
  4023c4:	bl	40442c <__fxstatat@plt+0x2afc>
  4023c8:	mov	x3, x0
  4023cc:	mov	w0, wzr
  4023d0:	mov	w1, wzr
  4023d4:	mov	x2, x23
  4023d8:	bl	4015d0 <error@plt>
  4023dc:	mov	w23, wzr
  4023e0:	cbz	w23, 402488 <__fxstatat@plt+0xb58>
  4023e4:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4023e8:	ldr	x8, [x8, #712]
  4023ec:	cbz	x8, 402488 <__fxstatat@plt+0xb58>
  4023f0:	ldr	x9, [x20, #128]
  4023f4:	ldr	x10, [x8]
  4023f8:	cmp	x9, x10
  4023fc:	b.ne	402488 <__fxstatat@plt+0xb58>  // b.any
  402400:	ldr	x9, [x20, #120]
  402404:	ldr	x8, [x8, #8]
  402408:	cmp	x9, x8
  40240c:	b.ne	402488 <__fxstatat@plt+0xb58>  // b.any
  402410:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402414:	add	x1, x1, #0xbae
  402418:	mov	x0, x21
  40241c:	bl	4017d0 <strcmp@plt>
  402420:	cbz	w0, 40268c <__fxstatat@plt+0xd5c>
  402424:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402428:	add	x1, x1, #0x975
  40242c:	mov	w2, #0x5                   	// #5
  402430:	mov	x0, xzr
  402434:	bl	401880 <dcgettext@plt>
  402438:	mov	x22, x0
  40243c:	mov	w1, #0x4                   	// #4
  402440:	mov	w0, wzr
  402444:	mov	x2, x21
  402448:	bl	404360 <__fxstatat@plt+0x2a30>
  40244c:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  402450:	mov	x21, x0
  402454:	add	x2, x2, #0xbae
  402458:	mov	w0, #0x1                   	// #1
  40245c:	mov	w1, #0x4                   	// #4
  402460:	bl	404360 <__fxstatat@plt+0x2a30>
  402464:	mov	x4, x0
  402468:	mov	w0, wzr
  40246c:	mov	w1, wzr
  402470:	mov	x2, x22
  402474:	mov	x3, x21
  402478:	bl	4015d0 <error@plt>
  40247c:	b	4026c4 <__fxstatat@plt+0xd94>
  402480:	mov	w23, #0x1                   	// #1
  402484:	cbnz	w23, 4023e4 <__fxstatat@plt+0xab4>
  402488:	cbz	w23, 4024cc <__fxstatat@plt+0xb9c>
  40248c:	ldr	w24, [x20, #136]
  402490:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402494:	ldr	w2, [x8, #688]
  402498:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40249c:	ldr	x3, [x8, #680]
  4024a0:	and	w25, w24, #0xf000
  4024a4:	cmp	w25, #0x4, lsl #12
  4024a8:	cset	w1, eq  // eq = none
  4024ac:	mov	w0, w24
  4024b0:	mov	x4, xzr
  4024b4:	bl	403000 <__fxstatat@plt+0x16d0>
  4024b8:	cmp	w25, #0xa, lsl #12
  4024bc:	mov	w25, w0
  4024c0:	b.ne	4024d4 <__fxstatat@plt+0xba4>  // b.any
  4024c4:	mov	w26, wzr
  4024c8:	b	402544 <__fxstatat@plt+0xc14>
  4024cc:	mov	w26, wzr
  4024d0:	b	402544 <__fxstatat@plt+0xc14>
  4024d4:	ldr	w0, [x19, #44]
  4024d8:	mov	x1, x22
  4024dc:	mov	w2, w25
  4024e0:	bl	402a50 <__fxstatat@plt+0x1120>
  4024e4:	cbz	w0, 402540 <__fxstatat@plt+0xc10>
  4024e8:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4024ec:	ldrb	w8, [x8, #673]
  4024f0:	tbnz	w8, #0, 402534 <__fxstatat@plt+0xc04>
  4024f4:	bl	4018f0 <__errno_location@plt>
  4024f8:	ldr	w23, [x0]
  4024fc:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402500:	add	x1, x1, #0x9e0
  402504:	mov	w2, #0x5                   	// #5
  402508:	mov	x0, xzr
  40250c:	bl	401880 <dcgettext@plt>
  402510:	mov	x26, x0
  402514:	mov	w0, #0x4                   	// #4
  402518:	mov	x1, x21
  40251c:	bl	40442c <__fxstatat@plt+0x2afc>
  402520:	mov	x3, x0
  402524:	mov	w0, wzr
  402528:	mov	w1, w23
  40252c:	mov	x2, x26
  402530:	bl	4015d0 <error@plt>
  402534:	mov	w26, wzr
  402538:	mov	w23, wzr
  40253c:	b	402544 <__fxstatat@plt+0xc14>
  402540:	mov	w26, #0x1                   	// #1
  402544:	adrp	x27, 41b000 <__fxstatat@plt+0x196d0>
  402548:	ldr	w8, [x27, #504]
  40254c:	cmp	w8, #0x2
  402550:	b.eq	4025b8 <__fxstatat@plt+0xc88>  // b.none
  402554:	cbz	w26, 402578 <__fxstatat@plt+0xc48>
  402558:	ldr	w0, [x19, #44]
  40255c:	mov	x1, x22
  402560:	mov	x2, x21
  402564:	mov	w3, w24
  402568:	mov	w4, w25
  40256c:	bl	402738 <__fxstatat@plt+0xe08>
  402570:	tbz	w0, #0, 402580 <__fxstatat@plt+0xc50>
  402574:	b	402588 <__fxstatat@plt+0xc58>
  402578:	mov	w0, wzr
  40257c:	tbnz	w0, #0, 402588 <__fxstatat@plt+0xc58>
  402580:	ldr	w8, [x27, #504]
  402584:	cbnz	w8, 4025b8 <__fxstatat@plt+0xc88>
  402588:	tst	w0, #0x1
  40258c:	mov	w8, #0x3                   	// #3
  402590:	csinc	w8, w8, wzr, eq  // eq = none
  402594:	cmp	w26, #0x0
  402598:	csel	w8, w8, wzr, ne  // ne = any
  40259c:	cmp	w23, #0x0
  4025a0:	mov	w9, #0x2                   	// #2
  4025a4:	csel	w3, w8, w9, ne  // ne = any
  4025a8:	mov	x0, x21
  4025ac:	mov	w1, w24
  4025b0:	mov	w2, w25
  4025b4:	bl	40280c <__fxstatat@plt+0xedc>
  4025b8:	cbz	w26, 40266c <__fxstatat@plt+0xd3c>
  4025bc:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4025c0:	ldrb	w8, [x8, #672]
  4025c4:	cmp	w8, #0x1
  4025c8:	b.ne	40266c <__fxstatat@plt+0xd3c>  // b.any
  4025cc:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4025d0:	ldr	x3, [x8, #680]
  4025d4:	and	w8, w24, #0xf000
  4025d8:	cmp	w8, #0x4, lsl #12
  4025dc:	cset	w1, eq  // eq = none
  4025e0:	mov	w0, w24
  4025e4:	mov	w2, wzr
  4025e8:	mov	x4, xzr
  4025ec:	bl	403000 <__fxstatat@plt+0x16d0>
  4025f0:	bics	wzr, w25, w0
  4025f4:	b.eq	40266c <__fxstatat@plt+0xd3c>  // b.none
  4025f8:	mov	w22, w0
  4025fc:	sub	x1, x29, #0xc
  402600:	mov	w0, w25
  402604:	sub	x23, x29, #0xc
  402608:	bl	402a80 <__fxstatat@plt+0x1150>
  40260c:	add	x1, sp, #0x8
  402610:	mov	w0, w22
  402614:	add	x24, sp, #0x8
  402618:	bl	402a80 <__fxstatat@plt+0x1150>
  40261c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402620:	add	x1, x1, #0x9fb
  402624:	mov	w2, #0x5                   	// #5
  402628:	mov	x0, xzr
  40262c:	strb	wzr, [sp, #18]
  402630:	sturb	wzr, [x29, #-2]
  402634:	bl	401880 <dcgettext@plt>
  402638:	mov	x22, x0
  40263c:	mov	w1, #0x3                   	// #3
  402640:	mov	w0, wzr
  402644:	mov	x2, x21
  402648:	bl	40452c <__fxstatat@plt+0x2bfc>
  40264c:	mov	x3, x0
  402650:	orr	x4, x23, #0x1
  402654:	orr	x5, x24, #0x1
  402658:	mov	w0, wzr
  40265c:	mov	w1, wzr
  402660:	mov	x2, x22
  402664:	bl	4015d0 <error@plt>
  402668:	mov	w23, wzr
  40266c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402670:	ldrb	w8, [x8, #674]
  402674:	tbnz	w8, #0, 402704 <__fxstatat@plt+0xdd4>
  402678:	mov	w2, #0x4                   	// #4
  40267c:	mov	x0, x19
  402680:	mov	x1, x20
  402684:	bl	406f00 <__fxstatat@plt+0x55d0>
  402688:	b	402704 <__fxstatat@plt+0xdd4>
  40268c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402690:	add	x1, x1, #0x948
  402694:	mov	w2, #0x5                   	// #5
  402698:	mov	x0, xzr
  40269c:	bl	401880 <dcgettext@plt>
  4026a0:	mov	x22, x0
  4026a4:	mov	w0, #0x4                   	// #4
  4026a8:	mov	x1, x21
  4026ac:	bl	40442c <__fxstatat@plt+0x2afc>
  4026b0:	mov	x3, x0
  4026b4:	mov	w0, wzr
  4026b8:	mov	w1, wzr
  4026bc:	mov	x2, x22
  4026c0:	bl	4015d0 <error@plt>
  4026c4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4026c8:	add	x1, x1, #0x9af
  4026cc:	mov	w2, #0x5                   	// #5
  4026d0:	mov	x0, xzr
  4026d4:	bl	401880 <dcgettext@plt>
  4026d8:	mov	x2, x0
  4026dc:	mov	w0, wzr
  4026e0:	mov	w1, wzr
  4026e4:	bl	4015d0 <error@plt>
  4026e8:	mov	w2, #0x4                   	// #4
  4026ec:	mov	x0, x19
  4026f0:	mov	x1, x20
  4026f4:	bl	406f00 <__fxstatat@plt+0x55d0>
  4026f8:	mov	x0, x19
  4026fc:	bl	405d18 <__fxstatat@plt+0x43e8>
  402700:	mov	w23, wzr
  402704:	mov	w0, w23
  402708:	ldp	x20, x19, [sp, #112]
  40270c:	ldp	x22, x21, [sp, #96]
  402710:	ldp	x24, x23, [sp, #80]
  402714:	ldp	x26, x25, [sp, #64]
  402718:	ldr	x27, [sp, #48]
  40271c:	ldp	x29, x30, [sp, #32]
  402720:	add	sp, sp, #0x80
  402724:	ret
  402728:	mov	w23, #0x1                   	// #1
  40272c:	str	x23, [x20, #32]
  402730:	mov	w2, #0x1                   	// #1
  402734:	b	40267c <__fxstatat@plt+0xd4c>
  402738:	sub	sp, sp, #0xc0
  40273c:	stp	x20, x19, [sp, #176]
  402740:	mov	w20, w4
  402744:	mov	w19, w3
  402748:	tst	w4, #0xe00
  40274c:	stp	x29, x30, [sp, #128]
  402750:	str	x23, [sp, #144]
  402754:	stp	x22, x21, [sp, #160]
  402758:	add	x29, sp, #0x80
  40275c:	b.eq	4027e8 <__fxstatat@plt+0xeb8>  // b.none
  402760:	mov	x21, x2
  402764:	mov	x2, sp
  402768:	mov	w3, wzr
  40276c:	bl	408ec0 <__fxstatat@plt+0x7590>
  402770:	cbz	w0, 40278c <__fxstatat@plt+0xe5c>
  402774:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402778:	ldrb	w8, [x8, #673]
  40277c:	tbz	w8, #0, 4027a0 <__fxstatat@plt+0xe70>
  402780:	mov	w8, wzr
  402784:	cbz	w8, 402798 <__fxstatat@plt+0xe68>
  402788:	b	4027e8 <__fxstatat@plt+0xeb8>
  40278c:	ldr	w20, [sp, #16]
  402790:	mov	w8, #0x1                   	// #1
  402794:	cbnz	w8, 4027e8 <__fxstatat@plt+0xeb8>
  402798:	mov	w0, wzr
  40279c:	b	4027f4 <__fxstatat@plt+0xec4>
  4027a0:	bl	4018f0 <__errno_location@plt>
  4027a4:	ldr	w22, [x0]
  4027a8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4027ac:	add	x1, x1, #0xa1e
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401880 <dcgettext@plt>
  4027bc:	mov	x23, x0
  4027c0:	mov	w0, #0x4                   	// #4
  4027c4:	mov	x1, x21
  4027c8:	bl	40442c <__fxstatat@plt+0x2afc>
  4027cc:	mov	x3, x0
  4027d0:	mov	w0, wzr
  4027d4:	mov	w1, w22
  4027d8:	mov	x2, x23
  4027dc:	bl	4015d0 <error@plt>
  4027e0:	mov	w8, wzr
  4027e4:	cbz	w8, 402798 <__fxstatat@plt+0xe68>
  4027e8:	eor	w8, w20, w19
  4027ec:	tst	w8, #0xfff
  4027f0:	cset	w0, ne  // ne = any
  4027f4:	ldp	x20, x19, [sp, #176]
  4027f8:	ldp	x22, x21, [sp, #160]
  4027fc:	ldr	x23, [sp, #144]
  402800:	ldp	x29, x30, [sp, #128]
  402804:	add	sp, sp, #0xc0
  402808:	ret
  40280c:	sub	sp, sp, #0x60
  402810:	stp	x20, x19, [sp, #80]
  402814:	mov	x19, x0
  402818:	stp	x29, x30, [sp, #32]
  40281c:	stp	x24, x23, [sp, #48]
  402820:	stp	x22, x21, [sp, #64]
  402824:	add	x29, sp, #0x20
  402828:	cbz	w3, 402884 <__fxstatat@plt+0xf54>
  40282c:	mov	w21, w1
  402830:	sub	x1, x29, #0xc
  402834:	mov	w0, w2
  402838:	mov	w22, w3
  40283c:	mov	w20, w2
  402840:	sub	x23, x29, #0xc
  402844:	bl	402a80 <__fxstatat@plt+0x1150>
  402848:	add	x1, sp, #0x8
  40284c:	mov	w0, w21
  402850:	sturb	wzr, [x29, #-2]
  402854:	add	x24, sp, #0x8
  402858:	bl	402a80 <__fxstatat@plt+0x1150>
  40285c:	cmp	w22, #0x1
  402860:	strb	wzr, [sp, #18]
  402864:	b.eq	402900 <__fxstatat@plt+0xfd0>  // b.none
  402868:	cmp	w22, #0x3
  40286c:	b.eq	4028bc <__fxstatat@plt+0xf8c>  // b.none
  402870:	cmp	w22, #0x2
  402874:	b.ne	40295c <__fxstatat@plt+0x102c>  // b.any
  402878:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  40287c:	add	x1, x1, #0xaa5
  402880:	b	402908 <__fxstatat@plt+0xfd8>
  402884:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402888:	add	x1, x1, #0xa3b
  40288c:	mov	w2, #0x5                   	// #5
  402890:	mov	x0, xzr
  402894:	bl	401880 <dcgettext@plt>
  402898:	mov	x20, x0
  40289c:	mov	w0, #0x4                   	// #4
  4028a0:	mov	x1, x19
  4028a4:	bl	40442c <__fxstatat@plt+0x2afc>
  4028a8:	mov	x2, x0
  4028ac:	mov	w0, #0x1                   	// #1
  4028b0:	mov	x1, x20
  4028b4:	bl	4016c0 <__printf_chk@plt>
  4028b8:	b	402944 <__fxstatat@plt+0x1014>
  4028bc:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4028c0:	add	x1, x1, #0xae0
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	mov	x0, xzr
  4028cc:	bl	401880 <dcgettext@plt>
  4028d0:	mov	x21, x0
  4028d4:	mov	w0, #0x4                   	// #4
  4028d8:	mov	x1, x19
  4028dc:	bl	40442c <__fxstatat@plt+0x2afc>
  4028e0:	sub	x8, x29, #0xc
  4028e4:	mov	x2, x0
  4028e8:	and	w3, w20, #0xfff
  4028ec:	orr	x4, x8, #0x1
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	mov	x1, x21
  4028f8:	bl	4016c0 <__printf_chk@plt>
  4028fc:	b	402944 <__fxstatat@plt+0x1014>
  402900:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  402904:	add	x1, x1, #0xa73
  402908:	mov	w2, #0x5                   	// #5
  40290c:	mov	x0, xzr
  402910:	bl	401880 <dcgettext@plt>
  402914:	mov	x22, x0
  402918:	mov	w0, #0x4                   	// #4
  40291c:	mov	x1, x19
  402920:	bl	40442c <__fxstatat@plt+0x2afc>
  402924:	mov	x2, x0
  402928:	and	w3, w21, #0xfff
  40292c:	orr	x4, x24, #0x1
  402930:	and	w5, w20, #0xfff
  402934:	orr	x6, x23, #0x1
  402938:	mov	w0, #0x1                   	// #1
  40293c:	mov	x1, x22
  402940:	bl	4016c0 <__printf_chk@plt>
  402944:	ldp	x20, x19, [sp, #80]
  402948:	ldp	x22, x21, [sp, #64]
  40294c:	ldp	x24, x23, [sp, #48]
  402950:	ldp	x29, x30, [sp, #32]
  402954:	add	sp, sp, #0x60
  402958:	ret
  40295c:	bl	401780 <abort@plt>
  402960:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402964:	str	x0, [x8, #720]
  402968:	ret
  40296c:	and	w8, w0, #0x1
  402970:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  402974:	strb	w8, [x9, #728]
  402978:	ret
  40297c:	stp	x29, x30, [sp, #-48]!
  402980:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402984:	ldr	x0, [x8, #648]
  402988:	str	x21, [sp, #16]
  40298c:	stp	x20, x19, [sp, #32]
  402990:	mov	x29, sp
  402994:	bl	407548 <__fxstatat@plt+0x5c18>
  402998:	cbz	w0, 4029b8 <__fxstatat@plt+0x1088>
  40299c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4029a0:	ldrb	w8, [x8, #728]
  4029a4:	cbz	w8, 4029d8 <__fxstatat@plt+0x10a8>
  4029a8:	bl	4018f0 <__errno_location@plt>
  4029ac:	ldr	w8, [x0]
  4029b0:	cmp	w8, #0x20
  4029b4:	b.ne	4029d8 <__fxstatat@plt+0x10a8>  // b.any
  4029b8:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4029bc:	ldr	x0, [x8, #624]
  4029c0:	bl	407548 <__fxstatat@plt+0x5c18>
  4029c4:	cbnz	w0, 402a44 <__fxstatat@plt+0x1114>
  4029c8:	ldp	x20, x19, [sp, #32]
  4029cc:	ldr	x21, [sp, #16]
  4029d0:	ldp	x29, x30, [sp], #48
  4029d4:	ret
  4029d8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  4029dc:	add	x1, x1, #0xb08
  4029e0:	mov	w2, #0x5                   	// #5
  4029e4:	mov	x0, xzr
  4029e8:	bl	401880 <dcgettext@plt>
  4029ec:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4029f0:	ldr	x21, [x8, #720]
  4029f4:	mov	x19, x0
  4029f8:	bl	4018f0 <__errno_location@plt>
  4029fc:	ldr	w20, [x0]
  402a00:	cbnz	x21, 402a20 <__fxstatat@plt+0x10f0>
  402a04:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  402a08:	add	x2, x2, #0x694
  402a0c:	mov	w0, wzr
  402a10:	mov	w1, w20
  402a14:	mov	x3, x19
  402a18:	bl	4015d0 <error@plt>
  402a1c:	b	402a44 <__fxstatat@plt+0x1114>
  402a20:	mov	x0, x21
  402a24:	bl	4044fc <__fxstatat@plt+0x2bcc>
  402a28:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  402a2c:	mov	x3, x0
  402a30:	add	x2, x2, #0xb14
  402a34:	mov	w0, wzr
  402a38:	mov	w1, w20
  402a3c:	mov	x4, x19
  402a40:	bl	4015d0 <error@plt>
  402a44:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  402a48:	ldr	w0, [x8, #520]
  402a4c:	bl	4015a0 <_exit@plt>
  402a50:	stp	x29, x30, [sp, #-16]!
  402a54:	mov	w3, wzr
  402a58:	mov	x29, sp
  402a5c:	bl	401910 <fchmodat@plt>
  402a60:	ldp	x29, x30, [sp], #16
  402a64:	ret
  402a68:	stp	x29, x30, [sp, #-16]!
  402a6c:	mov	w3, #0x100                 	// #256
  402a70:	mov	x29, sp
  402a74:	bl	401910 <fchmodat@plt>
  402a78:	ldp	x29, x30, [sp], #16
  402a7c:	ret
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	stp	x20, x19, [sp, #16]
  402a88:	mov	x29, sp
  402a8c:	mov	x19, x1
  402a90:	mov	w20, w0
  402a94:	bl	402b60 <__fxstatat@plt+0x1230>
  402a98:	tst	w20, #0x100
  402a9c:	mov	w8, #0x72                  	// #114
  402aa0:	mov	w9, #0x2d                  	// #45
  402aa4:	mov	w10, #0x77                  	// #119
  402aa8:	csel	w14, w9, w8, eq  // eq = none
  402aac:	tst	w20, #0x80
  402ab0:	mov	w11, #0x53                  	// #83
  402ab4:	mov	w12, #0x73                  	// #115
  402ab8:	mov	w13, #0x78                  	// #120
  402abc:	strb	w14, [x19, #1]
  402ac0:	csel	w14, w9, w10, eq  // eq = none
  402ac4:	tst	w20, #0x40
  402ac8:	strb	w14, [x19, #2]
  402acc:	csel	w14, w12, w11, ne  // ne = any
  402ad0:	csel	w15, w13, w9, ne  // ne = any
  402ad4:	tst	w20, #0x800
  402ad8:	csel	w14, w15, w14, eq  // eq = none
  402adc:	tst	w20, #0x20
  402ae0:	strb	w14, [x19, #3]
  402ae4:	csel	w14, w9, w8, eq  // eq = none
  402ae8:	tst	w20, #0x10
  402aec:	strb	w14, [x19, #4]
  402af0:	csel	w14, w9, w10, eq  // eq = none
  402af4:	tst	w20, #0x8
  402af8:	csel	w11, w12, w11, ne  // ne = any
  402afc:	csel	w12, w13, w9, ne  // ne = any
  402b00:	tst	w20, #0x400
  402b04:	csel	w11, w12, w11, eq  // eq = none
  402b08:	tst	w20, #0x4
  402b0c:	csel	w8, w9, w8, eq  // eq = none
  402b10:	tst	w20, #0x2
  402b14:	mov	w15, #0x54                  	// #84
  402b18:	strb	w14, [x19, #5]
  402b1c:	mov	w14, #0x74                  	// #116
  402b20:	strb	w8, [x19, #7]
  402b24:	csel	w8, w9, w10, eq  // eq = none
  402b28:	tst	w20, #0x1
  402b2c:	strb	w8, [x19, #8]
  402b30:	csel	w8, w14, w15, ne  // ne = any
  402b34:	csel	w9, w13, w9, ne  // ne = any
  402b38:	tst	w20, #0x200
  402b3c:	mov	w12, #0x20                  	// #32
  402b40:	csel	w8, w9, w8, eq  // eq = none
  402b44:	strb	w0, [x19]
  402b48:	strb	w11, [x19, #6]
  402b4c:	strb	w8, [x19, #9]
  402b50:	strh	w12, [x19, #10]
  402b54:	ldp	x20, x19, [sp, #16]
  402b58:	ldp	x29, x30, [sp], #32
  402b5c:	ret
  402b60:	and	w8, w0, #0xf000
  402b64:	sub	w8, w8, #0x1, lsl #12
  402b68:	lsr	w8, w8, #12
  402b6c:	cmp	w8, #0xb
  402b70:	b.hi	402ba0 <__fxstatat@plt+0x1270>  // b.pmore
  402b74:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  402b78:	add	x9, x9, #0xb1b
  402b7c:	adr	x10, 402b90 <__fxstatat@plt+0x1260>
  402b80:	ldrb	w11, [x9, x8]
  402b84:	add	x10, x10, x11, lsl #2
  402b88:	mov	w0, #0x2d                  	// #45
  402b8c:	br	x10
  402b90:	mov	w0, #0x70                  	// #112
  402b94:	ret
  402b98:	mov	w0, #0x63                  	// #99
  402b9c:	ret
  402ba0:	mov	w0, #0x3f                  	// #63
  402ba4:	ret
  402ba8:	mov	w0, #0x64                  	// #100
  402bac:	ret
  402bb0:	mov	w0, #0x6c                  	// #108
  402bb4:	ret
  402bb8:	mov	w0, #0x73                  	// #115
  402bbc:	ret
  402bc0:	mov	w0, #0x62                  	// #98
  402bc4:	ret
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	ldr	w0, [x0, #16]
  402bd0:	mov	x29, sp
  402bd4:	bl	402a80 <__fxstatat@plt+0x1150>
  402bd8:	ldp	x29, x30, [sp], #16
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-96]!
  402be4:	stp	x28, x27, [sp, #16]
  402be8:	stp	x26, x25, [sp, #32]
  402bec:	stp	x24, x23, [sp, #48]
  402bf0:	stp	x22, x21, [sp, #64]
  402bf4:	stp	x20, x19, [sp, #80]
  402bf8:	ldrb	w8, [x0]
  402bfc:	mov	x19, x0
  402c00:	mov	x29, sp
  402c04:	and	w8, w8, #0xf8
  402c08:	cmp	w8, #0x30
  402c0c:	b.ne	402c50 <__fxstatat@plt+0x1320>  // b.any
  402c10:	mov	w0, wzr
  402c14:	mov	x8, x19
  402c18:	mov	x20, x19
  402c1c:	ldrb	w9, [x20], #1
  402c20:	add	w9, w9, w0, lsl #3
  402c24:	sub	w0, w9, #0x30
  402c28:	cmp	w0, #0xfff
  402c2c:	b.hi	402c48 <__fxstatat@plt+0x1318>  // b.pmore
  402c30:	ldrb	w9, [x8, #1]
  402c34:	and	w8, w9, #0xf8
  402c38:	cmp	w8, #0x30
  402c3c:	mov	x8, x20
  402c40:	b.eq	402c1c <__fxstatat@plt+0x12ec>  // b.none
  402c44:	cbz	w9, 402f34 <__fxstatat@plt+0x1604>
  402c48:	mov	x20, xzr
  402c4c:	b	402f64 <__fxstatat@plt+0x1634>
  402c50:	mov	w0, #0x1                   	// #1
  402c54:	mov	x8, x19
  402c58:	b	402c68 <__fxstatat@plt+0x1338>
  402c5c:	mov	w10, #0x1                   	// #1
  402c60:	add	x0, x10, x0
  402c64:	add	x8, x8, #0x1
  402c68:	ldrb	w9, [x8]
  402c6c:	cmp	w9, #0x2c
  402c70:	b.le	402c8c <__fxstatat@plt+0x135c>
  402c74:	cmp	w9, #0x2d
  402c78:	b.eq	402c5c <__fxstatat@plt+0x132c>  // b.none
  402c7c:	cmp	w9, #0x3d
  402c80:	mov	w10, #0x1                   	// #1
  402c84:	b.eq	402c60 <__fxstatat@plt+0x1330>  // b.none
  402c88:	b	402c9c <__fxstatat@plt+0x136c>
  402c8c:	cmp	w9, #0x2b
  402c90:	mov	w10, #0x1                   	// #1
  402c94:	b.eq	402c60 <__fxstatat@plt+0x1330>  // b.none
  402c98:	cbz	w9, 402ca4 <__fxstatat@plt+0x1374>
  402c9c:	mov	x10, xzr
  402ca0:	b	402c60 <__fxstatat@plt+0x1330>
  402ca4:	mov	w1, #0x10                  	// #16
  402ca8:	bl	405038 <__fxstatat@plt+0x3708>
  402cac:	adrp	x24, 409000 <__fxstatat@plt+0x76d0>
  402cb0:	adrp	x25, 409000 <__fxstatat@plt+0x76d0>
  402cb4:	adrp	x21, 409000 <__fxstatat@plt+0x76d0>
  402cb8:	mov	x20, x0
  402cbc:	mov	x22, xzr
  402cc0:	add	x24, x24, #0xb5d
  402cc4:	add	x25, x25, #0xb3c
  402cc8:	mov	w26, #0x124                 	// #292
  402ccc:	mov	w27, #0x92                  	// #146
  402cd0:	mov	w28, #0x49                  	// #73
  402cd4:	add	x21, x21, #0xb27
  402cd8:	mov	w9, wzr
  402cdc:	b	402cec <__fxstatat@plt+0x13bc>
  402ce0:	mov	w8, #0xfff                 	// #4095
  402ce4:	orr	w9, w9, w8
  402ce8:	add	x19, x19, #0x1
  402cec:	ldrb	w8, [x19]
  402cf0:	sub	w10, w8, #0x61
  402cf4:	cmp	w10, #0x14
  402cf8:	b.hi	402d20 <__fxstatat@plt+0x13f0>  // b.pmore
  402cfc:	adr	x11, 402ce0 <__fxstatat@plt+0x13b0>
  402d00:	ldrb	w8, [x21, x10]
  402d04:	add	x11, x11, x8, lsl #2
  402d08:	mov	w8, #0x9c0                 	// #2496
  402d0c:	br	x11
  402d10:	mov	w8, #0x438                 	// #1080
  402d14:	b	402ce4 <__fxstatat@plt+0x13b4>
  402d18:	mov	w8, #0x207                 	// #519
  402d1c:	b	402ce4 <__fxstatat@plt+0x13b4>
  402d20:	cmp	w8, #0x3d
  402d24:	b.hi	402ef8 <__fxstatat@plt+0x15c8>  // b.pmore
  402d28:	mov	w10, #0x1                   	// #1
  402d2c:	lsl	x8, x10, x8
  402d30:	mov	x10, #0x280000000000        	// #43980465111040
  402d34:	movk	x10, #0x2000, lsl #48
  402d38:	tst	x8, x10
  402d3c:	b.eq	402ef8 <__fxstatat@plt+0x15c8>  // b.none
  402d40:	mov	x10, x19
  402d44:	ldrb	w8, [x10, #1]!
  402d48:	ldrb	w23, [x19]
  402d4c:	sub	w11, w8, #0x30
  402d50:	cmp	w11, #0x8
  402d54:	b.cs	402da8 <__fxstatat@plt+0x1478>  // b.hs, b.nlast
  402d58:	mov	w8, wzr
  402d5c:	add	x10, x19, #0x2
  402d60:	mov	x19, x10
  402d64:	ldurb	w10, [x10, #-1]
  402d68:	add	w8, w10, w8, lsl #3
  402d6c:	sub	w8, w8, #0x30
  402d70:	cmp	w8, #0xfff
  402d74:	b.hi	402d90 <__fxstatat@plt+0x1460>  // b.pmore
  402d78:	mov	x10, x19
  402d7c:	ldrb	w11, [x10], #1
  402d80:	and	w12, w11, #0xf8
  402d84:	cmp	w12, #0x30
  402d88:	b.eq	402d60 <__fxstatat@plt+0x1430>  // b.none
  402d8c:	cbz	w9, 402dd4 <__fxstatat@plt+0x14a4>
  402d90:	mov	w11, wzr
  402d94:	mov	w8, #0x3                   	// #3
  402d98:	mov	w10, #0xe                   	// #14
  402d9c:	cmp	w10, #0x12
  402da0:	b.ne	402ec4 <__fxstatat@plt+0x1594>  // b.any
  402da4:	b	402e94 <__fxstatat@plt+0x1564>
  402da8:	cmp	w8, #0x67
  402dac:	b.eq	402e04 <__fxstatat@plt+0x14d4>  // b.none
  402db0:	cmp	w8, #0x6f
  402db4:	b.eq	402e18 <__fxstatat@plt+0x14e8>  // b.none
  402db8:	cmp	w8, #0x75
  402dbc:	b.ne	402e2c <__fxstatat@plt+0x14fc>  // b.any
  402dc0:	mov	w11, wzr
  402dc4:	add	x19, x19, #0x2
  402dc8:	mov	w8, #0x3                   	// #3
  402dcc:	mov	w0, #0x1c0                 	// #448
  402dd0:	b	402e94 <__fxstatat@plt+0x1564>
  402dd4:	cmp	w11, #0x2c
  402dd8:	b.eq	402de0 <__fxstatat@plt+0x14b0>  // b.none
  402ddc:	cbnz	w11, 402d90 <__fxstatat@plt+0x1460>
  402de0:	mov	w0, w8
  402de4:	bl	402f84 <__fxstatat@plt+0x1654>
  402de8:	mov	w8, #0x1                   	// #1
  402dec:	mov	w9, #0xfff                 	// #4095
  402df0:	mov	w10, #0x12                  	// #18
  402df4:	mov	w11, #0xfff                 	// #4095
  402df8:	cmp	w10, #0x12
  402dfc:	b.ne	402ec4 <__fxstatat@plt+0x1594>  // b.any
  402e00:	b	402e94 <__fxstatat@plt+0x1564>
  402e04:	mov	w11, wzr
  402e08:	add	x19, x19, #0x2
  402e0c:	mov	w8, #0x3                   	// #3
  402e10:	mov	w0, #0x38                  	// #56
  402e14:	b	402e94 <__fxstatat@plt+0x1564>
  402e18:	mov	w11, wzr
  402e1c:	add	x19, x19, #0x2
  402e20:	mov	w8, #0x3                   	// #3
  402e24:	mov	w0, #0x7                   	// #7
  402e28:	b	402e94 <__fxstatat@plt+0x1564>
  402e2c:	mov	w0, wzr
  402e30:	mov	w8, #0x1                   	// #1
  402e34:	mov	x19, x10
  402e38:	b	402e4c <__fxstatat@plt+0x151c>
  402e3c:	orr	w0, w0, #0x200
  402e40:	mov	w10, w8
  402e44:	add	x19, x19, #0x1
  402e48:	mov	w8, w10
  402e4c:	ldrb	w10, [x19]
  402e50:	sub	w10, w10, #0x58
  402e54:	cmp	w10, #0x20
  402e58:	b.hi	402e90 <__fxstatat@plt+0x1560>  // b.pmore
  402e5c:	adr	x11, 402e3c <__fxstatat@plt+0x150c>
  402e60:	ldrb	w12, [x25, x10]
  402e64:	add	x11, x11, x12, lsl #2
  402e68:	mov	w10, #0x2                   	// #2
  402e6c:	br	x11
  402e70:	orr	w0, w0, w26
  402e74:	b	402e40 <__fxstatat@plt+0x1510>
  402e78:	orr	w0, w0, #0xc00
  402e7c:	b	402e40 <__fxstatat@plt+0x1510>
  402e80:	orr	w0, w0, w27
  402e84:	b	402e40 <__fxstatat@plt+0x1510>
  402e88:	orr	w0, w0, w28
  402e8c:	b	402e40 <__fxstatat@plt+0x1510>
  402e90:	mov	w11, wzr
  402e94:	add	x12, x20, x22, lsl #4
  402e98:	cmp	w9, #0x0
  402e9c:	strb	w8, [x12, #1]
  402ea0:	csinv	w8, w9, wzr, ne  // ne = any
  402ea4:	and	w8, w8, w0
  402ea8:	cmp	w11, #0x0
  402eac:	mov	w10, wzr
  402eb0:	add	x22, x22, #0x1
  402eb4:	csel	w8, w8, w11, eq  // eq = none
  402eb8:	strb	w23, [x12]
  402ebc:	stp	w9, w0, [x12, #4]
  402ec0:	str	w8, [x12, #12]
  402ec4:	cbnz	w10, 402efc <__fxstatat@plt+0x15cc>
  402ec8:	ldrb	w8, [x19]
  402ecc:	mov	w10, #0x7                   	// #7
  402ed0:	sub	w8, w8, #0x2b
  402ed4:	cmp	w8, #0x12
  402ed8:	b.hi	402efc <__fxstatat@plt+0x15cc>  // b.pmore
  402edc:	adr	x11, 402d40 <__fxstatat@plt+0x1410>
  402ee0:	ldrb	w12, [x24, x8]
  402ee4:	add	x11, x11, x12, lsl #2
  402ee8:	br	x11
  402eec:	mov	w10, wzr
  402ef0:	cbz	w10, 402f00 <__fxstatat@plt+0x15d0>
  402ef4:	b	402f08 <__fxstatat@plt+0x15d8>
  402ef8:	mov	w10, #0xe                   	// #14
  402efc:	cbnz	w10, 402f08 <__fxstatat@plt+0x15d8>
  402f00:	add	x19, x19, #0x1
  402f04:	b	402cd8 <__fxstatat@plt+0x13a8>
  402f08:	cmp	w10, #0x7
  402f0c:	b.eq	402f1c <__fxstatat@plt+0x15ec>  // b.none
  402f10:	cmp	w10, #0xe
  402f14:	b.eq	402f24 <__fxstatat@plt+0x15f4>  // b.none
  402f18:	b	402f64 <__fxstatat@plt+0x1634>
  402f1c:	ldrb	w8, [x19]
  402f20:	cbz	w8, 402f5c <__fxstatat@plt+0x162c>
  402f24:	mov	x0, x20
  402f28:	bl	401800 <free@plt>
  402f2c:	mov	x20, xzr
  402f30:	b	402f64 <__fxstatat@plt+0x1634>
  402f34:	bl	402f84 <__fxstatat@plt+0x1654>
  402f38:	sub	x8, x20, x19
  402f3c:	and	w9, w0, #0xc00
  402f40:	orr	w9, w9, #0x3ff
  402f44:	cmp	x8, #0x5
  402f48:	mov	w8, #0xfff                 	// #4095
  402f4c:	csel	w1, w9, w8, lt  // lt = tstop
  402f50:	bl	402f88 <__fxstatat@plt+0x1658>
  402f54:	mov	x20, x0
  402f58:	b	402f64 <__fxstatat@plt+0x1634>
  402f5c:	add	x8, x20, x22, lsl #4
  402f60:	strb	wzr, [x8, #1]
  402f64:	mov	x0, x20
  402f68:	ldp	x20, x19, [sp, #80]
  402f6c:	ldp	x22, x21, [sp, #64]
  402f70:	ldp	x24, x23, [sp, #48]
  402f74:	ldp	x26, x25, [sp, #32]
  402f78:	ldp	x28, x27, [sp, #16]
  402f7c:	ldp	x29, x30, [sp], #96
  402f80:	ret
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-32]!
  402f8c:	stp	x20, x19, [sp, #16]
  402f90:	mov	w20, w0
  402f94:	mov	w0, #0x20                  	// #32
  402f98:	mov	x29, sp
  402f9c:	mov	w19, w1
  402fa0:	bl	405064 <__fxstatat@plt+0x3734>
  402fa4:	stp	w20, w19, [x0, #8]
  402fa8:	ldp	x20, x19, [sp, #16]
  402fac:	mov	w8, #0x13d                 	// #317
  402fb0:	mov	w9, #0xfff                 	// #4095
  402fb4:	strh	w8, [x0]
  402fb8:	str	w9, [x0, #4]
  402fbc:	strb	wzr, [x0, #17]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	ret
  402fc8:	sub	sp, sp, #0x90
  402fcc:	mov	x1, sp
  402fd0:	stp	x29, x30, [sp, #128]
  402fd4:	add	x29, sp, #0x80
  402fd8:	bl	408e90 <__fxstatat@plt+0x7560>
  402fdc:	cbz	w0, 402fe8 <__fxstatat@plt+0x16b8>
  402fe0:	mov	x0, xzr
  402fe4:	b	402ff4 <__fxstatat@plt+0x16c4>
  402fe8:	ldr	w0, [sp, #16]
  402fec:	mov	w1, #0xfff                 	// #4095
  402ff0:	bl	402f88 <__fxstatat@plt+0x1658>
  402ff4:	ldp	x29, x30, [sp, #128]
  402ff8:	add	sp, sp, #0x90
  402ffc:	ret
  403000:	ldrb	w17, [x3, #1]
  403004:	and	w0, w0, #0xfff
  403008:	mov	w8, wzr
  40300c:	cbz	w17, 403108 <__fxstatat@plt+0x17d8>
  403010:	tst	w1, #0x1
  403014:	mov	w14, #0xc00                 	// #3072
  403018:	and	w9, w1, #0x1
  40301c:	mvn	w10, w2
  403020:	add	x11, x3, #0x8
  403024:	mov	w12, #0x49                  	// #73
  403028:	mov	w13, #0x124                 	// #292
  40302c:	csel	w14, w14, wzr, ne  // ne = any
  403030:	mov	w15, #0x92                  	// #146
  403034:	b	40304c <__fxstatat@plt+0x171c>
  403038:	orr	w8, w18, w8
  40303c:	bic	w0, w0, w18
  403040:	ldrb	w17, [x11, #9]
  403044:	add	x11, x11, #0x10
  403048:	cbz	w17, 403108 <__fxstatat@plt+0x17d8>
  40304c:	ldr	w2, [x11, #4]
  403050:	ldp	w16, w18, [x11, #-4]
  403054:	and	w1, w17, #0xff
  403058:	cmp	w1, #0x2
  40305c:	bic	w17, w14, w2
  403060:	b.eq	403098 <__fxstatat@plt+0x1768>  // b.none
  403064:	cmp	w1, #0x3
  403068:	b.ne	4030ac <__fxstatat@plt+0x177c>  // b.any
  40306c:	and	w18, w18, w0
  403070:	tst	w18, w13
  403074:	csel	w1, wzr, w13, eq  // eq = none
  403078:	tst	w18, w15
  40307c:	csel	w2, wzr, w15, eq  // eq = none
  403080:	tst	w18, w12
  403084:	orr	w18, w2, w18
  403088:	csel	w3, wzr, w12, eq  // eq = none
  40308c:	orr	w18, w18, w1
  403090:	orr	w18, w18, w3
  403094:	b	4030ac <__fxstatat@plt+0x177c>
  403098:	and	w1, w0, w12
  40309c:	orr	w1, w1, w9
  4030a0:	orr	w2, w18, w12
  4030a4:	cmp	w1, #0x0
  4030a8:	csel	w18, w18, w2, eq  // eq = none
  4030ac:	ldurb	w1, [x11, #-8]
  4030b0:	cmp	w16, #0x0
  4030b4:	csel	w2, w16, w10, ne  // ne = any
  4030b8:	bic	w2, w2, w17
  4030bc:	cmp	w1, #0x2b
  4030c0:	and	w18, w2, w18
  4030c4:	b.eq	4030fc <__fxstatat@plt+0x17cc>  // b.none
  4030c8:	cmp	w1, #0x2d
  4030cc:	b.eq	403038 <__fxstatat@plt+0x1708>  // b.none
  4030d0:	cmp	w1, #0x3d
  4030d4:	b.ne	403040 <__fxstatat@plt+0x1710>  // b.any
  4030d8:	cmp	w16, #0x0
  4030dc:	csinv	w16, wzr, w16, eq  // eq = none
  4030e0:	orr	w16, w16, w17
  4030e4:	mvn	w17, w16
  4030e8:	and	w16, w16, w0
  4030ec:	and	w17, w17, #0xfff
  4030f0:	orr	w8, w17, w8
  4030f4:	orr	w0, w18, w16
  4030f8:	b	403040 <__fxstatat@plt+0x1710>
  4030fc:	orr	w8, w18, w8
  403100:	orr	w0, w18, w0
  403104:	b	403040 <__fxstatat@plt+0x1710>
  403108:	cbz	x4, 403110 <__fxstatat@plt+0x17e0>
  40310c:	str	w8, [x4]
  403110:	ret
  403114:	stp	x29, x30, [sp, #-32]!
  403118:	stp	x20, x19, [sp, #16]
  40311c:	mov	x29, sp
  403120:	cbz	x0, 4031a0 <__fxstatat@plt+0x1870>
  403124:	mov	w1, #0x2f                  	// #47
  403128:	mov	x19, x0
  40312c:	bl	401750 <strrchr@plt>
  403130:	cmp	x0, #0x0
  403134:	csinc	x20, x19, x0, eq  // eq = none
  403138:	sub	x8, x20, x19
  40313c:	cmp	x8, #0x7
  403140:	b.lt	403184 <__fxstatat@plt+0x1854>  // b.tstop
  403144:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  403148:	sub	x0, x20, #0x7
  40314c:	add	x1, x1, #0xba8
  403150:	mov	w2, #0x7                   	// #7
  403154:	bl	401690 <strncmp@plt>
  403158:	cbnz	w0, 403184 <__fxstatat@plt+0x1854>
  40315c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  403160:	add	x1, x1, #0xbb0
  403164:	mov	w2, #0x3                   	// #3
  403168:	mov	x0, x20
  40316c:	bl	401690 <strncmp@plt>
  403170:	mov	x19, x20
  403174:	cbnz	w0, 403184 <__fxstatat@plt+0x1854>
  403178:	add	x19, x20, #0x3
  40317c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403180:	str	x19, [x8, #656]
  403184:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403188:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  40318c:	str	x19, [x8, #736]
  403190:	str	x19, [x9, #616]
  403194:	ldp	x20, x19, [sp, #16]
  403198:	ldp	x29, x30, [sp], #32
  40319c:	ret
  4031a0:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4031a4:	ldr	x3, [x8, #624]
  4031a8:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  4031ac:	add	x0, x0, #0xb70
  4031b0:	mov	w1, #0x37                  	// #55
  4031b4:	mov	w2, #0x1                   	// #1
  4031b8:	bl	401820 <fwrite@plt>
  4031bc:	bl	401780 <abort@plt>
  4031c0:	stp	x29, x30, [sp, #-48]!
  4031c4:	str	x21, [sp, #16]
  4031c8:	stp	x20, x19, [sp, #32]
  4031cc:	mov	x29, sp
  4031d0:	mov	x19, x0
  4031d4:	bl	4018f0 <__errno_location@plt>
  4031d8:	ldr	w21, [x0]
  4031dc:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4031e0:	add	x8, x8, #0x2e8
  4031e4:	cmp	x19, #0x0
  4031e8:	mov	x20, x0
  4031ec:	csel	x0, x8, x19, eq  // eq = none
  4031f0:	mov	w1, #0x38                  	// #56
  4031f4:	bl	4051f8 <__fxstatat@plt+0x38c8>
  4031f8:	str	w21, [x20]
  4031fc:	ldp	x20, x19, [sp, #32]
  403200:	ldr	x21, [sp, #16]
  403204:	ldp	x29, x30, [sp], #48
  403208:	ret
  40320c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403210:	add	x8, x8, #0x2e8
  403214:	cmp	x0, #0x0
  403218:	csel	x8, x8, x0, eq  // eq = none
  40321c:	ldr	w0, [x8]
  403220:	ret
  403224:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403228:	add	x8, x8, #0x2e8
  40322c:	cmp	x0, #0x0
  403230:	csel	x8, x8, x0, eq  // eq = none
  403234:	str	w1, [x8]
  403238:	ret
  40323c:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403240:	add	x8, x8, #0x2e8
  403244:	cmp	x0, #0x0
  403248:	ubfx	w9, w1, #5, #3
  40324c:	csel	x8, x8, x0, eq  // eq = none
  403250:	add	x8, x8, w9, uxtw #2
  403254:	ldr	w9, [x8, #8]
  403258:	lsr	w10, w9, w1
  40325c:	and	w0, w10, #0x1
  403260:	and	w10, w2, #0x1
  403264:	eor	w10, w0, w10
  403268:	lsl	w10, w10, w1
  40326c:	eor	w9, w10, w9
  403270:	str	w9, [x8, #8]
  403274:	ret
  403278:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40327c:	add	x8, x8, #0x2e8
  403280:	cmp	x0, #0x0
  403284:	csel	x8, x8, x0, eq  // eq = none
  403288:	ldr	w0, [x8, #4]
  40328c:	str	w1, [x8, #4]
  403290:	ret
  403294:	stp	x29, x30, [sp, #-16]!
  403298:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  40329c:	add	x8, x8, #0x2e8
  4032a0:	cmp	x0, #0x0
  4032a4:	csel	x8, x8, x0, eq  // eq = none
  4032a8:	mov	w9, #0xa                   	// #10
  4032ac:	mov	x29, sp
  4032b0:	str	w9, [x8]
  4032b4:	cbz	x1, 4032c8 <__fxstatat@plt+0x1998>
  4032b8:	cbz	x2, 4032c8 <__fxstatat@plt+0x1998>
  4032bc:	stp	x1, x2, [x8, #40]
  4032c0:	ldp	x29, x30, [sp], #16
  4032c4:	ret
  4032c8:	bl	401780 <abort@plt>
  4032cc:	sub	sp, sp, #0x60
  4032d0:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4032d4:	add	x8, x8, #0x2e8
  4032d8:	cmp	x4, #0x0
  4032dc:	stp	x29, x30, [sp, #16]
  4032e0:	str	x25, [sp, #32]
  4032e4:	stp	x24, x23, [sp, #48]
  4032e8:	stp	x22, x21, [sp, #64]
  4032ec:	stp	x20, x19, [sp, #80]
  4032f0:	add	x29, sp, #0x10
  4032f4:	mov	x19, x3
  4032f8:	mov	x20, x2
  4032fc:	mov	x21, x1
  403300:	mov	x22, x0
  403304:	csel	x24, x8, x4, eq  // eq = none
  403308:	bl	4018f0 <__errno_location@plt>
  40330c:	ldp	w4, w5, [x24]
  403310:	ldp	x7, x8, [x24, #40]
  403314:	ldr	w25, [x0]
  403318:	mov	x23, x0
  40331c:	add	x6, x24, #0x8
  403320:	mov	x0, x22
  403324:	mov	x1, x21
  403328:	mov	x2, x20
  40332c:	mov	x3, x19
  403330:	str	x8, [sp]
  403334:	bl	403358 <__fxstatat@plt+0x1a28>
  403338:	str	w25, [x23]
  40333c:	ldp	x20, x19, [sp, #80]
  403340:	ldp	x22, x21, [sp, #64]
  403344:	ldp	x24, x23, [sp, #48]
  403348:	ldr	x25, [sp, #32]
  40334c:	ldp	x29, x30, [sp, #16]
  403350:	add	sp, sp, #0x60
  403354:	ret
  403358:	sub	sp, sp, #0x120
  40335c:	stp	x29, x30, [sp, #192]
  403360:	add	x29, sp, #0xc0
  403364:	ldr	x8, [x29, #96]
  403368:	stp	x28, x27, [sp, #208]
  40336c:	stp	x26, x25, [sp, #224]
  403370:	stp	x24, x23, [sp, #240]
  403374:	stp	x22, x21, [sp, #256]
  403378:	stp	x20, x19, [sp, #272]
  40337c:	str	x7, [sp, #80]
  403380:	stur	x6, [x29, #-48]
  403384:	mov	w19, w5
  403388:	mov	w20, w4
  40338c:	mov	x23, x3
  403390:	mov	x21, x2
  403394:	mov	x27, x1
  403398:	str	x8, [sp, #96]
  40339c:	mov	x24, x0
  4033a0:	bl	401810 <__ctype_get_mb_cur_max@plt>
  4033a4:	mov	w1, w20
  4033a8:	mov	x22, xzr
  4033ac:	mov	w8, wzr
  4033b0:	mov	w28, wzr
  4033b4:	str	w19, [sp, #64]
  4033b8:	ubfx	w19, w19, #1, #1
  4033bc:	add	x9, x21, #0x1
  4033c0:	mov	w15, #0x1                   	// #1
  4033c4:	str	x0, [sp, #56]
  4033c8:	stur	xzr, [x29, #-80]
  4033cc:	stur	xzr, [x29, #-56]
  4033d0:	str	wzr, [sp, #88]
  4033d4:	stur	x9, [x29, #-72]
  4033d8:	cmp	w1, #0xa
  4033dc:	b.hi	403fb0 <__fxstatat@plt+0x2680>  // b.pmore
  4033e0:	adrp	x12, 409000 <__fxstatat@plt+0x76d0>
  4033e4:	mov	w9, w1
  4033e8:	add	x12, x12, #0xbb8
  4033ec:	adr	x10, 403410 <__fxstatat@plt+0x1ae0>
  4033f0:	ldrb	w11, [x12, x9]
  4033f4:	add	x10, x10, x11, lsl #2
  4033f8:	mov	x26, x27
  4033fc:	mov	x20, xzr
  403400:	mov	w16, wzr
  403404:	mov	w9, #0x1                   	// #1
  403408:	mov	w27, w28
  40340c:	br	x10
  403410:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  403414:	add	x0, x0, #0xd16
  403418:	mov	w20, w1
  40341c:	mov	w22, w15
  403420:	bl	4046c8 <__fxstatat@plt+0x2d98>
  403424:	str	x0, [sp, #80]
  403428:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  40342c:	add	x0, x0, #0xd18
  403430:	mov	w1, w20
  403434:	bl	4046c8 <__fxstatat@plt+0x2d98>
  403438:	mov	w15, w22
  40343c:	mov	w1, w20
  403440:	str	x0, [sp, #96]
  403444:	stur	w1, [x29, #-28]
  403448:	tbnz	w19, #0, 403488 <__fxstatat@plt+0x1b58>
  40344c:	ldr	x8, [sp, #80]
  403450:	ldrb	w9, [x8]
  403454:	cbz	w9, 403488 <__fxstatat@plt+0x1b58>
  403458:	mov	w27, w15
  40345c:	mov	x10, xzr
  403460:	add	x8, x8, #0x1
  403464:	b	403478 <__fxstatat@plt+0x1b48>
  403468:	ldrb	w9, [x8, x10]
  40346c:	add	x20, x10, #0x1
  403470:	mov	x10, x20
  403474:	cbz	w9, 403490 <__fxstatat@plt+0x1b60>
  403478:	cmp	x10, x26
  40347c:	b.cs	403468 <__fxstatat@plt+0x1b38>  // b.hs, b.nlast
  403480:	strb	w9, [x24, x10]
  403484:	b	403468 <__fxstatat@plt+0x1b38>
  403488:	mov	w27, w15
  40348c:	mov	x20, xzr
  403490:	ldr	x25, [sp, #96]
  403494:	mov	x0, x25
  403498:	bl	4015b0 <strlen@plt>
  40349c:	ldur	w1, [x29, #-28]
  4034a0:	mov	x22, x0
  4034a4:	stur	x25, [x29, #-56]
  4034a8:	mov	w9, #0x1                   	// #1
  4034ac:	mov	w16, w19
  4034b0:	mov	w15, w27
  4034b4:	mov	w27, w28
  4034b8:	b	403564 <__fxstatat@plt+0x1c34>
  4034bc:	mov	w19, #0x1                   	// #1
  4034c0:	mov	w1, #0x5                   	// #5
  4034c4:	tbz	w19, #0, 4034f0 <__fxstatat@plt+0x1bc0>
  4034c8:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  4034cc:	mov	x20, xzr
  4034d0:	mov	w22, #0x1                   	// #1
  4034d4:	add	x8, x8, #0xd14
  4034d8:	stur	x8, [x29, #-56]
  4034dc:	b	403510 <__fxstatat@plt+0x1be0>
  4034e0:	mov	x20, xzr
  4034e4:	mov	w16, wzr
  4034e8:	mov	w9, w8
  4034ec:	b	403564 <__fxstatat@plt+0x1c34>
  4034f0:	cbz	x26, 4034fc <__fxstatat@plt+0x1bcc>
  4034f4:	mov	w8, #0x22                  	// #34
  4034f8:	strb	w8, [x24]
  4034fc:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  403500:	add	x8, x8, #0xd14
  403504:	mov	w20, #0x1                   	// #1
  403508:	stur	x8, [x29, #-56]
  40350c:	mov	w22, #0x1                   	// #1
  403510:	mov	w9, #0x1                   	// #1
  403514:	b	403560 <__fxstatat@plt+0x1c30>
  403518:	mov	w8, #0x1                   	// #1
  40351c:	mov	w19, #0x1                   	// #1
  403520:	eor	w9, w19, #0x1
  403524:	orr	w8, w8, w9
  403528:	tbz	w19, #0, 403538 <__fxstatat@plt+0x1c08>
  40352c:	mov	x20, xzr
  403530:	mov	w1, #0x2                   	// #2
  403534:	b	40354c <__fxstatat@plt+0x1c1c>
  403538:	cbz	x26, 403544 <__fxstatat@plt+0x1c14>
  40353c:	mov	w9, #0x27                  	// #39
  403540:	strb	w9, [x24]
  403544:	mov	w1, #0x2                   	// #2
  403548:	mov	w20, #0x1                   	// #1
  40354c:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  403550:	add	x9, x9, #0xd18
  403554:	stur	x9, [x29, #-56]
  403558:	mov	w22, #0x1                   	// #1
  40355c:	mov	w9, w8
  403560:	mov	w16, w19
  403564:	ldur	x8, [x29, #-48]
  403568:	mov	w14, w9
  40356c:	eor	w17, w16, #0x1
  403570:	stur	w17, [x29, #-60]
  403574:	cmp	x8, #0x0
  403578:	cset	w8, eq  // eq = none
  40357c:	cmp	x22, #0x0
  403580:	cset	w9, ne  // ne = any
  403584:	cmp	w1, #0x2
  403588:	cset	w10, ne  // ne = any
  40358c:	and	w13, w10, w14
  403590:	and	w11, w9, w16
  403594:	orr	w10, w10, w17
  403598:	and	w17, w9, w13
  40359c:	orr	w9, w13, w16
  4035a0:	eor	w9, w9, #0x1
  4035a4:	cset	w12, eq  // eq = none
  4035a8:	orr	w8, w8, w9
  4035ac:	mov	x25, xzr
  4035b0:	and	w11, w14, w11
  4035b4:	stur	w10, [x29, #-84]
  4035b8:	and	w10, w12, w16
  4035bc:	stur	w8, [x29, #-24]
  4035c0:	eor	w8, w14, #0x1
  4035c4:	str	w11, [sp, #72]
  4035c8:	str	w10, [sp, #92]
  4035cc:	stur	w14, [x29, #-64]
  4035d0:	str	w8, [sp, #76]
  4035d4:	stp	w16, w1, [x29, #-32]
  4035d8:	stur	w17, [x29, #-36]
  4035dc:	b	4035e4 <__fxstatat@plt+0x1cb4>
  4035e0:	add	x25, x25, #0x1
  4035e4:	cmn	x23, #0x1
  4035e8:	b.eq	4035fc <__fxstatat@plt+0x1ccc>  // b.none
  4035ec:	cmp	x25, x23
  4035f0:	cset	w8, eq  // eq = none
  4035f4:	tbz	w8, #0, 40360c <__fxstatat@plt+0x1cdc>
  4035f8:	b	403e60 <__fxstatat@plt+0x2530>
  4035fc:	ldrb	w8, [x21, x25]
  403600:	cmp	w8, #0x0
  403604:	cset	w8, eq  // eq = none
  403608:	tbnz	w8, #0, 403e60 <__fxstatat@plt+0x2530>
  40360c:	cbz	w17, 403648 <__fxstatat@plt+0x1d18>
  403610:	cmp	x22, #0x2
  403614:	add	x19, x25, x22
  403618:	b.cc	403640 <__fxstatat@plt+0x1d10>  // b.lo, b.ul, b.last
  40361c:	cmn	x23, #0x1
  403620:	b.ne	403640 <__fxstatat@plt+0x1d10>  // b.any
  403624:	mov	x0, x21
  403628:	mov	w23, w15
  40362c:	bl	4015b0 <strlen@plt>
  403630:	ldp	w17, w16, [x29, #-36]
  403634:	ldur	w1, [x29, #-28]
  403638:	mov	w15, w23
  40363c:	mov	x23, x0
  403640:	cmp	x19, x23
  403644:	b.ls	403784 <__fxstatat@plt+0x1e54>  // b.plast
  403648:	mov	w28, wzr
  40364c:	ldrb	w19, [x21, x25]
  403650:	cmp	w19, #0x7e
  403654:	b.hi	4038b8 <__fxstatat@plt+0x1f88>  // b.pmore
  403658:	adrp	x14, 409000 <__fxstatat@plt+0x76d0>
  40365c:	add	x14, x14, #0xbc3
  403660:	adr	x13, 403684 <__fxstatat@plt+0x1d54>
  403664:	ldrb	w10, [x14, x19]
  403668:	add	x13, x13, x10, lsl #2
  40366c:	mov	w11, wzr
  403670:	mov	w9, wzr
  403674:	mov	w8, #0x1                   	// #1
  403678:	mov	w12, #0x6e                  	// #110
  40367c:	mov	w10, #0x61                  	// #97
  403680:	br	x13
  403684:	ldur	w10, [x29, #-24]
  403688:	tbnz	w10, #0, 4036a8 <__fxstatat@plt+0x1d78>
  40368c:	ldur	x11, [x29, #-48]
  403690:	ubfx	w10, w19, #5, #3
  403694:	ldr	w10, [x11, w10, uxtw #2]
  403698:	lsr	w10, w10, w19
  40369c:	tbz	w10, #0, 4036a8 <__fxstatat@plt+0x1d78>
  4036a0:	mov	w10, w19
  4036a4:	b	4036b0 <__fxstatat@plt+0x1d80>
  4036a8:	mov	w10, w19
  4036ac:	tbz	w28, #0, 403728 <__fxstatat@plt+0x1df8>
  4036b0:	tbz	w16, #0, 4036bc <__fxstatat@plt+0x1d8c>
  4036b4:	mov	w10, #0x10                  	// #16
  4036b8:	b	403774 <__fxstatat@plt+0x1e44>
  4036bc:	cmp	w1, #0x2
  4036c0:	cset	w9, ne  // ne = any
  4036c4:	orr	w9, w9, w27
  4036c8:	tbnz	w9, #0, 40370c <__fxstatat@plt+0x1ddc>
  4036cc:	cmp	x20, x26
  4036d0:	b.cs	4036dc <__fxstatat@plt+0x1dac>  // b.hs, b.nlast
  4036d4:	mov	w9, #0x27                  	// #39
  4036d8:	strb	w9, [x24, x20]
  4036dc:	add	x9, x20, #0x1
  4036e0:	cmp	x9, x26
  4036e4:	b.cs	4036f0 <__fxstatat@plt+0x1dc0>  // b.hs, b.nlast
  4036e8:	mov	w11, #0x24                  	// #36
  4036ec:	strb	w11, [x24, x9]
  4036f0:	add	x9, x20, #0x2
  4036f4:	cmp	x9, x26
  4036f8:	b.cs	403704 <__fxstatat@plt+0x1dd4>  // b.hs, b.nlast
  4036fc:	mov	w11, #0x27                  	// #39
  403700:	strb	w11, [x24, x9]
  403704:	add	x20, x20, #0x3
  403708:	mov	w27, #0x1                   	// #1
  40370c:	cmp	x20, x26
  403710:	b.cs	40371c <__fxstatat@plt+0x1dec>  // b.hs, b.nlast
  403714:	mov	w9, #0x5c                  	// #92
  403718:	strb	w9, [x24, x20]
  40371c:	add	x20, x20, #0x1
  403720:	mov	w9, #0x1                   	// #1
  403724:	mov	w19, w10
  403728:	tbnz	w9, #0, 40375c <__fxstatat@plt+0x1e2c>
  40372c:	tbz	w27, #0, 40375c <__fxstatat@plt+0x1e2c>
  403730:	cmp	x20, x26
  403734:	b.cs	403740 <__fxstatat@plt+0x1e10>  // b.hs, b.nlast
  403738:	mov	w9, #0x27                  	// #39
  40373c:	strb	w9, [x24, x20]
  403740:	add	x9, x20, #0x1
  403744:	cmp	x9, x26
  403748:	b.cs	403754 <__fxstatat@plt+0x1e24>  // b.hs, b.nlast
  40374c:	mov	w10, #0x27                  	// #39
  403750:	strb	w10, [x24, x9]
  403754:	mov	w27, wzr
  403758:	add	x20, x20, #0x2
  40375c:	cmp	x20, x26
  403760:	b.cs	403768 <__fxstatat@plt+0x1e38>  // b.hs, b.nlast
  403764:	strb	w19, [x24, x20]
  403768:	mov	w10, wzr
  40376c:	add	x20, x20, #0x1
  403770:	and	w15, w15, w8
  403774:	cbz	w10, 4035e0 <__fxstatat@plt+0x1cb0>
  403778:	cmp	w10, #0xf
  40377c:	b.eq	4035e0 <__fxstatat@plt+0x1cb0>  // b.none
  403780:	b	403ee4 <__fxstatat@plt+0x25b4>
  403784:	ldur	x1, [x29, #-56]
  403788:	add	x0, x21, x25
  40378c:	mov	x2, x22
  403790:	mov	w19, w15
  403794:	bl	401700 <bcmp@plt>
  403798:	ldur	w9, [x29, #-60]
  40379c:	cmp	w0, #0x0
  4037a0:	cset	w8, ne  // ne = any
  4037a4:	cset	w28, eq  // eq = none
  4037a8:	orr	w8, w8, w9
  4037ac:	tbz	w8, #0, 4037c0 <__fxstatat@plt+0x1e90>
  4037b0:	ldp	w16, w1, [x29, #-32]
  4037b4:	ldur	w17, [x29, #-36]
  4037b8:	mov	w15, w19
  4037bc:	b	40364c <__fxstatat@plt+0x1d1c>
  4037c0:	ldp	w16, w1, [x29, #-32]
  4037c4:	ldur	w17, [x29, #-36]
  4037c8:	mov	w10, #0x10                  	// #16
  4037cc:	mov	w15, w19
  4037d0:	b	403774 <__fxstatat@plt+0x1e44>
  4037d4:	cmp	x23, #0x1
  4037d8:	b.eq	4037fc <__fxstatat@plt+0x1ecc>  // b.none
  4037dc:	cmn	x23, #0x1
  4037e0:	b.ne	403800 <__fxstatat@plt+0x1ed0>  // b.any
  4037e4:	ldrb	w8, [x21, #1]
  4037e8:	cbz	w8, 4037fc <__fxstatat@plt+0x1ecc>
  4037ec:	mov	w9, wzr
  4037f0:	mov	w8, wzr
  4037f4:	mov	x23, #0xffffffffffffffff    	// #-1
  4037f8:	b	403684 <__fxstatat@plt+0x1d54>
  4037fc:	cbz	x25, 40380c <__fxstatat@plt+0x1edc>
  403800:	mov	w9, wzr
  403804:	mov	w8, wzr
  403808:	b	403684 <__fxstatat@plt+0x1d54>
  40380c:	mov	w11, #0x1                   	// #1
  403810:	cmp	w1, #0x2
  403814:	b.ne	40381c <__fxstatat@plt+0x1eec>  // b.any
  403818:	tbnz	w16, #0, 4036b4 <__fxstatat@plt+0x1d84>
  40381c:	mov	w9, wzr
  403820:	mov	w8, w11
  403824:	b	403684 <__fxstatat@plt+0x1d54>
  403828:	cmp	w1, #0x2
  40382c:	b.ne	4038e8 <__fxstatat@plt+0x1fb8>  // b.any
  403830:	tbnz	w16, #0, 4036b4 <__fxstatat@plt+0x1d84>
  403834:	b	4038f4 <__fxstatat@plt+0x1fc4>
  403838:	mov	w10, #0x66                  	// #102
  40383c:	b	40390c <__fxstatat@plt+0x1fdc>
  403840:	mov	w12, #0x74                  	// #116
  403844:	b	403900 <__fxstatat@plt+0x1fd0>
  403848:	mov	w10, #0x62                  	// #98
  40384c:	b	40390c <__fxstatat@plt+0x1fdc>
  403850:	mov	w12, #0x72                  	// #114
  403854:	b	403900 <__fxstatat@plt+0x1fd0>
  403858:	ldur	w8, [x29, #-64]
  40385c:	tbz	w8, #0, 403920 <__fxstatat@plt+0x1ff0>
  403860:	tbnz	w16, #0, 4036b4 <__fxstatat@plt+0x1d84>
  403864:	cmp	w1, #0x2
  403868:	cset	w8, ne  // ne = any
  40386c:	orr	w8, w8, w27
  403870:	tbz	w8, #0, 403d80 <__fxstatat@plt+0x2450>
  403874:	mov	x9, x20
  403878:	b	403dc0 <__fxstatat@plt+0x2490>
  40387c:	cmp	w1, #0x5
  403880:	b.eq	403a9c <__fxstatat@plt+0x216c>  // b.none
  403884:	cmp	w1, #0x2
  403888:	b.ne	403800 <__fxstatat@plt+0x1ed0>  // b.any
  40388c:	tbz	w16, #0, 403800 <__fxstatat@plt+0x1ed0>
  403890:	b	4036b4 <__fxstatat@plt+0x1d84>
  403894:	mov	w10, #0x76                  	// #118
  403898:	b	40390c <__fxstatat@plt+0x1fdc>
  40389c:	cmp	w1, #0x2
  4038a0:	b.ne	403930 <__fxstatat@plt+0x2000>  // b.any
  4038a4:	tbz	w16, #0, 403b80 <__fxstatat@plt+0x2250>
  4038a8:	mov	w8, #0x1                   	// #1
  4038ac:	mov	w10, #0x10                  	// #16
  4038b0:	str	w8, [sp, #88]
  4038b4:	b	403774 <__fxstatat@plt+0x1e44>
  4038b8:	ldr	x8, [sp, #56]
  4038bc:	str	w15, [sp, #52]
  4038c0:	str	x24, [sp, #40]
  4038c4:	cmp	x8, #0x1
  4038c8:	b.ne	403938 <__fxstatat@plt+0x2008>  // b.any
  4038cc:	bl	4017e0 <__ctype_b_loc@plt>
  4038d0:	ldr	x8, [x0]
  4038d4:	ldur	w1, [x29, #-28]
  4038d8:	mov	w24, #0x1                   	// #1
  4038dc:	ldrh	w8, [x8, x19, lsl #1]
  4038e0:	ubfx	w10, w8, #14, #1
  4038e4:	b	403c00 <__fxstatat@plt+0x22d0>
  4038e8:	ldr	w8, [sp, #72]
  4038ec:	mov	w12, w19
  4038f0:	tbz	w8, #0, 403900 <__fxstatat@plt+0x1fd0>
  4038f4:	mov	w9, wzr
  4038f8:	mov	w8, wzr
  4038fc:	b	403728 <__fxstatat@plt+0x1df8>
  403900:	ldur	w8, [x29, #-84]
  403904:	mov	w10, w12
  403908:	tbz	w8, #0, 4036b4 <__fxstatat@plt+0x1d84>
  40390c:	ldur	w11, [x29, #-64]
  403910:	mov	w9, wzr
  403914:	mov	w8, wzr
  403918:	tbz	w11, #0, 403684 <__fxstatat@plt+0x1d54>
  40391c:	b	4036b0 <__fxstatat@plt+0x1d80>
  403920:	ldr	w8, [sp, #64]
  403924:	tbz	w8, #0, 403800 <__fxstatat@plt+0x1ed0>
  403928:	mov	w10, #0xf                   	// #15
  40392c:	b	403774 <__fxstatat@plt+0x1e44>
  403930:	mov	w9, wzr
  403934:	b	403bec <__fxstatat@plt+0x22bc>
  403938:	cmn	x23, #0x1
  40393c:	str	x22, [sp, #16]
  403940:	stur	xzr, [x29, #-16]
  403944:	b.ne	403954 <__fxstatat@plt+0x2024>  // b.any
  403948:	mov	x0, x21
  40394c:	bl	4015b0 <strlen@plt>
  403950:	mov	x23, x0
  403954:	sub	x8, x23, x25
  403958:	str	x8, [sp, #8]
  40395c:	add	x8, x21, x25
  403960:	str	x8, [sp, #32]
  403964:	ldur	x8, [x29, #-72]
  403968:	mov	x24, xzr
  40396c:	add	x8, x8, x25
  403970:	str	x8, [sp, #24]
  403974:	mov	w8, #0x1                   	// #1
  403978:	str	w8, [sp, #68]
  40397c:	add	x8, x24, x25
  403980:	add	x1, x21, x8
  403984:	sub	x2, x23, x8
  403988:	sub	x0, x29, #0x14
  40398c:	sub	x3, x29, #0x10
  403990:	mov	w22, w27
  403994:	bl	407334 <__fxstatat@plt+0x5a04>
  403998:	cbz	x0, 4039f0 <__fxstatat@plt+0x20c0>
  40399c:	mov	x27, x0
  4039a0:	cmn	x0, #0x1
  4039a4:	b.eq	4039ec <__fxstatat@plt+0x20bc>  // b.none
  4039a8:	cmn	x27, #0x2
  4039ac:	b.ne	4039f8 <__fxstatat@plt+0x20c8>  // b.any
  4039b0:	add	x8, x24, x25
  4039b4:	cmp	x8, x23
  4039b8:	mov	w27, w22
  4039bc:	b.cs	4039e0 <__fxstatat@plt+0x20b0>  // b.hs, b.nlast
  4039c0:	ldr	x9, [sp, #32]
  4039c4:	ldrb	w8, [x9, x24]
  4039c8:	cbz	w8, 4039e0 <__fxstatat@plt+0x20b0>
  4039cc:	add	x24, x24, #0x1
  4039d0:	add	x8, x25, x24
  4039d4:	cmp	x8, x23
  4039d8:	b.cc	4039c4 <__fxstatat@plt+0x2094>  // b.lo, b.ul, b.last
  4039dc:	ldr	x24, [sp, #8]
  4039e0:	str	wzr, [sp, #68]
  4039e4:	mov	w10, #0x34                  	// #52
  4039e8:	b	403a88 <__fxstatat@plt+0x2158>
  4039ec:	str	wzr, [sp, #68]
  4039f0:	mov	w10, #0x34                  	// #52
  4039f4:	b	403a84 <__fxstatat@plt+0x2154>
  4039f8:	ldr	w8, [sp, #92]
  4039fc:	cbz	w8, 403a60 <__fxstatat@plt+0x2130>
  403a00:	cmp	x27, #0x2
  403a04:	b.cc	403a58 <__fxstatat@plt+0x2128>  // b.lo, b.ul, b.last
  403a08:	ldr	x9, [sp, #24]
  403a0c:	sub	x8, x27, #0x1
  403a10:	add	x9, x9, x24
  403a14:	b	403a24 <__fxstatat@plt+0x20f4>
  403a18:	subs	x8, x8, #0x1
  403a1c:	add	x9, x9, #0x1
  403a20:	b.eq	403a58 <__fxstatat@plt+0x2128>  // b.none
  403a24:	ldrb	w10, [x9]
  403a28:	sub	w10, w10, #0x5b
  403a2c:	cmp	w10, #0x21
  403a30:	b.hi	403a18 <__fxstatat@plt+0x20e8>  // b.pmore
  403a34:	mov	w11, #0x1                   	// #1
  403a38:	lsl	x10, x11, x10
  403a3c:	mov	x11, #0x2b                  	// #43
  403a40:	movk	x11, #0x2, lsl #32
  403a44:	tst	x10, x11
  403a48:	b.eq	403a18 <__fxstatat@plt+0x20e8>  // b.none
  403a4c:	mov	w10, #0x10                  	// #16
  403a50:	cbnz	w10, 403a84 <__fxstatat@plt+0x2154>
  403a54:	b	403a60 <__fxstatat@plt+0x2130>
  403a58:	mov	w10, wzr
  403a5c:	cbnz	w10, 403a84 <__fxstatat@plt+0x2154>
  403a60:	ldur	w0, [x29, #-20]
  403a64:	bl	4018b0 <iswprint@plt>
  403a68:	ldr	w9, [sp, #68]
  403a6c:	cmp	w0, #0x0
  403a70:	cset	w8, ne  // ne = any
  403a74:	mov	w10, wzr
  403a78:	and	w9, w9, w8
  403a7c:	add	x24, x27, x24
  403a80:	str	w9, [sp, #68]
  403a84:	mov	w27, w22
  403a88:	cbnz	w10, 403b50 <__fxstatat@plt+0x2220>
  403a8c:	sub	x0, x29, #0x10
  403a90:	bl	401790 <mbsinit@plt>
  403a94:	cbz	w0, 40397c <__fxstatat@plt+0x204c>
  403a98:	b	403b58 <__fxstatat@plt+0x2228>
  403a9c:	ldr	w8, [sp, #64]
  403aa0:	tbz	w8, #2, 403800 <__fxstatat@plt+0x1ed0>
  403aa4:	add	x10, x25, #0x2
  403aa8:	cmp	x10, x23
  403aac:	b.cs	403800 <__fxstatat@plt+0x1ed0>  // b.hs, b.nlast
  403ab0:	add	x8, x25, x21
  403ab4:	ldrb	w8, [x8, #1]
  403ab8:	cmp	w8, #0x3f
  403abc:	b.ne	403800 <__fxstatat@plt+0x1ed0>  // b.any
  403ac0:	ldrb	w11, [x21, x10]
  403ac4:	mov	w9, wzr
  403ac8:	cmp	w11, #0x3e
  403acc:	b.hi	403e58 <__fxstatat@plt+0x2528>  // b.pmore
  403ad0:	mov	w8, #0x1                   	// #1
  403ad4:	mov	x12, #0xa38200000000        	// #179778741075968
  403ad8:	lsl	x8, x8, x11
  403adc:	movk	x12, #0x7000, lsl #48
  403ae0:	tst	x8, x12
  403ae4:	b.eq	403e58 <__fxstatat@plt+0x2528>  // b.none
  403ae8:	tbnz	w16, #0, 4036b4 <__fxstatat@plt+0x1d84>
  403aec:	cmp	x20, x26
  403af0:	b.cs	403afc <__fxstatat@plt+0x21cc>  // b.hs, b.nlast
  403af4:	mov	w8, #0x3f                  	// #63
  403af8:	strb	w8, [x24, x20]
  403afc:	add	x8, x20, #0x1
  403b00:	cmp	x8, x26
  403b04:	b.cs	403b10 <__fxstatat@plt+0x21e0>  // b.hs, b.nlast
  403b08:	mov	w9, #0x22                  	// #34
  403b0c:	strb	w9, [x24, x8]
  403b10:	add	x8, x20, #0x2
  403b14:	cmp	x8, x26
  403b18:	b.cs	403b24 <__fxstatat@plt+0x21f4>  // b.hs, b.nlast
  403b1c:	mov	w9, #0x22                  	// #34
  403b20:	strb	w9, [x24, x8]
  403b24:	add	x8, x20, #0x3
  403b28:	cmp	x8, x26
  403b2c:	b.cs	403b38 <__fxstatat@plt+0x2208>  // b.hs, b.nlast
  403b30:	mov	w9, #0x3f                  	// #63
  403b34:	strb	w9, [x24, x8]
  403b38:	mov	w9, wzr
  403b3c:	mov	w8, wzr
  403b40:	add	x20, x20, #0x4
  403b44:	mov	x25, x10
  403b48:	mov	w19, w11
  403b4c:	b	403684 <__fxstatat@plt+0x1d54>
  403b50:	cmp	w10, #0x34
  403b54:	b.ne	403b5c <__fxstatat@plt+0x222c>  // b.any
  403b58:	mov	w10, wzr
  403b5c:	ldp	w16, w1, [x29, #-32]
  403b60:	ldr	w15, [sp, #52]
  403b64:	ldr	x22, [sp, #16]
  403b68:	ldur	w17, [x29, #-36]
  403b6c:	cbz	w10, 403bfc <__fxstatat@plt+0x22cc>
  403b70:	ldr	x24, [sp, #40]
  403b74:	mov	w11, wzr
  403b78:	mov	w8, wzr
  403b7c:	b	403e3c <__fxstatat@plt+0x250c>
  403b80:	ldur	x10, [x29, #-80]
  403b84:	cmp	x26, #0x0
  403b88:	cset	w8, eq  // eq = none
  403b8c:	cmp	x10, #0x0
  403b90:	cset	w9, ne  // ne = any
  403b94:	orr	w8, w9, w8
  403b98:	cmp	w8, #0x0
  403b9c:	csel	x10, x10, x26, ne  // ne = any
  403ba0:	csel	x26, x26, xzr, ne  // ne = any
  403ba4:	cmp	x20, x26
  403ba8:	stur	x10, [x29, #-80]
  403bac:	b.cs	403bb8 <__fxstatat@plt+0x2288>  // b.hs, b.nlast
  403bb0:	mov	w8, #0x27                  	// #39
  403bb4:	strb	w8, [x24, x20]
  403bb8:	add	x8, x20, #0x1
  403bbc:	cmp	x8, x26
  403bc0:	b.cs	403bcc <__fxstatat@plt+0x229c>  // b.hs, b.nlast
  403bc4:	mov	w9, #0x5c                  	// #92
  403bc8:	strb	w9, [x24, x8]
  403bcc:	add	x8, x20, #0x2
  403bd0:	cmp	x8, x26
  403bd4:	b.cs	403be0 <__fxstatat@plt+0x22b0>  // b.hs, b.nlast
  403bd8:	mov	w9, #0x27                  	// #39
  403bdc:	strb	w9, [x24, x8]
  403be0:	mov	w27, wzr
  403be4:	mov	w9, wzr
  403be8:	add	x20, x20, #0x3
  403bec:	mov	w8, #0x1                   	// #1
  403bf0:	str	w8, [sp, #88]
  403bf4:	mov	w8, #0x1                   	// #1
  403bf8:	b	403684 <__fxstatat@plt+0x1d54>
  403bfc:	ldr	w10, [sp, #68]
  403c00:	ldr	w9, [sp, #76]
  403c04:	and	w8, w10, #0x1
  403c08:	cmp	x24, #0x1
  403c0c:	orr	w9, w10, w9
  403c10:	b.hi	403c30 <__fxstatat@plt+0x2300>  // b.pmore
  403c14:	tbz	w9, #0, 403c30 <__fxstatat@plt+0x2300>
  403c18:	ldr	x24, [sp, #40]
  403c1c:	ldr	w15, [sp, #52]
  403c20:	ldp	w17, w16, [x29, #-36]
  403c24:	mov	w11, wzr
  403c28:	mov	w10, wzr
  403c2c:	b	403e3c <__fxstatat@plt+0x250c>
  403c30:	add	x10, x24, x25
  403c34:	ldr	x24, [sp, #40]
  403c38:	ldr	w15, [sp, #52]
  403c3c:	ldp	w17, w16, [x29, #-36]
  403c40:	mov	w11, wzr
  403c44:	b	403c58 <__fxstatat@plt+0x2328>
  403c48:	ldur	x13, [x29, #-72]
  403c4c:	add	x20, x20, #0x1
  403c50:	ldrb	w19, [x13, x25]
  403c54:	mov	x25, x12
  403c58:	tbz	w9, #0, 403c7c <__fxstatat@plt+0x234c>
  403c5c:	tbz	w28, #0, 403d24 <__fxstatat@plt+0x23f4>
  403c60:	cmp	x20, x26
  403c64:	b.cs	403c70 <__fxstatat@plt+0x2340>  // b.hs, b.nlast
  403c68:	mov	w12, #0x5c                  	// #92
  403c6c:	strb	w12, [x24, x20]
  403c70:	mov	w28, wzr
  403c74:	add	x20, x20, #0x1
  403c78:	b	403d24 <__fxstatat@plt+0x23f4>
  403c7c:	tbnz	w16, #0, 403e38 <__fxstatat@plt+0x2508>
  403c80:	cmp	w1, #0x2
  403c84:	cset	w11, ne  // ne = any
  403c88:	orr	w11, w11, w27
  403c8c:	tbnz	w11, #0, 403cd0 <__fxstatat@plt+0x23a0>
  403c90:	cmp	x20, x26
  403c94:	b.cs	403ca0 <__fxstatat@plt+0x2370>  // b.hs, b.nlast
  403c98:	mov	w11, #0x27                  	// #39
  403c9c:	strb	w11, [x24, x20]
  403ca0:	add	x11, x20, #0x1
  403ca4:	cmp	x11, x26
  403ca8:	b.cs	403cb4 <__fxstatat@plt+0x2384>  // b.hs, b.nlast
  403cac:	mov	w12, #0x24                  	// #36
  403cb0:	strb	w12, [x24, x11]
  403cb4:	add	x11, x20, #0x2
  403cb8:	cmp	x11, x26
  403cbc:	b.cs	403cc8 <__fxstatat@plt+0x2398>  // b.hs, b.nlast
  403cc0:	mov	w12, #0x27                  	// #39
  403cc4:	strb	w12, [x24, x11]
  403cc8:	add	x20, x20, #0x3
  403ccc:	mov	w27, #0x1                   	// #1
  403cd0:	cmp	x20, x26
  403cd4:	b.cs	403ce0 <__fxstatat@plt+0x23b0>  // b.hs, b.nlast
  403cd8:	mov	w11, #0x5c                  	// #92
  403cdc:	strb	w11, [x24, x20]
  403ce0:	add	x11, x20, #0x1
  403ce4:	cmp	x11, x26
  403ce8:	b.cs	403cf8 <__fxstatat@plt+0x23c8>  // b.hs, b.nlast
  403cec:	mov	w12, #0x30                  	// #48
  403cf0:	bfxil	w12, w19, #6, #2
  403cf4:	strb	w12, [x24, x11]
  403cf8:	add	x11, x20, #0x2
  403cfc:	cmp	x11, x26
  403d00:	b.cs	403d10 <__fxstatat@plt+0x23e0>  // b.hs, b.nlast
  403d04:	mov	w12, #0x30                  	// #48
  403d08:	bfxil	w12, w19, #3, #3
  403d0c:	strb	w12, [x24, x11]
  403d10:	mov	w12, #0x30                  	// #48
  403d14:	bfxil	w12, w19, #0, #3
  403d18:	add	x20, x20, #0x3
  403d1c:	mov	w11, #0x1                   	// #1
  403d20:	mov	w19, w12
  403d24:	add	x12, x25, #0x1
  403d28:	cmp	x10, x12
  403d2c:	b.ls	403d78 <__fxstatat@plt+0x2448>  // b.plast
  403d30:	and	w13, w11, #0x1
  403d34:	orn	w13, w13, w27
  403d38:	tbnz	w13, #0, 403d68 <__fxstatat@plt+0x2438>
  403d3c:	cmp	x20, x26
  403d40:	b.cs	403d4c <__fxstatat@plt+0x241c>  // b.hs, b.nlast
  403d44:	mov	w13, #0x27                  	// #39
  403d48:	strb	w13, [x24, x20]
  403d4c:	add	x13, x20, #0x1
  403d50:	cmp	x13, x26
  403d54:	b.cs	403d60 <__fxstatat@plt+0x2430>  // b.hs, b.nlast
  403d58:	mov	w14, #0x27                  	// #39
  403d5c:	strb	w14, [x24, x13]
  403d60:	mov	w27, wzr
  403d64:	add	x20, x20, #0x2
  403d68:	cmp	x20, x26
  403d6c:	b.cs	403c48 <__fxstatat@plt+0x2318>  // b.hs, b.nlast
  403d70:	strb	w19, [x24, x20]
  403d74:	b	403c48 <__fxstatat@plt+0x2318>
  403d78:	mov	w10, #0x2c                  	// #44
  403d7c:	b	403e3c <__fxstatat@plt+0x250c>
  403d80:	cmp	x20, x26
  403d84:	b.cs	403d90 <__fxstatat@plt+0x2460>  // b.hs, b.nlast
  403d88:	mov	w8, #0x27                  	// #39
  403d8c:	strb	w8, [x24, x20]
  403d90:	add	x8, x20, #0x1
  403d94:	cmp	x8, x26
  403d98:	b.cs	403da4 <__fxstatat@plt+0x2474>  // b.hs, b.nlast
  403d9c:	mov	w9, #0x24                  	// #36
  403da0:	strb	w9, [x24, x8]
  403da4:	add	x8, x20, #0x2
  403da8:	cmp	x8, x26
  403dac:	b.cs	403db8 <__fxstatat@plt+0x2488>  // b.hs, b.nlast
  403db0:	mov	w9, #0x27                  	// #39
  403db4:	strb	w9, [x24, x8]
  403db8:	add	x9, x20, #0x3
  403dbc:	mov	w27, #0x1                   	// #1
  403dc0:	cmp	x9, x26
  403dc4:	b.cs	403dd0 <__fxstatat@plt+0x24a0>  // b.hs, b.nlast
  403dc8:	mov	w8, #0x5c                  	// #92
  403dcc:	strb	w8, [x24, x9]
  403dd0:	cmp	w1, #0x2
  403dd4:	add	x20, x9, #0x1
  403dd8:	b.eq	403e28 <__fxstatat@plt+0x24f8>  // b.none
  403ddc:	add	x8, x25, #0x1
  403de0:	cmp	x8, x23
  403de4:	b.cs	403e28 <__fxstatat@plt+0x24f8>  // b.hs, b.nlast
  403de8:	ldrb	w8, [x21, x8]
  403dec:	sub	w8, w8, #0x30
  403df0:	cmp	w8, #0x9
  403df4:	b.hi	403e28 <__fxstatat@plt+0x24f8>  // b.pmore
  403df8:	cmp	x20, x26
  403dfc:	b.cs	403e08 <__fxstatat@plt+0x24d8>  // b.hs, b.nlast
  403e00:	mov	w8, #0x30                  	// #48
  403e04:	strb	w8, [x24, x20]
  403e08:	add	x8, x9, #0x2
  403e0c:	cmp	x8, x26
  403e10:	b.cs	403e1c <__fxstatat@plt+0x24ec>  // b.hs, b.nlast
  403e14:	mov	w10, #0x30                  	// #48
  403e18:	strb	w10, [x24, x8]
  403e1c:	mov	w8, wzr
  403e20:	add	x20, x9, #0x3
  403e24:	b	403e2c <__fxstatat@plt+0x24fc>
  403e28:	mov	w8, wzr
  403e2c:	mov	w9, #0x1                   	// #1
  403e30:	mov	w19, #0x30                  	// #48
  403e34:	b	403684 <__fxstatat@plt+0x1d54>
  403e38:	mov	w10, #0x10                  	// #16
  403e3c:	cmp	w8, #0x0
  403e40:	cset	w8, ne  // ne = any
  403e44:	cmp	w10, #0x2c
  403e48:	and	w9, w11, #0x1
  403e4c:	b.eq	403728 <__fxstatat@plt+0x1df8>  // b.none
  403e50:	cbz	w10, 403684 <__fxstatat@plt+0x1d54>
  403e54:	b	403774 <__fxstatat@plt+0x1e44>
  403e58:	mov	w8, w9
  403e5c:	b	403684 <__fxstatat@plt+0x1d54>
  403e60:	cmp	x20, #0x0
  403e64:	cset	w8, eq  // eq = none
  403e68:	cmp	w1, #0x2
  403e6c:	cset	w9, eq  // eq = none
  403e70:	and	w8, w9, w8
  403e74:	and	w8, w16, w8
  403e78:	tbnz	w8, #0, 403eec <__fxstatat@plt+0x25bc>
  403e7c:	ldur	w9, [x29, #-64]
  403e80:	cmp	w1, #0x2
  403e84:	cset	w8, ne  // ne = any
  403e88:	orr	w8, w16, w8
  403e8c:	tbnz	w8, #0, 403ec0 <__fxstatat@plt+0x2590>
  403e90:	ldr	w8, [sp, #88]
  403e94:	eor	w8, w8, #0x1
  403e98:	tbnz	w8, #0, 403ec0 <__fxstatat@plt+0x2590>
  403e9c:	tbnz	w15, #0, 403f8c <__fxstatat@plt+0x265c>
  403ea0:	ldur	x8, [x29, #-80]
  403ea4:	cbz	x8, 403ec0 <__fxstatat@plt+0x2590>
  403ea8:	mov	w28, w27
  403eac:	ldur	x27, [x29, #-80]
  403eb0:	mov	w1, #0x2                   	// #2
  403eb4:	mov	w8, w9
  403eb8:	mov	w19, w16
  403ebc:	cbz	x26, 4033d8 <__fxstatat@plt+0x1aa8>
  403ec0:	ldur	x10, [x29, #-56]
  403ec4:	cmp	x10, #0x0
  403ec8:	cset	w8, eq  // eq = none
  403ecc:	orr	w8, w8, w16
  403ed0:	tbnz	w8, #0, 403f7c <__fxstatat@plt+0x264c>
  403ed4:	ldrb	w9, [x10]
  403ed8:	cbz	w9, 403f7c <__fxstatat@plt+0x264c>
  403edc:	add	x8, x10, #0x1
  403ee0:	b	403f48 <__fxstatat@plt+0x2618>
  403ee4:	cmp	w10, #0x10
  403ee8:	b.ne	403f58 <__fxstatat@plt+0x2628>  // b.any
  403eec:	ldur	w8, [x29, #-64]
  403ef0:	mov	w9, #0x4                   	// #4
  403ef4:	mov	x0, x24
  403ef8:	mov	x2, x21
  403efc:	tst	w8, #0x1
  403f00:	mov	w8, #0x2                   	// #2
  403f04:	csel	w8, w9, w8, ne  // ne = any
  403f08:	cmp	w1, #0x2
  403f0c:	csel	w4, w8, w1, eq  // eq = none
  403f10:	ldr	w8, [sp, #64]
  403f14:	mov	x1, x26
  403f18:	mov	x3, x23
  403f1c:	mov	x6, xzr
  403f20:	and	w5, w8, #0xfffffffd
  403f24:	ldr	x8, [sp, #96]
  403f28:	str	x8, [sp]
  403f2c:	ldr	x7, [sp, #80]
  403f30:	bl	403358 <__fxstatat@plt+0x1a28>
  403f34:	mov	x20, x0
  403f38:	b	403f58 <__fxstatat@plt+0x2628>
  403f3c:	ldrb	w9, [x8], #1
  403f40:	add	x20, x20, #0x1
  403f44:	cbz	w9, 403f7c <__fxstatat@plt+0x264c>
  403f48:	cmp	x20, x26
  403f4c:	b.cs	403f3c <__fxstatat@plt+0x260c>  // b.hs, b.nlast
  403f50:	strb	w9, [x24, x20]
  403f54:	b	403f3c <__fxstatat@plt+0x260c>
  403f58:	mov	x0, x20
  403f5c:	ldp	x20, x19, [sp, #272]
  403f60:	ldp	x22, x21, [sp, #256]
  403f64:	ldp	x24, x23, [sp, #240]
  403f68:	ldp	x26, x25, [sp, #224]
  403f6c:	ldp	x28, x27, [sp, #208]
  403f70:	ldp	x29, x30, [sp, #192]
  403f74:	add	sp, sp, #0x120
  403f78:	ret
  403f7c:	cmp	x20, x26
  403f80:	b.cs	403f58 <__fxstatat@plt+0x2628>  // b.hs, b.nlast
  403f84:	strb	wzr, [x24, x20]
  403f88:	b	403f58 <__fxstatat@plt+0x2628>
  403f8c:	ldr	x8, [sp, #96]
  403f90:	ldur	x1, [x29, #-80]
  403f94:	ldr	w5, [sp, #64]
  403f98:	ldur	x6, [x29, #-48]
  403f9c:	mov	w4, #0x5                   	// #5
  403fa0:	mov	x0, x24
  403fa4:	mov	x2, x21
  403fa8:	mov	x3, x23
  403fac:	b	403f28 <__fxstatat@plt+0x25f8>
  403fb0:	bl	401780 <abort@plt>
  403fb4:	stp	x29, x30, [sp, #-16]!
  403fb8:	mov	x3, x2
  403fbc:	mov	x2, xzr
  403fc0:	mov	x29, sp
  403fc4:	bl	403fd0 <__fxstatat@plt+0x26a0>
  403fc8:	ldp	x29, x30, [sp], #16
  403fcc:	ret
  403fd0:	sub	sp, sp, #0x70
  403fd4:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  403fd8:	add	x8, x8, #0x2e8
  403fdc:	cmp	x3, #0x0
  403fe0:	stp	x29, x30, [sp, #16]
  403fe4:	stp	x28, x27, [sp, #32]
  403fe8:	stp	x26, x25, [sp, #48]
  403fec:	stp	x24, x23, [sp, #64]
  403ff0:	stp	x22, x21, [sp, #80]
  403ff4:	stp	x20, x19, [sp, #96]
  403ff8:	add	x29, sp, #0x10
  403ffc:	mov	x19, x2
  404000:	mov	x22, x1
  404004:	mov	x23, x0
  404008:	csel	x21, x8, x3, eq  // eq = none
  40400c:	bl	4018f0 <__errno_location@plt>
  404010:	ldp	w4, w8, [x21]
  404014:	cmp	x19, #0x0
  404018:	ldp	x7, x9, [x21, #40]
  40401c:	ldr	w28, [x0]
  404020:	cset	w10, eq  // eq = none
  404024:	orr	w25, w8, w10
  404028:	add	x26, x21, #0x8
  40402c:	mov	x24, x0
  404030:	mov	x0, xzr
  404034:	mov	x1, xzr
  404038:	mov	x2, x23
  40403c:	mov	x3, x22
  404040:	mov	w5, w25
  404044:	mov	x6, x26
  404048:	str	x9, [sp]
  40404c:	bl	403358 <__fxstatat@plt+0x1a28>
  404050:	add	x27, x0, #0x1
  404054:	mov	x20, x0
  404058:	mov	x0, x27
  40405c:	bl	40516c <__fxstatat@plt+0x383c>
  404060:	ldr	w4, [x21]
  404064:	ldp	x7, x8, [x21, #40]
  404068:	mov	x1, x27
  40406c:	mov	x2, x23
  404070:	mov	x3, x22
  404074:	mov	w5, w25
  404078:	mov	x6, x26
  40407c:	mov	x21, x0
  404080:	str	x8, [sp]
  404084:	bl	403358 <__fxstatat@plt+0x1a28>
  404088:	str	w28, [x24]
  40408c:	cbz	x19, 404094 <__fxstatat@plt+0x2764>
  404090:	str	x20, [x19]
  404094:	mov	x0, x21
  404098:	ldp	x20, x19, [sp, #96]
  40409c:	ldp	x22, x21, [sp, #80]
  4040a0:	ldp	x24, x23, [sp, #64]
  4040a4:	ldp	x26, x25, [sp, #48]
  4040a8:	ldp	x28, x27, [sp, #32]
  4040ac:	ldp	x29, x30, [sp, #16]
  4040b0:	add	sp, sp, #0x70
  4040b4:	ret
  4040b8:	stp	x29, x30, [sp, #-64]!
  4040bc:	stp	x20, x19, [sp, #48]
  4040c0:	adrp	x20, 41b000 <__fxstatat@plt+0x196d0>
  4040c4:	stp	x22, x21, [sp, #32]
  4040c8:	ldr	w8, [x20, #536]
  4040cc:	adrp	x21, 41b000 <__fxstatat@plt+0x196d0>
  4040d0:	ldr	x19, [x21, #528]
  4040d4:	str	x23, [sp, #16]
  4040d8:	cmp	w8, #0x2
  4040dc:	mov	x29, sp
  4040e0:	b.lt	404104 <__fxstatat@plt+0x27d4>  // b.tstop
  4040e4:	add	x22, x19, #0x18
  4040e8:	mov	w23, #0x1                   	// #1
  4040ec:	ldr	x0, [x22], #16
  4040f0:	bl	401800 <free@plt>
  4040f4:	ldrsw	x8, [x20, #536]
  4040f8:	add	x23, x23, #0x1
  4040fc:	cmp	x23, x8
  404100:	b.lt	4040ec <__fxstatat@plt+0x27bc>  // b.tstop
  404104:	ldr	x0, [x19, #8]
  404108:	adrp	x23, 41b000 <__fxstatat@plt+0x196d0>
  40410c:	add	x23, x23, #0x320
  404110:	adrp	x22, 41b000 <__fxstatat@plt+0x196d0>
  404114:	cmp	x0, x23
  404118:	add	x22, x22, #0x220
  40411c:	b.eq	40412c <__fxstatat@plt+0x27fc>  // b.none
  404120:	bl	401800 <free@plt>
  404124:	mov	w8, #0x100                 	// #256
  404128:	stp	x8, x23, [x22]
  40412c:	cmp	x19, x22
  404130:	b.eq	404140 <__fxstatat@plt+0x2810>  // b.none
  404134:	mov	x0, x19
  404138:	bl	401800 <free@plt>
  40413c:	str	x22, [x21, #528]
  404140:	mov	w8, #0x1                   	// #1
  404144:	str	w8, [x20, #536]
  404148:	ldp	x20, x19, [sp, #48]
  40414c:	ldp	x22, x21, [sp, #32]
  404150:	ldr	x23, [sp, #16]
  404154:	ldp	x29, x30, [sp], #64
  404158:	ret
  40415c:	stp	x29, x30, [sp, #-16]!
  404160:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  404164:	add	x3, x3, #0x2e8
  404168:	mov	x2, #0xffffffffffffffff    	// #-1
  40416c:	mov	x29, sp
  404170:	bl	40417c <__fxstatat@plt+0x284c>
  404174:	ldp	x29, x30, [sp], #16
  404178:	ret
  40417c:	sub	sp, sp, #0x80
  404180:	stp	x29, x30, [sp, #32]
  404184:	add	x29, sp, #0x20
  404188:	stp	x28, x27, [sp, #48]
  40418c:	stp	x26, x25, [sp, #64]
  404190:	stp	x24, x23, [sp, #80]
  404194:	stp	x22, x21, [sp, #96]
  404198:	stp	x20, x19, [sp, #112]
  40419c:	mov	x22, x3
  4041a0:	stur	x2, [x29, #-8]
  4041a4:	mov	x21, x1
  4041a8:	mov	w23, w0
  4041ac:	bl	4018f0 <__errno_location@plt>
  4041b0:	tbnz	w23, #31, 404300 <__fxstatat@plt+0x29d0>
  4041b4:	adrp	x25, 41b000 <__fxstatat@plt+0x196d0>
  4041b8:	ldr	w8, [x25, #536]
  4041bc:	adrp	x28, 41b000 <__fxstatat@plt+0x196d0>
  4041c0:	ldr	w20, [x0]
  4041c4:	ldr	x27, [x28, #528]
  4041c8:	mov	x19, x0
  4041cc:	cmp	w8, w23
  4041d0:	b.gt	40423c <__fxstatat@plt+0x290c>
  4041d4:	mov	w8, #0x7fffffff            	// #2147483647
  4041d8:	cmp	w23, w8
  4041dc:	stur	w20, [x29, #-12]
  4041e0:	b.eq	404304 <__fxstatat@plt+0x29d4>  // b.none
  4041e4:	adrp	x20, 41b000 <__fxstatat@plt+0x196d0>
  4041e8:	add	x20, x20, #0x220
  4041ec:	add	w26, w23, #0x1
  4041f0:	cmp	x27, x20
  4041f4:	csel	x0, xzr, x27, eq  // eq = none
  4041f8:	sbfiz	x1, x26, #4, #32
  4041fc:	bl	4050bc <__fxstatat@plt+0x378c>
  404200:	mov	x24, x0
  404204:	cmp	x27, x20
  404208:	str	x0, [x28, #528]
  40420c:	b.ne	404218 <__fxstatat@plt+0x28e8>  // b.any
  404210:	ldr	q0, [x20]
  404214:	str	q0, [x24]
  404218:	ldrsw	x8, [x25, #536]
  40421c:	mov	w1, wzr
  404220:	add	x0, x24, x8, lsl #4
  404224:	sub	w8, w26, w8
  404228:	sbfiz	x2, x8, #4, #32
  40422c:	bl	4016e0 <memset@plt>
  404230:	ldur	w20, [x29, #-12]
  404234:	mov	x27, x24
  404238:	str	w26, [x25, #536]
  40423c:	add	x28, x27, w23, sxtw #4
  404240:	mov	x27, x28
  404244:	ldr	x26, [x28]
  404248:	ldr	x23, [x27, #8]!
  40424c:	ldp	w4, w8, [x22]
  404250:	ldp	x7, x9, [x22, #40]
  404254:	ldur	x3, [x29, #-8]
  404258:	add	x24, x22, #0x8
  40425c:	orr	w25, w8, #0x1
  404260:	mov	x0, x23
  404264:	mov	x1, x26
  404268:	mov	x2, x21
  40426c:	mov	w5, w25
  404270:	mov	x6, x24
  404274:	str	x9, [sp]
  404278:	bl	403358 <__fxstatat@plt+0x1a28>
  40427c:	cmp	x26, x0
  404280:	b.hi	4042d8 <__fxstatat@plt+0x29a8>  // b.pmore
  404284:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  404288:	add	x8, x8, #0x320
  40428c:	add	x26, x0, #0x1
  404290:	cmp	x23, x8
  404294:	str	x26, [x28]
  404298:	b.eq	4042a4 <__fxstatat@plt+0x2974>  // b.none
  40429c:	mov	x0, x23
  4042a0:	bl	401800 <free@plt>
  4042a4:	mov	x0, x26
  4042a8:	bl	40516c <__fxstatat@plt+0x383c>
  4042ac:	str	x0, [x27]
  4042b0:	ldr	w4, [x22]
  4042b4:	ldp	x7, x8, [x22, #40]
  4042b8:	ldur	x3, [x29, #-8]
  4042bc:	mov	x1, x26
  4042c0:	mov	x2, x21
  4042c4:	mov	w5, w25
  4042c8:	mov	x6, x24
  4042cc:	mov	x23, x0
  4042d0:	str	x8, [sp]
  4042d4:	bl	403358 <__fxstatat@plt+0x1a28>
  4042d8:	str	w20, [x19]
  4042dc:	mov	x0, x23
  4042e0:	ldp	x20, x19, [sp, #112]
  4042e4:	ldp	x22, x21, [sp, #96]
  4042e8:	ldp	x24, x23, [sp, #80]
  4042ec:	ldp	x26, x25, [sp, #64]
  4042f0:	ldp	x28, x27, [sp, #48]
  4042f4:	ldp	x29, x30, [sp, #32]
  4042f8:	add	sp, sp, #0x80
  4042fc:	ret
  404300:	bl	401780 <abort@plt>
  404304:	bl	405268 <__fxstatat@plt+0x3938>
  404308:	stp	x29, x30, [sp, #-16]!
  40430c:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  404310:	add	x3, x3, #0x2e8
  404314:	mov	x29, sp
  404318:	bl	40417c <__fxstatat@plt+0x284c>
  40431c:	ldp	x29, x30, [sp], #16
  404320:	ret
  404324:	stp	x29, x30, [sp, #-16]!
  404328:	mov	x1, x0
  40432c:	mov	w0, wzr
  404330:	mov	x29, sp
  404334:	bl	40415c <__fxstatat@plt+0x282c>
  404338:	ldp	x29, x30, [sp], #16
  40433c:	ret
  404340:	stp	x29, x30, [sp, #-16]!
  404344:	mov	x2, x1
  404348:	mov	x1, x0
  40434c:	mov	w0, wzr
  404350:	mov	x29, sp
  404354:	bl	404308 <__fxstatat@plt+0x29d8>
  404358:	ldp	x29, x30, [sp], #16
  40435c:	ret
  404360:	sub	sp, sp, #0x60
  404364:	stp	x20, x19, [sp, #80]
  404368:	mov	w20, w0
  40436c:	add	x8, sp, #0x8
  404370:	mov	w0, w1
  404374:	stp	x29, x30, [sp, #64]
  404378:	add	x29, sp, #0x40
  40437c:	mov	x19, x2
  404380:	bl	4043a8 <__fxstatat@plt+0x2a78>
  404384:	add	x3, sp, #0x8
  404388:	mov	x2, #0xffffffffffffffff    	// #-1
  40438c:	mov	w0, w20
  404390:	mov	x1, x19
  404394:	bl	40417c <__fxstatat@plt+0x284c>
  404398:	ldp	x20, x19, [sp, #80]
  40439c:	ldp	x29, x30, [sp, #64]
  4043a0:	add	sp, sp, #0x60
  4043a4:	ret
  4043a8:	stp	x29, x30, [sp, #-16]!
  4043ac:	movi	v0.2d, #0x0
  4043b0:	cmp	w0, #0xa
  4043b4:	mov	x29, sp
  4043b8:	str	xzr, [x8, #48]
  4043bc:	stp	q0, q0, [x8, #16]
  4043c0:	str	q0, [x8]
  4043c4:	b.eq	4043d4 <__fxstatat@plt+0x2aa4>  // b.none
  4043c8:	str	w0, [x8]
  4043cc:	ldp	x29, x30, [sp], #16
  4043d0:	ret
  4043d4:	bl	401780 <abort@plt>
  4043d8:	sub	sp, sp, #0x70
  4043dc:	str	x21, [sp, #80]
  4043e0:	mov	w21, w0
  4043e4:	add	x8, sp, #0x8
  4043e8:	mov	w0, w1
  4043ec:	stp	x29, x30, [sp, #64]
  4043f0:	stp	x20, x19, [sp, #96]
  4043f4:	add	x29, sp, #0x40
  4043f8:	mov	x19, x3
  4043fc:	mov	x20, x2
  404400:	bl	4043a8 <__fxstatat@plt+0x2a78>
  404404:	add	x3, sp, #0x8
  404408:	mov	w0, w21
  40440c:	mov	x1, x20
  404410:	mov	x2, x19
  404414:	bl	40417c <__fxstatat@plt+0x284c>
  404418:	ldp	x20, x19, [sp, #96]
  40441c:	ldr	x21, [sp, #80]
  404420:	ldp	x29, x30, [sp, #64]
  404424:	add	sp, sp, #0x70
  404428:	ret
  40442c:	stp	x29, x30, [sp, #-16]!
  404430:	mov	x2, x1
  404434:	mov	w1, w0
  404438:	mov	w0, wzr
  40443c:	mov	x29, sp
  404440:	bl	404360 <__fxstatat@plt+0x2a30>
  404444:	ldp	x29, x30, [sp], #16
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-16]!
  404450:	mov	x3, x2
  404454:	mov	x2, x1
  404458:	mov	w1, w0
  40445c:	mov	w0, wzr
  404460:	mov	x29, sp
  404464:	bl	4043d8 <__fxstatat@plt+0x2aa8>
  404468:	ldp	x29, x30, [sp], #16
  40446c:	ret
  404470:	sub	sp, sp, #0x60
  404474:	adrp	x9, 41b000 <__fxstatat@plt+0x196d0>
  404478:	add	x9, x9, #0x2e8
  40447c:	ldp	q0, q1, [x9]
  404480:	ldr	q2, [x9, #32]
  404484:	ldr	x9, [x9, #48]
  404488:	mov	w8, w2
  40448c:	stp	x20, x19, [sp, #80]
  404490:	mov	x19, x1
  404494:	mov	x20, x0
  404498:	mov	x0, sp
  40449c:	mov	w2, #0x1                   	// #1
  4044a0:	mov	w1, w8
  4044a4:	stp	x29, x30, [sp, #64]
  4044a8:	add	x29, sp, #0x40
  4044ac:	stp	q0, q1, [sp]
  4044b0:	str	q2, [sp, #32]
  4044b4:	str	x9, [sp, #48]
  4044b8:	bl	40323c <__fxstatat@plt+0x190c>
  4044bc:	mov	x3, sp
  4044c0:	mov	w0, wzr
  4044c4:	mov	x1, x20
  4044c8:	mov	x2, x19
  4044cc:	bl	40417c <__fxstatat@plt+0x284c>
  4044d0:	ldp	x20, x19, [sp, #80]
  4044d4:	ldp	x29, x30, [sp, #64]
  4044d8:	add	sp, sp, #0x60
  4044dc:	ret
  4044e0:	stp	x29, x30, [sp, #-16]!
  4044e4:	mov	w2, w1
  4044e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4044ec:	mov	x29, sp
  4044f0:	bl	404470 <__fxstatat@plt+0x2b40>
  4044f4:	ldp	x29, x30, [sp], #16
  4044f8:	ret
  4044fc:	stp	x29, x30, [sp, #-16]!
  404500:	mov	w1, #0x3a                  	// #58
  404504:	mov	x29, sp
  404508:	bl	4044e0 <__fxstatat@plt+0x2bb0>
  40450c:	ldp	x29, x30, [sp], #16
  404510:	ret
  404514:	stp	x29, x30, [sp, #-16]!
  404518:	mov	w2, #0x3a                  	// #58
  40451c:	mov	x29, sp
  404520:	bl	404470 <__fxstatat@plt+0x2b40>
  404524:	ldp	x29, x30, [sp], #16
  404528:	ret
  40452c:	sub	sp, sp, #0x60
  404530:	stp	x20, x19, [sp, #80]
  404534:	mov	w20, w0
  404538:	add	x8, sp, #0x8
  40453c:	mov	w0, w1
  404540:	stp	x29, x30, [sp, #64]
  404544:	add	x29, sp, #0x40
  404548:	mov	x19, x2
  40454c:	bl	4043a8 <__fxstatat@plt+0x2a78>
  404550:	add	x0, sp, #0x8
  404554:	mov	w1, #0x3a                  	// #58
  404558:	mov	w2, #0x1                   	// #1
  40455c:	bl	40323c <__fxstatat@plt+0x190c>
  404560:	add	x3, sp, #0x8
  404564:	mov	x2, #0xffffffffffffffff    	// #-1
  404568:	mov	w0, w20
  40456c:	mov	x1, x19
  404570:	bl	40417c <__fxstatat@plt+0x284c>
  404574:	ldp	x20, x19, [sp, #80]
  404578:	ldp	x29, x30, [sp, #64]
  40457c:	add	sp, sp, #0x60
  404580:	ret
  404584:	stp	x29, x30, [sp, #-16]!
  404588:	mov	x4, #0xffffffffffffffff    	// #-1
  40458c:	mov	x29, sp
  404590:	bl	40459c <__fxstatat@plt+0x2c6c>
  404594:	ldp	x29, x30, [sp], #16
  404598:	ret
  40459c:	sub	sp, sp, #0x70
  4045a0:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  4045a4:	add	x8, x8, #0x2e8
  4045a8:	ldp	q0, q1, [x8]
  4045ac:	ldr	q2, [x8, #32]
  4045b0:	ldr	x8, [x8, #48]
  4045b4:	str	x21, [sp, #80]
  4045b8:	mov	w21, w0
  4045bc:	mov	x0, sp
  4045c0:	stp	x29, x30, [sp, #64]
  4045c4:	stp	x20, x19, [sp, #96]
  4045c8:	add	x29, sp, #0x40
  4045cc:	mov	x19, x4
  4045d0:	mov	x20, x3
  4045d4:	stp	q0, q1, [sp]
  4045d8:	str	q2, [sp, #32]
  4045dc:	str	x8, [sp, #48]
  4045e0:	bl	403294 <__fxstatat@plt+0x1964>
  4045e4:	mov	x3, sp
  4045e8:	mov	w0, w21
  4045ec:	mov	x1, x20
  4045f0:	mov	x2, x19
  4045f4:	bl	40417c <__fxstatat@plt+0x284c>
  4045f8:	ldp	x20, x19, [sp, #96]
  4045fc:	ldr	x21, [sp, #80]
  404600:	ldp	x29, x30, [sp, #64]
  404604:	add	sp, sp, #0x70
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-16]!
  404610:	mov	x3, x2
  404614:	mov	x2, x1
  404618:	mov	x1, x0
  40461c:	mov	w0, wzr
  404620:	mov	x29, sp
  404624:	bl	404584 <__fxstatat@plt+0x2c54>
  404628:	ldp	x29, x30, [sp], #16
  40462c:	ret
  404630:	stp	x29, x30, [sp, #-16]!
  404634:	mov	x4, x3
  404638:	mov	x3, x2
  40463c:	mov	x2, x1
  404640:	mov	x1, x0
  404644:	mov	w0, wzr
  404648:	mov	x29, sp
  40464c:	bl	40459c <__fxstatat@plt+0x2c6c>
  404650:	ldp	x29, x30, [sp], #16
  404654:	ret
  404658:	stp	x29, x30, [sp, #-16]!
  40465c:	adrp	x3, 41b000 <__fxstatat@plt+0x196d0>
  404660:	add	x3, x3, #0x230
  404664:	mov	x29, sp
  404668:	bl	40417c <__fxstatat@plt+0x284c>
  40466c:	ldp	x29, x30, [sp], #16
  404670:	ret
  404674:	stp	x29, x30, [sp, #-16]!
  404678:	mov	x2, x1
  40467c:	mov	x1, x0
  404680:	mov	w0, wzr
  404684:	mov	x29, sp
  404688:	bl	404658 <__fxstatat@plt+0x2d28>
  40468c:	ldp	x29, x30, [sp], #16
  404690:	ret
  404694:	stp	x29, x30, [sp, #-16]!
  404698:	mov	x2, #0xffffffffffffffff    	// #-1
  40469c:	mov	x29, sp
  4046a0:	bl	404658 <__fxstatat@plt+0x2d28>
  4046a4:	ldp	x29, x30, [sp], #16
  4046a8:	ret
  4046ac:	stp	x29, x30, [sp, #-16]!
  4046b0:	mov	x1, x0
  4046b4:	mov	w0, wzr
  4046b8:	mov	x29, sp
  4046bc:	bl	404694 <__fxstatat@plt+0x2d64>
  4046c0:	ldp	x29, x30, [sp], #16
  4046c4:	ret
  4046c8:	stp	x29, x30, [sp, #-48]!
  4046cc:	stp	x20, x19, [sp, #32]
  4046d0:	mov	x20, x0
  4046d4:	mov	w19, w1
  4046d8:	mov	w2, #0x5                   	// #5
  4046dc:	mov	x0, xzr
  4046e0:	mov	x1, x20
  4046e4:	str	x21, [sp, #16]
  4046e8:	mov	x29, sp
  4046ec:	bl	401880 <dcgettext@plt>
  4046f0:	cmp	x0, x20
  4046f4:	b.ne	404780 <__fxstatat@plt+0x2e50>  // b.any
  4046f8:	bl	408714 <__fxstatat@plt+0x6de4>
  4046fc:	mov	w1, #0x55                  	// #85
  404700:	mov	w2, #0x54                  	// #84
  404704:	mov	w3, #0x46                  	// #70
  404708:	mov	w4, #0x2d                  	// #45
  40470c:	mov	w5, #0x38                  	// #56
  404710:	mov	w6, wzr
  404714:	mov	w7, wzr
  404718:	mov	x21, x0
  40471c:	bl	4047ac <__fxstatat@plt+0x2e7c>
  404720:	cbz	w0, 40473c <__fxstatat@plt+0x2e0c>
  404724:	ldrb	w8, [x20]
  404728:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  40472c:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  404730:	add	x9, x9, #0xd1e
  404734:	add	x10, x10, #0xd1a
  404738:	b	404778 <__fxstatat@plt+0x2e48>
  40473c:	mov	w1, #0x47                  	// #71
  404740:	mov	w2, #0x42                  	// #66
  404744:	mov	w3, #0x31                  	// #49
  404748:	mov	w4, #0x38                  	// #56
  40474c:	mov	w5, #0x30                  	// #48
  404750:	mov	w6, #0x33                  	// #51
  404754:	mov	w7, #0x30                  	// #48
  404758:	mov	x0, x21
  40475c:	bl	4047ac <__fxstatat@plt+0x2e7c>
  404760:	cbz	w0, 404790 <__fxstatat@plt+0x2e60>
  404764:	ldrb	w8, [x20]
  404768:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  40476c:	adrp	x10, 409000 <__fxstatat@plt+0x76d0>
  404770:	add	x9, x9, #0xd26
  404774:	add	x10, x10, #0xd22
  404778:	cmp	w8, #0x60
  40477c:	csel	x0, x10, x9, eq  // eq = none
  404780:	ldp	x20, x19, [sp, #32]
  404784:	ldr	x21, [sp, #16]
  404788:	ldp	x29, x30, [sp], #48
  40478c:	ret
  404790:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  404794:	adrp	x9, 409000 <__fxstatat@plt+0x76d0>
  404798:	add	x8, x8, #0xd18
  40479c:	add	x9, x9, #0xd14
  4047a0:	cmp	w19, #0x9
  4047a4:	csel	x0, x9, x8, eq  // eq = none
  4047a8:	b	404780 <__fxstatat@plt+0x2e50>
  4047ac:	stp	x29, x30, [sp, #-80]!
  4047b0:	stp	x26, x25, [sp, #16]
  4047b4:	mov	x25, x0
  4047b8:	and	w0, w1, #0xff
  4047bc:	stp	x24, x23, [sp, #32]
  4047c0:	stp	x22, x21, [sp, #48]
  4047c4:	stp	x20, x19, [sp, #64]
  4047c8:	mov	x29, sp
  4047cc:	mov	w19, w7
  4047d0:	mov	w20, w6
  4047d4:	mov	w21, w5
  4047d8:	mov	w22, w4
  4047dc:	mov	w23, w3
  4047e0:	mov	w24, w2
  4047e4:	mov	w26, w1
  4047e8:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  4047ec:	ldrb	w8, [x25]
  4047f0:	tbz	w0, #0, 404808 <__fxstatat@plt+0x2ed8>
  4047f4:	and	w8, w8, #0xffffffdf
  4047f8:	cmp	w8, w26, uxtb
  4047fc:	b.eq	404810 <__fxstatat@plt+0x2ee0>  // b.none
  404800:	mov	w0, wzr
  404804:	b	404840 <__fxstatat@plt+0x2f10>
  404808:	cmp	w8, w26, uxtb
  40480c:	b.ne	404800 <__fxstatat@plt+0x2ed0>  // b.any
  404810:	tst	w26, #0xff
  404814:	b.eq	40483c <__fxstatat@plt+0x2f0c>  // b.none
  404818:	mov	x0, x25
  40481c:	mov	w1, w24
  404820:	mov	w2, w23
  404824:	mov	w3, w22
  404828:	mov	w4, w21
  40482c:	mov	w5, w20
  404830:	mov	w6, w19
  404834:	bl	404858 <__fxstatat@plt+0x2f28>
  404838:	b	404840 <__fxstatat@plt+0x2f10>
  40483c:	mov	w0, #0x1                   	// #1
  404840:	ldp	x20, x19, [sp, #64]
  404844:	ldp	x22, x21, [sp, #48]
  404848:	ldp	x24, x23, [sp, #32]
  40484c:	ldp	x26, x25, [sp, #16]
  404850:	ldp	x29, x30, [sp], #80
  404854:	ret
  404858:	stp	x29, x30, [sp, #-80]!
  40485c:	stp	x24, x23, [sp, #32]
  404860:	mov	x24, x0
  404864:	and	w0, w1, #0xff
  404868:	str	x25, [sp, #16]
  40486c:	stp	x22, x21, [sp, #48]
  404870:	stp	x20, x19, [sp, #64]
  404874:	mov	x29, sp
  404878:	mov	w19, w6
  40487c:	mov	w20, w5
  404880:	mov	w21, w4
  404884:	mov	w22, w3
  404888:	mov	w23, w2
  40488c:	mov	w25, w1
  404890:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404894:	ldrb	w8, [x24, #1]
  404898:	tbz	w0, #0, 4048b0 <__fxstatat@plt+0x2f80>
  40489c:	and	w8, w8, #0xffffffdf
  4048a0:	cmp	w8, w25, uxtb
  4048a4:	b.eq	4048b8 <__fxstatat@plt+0x2f88>  // b.none
  4048a8:	mov	w0, wzr
  4048ac:	b	4048e4 <__fxstatat@plt+0x2fb4>
  4048b0:	cmp	w8, w25, uxtb
  4048b4:	b.ne	4048a8 <__fxstatat@plt+0x2f78>  // b.any
  4048b8:	tst	w25, #0xff
  4048bc:	b.eq	4048e0 <__fxstatat@plt+0x2fb0>  // b.none
  4048c0:	mov	x0, x24
  4048c4:	mov	w1, w23
  4048c8:	mov	w2, w22
  4048cc:	mov	w3, w21
  4048d0:	mov	w4, w20
  4048d4:	mov	w5, w19
  4048d8:	bl	4048fc <__fxstatat@plt+0x2fcc>
  4048dc:	b	4048e4 <__fxstatat@plt+0x2fb4>
  4048e0:	mov	w0, #0x1                   	// #1
  4048e4:	ldp	x20, x19, [sp, #64]
  4048e8:	ldp	x22, x21, [sp, #48]
  4048ec:	ldp	x24, x23, [sp, #32]
  4048f0:	ldr	x25, [sp, #16]
  4048f4:	ldp	x29, x30, [sp], #80
  4048f8:	ret
  4048fc:	stp	x29, x30, [sp, #-64]!
  404900:	stp	x24, x23, [sp, #16]
  404904:	mov	x23, x0
  404908:	and	w0, w1, #0xff
  40490c:	stp	x22, x21, [sp, #32]
  404910:	stp	x20, x19, [sp, #48]
  404914:	mov	x29, sp
  404918:	mov	w19, w5
  40491c:	mov	w20, w4
  404920:	mov	w21, w3
  404924:	mov	w22, w2
  404928:	mov	w24, w1
  40492c:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404930:	ldrb	w8, [x23, #2]
  404934:	tbz	w0, #0, 40494c <__fxstatat@plt+0x301c>
  404938:	and	w8, w8, #0xffffffdf
  40493c:	cmp	w8, w24, uxtb
  404940:	b.eq	404954 <__fxstatat@plt+0x3024>  // b.none
  404944:	mov	w0, wzr
  404948:	b	40497c <__fxstatat@plt+0x304c>
  40494c:	cmp	w8, w24, uxtb
  404950:	b.ne	404944 <__fxstatat@plt+0x3014>  // b.any
  404954:	tst	w24, #0xff
  404958:	b.eq	404978 <__fxstatat@plt+0x3048>  // b.none
  40495c:	mov	x0, x23
  404960:	mov	w1, w22
  404964:	mov	w2, w21
  404968:	mov	w3, w20
  40496c:	mov	w4, w19
  404970:	bl	404990 <__fxstatat@plt+0x3060>
  404974:	b	40497c <__fxstatat@plt+0x304c>
  404978:	mov	w0, #0x1                   	// #1
  40497c:	ldp	x20, x19, [sp, #48]
  404980:	ldp	x22, x21, [sp, #32]
  404984:	ldp	x24, x23, [sp, #16]
  404988:	ldp	x29, x30, [sp], #64
  40498c:	ret
  404990:	stp	x29, x30, [sp, #-64]!
  404994:	stp	x22, x21, [sp, #32]
  404998:	mov	x22, x0
  40499c:	and	w0, w1, #0xff
  4049a0:	str	x23, [sp, #16]
  4049a4:	stp	x20, x19, [sp, #48]
  4049a8:	mov	x29, sp
  4049ac:	mov	w19, w4
  4049b0:	mov	w20, w3
  4049b4:	mov	w21, w2
  4049b8:	mov	w23, w1
  4049bc:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  4049c0:	ldrb	w8, [x22, #3]
  4049c4:	tbz	w0, #0, 4049dc <__fxstatat@plt+0x30ac>
  4049c8:	and	w8, w8, #0xffffffdf
  4049cc:	cmp	w8, w23, uxtb
  4049d0:	b.eq	4049e4 <__fxstatat@plt+0x30b4>  // b.none
  4049d4:	mov	w0, wzr
  4049d8:	b	404a08 <__fxstatat@plt+0x30d8>
  4049dc:	cmp	w8, w23, uxtb
  4049e0:	b.ne	4049d4 <__fxstatat@plt+0x30a4>  // b.any
  4049e4:	tst	w23, #0xff
  4049e8:	b.eq	404a04 <__fxstatat@plt+0x30d4>  // b.none
  4049ec:	mov	x0, x22
  4049f0:	mov	w1, w21
  4049f4:	mov	w2, w20
  4049f8:	mov	w3, w19
  4049fc:	bl	404a1c <__fxstatat@plt+0x30ec>
  404a00:	b	404a08 <__fxstatat@plt+0x30d8>
  404a04:	mov	w0, #0x1                   	// #1
  404a08:	ldp	x20, x19, [sp, #48]
  404a0c:	ldp	x22, x21, [sp, #32]
  404a10:	ldr	x23, [sp, #16]
  404a14:	ldp	x29, x30, [sp], #64
  404a18:	ret
  404a1c:	stp	x29, x30, [sp, #-48]!
  404a20:	stp	x22, x21, [sp, #16]
  404a24:	mov	x21, x0
  404a28:	and	w0, w1, #0xff
  404a2c:	stp	x20, x19, [sp, #32]
  404a30:	mov	x29, sp
  404a34:	mov	w19, w3
  404a38:	mov	w20, w2
  404a3c:	mov	w22, w1
  404a40:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404a44:	ldrb	w8, [x21, #4]
  404a48:	tbz	w0, #0, 404a60 <__fxstatat@plt+0x3130>
  404a4c:	and	w8, w8, #0xffffffdf
  404a50:	cmp	w8, w22, uxtb
  404a54:	b.eq	404a68 <__fxstatat@plt+0x3138>  // b.none
  404a58:	mov	w0, wzr
  404a5c:	b	404a88 <__fxstatat@plt+0x3158>
  404a60:	cmp	w8, w22, uxtb
  404a64:	b.ne	404a58 <__fxstatat@plt+0x3128>  // b.any
  404a68:	tst	w22, #0xff
  404a6c:	b.eq	404a84 <__fxstatat@plt+0x3154>  // b.none
  404a70:	mov	x0, x21
  404a74:	mov	w1, w20
  404a78:	mov	w2, w19
  404a7c:	bl	404a98 <__fxstatat@plt+0x3168>
  404a80:	b	404a88 <__fxstatat@plt+0x3158>
  404a84:	mov	w0, #0x1                   	// #1
  404a88:	ldp	x20, x19, [sp, #32]
  404a8c:	ldp	x22, x21, [sp, #16]
  404a90:	ldp	x29, x30, [sp], #48
  404a94:	ret
  404a98:	stp	x29, x30, [sp, #-48]!
  404a9c:	stp	x20, x19, [sp, #32]
  404aa0:	mov	x20, x0
  404aa4:	and	w0, w1, #0xff
  404aa8:	str	x21, [sp, #16]
  404aac:	mov	x29, sp
  404ab0:	mov	w19, w2
  404ab4:	mov	w21, w1
  404ab8:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404abc:	ldrb	w8, [x20, #5]
  404ac0:	tbz	w0, #0, 404ad8 <__fxstatat@plt+0x31a8>
  404ac4:	and	w8, w8, #0xffffffdf
  404ac8:	cmp	w8, w21, uxtb
  404acc:	b.eq	404ae0 <__fxstatat@plt+0x31b0>  // b.none
  404ad0:	mov	w0, wzr
  404ad4:	b	404afc <__fxstatat@plt+0x31cc>
  404ad8:	cmp	w8, w21, uxtb
  404adc:	b.ne	404ad0 <__fxstatat@plt+0x31a0>  // b.any
  404ae0:	tst	w21, #0xff
  404ae4:	b.eq	404af8 <__fxstatat@plt+0x31c8>  // b.none
  404ae8:	mov	x0, x20
  404aec:	mov	w1, w19
  404af0:	bl	404b0c <__fxstatat@plt+0x31dc>
  404af4:	b	404afc <__fxstatat@plt+0x31cc>
  404af8:	mov	w0, #0x1                   	// #1
  404afc:	ldp	x20, x19, [sp, #32]
  404b00:	ldr	x21, [sp, #16]
  404b04:	ldp	x29, x30, [sp], #48
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-32]!
  404b10:	stp	x20, x19, [sp, #16]
  404b14:	mov	x19, x0
  404b18:	and	w0, w1, #0xff
  404b1c:	mov	x29, sp
  404b20:	mov	w20, w1
  404b24:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404b28:	ldrb	w8, [x19, #6]
  404b2c:	tbz	w0, #0, 404b44 <__fxstatat@plt+0x3214>
  404b30:	and	w8, w8, #0xffffffdf
  404b34:	cmp	w8, w20, uxtb
  404b38:	b.eq	404b4c <__fxstatat@plt+0x321c>  // b.none
  404b3c:	mov	w0, wzr
  404b40:	b	404b64 <__fxstatat@plt+0x3234>
  404b44:	cmp	w8, w20, uxtb
  404b48:	b.ne	404b3c <__fxstatat@plt+0x320c>  // b.any
  404b4c:	tst	w20, #0xff
  404b50:	b.eq	404b60 <__fxstatat@plt+0x3230>  // b.none
  404b54:	mov	x0, x19
  404b58:	bl	404b70 <__fxstatat@plt+0x3240>
  404b5c:	b	404b64 <__fxstatat@plt+0x3234>
  404b60:	mov	w0, #0x1                   	// #1
  404b64:	ldp	x20, x19, [sp, #16]
  404b68:	ldp	x29, x30, [sp], #32
  404b6c:	ret
  404b70:	stp	x29, x30, [sp, #-32]!
  404b74:	str	x19, [sp, #16]
  404b78:	mov	x19, x0
  404b7c:	mov	w0, wzr
  404b80:	mov	x29, sp
  404b84:	bl	4074e8 <__fxstatat@plt+0x5bb8>
  404b88:	ldrb	w8, [x19, #7]
  404b8c:	tbz	w0, #0, 404ba0 <__fxstatat@plt+0x3270>
  404b90:	tst	w8, #0xffffffdf
  404b94:	b.eq	404ba4 <__fxstatat@plt+0x3274>  // b.none
  404b98:	mov	w0, wzr
  404b9c:	b	404ba8 <__fxstatat@plt+0x3278>
  404ba0:	cbnz	w8, 404b98 <__fxstatat@plt+0x3268>
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	ldr	x19, [sp, #16]
  404bac:	ldp	x29, x30, [sp], #32
  404bb0:	ret
  404bb4:	sub	sp, sp, #0xa0
  404bb8:	str	x19, [sp, #144]
  404bbc:	mov	x19, x0
  404bc0:	adrp	x0, 409000 <__fxstatat@plt+0x76d0>
  404bc4:	add	x0, x0, #0xbae
  404bc8:	mov	x1, sp
  404bcc:	stp	x29, x30, [sp, #128]
  404bd0:	add	x29, sp, #0x80
  404bd4:	bl	408eb0 <__fxstatat@plt+0x7580>
  404bd8:	cbz	w0, 404be4 <__fxstatat@plt+0x32b4>
  404bdc:	mov	x19, xzr
  404be0:	b	404bf4 <__fxstatat@plt+0x32c4>
  404be4:	ldr	x8, [sp, #8]
  404be8:	str	x8, [x19]
  404bec:	ldr	x8, [sp]
  404bf0:	str	x8, [x19, #8]
  404bf4:	mov	x0, x19
  404bf8:	ldr	x19, [sp, #144]
  404bfc:	ldp	x29, x30, [sp, #128]
  404c00:	add	sp, sp, #0xa0
  404c04:	ret
  404c08:	sub	sp, sp, #0x50
  404c0c:	str	x21, [sp, #48]
  404c10:	stp	x20, x19, [sp, #64]
  404c14:	mov	x21, x5
  404c18:	mov	x20, x4
  404c1c:	mov	x5, x3
  404c20:	mov	x4, x2
  404c24:	mov	x19, x0
  404c28:	stp	x29, x30, [sp, #32]
  404c2c:	add	x29, sp, #0x20
  404c30:	cbz	x1, 404c50 <__fxstatat@plt+0x3320>
  404c34:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404c38:	mov	x3, x1
  404c3c:	add	x2, x2, #0xd33
  404c40:	mov	w1, #0x1                   	// #1
  404c44:	mov	x0, x19
  404c48:	bl	4017c0 <__fprintf_chk@plt>
  404c4c:	b	404c6c <__fxstatat@plt+0x333c>
  404c50:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404c54:	add	x2, x2, #0xd3f
  404c58:	mov	w1, #0x1                   	// #1
  404c5c:	mov	x0, x19
  404c60:	mov	x3, x4
  404c64:	mov	x4, x5
  404c68:	bl	4017c0 <__fprintf_chk@plt>
  404c6c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404c70:	add	x1, x1, #0xd46
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	mov	x0, xzr
  404c7c:	bl	401880 <dcgettext@plt>
  404c80:	adrp	x2, 40a000 <__fxstatat@plt+0x86d0>
  404c84:	mov	x3, x0
  404c88:	add	x2, x2, #0x11
  404c8c:	mov	w1, #0x1                   	// #1
  404c90:	mov	w4, #0x7e3                 	// #2019
  404c94:	mov	x0, x19
  404c98:	bl	4017c0 <__fprintf_chk@plt>
  404c9c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404ca0:	add	x1, x1, #0xd4a
  404ca4:	mov	w2, #0x5                   	// #5
  404ca8:	mov	x0, xzr
  404cac:	bl	401880 <dcgettext@plt>
  404cb0:	mov	x1, x19
  404cb4:	bl	401890 <fputs_unlocked@plt>
  404cb8:	cmp	x21, #0x9
  404cbc:	b.hi	404d04 <__fxstatat@plt+0x33d4>  // b.pmore
  404cc0:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  404cc4:	add	x8, x8, #0xd29
  404cc8:	adr	x9, 404cd8 <__fxstatat@plt+0x33a8>
  404ccc:	ldrb	w10, [x8, x21]
  404cd0:	add	x9, x9, x10, lsl #2
  404cd4:	br	x9
  404cd8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404cdc:	add	x1, x1, #0xe16
  404ce0:	mov	w2, #0x5                   	// #5
  404ce4:	mov	x0, xzr
  404ce8:	bl	401880 <dcgettext@plt>
  404cec:	ldr	x3, [x20]
  404cf0:	mov	x2, x0
  404cf4:	mov	w1, #0x1                   	// #1
  404cf8:	mov	x0, x19
  404cfc:	bl	4017c0 <__fprintf_chk@plt>
  404d00:	b	404e9c <__fxstatat@plt+0x356c>
  404d04:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404d08:	add	x1, x1, #0xf55
  404d0c:	b	404e30 <__fxstatat@plt+0x3500>
  404d10:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404d14:	add	x1, x1, #0xe26
  404d18:	mov	w2, #0x5                   	// #5
  404d1c:	mov	x0, xzr
  404d20:	bl	401880 <dcgettext@plt>
  404d24:	ldp	x3, x4, [x20]
  404d28:	mov	x2, x0
  404d2c:	mov	w1, #0x1                   	// #1
  404d30:	mov	x0, x19
  404d34:	bl	4017c0 <__fprintf_chk@plt>
  404d38:	b	404e9c <__fxstatat@plt+0x356c>
  404d3c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404d40:	add	x1, x1, #0xe3d
  404d44:	mov	w2, #0x5                   	// #5
  404d48:	mov	x0, xzr
  404d4c:	bl	401880 <dcgettext@plt>
  404d50:	ldp	x3, x4, [x20]
  404d54:	ldr	x5, [x20, #16]
  404d58:	mov	x2, x0
  404d5c:	mov	w1, #0x1                   	// #1
  404d60:	mov	x0, x19
  404d64:	bl	4017c0 <__fprintf_chk@plt>
  404d68:	b	404e9c <__fxstatat@plt+0x356c>
  404d6c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404d70:	add	x1, x1, #0xe59
  404d74:	mov	w2, #0x5                   	// #5
  404d78:	mov	x0, xzr
  404d7c:	bl	401880 <dcgettext@plt>
  404d80:	ldp	x3, x4, [x20]
  404d84:	ldp	x5, x6, [x20, #16]
  404d88:	mov	x2, x0
  404d8c:	mov	w1, #0x1                   	// #1
  404d90:	mov	x0, x19
  404d94:	bl	4017c0 <__fprintf_chk@plt>
  404d98:	b	404e9c <__fxstatat@plt+0x356c>
  404d9c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404da0:	add	x1, x1, #0xe79
  404da4:	mov	w2, #0x5                   	// #5
  404da8:	mov	x0, xzr
  404dac:	bl	401880 <dcgettext@plt>
  404db0:	ldp	x3, x4, [x20]
  404db4:	ldp	x5, x6, [x20, #16]
  404db8:	ldr	x7, [x20, #32]
  404dbc:	mov	x2, x0
  404dc0:	mov	w1, #0x1                   	// #1
  404dc4:	b	404e94 <__fxstatat@plt+0x3564>
  404dc8:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404dcc:	add	x1, x1, #0xe9d
  404dd0:	mov	w2, #0x5                   	// #5
  404dd4:	mov	x0, xzr
  404dd8:	bl	401880 <dcgettext@plt>
  404ddc:	ldp	x3, x4, [x20]
  404de0:	ldp	x5, x6, [x20, #16]
  404de4:	ldp	x7, x8, [x20, #32]
  404de8:	mov	x2, x0
  404dec:	b	404e1c <__fxstatat@plt+0x34ec>
  404df0:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404df4:	add	x1, x1, #0xec5
  404df8:	mov	w2, #0x5                   	// #5
  404dfc:	mov	x0, xzr
  404e00:	bl	401880 <dcgettext@plt>
  404e04:	ldr	x9, [x20, #48]
  404e08:	ldp	x3, x4, [x20]
  404e0c:	ldp	x5, x6, [x20, #16]
  404e10:	ldp	x7, x8, [x20, #32]
  404e14:	mov	x2, x0
  404e18:	str	x9, [sp, #8]
  404e1c:	mov	w1, #0x1                   	// #1
  404e20:	str	x8, [sp]
  404e24:	b	404e94 <__fxstatat@plt+0x3564>
  404e28:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404e2c:	add	x1, x1, #0xf21
  404e30:	mov	w2, #0x5                   	// #5
  404e34:	mov	x0, xzr
  404e38:	bl	401880 <dcgettext@plt>
  404e3c:	ldp	x3, x4, [x20]
  404e40:	ldp	x5, x6, [x20, #16]
  404e44:	ldr	x7, [x20, #32]
  404e48:	ldur	q0, [x20, #40]
  404e4c:	ldp	x8, x9, [x20, #56]
  404e50:	mov	x2, x0
  404e54:	str	x9, [sp, #24]
  404e58:	b	404e88 <__fxstatat@plt+0x3558>
  404e5c:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404e60:	add	x1, x1, #0xef1
  404e64:	mov	w2, #0x5                   	// #5
  404e68:	mov	x0, xzr
  404e6c:	bl	401880 <dcgettext@plt>
  404e70:	ldp	x3, x4, [x20]
  404e74:	ldp	x5, x6, [x20, #16]
  404e78:	ldr	x7, [x20, #32]
  404e7c:	ldur	q0, [x20, #40]
  404e80:	ldr	x8, [x20, #56]
  404e84:	mov	x2, x0
  404e88:	mov	w1, #0x1                   	// #1
  404e8c:	str	x8, [sp, #16]
  404e90:	str	q0, [sp]
  404e94:	mov	x0, x19
  404e98:	bl	4017c0 <__fprintf_chk@plt>
  404e9c:	ldp	x20, x19, [sp, #64]
  404ea0:	ldr	x21, [sp, #48]
  404ea4:	ldp	x29, x30, [sp, #32]
  404ea8:	add	sp, sp, #0x50
  404eac:	ret
  404eb0:	stp	x29, x30, [sp, #-16]!
  404eb4:	mov	x8, xzr
  404eb8:	mov	x29, sp
  404ebc:	ldr	x9, [x4, x8, lsl #3]
  404ec0:	add	x8, x8, #0x1
  404ec4:	cbnz	x9, 404ebc <__fxstatat@plt+0x358c>
  404ec8:	sub	x5, x8, #0x1
  404ecc:	bl	404c08 <__fxstatat@plt+0x32d8>
  404ed0:	ldp	x29, x30, [sp], #16
  404ed4:	ret
  404ed8:	sub	sp, sp, #0x60
  404edc:	mov	x5, xzr
  404ee0:	mov	x8, sp
  404ee4:	stp	x29, x30, [sp, #80]
  404ee8:	add	x29, sp, #0x50
  404eec:	ldrsw	x9, [x4, #24]
  404ef0:	tbz	w9, #31, 404f04 <__fxstatat@plt+0x35d4>
  404ef4:	add	w10, w9, #0x8
  404ef8:	cmp	w10, #0x0
  404efc:	str	w10, [x4, #24]
  404f00:	b.le	404f2c <__fxstatat@plt+0x35fc>
  404f04:	ldr	x9, [x4]
  404f08:	add	x10, x9, #0x8
  404f0c:	str	x10, [x4]
  404f10:	ldr	x9, [x9]
  404f14:	str	x9, [x8, x5, lsl #3]
  404f18:	cbz	x9, 404f38 <__fxstatat@plt+0x3608>
  404f1c:	add	x5, x5, #0x1
  404f20:	cmp	x5, #0xa
  404f24:	b.ne	404eec <__fxstatat@plt+0x35bc>  // b.any
  404f28:	b	404f38 <__fxstatat@plt+0x3608>
  404f2c:	ldr	x10, [x4, #8]
  404f30:	add	x9, x10, x9
  404f34:	b	404f10 <__fxstatat@plt+0x35e0>
  404f38:	mov	x4, sp
  404f3c:	bl	404c08 <__fxstatat@plt+0x32d8>
  404f40:	ldp	x29, x30, [sp, #80]
  404f44:	add	sp, sp, #0x60
  404f48:	ret
  404f4c:	sub	sp, sp, #0xf0
  404f50:	stp	x29, x30, [sp, #224]
  404f54:	add	x29, sp, #0xe0
  404f58:	mov	x8, #0xffffffffffffffe0    	// #-32
  404f5c:	mov	x9, sp
  404f60:	sub	x10, x29, #0x60
  404f64:	movk	x8, #0xff80, lsl #32
  404f68:	add	x11, x29, #0x10
  404f6c:	add	x9, x9, #0x80
  404f70:	add	x10, x10, #0x20
  404f74:	stp	x9, x8, [x29, #-16]
  404f78:	stp	x11, x10, [x29, #-32]
  404f7c:	stp	x4, x5, [x29, #-96]
  404f80:	stp	x6, x7, [x29, #-80]
  404f84:	stp	q0, q1, [sp]
  404f88:	ldp	q0, q1, [x29, #-32]
  404f8c:	sub	x4, x29, #0x40
  404f90:	stp	q2, q3, [sp, #32]
  404f94:	stp	q4, q5, [sp, #64]
  404f98:	stp	q6, q7, [sp, #96]
  404f9c:	stp	q0, q1, [x29, #-64]
  404fa0:	bl	404ed8 <__fxstatat@plt+0x35a8>
  404fa4:	ldp	x29, x30, [sp, #224]
  404fa8:	add	sp, sp, #0xf0
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-16]!
  404fb4:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404fb8:	add	x1, x1, #0xf91
  404fbc:	mov	w2, #0x5                   	// #5
  404fc0:	mov	x0, xzr
  404fc4:	mov	x29, sp
  404fc8:	bl	401880 <dcgettext@plt>
  404fcc:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404fd0:	mov	x1, x0
  404fd4:	add	x2, x2, #0xfa6
  404fd8:	mov	w0, #0x1                   	// #1
  404fdc:	bl	4016c0 <__printf_chk@plt>
  404fe0:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  404fe4:	add	x1, x1, #0xfbc
  404fe8:	mov	w2, #0x5                   	// #5
  404fec:	mov	x0, xzr
  404ff0:	bl	401880 <dcgettext@plt>
  404ff4:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  404ff8:	adrp	x3, 409000 <__fxstatat@plt+0x76d0>
  404ffc:	mov	x1, x0
  405000:	add	x2, x2, #0x5e7
  405004:	add	x3, x3, #0x70d
  405008:	mov	w0, #0x1                   	// #1
  40500c:	bl	4016c0 <__printf_chk@plt>
  405010:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405014:	add	x1, x1, #0xfd0
  405018:	mov	w2, #0x5                   	// #5
  40501c:	mov	x0, xzr
  405020:	bl	401880 <dcgettext@plt>
  405024:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  405028:	ldr	x1, [x8, #648]
  40502c:	bl	401890 <fputs_unlocked@plt>
  405030:	ldp	x29, x30, [sp], #16
  405034:	ret
  405038:	stp	x29, x30, [sp, #-16]!
  40503c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405040:	udiv	x8, x8, x1
  405044:	cmp	x8, x0
  405048:	mov	x29, sp
  40504c:	b.cc	405060 <__fxstatat@plt+0x3730>  // b.lo, b.ul, b.last
  405050:	mul	x0, x1, x0
  405054:	bl	405064 <__fxstatat@plt+0x3734>
  405058:	ldp	x29, x30, [sp], #16
  40505c:	ret
  405060:	bl	405268 <__fxstatat@plt+0x3938>
  405064:	stp	x29, x30, [sp, #-32]!
  405068:	str	x19, [sp, #16]
  40506c:	mov	x29, sp
  405070:	mov	x19, x0
  405074:	bl	401670 <malloc@plt>
  405078:	cbz	x19, 405080 <__fxstatat@plt+0x3750>
  40507c:	cbz	x0, 40508c <__fxstatat@plt+0x375c>
  405080:	ldr	x19, [sp, #16]
  405084:	ldp	x29, x30, [sp], #32
  405088:	ret
  40508c:	bl	405268 <__fxstatat@plt+0x3938>
  405090:	stp	x29, x30, [sp, #-16]!
  405094:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405098:	udiv	x8, x8, x2
  40509c:	cmp	x8, x1
  4050a0:	mov	x29, sp
  4050a4:	b.cc	4050b8 <__fxstatat@plt+0x3788>  // b.lo, b.ul, b.last
  4050a8:	mul	x1, x2, x1
  4050ac:	bl	4050bc <__fxstatat@plt+0x378c>
  4050b0:	ldp	x29, x30, [sp], #16
  4050b4:	ret
  4050b8:	bl	405268 <__fxstatat@plt+0x3938>
  4050bc:	stp	x29, x30, [sp, #-32]!
  4050c0:	str	x19, [sp, #16]
  4050c4:	mov	x19, x1
  4050c8:	mov	x29, sp
  4050cc:	cbz	x0, 4050e0 <__fxstatat@plt+0x37b0>
  4050d0:	cbnz	x19, 4050e0 <__fxstatat@plt+0x37b0>
  4050d4:	bl	401800 <free@plt>
  4050d8:	mov	x0, xzr
  4050dc:	b	4050f0 <__fxstatat@plt+0x37c0>
  4050e0:	mov	x1, x19
  4050e4:	bl	401720 <realloc@plt>
  4050e8:	cbz	x19, 4050f0 <__fxstatat@plt+0x37c0>
  4050ec:	cbz	x0, 4050fc <__fxstatat@plt+0x37cc>
  4050f0:	ldr	x19, [sp, #16]
  4050f4:	ldp	x29, x30, [sp], #32
  4050f8:	ret
  4050fc:	bl	405268 <__fxstatat@plt+0x3938>
  405100:	stp	x29, x30, [sp, #-16]!
  405104:	ldr	x8, [x1]
  405108:	mov	x29, sp
  40510c:	cbz	x0, 405130 <__fxstatat@plt+0x3800>
  405110:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405114:	movk	x9, #0x5554
  405118:	udiv	x9, x9, x2
  40511c:	cmp	x9, x8
  405120:	b.ls	405168 <__fxstatat@plt+0x3838>  // b.plast
  405124:	add	x8, x8, x8, lsr #1
  405128:	add	x8, x8, #0x1
  40512c:	b	405154 <__fxstatat@plt+0x3824>
  405130:	cbnz	x8, 405144 <__fxstatat@plt+0x3814>
  405134:	mov	w8, #0x80                  	// #128
  405138:	udiv	x8, x8, x2
  40513c:	cmp	x2, #0x80
  405140:	cinc	x8, x8, hi  // hi = pmore
  405144:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405148:	udiv	x9, x9, x2
  40514c:	cmp	x9, x8
  405150:	b.cc	405168 <__fxstatat@plt+0x3838>  // b.lo, b.ul, b.last
  405154:	str	x8, [x1]
  405158:	mul	x1, x8, x2
  40515c:	bl	4050bc <__fxstatat@plt+0x378c>
  405160:	ldp	x29, x30, [sp], #16
  405164:	ret
  405168:	bl	405268 <__fxstatat@plt+0x3938>
  40516c:	stp	x29, x30, [sp, #-16]!
  405170:	mov	x29, sp
  405174:	bl	405064 <__fxstatat@plt+0x3734>
  405178:	ldp	x29, x30, [sp], #16
  40517c:	ret
  405180:	stp	x29, x30, [sp, #-16]!
  405184:	mov	w2, #0x1                   	// #1
  405188:	mov	x29, sp
  40518c:	bl	405100 <__fxstatat@plt+0x37d0>
  405190:	ldp	x29, x30, [sp], #16
  405194:	ret
  405198:	stp	x29, x30, [sp, #-32]!
  40519c:	stp	x20, x19, [sp, #16]
  4051a0:	mov	x29, sp
  4051a4:	mov	x19, x0
  4051a8:	bl	405064 <__fxstatat@plt+0x3734>
  4051ac:	mov	w1, wzr
  4051b0:	mov	x2, x19
  4051b4:	mov	x20, x0
  4051b8:	bl	4016e0 <memset@plt>
  4051bc:	mov	x0, x20
  4051c0:	ldp	x20, x19, [sp, #16]
  4051c4:	ldp	x29, x30, [sp], #32
  4051c8:	ret
  4051cc:	stp	x29, x30, [sp, #-16]!
  4051d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4051d4:	udiv	x8, x8, x1
  4051d8:	cmp	x8, x0
  4051dc:	mov	x29, sp
  4051e0:	b.cc	4051f4 <__fxstatat@plt+0x38c4>  // b.lo, b.ul, b.last
  4051e4:	bl	405338 <__fxstatat@plt+0x3a08>
  4051e8:	cbz	x0, 4051f4 <__fxstatat@plt+0x38c4>
  4051ec:	ldp	x29, x30, [sp], #16
  4051f0:	ret
  4051f4:	bl	405268 <__fxstatat@plt+0x3938>
  4051f8:	stp	x29, x30, [sp, #-48]!
  4051fc:	stp	x20, x19, [sp, #32]
  405200:	mov	x20, x0
  405204:	mov	x0, x1
  405208:	str	x21, [sp, #16]
  40520c:	mov	x29, sp
  405210:	mov	x19, x1
  405214:	bl	405064 <__fxstatat@plt+0x3734>
  405218:	mov	x1, x20
  40521c:	mov	x2, x19
  405220:	mov	x21, x0
  405224:	bl	401580 <memcpy@plt>
  405228:	mov	x0, x21
  40522c:	ldp	x20, x19, [sp, #32]
  405230:	ldr	x21, [sp, #16]
  405234:	ldp	x29, x30, [sp], #48
  405238:	ret
  40523c:	stp	x29, x30, [sp, #-32]!
  405240:	str	x19, [sp, #16]
  405244:	mov	x29, sp
  405248:	mov	x19, x0
  40524c:	bl	4015b0 <strlen@plt>
  405250:	add	x1, x0, #0x1
  405254:	mov	x0, x19
  405258:	bl	4051f8 <__fxstatat@plt+0x38c8>
  40525c:	ldr	x19, [sp, #16]
  405260:	ldp	x29, x30, [sp], #32
  405264:	ret
  405268:	stp	x29, x30, [sp, #-32]!
  40526c:	str	x19, [sp, #16]
  405270:	adrp	x8, 41b000 <__fxstatat@plt+0x196d0>
  405274:	ldr	w19, [x8, #520]
  405278:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  40527c:	add	x1, x1, #0x40
  405280:	mov	w2, #0x5                   	// #5
  405284:	mov	x0, xzr
  405288:	mov	x29, sp
  40528c:	bl	401880 <dcgettext@plt>
  405290:	adrp	x2, 409000 <__fxstatat@plt+0x76d0>
  405294:	mov	x3, x0
  405298:	add	x2, x2, #0x694
  40529c:	mov	w0, w19
  4052a0:	mov	w1, wzr
  4052a4:	bl	4015d0 <error@plt>
  4052a8:	bl	401780 <abort@plt>
  4052ac:	stp	x29, x30, [sp, #-16]!
  4052b0:	orr	w1, w1, #0x200
  4052b4:	mov	x29, sp
  4052b8:	bl	405390 <__fxstatat@plt+0x3a60>
  4052bc:	cbz	x0, 4052c8 <__fxstatat@plt+0x3998>
  4052c0:	ldp	x29, x30, [sp], #16
  4052c4:	ret
  4052c8:	bl	4018f0 <__errno_location@plt>
  4052cc:	ldr	w8, [x0]
  4052d0:	cmp	w8, #0x16
  4052d4:	b.ne	4052f8 <__fxstatat@plt+0x39c8>  // b.any
  4052d8:	adrp	x0, 40a000 <__fxstatat@plt+0x86d0>
  4052dc:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  4052e0:	adrp	x3, 40a000 <__fxstatat@plt+0x86d0>
  4052e4:	add	x0, x0, #0x51
  4052e8:	add	x1, x1, #0x61
  4052ec:	add	x3, x3, #0x6c
  4052f0:	mov	w2, #0x29                  	// #41
  4052f4:	bl	4018e0 <__assert_fail@plt>
  4052f8:	bl	405268 <__fxstatat@plt+0x3938>
  4052fc:	ldr	w8, [x0, #72]
  405300:	mov	w9, #0x11                  	// #17
  405304:	and	w10, w8, w9
  405308:	cmp	w10, #0x10
  40530c:	b.ne	405318 <__fxstatat@plt+0x39e8>  // b.any
  405310:	mov	w0, #0x1                   	// #1
  405314:	ret
  405318:	bics	wzr, w9, w8
  40531c:	b.ne	405330 <__fxstatat@plt+0x3a00>  // b.any
  405320:	ldr	x8, [x1, #88]
  405324:	cmp	x8, #0x0
  405328:	cset	w0, ne  // ne = any
  40532c:	ret
  405330:	mov	w0, wzr
  405334:	ret
  405338:	stp	x29, x30, [sp, #-16]!
  40533c:	mov	x8, x1
  405340:	mov	w1, #0x1                   	// #1
  405344:	mov	w9, #0x1                   	// #1
  405348:	mov	x29, sp
  40534c:	cbz	x0, 405380 <__fxstatat@plt+0x3a50>
  405350:	cbz	x8, 405380 <__fxstatat@plt+0x3a50>
  405354:	umulh	x10, x8, x0
  405358:	mov	x1, x8
  40535c:	mov	x9, x0
  405360:	cbz	x10, 405380 <__fxstatat@plt+0x3a50>
  405364:	bl	4018f0 <__errno_location@plt>
  405368:	mov	x8, x0
  40536c:	mov	w9, #0xc                   	// #12
  405370:	mov	x0, xzr
  405374:	str	w9, [x8]
  405378:	ldp	x29, x30, [sp], #16
  40537c:	ret
  405380:	mov	x0, x9
  405384:	bl	4016f0 <calloc@plt>
  405388:	ldp	x29, x30, [sp], #16
  40538c:	ret
  405390:	stp	x29, x30, [sp, #-96]!
  405394:	cmp	w1, #0x1, lsl #12
  405398:	stp	x28, x27, [sp, #16]
  40539c:	stp	x26, x25, [sp, #32]
  4053a0:	stp	x24, x23, [sp, #48]
  4053a4:	stp	x22, x21, [sp, #64]
  4053a8:	stp	x20, x19, [sp, #80]
  4053ac:	mov	x29, sp
  4053b0:	b.cs	405474 <__fxstatat@plt+0x3b44>  // b.hs, b.nlast
  4053b4:	mov	w8, #0x204                 	// #516
  4053b8:	mov	w21, w1
  4053bc:	bics	wzr, w8, w1
  4053c0:	b.eq	405474 <__fxstatat@plt+0x3b44>  // b.none
  4053c4:	mov	w8, #0x12                  	// #18
  4053c8:	tst	w21, w8
  4053cc:	b.eq	405474 <__fxstatat@plt+0x3b44>  // b.none
  4053d0:	mov	x23, x0
  4053d4:	mov	w0, #0x80                  	// #128
  4053d8:	mov	x20, x2
  4053dc:	bl	401670 <malloc@plt>
  4053e0:	mov	x19, x0
  4053e4:	cbz	x0, 405484 <__fxstatat@plt+0x3b54>
  4053e8:	and	w8, w21, #0xfffffdff
  4053ec:	tst	w21, #0x2
  4053f0:	orr	w8, w8, #0x4
  4053f4:	movi	v0.2d, #0x0
  4053f8:	csel	w8, w21, w8, eq  // eq = none
  4053fc:	stp	q0, q0, [x19, #64]
  405400:	str	w8, [x19, #72]
  405404:	mov	w8, #0xffffff9c            	// #-100
  405408:	mov	x0, x23
  40540c:	stp	q0, q0, [x19, #96]
  405410:	stp	q0, q0, [x19, #32]
  405414:	stp	q0, q0, [x19]
  405418:	str	x20, [x19, #64]
  40541c:	str	w8, [x19, #44]
  405420:	bl	4056b8 <__fxstatat@plt+0x3d88>
  405424:	cmp	x0, #0x1, lsl #12
  405428:	mov	w8, #0x1000                	// #4096
  40542c:	csel	x1, x0, x8, hi  // hi = pmore
  405430:	mov	x0, x19
  405434:	bl	405704 <__fxstatat@plt+0x3dd4>
  405438:	tbz	w0, #0, 4056a4 <__fxstatat@plt+0x3d74>
  40543c:	ldr	x8, [x23]
  405440:	cbz	x8, 4054a4 <__fxstatat@plt+0x3b74>
  405444:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405448:	add	x1, x1, #0x30e
  40544c:	mov	x0, x19
  405450:	mov	x2, xzr
  405454:	bl	405780 <__fxstatat@plt+0x3e50>
  405458:	cbz	x0, 40569c <__fxstatat@plt+0x3d6c>
  40545c:	mov	x22, x0
  405460:	mov	x8, #0xffffffffffffffff    	// #-1
  405464:	mov	w9, #0xffffffff            	// #-1
  405468:	str	x8, [x0, #88]
  40546c:	str	w9, [x0, #104]
  405470:	b	4054a8 <__fxstatat@plt+0x3b78>
  405474:	bl	4018f0 <__errno_location@plt>
  405478:	mov	w8, #0x16                  	// #22
  40547c:	mov	x19, xzr
  405480:	str	w8, [x0]
  405484:	mov	x0, x19
  405488:	ldp	x20, x19, [sp, #80]
  40548c:	ldp	x22, x21, [sp, #64]
  405490:	ldp	x24, x23, [sp, #48]
  405494:	ldp	x26, x25, [sp, #32]
  405498:	ldp	x28, x27, [sp, #16]
  40549c:	ldp	x29, x30, [sp], #96
  4054a0:	ret
  4054a4:	mov	x22, xzr
  4054a8:	cbz	x20, 4054b8 <__fxstatat@plt+0x3b88>
  4054ac:	ldrb	w8, [x19, #73]
  4054b0:	ubfx	w8, w8, #2, #1
  4054b4:	b	4054bc <__fxstatat@plt+0x3b8c>
  4054b8:	mov	w8, #0x1                   	// #1
  4054bc:	ldr	x26, [x23]
  4054c0:	cbz	x26, 4055d8 <__fxstatat@plt+0x3ca8>
  4054c4:	mov	x24, xzr
  4054c8:	mov	x28, xzr
  4054cc:	mov	x25, xzr
  4054d0:	eor	w27, w8, #0x1
  4054d4:	mov	x0, x26
  4054d8:	bl	4015b0 <strlen@plt>
  4054dc:	mov	x2, x0
  4054e0:	tbnz	w21, #11, 40551c <__fxstatat@plt+0x3bec>
  4054e4:	cmp	x2, #0x3
  4054e8:	b.cc	40551c <__fxstatat@plt+0x3bec>  // b.lo, b.ul, b.last
  4054ec:	add	x8, x2, x26
  4054f0:	ldurb	w8, [x8, #-1]
  4054f4:	cmp	w8, #0x2f
  4054f8:	b.ne	40551c <__fxstatat@plt+0x3bec>  // b.any
  4054fc:	sub	x8, x26, #0x2
  405500:	ldrb	w9, [x8, x2]
  405504:	cmp	w9, #0x2f
  405508:	b.ne	40551c <__fxstatat@plt+0x3bec>  // b.any
  40550c:	sub	x2, x2, #0x1
  405510:	cmp	x2, #0x1
  405514:	b.hi	405500 <__fxstatat@plt+0x3bd0>  // b.pmore
  405518:	mov	w2, #0x1                   	// #1
  40551c:	mov	x0, x19
  405520:	mov	x1, x26
  405524:	bl	405780 <__fxstatat@plt+0x3e50>
  405528:	cbz	x0, 40557c <__fxstatat@plt+0x3c4c>
  40552c:	cmp	x24, #0x0
  405530:	cset	w9, eq  // eq = none
  405534:	mov	x26, x0
  405538:	add	x8, x0, #0xf8
  40553c:	orr	w9, w27, w9
  405540:	str	xzr, [x0, #88]
  405544:	str	x22, [x0, #8]
  405548:	str	x8, [x0, #48]
  40554c:	tbnz	w9, #0, 405588 <__fxstatat@plt+0x3c58>
  405550:	mov	w8, #0xb                   	// #11
  405554:	mov	w1, #0x1                   	// #1
  405558:	mov	x0, x26
  40555c:	strh	w8, [x26, #108]
  405560:	bl	405808 <__fxstatat@plt+0x3ed8>
  405564:	cbz	x20, 4055a0 <__fxstatat@plt+0x3c70>
  405568:	mov	w8, wzr
  40556c:	str	x24, [x26, #16]
  405570:	mov	x24, x26
  405574:	cbz	w8, 4055c8 <__fxstatat@plt+0x3c98>
  405578:	b	405684 <__fxstatat@plt+0x3d54>
  40557c:	mov	w8, #0x9                   	// #9
  405580:	cbz	w8, 4055c8 <__fxstatat@plt+0x3c98>
  405584:	b	405684 <__fxstatat@plt+0x3d54>
  405588:	mov	x0, x19
  40558c:	mov	x1, x26
  405590:	mov	w2, wzr
  405594:	bl	405838 <__fxstatat@plt+0x3f08>
  405598:	strh	w0, [x26, #108]
  40559c:	cbnz	x20, 405568 <__fxstatat@plt+0x3c38>
  4055a0:	mov	w8, wzr
  4055a4:	str	xzr, [x26, #16]
  4055a8:	cbz	x24, 4055bc <__fxstatat@plt+0x3c8c>
  4055ac:	str	x26, [x28, #16]
  4055b0:	mov	x28, x26
  4055b4:	cbz	w8, 4055c8 <__fxstatat@plt+0x3c98>
  4055b8:	b	405684 <__fxstatat@plt+0x3d54>
  4055bc:	mov	x28, x26
  4055c0:	mov	x24, x26
  4055c4:	cbnz	w8, 405684 <__fxstatat@plt+0x3d54>
  4055c8:	ldr	x26, [x23, #8]!
  4055cc:	add	x25, x25, #0x1
  4055d0:	cbnz	x26, 4054d4 <__fxstatat@plt+0x3ba4>
  4055d4:	b	4055e0 <__fxstatat@plt+0x3cb0>
  4055d8:	mov	x25, xzr
  4055dc:	mov	x24, xzr
  4055e0:	cbz	x20, 405600 <__fxstatat@plt+0x3cd0>
  4055e4:	cmp	x25, #0x2
  4055e8:	b.cc	405600 <__fxstatat@plt+0x3cd0>  // b.lo, b.ul, b.last
  4055ec:	mov	x0, x19
  4055f0:	mov	x1, x24
  4055f4:	mov	x2, x25
  4055f8:	bl	4059c0 <__fxstatat@plt+0x4090>
  4055fc:	mov	x24, x0
  405600:	adrp	x1, 409000 <__fxstatat@plt+0x76d0>
  405604:	add	x1, x1, #0x30e
  405608:	mov	x0, x19
  40560c:	mov	x2, xzr
  405610:	bl	405780 <__fxstatat@plt+0x3e50>
  405614:	str	x0, [x19]
  405618:	cbz	x0, 40568c <__fxstatat@plt+0x3d5c>
  40561c:	str	x24, [x0, #16]
  405620:	ldr	x8, [x19]
  405624:	mov	w9, #0x9                   	// #9
  405628:	mov	w10, #0x1                   	// #1
  40562c:	mov	x0, x19
  405630:	strh	w9, [x8, #108]
  405634:	str	x10, [x8, #88]
  405638:	bl	405a98 <__fxstatat@plt+0x4168>
  40563c:	tbz	w0, #0, 40568c <__fxstatat@plt+0x3d5c>
  405640:	ldrh	w8, [x19, #72]
  405644:	mov	w9, #0x204                 	// #516
  405648:	tst	w8, w9
  40564c:	b.ne	405674 <__fxstatat@plt+0x3d44>  // b.any
  405650:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  405654:	add	x1, x1, #0xfd
  405658:	mov	x0, x19
  40565c:	bl	405b0c <__fxstatat@plt+0x41dc>
  405660:	str	w0, [x19, #40]
  405664:	tbz	w0, #31, 405674 <__fxstatat@plt+0x3d44>
  405668:	ldr	w8, [x19, #72]
  40566c:	orr	w8, w8, #0x4
  405670:	str	w8, [x19, #72]
  405674:	add	x0, x19, #0x60
  405678:	mov	w1, #0xffffffff            	// #-1
  40567c:	bl	408640 <__fxstatat@plt+0x6d10>
  405680:	b	405484 <__fxstatat@plt+0x3b54>
  405684:	cmp	w8, #0x9
  405688:	b.ne	4056b4 <__fxstatat@plt+0x3d84>  // b.any
  40568c:	mov	x0, x24
  405690:	bl	405b50 <__fxstatat@plt+0x4220>
  405694:	mov	x0, x22
  405698:	bl	401800 <free@plt>
  40569c:	ldr	x0, [x19, #32]
  4056a0:	bl	401800 <free@plt>
  4056a4:	mov	x0, x19
  4056a8:	bl	401800 <free@plt>
  4056ac:	mov	x19, xzr
  4056b0:	b	405484 <__fxstatat@plt+0x3b54>
  4056b4:	b	405484 <__fxstatat@plt+0x3b54>
  4056b8:	stp	x29, x30, [sp, #-32]!
  4056bc:	stp	x20, x19, [sp, #16]
  4056c0:	ldr	x8, [x0]
  4056c4:	mov	x29, sp
  4056c8:	cbz	x8, 4056f4 <__fxstatat@plt+0x3dc4>
  4056cc:	mov	x19, xzr
  4056d0:	add	x20, x0, #0x8
  4056d4:	mov	x0, x8
  4056d8:	bl	4015b0 <strlen@plt>
  4056dc:	ldr	x8, [x20], #8
  4056e0:	cmp	x0, x19
  4056e4:	csel	x19, x0, x19, hi  // hi = pmore
  4056e8:	cbnz	x8, 4056d4 <__fxstatat@plt+0x3da4>
  4056ec:	add	x0, x19, #0x1
  4056f0:	b	4056f8 <__fxstatat@plt+0x3dc8>
  4056f4:	mov	w0, #0x1                   	// #1
  4056f8:	ldp	x20, x19, [sp, #16]
  4056fc:	ldp	x29, x30, [sp], #32
  405700:	ret
  405704:	stp	x29, x30, [sp, #-32]!
  405708:	ldr	x8, [x0, #48]
  40570c:	add	x9, x1, #0x100
  405710:	str	x19, [sp, #16]
  405714:	mov	x19, x0
  405718:	adds	x1, x9, x8
  40571c:	mov	x29, sp
  405720:	b.cc	405748 <__fxstatat@plt+0x3e18>  // b.lo, b.ul, b.last
  405724:	ldr	x0, [x19, #32]
  405728:	bl	401800 <free@plt>
  40572c:	str	xzr, [x19, #32]
  405730:	bl	4018f0 <__errno_location@plt>
  405734:	mov	x8, x0
  405738:	mov	w9, #0x24                  	// #36
  40573c:	mov	w0, wzr
  405740:	str	w9, [x8]
  405744:	b	405774 <__fxstatat@plt+0x3e44>
  405748:	ldr	x0, [x19, #32]
  40574c:	str	x1, [x19, #48]
  405750:	bl	401720 <realloc@plt>
  405754:	cbz	x0, 405764 <__fxstatat@plt+0x3e34>
  405758:	str	x0, [x19, #32]
  40575c:	mov	w0, #0x1                   	// #1
  405760:	b	405774 <__fxstatat@plt+0x3e44>
  405764:	ldr	x0, [x19, #32]
  405768:	bl	401800 <free@plt>
  40576c:	mov	w0, wzr
  405770:	str	xzr, [x19, #32]
  405774:	ldr	x19, [sp, #16]
  405778:	ldp	x29, x30, [sp], #32
  40577c:	ret
  405780:	stp	x29, x30, [sp, #-64]!
  405784:	add	x8, x2, #0x100
  405788:	stp	x20, x19, [sp, #48]
  40578c:	mov	x20, x0
  405790:	and	x0, x8, #0xfffffffffffffff8
  405794:	str	x23, [sp, #16]
  405798:	stp	x22, x21, [sp, #32]
  40579c:	mov	x29, sp
  4057a0:	mov	x21, x2
  4057a4:	mov	x22, x1
  4057a8:	bl	401670 <malloc@plt>
  4057ac:	mov	x19, x0
  4057b0:	cbz	x0, 4057f0 <__fxstatat@plt+0x3ec0>
  4057b4:	add	x23, x19, #0xf8
  4057b8:	mov	x0, x23
  4057bc:	mov	x1, x22
  4057c0:	mov	x2, x21
  4057c4:	bl	401580 <memcpy@plt>
  4057c8:	strb	wzr, [x23, x21]
  4057cc:	str	x21, [x19, #96]
  4057d0:	str	x20, [x19, #80]
  4057d4:	ldr	x9, [x20, #32]
  4057d8:	mov	w8, #0x30000               	// #196608
  4057dc:	str	wzr, [x19, #64]
  4057e0:	stur	w8, [x19, #110]
  4057e4:	stp	xzr, xzr, [x19, #24]
  4057e8:	str	x9, [x19, #56]
  4057ec:	str	xzr, [x19, #40]
  4057f0:	mov	x0, x19
  4057f4:	ldp	x20, x19, [sp, #48]
  4057f8:	ldp	x22, x21, [sp, #32]
  4057fc:	ldr	x23, [sp, #16]
  405800:	ldp	x29, x30, [sp], #64
  405804:	ret
  405808:	stp	x29, x30, [sp, #-16]!
  40580c:	ldrh	w8, [x0, #108]
  405810:	mov	x29, sp
  405814:	cmp	w8, #0xb
  405818:	b.ne	405834 <__fxstatat@plt+0x3f04>  // b.any
  40581c:	tst	w1, #0x1
  405820:	mov	w8, #0x1                   	// #1
  405824:	cinc	x8, x8, ne  // ne = any
  405828:	str	x8, [x0, #168]
  40582c:	ldp	x29, x30, [sp], #16
  405830:	ret
  405834:	bl	401780 <abort@plt>
  405838:	stp	x29, x30, [sp, #-48]!
  40583c:	stp	x20, x19, [sp, #32]
  405840:	ldr	x8, [x1, #88]
  405844:	str	x21, [sp, #16]
  405848:	mov	x19, x1
  40584c:	mov	x21, x0
  405850:	mov	x29, sp
  405854:	cbz	x8, 405864 <__fxstatat@plt+0x3f34>
  405858:	add	x20, x19, #0x78
  40585c:	tbz	w2, #0, 405878 <__fxstatat@plt+0x3f48>
  405860:	b	4058a4 <__fxstatat@plt+0x3f74>
  405864:	ldrb	w8, [x21, #72]
  405868:	and	w8, w8, #0x1
  40586c:	orr	w2, w8, w2
  405870:	add	x20, x19, #0x78
  405874:	tbnz	w2, #0, 4058a4 <__fxstatat@plt+0x3f74>
  405878:	ldr	w8, [x21, #72]
  40587c:	tbnz	w8, #1, 4058a4 <__fxstatat@plt+0x3f74>
  405880:	ldr	w0, [x21, #44]
  405884:	ldr	x1, [x19, #48]
  405888:	mov	w3, #0x100                 	// #256
  40588c:	mov	x2, x20
  405890:	bl	408ec0 <__fxstatat@plt+0x7590>
  405894:	cbz	w0, 405908 <__fxstatat@plt+0x3fd8>
  405898:	bl	4018f0 <__errno_location@plt>
  40589c:	mov	x21, x0
  4058a0:	b	4058d8 <__fxstatat@plt+0x3fa8>
  4058a4:	ldr	x0, [x19, #48]
  4058a8:	mov	x1, x20
  4058ac:	bl	408e90 <__fxstatat@plt+0x7560>
  4058b0:	cbz	w0, 405908 <__fxstatat@plt+0x3fd8>
  4058b4:	bl	4018f0 <__errno_location@plt>
  4058b8:	ldr	w8, [x0]
  4058bc:	mov	x21, x0
  4058c0:	cmp	w8, #0x2
  4058c4:	b.ne	4058d8 <__fxstatat@plt+0x3fa8>  // b.any
  4058c8:	ldr	x0, [x19, #48]
  4058cc:	mov	x1, x20
  4058d0:	bl	408eb0 <__fxstatat@plt+0x7580>
  4058d4:	cbz	w0, 4059a0 <__fxstatat@plt+0x4070>
  4058d8:	ldr	w8, [x21]
  4058dc:	movi	v0.2d, #0x0
  4058e0:	mov	w0, #0xa                   	// #10
  4058e4:	str	w8, [x19, #64]
  4058e8:	stp	q0, q0, [x20, #96]
  4058ec:	stp	q0, q0, [x20, #64]
  4058f0:	stp	q0, q0, [x20, #32]
  4058f4:	stp	q0, q0, [x20]
  4058f8:	ldp	x20, x19, [sp, #32]
  4058fc:	ldr	x21, [sp, #16]
  405900:	ldp	x29, x30, [sp], #48
  405904:	ret
  405908:	ldr	w8, [x19, #136]
  40590c:	and	w8, w8, #0xf000
  405910:	cmp	w8, #0xa, lsl #12
  405914:	b.eq	405954 <__fxstatat@plt+0x4024>  // b.none
  405918:	cmp	w8, #0x8, lsl #12
  40591c:	b.eq	40595c <__fxstatat@plt+0x402c>  // b.none
  405920:	cmp	w8, #0x4, lsl #12
  405924:	b.ne	405964 <__fxstatat@plt+0x4034>  // b.any
  405928:	ldr	w8, [x19, #140]
  40592c:	cmp	w8, #0x2
  405930:	b.cc	40596c <__fxstatat@plt+0x403c>  // b.lo, b.ul, b.last
  405934:	ldr	x9, [x19, #88]
  405938:	cmp	x9, #0x1
  40593c:	b.lt	40596c <__fxstatat@plt+0x403c>  // b.tstop
  405940:	ldr	w9, [x21, #72]
  405944:	mov	w10, #0x2                   	// #2
  405948:	bic	w9, w10, w9, lsr #4
  40594c:	sub	w8, w8, w9
  405950:	b	405970 <__fxstatat@plt+0x4040>
  405954:	mov	w0, #0xc                   	// #12
  405958:	b	4058f8 <__fxstatat@plt+0x3fc8>
  40595c:	mov	w0, #0x8                   	// #8
  405960:	b	4058f8 <__fxstatat@plt+0x3fc8>
  405964:	mov	w0, #0x3                   	// #3
  405968:	b	4058f8 <__fxstatat@plt+0x3fc8>
  40596c:	mov	w8, #0xffffffff            	// #-1
  405970:	ldrb	w9, [x19, #248]
  405974:	str	w8, [x19, #104]
  405978:	cmp	w9, #0x2e
  40597c:	b.ne	405998 <__fxstatat@plt+0x4068>  // b.any
  405980:	ldrb	w8, [x19, #249]
  405984:	cbz	w8, 4059ac <__fxstatat@plt+0x407c>
  405988:	cmp	w8, #0x2e
  40598c:	b.ne	405998 <__fxstatat@plt+0x4068>  // b.any
  405990:	ldrb	w8, [x19, #250]
  405994:	cbz	w8, 4059ac <__fxstatat@plt+0x407c>
  405998:	mov	w0, #0x1                   	// #1
  40599c:	b	4058f8 <__fxstatat@plt+0x3fc8>
  4059a0:	str	wzr, [x21]
  4059a4:	mov	w0, #0xd                   	// #13
  4059a8:	b	4058f8 <__fxstatat@plt+0x3fc8>
  4059ac:	ldr	x8, [x19, #88]
  4059b0:	cmp	x8, #0x0
  4059b4:	mov	w8, #0x5                   	// #5
  4059b8:	csinc	w0, w8, wzr, ne  // ne = any
  4059bc:	b	4058f8 <__fxstatat@plt+0x3fc8>
  4059c0:	stp	x29, x30, [sp, #-48]!
  4059c4:	stp	x22, x21, [sp, #16]
  4059c8:	stp	x20, x19, [sp, #32]
  4059cc:	ldp	x8, x22, [x0, #56]
  4059d0:	mov	x20, x0
  4059d4:	mov	x21, x2
  4059d8:	mov	x19, x1
  4059dc:	cmp	x8, x2
  4059e0:	mov	x29, sp
  4059e4:	b.cs	405a0c <__fxstatat@plt+0x40dc>  // b.hs, b.nlast
  4059e8:	add	x8, x21, #0x28
  4059ec:	lsr	x9, x8, #61
  4059f0:	str	x8, [x20, #56]
  4059f4:	cbnz	x9, 405a64 <__fxstatat@plt+0x4134>
  4059f8:	ldr	x0, [x20, #16]
  4059fc:	lsl	x1, x8, #3
  405a00:	bl	401720 <realloc@plt>
  405a04:	cbz	x0, 405a64 <__fxstatat@plt+0x4134>
  405a08:	str	x0, [x20, #16]
  405a0c:	cbz	x19, 405a20 <__fxstatat@plt+0x40f0>
  405a10:	ldr	x8, [x20, #16]
  405a14:	str	x19, [x8], #8
  405a18:	ldr	x19, [x19, #16]
  405a1c:	cbnz	x19, 405a14 <__fxstatat@plt+0x40e4>
  405a20:	ldr	x0, [x20, #16]
  405a24:	mov	w2, #0x8                   	// #8
  405a28:	mov	x1, x21
  405a2c:	mov	x3, x22
  405a30:	bl	401610 <qsort@plt>
  405a34:	ldr	x10, [x20, #16]
  405a38:	subs	x9, x21, #0x1
  405a3c:	ldr	x19, [x10]
  405a40:	b.eq	405a78 <__fxstatat@plt+0x4148>  // b.none
  405a44:	mov	x8, x10
  405a48:	ldr	x11, [x8, #8]!
  405a4c:	ldr	x10, [x10]
  405a50:	subs	x9, x9, #0x1
  405a54:	str	x11, [x10, #16]
  405a58:	mov	x10, x8
  405a5c:	b.ne	405a48 <__fxstatat@plt+0x4118>  // b.any
  405a60:	b	405a7c <__fxstatat@plt+0x414c>
  405a64:	ldr	x0, [x20, #16]
  405a68:	bl	401800 <free@plt>
  405a6c:	str	xzr, [x20, #16]
  405a70:	str	xzr, [x20, #56]
  405a74:	b	405a84 <__fxstatat@plt+0x4154>
  405a78:	mov	x8, x10
  405a7c:	ldr	x8, [x8]
  405a80:	str	xzr, [x8, #16]
  405a84:	mov	x0, x19
  405a88:	ldp	x20, x19, [sp, #32]
  405a8c:	ldp	x22, x21, [sp, #16]
  405a90:	ldp	x29, x30, [sp], #48
  405a94:	ret
  405a98:	stp	x29, x30, [sp, #-32]!
  405a9c:	ldrh	w8, [x0, #72]
  405aa0:	mov	w9, #0x102                 	// #258
  405aa4:	str	x19, [sp, #16]
  405aa8:	mov	x19, x0
  405aac:	tst	w8, w9
  405ab0:	mov	x29, sp
  405ab4:	b.eq	405ae8 <__fxstatat@plt+0x41b8>  // b.none
  405ab8:	adrp	x2, 407000 <__fxstatat@plt+0x56d0>
  405abc:	adrp	x3, 407000 <__fxstatat@plt+0x56d0>
  405ac0:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  405ac4:	add	x2, x2, #0xa4
  405ac8:	add	x3, x3, #0xb4
  405acc:	add	x4, x4, #0x800
  405ad0:	mov	w0, #0x1f                  	// #31
  405ad4:	mov	x1, xzr
  405ad8:	bl	407c0c <__fxstatat@plt+0x62dc>
  405adc:	str	x0, [x19, #88]
  405ae0:	cbnz	x0, 405afc <__fxstatat@plt+0x41cc>
  405ae4:	b	405b00 <__fxstatat@plt+0x41d0>
  405ae8:	mov	w0, #0x20                  	// #32
  405aec:	bl	401670 <malloc@plt>
  405af0:	str	x0, [x19, #88]
  405af4:	cbz	x0, 405b00 <__fxstatat@plt+0x41d0>
  405af8:	bl	4075b8 <__fxstatat@plt+0x5c88>
  405afc:	mov	w0, #0x1                   	// #1
  405b00:	ldr	x19, [sp, #16]
  405b04:	ldp	x29, x30, [sp], #32
  405b08:	ret
  405b0c:	stp	x29, x30, [sp, #-16]!
  405b10:	ldr	w8, [x0, #72]
  405b14:	mov	w2, #0x4900                	// #18688
  405b18:	movk	w2, #0x8, lsl #16
  405b1c:	mov	x29, sp
  405b20:	lsr	w9, w8, #4
  405b24:	bfi	w2, w9, #15, #1
  405b28:	tbnz	w8, #9, 405b40 <__fxstatat@plt+0x4210>
  405b2c:	mov	x0, x1
  405b30:	mov	w1, w2
  405b34:	bl	40769c <__fxstatat@plt+0x5d6c>
  405b38:	ldp	x29, x30, [sp], #16
  405b3c:	ret
  405b40:	ldr	w0, [x0, #44]
  405b44:	bl	408750 <__fxstatat@plt+0x6e20>
  405b48:	ldp	x29, x30, [sp], #16
  405b4c:	ret
  405b50:	stp	x29, x30, [sp, #-32]!
  405b54:	stp	x20, x19, [sp, #16]
  405b58:	mov	x29, sp
  405b5c:	cbz	x0, 405b88 <__fxstatat@plt+0x4258>
  405b60:	mov	x19, x0
  405b64:	b	405b78 <__fxstatat@plt+0x4248>
  405b68:	mov	x0, x19
  405b6c:	bl	401800 <free@plt>
  405b70:	mov	x19, x20
  405b74:	cbz	x20, 405b88 <__fxstatat@plt+0x4258>
  405b78:	ldp	x20, x0, [x19, #16]
  405b7c:	cbz	x0, 405b68 <__fxstatat@plt+0x4238>
  405b80:	bl	401730 <closedir@plt>
  405b84:	b	405b68 <__fxstatat@plt+0x4238>
  405b88:	ldp	x20, x19, [sp, #16]
  405b8c:	ldp	x29, x30, [sp], #32
  405b90:	ret
  405b94:	stp	x29, x30, [sp, #-32]!
  405b98:	stp	x20, x19, [sp, #16]
  405b9c:	mov	x19, x0
  405ba0:	ldr	x0, [x0]
  405ba4:	mov	x29, sp
  405ba8:	cbz	x0, 405bc0 <__fxstatat@plt+0x4290>
  405bac:	ldr	x8, [x0, #88]
  405bb0:	tbz	x8, #63, 405c10 <__fxstatat@plt+0x42e0>
  405bb4:	mov	x20, x0
  405bb8:	mov	x0, x20
  405bbc:	bl	401800 <free@plt>
  405bc0:	ldr	x0, [x19, #8]
  405bc4:	cbz	x0, 405bcc <__fxstatat@plt+0x429c>
  405bc8:	bl	405b50 <__fxstatat@plt+0x4220>
  405bcc:	ldr	x0, [x19, #16]
  405bd0:	bl	401800 <free@plt>
  405bd4:	ldr	x0, [x19, #32]
  405bd8:	bl	401800 <free@plt>
  405bdc:	ldr	w8, [x19, #72]
  405be0:	tbnz	w8, #9, 405c20 <__fxstatat@plt+0x42f0>
  405be4:	tbnz	w8, #2, 405c30 <__fxstatat@plt+0x4300>
  405be8:	ldr	w0, [x19, #40]
  405bec:	bl	4015e0 <fchdir@plt>
  405bf0:	cbz	w0, 405c38 <__fxstatat@plt+0x4308>
  405bf4:	bl	4018f0 <__errno_location@plt>
  405bf8:	ldr	w20, [x0]
  405bfc:	b	405c3c <__fxstatat@plt+0x430c>
  405c00:	bl	401800 <free@plt>
  405c04:	ldr	x8, [x20, #88]
  405c08:	mov	x0, x20
  405c0c:	tbnz	x8, #63, 405bb8 <__fxstatat@plt+0x4288>
  405c10:	ldr	x20, [x0, #16]
  405c14:	cbnz	x20, 405c00 <__fxstatat@plt+0x42d0>
  405c18:	ldr	x20, [x0, #8]
  405c1c:	b	405c00 <__fxstatat@plt+0x42d0>
  405c20:	ldr	w0, [x19, #44]
  405c24:	tbnz	w0, #31, 405c30 <__fxstatat@plt+0x4300>
  405c28:	bl	401740 <close@plt>
  405c2c:	cbnz	w0, 405c4c <__fxstatat@plt+0x431c>
  405c30:	mov	w20, wzr
  405c34:	b	405c54 <__fxstatat@plt+0x4324>
  405c38:	mov	w20, wzr
  405c3c:	ldr	w0, [x19, #40]
  405c40:	bl	401740 <close@plt>
  405c44:	cbnz	w20, 405c54 <__fxstatat@plt+0x4324>
  405c48:	cbz	w0, 405c54 <__fxstatat@plt+0x4324>
  405c4c:	bl	4018f0 <__errno_location@plt>
  405c50:	ldr	w20, [x0]
  405c54:	add	x0, x19, #0x60
  405c58:	bl	405c9c <__fxstatat@plt+0x436c>
  405c5c:	ldr	x0, [x19, #80]
  405c60:	cbz	x0, 405c68 <__fxstatat@plt+0x4338>
  405c64:	bl	407ec0 <__fxstatat@plt+0x6590>
  405c68:	mov	x0, x19
  405c6c:	bl	405cdc <__fxstatat@plt+0x43ac>
  405c70:	mov	x0, x19
  405c74:	bl	401800 <free@plt>
  405c78:	cbz	w20, 405c8c <__fxstatat@plt+0x435c>
  405c7c:	bl	4018f0 <__errno_location@plt>
  405c80:	str	w20, [x0]
  405c84:	mov	w0, #0xffffffff            	// #-1
  405c88:	b	405c90 <__fxstatat@plt+0x4360>
  405c8c:	mov	w0, wzr
  405c90:	ldp	x20, x19, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #32
  405c98:	ret
  405c9c:	stp	x29, x30, [sp, #-32]!
  405ca0:	str	x19, [sp, #16]
  405ca4:	mov	x19, x0
  405ca8:	mov	x29, sp
  405cac:	b	405cb4 <__fxstatat@plt+0x4384>
  405cb0:	mov	x0, x19
  405cb4:	bl	408668 <__fxstatat@plt+0x6d38>
  405cb8:	tbnz	w0, #0, 405cd0 <__fxstatat@plt+0x43a0>
  405cbc:	mov	x0, x19
  405cc0:	bl	4086b8 <__fxstatat@plt+0x6d88>
  405cc4:	tbnz	w0, #31, 405cb0 <__fxstatat@plt+0x4380>
  405cc8:	bl	401740 <close@plt>
  405ccc:	b	405cb0 <__fxstatat@plt+0x4380>
  405cd0:	ldr	x19, [sp, #16]
  405cd4:	ldp	x29, x30, [sp], #32
  405cd8:	ret
  405cdc:	stp	x29, x30, [sp, #-16]!
  405ce0:	ldrh	w8, [x0, #72]
  405ce4:	mov	w9, #0x102                 	// #258
  405ce8:	mov	x29, sp
  405cec:	tst	w8, w9
  405cf0:	b.eq	405d08 <__fxstatat@plt+0x43d8>  // b.none
  405cf4:	ldr	x0, [x0, #88]
  405cf8:	cbz	x0, 405d10 <__fxstatat@plt+0x43e0>
  405cfc:	bl	407ec0 <__fxstatat@plt+0x6590>
  405d00:	ldp	x29, x30, [sp], #16
  405d04:	ret
  405d08:	ldr	x0, [x0, #88]
  405d0c:	bl	401800 <free@plt>
  405d10:	ldp	x29, x30, [sp], #16
  405d14:	ret
  405d18:	stp	x29, x30, [sp, #-48]!
  405d1c:	stp	x20, x19, [sp, #32]
  405d20:	ldr	x20, [x0]
  405d24:	str	x21, [sp, #16]
  405d28:	mov	x29, sp
  405d2c:	cbz	x20, 406094 <__fxstatat@plt+0x4764>
  405d30:	ldr	w8, [x0, #72]
  405d34:	mov	x19, x0
  405d38:	tbnz	w8, #13, 406090 <__fxstatat@plt+0x4760>
  405d3c:	ldrh	w9, [x20, #112]
  405d40:	mov	w10, #0x3                   	// #3
  405d44:	strh	w10, [x20, #112]
  405d48:	cmp	w9, #0x2
  405d4c:	b.eq	405d70 <__fxstatat@plt+0x4440>  // b.none
  405d50:	cmp	w9, #0x1
  405d54:	b.ne	405dd0 <__fxstatat@plt+0x44a0>  // b.any
  405d58:	mov	x0, x19
  405d5c:	mov	x1, x20
  405d60:	mov	w2, wzr
  405d64:	bl	405838 <__fxstatat@plt+0x3f08>
  405d68:	strh	w0, [x20, #108]
  405d6c:	b	406094 <__fxstatat@plt+0x4764>
  405d70:	ldrh	w10, [x20, #108]
  405d74:	and	w10, w10, #0xfffe
  405d78:	cmp	w10, #0xc
  405d7c:	b.ne	405dd0 <__fxstatat@plt+0x44a0>  // b.any
  405d80:	mov	w2, #0x1                   	// #1
  405d84:	mov	x0, x19
  405d88:	mov	x1, x20
  405d8c:	bl	405838 <__fxstatat@plt+0x3f08>
  405d90:	and	w8, w0, #0xffff
  405d94:	cmp	w8, #0x1
  405d98:	strh	w0, [x20, #108]
  405d9c:	b.ne	406164 <__fxstatat@plt+0x4834>  // b.any
  405da0:	ldrb	w8, [x19, #72]
  405da4:	tbnz	w8, #2, 406164 <__fxstatat@plt+0x4834>
  405da8:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  405dac:	add	x1, x1, #0xfd
  405db0:	mov	x0, x19
  405db4:	bl	405b0c <__fxstatat@plt+0x41dc>
  405db8:	str	w0, [x20, #68]
  405dbc:	tbnz	w0, #31, 405fc8 <__fxstatat@plt+0x4698>
  405dc0:	ldrh	w8, [x20, #110]
  405dc4:	orr	w8, w8, #0x2
  405dc8:	strh	w8, [x20, #110]
  405dcc:	b	406164 <__fxstatat@plt+0x4834>
  405dd0:	ldrh	w10, [x20, #108]
  405dd4:	cmp	w10, #0x1
  405dd8:	b.ne	405e1c <__fxstatat@plt+0x44ec>  // b.any
  405ddc:	cmp	w9, #0x4
  405de0:	b.ne	405eb0 <__fxstatat@plt+0x4580>  // b.any
  405de4:	ldrb	w8, [x20, #110]
  405de8:	tbz	w8, #1, 405df4 <__fxstatat@plt+0x44c4>
  405dec:	ldr	w0, [x20, #68]
  405df0:	bl	401740 <close@plt>
  405df4:	ldr	x0, [x19, #8]
  405df8:	cbz	x0, 405e04 <__fxstatat@plt+0x44d4>
  405dfc:	bl	405b50 <__fxstatat@plt+0x4220>
  405e00:	str	xzr, [x19, #8]
  405e04:	mov	w8, #0x6                   	// #6
  405e08:	strh	w8, [x20, #108]
  405e0c:	mov	x0, x19
  405e10:	mov	x1, x20
  405e14:	bl	406294 <__fxstatat@plt+0x4964>
  405e18:	b	406094 <__fxstatat@plt+0x4764>
  405e1c:	ldr	x21, [x20, #16]
  405e20:	cbnz	x21, 405e34 <__fxstatat@plt+0x4504>
  405e24:	ldr	x8, [x20, #8]
  405e28:	ldr	x9, [x8, #24]
  405e2c:	cbnz	x9, 405f58 <__fxstatat@plt+0x4628>
  405e30:	cbz	x21, 405fe8 <__fxstatat@plt+0x46b8>
  405e34:	mov	x0, x20
  405e38:	str	x21, [x19]
  405e3c:	bl	401800 <free@plt>
  405e40:	ldr	x8, [x21, #88]
  405e44:	cbz	x8, 405f38 <__fxstatat@plt+0x4608>
  405e48:	ldrh	w8, [x21, #112]
  405e4c:	mov	x20, x21
  405e50:	cmp	w8, #0x4
  405e54:	b.eq	405e1c <__fxstatat@plt+0x44ec>  // b.none
  405e58:	cmp	w8, #0x2
  405e5c:	b.ne	406124 <__fxstatat@plt+0x47f4>  // b.any
  405e60:	mov	w2, #0x1                   	// #1
  405e64:	mov	x0, x19
  405e68:	mov	x1, x21
  405e6c:	bl	405838 <__fxstatat@plt+0x3f08>
  405e70:	and	w8, w0, #0xffff
  405e74:	cmp	w8, #0x1
  405e78:	strh	w0, [x21, #108]
  405e7c:	b.ne	40611c <__fxstatat@plt+0x47ec>  // b.any
  405e80:	ldrb	w8, [x19, #72]
  405e84:	tbnz	w8, #2, 40611c <__fxstatat@plt+0x47ec>
  405e88:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  405e8c:	add	x1, x1, #0xfd
  405e90:	mov	x0, x19
  405e94:	bl	405b0c <__fxstatat@plt+0x41dc>
  405e98:	str	w0, [x21, #68]
  405e9c:	tbnz	w0, #31, 406108 <__fxstatat@plt+0x47d8>
  405ea0:	ldrh	w8, [x21, #110]
  405ea4:	orr	w8, w8, #0x2
  405ea8:	strh	w8, [x21, #110]
  405eac:	b	40611c <__fxstatat@plt+0x47ec>
  405eb0:	tbz	w8, #6, 405ec4 <__fxstatat@plt+0x4594>
  405eb4:	ldr	x9, [x20, #120]
  405eb8:	ldr	x10, [x19, #24]
  405ebc:	cmp	x9, x10
  405ec0:	b.ne	405de4 <__fxstatat@plt+0x44b4>  // b.any
  405ec4:	tbz	w8, #12, 405ee0 <__fxstatat@plt+0x45b0>
  405ec8:	ldr	x0, [x19, #8]
  405ecc:	cbz	x0, 405ee0 <__fxstatat@plt+0x45b0>
  405ed0:	and	w8, w8, #0xffffefff
  405ed4:	str	w8, [x19, #72]
  405ed8:	bl	405b50 <__fxstatat@plt+0x4220>
  405edc:	str	xzr, [x19, #8]
  405ee0:	ldr	x8, [x19, #8]
  405ee4:	cbz	x8, 405f88 <__fxstatat@plt+0x4658>
  405ee8:	ldr	x3, [x20, #48]
  405eec:	mov	w2, #0xffffffff            	// #-1
  405ef0:	mov	x0, x19
  405ef4:	mov	x1, x20
  405ef8:	bl	406338 <__fxstatat@plt+0x4a08>
  405efc:	cbz	w0, 405f9c <__fxstatat@plt+0x466c>
  405f00:	bl	4018f0 <__errno_location@plt>
  405f04:	ldr	w8, [x0]
  405f08:	ldrh	w9, [x20, #110]
  405f0c:	str	w8, [x20, #64]
  405f10:	orr	w8, w9, #0x1
  405f14:	strh	w8, [x20, #110]
  405f18:	ldr	x8, [x19, #8]
  405f1c:	cbz	x8, 405f9c <__fxstatat@plt+0x466c>
  405f20:	ldr	x9, [x8, #8]
  405f24:	ldr	x9, [x9, #48]
  405f28:	str	x9, [x8, #48]
  405f2c:	ldr	x8, [x8, #16]
  405f30:	cbnz	x8, 405f20 <__fxstatat@plt+0x45f0>
  405f34:	b	405f9c <__fxstatat@plt+0x466c>
  405f38:	mov	x0, x19
  405f3c:	bl	406c44 <__fxstatat@plt+0x5314>
  405f40:	cbz	w0, 405fa8 <__fxstatat@plt+0x4678>
  405f44:	ldr	w8, [x19, #72]
  405f48:	mov	x20, xzr
  405f4c:	orr	w8, w8, #0x2000
  405f50:	str	w8, [x19, #72]
  405f54:	b	406094 <__fxstatat@plt+0x4764>
  405f58:	str	x8, [x19]
  405f5c:	ldr	x9, [x19, #32]
  405f60:	ldr	x8, [x8, #72]
  405f64:	mov	w1, #0x3                   	// #3
  405f68:	mov	x0, x19
  405f6c:	strb	wzr, [x9, x8]
  405f70:	bl	4064d4 <__fxstatat@plt+0x4ba4>
  405f74:	cbz	x0, 405fe0 <__fxstatat@plt+0x46b0>
  405f78:	mov	x21, x0
  405f7c:	mov	x0, x20
  405f80:	bl	401800 <free@plt>
  405f84:	b	406124 <__fxstatat@plt+0x47f4>
  405f88:	mov	w1, #0x3                   	// #3
  405f8c:	mov	x0, x19
  405f90:	bl	4064d4 <__fxstatat@plt+0x4ba4>
  405f94:	str	x0, [x19, #8]
  405f98:	cbz	x0, 40606c <__fxstatat@plt+0x473c>
  405f9c:	ldr	x21, [x19, #8]
  405fa0:	str	xzr, [x19, #8]
  405fa4:	b	406124 <__fxstatat@plt+0x47f4>
  405fa8:	mov	x0, x19
  405fac:	bl	405cdc <__fxstatat@plt+0x43ac>
  405fb0:	mov	x0, x19
  405fb4:	mov	x1, x21
  405fb8:	bl	406ca0 <__fxstatat@plt+0x5370>
  405fbc:	mov	x0, x19
  405fc0:	bl	405a98 <__fxstatat@plt+0x4168>
  405fc4:	b	406160 <__fxstatat@plt+0x4830>
  405fc8:	bl	4018f0 <__errno_location@plt>
  405fcc:	ldr	w8, [x0]
  405fd0:	mov	w9, #0x7                   	// #7
  405fd4:	strh	w9, [x20, #108]
  405fd8:	str	w8, [x20, #64]
  405fdc:	b	406164 <__fxstatat@plt+0x4834>
  405fe0:	ldrb	w8, [x19, #73]
  405fe4:	tbnz	w8, #5, 406090 <__fxstatat@plt+0x4760>
  405fe8:	ldr	x21, [x20, #8]
  405fec:	mov	x0, x20
  405ff0:	str	x21, [x19]
  405ff4:	bl	401800 <free@plt>
  405ff8:	ldr	x8, [x21, #88]
  405ffc:	cmn	x8, #0x1
  406000:	b.eq	406050 <__fxstatat@plt+0x4720>  // b.none
  406004:	ldrh	w8, [x21, #108]
  406008:	cmp	w8, #0xb
  40600c:	b.eq	406290 <__fxstatat@plt+0x4960>  // b.none
  406010:	ldr	x8, [x19, #32]
  406014:	ldr	x9, [x21, #72]
  406018:	strb	wzr, [x8, x9]
  40601c:	ldr	x8, [x21, #88]
  406020:	cbz	x8, 4060a8 <__fxstatat@plt+0x4778>
  406024:	ldrh	w8, [x21, #110]
  406028:	tbnz	w8, #1, 4060d0 <__fxstatat@plt+0x47a0>
  40602c:	tbnz	w8, #0, 406250 <__fxstatat@plt+0x4920>
  406030:	ldr	x1, [x21, #8]
  406034:	adrp	x3, 40a000 <__fxstatat@plt+0x86d0>
  406038:	add	x3, x3, #0xfc
  40603c:	mov	w2, #0xffffffff            	// #-1
  406040:	mov	x0, x19
  406044:	bl	406338 <__fxstatat@plt+0x4a08>
  406048:	cbnz	w0, 4060b4 <__fxstatat@plt+0x4784>
  40604c:	b	406250 <__fxstatat@plt+0x4920>
  406050:	mov	x0, x21
  406054:	bl	401800 <free@plt>
  406058:	bl	4018f0 <__errno_location@plt>
  40605c:	mov	x20, xzr
  406060:	str	wzr, [x0]
  406064:	str	xzr, [x19]
  406068:	b	406094 <__fxstatat@plt+0x4764>
  40606c:	ldrb	w8, [x19, #73]
  406070:	tbnz	w8, #5, 406090 <__fxstatat@plt+0x4760>
  406074:	ldr	w8, [x20, #64]
  406078:	cbz	w8, 405e0c <__fxstatat@plt+0x44dc>
  40607c:	ldrh	w8, [x20, #108]
  406080:	cmp	w8, #0x4
  406084:	b.eq	405e0c <__fxstatat@plt+0x44dc>  // b.none
  406088:	mov	w8, #0x7                   	// #7
  40608c:	b	405e08 <__fxstatat@plt+0x44d8>
  406090:	mov	x20, xzr
  406094:	mov	x0, x20
  406098:	ldp	x20, x19, [sp, #32]
  40609c:	ldr	x21, [sp, #16]
  4060a0:	ldp	x29, x30, [sp], #48
  4060a4:	ret
  4060a8:	mov	x0, x19
  4060ac:	bl	406c44 <__fxstatat@plt+0x5314>
  4060b0:	cbz	w0, 406250 <__fxstatat@plt+0x4920>
  4060b4:	bl	4018f0 <__errno_location@plt>
  4060b8:	ldr	w8, [x0]
  4060bc:	str	w8, [x21, #64]
  4060c0:	ldr	w8, [x19, #72]
  4060c4:	orr	w8, w8, #0x2000
  4060c8:	str	w8, [x19, #72]
  4060cc:	b	406250 <__fxstatat@plt+0x4920>
  4060d0:	ldr	w8, [x19, #72]
  4060d4:	tbnz	w8, #2, 406248 <__fxstatat@plt+0x4918>
  4060d8:	ldr	w1, [x21, #68]
  4060dc:	tbnz	w8, #9, 40623c <__fxstatat@plt+0x490c>
  4060e0:	mov	w0, w1
  4060e4:	bl	4015e0 <fchdir@plt>
  4060e8:	cbz	w0, 406248 <__fxstatat@plt+0x4918>
  4060ec:	bl	4018f0 <__errno_location@plt>
  4060f0:	ldr	w8, [x0]
  4060f4:	str	w8, [x21, #64]
  4060f8:	ldr	w8, [x19, #72]
  4060fc:	orr	w8, w8, #0x2000
  406100:	str	w8, [x19, #72]
  406104:	b	406248 <__fxstatat@plt+0x4918>
  406108:	bl	4018f0 <__errno_location@plt>
  40610c:	ldr	w8, [x0]
  406110:	mov	w9, #0x7                   	// #7
  406114:	strh	w9, [x21, #108]
  406118:	str	w8, [x21, #64]
  40611c:	mov	w8, #0x3                   	// #3
  406120:	strh	w8, [x21, #112]
  406124:	ldr	x8, [x21, #8]
  406128:	ldr	x11, [x19, #32]
  40612c:	add	x1, x21, #0xf8
  406130:	ldr	x9, [x8, #72]
  406134:	ldr	x8, [x8, #56]
  406138:	sub	x10, x9, #0x1
  40613c:	ldrb	w8, [x8, x10]
  406140:	cmp	w8, #0x2f
  406144:	csel	x8, x10, x9, eq  // eq = none
  406148:	add	x0, x11, x8
  40614c:	mov	w8, #0x2f                  	// #47
  406150:	strb	w8, [x0], #1
  406154:	ldr	x8, [x21, #96]
  406158:	add	x2, x8, #0x1
  40615c:	bl	401590 <memmove@plt>
  406160:	mov	x20, x21
  406164:	str	x20, [x19]
  406168:	ldrh	w8, [x20, #108]
  40616c:	cmp	w8, #0xb
  406170:	b.ne	4061fc <__fxstatat@plt+0x48cc>  // b.any
  406174:	ldr	x8, [x20, #168]
  406178:	cmp	x8, #0x1
  40617c:	b.eq	4061fc <__fxstatat@plt+0x48cc>  // b.none
  406180:	cmp	x8, #0x2
  406184:	b.ne	406290 <__fxstatat@plt+0x4960>  // b.any
  406188:	ldr	x21, [x20, #8]
  40618c:	ldr	w8, [x21, #104]
  406190:	cbnz	w8, 4061b8 <__fxstatat@plt+0x4888>
  406194:	ldr	w8, [x19, #72]
  406198:	mvn	w8, w8
  40619c:	tst	w8, #0x18
  4061a0:	b.ne	4061b8 <__fxstatat@plt+0x4888>  // b.any
  4061a4:	ldr	w1, [x19, #44]
  4061a8:	mov	x0, x21
  4061ac:	bl	406d38 <__fxstatat@plt+0x5408>
  4061b0:	cmp	w0, #0x2
  4061b4:	b.eq	4061fc <__fxstatat@plt+0x48cc>  // b.none
  4061b8:	mov	x0, x19
  4061bc:	mov	x1, x20
  4061c0:	mov	w2, wzr
  4061c4:	bl	405838 <__fxstatat@plt+0x3f08>
  4061c8:	ldr	w8, [x20, #136]
  4061cc:	strh	w0, [x20, #108]
  4061d0:	and	w8, w8, #0xf000
  4061d4:	cmp	w8, #0x4, lsl #12
  4061d8:	b.ne	4061fc <__fxstatat@plt+0x48cc>  // b.any
  4061dc:	ldr	x8, [x20, #88]
  4061e0:	cbz	x8, 4061fc <__fxstatat@plt+0x48cc>
  4061e4:	ldr	w8, [x21, #104]
  4061e8:	add	w9, w8, #0x1
  4061ec:	cmp	w9, #0x2
  4061f0:	b.cc	4061fc <__fxstatat@plt+0x48cc>  // b.lo, b.ul, b.last
  4061f4:	sub	w8, w8, #0x1
  4061f8:	str	w8, [x21, #104]
  4061fc:	ldrh	w8, [x20, #108]
  406200:	cmp	w8, #0x1
  406204:	b.ne	406094 <__fxstatat@plt+0x4764>  // b.any
  406208:	ldr	x8, [x20, #88]
  40620c:	cbnz	x8, 406218 <__fxstatat@plt+0x48e8>
  406210:	ldr	x8, [x20, #120]
  406214:	str	x8, [x19, #24]
  406218:	mov	x0, x19
  40621c:	mov	x1, x20
  406220:	bl	406de0 <__fxstatat@plt+0x54b0>
  406224:	tbnz	w0, #0, 406094 <__fxstatat@plt+0x4764>
  406228:	bl	4018f0 <__errno_location@plt>
  40622c:	mov	w8, #0xc                   	// #12
  406230:	mov	x20, xzr
  406234:	str	w8, [x0]
  406238:	b	406094 <__fxstatat@plt+0x4764>
  40623c:	mov	w2, #0x1                   	// #1
  406240:	mov	x0, x19
  406244:	bl	406e98 <__fxstatat@plt+0x5568>
  406248:	ldr	w0, [x21, #68]
  40624c:	bl	401740 <close@plt>
  406250:	ldrh	w8, [x21, #108]
  406254:	cmp	w8, #0x2
  406258:	b.eq	406280 <__fxstatat@plt+0x4950>  // b.none
  40625c:	ldr	w8, [x21, #64]
  406260:	mov	w9, #0x6                   	// #6
  406264:	cmp	w8, #0x0
  406268:	cinc	w9, w9, ne  // ne = any
  40626c:	strh	w9, [x21, #108]
  406270:	cbnz	w8, 406280 <__fxstatat@plt+0x4950>
  406274:	mov	x0, x19
  406278:	mov	x1, x21
  40627c:	bl	406294 <__fxstatat@plt+0x4964>
  406280:	ldrb	w8, [x19, #73]
  406284:	tst	w8, #0x20
  406288:	csel	x20, x21, xzr, eq  // eq = none
  40628c:	b	406094 <__fxstatat@plt+0x4764>
  406290:	bl	401780 <abort@plt>
  406294:	sub	sp, sp, #0x30
  406298:	stp	x29, x30, [sp, #32]
  40629c:	ldrh	w8, [x0, #72]
  4062a0:	mov	w9, #0x102                 	// #258
  4062a4:	add	x29, sp, #0x20
  4062a8:	tst	w8, w9
  4062ac:	b.eq	4062e0 <__fxstatat@plt+0x49b0>  // b.none
  4062b0:	ldr	x8, [x1, #120]
  4062b4:	str	x8, [sp, #8]
  4062b8:	ldr	x8, [x1, #128]
  4062bc:	add	x1, sp, #0x8
  4062c0:	str	x8, [sp, #16]
  4062c4:	ldr	x0, [x0, #88]
  4062c8:	bl	4084b0 <__fxstatat@plt+0x6b80>
  4062cc:	cbz	x0, 406334 <__fxstatat@plt+0x4a04>
  4062d0:	bl	401800 <free@plt>
  4062d4:	ldp	x29, x30, [sp, #32]
  4062d8:	add	sp, sp, #0x30
  4062dc:	ret
  4062e0:	ldr	x8, [x1, #8]
  4062e4:	cbz	x8, 4062d4 <__fxstatat@plt+0x49a4>
  4062e8:	ldr	x9, [x8, #88]
  4062ec:	tbnz	x9, #63, 4062d4 <__fxstatat@plt+0x49a4>
  4062f0:	ldr	x9, [x0, #88]
  4062f4:	ldr	x10, [x9, #16]
  4062f8:	cbz	x10, 406334 <__fxstatat@plt+0x4a04>
  4062fc:	ldr	x10, [x9]
  406300:	ldr	x11, [x1, #128]
  406304:	cmp	x10, x11
  406308:	b.ne	4062d4 <__fxstatat@plt+0x49a4>  // b.any
  40630c:	ldr	x10, [x9, #8]
  406310:	ldr	x11, [x1, #120]
  406314:	cmp	x10, x11
  406318:	b.ne	4062d4 <__fxstatat@plt+0x49a4>  // b.any
  40631c:	ldr	x10, [x8, #120]
  406320:	str	x10, [x9, #8]
  406324:	ldr	x8, [x8, #128]
  406328:	ldr	x9, [x0, #88]
  40632c:	str	x8, [x9]
  406330:	b	4062d4 <__fxstatat@plt+0x49a4>
  406334:	bl	401780 <abort@plt>
  406338:	sub	sp, sp, #0xc0
  40633c:	stp	x22, x21, [sp, #160]
  406340:	stp	x20, x19, [sp, #176]
  406344:	mov	x22, x3
  406348:	mov	w19, w2
  40634c:	mov	x21, x1
  406350:	mov	x20, x0
  406354:	stp	x29, x30, [sp, #128]
  406358:	stp	x24, x23, [sp, #144]
  40635c:	add	x29, sp, #0x80
  406360:	cbz	x3, 406444 <__fxstatat@plt+0x4b14>
  406364:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  406368:	add	x1, x1, #0xfc
  40636c:	mov	x0, x22
  406370:	bl	4017d0 <strcmp@plt>
  406374:	cmp	w0, #0x0
  406378:	cset	w24, eq  // eq = none
  40637c:	ldr	w8, [x20, #72]
  406380:	tbnz	w8, #2, 406450 <__fxstatat@plt+0x4b20>
  406384:	tbz	w19, #31, 4063bc <__fxstatat@plt+0x4a8c>
  406388:	eor	w9, w24, #0x1
  40638c:	tbnz	w9, #0, 4063bc <__fxstatat@plt+0x4a8c>
  406390:	tbz	w8, #9, 4063bc <__fxstatat@plt+0x4a8c>
  406394:	add	x23, x20, #0x60
  406398:	mov	x0, x23
  40639c:	bl	408668 <__fxstatat@plt+0x6d38>
  4063a0:	tbnz	w0, #0, 4063bc <__fxstatat@plt+0x4a8c>
  4063a4:	mov	x0, x23
  4063a8:	bl	4086b8 <__fxstatat@plt+0x6d88>
  4063ac:	cmp	w0, #0x0
  4063b0:	csel	x22, xzr, x22, ge  // ge = tcont
  4063b4:	csel	w19, w0, w19, ge  // ge = tcont
  4063b8:	mov	w24, #0x1                   	// #1
  4063bc:	mov	w23, w19
  4063c0:	tbz	w19, #31, 4063d8 <__fxstatat@plt+0x4aa8>
  4063c4:	mov	x0, x20
  4063c8:	mov	x1, x22
  4063cc:	bl	405b0c <__fxstatat@plt+0x41dc>
  4063d0:	mov	w23, w0
  4063d4:	tbnz	w0, #31, 406484 <__fxstatat@plt+0x4b54>
  4063d8:	ldrb	w8, [x20, #72]
  4063dc:	tbnz	w8, #1, 4063f8 <__fxstatat@plt+0x4ac8>
  4063e0:	cbz	x22, 406428 <__fxstatat@plt+0x4af8>
  4063e4:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  4063e8:	add	x1, x1, #0xfc
  4063ec:	mov	x0, x22
  4063f0:	bl	4017d0 <strcmp@plt>
  4063f4:	cbnz	w0, 406428 <__fxstatat@plt+0x4af8>
  4063f8:	mov	x1, sp
  4063fc:	mov	w0, w23
  406400:	bl	408ea0 <__fxstatat@plt+0x7570>
  406404:	cbnz	w0, 406498 <__fxstatat@plt+0x4b68>
  406408:	ldr	x8, [x21, #120]
  40640c:	ldr	x9, [sp]
  406410:	cmp	x8, x9
  406414:	b.ne	40648c <__fxstatat@plt+0x4b5c>  // b.any
  406418:	ldr	x8, [x21, #128]
  40641c:	ldr	x9, [sp, #8]
  406420:	cmp	x8, x9
  406424:	b.ne	40648c <__fxstatat@plt+0x4b5c>  // b.any
  406428:	ldrb	w8, [x20, #73]
  40642c:	tbnz	w8, #1, 40646c <__fxstatat@plt+0x4b3c>
  406430:	mov	w0, w23
  406434:	bl	4015e0 <fchdir@plt>
  406438:	mov	w20, w0
  40643c:	tbz	w19, #31, 4064b8 <__fxstatat@plt+0x4b88>
  406440:	b	4064a0 <__fxstatat@plt+0x4b70>
  406444:	mov	w24, wzr
  406448:	ldr	w8, [x20, #72]
  40644c:	tbz	w8, #2, 406384 <__fxstatat@plt+0x4a54>
  406450:	mov	w20, wzr
  406454:	tbnz	w19, #31, 4064b8 <__fxstatat@plt+0x4b88>
  406458:	tbz	w8, #9, 4064b8 <__fxstatat@plt+0x4b88>
  40645c:	mov	w0, w19
  406460:	bl	401740 <close@plt>
  406464:	mov	w20, wzr
  406468:	b	4064b8 <__fxstatat@plt+0x4b88>
  40646c:	eor	w2, w24, #0x1
  406470:	mov	x0, x20
  406474:	mov	w1, w23
  406478:	bl	406e98 <__fxstatat@plt+0x5568>
  40647c:	mov	w20, wzr
  406480:	b	4064b8 <__fxstatat@plt+0x4b88>
  406484:	mov	w20, #0xffffffff            	// #-1
  406488:	b	4064b8 <__fxstatat@plt+0x4b88>
  40648c:	bl	4018f0 <__errno_location@plt>
  406490:	mov	w8, #0x2                   	// #2
  406494:	str	w8, [x0]
  406498:	mov	w20, #0xffffffff            	// #-1
  40649c:	tbz	w19, #31, 4064b8 <__fxstatat@plt+0x4b88>
  4064a0:	bl	4018f0 <__errno_location@plt>
  4064a4:	ldr	w21, [x0]
  4064a8:	mov	x19, x0
  4064ac:	mov	w0, w23
  4064b0:	bl	401740 <close@plt>
  4064b4:	str	w21, [x19]
  4064b8:	mov	w0, w20
  4064bc:	ldp	x20, x19, [sp, #176]
  4064c0:	ldp	x22, x21, [sp, #160]
  4064c4:	ldp	x24, x23, [sp, #144]
  4064c8:	ldp	x29, x30, [sp, #128]
  4064cc:	add	sp, sp, #0xc0
  4064d0:	ret
  4064d4:	sub	sp, sp, #0xb0
  4064d8:	stp	x29, x30, [sp, #80]
  4064dc:	stp	x28, x27, [sp, #96]
  4064e0:	stp	x26, x25, [sp, #112]
  4064e4:	stp	x24, x23, [sp, #128]
  4064e8:	stp	x22, x21, [sp, #144]
  4064ec:	stp	x20, x19, [sp, #160]
  4064f0:	ldr	x19, [x0]
  4064f4:	mov	x20, x0
  4064f8:	mov	w22, w1
  4064fc:	add	x29, sp, #0x50
  406500:	ldr	x23, [x19, #24]
  406504:	cbz	x23, 406534 <__fxstatat@plt+0x4c04>
  406508:	mov	x0, x23
  40650c:	bl	401850 <dirfd@plt>
  406510:	stur	w0, [x29, #-4]
  406514:	tbz	w0, #31, 40661c <__fxstatat@plt+0x4cec>
  406518:	ldr	x0, [x19, #24]
  40651c:	bl	401730 <closedir@plt>
  406520:	mov	x24, xzr
  406524:	cmp	w22, #0x3
  406528:	str	xzr, [x19, #24]
  40652c:	b.eq	4065cc <__fxstatat@plt+0x4c9c>  // b.none
  406530:	b	406c0c <__fxstatat@plt+0x52dc>
  406534:	ldr	w8, [x20, #72]
  406538:	mov	w9, #0x204                 	// #516
  40653c:	and	w9, w8, w9
  406540:	cmp	w9, #0x200
  406544:	b.ne	406560 <__fxstatat@plt+0x4c30>  // b.any
  406548:	ldr	w0, [x20, #44]
  40654c:	ldr	x1, [x19, #48]
  406550:	tbz	w8, #4, 40656c <__fxstatat@plt+0x4c3c>
  406554:	tbnz	w8, #0, 406574 <__fxstatat@plt+0x4c44>
  406558:	mov	w8, wzr
  40655c:	b	406580 <__fxstatat@plt+0x4c50>
  406560:	mov	w0, #0xffffff9c            	// #-100
  406564:	ldr	x1, [x19, #48]
  406568:	tbnz	w8, #4, 406554 <__fxstatat@plt+0x4c24>
  40656c:	mov	w8, wzr
  406570:	b	406584 <__fxstatat@plt+0x4c54>
  406574:	ldr	x8, [x19, #88]
  406578:	cmp	x8, #0x0
  40657c:	cset	w8, eq  // eq = none
  406580:	eor	w8, w8, #0x1
  406584:	cmp	w8, #0x0
  406588:	mov	w8, #0x8000                	// #32768
  40658c:	csel	w2, w8, wzr, ne  // ne = any
  406590:	sub	x3, x29, #0x4
  406594:	bl	4087f4 <__fxstatat@plt+0x6ec4>
  406598:	str	x0, [x19, #24]
  40659c:	cbz	x0, 4065c4 <__fxstatat@plt+0x4c94>
  4065a0:	ldrh	w8, [x19, #108]
  4065a4:	cmp	w8, #0xb
  4065a8:	b.ne	4065e8 <__fxstatat@plt+0x4cb8>  // b.any
  4065ac:	mov	x0, x20
  4065b0:	mov	x1, x19
  4065b4:	mov	w2, wzr
  4065b8:	bl	405838 <__fxstatat@plt+0x3f08>
  4065bc:	strh	w0, [x19, #108]
  4065c0:	b	40661c <__fxstatat@plt+0x4cec>
  4065c4:	cmp	w22, #0x3
  4065c8:	b.ne	406c08 <__fxstatat@plt+0x52d8>  // b.any
  4065cc:	mov	w8, #0x4                   	// #4
  4065d0:	strh	w8, [x19, #108]
  4065d4:	bl	4018f0 <__errno_location@plt>
  4065d8:	ldr	w8, [x0]
  4065dc:	mov	x24, xzr
  4065e0:	str	w8, [x19, #64]
  4065e4:	b	406c0c <__fxstatat@plt+0x52dc>
  4065e8:	ldrb	w8, [x20, #73]
  4065ec:	tbz	w8, #0, 40661c <__fxstatat@plt+0x4cec>
  4065f0:	mov	x0, x20
  4065f4:	mov	x1, x19
  4065f8:	bl	406294 <__fxstatat@plt+0x4964>
  4065fc:	mov	x0, x20
  406600:	mov	x1, x19
  406604:	mov	w2, wzr
  406608:	bl	405838 <__fxstatat@plt+0x3f08>
  40660c:	mov	x0, x20
  406610:	mov	x1, x19
  406614:	bl	406de0 <__fxstatat@plt+0x54b0>
  406618:	tbz	w0, #0, 406c30 <__fxstatat@plt+0x5300>
  40661c:	ldr	x8, [x20, #64]
  406620:	cmp	x8, #0x0
  406624:	mov	w8, #0x86a0                	// #34464
  406628:	movk	w8, #0x1, lsl #16
  40662c:	csinv	x8, x8, xzr, eq  // eq = none
  406630:	str	x8, [sp, #24]
  406634:	cbz	x23, 406640 <__fxstatat@plt+0x4d10>
  406638:	mov	w24, #0x1                   	// #1
  40663c:	b	40672c <__fxstatat@plt+0x4dfc>
  406640:	cmp	w22, #0x2
  406644:	b.ne	406658 <__fxstatat@plt+0x4d28>  // b.any
  406648:	mov	w24, wzr
  40664c:	cmp	w22, #0x3
  406650:	b.ne	40669c <__fxstatat@plt+0x4d6c>  // b.any
  406654:	b	4066a0 <__fxstatat@plt+0x4d70>
  406658:	ldr	w8, [x20, #72]
  40665c:	and	w8, w8, #0x38
  406660:	cmp	w8, #0x18
  406664:	b.ne	40668c <__fxstatat@plt+0x4d5c>  // b.any
  406668:	ldr	w8, [x19, #140]
  40666c:	cmp	w8, #0x2
  406670:	b.ne	40668c <__fxstatat@plt+0x4d5c>  // b.any
  406674:	ldur	w1, [x29, #-4]
  406678:	mov	x0, x19
  40667c:	bl	406d38 <__fxstatat@plt+0x5408>
  406680:	cmp	w0, #0x0
  406684:	cset	w8, ne  // ne = any
  406688:	b	406690 <__fxstatat@plt+0x4d60>
  40668c:	mov	w8, wzr
  406690:	eor	w24, w8, #0x1
  406694:	cmp	w22, #0x3
  406698:	b.eq	4066a0 <__fxstatat@plt+0x4d70>  // b.none
  40669c:	cbz	w24, 40672c <__fxstatat@plt+0x4dfc>
  4066a0:	ldrb	w8, [x20, #73]
  4066a4:	tbz	w8, #1, 4066bc <__fxstatat@plt+0x4d8c>
  4066a8:	ldur	w0, [x29, #-4]
  4066ac:	mov	w1, #0x406                 	// #1030
  4066b0:	mov	w2, #0x3                   	// #3
  4066b4:	bl	40894c <__fxstatat@plt+0x701c>
  4066b8:	stur	w0, [x29, #-4]
  4066bc:	ldur	w2, [x29, #-4]
  4066c0:	tbnz	w2, #31, 4066d8 <__fxstatat@plt+0x4da8>
  4066c4:	mov	x0, x20
  4066c8:	mov	x1, x19
  4066cc:	mov	x3, xzr
  4066d0:	bl	406338 <__fxstatat@plt+0x4a08>
  4066d4:	cbz	w0, 406638 <__fxstatat@plt+0x4d08>
  4066d8:	cmp	w22, #0x3
  4066dc:	cset	w8, ne  // ne = any
  4066e0:	eor	w9, w24, #0x1
  4066e4:	orr	w8, w8, w9
  4066e8:	tbnz	w8, #0, 4066f8 <__fxstatat@plt+0x4dc8>
  4066ec:	bl	4018f0 <__errno_location@plt>
  4066f0:	ldr	w8, [x0]
  4066f4:	str	w8, [x19, #64]
  4066f8:	ldrh	w8, [x19, #110]
  4066fc:	ldr	x0, [x19, #24]
  406700:	orr	w8, w8, #0x1
  406704:	strh	w8, [x19, #110]
  406708:	bl	401730 <closedir@plt>
  40670c:	str	xzr, [x19, #24]
  406710:	ldrb	w8, [x20, #73]
  406714:	tbz	w8, #1, 406724 <__fxstatat@plt+0x4df4>
  406718:	ldur	w0, [x29, #-4]
  40671c:	tbnz	w0, #31, 406724 <__fxstatat@plt+0x4df4>
  406720:	bl	401740 <close@plt>
  406724:	mov	w24, wzr
  406728:	str	xzr, [x19, #24]
  40672c:	ldr	x8, [x19, #72]
  406730:	ldr	x9, [x19, #56]
  406734:	ldrb	w11, [x20, #72]
  406738:	sub	x10, x8, #0x1
  40673c:	ldrb	w9, [x9, x10]
  406740:	cmp	w9, #0x2f
  406744:	csel	x8, x10, x8, eq  // eq = none
  406748:	tbnz	w11, #2, 406754 <__fxstatat@plt+0x4e24>
  40674c:	str	xzr, [sp, #40]
  406750:	b	406768 <__fxstatat@plt+0x4e38>
  406754:	ldr	x9, [x20, #32]
  406758:	add	x10, x9, x8
  40675c:	mov	w9, #0x2f                  	// #47
  406760:	strb	w9, [x10], #1
  406764:	str	x10, [sp, #40]
  406768:	ldr	x21, [x19, #24]
  40676c:	add	x10, x8, #0x1
  406770:	stur	x10, [x29, #-16]
  406774:	str	w22, [sp, #12]
  406778:	stur	x23, [x29, #-32]
  40677c:	str	w24, [sp, #4]
  406780:	cbz	x21, 406aa8 <__fxstatat@plt+0x5178>
  406784:	ldr	x8, [x19, #88]
  406788:	ldr	x9, [x20, #48]
  40678c:	add	x8, x8, #0x1
  406790:	str	x8, [sp, #16]
  406794:	sub	x8, x9, x10
  406798:	stur	x8, [x29, #-24]
  40679c:	bl	4018f0 <__errno_location@plt>
  4067a0:	mov	x26, x0
  4067a4:	mov	x27, xzr
  4067a8:	mov	x23, xzr
  4067ac:	mov	x22, xzr
  4067b0:	str	wzr, [sp, #8]
  4067b4:	str	wzr, [sp, #36]
  4067b8:	mov	x0, x21
  4067bc:	str	wzr, [x26]
  4067c0:	bl	401710 <readdir@plt>
  4067c4:	cbz	x0, 406874 <__fxstatat@plt+0x4f44>
  4067c8:	ldrb	w8, [x20, #72]
  4067cc:	mov	x24, x0
  4067d0:	tbnz	w8, #5, 4067f8 <__fxstatat@plt+0x4ec8>
  4067d4:	ldrb	w8, [x24, #19]
  4067d8:	cmp	w8, #0x2e
  4067dc:	b.ne	4067f8 <__fxstatat@plt+0x4ec8>  // b.any
  4067e0:	ldrb	w8, [x24, #20]
  4067e4:	cbz	w8, 40696c <__fxstatat@plt+0x503c>
  4067e8:	cmp	w8, #0x2e
  4067ec:	b.ne	4067f8 <__fxstatat@plt+0x4ec8>  // b.any
  4067f0:	ldrb	w8, [x24, #21]
  4067f4:	cbz	w8, 40696c <__fxstatat@plt+0x503c>
  4067f8:	add	x28, x24, #0x13
  4067fc:	mov	x0, x28
  406800:	bl	4015b0 <strlen@plt>
  406804:	mov	x21, x0
  406808:	mov	x0, x20
  40680c:	mov	x1, x28
  406810:	mov	x2, x21
  406814:	bl	405780 <__fxstatat@plt+0x3e50>
  406818:	mov	x28, x0
  40681c:	cbz	x0, 4068f4 <__fxstatat@plt+0x4fc4>
  406820:	ldur	x8, [x29, #-24]
  406824:	cmp	x21, x8
  406828:	b.cs	4068a4 <__fxstatat@plt+0x4f74>  // b.hs, b.nlast
  40682c:	ldur	x10, [x29, #-16]
  406830:	adds	x8, x21, x10
  406834:	b.cc	40698c <__fxstatat@plt+0x505c>  // b.lo, b.ul, b.last
  406838:	mov	x0, x28
  40683c:	bl	401800 <free@plt>
  406840:	mov	x0, x27
  406844:	bl	405b50 <__fxstatat@plt+0x4220>
  406848:	ldr	x0, [x19, #24]
  40684c:	bl	401730 <closedir@plt>
  406850:	mov	w8, #0x7                   	// #7
  406854:	str	xzr, [x19, #24]
  406858:	strh	w8, [x19, #108]
  40685c:	ldr	w8, [x20, #72]
  406860:	orr	w8, w8, #0x2000
  406864:	str	w8, [x20, #72]
  406868:	mov	w8, #0x24                  	// #36
  40686c:	str	w8, [x26]
  406870:	b	40692c <__fxstatat@plt+0x4ffc>
  406874:	ldr	w8, [x26]
  406878:	cbz	w8, 40689c <__fxstatat@plt+0x4f6c>
  40687c:	ldur	x9, [x29, #-32]
  406880:	str	w8, [x19, #64]
  406884:	mov	w8, #0x4                   	// #4
  406888:	orr	x9, x9, x23
  40688c:	cmp	x9, #0x0
  406890:	mov	w9, #0x7                   	// #7
  406894:	csel	w8, w9, w8, ne  // ne = any
  406898:	strh	w8, [x19, #108]
  40689c:	mov	w8, #0x9                   	// #9
  4068a0:	b	406930 <__fxstatat@plt+0x5000>
  4068a4:	ldur	x8, [x29, #-16]
  4068a8:	ldr	x25, [x20, #32]
  4068ac:	mov	x0, x20
  4068b0:	add	x8, x21, x8
  4068b4:	add	x1, x8, #0x1
  4068b8:	bl	405704 <__fxstatat@plt+0x3dd4>
  4068bc:	tbz	w0, #0, 4068f4 <__fxstatat@plt+0x4fc4>
  4068c0:	ldr	x8, [x20, #32]
  4068c4:	cmp	x25, x8
  4068c8:	b.eq	406974 <__fxstatat@plt+0x5044>  // b.none
  4068cc:	ldrb	w9, [x20, #72]
  4068d0:	ldur	x10, [x29, #-16]
  4068d4:	tst	w9, #0x4
  4068d8:	ldr	x9, [sp, #40]
  4068dc:	add	x8, x8, x10
  4068e0:	csel	x9, x9, x8, eq  // eq = none
  4068e4:	mov	w8, #0x1                   	// #1
  4068e8:	str	x9, [sp, #40]
  4068ec:	str	w8, [sp, #36]
  4068f0:	b	406978 <__fxstatat@plt+0x5048>
  4068f4:	ldr	w21, [x26]
  4068f8:	mov	x0, x28
  4068fc:	bl	401800 <free@plt>
  406900:	mov	x0, x27
  406904:	bl	405b50 <__fxstatat@plt+0x4220>
  406908:	ldr	x0, [x19, #24]
  40690c:	bl	401730 <closedir@plt>
  406910:	mov	w8, #0x7                   	// #7
  406914:	str	xzr, [x19, #24]
  406918:	strh	w8, [x19, #108]
  40691c:	ldr	w8, [x20, #72]
  406920:	orr	w8, w8, #0x2000
  406924:	str	w8, [x20, #72]
  406928:	str	w21, [x26]
  40692c:	mov	w8, #0x1                   	// #1
  406930:	mov	x28, x22
  406934:	mov	x24, x27
  406938:	cmp	w8, #0xf
  40693c:	b.hi	406c08 <__fxstatat@plt+0x52d8>  // b.pmore
  406940:	adrp	x11, 40a000 <__fxstatat@plt+0x86d0>
  406944:	add	x11, x11, #0xbc
  406948:	adr	x9, 406958 <__fxstatat@plt+0x5028>
  40694c:	ldrb	w10, [x11, x8]
  406950:	add	x9, x9, x10, lsl #2
  406954:	br	x9
  406958:	ldr	x21, [x19, #24]
  40695c:	mov	x27, x24
  406960:	mov	x22, x28
  406964:	cbnz	x21, 4067b8 <__fxstatat@plt+0x4e88>
  406968:	b	406ab8 <__fxstatat@plt+0x5188>
  40696c:	mov	w8, #0x8                   	// #8
  406970:	b	406930 <__fxstatat@plt+0x5000>
  406974:	ldur	x10, [x29, #-16]
  406978:	ldr	x8, [x20, #48]
  40697c:	sub	x8, x8, x10
  406980:	stur	x8, [x29, #-24]
  406984:	adds	x8, x21, x10
  406988:	b.cs	406838 <__fxstatat@plt+0x4f08>  // b.hs, b.nlast
  40698c:	ldr	x9, [sp, #16]
  406990:	str	x9, [x28, #88]
  406994:	ldr	x9, [x20]
  406998:	str	x8, [x28, #72]
  40699c:	str	x9, [x28, #8]
  4069a0:	ldr	x8, [x24]
  4069a4:	str	x8, [x28, #128]
  4069a8:	ldrb	w8, [x20, #72]
  4069ac:	tbnz	w8, #2, 4069c4 <__fxstatat@plt+0x5094>
  4069b0:	add	x8, x28, #0xf8
  4069b4:	str	x8, [x28, #48]
  4069b8:	ldr	x8, [x20, #64]
  4069bc:	cbnz	x8, 4069e8 <__fxstatat@plt+0x50b8>
  4069c0:	b	406a08 <__fxstatat@plt+0x50d8>
  4069c4:	ldr	x9, [x28, #96]
  4069c8:	ldr	x8, [x28, #56]
  4069cc:	ldr	x0, [sp, #40]
  4069d0:	add	x1, x28, #0xf8
  4069d4:	add	x2, x9, #0x1
  4069d8:	str	x8, [x28, #48]
  4069dc:	bl	401590 <memmove@plt>
  4069e0:	ldr	x8, [x20, #64]
  4069e4:	cbz	x8, 406a08 <__fxstatat@plt+0x50d8>
  4069e8:	ldrb	w8, [x20, #73]
  4069ec:	tbnz	w8, #2, 406a08 <__fxstatat@plt+0x50d8>
  4069f0:	mov	x0, x20
  4069f4:	mov	x1, x28
  4069f8:	mov	w2, wzr
  4069fc:	bl	405838 <__fxstatat@plt+0x3f08>
  406a00:	strh	w0, [x28, #108]
  406a04:	b	406a50 <__fxstatat@plt+0x5120>
  406a08:	ldr	w8, [x20, #72]
  406a0c:	add	x0, x28, #0x78
  406a10:	mvn	w8, w8
  406a14:	tst	w8, #0x18
  406a18:	b.ne	406a30 <__fxstatat@plt+0x5100>  // b.any
  406a1c:	ldrb	w8, [x24, #18]
  406a20:	mov	w9, #0xfb                  	// #251
  406a24:	tst	w8, w9
  406a28:	cset	w21, ne  // ne = any
  406a2c:	b	406a34 <__fxstatat@plt+0x5104>
  406a30:	mov	w21, wzr
  406a34:	mov	w8, #0xb                   	// #11
  406a38:	strh	w8, [x28, #108]
  406a3c:	ldrb	w1, [x24, #18]
  406a40:	bl	407214 <__fxstatat@plt+0x58e4>
  406a44:	eor	w1, w21, #0x1
  406a48:	mov	x0, x28
  406a4c:	bl	405808 <__fxstatat@plt+0x3ed8>
  406a50:	mov	x24, x28
  406a54:	str	xzr, [x28, #16]
  406a58:	cbz	x27, 406a64 <__fxstatat@plt+0x5134>
  406a5c:	mov	x24, x27
  406a60:	str	x28, [x22, #16]
  406a64:	mov	w8, #0x2710                	// #10000
  406a68:	cmp	x23, x8
  406a6c:	b.ne	406a88 <__fxstatat@plt+0x5158>  // b.any
  406a70:	ldr	x8, [x20, #64]
  406a74:	cbnz	x8, 406a88 <__fxstatat@plt+0x5158>
  406a78:	ldur	w1, [x29, #-4]
  406a7c:	mov	x0, x19
  406a80:	bl	40723c <__fxstatat@plt+0x590c>
  406a84:	str	w0, [sp, #8]
  406a88:	ldr	x8, [sp, #24]
  406a8c:	add	x23, x23, #0x1
  406a90:	cmp	x8, x23
  406a94:	mov	w8, #0xf                   	// #15
  406a98:	csel	w8, wzr, w8, hi  // hi = pmore
  406a9c:	cmp	w8, #0xf
  406aa0:	b.ls	406940 <__fxstatat@plt+0x5010>  // b.plast
  406aa4:	b	406c08 <__fxstatat@plt+0x52d8>
  406aa8:	str	wzr, [sp, #36]
  406aac:	str	wzr, [sp, #8]
  406ab0:	mov	x23, xzr
  406ab4:	mov	x24, xzr
  406ab8:	ldr	x0, [x19, #24]
  406abc:	cbz	x0, 406ac8 <__fxstatat@plt+0x5198>
  406ac0:	bl	401730 <closedir@plt>
  406ac4:	str	xzr, [x19, #24]
  406ac8:	ldr	w21, [sp, #12]
  406acc:	ldur	x22, [x29, #-32]
  406ad0:	ldr	w8, [sp, #36]
  406ad4:	tbz	w8, #0, 406b14 <__fxstatat@plt+0x51e4>
  406ad8:	mov	x0, x20
  406adc:	mov	x1, x24
  406ae0:	bl	407288 <__fxstatat@plt+0x5958>
  406ae4:	ldrb	w8, [x20, #72]
  406ae8:	tbz	w8, #2, 406b1c <__fxstatat@plt+0x51ec>
  406aec:	ldr	x8, [x20, #48]
  406af0:	ldur	x11, [x29, #-16]
  406af4:	ldr	x10, [sp, #40]
  406af8:	cmp	x11, x8
  406afc:	sub	x9, x10, #0x1
  406b00:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  406b04:	csel	x8, x9, x10, eq  // eq = none
  406b08:	strb	wzr, [x8]
  406b0c:	cbz	x22, 406b20 <__fxstatat@plt+0x51f0>
  406b10:	b	406b38 <__fxstatat@plt+0x5208>
  406b14:	ldrb	w8, [x20, #72]
  406b18:	tbnz	w8, #2, 406aec <__fxstatat@plt+0x51bc>
  406b1c:	cbnz	x22, 406b38 <__fxstatat@plt+0x5208>
  406b20:	ldr	w8, [sp, #4]
  406b24:	eor	w8, w8, #0x1
  406b28:	tbnz	w8, #0, 406b38 <__fxstatat@plt+0x5208>
  406b2c:	cmp	w21, #0x1
  406b30:	b.eq	406bb8 <__fxstatat@plt+0x5288>  // b.none
  406b34:	cbz	x23, 406bb8 <__fxstatat@plt+0x5288>
  406b38:	cbz	x23, 406b90 <__fxstatat@plt+0x5260>
  406b3c:	ldr	w8, [sp, #8]
  406b40:	tbz	w8, #0, 406b68 <__fxstatat@plt+0x5238>
  406b44:	adrp	x8, 407000 <__fxstatat@plt+0x56d0>
  406b48:	add	x8, x8, #0x310
  406b4c:	mov	x0, x20
  406b50:	mov	x1, x24
  406b54:	mov	x2, x23
  406b58:	str	x8, [x20, #64]
  406b5c:	bl	4059c0 <__fxstatat@plt+0x4090>
  406b60:	mov	x24, x0
  406b64:	str	xzr, [x20, #64]
  406b68:	cmp	x23, #0x2
  406b6c:	b.cc	406c0c <__fxstatat@plt+0x52dc>  // b.lo, b.ul, b.last
  406b70:	ldr	x8, [x20, #64]
  406b74:	cbz	x8, 406c0c <__fxstatat@plt+0x52dc>
  406b78:	mov	x0, x20
  406b7c:	mov	x1, x24
  406b80:	mov	x2, x23
  406b84:	bl	4059c0 <__fxstatat@plt+0x4090>
  406b88:	mov	x24, x0
  406b8c:	b	406c0c <__fxstatat@plt+0x52dc>
  406b90:	cmp	w21, #0x3
  406b94:	b.ne	406c00 <__fxstatat@plt+0x52d0>  // b.any
  406b98:	ldrh	w8, [x19, #108]
  406b9c:	cmp	w8, #0x4
  406ba0:	b.eq	406c00 <__fxstatat@plt+0x52d0>  // b.none
  406ba4:	cmp	w8, #0x7
  406ba8:	b.eq	406c00 <__fxstatat@plt+0x52d0>  // b.none
  406bac:	mov	w8, #0x6                   	// #6
  406bb0:	strh	w8, [x19, #108]
  406bb4:	b	406c00 <__fxstatat@plt+0x52d0>
  406bb8:	ldr	x8, [x19, #88]
  406bbc:	cbz	x8, 406be0 <__fxstatat@plt+0x52b0>
  406bc0:	ldr	x1, [x19, #8]
  406bc4:	adrp	x3, 40a000 <__fxstatat@plt+0x86d0>
  406bc8:	add	x3, x3, #0xfc
  406bcc:	mov	w2, #0xffffffff            	// #-1
  406bd0:	mov	x0, x20
  406bd4:	bl	406338 <__fxstatat@plt+0x4a08>
  406bd8:	cbnz	w0, 406bec <__fxstatat@plt+0x52bc>
  406bdc:	b	406b38 <__fxstatat@plt+0x5208>
  406be0:	mov	x0, x20
  406be4:	bl	406c44 <__fxstatat@plt+0x5314>
  406be8:	cbz	w0, 406b38 <__fxstatat@plt+0x5208>
  406bec:	mov	w8, #0x7                   	// #7
  406bf0:	strh	w8, [x19, #108]
  406bf4:	ldr	w8, [x20, #72]
  406bf8:	orr	w8, w8, #0x2000
  406bfc:	str	w8, [x20, #72]
  406c00:	mov	x0, x24
  406c04:	bl	405b50 <__fxstatat@plt+0x4220>
  406c08:	mov	x24, xzr
  406c0c:	mov	x0, x24
  406c10:	ldp	x20, x19, [sp, #160]
  406c14:	ldp	x22, x21, [sp, #144]
  406c18:	ldp	x24, x23, [sp, #128]
  406c1c:	ldp	x26, x25, [sp, #112]
  406c20:	ldp	x28, x27, [sp, #96]
  406c24:	ldp	x29, x30, [sp, #80]
  406c28:	add	sp, sp, #0xb0
  406c2c:	ret
  406c30:	bl	4018f0 <__errno_location@plt>
  406c34:	mov	w8, #0xc                   	// #12
  406c38:	mov	x24, xzr
  406c3c:	str	w8, [x0]
  406c40:	b	406c0c <__fxstatat@plt+0x52dc>
  406c44:	stp	x29, x30, [sp, #-32]!
  406c48:	stp	x20, x19, [sp, #16]
  406c4c:	ldr	w8, [x0, #72]
  406c50:	mov	x19, x0
  406c54:	mov	x29, sp
  406c58:	tbnz	w8, #2, 406c84 <__fxstatat@plt+0x5354>
  406c5c:	tbnz	w8, #9, 406c74 <__fxstatat@plt+0x5344>
  406c60:	ldr	w0, [x19, #40]
  406c64:	bl	4015e0 <fchdir@plt>
  406c68:	cmp	w0, #0x0
  406c6c:	cset	w20, ne  // ne = any
  406c70:	b	406c88 <__fxstatat@plt+0x5358>
  406c74:	mov	w1, #0xffffff9c            	// #-100
  406c78:	mov	w2, #0x1                   	// #1
  406c7c:	mov	x0, x19
  406c80:	bl	406e98 <__fxstatat@plt+0x5568>
  406c84:	mov	w20, wzr
  406c88:	add	x0, x19, #0x60
  406c8c:	bl	405c9c <__fxstatat@plt+0x436c>
  406c90:	mov	w0, w20
  406c94:	ldp	x20, x19, [sp, #16]
  406c98:	ldp	x29, x30, [sp], #32
  406c9c:	ret
  406ca0:	stp	x29, x30, [sp, #-64]!
  406ca4:	stp	x22, x21, [sp, #32]
  406ca8:	stp	x20, x19, [sp, #48]
  406cac:	ldr	x8, [x1, #96]
  406cb0:	mov	x20, x0
  406cb4:	add	x21, x1, #0xf8
  406cb8:	mov	x19, x1
  406cbc:	str	x8, [x1, #72]
  406cc0:	ldr	x0, [x0, #32]
  406cc4:	add	x2, x8, #0x1
  406cc8:	mov	x1, x21
  406ccc:	str	x23, [sp, #16]
  406cd0:	mov	x29, sp
  406cd4:	bl	401590 <memmove@plt>
  406cd8:	mov	w1, #0x2f                  	// #47
  406cdc:	mov	x0, x21
  406ce0:	bl	401750 <strrchr@plt>
  406ce4:	cbz	x0, 406d1c <__fxstatat@plt+0x53ec>
  406ce8:	cmp	x0, x21
  406cec:	b.ne	406cf8 <__fxstatat@plt+0x53c8>  // b.any
  406cf0:	ldrb	w8, [x0, #1]
  406cf4:	cbz	w8, 406d1c <__fxstatat@plt+0x53ec>
  406cf8:	add	x22, x0, #0x1
  406cfc:	mov	x0, x22
  406d00:	bl	4015b0 <strlen@plt>
  406d04:	mov	x23, x0
  406d08:	add	x2, x0, #0x1
  406d0c:	mov	x0, x21
  406d10:	mov	x1, x22
  406d14:	bl	401590 <memmove@plt>
  406d18:	str	x23, [x19, #96]
  406d1c:	ldr	x8, [x20, #32]
  406d20:	stp	x8, x8, [x19, #48]
  406d24:	ldp	x20, x19, [sp, #48]
  406d28:	ldp	x22, x21, [sp, #32]
  406d2c:	ldr	x23, [sp, #16]
  406d30:	ldp	x29, x30, [sp], #64
  406d34:	ret
  406d38:	stp	x29, x30, [sp, #-16]!
  406d3c:	mov	x29, sp
  406d40:	bl	4070e0 <__fxstatat@plt+0x57b0>
  406d44:	mov	w8, #0x4972                	// #18802
  406d48:	movk	w8, #0x5265, lsl #16
  406d4c:	cmp	x0, x8
  406d50:	b.le	406d8c <__fxstatat@plt+0x545c>
  406d54:	mov	w8, #0x5341                	// #21313
  406d58:	movk	w8, #0x5846, lsl #16
  406d5c:	cmp	x0, x8
  406d60:	mov	w8, #0x2                   	// #2
  406d64:	b.gt	406db8 <__fxstatat@plt+0x5488>
  406d68:	mov	w9, #0x4973                	// #18803
  406d6c:	movk	w9, #0x5265, lsl #16
  406d70:	cmp	x0, x9
  406d74:	b.eq	406dac <__fxstatat@plt+0x547c>  // b.none
  406d78:	mov	w8, #0x414f                	// #16719
  406d7c:	movk	w8, #0x5346, lsl #16
  406d80:	cmp	x0, x8
  406d84:	b.eq	406da8 <__fxstatat@plt+0x5478>  // b.none
  406d88:	b	406dd8 <__fxstatat@plt+0x54a8>
  406d8c:	cbz	x0, 406da8 <__fxstatat@plt+0x5478>
  406d90:	mov	w8, #0x6969                	// #26985
  406d94:	cmp	x0, x8
  406d98:	b.eq	406da8 <__fxstatat@plt+0x5478>  // b.none
  406d9c:	mov	w8, #0x9fa0                	// #40864
  406da0:	cmp	x0, x8
  406da4:	b.ne	406dd8 <__fxstatat@plt+0x54a8>  // b.any
  406da8:	mov	w8, wzr
  406dac:	mov	w0, w8
  406db0:	ldp	x29, x30, [sp], #16
  406db4:	ret
  406db8:	mov	w9, #0x5342                	// #21314
  406dbc:	movk	w9, #0x5846, lsl #16
  406dc0:	cmp	x0, x9
  406dc4:	b.eq	406dac <__fxstatat@plt+0x547c>  // b.none
  406dc8:	mov	w8, #0x4d42                	// #19778
  406dcc:	movk	w8, #0xff53, lsl #16
  406dd0:	cmp	x0, x8
  406dd4:	b.eq	406da8 <__fxstatat@plt+0x5478>  // b.none
  406dd8:	mov	w8, #0x1                   	// #1
  406ddc:	b	406dac <__fxstatat@plt+0x547c>
  406de0:	stp	x29, x30, [sp, #-48]!
  406de4:	stp	x20, x19, [sp, #32]
  406de8:	ldrh	w8, [x0, #72]
  406dec:	mov	w9, #0x102                 	// #258
  406df0:	mov	x20, x0
  406df4:	mov	x19, x1
  406df8:	tst	w8, w9
  406dfc:	str	x21, [sp, #16]
  406e00:	mov	x29, sp
  406e04:	b.eq	406e60 <__fxstatat@plt+0x5530>  // b.none
  406e08:	mov	w0, #0x18                  	// #24
  406e0c:	bl	401670 <malloc@plt>
  406e10:	cbz	x0, 406e80 <__fxstatat@plt+0x5550>
  406e14:	ldr	x8, [x19, #120]
  406e18:	mov	x21, x0
  406e1c:	mov	x1, x21
  406e20:	str	x8, [x0]
  406e24:	ldr	x8, [x19, #128]
  406e28:	stp	x8, x19, [x0, #8]
  406e2c:	ldr	x0, [x20, #88]
  406e30:	bl	408478 <__fxstatat@plt+0x6b48>
  406e34:	cmp	x0, x21
  406e38:	b.eq	406e7c <__fxstatat@plt+0x554c>  // b.none
  406e3c:	mov	x20, x0
  406e40:	mov	x0, x21
  406e44:	bl	401800 <free@plt>
  406e48:	cbz	x20, 406e90 <__fxstatat@plt+0x5560>
  406e4c:	ldr	x8, [x20, #16]
  406e50:	mov	w9, #0x2                   	// #2
  406e54:	strh	w9, [x19, #108]
  406e58:	str	x8, [x19]
  406e5c:	b	406e7c <__fxstatat@plt+0x554c>
  406e60:	ldr	x0, [x20, #88]
  406e64:	add	x1, x19, #0x78
  406e68:	bl	4075cc <__fxstatat@plt+0x5c9c>
  406e6c:	tbz	w0, #0, 406e7c <__fxstatat@plt+0x554c>
  406e70:	mov	w8, #0x2                   	// #2
  406e74:	str	x19, [x19]
  406e78:	strh	w8, [x19, #108]
  406e7c:	mov	w0, #0x1                   	// #1
  406e80:	ldp	x20, x19, [sp, #32]
  406e84:	ldr	x21, [sp, #16]
  406e88:	ldp	x29, x30, [sp], #48
  406e8c:	ret
  406e90:	mov	w0, wzr
  406e94:	b	406e80 <__fxstatat@plt+0x5550>
  406e98:	stp	x29, x30, [sp, #-32]!
  406e9c:	stp	x20, x19, [sp, #16]
  406ea0:	ldr	w8, [x0, #44]
  406ea4:	mov	x19, x0
  406ea8:	mov	w20, w1
  406eac:	mov	x29, sp
  406eb0:	cmp	w8, w1
  406eb4:	b.ne	406ec0 <__fxstatat@plt+0x5590>  // b.any
  406eb8:	cmn	w8, #0x64
  406ebc:	b.ne	406efc <__fxstatat@plt+0x55cc>  // b.any
  406ec0:	tbz	w2, #0, 406ed8 <__fxstatat@plt+0x55a8>
  406ec4:	add	x0, x19, #0x60
  406ec8:	mov	w1, w8
  406ecc:	bl	408670 <__fxstatat@plt+0x6d40>
  406ed0:	tbz	w0, #31, 406ee8 <__fxstatat@plt+0x55b8>
  406ed4:	b	406eec <__fxstatat@plt+0x55bc>
  406ed8:	tbnz	w8, #31, 406eec <__fxstatat@plt+0x55bc>
  406edc:	ldr	w9, [x19, #72]
  406ee0:	tbnz	w9, #2, 406eec <__fxstatat@plt+0x55bc>
  406ee4:	mov	w0, w8
  406ee8:	bl	401740 <close@plt>
  406eec:	str	w20, [x19, #44]
  406ef0:	ldp	x20, x19, [sp, #16]
  406ef4:	ldp	x29, x30, [sp], #32
  406ef8:	ret
  406efc:	bl	401780 <abort@plt>
  406f00:	stp	x29, x30, [sp, #-16]!
  406f04:	cmp	w2, #0x5
  406f08:	mov	x29, sp
  406f0c:	b.cc	406f28 <__fxstatat@plt+0x55f8>  // b.lo, b.ul, b.last
  406f10:	bl	4018f0 <__errno_location@plt>
  406f14:	mov	w8, #0x16                  	// #22
  406f18:	str	w8, [x0]
  406f1c:	mov	w0, #0x1                   	// #1
  406f20:	ldp	x29, x30, [sp], #16
  406f24:	ret
  406f28:	mov	w0, wzr
  406f2c:	strh	w2, [x1, #112]
  406f30:	ldp	x29, x30, [sp], #16
  406f34:	ret
  406f38:	stp	x29, x30, [sp, #-48]!
  406f3c:	tst	w1, #0xffffefff
  406f40:	stp	x22, x21, [sp, #16]
  406f44:	stp	x20, x19, [sp, #32]
  406f48:	mov	x29, sp
  406f4c:	b.eq	406f68 <__fxstatat@plt+0x5638>  // b.none
  406f50:	bl	4018f0 <__errno_location@plt>
  406f54:	mov	x8, x0
  406f58:	mov	w9, #0x16                  	// #22
  406f5c:	mov	x0, xzr
  406f60:	str	w9, [x8]
  406f64:	b	406fa4 <__fxstatat@plt+0x5674>
  406f68:	ldr	x22, [x0]
  406f6c:	mov	w21, w1
  406f70:	mov	x19, x0
  406f74:	bl	4018f0 <__errno_location@plt>
  406f78:	str	wzr, [x0]
  406f7c:	ldrb	w8, [x19, #73]
  406f80:	tbnz	w8, #5, 406fa0 <__fxstatat@plt+0x5670>
  406f84:	ldrh	w8, [x22, #108]
  406f88:	cmp	w8, #0x1
  406f8c:	b.eq	406fb4 <__fxstatat@plt+0x5684>  // b.none
  406f90:	cmp	w8, #0x9
  406f94:	b.ne	406fa0 <__fxstatat@plt+0x5670>  // b.any
  406f98:	ldr	x0, [x22, #16]
  406f9c:	b	406fa4 <__fxstatat@plt+0x5674>
  406fa0:	mov	x0, xzr
  406fa4:	ldp	x20, x19, [sp, #32]
  406fa8:	ldp	x22, x21, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #48
  406fb0:	ret
  406fb4:	mov	x20, x0
  406fb8:	ldr	x0, [x19, #8]
  406fbc:	cbz	x0, 406fc4 <__fxstatat@plt+0x5694>
  406fc0:	bl	405b50 <__fxstatat@plt+0x4220>
  406fc4:	cmp	w21, #0x1, lsl #12
  406fc8:	b.ne	406fe8 <__fxstatat@plt+0x56b8>  // b.any
  406fcc:	ldr	w8, [x19, #72]
  406fd0:	mov	w21, #0x2                   	// #2
  406fd4:	orr	w8, w8, #0x1000
  406fd8:	str	w8, [x19, #72]
  406fdc:	ldr	x8, [x22, #88]
  406fe0:	cbnz	x8, 407060 <__fxstatat@plt+0x5730>
  406fe4:	b	406ff4 <__fxstatat@plt+0x56c4>
  406fe8:	mov	w21, #0x1                   	// #1
  406fec:	ldr	x8, [x22, #88]
  406ff0:	cbnz	x8, 407060 <__fxstatat@plt+0x5730>
  406ff4:	ldr	x8, [x22, #48]
  406ff8:	ldrb	w8, [x8]
  406ffc:	cmp	w8, #0x2f
  407000:	b.eq	407060 <__fxstatat@plt+0x5730>  // b.none
  407004:	ldrb	w8, [x19, #72]
  407008:	tbnz	w8, #2, 407060 <__fxstatat@plt+0x5730>
  40700c:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  407010:	add	x1, x1, #0xfd
  407014:	mov	x0, x19
  407018:	bl	405b0c <__fxstatat@plt+0x41dc>
  40701c:	tbnz	w0, #31, 407074 <__fxstatat@plt+0x5744>
  407020:	mov	w22, w0
  407024:	mov	x0, x19
  407028:	mov	w1, w21
  40702c:	bl	4064d4 <__fxstatat@plt+0x4ba4>
  407030:	ldrb	w8, [x19, #73]
  407034:	str	x0, [x19, #8]
  407038:	tbnz	w8, #1, 407080 <__fxstatat@plt+0x5750>
  40703c:	mov	w0, w22
  407040:	bl	4015e0 <fchdir@plt>
  407044:	cbz	w0, 407094 <__fxstatat@plt+0x5764>
  407048:	ldr	w19, [x20]
  40704c:	mov	w0, w22
  407050:	bl	401740 <close@plt>
  407054:	mov	x0, xzr
  407058:	str	w19, [x20]
  40705c:	b	406fa4 <__fxstatat@plt+0x5674>
  407060:	mov	x0, x19
  407064:	mov	w1, w21
  407068:	bl	4064d4 <__fxstatat@plt+0x4ba4>
  40706c:	str	x0, [x19, #8]
  407070:	b	406fa4 <__fxstatat@plt+0x5674>
  407074:	mov	x0, xzr
  407078:	str	xzr, [x19, #8]
  40707c:	b	406fa4 <__fxstatat@plt+0x5674>
  407080:	mov	w2, #0x1                   	// #1
  407084:	mov	x0, x19
  407088:	mov	w1, w22
  40708c:	bl	406e98 <__fxstatat@plt+0x5568>
  407090:	b	40709c <__fxstatat@plt+0x576c>
  407094:	mov	w0, w22
  407098:	bl	401740 <close@plt>
  40709c:	ldr	x0, [x19, #8]
  4070a0:	b	406fa4 <__fxstatat@plt+0x5674>
  4070a4:	ldr	x8, [x0, #8]
  4070a8:	udiv	x9, x8, x1
  4070ac:	msub	x0, x9, x1, x8
  4070b0:	ret
  4070b4:	ldr	x8, [x0, #8]
  4070b8:	ldr	x9, [x1, #8]
  4070bc:	cmp	x8, x9
  4070c0:	b.ne	4070d8 <__fxstatat@plt+0x57a8>  // b.any
  4070c4:	ldr	x8, [x0]
  4070c8:	ldr	x9, [x1]
  4070cc:	cmp	x8, x9
  4070d0:	cset	w0, eq  // eq = none
  4070d4:	ret
  4070d8:	mov	w0, wzr
  4070dc:	ret
  4070e0:	sub	sp, sp, #0xb0
  4070e4:	stp	x29, x30, [sp, #128]
  4070e8:	stp	x22, x21, [sp, #144]
  4070ec:	stp	x20, x19, [sp, #160]
  4070f0:	ldr	x22, [x0, #80]
  4070f4:	add	x29, sp, #0x80
  4070f8:	ldrb	w8, [x22, #73]
  4070fc:	tbz	w8, #1, 40718c <__fxstatat@plt+0x585c>
  407100:	ldr	x20, [x22, #80]
  407104:	mov	x19, x0
  407108:	mov	w21, w1
  40710c:	cbz	x20, 407118 <__fxstatat@plt+0x57e8>
  407110:	cbnz	x20, 407148 <__fxstatat@plt+0x5818>
  407114:	b	407178 <__fxstatat@plt+0x5848>
  407118:	adrp	x2, 407000 <__fxstatat@plt+0x56d0>
  40711c:	adrp	x3, 407000 <__fxstatat@plt+0x56d0>
  407120:	adrp	x4, 401000 <mbrtowc@plt-0x570>
  407124:	add	x2, x2, #0x1f0
  407128:	add	x3, x3, #0x200
  40712c:	add	x4, x4, #0x800
  407130:	mov	w0, #0xd                   	// #13
  407134:	mov	x1, xzr
  407138:	bl	407c0c <__fxstatat@plt+0x62dc>
  40713c:	mov	x20, x0
  407140:	str	x0, [x22, #80]
  407144:	cbz	x20, 407178 <__fxstatat@plt+0x5848>
  407148:	ldr	x8, [x19, #120]
  40714c:	add	x1, sp, #0x8
  407150:	mov	x0, x20
  407154:	str	x8, [sp, #8]
  407158:	bl	407950 <__fxstatat@plt+0x6020>
  40715c:	cbz	x0, 407170 <__fxstatat@plt+0x5840>
  407160:	ldr	x0, [x0, #8]
  407164:	mov	w8, wzr
  407168:	cbnz	w8, 407178 <__fxstatat@plt+0x5848>
  40716c:	b	407190 <__fxstatat@plt+0x5860>
  407170:	mov	w8, #0x1                   	// #1
  407174:	cbz	w8, 407190 <__fxstatat@plt+0x5860>
  407178:	tbnz	w21, #31, 40718c <__fxstatat@plt+0x585c>
  40717c:	add	x1, sp, #0x8
  407180:	mov	w0, w21
  407184:	bl	4016d0 <fstatfs@plt>
  407188:	cbz	w0, 4071a4 <__fxstatat@plt+0x5874>
  40718c:	mov	x0, xzr
  407190:	ldp	x20, x19, [sp, #160]
  407194:	ldp	x22, x21, [sp, #144]
  407198:	ldp	x29, x30, [sp, #128]
  40719c:	add	sp, sp, #0xb0
  4071a0:	ret
  4071a4:	cbz	x20, 4071e8 <__fxstatat@plt+0x58b8>
  4071a8:	mov	w0, #0x10                  	// #16
  4071ac:	bl	401670 <malloc@plt>
  4071b0:	cbz	x0, 4071e8 <__fxstatat@plt+0x58b8>
  4071b4:	ldr	x8, [x19, #120]
  4071b8:	ldr	x9, [sp, #8]
  4071bc:	mov	x21, x0
  4071c0:	mov	x1, x21
  4071c4:	stp	x8, x9, [x0]
  4071c8:	mov	x0, x20
  4071cc:	bl	408478 <__fxstatat@plt+0x6b48>
  4071d0:	cbz	x0, 4071e0 <__fxstatat@plt+0x58b0>
  4071d4:	cmp	x0, x21
  4071d8:	b.eq	4071e8 <__fxstatat@plt+0x58b8>  // b.none
  4071dc:	bl	401780 <abort@plt>
  4071e0:	mov	x0, x21
  4071e4:	bl	401800 <free@plt>
  4071e8:	ldr	x0, [sp, #8]
  4071ec:	b	407190 <__fxstatat@plt+0x5860>
  4071f0:	ldr	x8, [x0]
  4071f4:	udiv	x9, x8, x1
  4071f8:	msub	x0, x9, x1, x8
  4071fc:	ret
  407200:	ldr	x8, [x0]
  407204:	ldr	x9, [x1]
  407208:	cmp	x8, x9
  40720c:	cset	w0, eq  // eq = none
  407210:	ret
  407214:	sub	w8, w1, #0x1
  407218:	cmp	w8, #0xb
  40721c:	b.hi	407234 <__fxstatat@plt+0x5904>  // b.pmore
  407220:	adrp	x9, 40a000 <__fxstatat@plt+0x86d0>
  407224:	add	x9, x9, #0xcc
  407228:	ldr	w8, [x9, w8, sxtw #2]
  40722c:	str	w8, [x0, #16]
  407230:	ret
  407234:	str	wzr, [x0, #16]
  407238:	ret
  40723c:	stp	x29, x30, [sp, #-16]!
  407240:	mov	x29, sp
  407244:	bl	4070e0 <__fxstatat@plt+0x57b0>
  407248:	mov	w9, #0x6969                	// #26985
  40724c:	mov	x8, x0
  407250:	cmp	x0, x9
  407254:	mov	w0, wzr
  407258:	b.eq	407280 <__fxstatat@plt+0x5950>  // b.none
  40725c:	mov	w9, #0x1994                	// #6548
  407260:	movk	w9, #0x102, lsl #16
  407264:	cmp	x8, x9
  407268:	b.eq	407280 <__fxstatat@plt+0x5950>  // b.none
  40726c:	mov	w9, #0x4d42                	// #19778
  407270:	movk	w9, #0xff53, lsl #16
  407274:	cmp	x8, x9
  407278:	b.eq	407280 <__fxstatat@plt+0x5950>  // b.none
  40727c:	mov	w0, #0x1                   	// #1
  407280:	ldp	x29, x30, [sp], #16
  407284:	ret
  407288:	ldr	x9, [x0, #8]
  40728c:	ldr	x8, [x0, #32]
  407290:	cbnz	x9, 4072ac <__fxstatat@plt+0x597c>
  407294:	ldr	x9, [x1, #88]
  407298:	tbz	x9, #63, 4072dc <__fxstatat@plt+0x59ac>
  40729c:	ret
  4072a0:	str	x8, [x9, #56]
  4072a4:	ldr	x9, [x9, #16]
  4072a8:	cbz	x9, 407294 <__fxstatat@plt+0x5964>
  4072ac:	ldr	x10, [x9, #48]
  4072b0:	add	x11, x9, #0xf8
  4072b4:	cmp	x10, x11
  4072b8:	b.eq	4072a0 <__fxstatat@plt+0x5970>  // b.none
  4072bc:	ldr	x11, [x9, #56]
  4072c0:	sub	x10, x10, x11
  4072c4:	add	x10, x8, x10
  4072c8:	str	x10, [x9, #48]
  4072cc:	b	4072a0 <__fxstatat@plt+0x5970>
  4072d0:	ldr	x10, [x9, #88]
  4072d4:	mov	x1, x9
  4072d8:	tbnz	x10, #63, 40729c <__fxstatat@plt+0x596c>
  4072dc:	ldr	x9, [x1, #48]
  4072e0:	add	x10, x1, #0xf8
  4072e4:	cmp	x9, x10
  4072e8:	b.eq	4072fc <__fxstatat@plt+0x59cc>  // b.none
  4072ec:	ldr	x10, [x1, #56]
  4072f0:	sub	x9, x9, x10
  4072f4:	add	x9, x8, x9
  4072f8:	str	x9, [x1, #48]
  4072fc:	ldr	x9, [x1, #16]
  407300:	str	x8, [x1, #56]
  407304:	cbnz	x9, 4072d0 <__fxstatat@plt+0x59a0>
  407308:	ldr	x9, [x1, #8]
  40730c:	b	4072d0 <__fxstatat@plt+0x59a0>
  407310:	ldr	x8, [x0]
  407314:	ldr	x9, [x1]
  407318:	ldr	x8, [x8, #128]
  40731c:	ldr	x9, [x9, #128]
  407320:	cmp	x9, x8
  407324:	cset	w10, cc  // cc = lo, ul, last
  407328:	cmp	x8, x9
  40732c:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  407330:	ret
  407334:	sub	sp, sp, #0x40
  407338:	stp	x29, x30, [sp, #16]
  40733c:	add	x29, sp, #0x10
  407340:	cmp	x0, #0x0
  407344:	sub	x8, x29, #0x4
  407348:	stp	x20, x19, [sp, #48]
  40734c:	csel	x20, x8, x0, eq  // eq = none
  407350:	mov	x0, x20
  407354:	stp	x22, x21, [sp, #32]
  407358:	mov	x22, x2
  40735c:	mov	x19, x1
  407360:	bl	401570 <mbrtowc@plt>
  407364:	mov	x21, x0
  407368:	cbz	x22, 40738c <__fxstatat@plt+0x5a5c>
  40736c:	cmn	x21, #0x2
  407370:	b.cc	40738c <__fxstatat@plt+0x5a5c>  // b.lo, b.ul, b.last
  407374:	mov	w0, wzr
  407378:	bl	407740 <__fxstatat@plt+0x5e10>
  40737c:	tbnz	w0, #0, 40738c <__fxstatat@plt+0x5a5c>
  407380:	ldrb	w8, [x19]
  407384:	mov	w21, #0x1                   	// #1
  407388:	str	w8, [x20]
  40738c:	mov	x0, x21
  407390:	ldp	x20, x19, [sp, #48]
  407394:	ldp	x22, x21, [sp, #32]
  407398:	ldp	x29, x30, [sp, #16]
  40739c:	add	sp, sp, #0x40
  4073a0:	ret
  4073a4:	sub	w9, w0, #0x41
  4073a8:	mov	w8, w0
  4073ac:	cmp	w9, #0x39
  4073b0:	mov	w0, #0x1                   	// #1
  4073b4:	b.hi	4073cc <__fxstatat@plt+0x5a9c>  // b.pmore
  4073b8:	mov	w10, #0x1                   	// #1
  4073bc:	lsl	x9, x10, x9
  4073c0:	tst	x9, #0x3ffffff03ffffff
  4073c4:	b.eq	4073cc <__fxstatat@plt+0x5a9c>  // b.none
  4073c8:	ret
  4073cc:	sub	w8, w8, #0x30
  4073d0:	cmp	w8, #0xa
  4073d4:	b.cc	4073c8 <__fxstatat@plt+0x5a98>  // b.lo, b.ul, b.last
  4073d8:	mov	w0, wzr
  4073dc:	ret
  4073e0:	sub	w8, w0, #0x41
  4073e4:	cmp	w8, #0x39
  4073e8:	b.hi	4073fc <__fxstatat@plt+0x5acc>  // b.pmore
  4073ec:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4073f0:	lsr	x8, x9, x8
  4073f4:	and	w0, w8, #0x1
  4073f8:	ret
  4073fc:	mov	w0, wzr
  407400:	ret
  407404:	cmp	w0, #0x80
  407408:	cset	w0, cc  // cc = lo, ul, last
  40740c:	ret
  407410:	cmp	w0, #0x20
  407414:	cset	w8, eq  // eq = none
  407418:	cmp	w0, #0x9
  40741c:	cset	w9, eq  // eq = none
  407420:	orr	w0, w8, w9
  407424:	ret
  407428:	mov	w8, w0
  40742c:	cmp	w0, #0x20
  407430:	mov	w0, #0x1                   	// #1
  407434:	b.cs	40743c <__fxstatat@plt+0x5b0c>  // b.hs, b.nlast
  407438:	ret
  40743c:	cmp	w8, #0x7f
  407440:	b.eq	407438 <__fxstatat@plt+0x5b08>  // b.none
  407444:	mov	w0, wzr
  407448:	ret
  40744c:	sub	w8, w0, #0x30
  407450:	cmp	w8, #0xa
  407454:	cset	w0, cc  // cc = lo, ul, last
  407458:	ret
  40745c:	sub	w8, w0, #0x21
  407460:	cmp	w8, #0x5e
  407464:	cset	w0, cc  // cc = lo, ul, last
  407468:	ret
  40746c:	sub	w8, w0, #0x61
  407470:	cmp	w8, #0x1a
  407474:	cset	w0, cc  // cc = lo, ul, last
  407478:	ret
  40747c:	sub	w8, w0, #0x20
  407480:	cmp	w8, #0x5f
  407484:	cset	w0, cc  // cc = lo, ul, last
  407488:	ret
  40748c:	sub	w8, w0, #0x21
  407490:	cmp	w8, #0x5d
  407494:	b.hi	4074b8 <__fxstatat@plt+0x5b88>  // b.pmore
  407498:	adrp	x9, 40a000 <__fxstatat@plt+0x86d0>
  40749c:	add	x9, x9, #0xff
  4074a0:	adr	x10, 4074b4 <__fxstatat@plt+0x5b84>
  4074a4:	ldrb	w11, [x9, x8]
  4074a8:	add	x10, x10, x11, lsl #2
  4074ac:	mov	w0, #0x1                   	// #1
  4074b0:	br	x10
  4074b4:	ret
  4074b8:	mov	w0, wzr
  4074bc:	ret
  4074c0:	sub	w8, w0, #0x9
  4074c4:	cmp	w8, #0x17
  4074c8:	b.hi	4074e0 <__fxstatat@plt+0x5bb0>  // b.pmore
  4074cc:	mov	w9, #0x1f                  	// #31
  4074d0:	movk	w9, #0x80, lsl #16
  4074d4:	lsr	w8, w9, w8
  4074d8:	and	w0, w8, #0x1
  4074dc:	ret
  4074e0:	mov	w0, wzr
  4074e4:	ret
  4074e8:	sub	w8, w0, #0x41
  4074ec:	cmp	w8, #0x1a
  4074f0:	cset	w0, cc  // cc = lo, ul, last
  4074f4:	ret
  4074f8:	sub	w8, w0, #0x30
  4074fc:	cmp	w8, #0x36
  407500:	b.hi	407518 <__fxstatat@plt+0x5be8>  // b.pmore
  407504:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  407508:	movk	x9, #0x3ff
  40750c:	lsr	x8, x9, x8
  407510:	and	w0, w8, #0x1
  407514:	ret
  407518:	mov	w0, wzr
  40751c:	ret
  407520:	sub	w8, w0, #0x41
  407524:	add	w9, w0, #0x20
  407528:	cmp	w8, #0x1a
  40752c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407530:	ret
  407534:	sub	w8, w0, #0x61
  407538:	sub	w9, w0, #0x20
  40753c:	cmp	w8, #0x1a
  407540:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407544:	ret
  407548:	stp	x29, x30, [sp, #-48]!
  40754c:	str	x21, [sp, #16]
  407550:	stp	x20, x19, [sp, #32]
  407554:	mov	x29, sp
  407558:	mov	x20, x0
  40755c:	bl	401630 <__fpending@plt>
  407560:	mov	x19, x0
  407564:	mov	x0, x20
  407568:	bl	4015f0 <ferror_unlocked@plt>
  40756c:	mov	w21, w0
  407570:	mov	x0, x20
  407574:	bl	4088c0 <__fxstatat@plt+0x6f90>
  407578:	cbz	w21, 40759c <__fxstatat@plt+0x5c6c>
  40757c:	cbnz	w0, 407588 <__fxstatat@plt+0x5c58>
  407580:	bl	4018f0 <__errno_location@plt>
  407584:	str	wzr, [x0]
  407588:	mov	w0, #0xffffffff            	// #-1
  40758c:	ldp	x20, x19, [sp, #32]
  407590:	ldr	x21, [sp, #16]
  407594:	ldp	x29, x30, [sp], #48
  407598:	ret
  40759c:	cbz	w0, 40758c <__fxstatat@plt+0x5c5c>
  4075a0:	cbnz	x19, 40757c <__fxstatat@plt+0x5c4c>
  4075a4:	bl	4018f0 <__errno_location@plt>
  4075a8:	ldr	w8, [x0]
  4075ac:	cmp	w8, #0x9
  4075b0:	csetm	w0, ne  // ne = any
  4075b4:	b	40758c <__fxstatat@plt+0x5c5c>
  4075b8:	mov	w8, #0xf616                	// #62998
  4075bc:	movk	w8, #0x95, lsl #16
  4075c0:	str	xzr, [x0, #16]
  4075c4:	str	w8, [x0, #24]
  4075c8:	ret
  4075cc:	stp	x29, x30, [sp, #-48]!
  4075d0:	stp	x20, x19, [sp, #32]
  4075d4:	ldr	w8, [x0, #24]
  4075d8:	mov	w9, #0xf616                	// #62998
  4075dc:	movk	w9, #0x95, lsl #16
  4075e0:	str	x21, [sp, #16]
  4075e4:	cmp	w8, w9
  4075e8:	mov	x29, sp
  4075ec:	b.ne	40766c <__fxstatat@plt+0x5d3c>  // b.any
  4075f0:	ldr	x8, [x0, #16]
  4075f4:	mov	x19, x0
  4075f8:	mov	x20, x1
  4075fc:	cbz	x8, 407620 <__fxstatat@plt+0x5cf0>
  407600:	ldr	x9, [x20, #8]
  407604:	ldr	x10, [x19]
  407608:	cmp	x9, x10
  40760c:	b.ne	407620 <__fxstatat@plt+0x5cf0>  // b.any
  407610:	ldr	x9, [x20]
  407614:	ldr	x10, [x19, #8]
  407618:	cmp	x9, x10
  40761c:	b.eq	407658 <__fxstatat@plt+0x5d28>  // b.none
  407620:	add	x21, x8, #0x1
  407624:	mov	x0, x21
  407628:	str	x21, [x19, #16]
  40762c:	bl	40768c <__fxstatat@plt+0x5d5c>
  407630:	tbz	w0, #0, 407650 <__fxstatat@plt+0x5d20>
  407634:	cbz	x21, 407658 <__fxstatat@plt+0x5d28>
  407638:	ldr	x8, [x20]
  40763c:	mov	w0, wzr
  407640:	str	x8, [x19, #8]
  407644:	ldr	x8, [x20, #8]
  407648:	str	x8, [x19]
  40764c:	b	40765c <__fxstatat@plt+0x5d2c>
  407650:	mov	w0, wzr
  407654:	b	40765c <__fxstatat@plt+0x5d2c>
  407658:	mov	w0, #0x1                   	// #1
  40765c:	ldp	x20, x19, [sp, #32]
  407660:	ldr	x21, [sp, #16]
  407664:	ldp	x29, x30, [sp], #48
  407668:	ret
  40766c:	adrp	x0, 40a000 <__fxstatat@plt+0x86d0>
  407670:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  407674:	adrp	x3, 40a000 <__fxstatat@plt+0x86d0>
  407678:	add	x0, x0, #0x15d
  40767c:	add	x1, x1, #0x175
  407680:	add	x3, x3, #0x187
  407684:	mov	w2, #0x3c                  	// #60
  407688:	bl	4018e0 <__assert_fail@plt>
  40768c:	sub	x8, x0, #0x1
  407690:	tst	x0, x8
  407694:	cset	w0, eq  // eq = none
  407698:	ret
  40769c:	sub	sp, sp, #0xe0
  4076a0:	stp	x29, x30, [sp, #208]
  4076a4:	add	x29, sp, #0xd0
  4076a8:	stp	x2, x3, [x29, #-80]
  4076ac:	stp	x4, x5, [x29, #-64]
  4076b0:	stp	x6, x7, [x29, #-48]
  4076b4:	stp	q1, q2, [sp, #16]
  4076b8:	stp	q3, q4, [sp, #48]
  4076bc:	str	q0, [sp]
  4076c0:	stp	q5, q6, [sp, #80]
  4076c4:	str	q7, [sp, #112]
  4076c8:	tbnz	w1, #6, 4076d4 <__fxstatat@plt+0x5da4>
  4076cc:	mov	w2, wzr
  4076d0:	b	407720 <__fxstatat@plt+0x5df0>
  4076d4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4076d8:	mov	x11, sp
  4076dc:	sub	x12, x29, #0x50
  4076e0:	movk	x9, #0xff80, lsl #32
  4076e4:	add	x10, x29, #0x10
  4076e8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4076ec:	add	x11, x11, #0x80
  4076f0:	add	x12, x12, #0x30
  4076f4:	stp	x11, x9, [x29, #-16]
  4076f8:	stp	x10, x12, [x29, #-32]
  4076fc:	tbz	w8, #31, 407710 <__fxstatat@plt+0x5de0>
  407700:	add	w9, w8, #0x8
  407704:	cmp	w9, #0x0
  407708:	stur	w9, [x29, #-8]
  40770c:	b.le	407734 <__fxstatat@plt+0x5e04>
  407710:	ldur	x8, [x29, #-32]
  407714:	add	x9, x8, #0x8
  407718:	stur	x9, [x29, #-32]
  40771c:	ldr	w2, [x8]
  407720:	bl	401680 <open@plt>
  407724:	bl	408868 <__fxstatat@plt+0x6f38>
  407728:	ldp	x29, x30, [sp, #208]
  40772c:	add	sp, sp, #0xe0
  407730:	ret
  407734:	ldur	x9, [x29, #-24]
  407738:	add	x8, x9, x8
  40773c:	b	40771c <__fxstatat@plt+0x5dec>
  407740:	stp	x29, x30, [sp, #-32]!
  407744:	mov	x1, xzr
  407748:	str	x19, [sp, #16]
  40774c:	mov	x29, sp
  407750:	bl	401920 <setlocale@plt>
  407754:	cbz	x0, 407780 <__fxstatat@plt+0x5e50>
  407758:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  40775c:	add	x1, x1, #0x1ca
  407760:	mov	x19, x0
  407764:	bl	4017d0 <strcmp@plt>
  407768:	cbz	w0, 407788 <__fxstatat@plt+0x5e58>
  40776c:	adrp	x1, 40a000 <__fxstatat@plt+0x86d0>
  407770:	add	x1, x1, #0x1cc
  407774:	mov	x0, x19
  407778:	bl	4017d0 <strcmp@plt>
  40777c:	cbz	w0, 407788 <__fxstatat@plt+0x5e58>
  407780:	mov	w0, #0x1                   	// #1
  407784:	b	40778c <__fxstatat@plt+0x5e5c>
  407788:	mov	w0, wzr
  40778c:	ldr	x19, [sp, #16]
  407790:	ldp	x29, x30, [sp], #32
  407794:	ret
  407798:	ldr	x0, [x0, #16]
  40779c:	ret
  4077a0:	ldr	x0, [x0, #24]
  4077a4:	ret
  4077a8:	ldr	x0, [x0, #32]
  4077ac:	ret
  4077b0:	ldp	x8, x9, [x0]
  4077b4:	cmp	x8, x9
  4077b8:	b.cs	4077fc <__fxstatat@plt+0x5ecc>  // b.hs, b.nlast
  4077bc:	ldr	x9, [x0, #8]
  4077c0:	mov	x0, xzr
  4077c4:	b	4077d4 <__fxstatat@plt+0x5ea4>
  4077c8:	add	x8, x8, #0x10
  4077cc:	cmp	x8, x9
  4077d0:	b.cs	407800 <__fxstatat@plt+0x5ed0>  // b.hs, b.nlast
  4077d4:	ldr	x10, [x8]
  4077d8:	cbz	x10, 4077c8 <__fxstatat@plt+0x5e98>
  4077dc:	mov	x10, xzr
  4077e0:	mov	x11, x8
  4077e4:	ldr	x11, [x11, #8]
  4077e8:	add	x10, x10, #0x1
  4077ec:	cbnz	x11, 4077e4 <__fxstatat@plt+0x5eb4>
  4077f0:	cmp	x10, x0
  4077f4:	csel	x0, x10, x0, hi  // hi = pmore
  4077f8:	b	4077c8 <__fxstatat@plt+0x5e98>
  4077fc:	mov	x0, xzr
  407800:	ret
  407804:	ldp	x9, x8, [x0]
  407808:	cmp	x9, x8
  40780c:	b.cs	40784c <__fxstatat@plt+0x5f1c>  // b.hs, b.nlast
  407810:	ldr	x11, [x0, #8]
  407814:	mov	x8, xzr
  407818:	mov	x10, xzr
  40781c:	b	40782c <__fxstatat@plt+0x5efc>
  407820:	add	x9, x9, #0x10
  407824:	cmp	x9, x11
  407828:	b.cs	407854 <__fxstatat@plt+0x5f24>  // b.hs, b.nlast
  40782c:	ldr	x12, [x9]
  407830:	cbz	x12, 407820 <__fxstatat@plt+0x5ef0>
  407834:	mov	x12, x9
  407838:	ldr	x12, [x12, #8]
  40783c:	add	x8, x8, #0x1
  407840:	cbnz	x12, 407838 <__fxstatat@plt+0x5f08>
  407844:	add	x10, x10, #0x1
  407848:	b	407820 <__fxstatat@plt+0x5ef0>
  40784c:	mov	x10, xzr
  407850:	mov	x8, xzr
  407854:	ldr	x9, [x0, #24]
  407858:	cmp	x10, x9
  40785c:	b.ne	407874 <__fxstatat@plt+0x5f44>  // b.any
  407860:	ldr	x9, [x0, #32]
  407864:	cmp	x8, x9
  407868:	b.ne	407874 <__fxstatat@plt+0x5f44>  // b.any
  40786c:	mov	w0, #0x1                   	// #1
  407870:	ret
  407874:	mov	w0, wzr
  407878:	ret
  40787c:	stp	x29, x30, [sp, #-64]!
  407880:	str	x23, [sp, #16]
  407884:	stp	x22, x21, [sp, #32]
  407888:	stp	x20, x19, [sp, #48]
  40788c:	mov	x29, sp
  407890:	mov	x19, x1
  407894:	mov	x20, x0
  407898:	bl	4077a8 <__fxstatat@plt+0x5e78>
  40789c:	mov	x21, x0
  4078a0:	mov	x0, x20
  4078a4:	bl	407798 <__fxstatat@plt+0x5e68>
  4078a8:	mov	x22, x0
  4078ac:	mov	x0, x20
  4078b0:	bl	4077a0 <__fxstatat@plt+0x5e70>
  4078b4:	mov	x23, x0
  4078b8:	mov	x0, x20
  4078bc:	bl	4077b0 <__fxstatat@plt+0x5e80>
  4078c0:	adrp	x2, 40a000 <__fxstatat@plt+0x86d0>
  4078c4:	mov	x20, x0
  4078c8:	add	x2, x2, #0x1d2
  4078cc:	mov	w1, #0x1                   	// #1
  4078d0:	mov	x0, x19
  4078d4:	mov	x3, x21
  4078d8:	bl	4017c0 <__fprintf_chk@plt>
  4078dc:	adrp	x2, 40a000 <__fxstatat@plt+0x86d0>
  4078e0:	add	x2, x2, #0x1ea
  4078e4:	mov	w1, #0x1                   	// #1
  4078e8:	mov	x0, x19
  4078ec:	mov	x3, x22
  4078f0:	bl	4017c0 <__fprintf_chk@plt>
  4078f4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4078f8:	ucvtf	d0, x23
  4078fc:	fmov	d1, x8
  407900:	fmul	d0, d0, d1
  407904:	ucvtf	d1, x22
  407908:	adrp	x2, 40a000 <__fxstatat@plt+0x86d0>
  40790c:	fdiv	d0, d0, d1
  407910:	add	x2, x2, #0x202
  407914:	mov	w1, #0x1                   	// #1
  407918:	mov	x0, x19
  40791c:	mov	x3, x23
  407920:	bl	4017c0 <__fprintf_chk@plt>
  407924:	adrp	x2, 40a000 <__fxstatat@plt+0x86d0>
  407928:	add	x2, x2, #0x223
  40792c:	mov	w1, #0x1                   	// #1
  407930:	mov	x0, x19
  407934:	mov	x3, x20
  407938:	bl	4017c0 <__fprintf_chk@plt>
  40793c:	ldp	x20, x19, [sp, #48]
  407940:	ldp	x22, x21, [sp, #32]
  407944:	ldr	x23, [sp, #16]
  407948:	ldp	x29, x30, [sp], #64
  40794c:	ret
  407950:	stp	x29, x30, [sp, #-48]!
  407954:	str	x21, [sp, #16]
  407958:	stp	x20, x19, [sp, #32]
  40795c:	mov	x29, sp
  407960:	mov	x19, x1
  407964:	mov	x20, x0
  407968:	bl	4079c0 <__fxstatat@plt+0x6090>
  40796c:	ldr	x8, [x0]
  407970:	mov	x21, x0
  407974:	mov	x0, xzr
  407978:	cbz	x8, 4079b0 <__fxstatat@plt+0x6080>
  40797c:	cbz	x21, 4079b0 <__fxstatat@plt+0x6080>
  407980:	ldr	x1, [x21]
  407984:	cmp	x1, x19
  407988:	b.eq	4079ac <__fxstatat@plt+0x607c>  // b.none
  40798c:	ldr	x8, [x20, #56]
  407990:	mov	x0, x19
  407994:	blr	x8
  407998:	tbnz	w0, #0, 4079ac <__fxstatat@plt+0x607c>
  40799c:	ldr	x21, [x21, #8]
  4079a0:	cbnz	x21, 407980 <__fxstatat@plt+0x6050>
  4079a4:	mov	x0, xzr
  4079a8:	b	4079b0 <__fxstatat@plt+0x6080>
  4079ac:	ldr	x0, [x21]
  4079b0:	ldp	x20, x19, [sp, #32]
  4079b4:	ldr	x21, [sp, #16]
  4079b8:	ldp	x29, x30, [sp], #48
  4079bc:	ret
  4079c0:	stp	x29, x30, [sp, #-32]!
  4079c4:	ldr	x8, [x0, #16]
  4079c8:	ldr	x9, [x0, #48]
  4079cc:	str	x19, [sp, #16]
  4079d0:	mov	x19, x0
  4079d4:	mov	x0, x1
  4079d8:	mov	x1, x8
  4079dc:	mov	x29, sp
  4079e0:	blr	x9
  4079e4:	ldr	x8, [x19, #16]
  4079e8:	cmp	x0, x8
  4079ec:	b.cs	407a04 <__fxstatat@plt+0x60d4>  // b.hs, b.nlast
  4079f0:	ldr	x8, [x19]
  4079f4:	ldr	x19, [sp, #16]
  4079f8:	add	x0, x8, x0, lsl #4
  4079fc:	ldp	x29, x30, [sp], #32
  407a00:	ret
  407a04:	bl	401780 <abort@plt>
  407a08:	stp	x29, x30, [sp, #-16]!
  407a0c:	ldr	x8, [x0, #32]
  407a10:	mov	x29, sp
  407a14:	cbz	x8, 407a30 <__fxstatat@plt+0x6100>
  407a18:	ldr	x9, [x0]
  407a1c:	ldr	x8, [x0, #8]
  407a20:	cmp	x9, x8
  407a24:	b.cs	407a3c <__fxstatat@plt+0x610c>  // b.hs, b.nlast
  407a28:	ldr	x8, [x9], #16
  407a2c:	cbz	x8, 407a1c <__fxstatat@plt+0x60ec>
  407a30:	mov	x0, x8
  407a34:	ldp	x29, x30, [sp], #16
  407a38:	ret
  407a3c:	bl	401780 <abort@plt>
  407a40:	stp	x29, x30, [sp, #-32]!
  407a44:	stp	x20, x19, [sp, #16]
  407a48:	mov	x29, sp
  407a4c:	mov	x20, x1
  407a50:	mov	x19, x0
  407a54:	bl	4079c0 <__fxstatat@plt+0x6090>
  407a58:	mov	x8, x0
  407a5c:	b	407a68 <__fxstatat@plt+0x6138>
  407a60:	ldr	x8, [x8, #8]
  407a64:	cbz	x8, 407a84 <__fxstatat@plt+0x6154>
  407a68:	ldr	x9, [x8]
  407a6c:	cmp	x9, x20
  407a70:	b.ne	407a60 <__fxstatat@plt+0x6130>  // b.any
  407a74:	ldr	x9, [x8, #8]
  407a78:	cbz	x9, 407a60 <__fxstatat@plt+0x6130>
  407a7c:	ldr	x0, [x9]
  407a80:	b	407aa4 <__fxstatat@plt+0x6174>
  407a84:	ldr	x8, [x19, #8]
  407a88:	add	x9, x0, #0x10
  407a8c:	cmp	x9, x8
  407a90:	b.cs	407aa0 <__fxstatat@plt+0x6170>  // b.hs, b.nlast
  407a94:	ldr	x0, [x9], #16
  407a98:	cbz	x0, 407a8c <__fxstatat@plt+0x615c>
  407a9c:	b	407aa4 <__fxstatat@plt+0x6174>
  407aa0:	mov	x0, xzr
  407aa4:	ldp	x20, x19, [sp, #16]
  407aa8:	ldp	x29, x30, [sp], #32
  407aac:	ret
  407ab0:	ldp	x9, x8, [x0]
  407ab4:	cmp	x9, x8
  407ab8:	b.cs	407b14 <__fxstatat@plt+0x61e4>  // b.hs, b.nlast
  407abc:	mov	x10, xzr
  407ac0:	ldr	x8, [x9]
  407ac4:	cbz	x8, 407af4 <__fxstatat@plt+0x61c4>
  407ac8:	cbz	x9, 407af4 <__fxstatat@plt+0x61c4>
  407acc:	mov	x11, x9
  407ad0:	cmp	x10, x2
  407ad4:	b.cs	407b1c <__fxstatat@plt+0x61ec>  // b.hs, b.nlast
  407ad8:	ldr	x8, [x11]
  407adc:	str	x8, [x1, x10, lsl #3]
  407ae0:	ldr	x11, [x11, #8]
  407ae4:	add	x8, x10, #0x1
  407ae8:	mov	x10, x8
  407aec:	cbnz	x11, 407ad0 <__fxstatat@plt+0x61a0>
  407af0:	b	407af8 <__fxstatat@plt+0x61c8>
  407af4:	mov	x8, x10
  407af8:	ldr	x10, [x0, #8]
  407afc:	add	x9, x9, #0x10
  407b00:	cmp	x9, x10
  407b04:	mov	x10, x8
  407b08:	b.cc	407ac0 <__fxstatat@plt+0x6190>  // b.lo, b.ul, b.last
  407b0c:	mov	x0, x8
  407b10:	ret
  407b14:	mov	x0, xzr
  407b18:	ret
  407b1c:	mov	x0, x10
  407b20:	ret
  407b24:	stp	x29, x30, [sp, #-64]!
  407b28:	stp	x24, x23, [sp, #16]
  407b2c:	stp	x22, x21, [sp, #32]
  407b30:	stp	x20, x19, [sp, #48]
  407b34:	ldp	x23, x8, [x0]
  407b38:	mov	x29, sp
  407b3c:	cmp	x23, x8
  407b40:	b.cs	407b98 <__fxstatat@plt+0x6268>  // b.hs, b.nlast
  407b44:	mov	x19, x2
  407b48:	mov	x20, x0
  407b4c:	mov	x22, x1
  407b50:	mov	x21, xzr
  407b54:	b	407b68 <__fxstatat@plt+0x6238>
  407b58:	ldr	x8, [x20, #8]
  407b5c:	add	x23, x23, #0x10
  407b60:	cmp	x23, x8
  407b64:	b.cs	407b9c <__fxstatat@plt+0x626c>  // b.hs, b.nlast
  407b68:	ldr	x8, [x23]
  407b6c:	cbz	x8, 407b58 <__fxstatat@plt+0x6228>
  407b70:	cbz	x23, 407b58 <__fxstatat@plt+0x6228>
  407b74:	mov	x24, x23
  407b78:	ldr	x0, [x24]
  407b7c:	mov	x1, x19
  407b80:	blr	x22
  407b84:	tbz	w0, #0, 407b9c <__fxstatat@plt+0x626c>
  407b88:	ldr	x24, [x24, #8]
  407b8c:	add	x21, x21, #0x1
  407b90:	cbnz	x24, 407b78 <__fxstatat@plt+0x6248>
  407b94:	b	407b58 <__fxstatat@plt+0x6228>
  407b98:	mov	x21, xzr
  407b9c:	mov	x0, x21
  407ba0:	ldp	x20, x19, [sp, #48]
  407ba4:	ldp	x22, x21, [sp, #32]
  407ba8:	ldp	x24, x23, [sp, #16]
  407bac:	ldp	x29, x30, [sp], #64
  407bb0:	ret
  407bb4:	ldrb	w9, [x0]
  407bb8:	cbz	w9, 407be8 <__fxstatat@plt+0x62b8>
  407bbc:	mov	x8, x0
  407bc0:	mov	x0, xzr
  407bc4:	add	x8, x8, #0x1
  407bc8:	lsl	x10, x0, #5
  407bcc:	sub	x10, x10, x0
  407bd0:	add	x10, x10, w9, uxtb
  407bd4:	ldrb	w9, [x8], #1
  407bd8:	udiv	x11, x10, x1
  407bdc:	msub	x0, x11, x1, x10
  407be0:	cbnz	w9, 407bc8 <__fxstatat@plt+0x6298>
  407be4:	ret
  407be8:	mov	x0, xzr
  407bec:	ret
  407bf0:	adrp	x8, 40a000 <__fxstatat@plt+0x86d0>
  407bf4:	add	x8, x8, #0x23c
  407bf8:	ldr	w9, [x8, #16]
  407bfc:	ldr	q0, [x8]
  407c00:	str	w9, [x0, #16]
  407c04:	str	q0, [x0]
  407c08:	ret
  407c0c:	stp	x29, x30, [sp, #-64]!
  407c10:	adrp	x8, 407000 <__fxstatat@plt+0x56d0>
  407c14:	add	x8, x8, #0xce0
  407c18:	cmp	x2, #0x0
  407c1c:	adrp	x9, 407000 <__fxstatat@plt+0x56d0>
  407c20:	stp	x24, x23, [sp, #16]
  407c24:	stp	x22, x21, [sp, #32]
  407c28:	mov	x21, x0
  407c2c:	add	x9, x9, #0xd0c
  407c30:	csel	x23, x8, x2, eq  // eq = none
  407c34:	cmp	x3, #0x0
  407c38:	mov	w0, #0x50                  	// #80
  407c3c:	stp	x20, x19, [sp, #48]
  407c40:	mov	x29, sp
  407c44:	mov	x19, x4
  407c48:	mov	x22, x1
  407c4c:	csel	x24, x9, x3, eq  // eq = none
  407c50:	bl	401670 <malloc@plt>
  407c54:	mov	x20, x0
  407c58:	cbz	x0, 407cc8 <__fxstatat@plt+0x6398>
  407c5c:	adrp	x8, 40a000 <__fxstatat@plt+0x86d0>
  407c60:	add	x8, x8, #0x23c
  407c64:	cmp	x22, #0x0
  407c68:	csel	x22, x8, x22, eq  // eq = none
  407c6c:	mov	x0, x20
  407c70:	str	x22, [x20, #40]
  407c74:	bl	407d18 <__fxstatat@plt+0x63e8>
  407c78:	tbz	w0, #0, 407cbc <__fxstatat@plt+0x638c>
  407c7c:	mov	x0, x21
  407c80:	mov	x1, x22
  407c84:	bl	407dc0 <__fxstatat@plt+0x6490>
  407c88:	str	x0, [x20, #16]
  407c8c:	cbz	x0, 407cbc <__fxstatat@plt+0x638c>
  407c90:	mov	w1, #0x10                  	// #16
  407c94:	mov	x21, x0
  407c98:	bl	405338 <__fxstatat@plt+0x3a08>
  407c9c:	str	x0, [x20]
  407ca0:	cbz	x0, 407cbc <__fxstatat@plt+0x638c>
  407ca4:	add	x8, x0, x21, lsl #4
  407ca8:	stp	xzr, xzr, [x20, #24]
  407cac:	stp	x23, x24, [x20, #48]
  407cb0:	str	x8, [x20, #8]
  407cb4:	stp	x19, xzr, [x20, #64]
  407cb8:	b	407cc8 <__fxstatat@plt+0x6398>
  407cbc:	mov	x0, x20
  407cc0:	bl	401800 <free@plt>
  407cc4:	mov	x20, xzr
  407cc8:	mov	x0, x20
  407ccc:	ldp	x20, x19, [sp, #48]
  407cd0:	ldp	x22, x21, [sp, #32]
  407cd4:	ldp	x24, x23, [sp, #16]
  407cd8:	ldp	x29, x30, [sp], #64
  407cdc:	ret
  407ce0:	stp	x29, x30, [sp, #-32]!
  407ce4:	str	x19, [sp, #16]
  407ce8:	mov	x19, x1
  407cec:	mov	w1, #0x3                   	// #3
  407cf0:	mov	x29, sp
  407cf4:	bl	408d44 <__fxstatat@plt+0x7414>
  407cf8:	udiv	x8, x0, x19
  407cfc:	msub	x0, x8, x19, x0
  407d00:	ldr	x19, [sp, #16]
  407d04:	ldp	x29, x30, [sp], #32
  407d08:	ret
  407d0c:	cmp	x0, x1
  407d10:	cset	w0, eq  // eq = none
  407d14:	ret
  407d18:	ldr	x8, [x0, #40]
  407d1c:	adrp	x9, 40a000 <__fxstatat@plt+0x86d0>
  407d20:	add	x9, x9, #0x23c
  407d24:	cmp	x8, x9
  407d28:	b.eq	407db8 <__fxstatat@plt+0x6488>  // b.none
  407d2c:	ldr	s0, [x8, #8]
  407d30:	mov	w10, #0xcccd                	// #52429
  407d34:	movk	w10, #0x3dcc, lsl #16
  407d38:	fmov	s1, w10
  407d3c:	fcmp	s0, s1
  407d40:	b.le	407d7c <__fxstatat@plt+0x644c>
  407d44:	mov	w10, #0x6666                	// #26214
  407d48:	movk	w10, #0x3f66, lsl #16
  407d4c:	fmov	s1, w10
  407d50:	fcmp	s0, s1
  407d54:	b.pl	407d7c <__fxstatat@plt+0x644c>  // b.nfrst
  407d58:	ldr	s1, [x8, #12]
  407d5c:	mov	w10, #0xcccd                	// #52429
  407d60:	movk	w10, #0x3f8c, lsl #16
  407d64:	fmov	s2, w10
  407d68:	fcmp	s1, s2
  407d6c:	b.le	407d7c <__fxstatat@plt+0x644c>
  407d70:	ldr	s1, [x8]
  407d74:	fcmp	s1, #0.0
  407d78:	b.ge	407d88 <__fxstatat@plt+0x6458>  // b.tcont
  407d7c:	str	x9, [x0, #40]
  407d80:	mov	w0, wzr
  407d84:	ret
  407d88:	mov	w10, #0xcccd                	// #52429
  407d8c:	movk	w10, #0x3dcc, lsl #16
  407d90:	fmov	s2, w10
  407d94:	fadd	s1, s1, s2
  407d98:	fcmp	s1, s0
  407d9c:	b.pl	407d7c <__fxstatat@plt+0x644c>  // b.nfrst
  407da0:	ldr	s0, [x8, #4]
  407da4:	fmov	s2, #1.000000000000000000e+00
  407da8:	fcmp	s0, s2
  407dac:	b.hi	407d7c <__fxstatat@plt+0x644c>  // b.pmore
  407db0:	fcmp	s1, s0
  407db4:	b.pl	407d7c <__fxstatat@plt+0x644c>  // b.nfrst
  407db8:	mov	w0, #0x1                   	// #1
  407dbc:	ret
  407dc0:	stp	x29, x30, [sp, #-16]!
  407dc4:	ldrb	w8, [x1, #16]
  407dc8:	mov	x29, sp
  407dcc:	cbnz	w8, 407df4 <__fxstatat@plt+0x64c4>
  407dd0:	ldr	s0, [x1, #8]
  407dd4:	mov	w8, #0x5f800000            	// #1602224128
  407dd8:	ucvtf	s1, x0
  407ddc:	fmov	s2, w8
  407de0:	fdiv	s0, s1, s0
  407de4:	fcvtzu	x8, s0
  407de8:	fcmp	s0, s2
  407dec:	csel	x0, x8, x0, lt  // lt = tstop
  407df0:	b.ge	407e0c <__fxstatat@plt+0x64dc>  // b.tcont
  407df4:	bl	408598 <__fxstatat@plt+0x6c68>
  407df8:	lsr	x8, x0, #60
  407dfc:	cmp	x8, #0x0
  407e00:	csel	x0, xzr, x0, ne  // ne = any
  407e04:	ldp	x29, x30, [sp], #16
  407e08:	ret
  407e0c:	mov	x0, xzr
  407e10:	ldp	x29, x30, [sp], #16
  407e14:	ret
  407e18:	stp	x29, x30, [sp, #-48]!
  407e1c:	str	x21, [sp, #16]
  407e20:	stp	x20, x19, [sp, #32]
  407e24:	ldp	x20, x8, [x0]
  407e28:	mov	x19, x0
  407e2c:	mov	x29, sp
  407e30:	b	407e40 <__fxstatat@plt+0x6510>
  407e34:	stp	xzr, xzr, [x20]
  407e38:	ldr	x8, [x19, #8]
  407e3c:	add	x20, x20, #0x10
  407e40:	cmp	x20, x8
  407e44:	b.cs	407eac <__fxstatat@plt+0x657c>  // b.hs, b.nlast
  407e48:	ldr	x8, [x20]
  407e4c:	cbz	x8, 407e38 <__fxstatat@plt+0x6508>
  407e50:	ldr	x8, [x19, #64]
  407e54:	ldr	x21, [x20, #8]
  407e58:	cmp	x8, #0x0
  407e5c:	cset	w9, ne  // ne = any
  407e60:	cbnz	x21, 407e9c <__fxstatat@plt+0x656c>
  407e64:	cbz	w9, 407e34 <__fxstatat@plt+0x6504>
  407e68:	ldr	x0, [x20]
  407e6c:	blr	x8
  407e70:	b	407e34 <__fxstatat@plt+0x6504>
  407e74:	str	xzr, [x21]
  407e78:	ldr	x8, [x19, #72]
  407e7c:	ldr	x10, [x21, #8]
  407e80:	str	x8, [x21, #8]
  407e84:	ldr	x8, [x19, #64]
  407e88:	str	x21, [x19, #72]
  407e8c:	mov	x21, x10
  407e90:	cmp	x8, #0x0
  407e94:	cset	w9, ne  // ne = any
  407e98:	cbz	x10, 407e64 <__fxstatat@plt+0x6534>
  407e9c:	tbz	w9, #0, 407e74 <__fxstatat@plt+0x6544>
  407ea0:	ldr	x0, [x21]
  407ea4:	blr	x8
  407ea8:	b	407e74 <__fxstatat@plt+0x6544>
  407eac:	stp	xzr, xzr, [x19, #24]
  407eb0:	ldp	x20, x19, [sp, #32]
  407eb4:	ldr	x21, [sp, #16]
  407eb8:	ldp	x29, x30, [sp], #48
  407ebc:	ret
  407ec0:	stp	x29, x30, [sp, #-48]!
  407ec4:	stp	x20, x19, [sp, #32]
  407ec8:	ldr	x8, [x0, #64]
  407ecc:	mov	x19, x0
  407ed0:	str	x21, [sp, #16]
  407ed4:	mov	x29, sp
  407ed8:	cbz	x8, 407f24 <__fxstatat@plt+0x65f4>
  407edc:	ldr	x8, [x19, #32]
  407ee0:	cbz	x8, 407f24 <__fxstatat@plt+0x65f4>
  407ee4:	ldp	x20, x8, [x19]
  407ee8:	b	407ef4 <__fxstatat@plt+0x65c4>
  407eec:	ldr	x8, [x19, #8]
  407ef0:	add	x20, x20, #0x10
  407ef4:	cmp	x20, x8
  407ef8:	b.cs	407f24 <__fxstatat@plt+0x65f4>  // b.hs, b.nlast
  407efc:	ldr	x8, [x20]
  407f00:	cbz	x8, 407eec <__fxstatat@plt+0x65bc>
  407f04:	cbz	x20, 407eec <__fxstatat@plt+0x65bc>
  407f08:	mov	x21, x20
  407f0c:	ldr	x8, [x19, #64]
  407f10:	ldr	x0, [x21]
  407f14:	blr	x8
  407f18:	ldr	x21, [x21, #8]
  407f1c:	cbnz	x21, 407f0c <__fxstatat@plt+0x65dc>
  407f20:	b	407eec <__fxstatat@plt+0x65bc>
  407f24:	ldp	x20, x8, [x19]
  407f28:	b	407f34 <__fxstatat@plt+0x6604>
  407f2c:	ldr	x8, [x19, #8]
  407f30:	add	x20, x20, #0x10
  407f34:	cmp	x20, x8
  407f38:	b.cs	407f58 <__fxstatat@plt+0x6628>  // b.hs, b.nlast
  407f3c:	ldr	x0, [x20, #8]
  407f40:	cbz	x0, 407f2c <__fxstatat@plt+0x65fc>
  407f44:	ldr	x21, [x0, #8]
  407f48:	bl	401800 <free@plt>
  407f4c:	mov	x0, x21
  407f50:	cbnz	x21, 407f44 <__fxstatat@plt+0x6614>
  407f54:	b	407f2c <__fxstatat@plt+0x65fc>
  407f58:	ldr	x0, [x19, #72]
  407f5c:	cbz	x0, 407f70 <__fxstatat@plt+0x6640>
  407f60:	ldr	x20, [x0, #8]
  407f64:	bl	401800 <free@plt>
  407f68:	mov	x0, x20
  407f6c:	cbnz	x20, 407f60 <__fxstatat@plt+0x6630>
  407f70:	ldr	x0, [x19]
  407f74:	bl	401800 <free@plt>
  407f78:	mov	x0, x19
  407f7c:	bl	401800 <free@plt>
  407f80:	ldp	x20, x19, [sp, #32]
  407f84:	ldr	x21, [sp, #16]
  407f88:	ldp	x29, x30, [sp], #48
  407f8c:	ret
  407f90:	sub	sp, sp, #0x70
  407f94:	stp	x29, x30, [sp, #80]
  407f98:	stp	x20, x19, [sp, #96]
  407f9c:	ldr	x8, [x0, #40]
  407fa0:	mov	x19, x0
  407fa4:	mov	x0, x1
  407fa8:	add	x29, sp, #0x50
  407fac:	mov	x1, x8
  407fb0:	bl	407dc0 <__fxstatat@plt+0x6490>
  407fb4:	cbz	x0, 4080a4 <__fxstatat@plt+0x6774>
  407fb8:	ldr	x8, [x19, #16]
  407fbc:	mov	x20, x0
  407fc0:	cmp	x0, x8
  407fc4:	b.ne	407fd0 <__fxstatat@plt+0x66a0>  // b.any
  407fc8:	mov	w0, #0x1                   	// #1
  407fcc:	b	4080a4 <__fxstatat@plt+0x6774>
  407fd0:	mov	w1, #0x10                  	// #16
  407fd4:	mov	x0, x20
  407fd8:	bl	405338 <__fxstatat@plt+0x3a08>
  407fdc:	str	x0, [sp]
  407fe0:	cbz	x0, 4080a4 <__fxstatat@plt+0x6774>
  407fe4:	ldr	x8, [sp]
  407fe8:	stp	xzr, xzr, [sp, #24]
  407fec:	mov	x0, sp
  407ff0:	mov	x1, x19
  407ff4:	add	x8, x8, x20, lsl #4
  407ff8:	stp	x8, x20, [sp, #8]
  407ffc:	ldr	x8, [x19, #40]
  408000:	mov	w2, wzr
  408004:	str	x8, [sp, #40]
  408008:	ldr	x8, [x19, #48]
  40800c:	str	x8, [sp, #48]
  408010:	ldr	x8, [x19, #56]
  408014:	str	x8, [sp, #56]
  408018:	ldr	x8, [x19, #64]
  40801c:	str	x8, [sp, #64]
  408020:	ldr	x8, [x19, #72]
  408024:	str	x8, [sp, #72]
  408028:	bl	4080b8 <__fxstatat@plt+0x6788>
  40802c:	tbz	w0, #0, 408068 <__fxstatat@plt+0x6738>
  408030:	ldr	x0, [x19]
  408034:	bl	401800 <free@plt>
  408038:	ldr	x8, [sp]
  40803c:	mov	w0, #0x1                   	// #1
  408040:	str	x8, [x19]
  408044:	ldr	x8, [sp, #8]
  408048:	str	x8, [x19, #8]
  40804c:	ldr	x8, [sp, #16]
  408050:	str	x8, [x19, #16]
  408054:	ldr	x8, [sp, #24]
  408058:	str	x8, [x19, #24]
  40805c:	ldr	x8, [sp, #72]
  408060:	str	x8, [x19, #72]
  408064:	b	4080a4 <__fxstatat@plt+0x6774>
  408068:	ldr	x8, [sp, #72]
  40806c:	mov	x1, sp
  408070:	mov	w2, #0x1                   	// #1
  408074:	mov	x0, x19
  408078:	str	x8, [x19, #72]
  40807c:	bl	4080b8 <__fxstatat@plt+0x6788>
  408080:	tbz	w0, #0, 4080b4 <__fxstatat@plt+0x6784>
  408084:	mov	x1, sp
  408088:	mov	x0, x19
  40808c:	mov	w2, wzr
  408090:	bl	4080b8 <__fxstatat@plt+0x6788>
  408094:	tbz	w0, #0, 4080b4 <__fxstatat@plt+0x6784>
  408098:	ldr	x0, [sp]
  40809c:	bl	401800 <free@plt>
  4080a0:	mov	w0, wzr
  4080a4:	ldp	x20, x19, [sp, #96]
  4080a8:	ldp	x29, x30, [sp, #80]
  4080ac:	add	sp, sp, #0x70
  4080b0:	ret
  4080b4:	bl	401780 <abort@plt>
  4080b8:	stp	x29, x30, [sp, #-80]!
  4080bc:	str	x25, [sp, #16]
  4080c0:	stp	x24, x23, [sp, #32]
  4080c4:	stp	x22, x21, [sp, #48]
  4080c8:	stp	x20, x19, [sp, #64]
  4080cc:	ldp	x24, x8, [x1]
  4080d0:	mov	x29, sp
  4080d4:	cmp	x24, x8
  4080d8:	b.cs	4081f4 <__fxstatat@plt+0x68c4>  // b.hs, b.nlast
  4080dc:	mov	w19, w2
  4080e0:	mov	x20, x1
  4080e4:	mov	x21, x0
  4080e8:	b	40810c <__fxstatat@plt+0x67dc>
  4080ec:	mov	w8, #0x4                   	// #4
  4080f0:	orr	w8, w8, #0x4
  4080f4:	cmp	w8, #0x4
  4080f8:	b.ne	4081fc <__fxstatat@plt+0x68cc>  // b.any
  4080fc:	ldr	x8, [x20, #8]
  408100:	add	x24, x24, #0x10
  408104:	cmp	x24, x8
  408108:	b.cs	4081f4 <__fxstatat@plt+0x68c4>  // b.hs, b.nlast
  40810c:	ldr	x8, [x24]
  408110:	cbz	x8, 4080fc <__fxstatat@plt+0x67cc>
  408114:	ldr	x22, [x24, #8]
  408118:	cbnz	x22, 408144 <__fxstatat@plt+0x6814>
  40811c:	b	408174 <__fxstatat@plt+0x6844>
  408120:	str	x23, [x0]
  408124:	ldr	x8, [x21, #24]
  408128:	mov	x0, x21
  40812c:	mov	x1, x22
  408130:	add	x8, x8, #0x1
  408134:	str	x8, [x21, #24]
  408138:	bl	40862c <__fxstatat@plt+0x6cfc>
  40813c:	mov	x22, x25
  408140:	cbz	x25, 408174 <__fxstatat@plt+0x6844>
  408144:	ldr	x23, [x22]
  408148:	mov	x0, x21
  40814c:	mov	x1, x23
  408150:	bl	4079c0 <__fxstatat@plt+0x6090>
  408154:	ldr	x8, [x0]
  408158:	ldr	x25, [x22, #8]
  40815c:	cbz	x8, 408120 <__fxstatat@plt+0x67f0>
  408160:	ldr	x8, [x0, #8]
  408164:	str	x8, [x22, #8]
  408168:	str	x22, [x0, #8]
  40816c:	mov	x22, x25
  408170:	cbnz	x25, 408144 <__fxstatat@plt+0x6814>
  408174:	ldr	x22, [x24]
  408178:	str	xzr, [x24, #8]
  40817c:	tbnz	w19, #0, 4080ec <__fxstatat@plt+0x67bc>
  408180:	mov	x0, x21
  408184:	mov	x1, x22
  408188:	bl	4079c0 <__fxstatat@plt+0x6090>
  40818c:	ldr	x8, [x0]
  408190:	mov	x23, x0
  408194:	cbz	x8, 4081c0 <__fxstatat@plt+0x6890>
  408198:	mov	x0, x21
  40819c:	bl	408444 <__fxstatat@plt+0x6b14>
  4081a0:	cbz	x0, 4081e8 <__fxstatat@plt+0x68b8>
  4081a4:	str	x22, [x0]
  4081a8:	ldr	x9, [x23, #8]
  4081ac:	mov	w8, wzr
  4081b0:	str	x9, [x0, #8]
  4081b4:	str	x0, [x23, #8]
  4081b8:	cbnz	wzr, 4080f0 <__fxstatat@plt+0x67c0>
  4081bc:	b	4081d0 <__fxstatat@plt+0x68a0>
  4081c0:	str	x22, [x23]
  4081c4:	ldr	x8, [x21, #24]
  4081c8:	add	x8, x8, #0x1
  4081cc:	str	x8, [x21, #24]
  4081d0:	str	xzr, [x24]
  4081d4:	ldr	x9, [x20, #24]
  4081d8:	mov	w8, wzr
  4081dc:	sub	x9, x9, #0x1
  4081e0:	str	x9, [x20, #24]
  4081e4:	b	4080f0 <__fxstatat@plt+0x67c0>
  4081e8:	mov	w8, #0x1                   	// #1
  4081ec:	cbnz	w8, 4080f0 <__fxstatat@plt+0x67c0>
  4081f0:	b	4081d0 <__fxstatat@plt+0x68a0>
  4081f4:	mov	w0, #0x1                   	// #1
  4081f8:	b	408200 <__fxstatat@plt+0x68d0>
  4081fc:	mov	w0, wzr
  408200:	ldp	x20, x19, [sp, #64]
  408204:	ldp	x22, x21, [sp, #48]
  408208:	ldp	x24, x23, [sp, #32]
  40820c:	ldr	x25, [sp, #16]
  408210:	ldp	x29, x30, [sp], #80
  408214:	ret
  408218:	stp	x29, x30, [sp, #-48]!
  40821c:	str	x21, [sp, #16]
  408220:	stp	x20, x19, [sp, #32]
  408224:	mov	x29, sp
  408228:	cbz	x1, 408364 <__fxstatat@plt+0x6a34>
  40822c:	mov	x21, x2
  408230:	add	x2, x29, #0x18
  408234:	mov	w3, wzr
  408238:	mov	x20, x1
  40823c:	mov	x19, x0
  408240:	bl	408368 <__fxstatat@plt+0x6a38>
  408244:	cbz	x0, 40825c <__fxstatat@plt+0x692c>
  408248:	cbz	x21, 40832c <__fxstatat@plt+0x69fc>
  40824c:	mov	x8, x0
  408250:	mov	w0, wzr
  408254:	str	x8, [x21]
  408258:	b	408354 <__fxstatat@plt+0x6a24>
  40825c:	ldr	x8, [x19, #40]
  408260:	ldp	x10, x9, [x19, #16]
  408264:	ldr	s0, [x8, #8]
  408268:	ucvtf	s2, x10
  40826c:	ucvtf	s1, x9
  408270:	fmul	s0, s0, s2
  408274:	fcmp	s0, s1
  408278:	b.pl	4082f4 <__fxstatat@plt+0x69c4>  // b.nfrst
  40827c:	mov	x0, x19
  408280:	bl	407d18 <__fxstatat@plt+0x63e8>
  408284:	ldr	x8, [x19, #40]
  408288:	ldp	x10, x9, [x19, #16]
  40828c:	ldr	s0, [x8, #8]
  408290:	ucvtf	s1, x10
  408294:	ucvtf	s2, x9
  408298:	fmul	s3, s0, s1
  40829c:	fcmp	s3, s2
  4082a0:	b.pl	4082f4 <__fxstatat@plt+0x69c4>  // b.nfrst
  4082a4:	ldr	s2, [x8, #12]
  4082a8:	ldrb	w8, [x8, #16]
  4082ac:	fmul	s1, s2, s1
  4082b0:	cmp	w8, #0x0
  4082b4:	fmul	s0, s0, s1
  4082b8:	mov	w8, #0x5f800000            	// #1602224128
  4082bc:	fcsel	s0, s0, s1, eq  // eq = none
  4082c0:	fmov	s1, w8
  4082c4:	fcmp	s0, s1
  4082c8:	b.ge	408334 <__fxstatat@plt+0x6a04>  // b.tcont
  4082cc:	fcvtzu	x1, s0
  4082d0:	mov	x0, x19
  4082d4:	bl	407f90 <__fxstatat@plt+0x6660>
  4082d8:	tbz	w0, #0, 408334 <__fxstatat@plt+0x6a04>
  4082dc:	add	x2, x29, #0x18
  4082e0:	mov	x0, x19
  4082e4:	mov	x1, x20
  4082e8:	mov	w3, wzr
  4082ec:	bl	408368 <__fxstatat@plt+0x6a38>
  4082f0:	cbnz	x0, 408364 <__fxstatat@plt+0x6a34>
  4082f4:	ldr	x21, [x29, #24]
  4082f8:	ldr	x8, [x21]
  4082fc:	cbz	x8, 40833c <__fxstatat@plt+0x6a0c>
  408300:	mov	x0, x19
  408304:	bl	408444 <__fxstatat@plt+0x6b14>
  408308:	cbz	x0, 408334 <__fxstatat@plt+0x6a04>
  40830c:	str	x20, [x0]
  408310:	ldr	x8, [x21, #8]
  408314:	str	x8, [x0, #8]
  408318:	str	x0, [x21, #8]
  40831c:	ldr	x8, [x19, #32]
  408320:	add	x8, x8, #0x1
  408324:	str	x8, [x19, #32]
  408328:	b	408350 <__fxstatat@plt+0x6a20>
  40832c:	mov	w0, wzr
  408330:	b	408354 <__fxstatat@plt+0x6a24>
  408334:	mov	w0, #0xffffffff            	// #-1
  408338:	b	408354 <__fxstatat@plt+0x6a24>
  40833c:	str	x20, [x21]
  408340:	ldp	x9, x8, [x19, #24]
  408344:	add	x8, x8, #0x1
  408348:	add	x9, x9, #0x1
  40834c:	stp	x9, x8, [x19, #24]
  408350:	mov	w0, #0x1                   	// #1
  408354:	ldp	x20, x19, [sp, #32]
  408358:	ldr	x21, [sp, #16]
  40835c:	ldp	x29, x30, [sp], #48
  408360:	ret
  408364:	bl	401780 <abort@plt>
  408368:	stp	x29, x30, [sp, #-64]!
  40836c:	str	x23, [sp, #16]
  408370:	stp	x22, x21, [sp, #32]
  408374:	stp	x20, x19, [sp, #48]
  408378:	mov	x29, sp
  40837c:	mov	w21, w3
  408380:	mov	x23, x2
  408384:	mov	x22, x1
  408388:	mov	x19, x0
  40838c:	bl	4079c0 <__fxstatat@plt+0x6090>
  408390:	str	x0, [x23]
  408394:	ldr	x1, [x0]
  408398:	cbz	x1, 408400 <__fxstatat@plt+0x6ad0>
  40839c:	mov	x20, x0
  4083a0:	cmp	x1, x22
  4083a4:	b.eq	4083b8 <__fxstatat@plt+0x6a88>  // b.none
  4083a8:	ldr	x8, [x19, #56]
  4083ac:	mov	x0, x22
  4083b0:	blr	x8
  4083b4:	tbz	w0, #0, 4083d4 <__fxstatat@plt+0x6aa4>
  4083b8:	ldr	x22, [x20]
  4083bc:	tbz	w21, #0, 40842c <__fxstatat@plt+0x6afc>
  4083c0:	ldr	x1, [x20, #8]
  4083c4:	cbz	x1, 408428 <__fxstatat@plt+0x6af8>
  4083c8:	ldr	q0, [x1]
  4083cc:	str	q0, [x20]
  4083d0:	b	40841c <__fxstatat@plt+0x6aec>
  4083d4:	ldr	x8, [x20, #8]!
  4083d8:	cbz	x8, 408400 <__fxstatat@plt+0x6ad0>
  4083dc:	ldr	x1, [x8]
  4083e0:	cmp	x1, x22
  4083e4:	b.eq	408408 <__fxstatat@plt+0x6ad8>  // b.none
  4083e8:	ldr	x8, [x19, #56]
  4083ec:	mov	x0, x22
  4083f0:	blr	x8
  4083f4:	tbnz	w0, #0, 408408 <__fxstatat@plt+0x6ad8>
  4083f8:	ldr	x20, [x20]
  4083fc:	b	4083d4 <__fxstatat@plt+0x6aa4>
  408400:	mov	x22, xzr
  408404:	b	40842c <__fxstatat@plt+0x6afc>
  408408:	ldr	x1, [x20]
  40840c:	ldr	x22, [x1]
  408410:	tbz	w21, #0, 40842c <__fxstatat@plt+0x6afc>
  408414:	ldr	x8, [x1, #8]
  408418:	str	x8, [x20]
  40841c:	mov	x0, x19
  408420:	bl	40862c <__fxstatat@plt+0x6cfc>
  408424:	b	40842c <__fxstatat@plt+0x6afc>
  408428:	str	xzr, [x20]
  40842c:	mov	x0, x22
  408430:	ldp	x20, x19, [sp, #48]
  408434:	ldp	x22, x21, [sp, #32]
  408438:	ldr	x23, [sp, #16]
  40843c:	ldp	x29, x30, [sp], #64
  408440:	ret
  408444:	stp	x29, x30, [sp, #-16]!
  408448:	mov	x8, x0
  40844c:	ldr	x0, [x0, #72]
  408450:	mov	x29, sp
  408454:	cbz	x0, 408468 <__fxstatat@plt+0x6b38>
  408458:	ldr	x9, [x0, #8]
  40845c:	str	x9, [x8, #72]
  408460:	ldp	x29, x30, [sp], #16
  408464:	ret
  408468:	mov	w0, #0x10                  	// #16
  40846c:	bl	401670 <malloc@plt>
  408470:	ldp	x29, x30, [sp], #16
  408474:	ret
  408478:	stp	x29, x30, [sp, #-32]!
  40847c:	mov	x29, sp
  408480:	add	x2, x29, #0x18
  408484:	str	x19, [sp, #16]
  408488:	mov	x19, x1
  40848c:	bl	408218 <__fxstatat@plt+0x68e8>
  408490:	ldr	x8, [x29, #24]
  408494:	cmp	w0, #0x0
  408498:	csel	x8, x8, x19, eq  // eq = none
  40849c:	ldr	x19, [sp, #16]
  4084a0:	cmn	w0, #0x1
  4084a4:	csel	x0, xzr, x8, eq  // eq = none
  4084a8:	ldp	x29, x30, [sp], #32
  4084ac:	ret
  4084b0:	stp	x29, x30, [sp, #-48]!
  4084b4:	mov	x29, sp
  4084b8:	add	x2, x29, #0x18
  4084bc:	mov	w3, #0x1                   	// #1
  4084c0:	str	x21, [sp, #16]
  4084c4:	stp	x20, x19, [sp, #32]
  4084c8:	mov	x20, x0
  4084cc:	bl	408368 <__fxstatat@plt+0x6a38>
  4084d0:	mov	x19, x0
  4084d4:	cbz	x0, 408584 <__fxstatat@plt+0x6c54>
  4084d8:	ldr	x8, [x20, #32]
  4084dc:	sub	x8, x8, #0x1
  4084e0:	str	x8, [x20, #32]
  4084e4:	ldr	x8, [x29, #24]
  4084e8:	ldr	x8, [x8]
  4084ec:	cbnz	x8, 408584 <__fxstatat@plt+0x6c54>
  4084f0:	ldp	x10, x8, [x20, #16]
  4084f4:	ldr	x9, [x20, #40]
  4084f8:	sub	x8, x8, #0x1
  4084fc:	str	x8, [x20, #24]
  408500:	ldr	s0, [x9]
  408504:	ucvtf	s2, x10
  408508:	ucvtf	s1, x8
  40850c:	fmul	s0, s0, s2
  408510:	fcmp	s0, s1
  408514:	b.le	408584 <__fxstatat@plt+0x6c54>
  408518:	mov	x0, x20
  40851c:	bl	407d18 <__fxstatat@plt+0x63e8>
  408520:	ldr	x8, [x20, #40]
  408524:	ldp	x10, x9, [x20, #16]
  408528:	ldr	s1, [x8]
  40852c:	ucvtf	s0, x10
  408530:	ucvtf	s2, x9
  408534:	fmul	s1, s1, s0
  408538:	fcmp	s1, s2
  40853c:	b.le	408584 <__fxstatat@plt+0x6c54>
  408540:	ldr	s1, [x8, #4]
  408544:	ldrb	w9, [x8, #16]
  408548:	fmul	s0, s1, s0
  40854c:	cbnz	w9, 408558 <__fxstatat@plt+0x6c28>
  408550:	ldr	s1, [x8, #8]
  408554:	fmul	s0, s0, s1
  408558:	fcvtzu	x1, s0
  40855c:	mov	x0, x20
  408560:	bl	407f90 <__fxstatat@plt+0x6660>
  408564:	tbnz	w0, #0, 408584 <__fxstatat@plt+0x6c54>
  408568:	ldr	x0, [x20, #72]
  40856c:	cbz	x0, 408580 <__fxstatat@plt+0x6c50>
  408570:	ldr	x21, [x0, #8]
  408574:	bl	401800 <free@plt>
  408578:	mov	x0, x21
  40857c:	cbnz	x21, 408570 <__fxstatat@plt+0x6c40>
  408580:	str	xzr, [x20, #72]
  408584:	mov	x0, x19
  408588:	ldp	x20, x19, [sp, #32]
  40858c:	ldr	x21, [sp, #16]
  408590:	ldp	x29, x30, [sp], #48
  408594:	ret
  408598:	stp	x29, x30, [sp, #-32]!
  40859c:	cmp	x0, #0xa
  4085a0:	mov	w8, #0xa                   	// #10
  4085a4:	csel	x8, x0, x8, hi  // hi = pmore
  4085a8:	str	x19, [sp, #16]
  4085ac:	orr	x19, x8, #0x1
  4085b0:	mov	x29, sp
  4085b4:	cmn	x19, #0x1
  4085b8:	b.eq	4085d4 <__fxstatat@plt+0x6ca4>  // b.none
  4085bc:	mov	x0, x19
  4085c0:	bl	4085e4 <__fxstatat@plt+0x6cb4>
  4085c4:	tbnz	w0, #0, 4085d4 <__fxstatat@plt+0x6ca4>
  4085c8:	add	x19, x19, #0x2
  4085cc:	cmn	x19, #0x1
  4085d0:	b.ne	4085bc <__fxstatat@plt+0x6c8c>  // b.any
  4085d4:	mov	x0, x19
  4085d8:	ldr	x19, [sp, #16]
  4085dc:	ldp	x29, x30, [sp], #32
  4085e0:	ret
  4085e4:	mov	w8, #0x3                   	// #3
  4085e8:	cmp	x0, #0xa
  4085ec:	b.cc	408618 <__fxstatat@plt+0x6ce8>  // b.lo, b.ul, b.last
  4085f0:	mov	w9, #0x9                   	// #9
  4085f4:	mov	w10, #0x10                  	// #16
  4085f8:	udiv	x11, x0, x8
  4085fc:	msub	x11, x11, x8, x0
  408600:	cbz	x11, 408618 <__fxstatat@plt+0x6ce8>
  408604:	add	x9, x10, x9
  408608:	add	x8, x8, #0x2
  40860c:	cmp	x9, x0
  408610:	add	x10, x10, #0x8
  408614:	b.cc	4085f8 <__fxstatat@plt+0x6cc8>  // b.lo, b.ul, b.last
  408618:	udiv	x9, x0, x8
  40861c:	msub	x8, x9, x8, x0
  408620:	cmp	x8, #0x0
  408624:	cset	w0, ne  // ne = any
  408628:	ret
  40862c:	str	xzr, [x1]
  408630:	ldr	x8, [x0, #72]
  408634:	str	x8, [x1, #8]
  408638:	str	x1, [x0, #72]
  40863c:	ret
  408640:	mov	x8, xzr
  408644:	mov	w9, #0x1                   	// #1
  408648:	strb	w9, [x0, #28]
  40864c:	stur	xzr, [x0, #20]
  408650:	str	w1, [x0, x8]
  408654:	add	x8, x8, #0x4
  408658:	cmp	x8, #0x10
  40865c:	b.ne	408650 <__fxstatat@plt+0x6d20>  // b.any
  408660:	str	w1, [x0, #16]
  408664:	ret
  408668:	ldrb	w0, [x0, #28]
  40866c:	ret
  408670:	ldrb	w8, [x0, #28]
  408674:	ldr	w10, [x0, #20]
  408678:	eor	w9, w8, #0x1
  40867c:	add	w8, w10, w9
  408680:	and	w11, w8, #0x3
  408684:	lsl	x10, x11, #2
  408688:	ldr	w8, [x0, x10]
  40868c:	str	w1, [x0, x10]
  408690:	ldr	w10, [x0, #24]
  408694:	str	w11, [x0, #20]
  408698:	cmp	w11, w10
  40869c:	b.ne	4086ac <__fxstatat@plt+0x6d7c>  // b.any
  4086a0:	add	w9, w10, w9
  4086a4:	and	w9, w9, #0x3
  4086a8:	str	w9, [x0, #24]
  4086ac:	strb	wzr, [x0, #28]
  4086b0:	mov	w0, w8
  4086b4:	ret
  4086b8:	stp	x29, x30, [sp, #-32]!
  4086bc:	str	x19, [sp, #16]
  4086c0:	mov	x29, sp
  4086c4:	mov	x19, x0
  4086c8:	bl	408668 <__fxstatat@plt+0x6d38>
  4086cc:	tbnz	w0, #0, 408710 <__fxstatat@plt+0x6de0>
  4086d0:	ldp	w9, w8, [x19, #16]
  4086d4:	lsl	x8, x8, #2
  4086d8:	ldr	w0, [x19, x8]
  4086dc:	str	w9, [x19, x8]
  4086e0:	ldp	w8, w9, [x19, #20]
  4086e4:	cmp	w8, w9
  4086e8:	b.ne	4086f8 <__fxstatat@plt+0x6dc8>  // b.any
  4086ec:	mov	w8, #0x1                   	// #1
  4086f0:	strb	w8, [x19, #28]
  4086f4:	b	408704 <__fxstatat@plt+0x6dd4>
  4086f8:	sub	w8, w8, #0x1
  4086fc:	and	w8, w8, #0x3
  408700:	str	w8, [x19, #20]
  408704:	ldr	x19, [sp, #16]
  408708:	ldp	x29, x30, [sp], #32
  40870c:	ret
  408710:	bl	401780 <abort@plt>
  408714:	stp	x29, x30, [sp, #-16]!
  408718:	mov	w0, #0xe                   	// #14
  40871c:	mov	x29, sp
  408720:	bl	401660 <nl_langinfo@plt>
  408724:	adrp	x8, 409000 <__fxstatat@plt+0x76d0>
  408728:	add	x8, x8, #0x30e
  40872c:	cmp	x0, #0x0
  408730:	csel	x8, x8, x0, eq  // eq = none
  408734:	ldrb	w9, [x8]
  408738:	adrp	x10, 40a000 <__fxstatat@plt+0x86d0>
  40873c:	add	x10, x10, #0x250
  408740:	cmp	w9, #0x0
  408744:	csel	x0, x10, x8, eq  // eq = none
  408748:	ldp	x29, x30, [sp], #16
  40874c:	ret
  408750:	sub	sp, sp, #0xe0
  408754:	stp	x29, x30, [sp, #208]
  408758:	add	x29, sp, #0xd0
  40875c:	stp	x3, x4, [x29, #-72]
  408760:	stp	x5, x6, [x29, #-56]
  408764:	stur	x7, [x29, #-40]
  408768:	stp	q1, q2, [sp, #16]
  40876c:	stp	q3, q4, [sp, #48]
  408770:	str	q0, [sp]
  408774:	stp	q5, q6, [sp, #80]
  408778:	str	q7, [sp, #112]
  40877c:	tbnz	w2, #6, 408788 <__fxstatat@plt+0x6e58>
  408780:	mov	w3, wzr
  408784:	b	4087d4 <__fxstatat@plt+0x6ea4>
  408788:	mov	x9, #0xffffffffffffffd8    	// #-40
  40878c:	mov	x11, sp
  408790:	sub	x12, x29, #0x48
  408794:	movk	x9, #0xff80, lsl #32
  408798:	add	x10, x29, #0x10
  40879c:	mov	x8, #0xffffffffffffffd8    	// #-40
  4087a0:	add	x11, x11, #0x80
  4087a4:	add	x12, x12, #0x28
  4087a8:	stp	x11, x9, [x29, #-16]
  4087ac:	stp	x10, x12, [x29, #-32]
  4087b0:	tbz	w8, #31, 4087c4 <__fxstatat@plt+0x6e94>
  4087b4:	add	w9, w8, #0x8
  4087b8:	cmp	w9, #0x0
  4087bc:	stur	w9, [x29, #-8]
  4087c0:	b.le	4087e8 <__fxstatat@plt+0x6eb8>
  4087c4:	ldur	x8, [x29, #-32]
  4087c8:	add	x9, x8, #0x8
  4087cc:	stur	x9, [x29, #-32]
  4087d0:	ldr	w3, [x8]
  4087d4:	bl	4018d0 <openat@plt>
  4087d8:	bl	408868 <__fxstatat@plt+0x6f38>
  4087dc:	ldp	x29, x30, [sp, #208]
  4087e0:	add	sp, sp, #0xe0
  4087e4:	ret
  4087e8:	ldur	x9, [x29, #-24]
  4087ec:	add	x8, x9, x8
  4087f0:	b	4087d0 <__fxstatat@plt+0x6ea0>
  4087f4:	stp	x29, x30, [sp, #-48]!
  4087f8:	mov	w8, #0x4900                	// #18688
  4087fc:	movk	w8, #0x8, lsl #16
  408800:	orr	w2, w2, w8
  408804:	stp	x22, x21, [sp, #16]
  408808:	stp	x20, x19, [sp, #32]
  40880c:	mov	x29, sp
  408810:	mov	x19, x3
  408814:	bl	408750 <__fxstatat@plt+0x6e20>
  408818:	tbnz	w0, #31, 408834 <__fxstatat@plt+0x6f04>
  40881c:	mov	w21, w0
  408820:	bl	401770 <fdopendir@plt>
  408824:	mov	x20, x0
  408828:	cbz	x0, 40883c <__fxstatat@plt+0x6f0c>
  40882c:	str	w21, [x19]
  408830:	b	408854 <__fxstatat@plt+0x6f24>
  408834:	mov	x20, xzr
  408838:	b	408854 <__fxstatat@plt+0x6f24>
  40883c:	bl	4018f0 <__errno_location@plt>
  408840:	ldr	w22, [x0]
  408844:	mov	x19, x0
  408848:	mov	w0, w21
  40884c:	bl	401740 <close@plt>
  408850:	str	w22, [x19]
  408854:	mov	x0, x20
  408858:	ldp	x20, x19, [sp, #32]
  40885c:	ldp	x22, x21, [sp, #16]
  408860:	ldp	x29, x30, [sp], #48
  408864:	ret
  408868:	stp	x29, x30, [sp, #-48]!
  40886c:	stp	x20, x19, [sp, #32]
  408870:	mov	w19, w0
  408874:	cmp	w0, #0x2
  408878:	stp	x22, x21, [sp, #16]
  40887c:	mov	x29, sp
  408880:	b.hi	4088ac <__fxstatat@plt+0x6f7c>  // b.pmore
  408884:	mov	w0, w19
  408888:	bl	408ddc <__fxstatat@plt+0x74ac>
  40888c:	mov	w20, w0
  408890:	bl	4018f0 <__errno_location@plt>
  408894:	ldr	w22, [x0]
  408898:	mov	x21, x0
  40889c:	mov	w0, w19
  4088a0:	bl	401740 <close@plt>
  4088a4:	mov	w19, w20
  4088a8:	str	w22, [x21]
  4088ac:	mov	w0, w19
  4088b0:	ldp	x20, x19, [sp, #32]
  4088b4:	ldp	x22, x21, [sp, #16]
  4088b8:	ldp	x29, x30, [sp], #48
  4088bc:	ret
  4088c0:	stp	x29, x30, [sp, #-32]!
  4088c4:	stp	x20, x19, [sp, #16]
  4088c8:	mov	x29, sp
  4088cc:	mov	x19, x0
  4088d0:	bl	401640 <fileno@plt>
  4088d4:	tbnz	w0, #31, 408918 <__fxstatat@plt+0x6fe8>
  4088d8:	mov	x0, x19
  4088dc:	bl	4018a0 <__freading@plt>
  4088e0:	cbz	w0, 408900 <__fxstatat@plt+0x6fd0>
  4088e4:	mov	x0, x19
  4088e8:	bl	401640 <fileno@plt>
  4088ec:	mov	w2, #0x1                   	// #1
  4088f0:	mov	x1, xzr
  4088f4:	bl	401620 <lseek@plt>
  4088f8:	cmn	x0, #0x1
  4088fc:	b.eq	408924 <__fxstatat@plt+0x6ff4>  // b.none
  408900:	mov	x0, x19
  408904:	bl	408c10 <__fxstatat@plt+0x72e0>
  408908:	cbz	w0, 408924 <__fxstatat@plt+0x6ff4>
  40890c:	bl	4018f0 <__errno_location@plt>
  408910:	ldr	w20, [x0]
  408914:	b	408928 <__fxstatat@plt+0x6ff8>
  408918:	mov	x0, x19
  40891c:	bl	401650 <fclose@plt>
  408920:	b	408940 <__fxstatat@plt+0x7010>
  408924:	mov	w20, wzr
  408928:	mov	x0, x19
  40892c:	bl	401650 <fclose@plt>
  408930:	cbz	w20, 408940 <__fxstatat@plt+0x7010>
  408934:	bl	4018f0 <__errno_location@plt>
  408938:	str	w20, [x0]
  40893c:	mov	w0, #0xffffffff            	// #-1
  408940:	ldp	x20, x19, [sp, #16]
  408944:	ldp	x29, x30, [sp], #32
  408948:	ret
  40894c:	sub	sp, sp, #0xe0
  408950:	stp	x29, x30, [sp, #208]
  408954:	add	x29, sp, #0xd0
  408958:	mov	x8, #0xffffffffffffffd0    	// #-48
  40895c:	mov	x9, sp
  408960:	sub	x10, x29, #0x50
  408964:	movk	x8, #0xff80, lsl #32
  408968:	add	x11, x29, #0x10
  40896c:	cmp	w1, #0xb
  408970:	add	x9, x9, #0x80
  408974:	add	x10, x10, #0x30
  408978:	stp	x2, x3, [x29, #-80]
  40897c:	stp	x4, x5, [x29, #-64]
  408980:	stp	x6, x7, [x29, #-48]
  408984:	stp	q1, q2, [sp, #16]
  408988:	stp	q3, q4, [sp, #48]
  40898c:	str	q0, [sp]
  408990:	stp	q5, q6, [sp, #80]
  408994:	str	q7, [sp, #112]
  408998:	stp	x9, x8, [x29, #-16]
  40899c:	stp	x11, x10, [x29, #-32]
  4089a0:	b.hi	4089f8 <__fxstatat@plt+0x70c8>  // b.pmore
  4089a4:	mov	w8, #0x1                   	// #1
  4089a8:	lsl	w8, w8, w1
  4089ac:	mov	w9, #0x514                 	// #1300
  4089b0:	tst	w8, w9
  4089b4:	b.ne	408a2c <__fxstatat@plt+0x70fc>  // b.any
  4089b8:	mov	w9, #0xa0a                 	// #2570
  4089bc:	tst	w8, w9
  4089c0:	b.ne	408a24 <__fxstatat@plt+0x70f4>  // b.any
  4089c4:	cbnz	w1, 4089f8 <__fxstatat@plt+0x70c8>
  4089c8:	ldursw	x8, [x29, #-8]
  4089cc:	tbz	w8, #31, 4089e0 <__fxstatat@plt+0x70b0>
  4089d0:	add	w9, w8, #0x8
  4089d4:	cmp	w9, #0x0
  4089d8:	stur	w9, [x29, #-8]
  4089dc:	b.le	408af0 <__fxstatat@plt+0x71c0>
  4089e0:	ldur	x8, [x29, #-32]
  4089e4:	add	x9, x8, #0x8
  4089e8:	stur	x9, [x29, #-32]
  4089ec:	ldr	w1, [x8]
  4089f0:	bl	408afc <__fxstatat@plt+0x71cc>
  4089f4:	b	408a58 <__fxstatat@plt+0x7128>
  4089f8:	sub	w8, w1, #0x400
  4089fc:	cmp	w8, #0xa
  408a00:	b.hi	408aa8 <__fxstatat@plt+0x7178>  // b.pmore
  408a04:	mov	w9, #0x1                   	// #1
  408a08:	lsl	w9, w9, w8
  408a0c:	mov	w10, #0x285                 	// #645
  408a10:	tst	w9, w10
  408a14:	b.ne	408a2c <__fxstatat@plt+0x70fc>  // b.any
  408a18:	mov	w10, #0x502                 	// #1282
  408a1c:	tst	w9, w10
  408a20:	b.eq	408a64 <__fxstatat@plt+0x7134>  // b.none
  408a24:	bl	401830 <fcntl@plt>
  408a28:	b	408a58 <__fxstatat@plt+0x7128>
  408a2c:	ldursw	x8, [x29, #-8]
  408a30:	tbz	w8, #31, 408a44 <__fxstatat@plt+0x7114>
  408a34:	add	w9, w8, #0x8
  408a38:	cmp	w9, #0x0
  408a3c:	stur	w9, [x29, #-8]
  408a40:	b.le	408a9c <__fxstatat@plt+0x716c>
  408a44:	ldur	x8, [x29, #-32]
  408a48:	add	x9, x8, #0x8
  408a4c:	stur	x9, [x29, #-32]
  408a50:	ldr	w2, [x8]
  408a54:	bl	401830 <fcntl@plt>
  408a58:	ldp	x29, x30, [sp, #208]
  408a5c:	add	sp, sp, #0xe0
  408a60:	ret
  408a64:	cmp	w8, #0x6
  408a68:	b.ne	408aa8 <__fxstatat@plt+0x7178>  // b.any
  408a6c:	ldursw	x8, [x29, #-8]
  408a70:	tbz	w8, #31, 408a84 <__fxstatat@plt+0x7154>
  408a74:	add	w9, w8, #0x8
  408a78:	cmp	w9, #0x0
  408a7c:	stur	w9, [x29, #-8]
  408a80:	b.le	408ad8 <__fxstatat@plt+0x71a8>
  408a84:	ldur	x8, [x29, #-32]
  408a88:	add	x9, x8, #0x8
  408a8c:	stur	x9, [x29, #-32]
  408a90:	ldr	w1, [x8]
  408a94:	bl	408b18 <__fxstatat@plt+0x71e8>
  408a98:	b	408a58 <__fxstatat@plt+0x7128>
  408a9c:	ldur	x9, [x29, #-24]
  408aa0:	add	x8, x9, x8
  408aa4:	b	408a50 <__fxstatat@plt+0x7120>
  408aa8:	ldursw	x8, [x29, #-8]
  408aac:	tbz	w8, #31, 408ac0 <__fxstatat@plt+0x7190>
  408ab0:	add	w9, w8, #0x8
  408ab4:	cmp	w9, #0x0
  408ab8:	stur	w9, [x29, #-8]
  408abc:	b.le	408ae4 <__fxstatat@plt+0x71b4>
  408ac0:	ldur	x8, [x29, #-32]
  408ac4:	add	x9, x8, #0x8
  408ac8:	stur	x9, [x29, #-32]
  408acc:	ldr	x2, [x8]
  408ad0:	bl	401830 <fcntl@plt>
  408ad4:	b	408a58 <__fxstatat@plt+0x7128>
  408ad8:	ldur	x9, [x29, #-24]
  408adc:	add	x8, x9, x8
  408ae0:	b	408a90 <__fxstatat@plt+0x7160>
  408ae4:	ldur	x9, [x29, #-24]
  408ae8:	add	x8, x9, x8
  408aec:	b	408acc <__fxstatat@plt+0x719c>
  408af0:	ldur	x9, [x29, #-24]
  408af4:	add	x8, x9, x8
  408af8:	b	4089ec <__fxstatat@plt+0x70bc>
  408afc:	stp	x29, x30, [sp, #-16]!
  408b00:	mov	w2, w1
  408b04:	mov	w1, wzr
  408b08:	mov	x29, sp
  408b0c:	bl	401830 <fcntl@plt>
  408b10:	ldp	x29, x30, [sp], #16
  408b14:	ret
  408b18:	stp	x29, x30, [sp, #-48]!
  408b1c:	stp	x22, x21, [sp, #16]
  408b20:	adrp	x22, 41b000 <__fxstatat@plt+0x196d0>
  408b24:	ldr	w8, [x22, #1056]
  408b28:	stp	x20, x19, [sp, #32]
  408b2c:	mov	w20, w1
  408b30:	mov	w21, w0
  408b34:	mov	x29, sp
  408b38:	tbnz	w8, #31, 408b98 <__fxstatat@plt+0x7268>
  408b3c:	mov	w1, #0x406                 	// #1030
  408b40:	mov	w0, w21
  408b44:	mov	w2, w20
  408b48:	bl	401830 <fcntl@plt>
  408b4c:	mov	w19, w0
  408b50:	tbz	w0, #31, 408b88 <__fxstatat@plt+0x7258>
  408b54:	bl	4018f0 <__errno_location@plt>
  408b58:	ldr	w8, [x0]
  408b5c:	cmp	w8, #0x16
  408b60:	b.ne	408b88 <__fxstatat@plt+0x7258>  // b.any
  408b64:	mov	w0, w21
  408b68:	mov	w1, w20
  408b6c:	bl	408afc <__fxstatat@plt+0x71cc>
  408b70:	mov	w19, w0
  408b74:	tbnz	w0, #31, 408b90 <__fxstatat@plt+0x7260>
  408b78:	mov	w8, #0xffffffff            	// #-1
  408b7c:	str	w8, [x22, #1056]
  408b80:	tbz	w19, #31, 408bac <__fxstatat@plt+0x727c>
  408b84:	b	408bfc <__fxstatat@plt+0x72cc>
  408b88:	mov	w8, #0x1                   	// #1
  408b8c:	str	w8, [x22, #1056]
  408b90:	tbz	w19, #31, 408bac <__fxstatat@plt+0x727c>
  408b94:	b	408bfc <__fxstatat@plt+0x72cc>
  408b98:	mov	w0, w21
  408b9c:	mov	w1, w20
  408ba0:	bl	408afc <__fxstatat@plt+0x71cc>
  408ba4:	mov	w19, w0
  408ba8:	tbnz	w19, #31, 408bfc <__fxstatat@plt+0x72cc>
  408bac:	ldr	w8, [x22, #1056]
  408bb0:	cmn	w8, #0x1
  408bb4:	b.ne	408bfc <__fxstatat@plt+0x72cc>  // b.any
  408bb8:	mov	w1, #0x1                   	// #1
  408bbc:	mov	w0, w19
  408bc0:	bl	401830 <fcntl@plt>
  408bc4:	tbnz	w0, #31, 408be0 <__fxstatat@plt+0x72b0>
  408bc8:	orr	w2, w0, #0x1
  408bcc:	mov	w1, #0x2                   	// #2
  408bd0:	mov	w0, w19
  408bd4:	bl	401830 <fcntl@plt>
  408bd8:	cmn	w0, #0x1
  408bdc:	b.ne	408bfc <__fxstatat@plt+0x72cc>  // b.any
  408be0:	bl	4018f0 <__errno_location@plt>
  408be4:	ldr	w21, [x0]
  408be8:	mov	x20, x0
  408bec:	mov	w0, w19
  408bf0:	bl	401740 <close@plt>
  408bf4:	mov	w19, #0xffffffff            	// #-1
  408bf8:	str	w21, [x20]
  408bfc:	mov	w0, w19
  408c00:	ldp	x20, x19, [sp, #32]
  408c04:	ldp	x22, x21, [sp, #16]
  408c08:	ldp	x29, x30, [sp], #48
  408c0c:	ret
  408c10:	stp	x29, x30, [sp, #-32]!
  408c14:	str	x19, [sp, #16]
  408c18:	mov	x19, x0
  408c1c:	mov	x29, sp
  408c20:	cbz	x0, 408c38 <__fxstatat@plt+0x7308>
  408c24:	mov	x0, x19
  408c28:	bl	4018a0 <__freading@plt>
  408c2c:	cbz	w0, 408c38 <__fxstatat@plt+0x7308>
  408c30:	mov	x0, x19
  408c34:	bl	408c4c <__fxstatat@plt+0x731c>
  408c38:	mov	x0, x19
  408c3c:	bl	401840 <fflush@plt>
  408c40:	ldr	x19, [sp, #16]
  408c44:	ldp	x29, x30, [sp], #32
  408c48:	ret
  408c4c:	stp	x29, x30, [sp, #-16]!
  408c50:	ldrb	w8, [x0, #1]
  408c54:	mov	x29, sp
  408c58:	tbz	w8, #0, 408c68 <__fxstatat@plt+0x7338>
  408c5c:	mov	w2, #0x1                   	// #1
  408c60:	mov	x1, xzr
  408c64:	bl	408c70 <__fxstatat@plt+0x7340>
  408c68:	ldp	x29, x30, [sp], #16
  408c6c:	ret
  408c70:	stp	x29, x30, [sp, #-48]!
  408c74:	str	x21, [sp, #16]
  408c78:	stp	x20, x19, [sp, #32]
  408c7c:	ldp	x9, x8, [x0, #8]
  408c80:	mov	w20, w2
  408c84:	mov	x19, x0
  408c88:	mov	x21, x1
  408c8c:	cmp	x8, x9
  408c90:	mov	x29, sp
  408c94:	b.ne	408cac <__fxstatat@plt+0x737c>  // b.any
  408c98:	ldp	x9, x8, [x19, #32]
  408c9c:	cmp	x8, x9
  408ca0:	b.ne	408cac <__fxstatat@plt+0x737c>  // b.any
  408ca4:	ldr	x8, [x19, #72]
  408ca8:	cbz	x8, 408ccc <__fxstatat@plt+0x739c>
  408cac:	mov	x0, x19
  408cb0:	mov	x1, x21
  408cb4:	mov	w2, w20
  408cb8:	bl	4017f0 <fseeko@plt>
  408cbc:	ldp	x20, x19, [sp, #32]
  408cc0:	ldr	x21, [sp, #16]
  408cc4:	ldp	x29, x30, [sp], #48
  408cc8:	ret
  408ccc:	mov	x0, x19
  408cd0:	bl	401640 <fileno@plt>
  408cd4:	mov	x1, x21
  408cd8:	mov	w2, w20
  408cdc:	bl	401620 <lseek@plt>
  408ce0:	cmn	x0, #0x1
  408ce4:	b.eq	408cbc <__fxstatat@plt+0x738c>  // b.none
  408ce8:	ldr	w9, [x19]
  408cec:	mov	x8, x0
  408cf0:	mov	w0, wzr
  408cf4:	str	x8, [x19, #144]
  408cf8:	and	w9, w9, #0xffffffef
  408cfc:	str	w9, [x19]
  408d00:	b	408cbc <__fxstatat@plt+0x738c>
  408d04:	neg	w8, w1
  408d08:	ror	x0, x0, x8
  408d0c:	ret
  408d10:	ror	x0, x0, x1
  408d14:	ret
  408d18:	neg	w8, w1
  408d1c:	ror	w0, w0, w8
  408d20:	ret
  408d24:	ror	w0, w0, w1
  408d28:	ret
  408d2c:	sxtw	x9, w1
  408d30:	neg	x9, x9
  408d34:	lsl	x8, x0, x1
  408d38:	lsr	x9, x0, x9
  408d3c:	orr	x0, x9, x8
  408d40:	ret
  408d44:	sxtw	x9, w1
  408d48:	neg	x9, x9
  408d4c:	lsr	x8, x0, x1
  408d50:	lsl	x9, x0, x9
  408d54:	orr	x0, x9, x8
  408d58:	ret
  408d5c:	neg	w10, w1
  408d60:	and	w8, w0, #0xffff
  408d64:	and	w9, w1, #0xf
  408d68:	and	w10, w10, #0xf
  408d6c:	lsl	w9, w0, w9
  408d70:	lsr	w8, w8, w10
  408d74:	orr	w0, w9, w8
  408d78:	ret
  408d7c:	and	w8, w0, #0xffff
  408d80:	and	w9, w1, #0xf
  408d84:	neg	w10, w1
  408d88:	lsr	w8, w8, w9
  408d8c:	and	w9, w10, #0xf
  408d90:	lsl	w9, w0, w9
  408d94:	orr	w0, w9, w8
  408d98:	ret
  408d9c:	neg	w10, w1
  408da0:	and	w8, w0, #0xff
  408da4:	and	w9, w1, #0x7
  408da8:	and	w10, w10, #0x7
  408dac:	lsl	w9, w0, w9
  408db0:	lsr	w8, w8, w10
  408db4:	orr	w0, w9, w8
  408db8:	ret
  408dbc:	and	w8, w0, #0xff
  408dc0:	and	w9, w1, #0x7
  408dc4:	neg	w10, w1
  408dc8:	lsr	w8, w8, w9
  408dcc:	and	w9, w10, #0x7
  408dd0:	lsl	w9, w0, w9
  408dd4:	orr	w0, w9, w8
  408dd8:	ret
  408ddc:	stp	x29, x30, [sp, #-16]!
  408de0:	mov	w2, #0x3                   	// #3
  408de4:	mov	w1, wzr
  408de8:	mov	x29, sp
  408dec:	bl	40894c <__fxstatat@plt+0x701c>
  408df0:	ldp	x29, x30, [sp], #16
  408df4:	ret
  408df8:	stp	x29, x30, [sp, #-64]!
  408dfc:	mov	x29, sp
  408e00:	stp	x19, x20, [sp, #16]
  408e04:	adrp	x20, 41a000 <__fxstatat@plt+0x186d0>
  408e08:	add	x20, x20, #0xdf0
  408e0c:	stp	x21, x22, [sp, #32]
  408e10:	adrp	x21, 41a000 <__fxstatat@plt+0x186d0>
  408e14:	add	x21, x21, #0xde8
  408e18:	sub	x20, x20, x21
  408e1c:	mov	w22, w0
  408e20:	stp	x23, x24, [sp, #48]
  408e24:	mov	x23, x1
  408e28:	mov	x24, x2
  408e2c:	bl	401530 <mbrtowc@plt-0x40>
  408e30:	cmp	xzr, x20, asr #3
  408e34:	b.eq	408e60 <__fxstatat@plt+0x7530>  // b.none
  408e38:	asr	x20, x20, #3
  408e3c:	mov	x19, #0x0                   	// #0
  408e40:	ldr	x3, [x21, x19, lsl #3]
  408e44:	mov	x2, x24
  408e48:	add	x19, x19, #0x1
  408e4c:	mov	x1, x23
  408e50:	mov	w0, w22
  408e54:	blr	x3
  408e58:	cmp	x20, x19
  408e5c:	b.ne	408e40 <__fxstatat@plt+0x7510>  // b.any
  408e60:	ldp	x19, x20, [sp, #16]
  408e64:	ldp	x21, x22, [sp, #32]
  408e68:	ldp	x23, x24, [sp, #48]
  408e6c:	ldp	x29, x30, [sp], #64
  408e70:	ret
  408e74:	nop
  408e78:	ret
  408e7c:	nop
  408e80:	adrp	x2, 41b000 <__fxstatat@plt+0x196d0>
  408e84:	mov	x1, #0x0                   	// #0
  408e88:	ldr	x2, [x2, #496]
  408e8c:	b	401600 <__cxa_atexit@plt>
  408e90:	mov	x2, x1
  408e94:	mov	x1, x0
  408e98:	mov	w0, #0x0                   	// #0
  408e9c:	b	401900 <__xstat@plt>
  408ea0:	mov	x2, x1
  408ea4:	mov	w1, w0
  408ea8:	mov	w0, #0x0                   	// #0
  408eac:	b	401870 <__fxstat@plt>
  408eb0:	mov	x2, x1
  408eb4:	mov	x1, x0
  408eb8:	mov	w0, #0x0                   	// #0
  408ebc:	b	401860 <__lxstat@plt>
  408ec0:	mov	x4, x1
  408ec4:	mov	x5, x2
  408ec8:	mov	w1, w0
  408ecc:	mov	x2, x4
  408ed0:	mov	w0, #0x0                   	// #0
  408ed4:	mov	w4, w3
  408ed8:	mov	x3, x5
  408edc:	b	401930 <__fxstatat@plt>

Disassembly of section .fini:

0000000000408ee0 <.fini>:
  408ee0:	stp	x29, x30, [sp, #-16]!
  408ee4:	mov	x29, sp
  408ee8:	ldp	x29, x30, [sp], #16
  408eec:	ret
