
Curtain_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056f4  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005804  08005804  00015804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058a4  080058a4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080058a4  080058a4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080058a4  080058a4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058a4  080058a4  000158a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058a8  080058a8  000158a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080058ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc4  20000010  080058bc  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bd4  080058bc  00021bd4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016dde  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032d6  00000000  00000000  00036e17  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012f8  00000000  00000000  0003a0f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001160  00000000  00000000  0003b3e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000162fd  00000000  00000000  0003c548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010945  00000000  00000000  00052845  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007d7b1  00000000  00000000  0006318a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e093b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d34  00000000  00000000  000e09b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	080057ec 	.word	0x080057ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	080057ec 	.word	0x080057ec

08000150 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000156:	1d3b      	adds	r3, r7, #4
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000160:	4b20      	ldr	r3, [pc, #128]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000162:	4a21      	ldr	r2, [pc, #132]	; (80001e8 <MX_ADC1_Init+0x98>)
 8000164:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000166:	4b1f      	ldr	r3, [pc, #124]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000168:	f44f 7280 	mov.w	r2, #256	; 0x100
 800016c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800016e:	4b1d      	ldr	r3, [pc, #116]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000170:	2201      	movs	r2, #1
 8000172:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000174:	4b1b      	ldr	r3, [pc, #108]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000176:	2200      	movs	r2, #0
 8000178:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800017a:	4b1a      	ldr	r3, [pc, #104]	; (80001e4 <MX_ADC1_Init+0x94>)
 800017c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000180:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000182:	4b18      	ldr	r3, [pc, #96]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000184:	2200      	movs	r2, #0
 8000186:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000188:	4b16      	ldr	r3, [pc, #88]	; (80001e4 <MX_ADC1_Init+0x94>)
 800018a:	2202      	movs	r2, #2
 800018c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018e:	4815      	ldr	r0, [pc, #84]	; (80001e4 <MX_ADC1_Init+0x94>)
 8000190:	f000 fdea 	bl	8000d68 <HAL_ADC_Init>
 8000194:	4603      	mov	r3, r0
 8000196:	2b00      	cmp	r3, #0
 8000198:	d001      	beq.n	800019e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800019a:	f000 fba6 	bl	80008ea <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800019e:	2307      	movs	r3, #7
 80001a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001a2:	2301      	movs	r3, #1
 80001a4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a6:	2300      	movs	r3, #0
 80001a8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001aa:	1d3b      	adds	r3, r7, #4
 80001ac:	4619      	mov	r1, r3
 80001ae:	480d      	ldr	r0, [pc, #52]	; (80001e4 <MX_ADC1_Init+0x94>)
 80001b0:	f000 ffac 	bl	800110c <HAL_ADC_ConfigChannel>
 80001b4:	4603      	mov	r3, r0
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d001      	beq.n	80001be <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80001ba:	f000 fb96 	bl	80008ea <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80001be:	2308      	movs	r3, #8
 80001c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80001c2:	2302      	movs	r3, #2
 80001c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001c6:	1d3b      	adds	r3, r7, #4
 80001c8:	4619      	mov	r1, r3
 80001ca:	4806      	ldr	r0, [pc, #24]	; (80001e4 <MX_ADC1_Init+0x94>)
 80001cc:	f000 ff9e 	bl	800110c <HAL_ADC_ConfigChannel>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d001      	beq.n	80001da <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80001d6:	f000 fb88 	bl	80008ea <Error_Handler>
  }

}
 80001da:	bf00      	nop
 80001dc:	3710      	adds	r7, #16
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	2000193c 	.word	0x2000193c
 80001e8:	40012400 	.word	0x40012400

080001ec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b08a      	sub	sp, #40	; 0x28
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f4:	f107 0318 	add.w	r3, r7, #24
 80001f8:	2200      	movs	r2, #0
 80001fa:	601a      	str	r2, [r3, #0]
 80001fc:	605a      	str	r2, [r3, #4]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a33      	ldr	r2, [pc, #204]	; (80002d4 <HAL_ADC_MspInit+0xe8>)
 8000208:	4293      	cmp	r3, r2
 800020a:	d15f      	bne.n	80002cc <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800020c:	4b32      	ldr	r3, [pc, #200]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	4a31      	ldr	r2, [pc, #196]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000216:	6193      	str	r3, [r2, #24]
 8000218:	4b2f      	ldr	r3, [pc, #188]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000220:	617b      	str	r3, [r7, #20]
 8000222:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000224:	4b2c      	ldr	r3, [pc, #176]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000226:	699b      	ldr	r3, [r3, #24]
 8000228:	4a2b      	ldr	r2, [pc, #172]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800022a:	f043 0304 	orr.w	r3, r3, #4
 800022e:	6193      	str	r3, [r2, #24]
 8000230:	4b29      	ldr	r3, [pc, #164]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	f003 0304 	and.w	r3, r3, #4
 8000238:	613b      	str	r3, [r7, #16]
 800023a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800023c:	4b26      	ldr	r3, [pc, #152]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	4a25      	ldr	r2, [pc, #148]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 8000242:	f043 0308 	orr.w	r3, r3, #8
 8000246:	6193      	str	r3, [r2, #24]
 8000248:	4b23      	ldr	r3, [pc, #140]	; (80002d8 <HAL_ADC_MspInit+0xec>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	f003 0308 	and.w	r3, r3, #8
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = ADC1_Pin;
 8000254:	2380      	movs	r3, #128	; 0x80
 8000256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000258:	2303      	movs	r3, #3
 800025a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_GPIO_Port, &GPIO_InitStruct);
 800025c:	f107 0318 	add.w	r3, r7, #24
 8000260:	4619      	mov	r1, r3
 8000262:	481e      	ldr	r0, [pc, #120]	; (80002dc <HAL_ADC_MspInit+0xf0>)
 8000264:	f001 fc38 	bl	8001ad8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC2_Pin;
 8000268:	2301      	movs	r3, #1
 800026a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800026c:	2303      	movs	r3, #3
 800026e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC2_GPIO_Port, &GPIO_InitStruct);
 8000270:	f107 0318 	add.w	r3, r7, #24
 8000274:	4619      	mov	r1, r3
 8000276:	481a      	ldr	r0, [pc, #104]	; (80002e0 <HAL_ADC_MspInit+0xf4>)
 8000278:	f001 fc2e 	bl	8001ad8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800027c:	4b19      	ldr	r3, [pc, #100]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800027e:	4a1a      	ldr	r2, [pc, #104]	; (80002e8 <HAL_ADC_MspInit+0xfc>)
 8000280:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000282:	4b18      	ldr	r3, [pc, #96]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000284:	2200      	movs	r2, #0
 8000286:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000288:	4b16      	ldr	r3, [pc, #88]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800028a:	2200      	movs	r2, #0
 800028c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800028e:	4b15      	ldr	r3, [pc, #84]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000290:	2280      	movs	r2, #128	; 0x80
 8000292:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000294:	4b13      	ldr	r3, [pc, #76]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 8000296:	f44f 7200 	mov.w	r2, #512	; 0x200
 800029a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800029c:	4b11      	ldr	r3, [pc, #68]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 800029e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80002a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002a6:	2220      	movs	r2, #32
 80002a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80002aa:	4b0e      	ldr	r3, [pc, #56]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002b0:	480c      	ldr	r0, [pc, #48]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002b2:	f001 fa23 	bl	80016fc <HAL_DMA_Init>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d001      	beq.n	80002c0 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80002bc:	f000 fb15 	bl	80008ea <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	4a08      	ldr	r2, [pc, #32]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002c4:	621a      	str	r2, [r3, #32]
 80002c6:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <HAL_ADC_MspInit+0xf8>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002cc:	bf00      	nop
 80002ce:	3728      	adds	r7, #40	; 0x28
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40012400 	.word	0x40012400
 80002d8:	40021000 	.word	0x40021000
 80002dc:	40010800 	.word	0x40010800
 80002e0:	40010c00 	.word	0x40010c00
 80002e4:	2000196c 	.word	0x2000196c
 80002e8:	40020008 	.word	0x40020008

080002ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b082      	sub	sp, #8
 80002f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002f2:	4b0c      	ldr	r3, [pc, #48]	; (8000324 <MX_DMA_Init+0x38>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <MX_DMA_Init+0x38>)
 80002f8:	f043 0301 	orr.w	r3, r3, #1
 80002fc:	6153      	str	r3, [r2, #20]
 80002fe:	4b09      	ldr	r3, [pc, #36]	; (8000324 <MX_DMA_Init+0x38>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	f003 0301 	and.w	r3, r3, #1
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800030a:	2200      	movs	r2, #0
 800030c:	2100      	movs	r1, #0
 800030e:	200b      	movs	r0, #11
 8000310:	f001 f9bd 	bl	800168e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000314:	200b      	movs	r0, #11
 8000316:	f001 f9d6 	bl	80016c6 <HAL_NVIC_EnableIRQ>

}
 800031a:	bf00      	nop
 800031c:	3708      	adds	r7, #8
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	40021000 	.word	0x40021000

08000328 <HAL_GPIO_EXTI_Callback>:
const osThreadAttr_t myTaskoutput_attributes = { .name = "myTaskoutput",
		.priority = (osPriority_t) osPriorityLow, .stack_size = 128 * 4 };

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8000332:	88fb      	ldrh	r3, [r7, #6]
 8000334:	2b10      	cmp	r3, #16
 8000336:	d012      	beq.n	800035e <HAL_GPIO_EXTI_Callback+0x36>
 8000338:	2b10      	cmp	r3, #16
 800033a:	dc02      	bgt.n	8000342 <HAL_GPIO_EXTI_Callback+0x1a>
 800033c:	2b08      	cmp	r3, #8
 800033e:	d005      	beq.n	800034c <HAL_GPIO_EXTI_Callback+0x24>
	case GPIO_PIN_6:
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
		buttom_flag = 4;
		break;
	}
}
 8000340:	e028      	b.n	8000394 <HAL_GPIO_EXTI_Callback+0x6c>
	switch (GPIO_Pin) {
 8000342:	2b20      	cmp	r3, #32
 8000344:	d014      	beq.n	8000370 <HAL_GPIO_EXTI_Callback+0x48>
 8000346:	2b40      	cmp	r3, #64	; 0x40
 8000348:	d01b      	beq.n	8000382 <HAL_GPIO_EXTI_Callback+0x5a>
}
 800034a:	e023      	b.n	8000394 <HAL_GPIO_EXTI_Callback+0x6c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 800034c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000350:	4812      	ldr	r0, [pc, #72]	; (800039c <HAL_GPIO_EXTI_Callback+0x74>)
 8000352:	f001 fd33 	bl	8001dbc <HAL_GPIO_TogglePin>
		buttom_flag = 1;
 8000356:	4b12      	ldr	r3, [pc, #72]	; (80003a0 <HAL_GPIO_EXTI_Callback+0x78>)
 8000358:	2201      	movs	r2, #1
 800035a:	601a      	str	r2, [r3, #0]
		break;
 800035c:	e01a      	b.n	8000394 <HAL_GPIO_EXTI_Callback+0x6c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 800035e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000362:	480e      	ldr	r0, [pc, #56]	; (800039c <HAL_GPIO_EXTI_Callback+0x74>)
 8000364:	f001 fd2a 	bl	8001dbc <HAL_GPIO_TogglePin>
		buttom_flag = 2;
 8000368:	4b0d      	ldr	r3, [pc, #52]	; (80003a0 <HAL_GPIO_EXTI_Callback+0x78>)
 800036a:	2202      	movs	r2, #2
 800036c:	601a      	str	r2, [r3, #0]
		break;
 800036e:	e011      	b.n	8000394 <HAL_GPIO_EXTI_Callback+0x6c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 8000370:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000374:	4809      	ldr	r0, [pc, #36]	; (800039c <HAL_GPIO_EXTI_Callback+0x74>)
 8000376:	f001 fd21 	bl	8001dbc <HAL_GPIO_TogglePin>
		buttom_flag = 3;
 800037a:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <HAL_GPIO_EXTI_Callback+0x78>)
 800037c:	2203      	movs	r2, #3
 800037e:	601a      	str	r2, [r3, #0]
		break;
 8000380:	e008      	b.n	8000394 <HAL_GPIO_EXTI_Callback+0x6c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); //PC13 Led
 8000382:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <HAL_GPIO_EXTI_Callback+0x74>)
 8000388:	f001 fd18 	bl	8001dbc <HAL_GPIO_TogglePin>
		buttom_flag = 4;
 800038c:	4b04      	ldr	r3, [pc, #16]	; (80003a0 <HAL_GPIO_EXTI_Callback+0x78>)
 800038e:	2204      	movs	r2, #4
 8000390:	601a      	str	r2, [r3, #0]
		break;
 8000392:	bf00      	nop
}
 8000394:	bf00      	nop
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	40011000 	.word	0x40011000
 80003a0:	20000030 	.word	0x20000030

080003a4 <zheng_zhuan>:

void zheng_zhuan(void) {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ae:	4805      	ldr	r0, [pc, #20]	; (80003c4 <zheng_zhuan+0x20>)
 80003b0:	f001 fcec 	bl	8001d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_SET);
 80003b4:	2201      	movs	r2, #1
 80003b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003ba:	4802      	ldr	r0, [pc, #8]	; (80003c4 <zheng_zhuan+0x20>)
 80003bc:	f001 fce6 	bl	8001d8c <HAL_GPIO_WritePin>
}
 80003c0:	bf00      	nop
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40010800 	.word	0x40010800

080003c8 <fan_zhuan>:
void fan_zhuan(void) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003d2:	4805      	ldr	r0, [pc, #20]	; (80003e8 <fan_zhuan+0x20>)
 80003d4:	f001 fcda 	bl	8001d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003de:	4802      	ldr	r0, [pc, #8]	; (80003e8 <fan_zhuan+0x20>)
 80003e0:	f001 fcd4 	bl	8001d8c <HAL_GPIO_WritePin>
}
 80003e4:	bf00      	nop
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	40010800 	.word	0x40010800

080003ec <stop_motor>:
void stop_motor(void) {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003f6:	4808      	ldr	r0, [pc, #32]	; (8000418 <stop_motor+0x2c>)
 80003f8:	f001 fcc8 	bl	8001d8c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000402:	4805      	ldr	r0, [pc, #20]	; (8000418 <stop_motor+0x2c>)
 8000404:	f001 fcc2 	bl	8001d8c <HAL_GPIO_WritePin>
	user_pwm_setvalue_1(0);
 8000408:	2000      	movs	r0, #0
 800040a:	f000 fbe9 	bl	8000be0 <user_pwm_setvalue_1>
	user_pwm_setvalue_2(0);
 800040e:	2000      	movs	r0, #0
 8000410:	f000 fc04 	bl	8000c1c <user_pwm_setvalue_2>
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}
 8000418:	40010800 	.word	0x40010800

0800041c <turn_on_motor>:
	HAL_GPIO_WritePin(MC_1_GPIO_Port, MC_1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(MC_2_GPIO_Port, MC_2_Pin, GPIO_PIN_SET);
	user_pwm_setvalue_1(0);
	user_pwm_setvalue_2(0);
}
void turn_on_motor(int slow_time, int time, int slow_pwm, int pwm) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b086      	sub	sp, #24
 8000420:	af02      	add	r7, sp, #8
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
 8000428:	603b      	str	r3, [r7, #0]
	zheng_zhuan();
 800042a:	f7ff ffbb 	bl	80003a4 <zheng_zhuan>
	smoothPWM(1, 0, slow_pwm, 10, slow_time);
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	9300      	str	r3, [sp, #0]
 8000432:	230a      	movs	r3, #10
 8000434:	687a      	ldr	r2, [r7, #4]
 8000436:	2100      	movs	r1, #0
 8000438:	2001      	movs	r0, #1
 800043a:	f000 f847 	bl	80004cc <smoothPWM>
	//user_pwm_setvalue_1(slow_pwm);
	user_pwm_setvalue_1(pwm);
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	b29b      	uxth	r3, r3
 8000442:	4618      	mov	r0, r3
 8000444:	f000 fbcc 	bl	8000be0 <user_pwm_setvalue_1>
	osDelay(time);
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	4618      	mov	r0, r3
 800044c:	f002 fe0c 	bl	8003068 <osDelay>
	smoothPWM(1, slow_pwm, 0, 10, slow_time);
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	9300      	str	r3, [sp, #0]
 8000454:	230a      	movs	r3, #10
 8000456:	2200      	movs	r2, #0
 8000458:	6879      	ldr	r1, [r7, #4]
 800045a:	2001      	movs	r0, #1
 800045c:	f000 f836 	bl	80004cc <smoothPWM>
	//user_pwm_setvalue_1(slow_pwm);
	osDelay(slow_time);
 8000460:	68fb      	ldr	r3, [r7, #12]
 8000462:	4618      	mov	r0, r3
 8000464:	f002 fe00 	bl	8003068 <osDelay>
	stop_motor();
 8000468:	f7ff ffc0 	bl	80003ec <stop_motor>

}
 800046c:	bf00      	nop
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}

08000474 <turn_off_motor>:

void turn_off_motor(int slow_time, int time, int slow_pwm, int pwm) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b086      	sub	sp, #24
 8000478:	af02      	add	r7, sp, #8
 800047a:	60f8      	str	r0, [r7, #12]
 800047c:	60b9      	str	r1, [r7, #8]
 800047e:	607a      	str	r2, [r7, #4]
 8000480:	603b      	str	r3, [r7, #0]
	fan_zhuan();
 8000482:	f7ff ffa1 	bl	80003c8 <fan_zhuan>
	smoothPWM(2, 0, slow_pwm, 10, slow_time);
 8000486:	68fb      	ldr	r3, [r7, #12]
 8000488:	9300      	str	r3, [sp, #0]
 800048a:	230a      	movs	r3, #10
 800048c:	687a      	ldr	r2, [r7, #4]
 800048e:	2100      	movs	r1, #0
 8000490:	2002      	movs	r0, #2
 8000492:	f000 f81b 	bl	80004cc <smoothPWM>
	//user_pwm_setvalue_2(slow_pwm);
	user_pwm_setvalue_2(pwm);
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	b29b      	uxth	r3, r3
 800049a:	4618      	mov	r0, r3
 800049c:	f000 fbbe 	bl	8000c1c <user_pwm_setvalue_2>
	osDelay(time);
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	4618      	mov	r0, r3
 80004a4:	f002 fde0 	bl	8003068 <osDelay>
	smoothPWM(2, slow_pwm, 0, 10, slow_time);
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	9300      	str	r3, [sp, #0]
 80004ac:	230a      	movs	r3, #10
 80004ae:	2200      	movs	r2, #0
 80004b0:	6879      	ldr	r1, [r7, #4]
 80004b2:	2002      	movs	r0, #2
 80004b4:	f000 f80a 	bl	80004cc <smoothPWM>
	//user_pwm_setvalue_2(slow_pwm);
	osDelay(slow_time);
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	4618      	mov	r0, r3
 80004bc:	f002 fdd4 	bl	8003068 <osDelay>
	stop_motor();
 80004c0:	f7ff ff94 	bl	80003ec <stop_motor>

}
 80004c4:	bf00      	nop
 80004c6:	3710      	adds	r7, #16
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}

080004cc <smoothPWM>:

void smoothPWM(int channel, int start_val, int end_val, int step_size,
		int step_time) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
 80004d8:	603b      	str	r3, [r7, #0]
	switch (channel) {
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d002      	beq.n	80004e6 <smoothPWM+0x1a>
 80004e0:	2b02      	cmp	r3, #2
 80004e2:	d029      	beq.n	8000538 <smoothPWM+0x6c>
				start_val = start_val - step_size;
			}
		}
		break;
	default:
		break;
 80004e4:	e051      	b.n	800058a <smoothPWM+0xbe>
		if (start_val < end_val) {
 80004e6:	68ba      	ldr	r2, [r7, #8]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	429a      	cmp	r2, r3
 80004ec:	da1f      	bge.n	800052e <smoothPWM+0x62>
			while (start_val <= end_val) {
 80004ee:	e00c      	b.n	800050a <smoothPWM+0x3e>
				user_pwm_setvalue_1(start_val);
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	b29b      	uxth	r3, r3
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 fb73 	bl	8000be0 <user_pwm_setvalue_1>
				osDelay(step_time);
 80004fa:	69bb      	ldr	r3, [r7, #24]
 80004fc:	4618      	mov	r0, r3
 80004fe:	f002 fdb3 	bl	8003068 <osDelay>
				start_val = start_val + step_size;
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	4413      	add	r3, r2
 8000508:	60bb      	str	r3, [r7, #8]
			while (start_val <= end_val) {
 800050a:	68ba      	ldr	r2, [r7, #8]
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	429a      	cmp	r2, r3
 8000510:	ddee      	ble.n	80004f0 <smoothPWM+0x24>
		break;
 8000512:	e03a      	b.n	800058a <smoothPWM+0xbe>
				user_pwm_setvalue_1(start_val);
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	b29b      	uxth	r3, r3
 8000518:	4618      	mov	r0, r3
 800051a:	f000 fb61 	bl	8000be0 <user_pwm_setvalue_1>
				osDelay(step_time);
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	4618      	mov	r0, r3
 8000522:	f002 fda1 	bl	8003068 <osDelay>
				start_val = start_val - step_size;
 8000526:	68ba      	ldr	r2, [r7, #8]
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	1ad3      	subs	r3, r2, r3
 800052c:	60bb      	str	r3, [r7, #8]
			while (start_val >= end_val) {
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	429a      	cmp	r2, r3
 8000534:	daee      	bge.n	8000514 <smoothPWM+0x48>
		break;
 8000536:	e028      	b.n	800058a <smoothPWM+0xbe>
		if (start_val < end_val) {
 8000538:	68ba      	ldr	r2, [r7, #8]
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	429a      	cmp	r2, r3
 800053e:	da1f      	bge.n	8000580 <smoothPWM+0xb4>
			while (start_val <= end_val) {
 8000540:	e00c      	b.n	800055c <smoothPWM+0x90>
				user_pwm_setvalue_2(start_val);
 8000542:	68bb      	ldr	r3, [r7, #8]
 8000544:	b29b      	uxth	r3, r3
 8000546:	4618      	mov	r0, r3
 8000548:	f000 fb68 	bl	8000c1c <user_pwm_setvalue_2>
				osDelay(step_time);
 800054c:	69bb      	ldr	r3, [r7, #24]
 800054e:	4618      	mov	r0, r3
 8000550:	f002 fd8a 	bl	8003068 <osDelay>
				start_val = start_val + step_size;
 8000554:	68ba      	ldr	r2, [r7, #8]
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	4413      	add	r3, r2
 800055a:	60bb      	str	r3, [r7, #8]
			while (start_val <= end_val) {
 800055c:	68ba      	ldr	r2, [r7, #8]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	429a      	cmp	r2, r3
 8000562:	ddee      	ble.n	8000542 <smoothPWM+0x76>
		break;
 8000564:	e010      	b.n	8000588 <smoothPWM+0xbc>
				user_pwm_setvalue_2(start_val);
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	b29b      	uxth	r3, r3
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb56 	bl	8000c1c <user_pwm_setvalue_2>
				osDelay(step_time);
 8000570:	69bb      	ldr	r3, [r7, #24]
 8000572:	4618      	mov	r0, r3
 8000574:	f002 fd78 	bl	8003068 <osDelay>
				start_val = start_val - step_size;
 8000578:	68ba      	ldr	r2, [r7, #8]
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	1ad3      	subs	r3, r2, r3
 800057e:	60bb      	str	r3, [r7, #8]
			while (start_val >= end_val) {
 8000580:	68ba      	ldr	r2, [r7, #8]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	429a      	cmp	r2, r3
 8000586:	daee      	bge.n	8000566 <smoothPWM+0x9a>
		break;
 8000588:	bf00      	nop
	}
}
 800058a:	bf00      	nop
 800058c:	3710      	adds	r7, #16
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}
	...

08000594 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Init */
	stop_motor();
 8000598:	f7ff ff28 	bl	80003ec <stop_motor>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 800059c:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <MX_FREERTOS_Init+0x2c>)
 800059e:	2100      	movs	r1, #0
 80005a0:	4808      	ldr	r0, [pc, #32]	; (80005c4 <MX_FREERTOS_Init+0x30>)
 80005a2:	f002 fcb7 	bl	8002f14 <osThreadNew>
 80005a6:	4602      	mov	r2, r0
 80005a8:	4b07      	ldr	r3, [pc, #28]	; (80005c8 <MX_FREERTOS_Init+0x34>)
 80005aa:	601a      	str	r2, [r3, #0]
			&defaultTask_attributes);

	/* creation of myTaskoutput */
	myTaskoutputHandle = osThreadNew(StartTask02, NULL,
 80005ac:	4a07      	ldr	r2, [pc, #28]	; (80005cc <MX_FREERTOS_Init+0x38>)
 80005ae:	2100      	movs	r1, #0
 80005b0:	4807      	ldr	r0, [pc, #28]	; (80005d0 <MX_FREERTOS_Init+0x3c>)
 80005b2:	f002 fcaf 	bl	8002f14 <osThreadNew>
 80005b6:	4602      	mov	r2, r0
 80005b8:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <MX_FREERTOS_Init+0x40>)
 80005ba:	601a      	str	r2, [r3, #0]

	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

}
 80005bc:	bf00      	nop
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	0800584c 	.word	0x0800584c
 80005c4:	080005d9 	.word	0x080005d9
 80005c8:	200019b0 	.word	0x200019b0
 80005cc:	08005870 	.word	0x08005870
 80005d0:	08000631 	.word	0x08000631
 80005d4:	200019b4 	.word	0x200019b4

080005d8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		//smoothPWM(1, 0, 1000, 10, 10);
		if (buttom_flag == 1) {
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <StartDefaultTask+0x54>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d10c      	bne.n	8000602 <StartDefaultTask+0x2a>
			//turn_on_motor(int slow_time,int time,int slow_pwm,int pwm)
			//
			turn_on_motor(20, 5000, 500, 1000);
 80005e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005f0:	f241 3188 	movw	r1, #5000	; 0x1388
 80005f4:	2014      	movs	r0, #20
 80005f6:	f7ff ff11 	bl	800041c <turn_on_motor>
			buttom_flag = 0;
 80005fa:	4b0c      	ldr	r3, [pc, #48]	; (800062c <StartDefaultTask+0x54>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	e00f      	b.n	8000622 <StartDefaultTask+0x4a>
		} else if (buttom_flag == 2) {
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <StartDefaultTask+0x54>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b02      	cmp	r3, #2
 8000608:	d10b      	bne.n	8000622 <StartDefaultTask+0x4a>
			//turn_off_motor(int slow_time,int time,int slow_pwm,int pwm)
			turn_off_motor(20, 5000, 500, 1000);
 800060a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800060e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000612:	f241 3188 	movw	r1, #5000	; 0x1388
 8000616:	2014      	movs	r0, #20
 8000618:	f7ff ff2c 	bl	8000474 <turn_off_motor>
			buttom_flag = 0;
 800061c:	4b03      	ldr	r3, [pc, #12]	; (800062c <StartDefaultTask+0x54>)
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
		}
		osDelay(1);
 8000622:	2001      	movs	r0, #1
 8000624:	f002 fd20 	bl	8003068 <osDelay>
		if (buttom_flag == 1) {
 8000628:	e7da      	b.n	80005e0 <StartDefaultTask+0x8>
 800062a:	bf00      	nop
 800062c:	20000030 	.word	0x20000030

08000630 <StartTask02>:
 * @brief Function implementing the myTaskoutput thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask02 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADC_Value, 100);
 8000638:	2264      	movs	r2, #100	; 0x64
 800063a:	4922      	ldr	r1, [pc, #136]	; (80006c4 <StartTask02+0x94>)
 800063c:	4822      	ldr	r0, [pc, #136]	; (80006c8 <StartTask02+0x98>)
 800063e:	f000 fc6b 	bl	8000f18 <HAL_ADC_Start_DMA>
	/* Infinite loop */
	for (;;) {
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 8000642:	4b22      	ldr	r3, [pc, #136]	; (80006cc <StartTask02+0x9c>)
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	4b21      	ldr	r3, [pc, #132]	; (80006d0 <StartTask02+0xa0>)
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	4b21      	ldr	r3, [pc, #132]	; (80006d4 <StartTask02+0xa4>)
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	e01c      	b.n	8000690 <StartTask02+0x60>
			ad1 += ADC_Value[i++];
 8000656:	4b1d      	ldr	r3, [pc, #116]	; (80006cc <StartTask02+0x9c>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	1c5a      	adds	r2, r3, #1
 800065c:	491b      	ldr	r1, [pc, #108]	; (80006cc <StartTask02+0x9c>)
 800065e:	600a      	str	r2, [r1, #0]
 8000660:	4a18      	ldr	r2, [pc, #96]	; (80006c4 <StartTask02+0x94>)
 8000662:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000666:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <StartTask02+0xa0>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4413      	add	r3, r2
 800066c:	4a18      	ldr	r2, [pc, #96]	; (80006d0 <StartTask02+0xa0>)
 800066e:	6013      	str	r3, [r2, #0]
			ad2 += ADC_Value[i++];
 8000670:	4b16      	ldr	r3, [pc, #88]	; (80006cc <StartTask02+0x9c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	1c5a      	adds	r2, r3, #1
 8000676:	4915      	ldr	r1, [pc, #84]	; (80006cc <StartTask02+0x9c>)
 8000678:	600a      	str	r2, [r1, #0]
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <StartTask02+0x94>)
 800067c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000680:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <StartTask02+0xa4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4413      	add	r3, r2
 8000686:	4a13      	ldr	r2, [pc, #76]	; (80006d4 <StartTask02+0xa4>)
 8000688:	6013      	str	r3, [r2, #0]
			osDelay(10);
 800068a:	200a      	movs	r0, #10
 800068c:	f002 fcec 	bl	8003068 <osDelay>
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 8000690:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <StartTask02+0x9c>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b63      	cmp	r3, #99	; 0x63
 8000696:	ddde      	ble.n	8000656 <StartTask02+0x26>
		}
		ad1 /= 50;
 8000698:	4b0d      	ldr	r3, [pc, #52]	; (80006d0 <StartTask02+0xa0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a0e      	ldr	r2, [pc, #56]	; (80006d8 <StartTask02+0xa8>)
 800069e:	fba2 2303 	umull	r2, r3, r2, r3
 80006a2:	091b      	lsrs	r3, r3, #4
 80006a4:	4a0a      	ldr	r2, [pc, #40]	; (80006d0 <StartTask02+0xa0>)
 80006a6:	6013      	str	r3, [r2, #0]
		ad2 /= 50;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <StartTask02+0xa4>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <StartTask02+0xa8>)
 80006ae:	fba2 2303 	umull	r2, r3, r2, r3
 80006b2:	091b      	lsrs	r3, r3, #4
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <StartTask02+0xa4>)
 80006b6:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80006b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006bc:	4807      	ldr	r0, [pc, #28]	; (80006dc <StartTask02+0xac>)
 80006be:	f001 fb7d 	bl	8001dbc <HAL_GPIO_TogglePin>
		for (i = 0, ad1 = 0, ad2 = 0; i < 100;) {
 80006c2:	e7be      	b.n	8000642 <StartTask02+0x12>
 80006c4:	200019b8 	.word	0x200019b8
 80006c8:	2000193c 	.word	0x2000193c
 80006cc:	2000002c 	.word	0x2000002c
 80006d0:	20001b48 	.word	0x20001b48
 80006d4:	20001b4c 	.word	0x20001b4c
 80006d8:	51eb851f 	.word	0x51eb851f
 80006dc:	40011000 	.word	0x40011000

080006e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b088      	sub	sp, #32
 80006e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e6:	f107 0310 	add.w	r3, r7, #16
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f4:	4b45      	ldr	r3, [pc, #276]	; (800080c <MX_GPIO_Init+0x12c>)
 80006f6:	699b      	ldr	r3, [r3, #24]
 80006f8:	4a44      	ldr	r2, [pc, #272]	; (800080c <MX_GPIO_Init+0x12c>)
 80006fa:	f043 0310 	orr.w	r3, r3, #16
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b42      	ldr	r3, [pc, #264]	; (800080c <MX_GPIO_Init+0x12c>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f003 0310 	and.w	r3, r3, #16
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070c:	4b3f      	ldr	r3, [pc, #252]	; (800080c <MX_GPIO_Init+0x12c>)
 800070e:	699b      	ldr	r3, [r3, #24]
 8000710:	4a3e      	ldr	r2, [pc, #248]	; (800080c <MX_GPIO_Init+0x12c>)
 8000712:	f043 0304 	orr.w	r3, r3, #4
 8000716:	6193      	str	r3, [r2, #24]
 8000718:	4b3c      	ldr	r3, [pc, #240]	; (800080c <MX_GPIO_Init+0x12c>)
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	f003 0304 	and.w	r3, r3, #4
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000724:	4b39      	ldr	r3, [pc, #228]	; (800080c <MX_GPIO_Init+0x12c>)
 8000726:	699b      	ldr	r3, [r3, #24]
 8000728:	4a38      	ldr	r2, [pc, #224]	; (800080c <MX_GPIO_Init+0x12c>)
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	6193      	str	r3, [r2, #24]
 8000730:	4b36      	ldr	r3, [pc, #216]	; (800080c <MX_GPIO_Init+0x12c>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	f003 0308 	and.w	r3, r3, #8
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000742:	4833      	ldr	r0, [pc, #204]	; (8000810 <MX_GPIO_Init+0x130>)
 8000744:	f001 fb22 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MC_4_Pin|MC_3_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800074e:	4831      	ldr	r0, [pc, #196]	; (8000814 <MX_GPIO_Init+0x134>)
 8000750:	f001 fb1c 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MC_2_Pin|MC_1_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
 800075a:	482f      	ldr	r0, [pc, #188]	; (8000818 <MX_GPIO_Init+0x138>)
 800075c:	f001 fb16 	bl	8001d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000760:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000764:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000766:	2301      	movs	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	2302      	movs	r3, #2
 8000770:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000772:	f107 0310 	add.w	r3, r7, #16
 8000776:	4619      	mov	r1, r3
 8000778:	4825      	ldr	r0, [pc, #148]	; (8000810 <MX_GPIO_Init+0x130>)
 800077a:	f001 f9ad 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MC_4_Pin|MC_3_Pin;
 800077e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000782:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000784:	2301      	movs	r3, #1
 8000786:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078c:	2302      	movs	r3, #2
 800078e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	481f      	ldr	r0, [pc, #124]	; (8000814 <MX_GPIO_Init+0x134>)
 8000798:	f001 f99e 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MC_2_Pin|MC_1_Pin|LED2_Pin|LED1_Pin;
 800079c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 80007a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a2:	2301      	movs	r3, #1
 80007a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	2300      	movs	r3, #0
 80007a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007aa:	2302      	movs	r3, #2
 80007ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ae:	f107 0310 	add.w	r3, r7, #16
 80007b2:	4619      	mov	r1, r3
 80007b4:	4818      	ldr	r0, [pc, #96]	; (8000818 <MX_GPIO_Init+0x138>)
 80007b6:	f001 f98f 	bl	8001ad8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUTTOM1_Pin|BUTTON2_Pin|BUTTON3_Pin|BUTTON4_Pin;
 80007ba:	2378      	movs	r3, #120	; 0x78
 80007bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007be:	4b17      	ldr	r3, [pc, #92]	; (800081c <MX_GPIO_Init+0x13c>)
 80007c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007c2:	2302      	movs	r3, #2
 80007c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007c6:	f107 0310 	add.w	r3, r7, #16
 80007ca:	4619      	mov	r1, r3
 80007cc:	4811      	ldr	r0, [pc, #68]	; (8000814 <MX_GPIO_Init+0x134>)
 80007ce:	f001 f983 	bl	8001ad8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	2009      	movs	r0, #9
 80007d8:	f000 ff59 	bl	800168e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80007dc:	2009      	movs	r0, #9
 80007de:	f000 ff72 	bl	80016c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2100      	movs	r1, #0
 80007e6:	200a      	movs	r0, #10
 80007e8:	f000 ff51 	bl	800168e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80007ec:	200a      	movs	r0, #10
 80007ee:	f000 ff6a 	bl	80016c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2100      	movs	r1, #0
 80007f6:	2017      	movs	r0, #23
 80007f8:	f000 ff49 	bl	800168e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80007fc:	2017      	movs	r0, #23
 80007fe:	f000 ff62 	bl	80016c6 <HAL_NVIC_EnableIRQ>

}
 8000802:	bf00      	nop
 8000804:	3720      	adds	r7, #32
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000
 8000810:	40011000 	.word	0x40011000
 8000814:	40010c00 	.word	0x40010c00
 8000818:	40010800 	.word	0x40010800
 800081c:	10110000 	.word	0x10110000

08000820 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000824:	f000 fa3e 	bl	8000ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000828:	f000 f80f 	bl	800084a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800082c:	f7ff ff58 	bl	80006e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000830:	f7ff fd5c 	bl	80002ec <MX_DMA_Init>
  MX_ADC1_Init();
 8000834:	f7ff fc8c 	bl	8000150 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000838:	f000 f90c 	bl	8000a54 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800083c:	f002 fb04 	bl	8002e48 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000840:	f7ff fea8 	bl	8000594 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000844:	f002 fb32 	bl	8002eac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000848:	e7fe      	b.n	8000848 <main+0x28>

0800084a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b094      	sub	sp, #80	; 0x50
 800084e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000850:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000854:	2228      	movs	r2, #40	; 0x28
 8000856:	2100      	movs	r1, #0
 8000858:	4618      	mov	r0, r3
 800085a:	f004 ffbe 	bl	80057da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800087a:	2302      	movs	r3, #2
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800087e:	2301      	movs	r3, #1
 8000880:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000882:	2310      	movs	r3, #16
 8000884:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000886:	2300      	movs	r3, #0
 8000888:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800088e:	4618      	mov	r0, r3
 8000890:	f001 fac4 	bl	8001e1c <HAL_RCC_OscConfig>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0x54>
  {
    Error_Handler();
 800089a:	f000 f826 	bl	80008ea <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089e:	230f      	movs	r3, #15
 80008a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008b2:	f107 0314 	add.w	r3, r7, #20
 80008b6:	2100      	movs	r1, #0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f001 fd2f 	bl	800231c <HAL_RCC_ClockConfig>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80008c4:	f000 f811 	bl	80008ea <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008c8:	2302      	movs	r3, #2
 80008ca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80008cc:	2300      	movs	r3, #0
 80008ce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 fe8c 	bl	80025f0 <HAL_RCCEx_PeriphCLKConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008de:	f000 f804 	bl	80008ea <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3750      	adds	r7, #80	; 0x50
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ea:	b480      	push	{r7}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008ee:	bf00      	nop
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
	...

080008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b085      	sub	sp, #20
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <HAL_MspInit+0x5c>)
 8000900:	699b      	ldr	r3, [r3, #24]
 8000902:	4a14      	ldr	r2, [pc, #80]	; (8000954 <HAL_MspInit+0x5c>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6193      	str	r3, [r2, #24]
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <HAL_MspInit+0x5c>)
 800090c:	699b      	ldr	r3, [r3, #24]
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000916:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <HAL_MspInit+0x5c>)
 8000918:	69db      	ldr	r3, [r3, #28]
 800091a:	4a0e      	ldr	r2, [pc, #56]	; (8000954 <HAL_MspInit+0x5c>)
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000920:	61d3      	str	r3, [r2, #28]
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <HAL_MspInit+0x5c>)
 8000924:	69db      	ldr	r3, [r3, #28]
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	607b      	str	r3, [r7, #4]
 800092c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <HAL_MspInit+0x60>)
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	4a04      	ldr	r2, [pc, #16]	; (8000958 <HAL_MspInit+0x60>)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	bf00      	nop
 800094c:	3714      	adds	r7, #20
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	40021000 	.word	0x40021000
 8000958:	40010000 	.word	0x40010000

0800095c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	bc80      	pop	{r7}
 8000966:	4770      	bx	lr

08000968 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096c:	e7fe      	b.n	800096c <HardFault_Handler+0x4>

0800096e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000972:	e7fe      	b.n	8000972 <MemManage_Handler+0x4>

08000974 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <BusFault_Handler+0x4>

0800097a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <UsageFault_Handler+0x4>

08000980 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000984:	bf00      	nop
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr

0800098c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000990:	f000 f9ce 	bl	8000d30 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000994:	f003 ff52 	bl	800483c <xTaskGetSchedulerState>
 8000998:	4603      	mov	r3, r0
 800099a:	2b01      	cmp	r3, #1
 800099c:	d001      	beq.n	80009a2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800099e:	f004 fc9b 	bl	80052d8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80009aa:	2008      	movs	r0, #8
 80009ac:	f001 fa1e 	bl	8001dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80009b8:	2010      	movs	r0, #16
 80009ba:	f001 fa17 	bl	8001dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80009c8:	4802      	ldr	r0, [pc, #8]	; (80009d4 <DMA1_Channel1_IRQHandler+0x10>)
 80009ca:	f000 ff51 	bl	8001870 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	2000196c 	.word	0x2000196c

080009d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	//speed_flag=speed_flag+100;
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80009dc:	2020      	movs	r0, #32
 80009de:	f001 fa05 	bl	8001dec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80009e2:	2040      	movs	r0, #64	; 0x40
 80009e4:	f001 fa02 	bl	8001dec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}

080009ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <SystemInit+0x5c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <SystemInit+0x5c>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <SystemInit+0x5c>)
 80009fe:	685a      	ldr	r2, [r3, #4]
 8000a00:	4911      	ldr	r1, [pc, #68]	; (8000a48 <SystemInit+0x5c>)
 8000a02:	4b12      	ldr	r3, [pc, #72]	; (8000a4c <SystemInit+0x60>)
 8000a04:	4013      	ands	r3, r2
 8000a06:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <SystemInit+0x5c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a0e      	ldr	r2, [pc, #56]	; (8000a48 <SystemInit+0x5c>)
 8000a0e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a16:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a18:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <SystemInit+0x5c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <SystemInit+0x5c>)
 8000a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a22:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <SystemInit+0x5c>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	4a07      	ldr	r2, [pc, #28]	; (8000a48 <SystemInit+0x5c>)
 8000a2a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000a2e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <SystemInit+0x5c>)
 8000a32:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000a36:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000a38:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <SystemInit+0x64>)
 8000a3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a3e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	f8ff0000 	.word	0xf8ff0000
 8000a50:	e000ed00 	.word	0xe000ed00

08000a54 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08a      	sub	sp, #40	; 0x28
 8000a58:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5a:	f107 0320 	add.w	r3, r7, #32
 8000a5e:	2200      	movs	r2, #0
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a64:	1d3b      	adds	r3, r7, #4
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
 8000a6e:	60da      	str	r2, [r3, #12]
 8000a70:	611a      	str	r2, [r3, #16]
 8000a72:	615a      	str	r2, [r3, #20]
 8000a74:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8000a76:	4b28      	ldr	r3, [pc, #160]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a7e:	4b26      	ldr	r3, [pc, #152]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a84:	4b24      	ldr	r3, [pc, #144]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000a8a:	4b23      	ldr	r3, [pc, #140]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a92:	4b21      	ldr	r3, [pc, #132]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a98:	4b1f      	ldr	r3, [pc, #124]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a9e:	481e      	ldr	r0, [pc, #120]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000aa0:	f001 fe5c 	bl	800275c <HAL_TIM_PWM_Init>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000aaa:	f7ff ff1e 	bl	80008ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ab6:	f107 0320 	add.w	r3, r7, #32
 8000aba:	4619      	mov	r1, r3
 8000abc:	4816      	ldr	r0, [pc, #88]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000abe:	f002 f97f 	bl	8002dc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000ac8:	f7ff ff0f 	bl	80008ea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000acc:	2360      	movs	r3, #96	; 0x60
 8000ace:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000adc:	1d3b      	adds	r3, r7, #4
 8000ade:	2208      	movs	r2, #8
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	480d      	ldr	r0, [pc, #52]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000ae4:	f001 fe98 	bl	8002818 <HAL_TIM_PWM_ConfigChannel>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000aee:	f7ff fefc 	bl	80008ea <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	220c      	movs	r2, #12
 8000af6:	4619      	mov	r1, r3
 8000af8:	4807      	ldr	r0, [pc, #28]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000afa:	f001 fe8d 	bl	8002818 <HAL_TIM_PWM_ConfigChannel>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000b04:	f7ff fef1 	bl	80008ea <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000b08:	4803      	ldr	r0, [pc, #12]	; (8000b18 <MX_TIM2_Init+0xc4>)
 8000b0a:	f000 f823 	bl	8000b54 <HAL_TIM_MspPostInit>

}
 8000b0e:	bf00      	nop
 8000b10:	3728      	adds	r7, #40	; 0x28
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20001b50 	.word	0x20001b50

08000b1c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b2c:	d10b      	bne.n	8000b46 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <HAL_TIM_PWM_MspInit+0x34>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <HAL_TIM_PWM_MspInit+0x34>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	61d3      	str	r3, [r2, #28]
 8000b3a:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <HAL_TIM_PWM_MspInit+0x34>)
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000b46:	bf00      	nop
 8000b48:	3714      	adds	r7, #20
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr
 8000b50:	40021000 	.word	0x40021000

08000b54 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b088      	sub	sp, #32
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5c:	f107 030c 	add.w	r3, r7, #12
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]
 8000b68:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b72:	d12a      	bne.n	8000bca <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b74:	4b17      	ldr	r3, [pc, #92]	; (8000bd4 <HAL_TIM_MspPostInit+0x80>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a16      	ldr	r2, [pc, #88]	; (8000bd4 <HAL_TIM_MspPostInit+0x80>)
 8000b7a:	f043 0308 	orr.w	r3, r3, #8
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b14      	ldr	r3, [pc, #80]	; (8000bd4 <HAL_TIM_MspPostInit+0x80>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0308 	and.w	r3, r3, #8
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8000b8c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000b90:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	2302      	movs	r3, #2
 8000b94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2302      	movs	r3, #2
 8000b98:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	480d      	ldr	r0, [pc, #52]	; (8000bd8 <HAL_TIM_MspPostInit+0x84>)
 8000ba2:	f000 ff99 	bl	8001ad8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <HAL_TIM_MspPostInit+0x88>)
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	61fb      	str	r3, [r7, #28]
 8000bac:	69fb      	ldr	r3, [r7, #28]
 8000bae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000bb2:	61fb      	str	r3, [r7, #28]
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000bba:	61fb      	str	r3, [r7, #28]
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bc2:	61fb      	str	r3, [r7, #28]
 8000bc4:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <HAL_TIM_MspPostInit+0x88>)
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40021000 	.word	0x40021000
 8000bd8:	40010c00 	.word	0x40010c00
 8000bdc:	40010000 	.word	0x40010000

08000be0 <user_pwm_setvalue_1>:

/* USER CODE BEGIN 1 */


void user_pwm_setvalue_1(uint16_t value)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	; 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bea:	2360      	movs	r3, #96	; 0x60
 8000bec:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8000bfa:	f107 030c 	add.w	r3, r7, #12
 8000bfe:	2208      	movs	r2, #8
 8000c00:	4619      	mov	r1, r3
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <user_pwm_setvalue_1+0x38>)
 8000c04:	f001 fe08 	bl	8002818 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000c08:	2108      	movs	r1, #8
 8000c0a:	4803      	ldr	r0, [pc, #12]	; (8000c18 <user_pwm_setvalue_1+0x38>)
 8000c0c:	f001 fdd2 	bl	80027b4 <HAL_TIM_PWM_Start>
    //HAL_TIM_MspPostInit(&htim2);
}
 8000c10:	bf00      	nop
 8000c12:	3728      	adds	r7, #40	; 0x28
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20001b50 	.word	0x20001b50

08000c1c <user_pwm_setvalue_2>:
void user_pwm_setvalue_2(uint16_t value)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	; 0x28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	80fb      	strh	r3, [r7, #6]
    TIM_OC_InitTypeDef sConfigOC;

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c26:	2360      	movs	r3, #96	; 0x60
 8000c28:	60fb      	str	r3, [r7, #12]
    sConfigOC.Pulse = value;
 8000c2a:	88fb      	ldrh	r3, [r7, #6]
 8000c2c:	613b      	str	r3, [r7, #16]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8000c36:	f107 030c 	add.w	r3, r7, #12
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4805      	ldr	r0, [pc, #20]	; (8000c54 <user_pwm_setvalue_2+0x38>)
 8000c40:	f001 fdea 	bl	8002818 <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000c44:	210c      	movs	r1, #12
 8000c46:	4803      	ldr	r0, [pc, #12]	; (8000c54 <user_pwm_setvalue_2+0x38>)
 8000c48:	f001 fdb4 	bl	80027b4 <HAL_TIM_PWM_Start>
   // HAL_TIM_MspPostInit(&htim2);
}
 8000c4c:	bf00      	nop
 8000c4e:	3728      	adds	r7, #40	; 0x28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20001b50 	.word	0x20001b50

08000c58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c58:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c5a:	e003      	b.n	8000c64 <LoopCopyDataInit>

08000c5c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000c5e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c60:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c62:	3104      	adds	r1, #4

08000c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c64:	480a      	ldr	r0, [pc, #40]	; (8000c90 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c68:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c6a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c6c:	d3f6      	bcc.n	8000c5c <CopyDataInit>
  ldr r2, =_sbss
 8000c6e:	4a0a      	ldr	r2, [pc, #40]	; (8000c98 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c70:	e002      	b.n	8000c78 <LoopFillZerobss>

08000c72 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c72:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c74:	f842 3b04 	str.w	r3, [r2], #4

08000c78 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c7a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c7c:	d3f9      	bcc.n	8000c72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c7e:	f7ff feb5 	bl	80009ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c82:	f004 fd7b 	bl	800577c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c86:	f7ff fdcb 	bl	8000820 <main>
  bx lr
 8000c8a:	4770      	bx	lr
  ldr r3, =_sidata
 8000c8c:	080058ac 	.word	0x080058ac
  ldr r0, =_sdata
 8000c90:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c94:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000c98:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000c9c:	20001bd4 	.word	0x20001bd4

08000ca0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ca0:	e7fe      	b.n	8000ca0 <ADC1_2_IRQHandler>
	...

08000ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <HAL_Init+0x28>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a07      	ldr	r2, [pc, #28]	; (8000ccc <HAL_Init+0x28>)
 8000cae:	f043 0310 	orr.w	r3, r3, #16
 8000cb2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 fcdf 	bl	8001678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f000 f808 	bl	8000cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc0:	f7ff fe1a 	bl	80008f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40022000 	.word	0x40022000

08000cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cd8:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <HAL_InitTick+0x54>)
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <HAL_InitTick+0x58>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 fcf7 	bl	80016e2 <HAL_SYSTICK_Config>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e00e      	b.n	8000d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b0f      	cmp	r3, #15
 8000d02:	d80a      	bhi.n	8000d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d04:	2200      	movs	r2, #0
 8000d06:	6879      	ldr	r1, [r7, #4]
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d0c:	f000 fcbf 	bl	800168e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d10:	4a06      	ldr	r2, [pc, #24]	; (8000d2c <HAL_InitTick+0x5c>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d16:	2300      	movs	r3, #0
 8000d18:	e000      	b.n	8000d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	20000000 	.word	0x20000000
 8000d28:	20000008 	.word	0x20000008
 8000d2c:	20000004 	.word	0x20000004

08000d30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <HAL_IncTick+0x1c>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <HAL_IncTick+0x20>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4413      	add	r3, r2
 8000d40:	4a03      	ldr	r2, [pc, #12]	; (8000d50 <HAL_IncTick+0x20>)
 8000d42:	6013      	str	r3, [r2, #0]
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bc80      	pop	{r7}
 8000d4a:	4770      	bx	lr
 8000d4c:	20000008 	.word	0x20000008
 8000d50:	20001b90 	.word	0x20001b90

08000d54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return uwTick;
 8000d58:	4b02      	ldr	r3, [pc, #8]	; (8000d64 <HAL_GetTick+0x10>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr
 8000d64:	20001b90 	.word	0x20001b90

08000d68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b086      	sub	sp, #24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d70:	2300      	movs	r3, #0
 8000d72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000d74:	2300      	movs	r3, #0
 8000d76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e0be      	b.n	8000f08 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d109      	bne.n	8000dac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2200      	movs	r2, #0
 8000da2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000da6:	6878      	ldr	r0, [r7, #4]
 8000da8:	f7ff fa20 	bl	80001ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f000 faf7 	bl	80013a0 <ADC_ConversionStop_Disable>
 8000db2:	4603      	mov	r3, r0
 8000db4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dba:	f003 0310 	and.w	r3, r3, #16
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f040 8099 	bne.w	8000ef6 <HAL_ADC_Init+0x18e>
 8000dc4:	7dfb      	ldrb	r3, [r7, #23]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f040 8095 	bne.w	8000ef6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000dd4:	f023 0302 	bic.w	r3, r3, #2
 8000dd8:	f043 0202 	orr.w	r2, r3, #2
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000de8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	7b1b      	ldrb	r3, [r3, #12]
 8000dee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000df0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000df2:	68ba      	ldr	r2, [r7, #8]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e00:	d003      	beq.n	8000e0a <HAL_ADC_Init+0xa2>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d102      	bne.n	8000e10 <HAL_ADC_Init+0xa8>
 8000e0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e0e:	e000      	b.n	8000e12 <HAL_ADC_Init+0xaa>
 8000e10:	2300      	movs	r3, #0
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	7d1b      	ldrb	r3, [r3, #20]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d119      	bne.n	8000e54 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	7b1b      	ldrb	r3, [r3, #12]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d109      	bne.n	8000e3c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	035a      	lsls	r2, r3, #13
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	e00b      	b.n	8000e54 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e40:	f043 0220 	orr.w	r2, r3, #32
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e4c:	f043 0201 	orr.w	r2, r3, #1
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	430a      	orrs	r2, r1
 8000e66:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689a      	ldr	r2, [r3, #8]
 8000e6e:	4b28      	ldr	r3, [pc, #160]	; (8000f10 <HAL_ADC_Init+0x1a8>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	430b      	orrs	r3, r1
 8000e7a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e84:	d003      	beq.n	8000e8e <HAL_ADC_Init+0x126>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	689b      	ldr	r3, [r3, #8]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d104      	bne.n	8000e98 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	051b      	lsls	r3, r3, #20
 8000e96:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e9e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	68fa      	ldr	r2, [r7, #12]
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	689a      	ldr	r2, [r3, #8]
 8000eb2:	4b18      	ldr	r3, [pc, #96]	; (8000f14 <HAL_ADC_Init+0x1ac>)
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	68ba      	ldr	r2, [r7, #8]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d10b      	bne.n	8000ed4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec6:	f023 0303 	bic.w	r3, r3, #3
 8000eca:	f043 0201 	orr.w	r2, r3, #1
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ed2:	e018      	b.n	8000f06 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed8:	f023 0312 	bic.w	r3, r3, #18
 8000edc:	f043 0210 	orr.w	r2, r3, #16
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee8:	f043 0201 	orr.w	r2, r3, #1
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ef4:	e007      	b.n	8000f06 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000efa:	f043 0210 	orr.w	r2, r3, #16
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	ffe1f7fd 	.word	0xffe1f7fd
 8000f14:	ff1f0efe 	.word	0xff1f0efe

08000f18 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f24:	2300      	movs	r3, #0
 8000f26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a64      	ldr	r2, [pc, #400]	; (80010c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d004      	beq.n	8000f3c <HAL_ADC_Start_DMA+0x24>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a63      	ldr	r2, [pc, #396]	; (80010c4 <HAL_ADC_Start_DMA+0x1ac>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d106      	bne.n	8000f4a <HAL_ADC_Start_DMA+0x32>
 8000f3c:	4b60      	ldr	r3, [pc, #384]	; (80010c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	f040 80b3 	bne.w	80010b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d101      	bne.n	8000f58 <HAL_ADC_Start_DMA+0x40>
 8000f54:	2302      	movs	r3, #2
 8000f56:	e0ae      	b.n	80010b6 <HAL_ADC_Start_DMA+0x19e>
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f000 f9cb 	bl	80012fc <ADC_Enable>
 8000f66:	4603      	mov	r3, r0
 8000f68:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f6a:	7dfb      	ldrb	r3, [r7, #23]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	f040 809a 	bne.w	80010a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f76:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000f7a:	f023 0301 	bic.w	r3, r3, #1
 8000f7e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a4e      	ldr	r2, [pc, #312]	; (80010c4 <HAL_ADC_Start_DMA+0x1ac>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d105      	bne.n	8000f9c <HAL_ADC_Start_DMA+0x84>
 8000f90:	4b4b      	ldr	r3, [pc, #300]	; (80010c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d115      	bne.n	8000fc8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fa0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d026      	beq.n	8001004 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fbe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000fc6:	e01d      	b.n	8001004 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fcc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a39      	ldr	r2, [pc, #228]	; (80010c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d004      	beq.n	8000fe8 <HAL_ADC_Start_DMA+0xd0>
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a38      	ldr	r2, [pc, #224]	; (80010c4 <HAL_ADC_Start_DMA+0x1ac>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d10d      	bne.n	8001004 <HAL_ADC_Start_DMA+0xec>
 8000fe8:	4b35      	ldr	r3, [pc, #212]	; (80010c0 <HAL_ADC_Start_DMA+0x1a8>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d007      	beq.n	8001004 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ffc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001008:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d006      	beq.n	800101e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001014:	f023 0206 	bic.w	r2, r3, #6
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	62da      	str	r2, [r3, #44]	; 0x2c
 800101c:	e002      	b.n	8001024 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2200      	movs	r2, #0
 8001022:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2200      	movs	r2, #0
 8001028:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	4a25      	ldr	r2, [pc, #148]	; (80010c8 <HAL_ADC_Start_DMA+0x1b0>)
 8001032:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	4a24      	ldr	r2, [pc, #144]	; (80010cc <HAL_ADC_Start_DMA+0x1b4>)
 800103a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	4a23      	ldr	r2, [pc, #140]	; (80010d0 <HAL_ADC_Start_DMA+0x1b8>)
 8001042:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f06f 0202 	mvn.w	r2, #2
 800104c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	689a      	ldr	r2, [r3, #8]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800105c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6a18      	ldr	r0, [r3, #32]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	334c      	adds	r3, #76	; 0x4c
 8001068:	4619      	mov	r1, r3
 800106a:	68ba      	ldr	r2, [r7, #8]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f000 fb9f 	bl	80017b0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800107c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001080:	d108      	bne.n	8001094 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	689a      	ldr	r2, [r3, #8]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001090:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001092:	e00f      	b.n	80010b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80010a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80010a4:	e006      	b.n	80010b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80010ae:	e001      	b.n	80010b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80010b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40012400 	.word	0x40012400
 80010c4:	40012800 	.word	0x40012800
 80010c8:	08001415 	.word	0x08001415
 80010cc:	08001491 	.word	0x08001491
 80010d0:	080014ad 	.word	0x080014ad

080010d4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr

080010e6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	bc80      	pop	{r7}
 8001108:	4770      	bx	lr
	...

0800110c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800111a:	2300      	movs	r3, #0
 800111c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001124:	2b01      	cmp	r3, #1
 8001126:	d101      	bne.n	800112c <HAL_ADC_ConfigChannel+0x20>
 8001128:	2302      	movs	r3, #2
 800112a:	e0dc      	b.n	80012e6 <HAL_ADC_ConfigChannel+0x1da>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2201      	movs	r2, #1
 8001130:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b06      	cmp	r3, #6
 800113a:	d81c      	bhi.n	8001176 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685a      	ldr	r2, [r3, #4]
 8001146:	4613      	mov	r3, r2
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	4413      	add	r3, r2
 800114c:	3b05      	subs	r3, #5
 800114e:	221f      	movs	r2, #31
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	4019      	ands	r1, r3
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	6818      	ldr	r0, [r3, #0]
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685a      	ldr	r2, [r3, #4]
 8001160:	4613      	mov	r3, r2
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	4413      	add	r3, r2
 8001166:	3b05      	subs	r3, #5
 8001168:	fa00 f203 	lsl.w	r2, r0, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	430a      	orrs	r2, r1
 8001172:	635a      	str	r2, [r3, #52]	; 0x34
 8001174:	e03c      	b.n	80011f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	2b0c      	cmp	r3, #12
 800117c:	d81c      	bhi.n	80011b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	3b23      	subs	r3, #35	; 0x23
 8001190:	221f      	movs	r2, #31
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	43db      	mvns	r3, r3
 8001198:	4019      	ands	r1, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	6818      	ldr	r0, [r3, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	4613      	mov	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	3b23      	subs	r3, #35	; 0x23
 80011aa:	fa00 f203 	lsl.w	r2, r0, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	430a      	orrs	r2, r1
 80011b4:	631a      	str	r2, [r3, #48]	; 0x30
 80011b6:	e01b      	b.n	80011f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685a      	ldr	r2, [r3, #4]
 80011c2:	4613      	mov	r3, r2
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	4413      	add	r3, r2
 80011c8:	3b41      	subs	r3, #65	; 0x41
 80011ca:	221f      	movs	r2, #31
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	4019      	ands	r1, r3
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	6818      	ldr	r0, [r3, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	4613      	mov	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	3b41      	subs	r3, #65	; 0x41
 80011e4:	fa00 f203 	lsl.w	r2, r0, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b09      	cmp	r3, #9
 80011f6:	d91c      	bls.n	8001232 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	68d9      	ldr	r1, [r3, #12]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	4613      	mov	r3, r2
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	4413      	add	r3, r2
 8001208:	3b1e      	subs	r3, #30
 800120a:	2207      	movs	r2, #7
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	4019      	ands	r1, r3
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	6898      	ldr	r0, [r3, #8]
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	4613      	mov	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	4413      	add	r3, r2
 8001222:	3b1e      	subs	r3, #30
 8001224:	fa00 f203 	lsl.w	r2, r0, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	430a      	orrs	r2, r1
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	e019      	b.n	8001266 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	6919      	ldr	r1, [r3, #16]
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4613      	mov	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4413      	add	r3, r2
 8001242:	2207      	movs	r2, #7
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	4019      	ands	r1, r3
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	6898      	ldr	r0, [r3, #8]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	fa00 f203 	lsl.w	r2, r0, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	430a      	orrs	r2, r1
 8001264:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b10      	cmp	r3, #16
 800126c:	d003      	beq.n	8001276 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001272:	2b11      	cmp	r3, #17
 8001274:	d132      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a1d      	ldr	r2, [pc, #116]	; (80012f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d125      	bne.n	80012cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d126      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800129c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b10      	cmp	r3, #16
 80012a4:	d11a      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012a6:	4b13      	ldr	r3, [pc, #76]	; (80012f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a13      	ldr	r2, [pc, #76]	; (80012f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80012ac:	fba2 2303 	umull	r2, r3, r2, r3
 80012b0:	0c9a      	lsrs	r2, r3, #18
 80012b2:	4613      	mov	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012bc:	e002      	b.n	80012c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f9      	bne.n	80012be <HAL_ADC_ConfigChannel+0x1b2>
 80012ca:	e007      	b.n	80012dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d0:	f043 0220 	orr.w	r2, r3, #32
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr
 80012f0:	40012400 	.word	0x40012400
 80012f4:	20000000 	.word	0x20000000
 80012f8:	431bde83 	.word	0x431bde83

080012fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001308:	2300      	movs	r3, #0
 800130a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	2b01      	cmp	r3, #1
 8001318:	d039      	beq.n	800138e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	689a      	ldr	r2, [r3, #8]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f042 0201 	orr.w	r2, r2, #1
 8001328:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800132a:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <ADC_Enable+0x9c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a1b      	ldr	r2, [pc, #108]	; (800139c <ADC_Enable+0xa0>)
 8001330:	fba2 2303 	umull	r2, r3, r2, r3
 8001334:	0c9b      	lsrs	r3, r3, #18
 8001336:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001338:	e002      	b.n	8001340 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	3b01      	subs	r3, #1
 800133e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f9      	bne.n	800133a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001346:	f7ff fd05 	bl	8000d54 <HAL_GetTick>
 800134a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800134c:	e018      	b.n	8001380 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800134e:	f7ff fd01 	bl	8000d54 <HAL_GetTick>
 8001352:	4602      	mov	r2, r0
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d911      	bls.n	8001380 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001360:	f043 0210 	orr.w	r2, r3, #16
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e007      	b.n	8001390 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	2b01      	cmp	r3, #1
 800138c:	d1df      	bne.n	800134e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000000 	.word	0x20000000
 800139c:	431bde83 	.word	0x431bde83

080013a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d127      	bne.n	800140a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	689a      	ldr	r2, [r3, #8]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f022 0201 	bic.w	r2, r2, #1
 80013c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80013ca:	f7ff fcc3 	bl	8000d54 <HAL_GetTick>
 80013ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013d0:	e014      	b.n	80013fc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80013d2:	f7ff fcbf 	bl	8000d54 <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d90d      	bls.n	80013fc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e4:	f043 0210 	orr.w	r2, r3, #16
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f0:	f043 0201 	orr.w	r2, r3, #1
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e007      	b.n	800140c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	2b01      	cmp	r3, #1
 8001408:	d0e3      	beq.n	80013d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800140a:	2300      	movs	r3, #0
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001420:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001426:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800142a:	2b00      	cmp	r3, #0
 800142c:	d127      	bne.n	800147e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001432:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001444:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001448:	d115      	bne.n	8001476 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800144e:	2b00      	cmp	r3, #0
 8001450:	d111      	bne.n	8001476 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001456:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d105      	bne.n	8001476 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800146e:	f043 0201 	orr.w	r2, r3, #1
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001476:	68f8      	ldr	r0, [r7, #12]
 8001478:	f7ff fe2c 	bl	80010d4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800147c:	e004      	b.n	8001488 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	4798      	blx	r3
}
 8001488:	bf00      	nop
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f7ff fe21 	bl	80010e6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ca:	f043 0204 	orr.w	r2, r3, #4
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f7ff fe10 	bl	80010f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80014d8:	bf00      	nop
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001508:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800150c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001512:	4a04      	ldr	r2, [pc, #16]	; (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60d3      	str	r3, [r2, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <__NVIC_GetPriorityGrouping+0x18>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	f003 0307 	and.w	r3, r3, #7
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	db0b      	blt.n	800156e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 021f 	and.w	r2, r3, #31
 800155c:	4906      	ldr	r1, [pc, #24]	; (8001578 <__NVIC_EnableIRQ+0x34>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2001      	movs	r0, #1
 8001566:	fa00 f202 	lsl.w	r2, r0, r2
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100

0800157c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	6039      	str	r1, [r7, #0]
 8001586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	2b00      	cmp	r3, #0
 800158e:	db0a      	blt.n	80015a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	b2da      	uxtb	r2, r3
 8001594:	490c      	ldr	r1, [pc, #48]	; (80015c8 <__NVIC_SetPriority+0x4c>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	0112      	lsls	r2, r2, #4
 800159c:	b2d2      	uxtb	r2, r2
 800159e:	440b      	add	r3, r1
 80015a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a4:	e00a      	b.n	80015bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4908      	ldr	r1, [pc, #32]	; (80015cc <__NVIC_SetPriority+0x50>)
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	3b04      	subs	r3, #4
 80015b4:	0112      	lsls	r2, r2, #4
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	440b      	add	r3, r1
 80015ba:	761a      	strb	r2, [r3, #24]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000e100 	.word	0xe000e100
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	; 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f1c3 0307 	rsb	r3, r3, #7
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	bf28      	it	cs
 80015ee:	2304      	movcs	r3, #4
 80015f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3304      	adds	r3, #4
 80015f6:	2b06      	cmp	r3, #6
 80015f8:	d902      	bls.n	8001600 <NVIC_EncodePriority+0x30>
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	3b03      	subs	r3, #3
 80015fe:	e000      	b.n	8001602 <NVIC_EncodePriority+0x32>
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001604:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	43da      	mvns	r2, r3
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	401a      	ands	r2, r3
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001618:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	fa01 f303 	lsl.w	r3, r1, r3
 8001622:	43d9      	mvns	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	4313      	orrs	r3, r2
         );
}
 800162a:	4618      	mov	r0, r3
 800162c:	3724      	adds	r7, #36	; 0x24
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001644:	d301      	bcc.n	800164a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001646:	2301      	movs	r3, #1
 8001648:	e00f      	b.n	800166a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800164a:	4a0a      	ldr	r2, [pc, #40]	; (8001674 <SysTick_Config+0x40>)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001652:	210f      	movs	r1, #15
 8001654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001658:	f7ff ff90 	bl	800157c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800165c:	4b05      	ldr	r3, [pc, #20]	; (8001674 <SysTick_Config+0x40>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001662:	4b04      	ldr	r3, [pc, #16]	; (8001674 <SysTick_Config+0x40>)
 8001664:	2207      	movs	r2, #7
 8001666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	e000e010 	.word	0xe000e010

08001678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff2d 	bl	80014e0 <__NVIC_SetPriorityGrouping>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
 800169a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a0:	f7ff ff42 	bl	8001528 <__NVIC_GetPriorityGrouping>
 80016a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	68b9      	ldr	r1, [r7, #8]
 80016aa:	6978      	ldr	r0, [r7, #20]
 80016ac:	f7ff ff90 	bl	80015d0 <NVIC_EncodePriority>
 80016b0:	4602      	mov	r2, r0
 80016b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b6:	4611      	mov	r1, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff ff5f 	bl	800157c <__NVIC_SetPriority>
}
 80016be:	bf00      	nop
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	4603      	mov	r3, r0
 80016ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff35 	bl	8001544 <__NVIC_EnableIRQ>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff ffa2 	bl	8001634 <SysTick_Config>
 80016f0:	4603      	mov	r3, r0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e043      	b.n	800179a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <HAL_DMA_Init+0xa8>)
 800171a:	4413      	add	r3, r2
 800171c:	4a22      	ldr	r2, [pc, #136]	; (80017a8 <HAL_DMA_Init+0xac>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	009a      	lsls	r2, r3, #2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a1f      	ldr	r2, [pc, #124]	; (80017ac <HAL_DMA_Init+0xb0>)
 800172e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001746:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800174a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001754:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001760:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800176c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4313      	orrs	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	bffdfff8 	.word	0xbffdfff8
 80017a8:	cccccccd 	.word	0xcccccccd
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
 80017bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <HAL_DMA_Start_IT+0x20>
 80017cc:	2302      	movs	r3, #2
 80017ce:	e04a      	b.n	8001866 <HAL_DMA_Start_IT+0xb6>
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d13a      	bne.n	8001858 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2202      	movs	r2, #2
 80017e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2200      	movs	r2, #0
 80017ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f022 0201 	bic.w	r2, r2, #1
 80017fe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	68f8      	ldr	r0, [r7, #12]
 8001808:	f000 f938 	bl	8001a7c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f042 020e 	orr.w	r2, r2, #14
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	e00f      	b.n	8001846 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f022 0204 	bic.w	r2, r2, #4
 8001834:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 020a 	orr.w	r2, r2, #10
 8001844:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f042 0201 	orr.w	r2, r2, #1
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e005      	b.n	8001864 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001860:	2302      	movs	r3, #2
 8001862:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001864:	7dfb      	ldrb	r3, [r7, #23]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188c:	2204      	movs	r2, #4
 800188e:	409a      	lsls	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4013      	ands	r3, r2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d04f      	beq.n	8001938 <HAL_DMA_IRQHandler+0xc8>
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d04a      	beq.n	8001938 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0320 	and.w	r3, r3, #32
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d107      	bne.n	80018c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0204 	bic.w	r2, r2, #4
 80018be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a66      	ldr	r2, [pc, #408]	; (8001a60 <HAL_DMA_IRQHandler+0x1f0>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d029      	beq.n	800191e <HAL_DMA_IRQHandler+0xae>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a65      	ldr	r2, [pc, #404]	; (8001a64 <HAL_DMA_IRQHandler+0x1f4>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d022      	beq.n	800191a <HAL_DMA_IRQHandler+0xaa>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a63      	ldr	r2, [pc, #396]	; (8001a68 <HAL_DMA_IRQHandler+0x1f8>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d01a      	beq.n	8001914 <HAL_DMA_IRQHandler+0xa4>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a62      	ldr	r2, [pc, #392]	; (8001a6c <HAL_DMA_IRQHandler+0x1fc>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d012      	beq.n	800190e <HAL_DMA_IRQHandler+0x9e>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a60      	ldr	r2, [pc, #384]	; (8001a70 <HAL_DMA_IRQHandler+0x200>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00a      	beq.n	8001908 <HAL_DMA_IRQHandler+0x98>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a5f      	ldr	r2, [pc, #380]	; (8001a74 <HAL_DMA_IRQHandler+0x204>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d102      	bne.n	8001902 <HAL_DMA_IRQHandler+0x92>
 80018fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001900:	e00e      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001902:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001906:	e00b      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001908:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800190c:	e008      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800190e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001912:	e005      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001914:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001918:	e002      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800191a:	2340      	movs	r3, #64	; 0x40
 800191c:	e000      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800191e:	2304      	movs	r3, #4
 8001920:	4a55      	ldr	r2, [pc, #340]	; (8001a78 <HAL_DMA_IRQHandler+0x208>)
 8001922:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 8094 	beq.w	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001936:	e08e      	b.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193c:	2202      	movs	r2, #2
 800193e:	409a      	lsls	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4013      	ands	r3, r2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d056      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x186>
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d051      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0320 	and.w	r3, r3, #32
 800195c:	2b00      	cmp	r3, #0
 800195e:	d10b      	bne.n	8001978 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 020a 	bic.w	r2, r2, #10
 800196e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a38      	ldr	r2, [pc, #224]	; (8001a60 <HAL_DMA_IRQHandler+0x1f0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d029      	beq.n	80019d6 <HAL_DMA_IRQHandler+0x166>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a37      	ldr	r2, [pc, #220]	; (8001a64 <HAL_DMA_IRQHandler+0x1f4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d022      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x162>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a35      	ldr	r2, [pc, #212]	; (8001a68 <HAL_DMA_IRQHandler+0x1f8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d01a      	beq.n	80019cc <HAL_DMA_IRQHandler+0x15c>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a34      	ldr	r2, [pc, #208]	; (8001a6c <HAL_DMA_IRQHandler+0x1fc>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d012      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x156>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a32      	ldr	r2, [pc, #200]	; (8001a70 <HAL_DMA_IRQHandler+0x200>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00a      	beq.n	80019c0 <HAL_DMA_IRQHandler+0x150>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a31      	ldr	r2, [pc, #196]	; (8001a74 <HAL_DMA_IRQHandler+0x204>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d102      	bne.n	80019ba <HAL_DMA_IRQHandler+0x14a>
 80019b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019b8:	e00e      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019be:	e00b      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019c4:	e008      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ca:	e005      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019d0:	e002      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019d2:	2320      	movs	r3, #32
 80019d4:	e000      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019d6:	2302      	movs	r3, #2
 80019d8:	4a27      	ldr	r2, [pc, #156]	; (8001a78 <HAL_DMA_IRQHandler+0x208>)
 80019da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d034      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019f4:	e02f      	b.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fa:	2208      	movs	r2, #8
 80019fc:	409a      	lsls	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4013      	ands	r3, r2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d028      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d023      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 020e 	bic.w	r2, r2, #14
 8001a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a28:	2101      	movs	r1, #1
 8001a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d004      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	4798      	blx	r3
    }
  }
  return;
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
}
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40020008 	.word	0x40020008
 8001a64:	4002001c 	.word	0x4002001c
 8001a68:	40020030 	.word	0x40020030
 8001a6c:	40020044 	.word	0x40020044
 8001a70:	40020058 	.word	0x40020058
 8001a74:	4002006c 	.word	0x4002006c
 8001a78:	40020000 	.word	0x40020000

08001a7c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
 8001a88:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a92:	2101      	movs	r1, #1
 8001a94:	fa01 f202 	lsl.w	r2, r1, r2
 8001a98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b10      	cmp	r3, #16
 8001aa8:	d108      	bne.n	8001abc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001aba:	e007      	b.n	8001acc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
	...

08001ad8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b08b      	sub	sp, #44	; 0x2c
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aea:	e127      	b.n	8001d3c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001aec:	2201      	movs	r2, #1
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	69fa      	ldr	r2, [r7, #28]
 8001afc:	4013      	ands	r3, r2
 8001afe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	f040 8116 	bne.w	8001d36 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b12      	cmp	r3, #18
 8001b10:	d034      	beq.n	8001b7c <HAL_GPIO_Init+0xa4>
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	d80d      	bhi.n	8001b32 <HAL_GPIO_Init+0x5a>
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d02b      	beq.n	8001b72 <HAL_GPIO_Init+0x9a>
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d804      	bhi.n	8001b28 <HAL_GPIO_Init+0x50>
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d031      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d01c      	beq.n	8001b60 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b26:	e048      	b.n	8001bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d043      	beq.n	8001bb4 <HAL_GPIO_Init+0xdc>
 8001b2c:	2b11      	cmp	r3, #17
 8001b2e:	d01b      	beq.n	8001b68 <HAL_GPIO_Init+0x90>
          break;
 8001b30:	e043      	b.n	8001bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b32:	4a89      	ldr	r2, [pc, #548]	; (8001d58 <HAL_GPIO_Init+0x280>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d026      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
 8001b38:	4a87      	ldr	r2, [pc, #540]	; (8001d58 <HAL_GPIO_Init+0x280>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d806      	bhi.n	8001b4c <HAL_GPIO_Init+0x74>
 8001b3e:	4a87      	ldr	r2, [pc, #540]	; (8001d5c <HAL_GPIO_Init+0x284>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d020      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
 8001b44:	4a86      	ldr	r2, [pc, #536]	; (8001d60 <HAL_GPIO_Init+0x288>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d01d      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
          break;
 8001b4a:	e036      	b.n	8001bba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001b4c:	4a85      	ldr	r2, [pc, #532]	; (8001d64 <HAL_GPIO_Init+0x28c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d019      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
 8001b52:	4a85      	ldr	r2, [pc, #532]	; (8001d68 <HAL_GPIO_Init+0x290>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d016      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
 8001b58:	4a84      	ldr	r2, [pc, #528]	; (8001d6c <HAL_GPIO_Init+0x294>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d013      	beq.n	8001b86 <HAL_GPIO_Init+0xae>
          break;
 8001b5e:	e02c      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	623b      	str	r3, [r7, #32]
          break;
 8001b66:	e028      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	3304      	adds	r3, #4
 8001b6e:	623b      	str	r3, [r7, #32]
          break;
 8001b70:	e023      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	3308      	adds	r3, #8
 8001b78:	623b      	str	r3, [r7, #32]
          break;
 8001b7a:	e01e      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	330c      	adds	r3, #12
 8001b82:	623b      	str	r3, [r7, #32]
          break;
 8001b84:	e019      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d102      	bne.n	8001b94 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	623b      	str	r3, [r7, #32]
          break;
 8001b92:	e012      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d105      	bne.n	8001ba8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	69fa      	ldr	r2, [r7, #28]
 8001ba4:	611a      	str	r2, [r3, #16]
          break;
 8001ba6:	e008      	b.n	8001bba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ba8:	2308      	movs	r3, #8
 8001baa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69fa      	ldr	r2, [r7, #28]
 8001bb0:	615a      	str	r2, [r3, #20]
          break;
 8001bb2:	e002      	b.n	8001bba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
          break;
 8001bb8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	2bff      	cmp	r3, #255	; 0xff
 8001bbe:	d801      	bhi.n	8001bc4 <HAL_GPIO_Init+0xec>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	e001      	b.n	8001bc8 <HAL_GPIO_Init+0xf0>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	3304      	adds	r3, #4
 8001bc8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	2bff      	cmp	r3, #255	; 0xff
 8001bce:	d802      	bhi.n	8001bd6 <HAL_GPIO_Init+0xfe>
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	e002      	b.n	8001bdc <HAL_GPIO_Init+0x104>
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd8:	3b08      	subs	r3, #8
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	210f      	movs	r1, #15
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43db      	mvns	r3, r3
 8001bec:	401a      	ands	r2, r3
 8001bee:	6a39      	ldr	r1, [r7, #32]
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 8096 	beq.w	8001d36 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c0a:	4b59      	ldr	r3, [pc, #356]	; (8001d70 <HAL_GPIO_Init+0x298>)
 8001c0c:	699b      	ldr	r3, [r3, #24]
 8001c0e:	4a58      	ldr	r2, [pc, #352]	; (8001d70 <HAL_GPIO_Init+0x298>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6193      	str	r3, [r2, #24]
 8001c16:	4b56      	ldr	r3, [pc, #344]	; (8001d70 <HAL_GPIO_Init+0x298>)
 8001c18:	699b      	ldr	r3, [r3, #24]
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c22:	4a54      	ldr	r2, [pc, #336]	; (8001d74 <HAL_GPIO_Init+0x29c>)
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	089b      	lsrs	r3, r3, #2
 8001c28:	3302      	adds	r3, #2
 8001c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	220f      	movs	r2, #15
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4013      	ands	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a4b      	ldr	r2, [pc, #300]	; (8001d78 <HAL_GPIO_Init+0x2a0>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d013      	beq.n	8001c76 <HAL_GPIO_Init+0x19e>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a4a      	ldr	r2, [pc, #296]	; (8001d7c <HAL_GPIO_Init+0x2a4>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00d      	beq.n	8001c72 <HAL_GPIO_Init+0x19a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a49      	ldr	r2, [pc, #292]	; (8001d80 <HAL_GPIO_Init+0x2a8>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d007      	beq.n	8001c6e <HAL_GPIO_Init+0x196>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a48      	ldr	r2, [pc, #288]	; (8001d84 <HAL_GPIO_Init+0x2ac>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d101      	bne.n	8001c6a <HAL_GPIO_Init+0x192>
 8001c66:	2303      	movs	r3, #3
 8001c68:	e006      	b.n	8001c78 <HAL_GPIO_Init+0x1a0>
 8001c6a:	2304      	movs	r3, #4
 8001c6c:	e004      	b.n	8001c78 <HAL_GPIO_Init+0x1a0>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e002      	b.n	8001c78 <HAL_GPIO_Init+0x1a0>
 8001c72:	2301      	movs	r3, #1
 8001c74:	e000      	b.n	8001c78 <HAL_GPIO_Init+0x1a0>
 8001c76:	2300      	movs	r3, #0
 8001c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c7a:	f002 0203 	and.w	r2, r2, #3
 8001c7e:	0092      	lsls	r2, r2, #2
 8001c80:	4093      	lsls	r3, r2
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c88:	493a      	ldr	r1, [pc, #232]	; (8001d74 <HAL_GPIO_Init+0x29c>)
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	3302      	adds	r3, #2
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d006      	beq.n	8001cb0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca2:	4b39      	ldr	r3, [pc, #228]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	4938      	ldr	r1, [pc, #224]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	600b      	str	r3, [r1, #0]
 8001cae:	e006      	b.n	8001cbe <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cb0:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	4933      	ldr	r1, [pc, #204]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d006      	beq.n	8001cd8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cca:	4b2f      	ldr	r3, [pc, #188]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001ccc:	685a      	ldr	r2, [r3, #4]
 8001cce:	492e      	ldr	r1, [pc, #184]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	604b      	str	r3, [r1, #4]
 8001cd6:	e006      	b.n	8001ce6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cd8:	4b2b      	ldr	r3, [pc, #172]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cda:	685a      	ldr	r2, [r3, #4]
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	43db      	mvns	r3, r3
 8001ce0:	4929      	ldr	r1, [pc, #164]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d006      	beq.n	8001d00 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf2:	4b25      	ldr	r3, [pc, #148]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cf4:	689a      	ldr	r2, [r3, #8]
 8001cf6:	4924      	ldr	r1, [pc, #144]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	608b      	str	r3, [r1, #8]
 8001cfe:	e006      	b.n	8001d0e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d00:	4b21      	ldr	r3, [pc, #132]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	491f      	ldr	r1, [pc, #124]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d006      	beq.n	8001d28 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	491a      	ldr	r1, [pc, #104]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60cb      	str	r3, [r1, #12]
 8001d26:	e006      	b.n	8001d36 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d28:	4b17      	ldr	r3, [pc, #92]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	4915      	ldr	r1, [pc, #84]	; (8001d88 <HAL_GPIO_Init+0x2b0>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	3301      	adds	r3, #1
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	fa22 f303 	lsr.w	r3, r2, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f47f aed0 	bne.w	8001aec <HAL_GPIO_Init+0x14>
  }
}
 8001d4c:	bf00      	nop
 8001d4e:	372c      	adds	r7, #44	; 0x2c
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	10210000 	.word	0x10210000
 8001d5c:	10110000 	.word	0x10110000
 8001d60:	10120000 	.word	0x10120000
 8001d64:	10310000 	.word	0x10310000
 8001d68:	10320000 	.word	0x10320000
 8001d6c:	10220000 	.word	0x10220000
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010000 	.word	0x40010000
 8001d78:	40010800 	.word	0x40010800
 8001d7c:	40010c00 	.word	0x40010c00
 8001d80:	40011000 	.word	0x40011000
 8001d84:	40011400 	.word	0x40011400
 8001d88:	40010400 	.word	0x40010400

08001d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	807b      	strh	r3, [r7, #2]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d9c:	787b      	ldrb	r3, [r7, #1]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001da2:	887a      	ldrh	r2, [r7, #2]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001da8:	e003      	b.n	8001db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001daa:	887b      	ldrh	r3, [r7, #2]
 8001dac:	041a      	lsls	r2, r3, #16
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	611a      	str	r2, [r3, #16]
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	887b      	ldrh	r3, [r7, #2]
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dd4:	887a      	ldrh	r2, [r7, #2]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8001dda:	e002      	b.n	8001de2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ddc:	887a      	ldrh	r2, [r7, #2]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	611a      	str	r2, [r3, #16]
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bc80      	pop	{r7}
 8001dea:	4770      	bx	lr

08001dec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001df6:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df8:	695a      	ldr	r2, [r3, #20]
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d006      	beq.n	8001e10 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001e02:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e08:	88fb      	ldrh	r3, [r7, #6]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fa8c 	bl	8000328 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40010400 	.word	0x40010400

08001e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e26c      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f000 8087 	beq.w	8001f4a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e3c:	4b92      	ldr	r3, [pc, #584]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 030c 	and.w	r3, r3, #12
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d00c      	beq.n	8001e62 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e48:	4b8f      	ldr	r3, [pc, #572]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 030c 	and.w	r3, r3, #12
 8001e50:	2b08      	cmp	r3, #8
 8001e52:	d112      	bne.n	8001e7a <HAL_RCC_OscConfig+0x5e>
 8001e54:	4b8c      	ldr	r3, [pc, #560]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e60:	d10b      	bne.n	8001e7a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e62:	4b89      	ldr	r3, [pc, #548]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d06c      	beq.n	8001f48 <HAL_RCC_OscConfig+0x12c>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d168      	bne.n	8001f48 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e246      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e82:	d106      	bne.n	8001e92 <HAL_RCC_OscConfig+0x76>
 8001e84:	4b80      	ldr	r3, [pc, #512]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a7f      	ldr	r2, [pc, #508]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e8e:	6013      	str	r3, [r2, #0]
 8001e90:	e02e      	b.n	8001ef0 <HAL_RCC_OscConfig+0xd4>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10c      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x98>
 8001e9a:	4b7b      	ldr	r3, [pc, #492]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a7a      	ldr	r2, [pc, #488]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ea4:	6013      	str	r3, [r2, #0]
 8001ea6:	4b78      	ldr	r3, [pc, #480]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a77      	ldr	r2, [pc, #476]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eb0:	6013      	str	r3, [r2, #0]
 8001eb2:	e01d      	b.n	8001ef0 <HAL_RCC_OscConfig+0xd4>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ebc:	d10c      	bne.n	8001ed8 <HAL_RCC_OscConfig+0xbc>
 8001ebe:	4b72      	ldr	r3, [pc, #456]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a71      	ldr	r2, [pc, #452]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	4b6f      	ldr	r3, [pc, #444]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a6e      	ldr	r2, [pc, #440]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed4:	6013      	str	r3, [r2, #0]
 8001ed6:	e00b      	b.n	8001ef0 <HAL_RCC_OscConfig+0xd4>
 8001ed8:	4b6b      	ldr	r3, [pc, #428]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a6a      	ldr	r2, [pc, #424]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee2:	6013      	str	r3, [r2, #0]
 8001ee4:	4b68      	ldr	r3, [pc, #416]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a67      	ldr	r2, [pc, #412]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d013      	beq.n	8001f20 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7fe ff2c 	bl	8000d54 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f00:	f7fe ff28 	bl	8000d54 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b64      	cmp	r3, #100	; 0x64
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e1fa      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f12:	4b5d      	ldr	r3, [pc, #372]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0xe4>
 8001f1e:	e014      	b.n	8001f4a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7fe ff18 	bl	8000d54 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7fe ff14 	bl	8000d54 <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e1e6      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3a:	4b53      	ldr	r3, [pc, #332]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1f0      	bne.n	8001f28 <HAL_RCC_OscConfig+0x10c>
 8001f46:	e000      	b.n	8001f4a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0302 	and.w	r3, r3, #2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d063      	beq.n	800201e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f56:	4b4c      	ldr	r3, [pc, #304]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 030c 	and.w	r3, r3, #12
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00b      	beq.n	8001f7a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f62:	4b49      	ldr	r3, [pc, #292]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f003 030c 	and.w	r3, r3, #12
 8001f6a:	2b08      	cmp	r3, #8
 8001f6c:	d11c      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x18c>
 8001f6e:	4b46      	ldr	r3, [pc, #280]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d116      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7a:	4b43      	ldr	r3, [pc, #268]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d005      	beq.n	8001f92 <HAL_RCC_OscConfig+0x176>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d001      	beq.n	8001f92 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e1ba      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f92:	4b3d      	ldr	r3, [pc, #244]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4939      	ldr	r1, [pc, #228]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa6:	e03a      	b.n	800201e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d020      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb0:	4b36      	ldr	r3, [pc, #216]	; (800208c <HAL_RCC_OscConfig+0x270>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb6:	f7fe fecd 	bl	8000d54 <HAL_GetTick>
 8001fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fbe:	f7fe fec9 	bl	8000d54 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e19b      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd0:	4b2d      	ldr	r3, [pc, #180]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f0      	beq.n	8001fbe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fdc:	4b2a      	ldr	r3, [pc, #168]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	4927      	ldr	r1, [pc, #156]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	600b      	str	r3, [r1, #0]
 8001ff0:	e015      	b.n	800201e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ff2:	4b26      	ldr	r3, [pc, #152]	; (800208c <HAL_RCC_OscConfig+0x270>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff8:	f7fe feac 	bl	8000d54 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002000:	f7fe fea8 	bl	8000d54 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e17a      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002012:	4b1d      	ldr	r3, [pc, #116]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0302 	and.w	r3, r3, #2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d03a      	beq.n	80020a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002032:	4b17      	ldr	r3, [pc, #92]	; (8002090 <HAL_RCC_OscConfig+0x274>)
 8002034:	2201      	movs	r2, #1
 8002036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002038:	f7fe fe8c 	bl	8000d54 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002040:	f7fe fe88 	bl	8000d54 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e15a      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002052:	4b0d      	ldr	r3, [pc, #52]	; (8002088 <HAL_RCC_OscConfig+0x26c>)
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d0f0      	beq.n	8002040 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800205e:	2001      	movs	r0, #1
 8002060:	f000 faa8 	bl	80025b4 <RCC_Delay>
 8002064:	e01c      	b.n	80020a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002066:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <HAL_RCC_OscConfig+0x274>)
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206c:	f7fe fe72 	bl	8000d54 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002072:	e00f      	b.n	8002094 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002074:	f7fe fe6e 	bl	8000d54 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d908      	bls.n	8002094 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e140      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
 8002086:	bf00      	nop
 8002088:	40021000 	.word	0x40021000
 800208c:	42420000 	.word	0x42420000
 8002090:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002094:	4b9e      	ldr	r3, [pc, #632]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1e9      	bne.n	8002074 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 80a6 	beq.w	80021fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ae:	2300      	movs	r3, #0
 80020b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020b2:	4b97      	ldr	r3, [pc, #604]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10d      	bne.n	80020da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020be:	4b94      	ldr	r3, [pc, #592]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	4a93      	ldr	r2, [pc, #588]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80020c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c8:	61d3      	str	r3, [r2, #28]
 80020ca:	4b91      	ldr	r3, [pc, #580]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d2:	60bb      	str	r3, [r7, #8]
 80020d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d6:	2301      	movs	r3, #1
 80020d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020da:	4b8e      	ldr	r3, [pc, #568]	; (8002314 <HAL_RCC_OscConfig+0x4f8>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d118      	bne.n	8002118 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e6:	4b8b      	ldr	r3, [pc, #556]	; (8002314 <HAL_RCC_OscConfig+0x4f8>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a8a      	ldr	r2, [pc, #552]	; (8002314 <HAL_RCC_OscConfig+0x4f8>)
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020f2:	f7fe fe2f 	bl	8000d54 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f8:	e008      	b.n	800210c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fa:	f7fe fe2b 	bl	8000d54 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b64      	cmp	r3, #100	; 0x64
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e0fd      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800210c:	4b81      	ldr	r3, [pc, #516]	; (8002314 <HAL_RCC_OscConfig+0x4f8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0f0      	beq.n	80020fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d106      	bne.n	800212e <HAL_RCC_OscConfig+0x312>
 8002120:	4b7b      	ldr	r3, [pc, #492]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	4a7a      	ldr	r2, [pc, #488]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	6213      	str	r3, [r2, #32]
 800212c:	e02d      	b.n	800218a <HAL_RCC_OscConfig+0x36e>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10c      	bne.n	8002150 <HAL_RCC_OscConfig+0x334>
 8002136:	4b76      	ldr	r3, [pc, #472]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	4a75      	ldr	r2, [pc, #468]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	6213      	str	r3, [r2, #32]
 8002142:	4b73      	ldr	r3, [pc, #460]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	4a72      	ldr	r2, [pc, #456]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	f023 0304 	bic.w	r3, r3, #4
 800214c:	6213      	str	r3, [r2, #32]
 800214e:	e01c      	b.n	800218a <HAL_RCC_OscConfig+0x36e>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	2b05      	cmp	r3, #5
 8002156:	d10c      	bne.n	8002172 <HAL_RCC_OscConfig+0x356>
 8002158:	4b6d      	ldr	r3, [pc, #436]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	4a6c      	ldr	r2, [pc, #432]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800215e:	f043 0304 	orr.w	r3, r3, #4
 8002162:	6213      	str	r3, [r2, #32]
 8002164:	4b6a      	ldr	r3, [pc, #424]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002166:	6a1b      	ldr	r3, [r3, #32]
 8002168:	4a69      	ldr	r2, [pc, #420]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800216a:	f043 0301 	orr.w	r3, r3, #1
 800216e:	6213      	str	r3, [r2, #32]
 8002170:	e00b      	b.n	800218a <HAL_RCC_OscConfig+0x36e>
 8002172:	4b67      	ldr	r3, [pc, #412]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4a66      	ldr	r2, [pc, #408]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002178:	f023 0301 	bic.w	r3, r3, #1
 800217c:	6213      	str	r3, [r2, #32]
 800217e:	4b64      	ldr	r3, [pc, #400]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	4a63      	ldr	r2, [pc, #396]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002184:	f023 0304 	bic.w	r3, r3, #4
 8002188:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d015      	beq.n	80021be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002192:	f7fe fddf 	bl	8000d54 <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002198:	e00a      	b.n	80021b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219a:	f7fe fddb 	bl	8000d54 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e0ab      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b0:	4b57      	ldr	r3, [pc, #348]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0ee      	beq.n	800219a <HAL_RCC_OscConfig+0x37e>
 80021bc:	e014      	b.n	80021e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021be:	f7fe fdc9 	bl	8000d54 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c4:	e00a      	b.n	80021dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c6:	f7fe fdc5 	bl	8000d54 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e095      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021dc:	4b4c      	ldr	r3, [pc, #304]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1ee      	bne.n	80021c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021e8:	7dfb      	ldrb	r3, [r7, #23]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d105      	bne.n	80021fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ee:	4b48      	ldr	r3, [pc, #288]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	4a47      	ldr	r2, [pc, #284]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80021f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 8081 	beq.w	8002306 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002204:	4b42      	ldr	r3, [pc, #264]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b08      	cmp	r3, #8
 800220e:	d061      	beq.n	80022d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	2b02      	cmp	r3, #2
 8002216:	d146      	bne.n	80022a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002218:	4b3f      	ldr	r3, [pc, #252]	; (8002318 <HAL_RCC_OscConfig+0x4fc>)
 800221a:	2200      	movs	r2, #0
 800221c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221e:	f7fe fd99 	bl	8000d54 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002226:	f7fe fd95 	bl	8000d54 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e067      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002238:	4b35      	ldr	r3, [pc, #212]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1f0      	bne.n	8002226 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800224c:	d108      	bne.n	8002260 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800224e:	4b30      	ldr	r3, [pc, #192]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	492d      	ldr	r1, [pc, #180]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	4313      	orrs	r3, r2
 800225e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002260:	4b2b      	ldr	r3, [pc, #172]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a19      	ldr	r1, [r3, #32]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002270:	430b      	orrs	r3, r1
 8002272:	4927      	ldr	r1, [pc, #156]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002278:	4b27      	ldr	r3, [pc, #156]	; (8002318 <HAL_RCC_OscConfig+0x4fc>)
 800227a:	2201      	movs	r2, #1
 800227c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227e:	f7fe fd69 	bl	8000d54 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002286:	f7fe fd65 	bl	8000d54 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e037      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002298:	4b1d      	ldr	r3, [pc, #116]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x46a>
 80022a4:	e02f      	b.n	8002306 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a6:	4b1c      	ldr	r3, [pc, #112]	; (8002318 <HAL_RCC_OscConfig+0x4fc>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ac:	f7fe fd52 	bl	8000d54 <HAL_GetTick>
 80022b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b4:	f7fe fd4e 	bl	8000d54 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e020      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c6:	4b12      	ldr	r3, [pc, #72]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x498>
 80022d2:	e018      	b.n	8002306 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d101      	bne.n	80022e0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e013      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022e0:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <HAL_RCC_OscConfig+0x4f4>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a1b      	ldr	r3, [r3, #32]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d106      	bne.n	8002302 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fe:	429a      	cmp	r2, r3
 8002300:	d001      	beq.n	8002306 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	40021000 	.word	0x40021000
 8002314:	40007000 	.word	0x40007000
 8002318:	42420060 	.word	0x42420060

0800231c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0d0      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b6a      	ldr	r3, [pc, #424]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d910      	bls.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b67      	ldr	r3, [pc, #412]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0207 	bic.w	r2, r3, #7
 8002346:	4965      	ldr	r1, [pc, #404]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b63      	ldr	r3, [pc, #396]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0b8      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002378:	4b59      	ldr	r3, [pc, #356]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a58      	ldr	r2, [pc, #352]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002390:	4b53      	ldr	r3, [pc, #332]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	4a52      	ldr	r2, [pc, #328]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800239a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b50      	ldr	r3, [pc, #320]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	494d      	ldr	r1, [pc, #308]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d040      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b47      	ldr	r3, [pc, #284]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d115      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e07f      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b41      	ldr	r3, [pc, #260]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e073      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06b      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b39      	ldr	r3, [pc, #228]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4936      	ldr	r1, [pc, #216]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7fe fca2 	bl	8000d54 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7fe fc9e 	bl	8000d54 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e053      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b27      	ldr	r3, [pc, #156]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d210      	bcs.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b24      	ldr	r3, [pc, #144]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 0207 	bic.w	r2, r3, #7
 8002452:	4922      	ldr	r1, [pc, #136]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	4313      	orrs	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	4b20      	ldr	r3, [pc, #128]	; (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e032      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d008      	beq.n	800248a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4916      	ldr	r1, [pc, #88]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002496:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	490e      	ldr	r1, [pc, #56]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024aa:	f000 f821 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 80024ae:	4601      	mov	r1, r0
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	4a0a      	ldr	r2, [pc, #40]	; (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	5cd3      	ldrb	r3, [r2, r3]
 80024be:	fa21 f303 	lsr.w	r3, r1, r3
 80024c2:	4a09      	ldr	r2, [pc, #36]	; (80024e8 <HAL_RCC_ClockConfig+0x1cc>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <HAL_RCC_ClockConfig+0x1d0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fc00 	bl	8000cd0 <HAL_InitTick>

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40021000 	.word	0x40021000
 80024e4:	08005894 	.word	0x08005894
 80024e8:	20000000 	.word	0x20000000
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f0:	b490      	push	{r4, r7}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024f6:	4b2a      	ldr	r3, [pc, #168]	; (80025a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80024f8:	1d3c      	adds	r4, r7, #4
 80024fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002500:	4b28      	ldr	r3, [pc, #160]	; (80025a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	2300      	movs	r3, #0
 800250c:	61bb      	str	r3, [r7, #24]
 800250e:	2300      	movs	r3, #0
 8002510:	627b      	str	r3, [r7, #36]	; 0x24
 8002512:	2300      	movs	r3, #0
 8002514:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800251a:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f003 030c 	and.w	r3, r3, #12
 8002526:	2b04      	cmp	r3, #4
 8002528:	d002      	beq.n	8002530 <HAL_RCC_GetSysClockFreq+0x40>
 800252a:	2b08      	cmp	r3, #8
 800252c:	d003      	beq.n	8002536 <HAL_RCC_GetSysClockFreq+0x46>
 800252e:	e02d      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002530:	4b1e      	ldr	r3, [pc, #120]	; (80025ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8002532:	623b      	str	r3, [r7, #32]
      break;
 8002534:	e02d      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	0c9b      	lsrs	r3, r3, #18
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002542:	4413      	add	r3, r2
 8002544:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002548:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d013      	beq.n	800257c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002554:	4b14      	ldr	r3, [pc, #80]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	0c5b      	lsrs	r3, r3, #17
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002562:	4413      	add	r3, r2
 8002564:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002568:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	4a0f      	ldr	r2, [pc, #60]	; (80025ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800256e:	fb02 f203 	mul.w	r2, r2, r3
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	fbb2 f3f3 	udiv	r3, r2, r3
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
 800257a:	e004      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	4a0c      	ldr	r2, [pc, #48]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002580:	fb02 f303 	mul.w	r3, r2, r3
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002588:	623b      	str	r3, [r7, #32]
      break;
 800258a:	e002      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800258c:	4b07      	ldr	r3, [pc, #28]	; (80025ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800258e:	623b      	str	r3, [r7, #32]
      break;
 8002590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002592:	6a3b      	ldr	r3, [r7, #32]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3728      	adds	r7, #40	; 0x28
 8002598:	46bd      	mov	sp, r7
 800259a:	bc90      	pop	{r4, r7}
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	08005820 	.word	0x08005820
 80025a4:	08005830 	.word	0x08005830
 80025a8:	40021000 	.word	0x40021000
 80025ac:	007a1200 	.word	0x007a1200
 80025b0:	003d0900 	.word	0x003d0900

080025b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025bc:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <RCC_Delay+0x34>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <RCC_Delay+0x38>)
 80025c2:	fba2 2303 	umull	r2, r3, r2, r3
 80025c6:	0a5b      	lsrs	r3, r3, #9
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025d0:	bf00      	nop
  }
  while (Delay --);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1e5a      	subs	r2, r3, #1
 80025d6:	60fa      	str	r2, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <RCC_Delay+0x1c>
}
 80025dc:	bf00      	nop
 80025de:	3714      	adds	r7, #20
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bc80      	pop	{r7}
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000000 	.word	0x20000000
 80025ec:	10624dd3 	.word	0x10624dd3

080025f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0301 	and.w	r3, r3, #1
 8002608:	2b00      	cmp	r3, #0
 800260a:	d07d      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800260c:	2300      	movs	r3, #0
 800260e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002610:	4b4f      	ldr	r3, [pc, #316]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10d      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800261c:	4b4c      	ldr	r3, [pc, #304]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	4a4b      	ldr	r2, [pc, #300]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002626:	61d3      	str	r3, [r2, #28]
 8002628:	4b49      	ldr	r3, [pc, #292]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800262a:	69db      	ldr	r3, [r3, #28]
 800262c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002634:	2301      	movs	r3, #1
 8002636:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002638:	4b46      	ldr	r3, [pc, #280]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d118      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002644:	4b43      	ldr	r3, [pc, #268]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a42      	ldr	r2, [pc, #264]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800264a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800264e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002650:	f7fe fb80 	bl	8000d54 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	e008      	b.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002658:	f7fe fb7c 	bl	8000d54 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b64      	cmp	r3, #100	; 0x64
 8002664:	d901      	bls.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e06d      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800266a:	4b3a      	ldr	r3, [pc, #232]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002676:	4b36      	ldr	r3, [pc, #216]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002678:	6a1b      	ldr	r3, [r3, #32]
 800267a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800267e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d02e      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	429a      	cmp	r2, r3
 8002692:	d027      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002694:	4b2e      	ldr	r3, [pc, #184]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002696:	6a1b      	ldr	r3, [r3, #32]
 8002698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800269c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800269e:	4b2e      	ldr	r3, [pc, #184]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026a4:	4b2c      	ldr	r3, [pc, #176]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026aa:	4a29      	ldr	r2, [pc, #164]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d014      	beq.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ba:	f7fe fb4b 	bl	8000d54 <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c0:	e00a      	b.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c2:	f7fe fb47 	bl	8000d54 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e036      	b.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0ee      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026e4:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4917      	ldr	r1, [pc, #92]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026f6:	7dfb      	ldrb	r3, [r7, #23]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d105      	bne.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026fc:	4b14      	ldr	r3, [pc, #80]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	4a13      	ldr	r2, [pc, #76]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002702:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002706:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002714:	4b0e      	ldr	r3, [pc, #56]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	490b      	ldr	r1, [pc, #44]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002722:	4313      	orrs	r3, r2
 8002724:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	2b00      	cmp	r3, #0
 8002730:	d008      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002732:	4b07      	ldr	r3, [pc, #28]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	4904      	ldr	r1, [pc, #16]	; (8002750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002740:	4313      	orrs	r3, r2
 8002742:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	40007000 	.word	0x40007000
 8002758:	42420440 	.word	0x42420440

0800275c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e01d      	b.n	80027aa <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d106      	bne.n	8002788 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7fe f9ca 	bl	8000b1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3304      	adds	r3, #4
 8002798:	4619      	mov	r1, r3
 800279a:	4610      	mov	r0, r2
 800279c:	f000 f902 	bl	80029a4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2201      	movs	r2, #1
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f000 fad6 	bl	8002d78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a10      	ldr	r2, [pc, #64]	; (8002814 <HAL_TIM_PWM_Start+0x60>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d107      	bne.n	80027e6 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b06      	cmp	r3, #6
 80027f6:	d007      	beq.n	8002808 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f042 0201 	orr.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3710      	adds	r7, #16
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40012c00 	.word	0x40012c00

08002818 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800282e:	2302      	movs	r3, #2
 8002830:	e0b4      	b.n	800299c <HAL_TIM_PWM_ConfigChannel+0x184>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2202      	movs	r2, #2
 800283e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2b0c      	cmp	r3, #12
 8002846:	f200 809f 	bhi.w	8002988 <HAL_TIM_PWM_ConfigChannel+0x170>
 800284a:	a201      	add	r2, pc, #4	; (adr r2, 8002850 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800284c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002850:	08002885 	.word	0x08002885
 8002854:	08002989 	.word	0x08002989
 8002858:	08002989 	.word	0x08002989
 800285c:	08002989 	.word	0x08002989
 8002860:	080028c5 	.word	0x080028c5
 8002864:	08002989 	.word	0x08002989
 8002868:	08002989 	.word	0x08002989
 800286c:	08002989 	.word	0x08002989
 8002870:	08002907 	.word	0x08002907
 8002874:	08002989 	.word	0x08002989
 8002878:	08002989 	.word	0x08002989
 800287c:	08002989 	.word	0x08002989
 8002880:	08002947 	.word	0x08002947
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	4618      	mov	r0, r3
 800288c:	f000 f8ec 	bl	8002a68 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699a      	ldr	r2, [r3, #24]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0208 	orr.w	r2, r2, #8
 800289e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	699a      	ldr	r2, [r3, #24]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0204 	bic.w	r2, r2, #4
 80028ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6999      	ldr	r1, [r3, #24]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	691a      	ldr	r2, [r3, #16]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	619a      	str	r2, [r3, #24]
      break;
 80028c2:	e062      	b.n	800298a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 f932 	bl	8002b34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6999      	ldr	r1, [r3, #24]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	021a      	lsls	r2, r3, #8
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	619a      	str	r2, [r3, #24]
      break;
 8002904:	e041      	b.n	800298a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	4618      	mov	r0, r3
 800290e:	f000 f97b 	bl	8002c08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	69da      	ldr	r2, [r3, #28]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0208 	orr.w	r2, r2, #8
 8002920:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	69da      	ldr	r2, [r3, #28]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0204 	bic.w	r2, r2, #4
 8002930:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69d9      	ldr	r1, [r3, #28]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	61da      	str	r2, [r3, #28]
      break;
 8002944:	e021      	b.n	800298a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	4618      	mov	r0, r3
 800294e:	f000 f9c5 	bl	8002cdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69da      	ldr	r2, [r3, #28]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	69da      	ldr	r2, [r3, #28]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69d9      	ldr	r1, [r3, #28]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	021a      	lsls	r2, r3, #8
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	61da      	str	r2, [r3, #28]
      break;
 8002986:	e000      	b.n	800298a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002988:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800299a:	2300      	movs	r3, #0
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a29      	ldr	r2, [pc, #164]	; (8002a5c <TIM_Base_SetConfig+0xb8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d00b      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029c2:	d007      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a26      	ldr	r2, [pc, #152]	; (8002a60 <TIM_Base_SetConfig+0xbc>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d003      	beq.n	80029d4 <TIM_Base_SetConfig+0x30>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a25      	ldr	r2, [pc, #148]	; (8002a64 <TIM_Base_SetConfig+0xc0>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d108      	bne.n	80029e6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a1c      	ldr	r2, [pc, #112]	; (8002a5c <TIM_Base_SetConfig+0xb8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00b      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029f4:	d007      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a19      	ldr	r2, [pc, #100]	; (8002a60 <TIM_Base_SetConfig+0xbc>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d003      	beq.n	8002a06 <TIM_Base_SetConfig+0x62>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a18      	ldr	r2, [pc, #96]	; (8002a64 <TIM_Base_SetConfig+0xc0>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d108      	bne.n	8002a18 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a07      	ldr	r2, [pc, #28]	; (8002a5c <TIM_Base_SetConfig+0xb8>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d103      	bne.n	8002a4c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]
}
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40000400 	.word	0x40000400
 8002a64:	40000800 	.word	0x40000800

08002a68 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	f023 0201 	bic.w	r2, r3, #1
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
 8002a82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0303 	bic.w	r3, r3, #3
 8002a9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f023 0302 	bic.w	r3, r3, #2
 8002ab0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a1c      	ldr	r2, [pc, #112]	; (8002b30 <TIM_OC1_SetConfig+0xc8>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d10c      	bne.n	8002ade <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f023 0308 	bic.w	r3, r3, #8
 8002aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f023 0304 	bic.w	r3, r3, #4
 8002adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a13      	ldr	r2, [pc, #76]	; (8002b30 <TIM_OC1_SetConfig+0xc8>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d111      	bne.n	8002b0a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68fa      	ldr	r2, [r7, #12]
 8002b14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	621a      	str	r2, [r3, #32]
}
 8002b24:	bf00      	nop
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40012c00 	.word	0x40012c00

08002b34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b087      	sub	sp, #28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	f023 0210 	bic.w	r2, r3, #16
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	f023 0320 	bic.w	r3, r3, #32
 8002b7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	011b      	lsls	r3, r3, #4
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	4a1d      	ldr	r2, [pc, #116]	; (8002c04 <TIM_OC2_SetConfig+0xd0>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d10d      	bne.n	8002bb0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a14      	ldr	r2, [pc, #80]	; (8002c04 <TIM_OC2_SetConfig+0xd0>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d113      	bne.n	8002be0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bbe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002bc6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	695b      	ldr	r3, [r3, #20]
 8002bcc:	009b      	lsls	r3, r3, #2
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4313      	orrs	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	693a      	ldr	r2, [r7, #16]
 8002be4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	621a      	str	r2, [r3, #32]
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	40012c00 	.word	0x40012c00

08002c08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b087      	sub	sp, #28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0303 	bic.w	r3, r3, #3
 8002c3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	021b      	lsls	r3, r3, #8
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a1d      	ldr	r2, [pc, #116]	; (8002cd8 <TIM_OC3_SetConfig+0xd0>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d10d      	bne.n	8002c82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	021b      	lsls	r3, r3, #8
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a14      	ldr	r2, [pc, #80]	; (8002cd8 <TIM_OC3_SetConfig+0xd0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d113      	bne.n	8002cb2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	011b      	lsls	r3, r3, #4
 8002cac:	693a      	ldr	r2, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	621a      	str	r2, [r3, #32]
}
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40012c00 	.word	0x40012c00

08002cdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b087      	sub	sp, #28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d20:	693b      	ldr	r3, [r7, #16]
 8002d22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	031b      	lsls	r3, r3, #12
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	4a0f      	ldr	r2, [pc, #60]	; (8002d74 <TIM_OC4_SetConfig+0x98>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d109      	bne.n	8002d50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	019b      	lsls	r3, r3, #6
 8002d4a:	697a      	ldr	r2, [r7, #20]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	621a      	str	r2, [r3, #32]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr
 8002d74:	40012c00 	.word	0x40012c00

08002d78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b087      	sub	sp, #28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d84:	68bb      	ldr	r3, [r7, #8]
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a1a      	ldr	r2, [r3, #32]
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6a1a      	ldr	r2, [r3, #32]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	f003 031f 	and.w	r3, r3, #31
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	431a      	orrs	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	621a      	str	r2, [r3, #32]
}
 8002db6:	bf00      	nop
 8002db8:	371c      	adds	r7, #28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d101      	bne.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	e032      	b.n	8002e3e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e10:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3714      	adds	r7, #20
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr

08002e48 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e4e:	f3ef 8305 	mrs	r3, IPSR
 8002e52:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e54:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10f      	bne.n	8002e7a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e5a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e5e:	607b      	str	r3, [r7, #4]
  return(result);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d109      	bne.n	8002e7a <osKernelInitialize+0x32>
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <osKernelInitialize+0x60>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d109      	bne.n	8002e82 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002e6e:	f3ef 8311 	mrs	r3, BASEPRI
 8002e72:	603b      	str	r3, [r7, #0]
  return(result);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8002e7a:	f06f 0305 	mvn.w	r3, #5
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	e00c      	b.n	8002e9c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <osKernelInitialize+0x60>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d105      	bne.n	8002e96 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8002e8a:	4b07      	ldr	r3, [pc, #28]	; (8002ea8 <osKernelInitialize+0x60>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	e002      	b.n	8002e9c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8002e96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e9a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr
 8002ea8:	20000034 	.word	0x20000034

08002eac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002eb2:	f3ef 8305 	mrs	r3, IPSR
 8002eb6:	60bb      	str	r3, [r7, #8]
  return(result);
 8002eb8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10f      	bne.n	8002ede <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ebe:	f3ef 8310 	mrs	r3, PRIMASK
 8002ec2:	607b      	str	r3, [r7, #4]
  return(result);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <osKernelStart+0x32>
 8002eca:	4b11      	ldr	r3, [pc, #68]	; (8002f10 <osKernelStart+0x64>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d109      	bne.n	8002ee6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002ed2:	f3ef 8311 	mrs	r3, BASEPRI
 8002ed6:	603b      	str	r3, [r7, #0]
  return(result);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <osKernelStart+0x3a>
    stat = osErrorISR;
 8002ede:	f06f 0305 	mvn.w	r3, #5
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	e00e      	b.n	8002f04 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <osKernelStart+0x64>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d107      	bne.n	8002efe <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8002eee:	4b08      	ldr	r3, [pc, #32]	; (8002f10 <osKernelStart+0x64>)
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002ef4:	f001 f864 	bl	8003fc0 <vTaskStartScheduler>
      stat = osOK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	e002      	b.n	8002f04 <osKernelStart+0x58>
    } else {
      stat = osError;
 8002efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002f04:	68fb      	ldr	r3, [r7, #12]
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000034 	.word	0x20000034

08002f14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b092      	sub	sp, #72	; 0x48
 8002f18:	af04      	add	r7, sp, #16
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f24:	f3ef 8305 	mrs	r3, IPSR
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f040 8094 	bne.w	800305a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f32:	f3ef 8310 	mrs	r3, PRIMASK
 8002f36:	623b      	str	r3, [r7, #32]
  return(result);
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f040 808d 	bne.w	800305a <osThreadNew+0x146>
 8002f40:	4b48      	ldr	r3, [pc, #288]	; (8003064 <osThreadNew+0x150>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d106      	bne.n	8002f56 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002f48:	f3ef 8311 	mrs	r3, BASEPRI
 8002f4c:	61fb      	str	r3, [r7, #28]
  return(result);
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f040 8082 	bne.w	800305a <osThreadNew+0x146>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d07e      	beq.n	800305a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8002f5c:	2380      	movs	r3, #128	; 0x80
 8002f5e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002f60:	2318      	movs	r3, #24
 8002f62:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002f64:	2300      	movs	r3, #0
 8002f66:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8002f68:	f107 031b 	add.w	r3, r7, #27
 8002f6c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8002f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f72:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d045      	beq.n	8003006 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d002      	beq.n	8002f88 <osThreadNew+0x74>
        name = attr->name;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d002      	beq.n	8002f96 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d008      	beq.n	8002fae <osThreadNew+0x9a>
 8002f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f9e:	2b38      	cmp	r3, #56	; 0x38
 8002fa0:	d805      	bhi.n	8002fae <osThreadNew+0x9a>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <osThreadNew+0x9e>
        return (NULL);
 8002fae:	2300      	movs	r3, #0
 8002fb0:	e054      	b.n	800305c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	089b      	lsrs	r3, r3, #2
 8002fc0:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00e      	beq.n	8002fe8 <osThreadNew+0xd4>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	2b5b      	cmp	r3, #91	; 0x5b
 8002fd0:	d90a      	bls.n	8002fe8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d006      	beq.n	8002fe8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d002      	beq.n	8002fe8 <osThreadNew+0xd4>
        mem = 1;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fe6:	e010      	b.n	800300a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d10c      	bne.n	800300a <osThreadNew+0xf6>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d108      	bne.n	800300a <osThreadNew+0xf6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d104      	bne.n	800300a <osThreadNew+0xf6>
          mem = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28
 8003004:	e001      	b.n	800300a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800300a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800300c:	2b01      	cmp	r3, #1
 800300e:	d110      	bne.n	8003032 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003014:	687a      	ldr	r2, [r7, #4]
 8003016:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003018:	9202      	str	r2, [sp, #8]
 800301a:	9301      	str	r3, [sp, #4]
 800301c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003024:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 fe02 	bl	8003c30 <xTaskCreateStatic>
 800302c:	4603      	mov	r3, r0
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	e013      	b.n	800305a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	2b00      	cmp	r3, #0
 8003036:	d110      	bne.n	800305a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800303a:	b29a      	uxth	r2, r3
 800303c:	f107 0314 	add.w	r3, r7, #20
 8003040:	9301      	str	r3, [sp, #4]
 8003042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003044:	9300      	str	r3, [sp, #0]
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 fe49 	bl	8003ce2 <xTaskCreate>
 8003050:	4603      	mov	r3, r0
 8003052:	2b01      	cmp	r3, #1
 8003054:	d001      	beq.n	800305a <osThreadNew+0x146>
          hTask = NULL;
 8003056:	2300      	movs	r3, #0
 8003058:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800305a:	697b      	ldr	r3, [r7, #20]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3738      	adds	r7, #56	; 0x38
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000034 	.word	0x20000034

08003068 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003070:	f3ef 8305 	mrs	r3, IPSR
 8003074:	613b      	str	r3, [r7, #16]
  return(result);
 8003076:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003078:	2b00      	cmp	r3, #0
 800307a:	d10f      	bne.n	800309c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307c:	f3ef 8310 	mrs	r3, PRIMASK
 8003080:	60fb      	str	r3, [r7, #12]
  return(result);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d109      	bne.n	800309c <osDelay+0x34>
 8003088:	4b0d      	ldr	r3, [pc, #52]	; (80030c0 <osDelay+0x58>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b02      	cmp	r3, #2
 800308e:	d109      	bne.n	80030a4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003090:	f3ef 8311 	mrs	r3, BASEPRI
 8003094:	60bb      	str	r3, [r7, #8]
  return(result);
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <osDelay+0x3c>
    stat = osErrorISR;
 800309c:	f06f 0305 	mvn.w	r3, #5
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	e007      	b.n	80030b4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d002      	beq.n	80030b4 <osDelay+0x4c>
      vTaskDelay(ticks);
 80030ae:	6878      	ldr	r0, [r7, #4]
 80030b0:	f000 ff52 	bl	8003f58 <vTaskDelay>
    }
  }

  return (stat);
 80030b4:	697b      	ldr	r3, [r7, #20]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3718      	adds	r7, #24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000034 	.word	0x20000034

080030c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a06      	ldr	r2, [pc, #24]	; (80030ec <vApplicationGetIdleTaskMemory+0x28>)
 80030d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	4a05      	ldr	r2, [pc, #20]	; (80030f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80030da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2280      	movs	r2, #128	; 0x80
 80030e0:	601a      	str	r2, [r3, #0]
}
 80030e2:	bf00      	nop
 80030e4:	3714      	adds	r7, #20
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	20000038 	.word	0x20000038
 80030f0:	20000094 	.word	0x20000094

080030f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4a07      	ldr	r2, [pc, #28]	; (8003120 <vApplicationGetTimerTaskMemory+0x2c>)
 8003104:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	4a06      	ldr	r2, [pc, #24]	; (8003124 <vApplicationGetTimerTaskMemory+0x30>)
 800310a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003112:	601a      	str	r2, [r3, #0]
}
 8003114:	bf00      	nop
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20000294 	.word	0x20000294
 8003124:	200002f0 	.word	0x200002f0

08003128 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f103 0208 	add.w	r2, r3, #8
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003140:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f103 0208 	add.w	r2, r3, #8
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f103 0208 	add.w	r2, r3, #8
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	bc80      	pop	{r7}
 8003164:	4770      	bx	lr

08003166 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003166:	b480      	push	{r7}
 8003168:	b083      	sub	sp, #12
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	bc80      	pop	{r7}
 800317c:	4770      	bx	lr

0800317e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800317e:	b480      	push	{r7}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
 8003186:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68fa      	ldr	r2, [r7, #12]
 8003192:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	683a      	ldr	r2, [r7, #0]
 80031a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	601a      	str	r2, [r3, #0]
}
 80031ba:	bf00      	nop
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031da:	d103      	bne.n	80031e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	60fb      	str	r3, [r7, #12]
 80031e2:	e00c      	b.n	80031fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	3308      	adds	r3, #8
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	e002      	b.n	80031f2 <vListInsert+0x2e>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d2f6      	bcs.n	80031ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	1c5a      	adds	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	601a      	str	r2, [r3, #0]
}
 800322a:	bf00      	nop
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr

08003234 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6892      	ldr	r2, [r2, #8]
 800324a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6852      	ldr	r2, [r2, #4]
 8003254:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	429a      	cmp	r2, r3
 800325e:	d103      	bne.n	8003268 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	1e5a      	subs	r2, r3, #1
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr
	...

08003288 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d109      	bne.n	80032b0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800329c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a0:	f383 8811 	msr	BASEPRI, r3
 80032a4:	f3bf 8f6f 	isb	sy
 80032a8:	f3bf 8f4f 	dsb	sy
 80032ac:	60bb      	str	r3, [r7, #8]
 80032ae:	e7fe      	b.n	80032ae <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80032b0:	f001 ff9a 	bl	80051e8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032bc:	68f9      	ldr	r1, [r7, #12]
 80032be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032c0:	fb01 f303 	mul.w	r3, r1, r3
 80032c4:	441a      	add	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e0:	3b01      	subs	r3, #1
 80032e2:	68f9      	ldr	r1, [r7, #12]
 80032e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032e6:	fb01 f303 	mul.w	r3, r1, r3
 80032ea:	441a      	add	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	22ff      	movs	r2, #255	; 0xff
 80032f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	22ff      	movs	r2, #255	; 0xff
 80032fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d114      	bne.n	8003330 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d01a      	beq.n	8003344 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	3310      	adds	r3, #16
 8003312:	4618      	mov	r0, r3
 8003314:	f001 f8d8 	bl	80044c8 <xTaskRemoveFromEventList>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d012      	beq.n	8003344 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <xQueueGenericReset+0xcc>)
 8003320:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	f3bf 8f6f 	isb	sy
 800332e:	e009      	b.n	8003344 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	3310      	adds	r3, #16
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff fef7 	bl	8003128 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	3324      	adds	r3, #36	; 0x24
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff fef2 	bl	8003128 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003344:	f001 ff7e 	bl	8005244 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003348:	2301      	movs	r3, #1
}
 800334a:	4618      	mov	r0, r3
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	e000ed04 	.word	0xe000ed04

08003358 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08e      	sub	sp, #56	; 0x38
 800335c:	af02      	add	r7, sp, #8
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
 8003364:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d109      	bne.n	8003380 <xQueueGenericCreateStatic+0x28>
 800336c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003370:	f383 8811 	msr	BASEPRI, r3
 8003374:	f3bf 8f6f 	isb	sy
 8003378:	f3bf 8f4f 	dsb	sy
 800337c:	62bb      	str	r3, [r7, #40]	; 0x28
 800337e:	e7fe      	b.n	800337e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d109      	bne.n	800339a <xQueueGenericCreateStatic+0x42>
 8003386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800338a:	f383 8811 	msr	BASEPRI, r3
 800338e:	f3bf 8f6f 	isb	sy
 8003392:	f3bf 8f4f 	dsb	sy
 8003396:	627b      	str	r3, [r7, #36]	; 0x24
 8003398:	e7fe      	b.n	8003398 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <xQueueGenericCreateStatic+0x4e>
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <xQueueGenericCreateStatic+0x52>
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <xQueueGenericCreateStatic+0x54>
 80033aa:	2300      	movs	r3, #0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d109      	bne.n	80033c4 <xQueueGenericCreateStatic+0x6c>
 80033b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b4:	f383 8811 	msr	BASEPRI, r3
 80033b8:	f3bf 8f6f 	isb	sy
 80033bc:	f3bf 8f4f 	dsb	sy
 80033c0:	623b      	str	r3, [r7, #32]
 80033c2:	e7fe      	b.n	80033c2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d102      	bne.n	80033d0 <xQueueGenericCreateStatic+0x78>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <xQueueGenericCreateStatic+0x7c>
 80033d0:	2301      	movs	r3, #1
 80033d2:	e000      	b.n	80033d6 <xQueueGenericCreateStatic+0x7e>
 80033d4:	2300      	movs	r3, #0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d109      	bne.n	80033ee <xQueueGenericCreateStatic+0x96>
 80033da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033de:	f383 8811 	msr	BASEPRI, r3
 80033e2:	f3bf 8f6f 	isb	sy
 80033e6:	f3bf 8f4f 	dsb	sy
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	e7fe      	b.n	80033ec <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80033ee:	2350      	movs	r3, #80	; 0x50
 80033f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	2b50      	cmp	r3, #80	; 0x50
 80033f6:	d009      	beq.n	800340c <xQueueGenericCreateStatic+0xb4>
 80033f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fc:	f383 8811 	msr	BASEPRI, r3
 8003400:	f3bf 8f6f 	isb	sy
 8003404:	f3bf 8f4f 	dsb	sy
 8003408:	61bb      	str	r3, [r7, #24]
 800340a:	e7fe      	b.n	800340a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00d      	beq.n	8003432 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800341e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	4613      	mov	r3, r2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	68b9      	ldr	r1, [r7, #8]
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 f805 	bl	800343c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003434:	4618      	mov	r0, r3
 8003436:	3730      	adds	r7, #48	; 0x30
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
 8003448:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d103      	bne.n	8003458 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	e002      	b.n	800345e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	68ba      	ldr	r2, [r7, #8]
 8003468:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800346a:	2101      	movs	r1, #1
 800346c:	69b8      	ldr	r0, [r7, #24]
 800346e:	f7ff ff0b 	bl	8003288 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800347a:	bf00      	nop
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08e      	sub	sp, #56	; 0x38
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003492:	2300      	movs	r3, #0
 8003494:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800349a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349c:	2b00      	cmp	r3, #0
 800349e:	d109      	bne.n	80034b4 <xQueueGenericSend+0x30>
 80034a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034a4:	f383 8811 	msr	BASEPRI, r3
 80034a8:	f3bf 8f6f 	isb	sy
 80034ac:	f3bf 8f4f 	dsb	sy
 80034b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80034b2:	e7fe      	b.n	80034b2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d103      	bne.n	80034c2 <xQueueGenericSend+0x3e>
 80034ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <xQueueGenericSend+0x42>
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <xQueueGenericSend+0x44>
 80034c6:	2300      	movs	r3, #0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d109      	bne.n	80034e0 <xQueueGenericSend+0x5c>
 80034cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034d0:	f383 8811 	msr	BASEPRI, r3
 80034d4:	f3bf 8f6f 	isb	sy
 80034d8:	f3bf 8f4f 	dsb	sy
 80034dc:	627b      	str	r3, [r7, #36]	; 0x24
 80034de:	e7fe      	b.n	80034de <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d103      	bne.n	80034ee <xQueueGenericSend+0x6a>
 80034e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d101      	bne.n	80034f2 <xQueueGenericSend+0x6e>
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <xQueueGenericSend+0x70>
 80034f2:	2300      	movs	r3, #0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d109      	bne.n	800350c <xQueueGenericSend+0x88>
 80034f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034fc:	f383 8811 	msr	BASEPRI, r3
 8003500:	f3bf 8f6f 	isb	sy
 8003504:	f3bf 8f4f 	dsb	sy
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	e7fe      	b.n	800350a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800350c:	f001 f996 	bl	800483c <xTaskGetSchedulerState>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d102      	bne.n	800351c <xQueueGenericSend+0x98>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <xQueueGenericSend+0x9c>
 800351c:	2301      	movs	r3, #1
 800351e:	e000      	b.n	8003522 <xQueueGenericSend+0x9e>
 8003520:	2300      	movs	r3, #0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <xQueueGenericSend+0xb6>
 8003526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800352a:	f383 8811 	msr	BASEPRI, r3
 800352e:	f3bf 8f6f 	isb	sy
 8003532:	f3bf 8f4f 	dsb	sy
 8003536:	61fb      	str	r3, [r7, #28]
 8003538:	e7fe      	b.n	8003538 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800353a:	f001 fe55 	bl	80051e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	429a      	cmp	r2, r3
 8003548:	d302      	bcc.n	8003550 <xQueueGenericSend+0xcc>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d129      	bne.n	80035a4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003556:	f000 f9ff 	bl	8003958 <prvCopyDataToQueue>
 800355a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d010      	beq.n	8003586 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003566:	3324      	adds	r3, #36	; 0x24
 8003568:	4618      	mov	r0, r3
 800356a:	f000 ffad 	bl	80044c8 <xTaskRemoveFromEventList>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d013      	beq.n	800359c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003574:	4b3f      	ldr	r3, [pc, #252]	; (8003674 <xQueueGenericSend+0x1f0>)
 8003576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	e00a      	b.n	800359c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800358c:	4b39      	ldr	r3, [pc, #228]	; (8003674 <xQueueGenericSend+0x1f0>)
 800358e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	f3bf 8f4f 	dsb	sy
 8003598:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800359c:	f001 fe52 	bl	8005244 <vPortExitCritical>
				return pdPASS;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e063      	b.n	800366c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d103      	bne.n	80035b2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80035aa:	f001 fe4b 	bl	8005244 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e05c      	b.n	800366c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d106      	bne.n	80035c6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80035b8:	f107 0314 	add.w	r3, r7, #20
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 ffe5 	bl	800458c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80035c2:	2301      	movs	r3, #1
 80035c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035c6:	f001 fe3d 	bl	8005244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035ca:	f000 fd5d 	bl	8004088 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80035ce:	f001 fe0b 	bl	80051e8 <vPortEnterCritical>
 80035d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035de:	d103      	bne.n	80035e8 <xQueueGenericSend+0x164>
 80035e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035ee:	b25b      	sxtb	r3, r3
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035f4:	d103      	bne.n	80035fe <xQueueGenericSend+0x17a>
 80035f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035fe:	f001 fe21 	bl	8005244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003602:	1d3a      	adds	r2, r7, #4
 8003604:	f107 0314 	add.w	r3, r7, #20
 8003608:	4611      	mov	r1, r2
 800360a:	4618      	mov	r0, r3
 800360c:	f000 ffd4 	bl	80045b8 <xTaskCheckForTimeOut>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d124      	bne.n	8003660 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003616:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003618:	f000 fa96 	bl	8003b48 <prvIsQueueFull>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d018      	beq.n	8003654 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003624:	3310      	adds	r3, #16
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4611      	mov	r1, r2
 800362a:	4618      	mov	r0, r3
 800362c:	f000 fefe 	bl	800442c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003632:	f000 fa21 	bl	8003a78 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003636:	f000 fd35 	bl	80040a4 <xTaskResumeAll>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	f47f af7c 	bne.w	800353a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8003642:	4b0c      	ldr	r3, [pc, #48]	; (8003674 <xQueueGenericSend+0x1f0>)
 8003644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	f3bf 8f6f 	isb	sy
 8003652:	e772      	b.n	800353a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003656:	f000 fa0f 	bl	8003a78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800365a:	f000 fd23 	bl	80040a4 <xTaskResumeAll>
 800365e:	e76c      	b.n	800353a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003662:	f000 fa09 	bl	8003a78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003666:	f000 fd1d 	bl	80040a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800366a:	2300      	movs	r3, #0
		}
	}
}
 800366c:	4618      	mov	r0, r3
 800366e:	3738      	adds	r7, #56	; 0x38
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	e000ed04 	.word	0xe000ed04

08003678 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08e      	sub	sp, #56	; 0x38
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800368a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368c:	2b00      	cmp	r3, #0
 800368e:	d109      	bne.n	80036a4 <xQueueGenericSendFromISR+0x2c>
 8003690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
 80036a2:	e7fe      	b.n	80036a2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d103      	bne.n	80036b2 <xQueueGenericSendFromISR+0x3a>
 80036aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <xQueueGenericSendFromISR+0x3e>
 80036b2:	2301      	movs	r3, #1
 80036b4:	e000      	b.n	80036b8 <xQueueGenericSendFromISR+0x40>
 80036b6:	2300      	movs	r3, #0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d109      	bne.n	80036d0 <xQueueGenericSendFromISR+0x58>
 80036bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	623b      	str	r3, [r7, #32]
 80036ce:	e7fe      	b.n	80036ce <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d103      	bne.n	80036de <xQueueGenericSendFromISR+0x66>
 80036d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <xQueueGenericSendFromISR+0x6a>
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <xQueueGenericSendFromISR+0x6c>
 80036e2:	2300      	movs	r3, #0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d109      	bne.n	80036fc <xQueueGenericSendFromISR+0x84>
 80036e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ec:	f383 8811 	msr	BASEPRI, r3
 80036f0:	f3bf 8f6f 	isb	sy
 80036f4:	f3bf 8f4f 	dsb	sy
 80036f8:	61fb      	str	r3, [r7, #28]
 80036fa:	e7fe      	b.n	80036fa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80036fc:	f001 fe2e 	bl	800535c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003700:	f3ef 8211 	mrs	r2, BASEPRI
 8003704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003708:	f383 8811 	msr	BASEPRI, r3
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	61ba      	str	r2, [r7, #24]
 8003716:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003718:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800371a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800371c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800371e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003722:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003724:	429a      	cmp	r2, r3
 8003726:	d302      	bcc.n	800372e <xQueueGenericSendFromISR+0xb6>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	2b02      	cmp	r3, #2
 800372c:	d12c      	bne.n	8003788 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800372e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003730:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003734:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	68b9      	ldr	r1, [r7, #8]
 800373c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800373e:	f000 f90b 	bl	8003958 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003742:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8003746:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800374a:	d112      	bne.n	8003772 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800374c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	2b00      	cmp	r3, #0
 8003752:	d016      	beq.n	8003782 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003756:	3324      	adds	r3, #36	; 0x24
 8003758:	4618      	mov	r0, r3
 800375a:	f000 feb5 	bl	80044c8 <xTaskRemoveFromEventList>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00b      	beq.n	8003782 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e007      	b.n	8003782 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003772:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003776:	3301      	adds	r3, #1
 8003778:	b2db      	uxtb	r3, r3
 800377a:	b25a      	sxtb	r2, r3
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003782:	2301      	movs	r3, #1
 8003784:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8003786:	e001      	b.n	800378c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003788:	2300      	movs	r3, #0
 800378a:	637b      	str	r3, [r7, #52]	; 0x34
 800378c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800378e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003798:	4618      	mov	r0, r3
 800379a:	3738      	adds	r7, #56	; 0x38
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}

080037a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08c      	sub	sp, #48	; 0x30
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80037b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <xQueueReceive+0x2e>
	__asm volatile
 80037ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037be:	f383 8811 	msr	BASEPRI, r3
 80037c2:	f3bf 8f6f 	isb	sy
 80037c6:	f3bf 8f4f 	dsb	sy
 80037ca:	623b      	str	r3, [r7, #32]
 80037cc:	e7fe      	b.n	80037cc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d103      	bne.n	80037dc <xQueueReceive+0x3c>
 80037d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <xQueueReceive+0x40>
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <xQueueReceive+0x42>
 80037e0:	2300      	movs	r3, #0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <xQueueReceive+0x5a>
 80037e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ea:	f383 8811 	msr	BASEPRI, r3
 80037ee:	f3bf 8f6f 	isb	sy
 80037f2:	f3bf 8f4f 	dsb	sy
 80037f6:	61fb      	str	r3, [r7, #28]
 80037f8:	e7fe      	b.n	80037f8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037fa:	f001 f81f 	bl	800483c <xTaskGetSchedulerState>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d102      	bne.n	800380a <xQueueReceive+0x6a>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <xQueueReceive+0x6e>
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <xQueueReceive+0x70>
 800380e:	2300      	movs	r3, #0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d109      	bne.n	8003828 <xQueueReceive+0x88>
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	61bb      	str	r3, [r7, #24]
 8003826:	e7fe      	b.n	8003826 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003828:	f001 fcde 	bl	80051e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800382c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800382e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003830:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003834:	2b00      	cmp	r3, #0
 8003836:	d01f      	beq.n	8003878 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800383c:	f000 f8f6 	bl	8003a2c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	1e5a      	subs	r2, r3, #1
 8003844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003846:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00f      	beq.n	8003870 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003852:	3310      	adds	r3, #16
 8003854:	4618      	mov	r0, r3
 8003856:	f000 fe37 	bl	80044c8 <xTaskRemoveFromEventList>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d007      	beq.n	8003870 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003860:	4b3c      	ldr	r3, [pc, #240]	; (8003954 <xQueueReceive+0x1b4>)
 8003862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	f3bf 8f4f 	dsb	sy
 800386c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003870:	f001 fce8 	bl	8005244 <vPortExitCritical>
				return pdPASS;
 8003874:	2301      	movs	r3, #1
 8003876:	e069      	b.n	800394c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d103      	bne.n	8003886 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800387e:	f001 fce1 	bl	8005244 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003882:	2300      	movs	r3, #0
 8003884:	e062      	b.n	800394c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003888:	2b00      	cmp	r3, #0
 800388a:	d106      	bne.n	800389a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800388c:	f107 0310 	add.w	r3, r7, #16
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fe7b 	bl	800458c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003896:	2301      	movs	r3, #1
 8003898:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800389a:	f001 fcd3 	bl	8005244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800389e:	f000 fbf3 	bl	8004088 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80038a2:	f001 fca1 	bl	80051e8 <vPortEnterCritical>
 80038a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038ac:	b25b      	sxtb	r3, r3
 80038ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038b2:	d103      	bne.n	80038bc <xQueueReceive+0x11c>
 80038b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038c2:	b25b      	sxtb	r3, r3
 80038c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038c8:	d103      	bne.n	80038d2 <xQueueReceive+0x132>
 80038ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038d2:	f001 fcb7 	bl	8005244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80038d6:	1d3a      	adds	r2, r7, #4
 80038d8:	f107 0310 	add.w	r3, r7, #16
 80038dc:	4611      	mov	r1, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fe6a 	bl	80045b8 <xTaskCheckForTimeOut>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d123      	bne.n	8003932 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80038ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80038ec:	f000 f916 	bl	8003b1c <prvIsQueueEmpty>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d017      	beq.n	8003926 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	3324      	adds	r3, #36	; 0x24
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	4611      	mov	r1, r2
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 fd94 	bl	800442c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003906:	f000 f8b7 	bl	8003a78 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800390a:	f000 fbcb 	bl	80040a4 <xTaskResumeAll>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d189      	bne.n	8003828 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003914:	4b0f      	ldr	r3, [pc, #60]	; (8003954 <xQueueReceive+0x1b4>)
 8003916:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	f3bf 8f4f 	dsb	sy
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	e780      	b.n	8003828 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003926:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003928:	f000 f8a6 	bl	8003a78 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800392c:	f000 fbba 	bl	80040a4 <xTaskResumeAll>
 8003930:	e77a      	b.n	8003828 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003932:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003934:	f000 f8a0 	bl	8003a78 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003938:	f000 fbb4 	bl	80040a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800393c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800393e:	f000 f8ed 	bl	8003b1c <prvIsQueueEmpty>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	f43f af6f 	beq.w	8003828 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800394a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800394c:	4618      	mov	r0, r3
 800394e:	3730      	adds	r7, #48	; 0x30
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	e000ed04 	.word	0xe000ed04

08003958 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10d      	bne.n	8003992 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d14d      	bne.n	8003a1a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	4618      	mov	r0, r3
 8003984:	f000 ff78 	bl	8004878 <xTaskPriorityDisinherit>
 8003988:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	605a      	str	r2, [r3, #4]
 8003990:	e043      	b.n	8003a1a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d119      	bne.n	80039cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6898      	ldr	r0, [r3, #8]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a0:	461a      	mov	r2, r3
 80039a2:	68b9      	ldr	r1, [r7, #8]
 80039a4:	f001 ff0e 	bl	80057c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b0:	441a      	add	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d32b      	bcc.n	8003a1a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	e026      	b.n	8003a1a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	68d8      	ldr	r0, [r3, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	461a      	mov	r2, r3
 80039d6:	68b9      	ldr	r1, [r7, #8]
 80039d8:	f001 fef4 	bl	80057c4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	68da      	ldr	r2, [r3, #12]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e4:	425b      	negs	r3, r3
 80039e6:	441a      	add	r2, r3
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	68da      	ldr	r2, [r3, #12]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d207      	bcs.n	8003a08 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	425b      	negs	r3, r3
 8003a02:	441a      	add	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d105      	bne.n	8003a1a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d002      	beq.n	8003a1a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1c5a      	adds	r2, r3, #1
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003a22:	697b      	ldr	r3, [r7, #20]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d018      	beq.n	8003a70 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	68da      	ldr	r2, [r3, #12]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	441a      	add	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d303      	bcc.n	8003a60 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68d9      	ldr	r1, [r3, #12]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a68:	461a      	mov	r2, r3
 8003a6a:	6838      	ldr	r0, [r7, #0]
 8003a6c:	f001 feaa 	bl	80057c4 <memcpy>
	}
}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a80:	f001 fbb2 	bl	80051e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a8a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a8c:	e011      	b.n	8003ab2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d012      	beq.n	8003abc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3324      	adds	r3, #36	; 0x24
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fd14 	bl	80044c8 <xTaskRemoveFromEventList>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003aa6:	f000 fde7 	bl	8004678 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	dce9      	bgt.n	8003a8e <prvUnlockQueue+0x16>
 8003aba:	e000      	b.n	8003abe <prvUnlockQueue+0x46>
					break;
 8003abc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	22ff      	movs	r2, #255	; 0xff
 8003ac2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003ac6:	f001 fbbd 	bl	8005244 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003aca:	f001 fb8d 	bl	80051e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ad4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ad6:	e011      	b.n	8003afc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d012      	beq.n	8003b06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3310      	adds	r3, #16
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 fcef 	bl	80044c8 <xTaskRemoveFromEventList>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003af0:	f000 fdc2 	bl	8004678 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003af4:	7bbb      	ldrb	r3, [r7, #14]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003afc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	dce9      	bgt.n	8003ad8 <prvUnlockQueue+0x60>
 8003b04:	e000      	b.n	8003b08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003b06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	22ff      	movs	r2, #255	; 0xff
 8003b0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003b10:	f001 fb98 	bl	8005244 <vPortExitCritical>
}
 8003b14:	bf00      	nop
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b24:	f001 fb60 	bl	80051e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d102      	bne.n	8003b36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b30:	2301      	movs	r3, #1
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	e001      	b.n	8003b3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b3a:	f001 fb83 	bl	8005244 <vPortExitCritical>

	return xReturn;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b50:	f001 fb4a 	bl	80051e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d102      	bne.n	8003b66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b60:	2301      	movs	r3, #1
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	e001      	b.n	8003b6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b66:	2300      	movs	r3, #0
 8003b68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b6a:	f001 fb6b 	bl	8005244 <vPortExitCritical>

	return xReturn;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	e014      	b.n	8003bb2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003b88:	4a0e      	ldr	r2, [pc, #56]	; (8003bc4 <vQueueAddToRegistry+0x4c>)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d10b      	bne.n	8003bac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b94:	490b      	ldr	r1, [pc, #44]	; (8003bc4 <vQueueAddToRegistry+0x4c>)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	683a      	ldr	r2, [r7, #0]
 8003b9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b9e:	4a09      	ldr	r2, [pc, #36]	; (8003bc4 <vQueueAddToRegistry+0x4c>)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	4413      	add	r3, r2
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003baa:	e005      	b.n	8003bb8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2b07      	cmp	r3, #7
 8003bb6:	d9e7      	bls.n	8003b88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003bb8:	bf00      	nop
 8003bba:	3714      	adds	r7, #20
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	20001b94 	.word	0x20001b94

08003bc8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003bd8:	f001 fb06 	bl	80051e8 <vPortEnterCritical>
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003be2:	b25b      	sxtb	r3, r3
 8003be4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003be8:	d103      	bne.n	8003bf2 <vQueueWaitForMessageRestricted+0x2a>
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bf8:	b25b      	sxtb	r3, r3
 8003bfa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bfe:	d103      	bne.n	8003c08 <vQueueWaitForMessageRestricted+0x40>
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c08:	f001 fb1c 	bl	8005244 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	3324      	adds	r3, #36	; 0x24
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	68b9      	ldr	r1, [r7, #8]
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 fc29 	bl	8004474 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003c22:	6978      	ldr	r0, [r7, #20]
 8003c24:	f7ff ff28 	bl	8003a78 <prvUnlockQueue>
	}
 8003c28:	bf00      	nop
 8003c2a:	3718      	adds	r7, #24
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b08e      	sub	sp, #56	; 0x38
 8003c34:	af04      	add	r7, sp, #16
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	607a      	str	r2, [r7, #4]
 8003c3c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d109      	bne.n	8003c58 <xTaskCreateStatic+0x28>
 8003c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c48:	f383 8811 	msr	BASEPRI, r3
 8003c4c:	f3bf 8f6f 	isb	sy
 8003c50:	f3bf 8f4f 	dsb	sy
 8003c54:	623b      	str	r3, [r7, #32]
 8003c56:	e7fe      	b.n	8003c56 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <xTaskCreateStatic+0x42>
 8003c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c62:	f383 8811 	msr	BASEPRI, r3
 8003c66:	f3bf 8f6f 	isb	sy
 8003c6a:	f3bf 8f4f 	dsb	sy
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	e7fe      	b.n	8003c70 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c72:	235c      	movs	r3, #92	; 0x5c
 8003c74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	2b5c      	cmp	r3, #92	; 0x5c
 8003c7a:	d009      	beq.n	8003c90 <xTaskCreateStatic+0x60>
 8003c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c80:	f383 8811 	msr	BASEPRI, r3
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	f3bf 8f4f 	dsb	sy
 8003c8c:	61bb      	str	r3, [r7, #24]
 8003c8e:	e7fe      	b.n	8003c8e <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d01e      	beq.n	8003cd4 <xTaskCreateStatic+0xa4>
 8003c96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01b      	beq.n	8003cd4 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ca4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	2202      	movs	r2, #2
 8003caa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003cae:	2300      	movs	r3, #0
 8003cb0:	9303      	str	r3, [sp, #12]
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	9302      	str	r3, [sp, #8]
 8003cb6:	f107 0314 	add.w	r3, r7, #20
 8003cba:	9301      	str	r3, [sp, #4]
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	9300      	str	r3, [sp, #0]
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	68b9      	ldr	r1, [r7, #8]
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 f850 	bl	8003d6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ccc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cce:	f000 f8d3 	bl	8003e78 <prvAddNewTaskToReadyList>
 8003cd2:	e001      	b.n	8003cd8 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003cd8:	697b      	ldr	r3, [r7, #20]
	}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3728      	adds	r7, #40	; 0x28
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b08c      	sub	sp, #48	; 0x30
 8003ce6:	af04      	add	r7, sp, #16
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	603b      	str	r3, [r7, #0]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cf2:	88fb      	ldrh	r3, [r7, #6]
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f001 fb6c 	bl	80053d4 <pvPortMalloc>
 8003cfc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00e      	beq.n	8003d22 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003d04:	205c      	movs	r0, #92	; 0x5c
 8003d06:	f001 fb65 	bl	80053d4 <pvPortMalloc>
 8003d0a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
 8003d18:	e005      	b.n	8003d26 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d1a:	6978      	ldr	r0, [r7, #20]
 8003d1c:	f001 fc1c 	bl	8005558 <vPortFree>
 8003d20:	e001      	b.n	8003d26 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d017      	beq.n	8003d5c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d34:	88fa      	ldrh	r2, [r7, #6]
 8003d36:	2300      	movs	r3, #0
 8003d38:	9303      	str	r3, [sp, #12]
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	9302      	str	r3, [sp, #8]
 8003d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d40:	9301      	str	r3, [sp, #4]
 8003d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	68b9      	ldr	r1, [r7, #8]
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 f80e 	bl	8003d6c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d50:	69f8      	ldr	r0, [r7, #28]
 8003d52:	f000 f891 	bl	8003e78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d56:	2301      	movs	r3, #1
 8003d58:	61bb      	str	r3, [r7, #24]
 8003d5a:	e002      	b.n	8003d62 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d60:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d62:	69bb      	ldr	r3, [r7, #24]
	}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3720      	adds	r7, #32
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d7c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	461a      	mov	r2, r3
 8003d84:	21a5      	movs	r1, #165	; 0xa5
 8003d86:	f001 fd28 	bl	80057da <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d94:	3b01      	subs	r3, #1
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	4413      	add	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	f023 0307 	bic.w	r3, r3, #7
 8003da2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <prvInitialiseNewTask+0x56>
 8003dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db2:	f383 8811 	msr	BASEPRI, r3
 8003db6:	f3bf 8f6f 	isb	sy
 8003dba:	f3bf 8f4f 	dsb	sy
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	e7fe      	b.n	8003dc0 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	61fb      	str	r3, [r7, #28]
 8003dc6:	e012      	b.n	8003dee <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003dc8:	68ba      	ldr	r2, [r7, #8]
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	4413      	add	r3, r2
 8003dce:	7819      	ldrb	r1, [r3, #0]
 8003dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	3334      	adds	r3, #52	; 0x34
 8003dd8:	460a      	mov	r2, r1
 8003dda:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003ddc:	68ba      	ldr	r2, [r7, #8]
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	4413      	add	r3, r2
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d006      	beq.n	8003df6 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	3301      	adds	r3, #1
 8003dec:	61fb      	str	r3, [r7, #28]
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	2b0f      	cmp	r3, #15
 8003df2:	d9e9      	bls.n	8003dc8 <prvInitialiseNewTask+0x5c>
 8003df4:	e000      	b.n	8003df8 <prvInitialiseNewTask+0x8c>
		{
			break;
 8003df6:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e02:	2b37      	cmp	r3, #55	; 0x37
 8003e04:	d901      	bls.n	8003e0a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e06:	2337      	movs	r3, #55	; 0x37
 8003e08:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e0e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e14:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e18:	2200      	movs	r2, #0
 8003e1a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1e:	3304      	adds	r3, #4
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff f9a0 	bl	8003166 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e28:	3318      	adds	r3, #24
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff f99b 	bl	8003166 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e38:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e44:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e48:	2200      	movs	r2, #0
 8003e4a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	68f9      	ldr	r1, [r7, #12]
 8003e58:	69b8      	ldr	r0, [r7, #24]
 8003e5a:	f001 f8d7 	bl	800500c <pxPortInitialiseStack>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e62:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d002      	beq.n	8003e70 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e70:	bf00      	nop
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e80:	f001 f9b2 	bl	80051e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e84:	4b2d      	ldr	r3, [pc, #180]	; (8003f3c <prvAddNewTaskToReadyList+0xc4>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	4a2c      	ldr	r2, [pc, #176]	; (8003f3c <prvAddNewTaskToReadyList+0xc4>)
 8003e8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	; (8003f40 <prvAddNewTaskToReadyList+0xc8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d109      	bne.n	8003eaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e96:	4a2a      	ldr	r2, [pc, #168]	; (8003f40 <prvAddNewTaskToReadyList+0xc8>)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e9c:	4b27      	ldr	r3, [pc, #156]	; (8003f3c <prvAddNewTaskToReadyList+0xc4>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d110      	bne.n	8003ec6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ea4:	f000 fc0c 	bl	80046c0 <prvInitialiseTaskLists>
 8003ea8:	e00d      	b.n	8003ec6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003eaa:	4b26      	ldr	r3, [pc, #152]	; (8003f44 <prvAddNewTaskToReadyList+0xcc>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d109      	bne.n	8003ec6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003eb2:	4b23      	ldr	r3, [pc, #140]	; (8003f40 <prvAddNewTaskToReadyList+0xc8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d802      	bhi.n	8003ec6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003ec0:	4a1f      	ldr	r2, [pc, #124]	; (8003f40 <prvAddNewTaskToReadyList+0xc8>)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ec6:	4b20      	ldr	r3, [pc, #128]	; (8003f48 <prvAddNewTaskToReadyList+0xd0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	4a1e      	ldr	r2, [pc, #120]	; (8003f48 <prvAddNewTaskToReadyList+0xd0>)
 8003ece:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ed0:	4b1d      	ldr	r3, [pc, #116]	; (8003f48 <prvAddNewTaskToReadyList+0xd0>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003edc:	4b1b      	ldr	r3, [pc, #108]	; (8003f4c <prvAddNewTaskToReadyList+0xd4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d903      	bls.n	8003eec <prvAddNewTaskToReadyList+0x74>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee8:	4a18      	ldr	r2, [pc, #96]	; (8003f4c <prvAddNewTaskToReadyList+0xd4>)
 8003eea:	6013      	str	r3, [r2, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	4413      	add	r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4a15      	ldr	r2, [pc, #84]	; (8003f50 <prvAddNewTaskToReadyList+0xd8>)
 8003efa:	441a      	add	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	4619      	mov	r1, r3
 8003f02:	4610      	mov	r0, r2
 8003f04:	f7ff f93b 	bl	800317e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f08:	f001 f99c 	bl	8005244 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <prvAddNewTaskToReadyList+0xcc>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00e      	beq.n	8003f32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f14:	4b0a      	ldr	r3, [pc, #40]	; (8003f40 <prvAddNewTaskToReadyList+0xc8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d207      	bcs.n	8003f32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003f22:	4b0c      	ldr	r3, [pc, #48]	; (8003f54 <prvAddNewTaskToReadyList+0xdc>)
 8003f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f28:	601a      	str	r2, [r3, #0]
 8003f2a:	f3bf 8f4f 	dsb	sy
 8003f2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000bc4 	.word	0x20000bc4
 8003f40:	200006f0 	.word	0x200006f0
 8003f44:	20000bd0 	.word	0x20000bd0
 8003f48:	20000be0 	.word	0x20000be0
 8003f4c:	20000bcc 	.word	0x20000bcc
 8003f50:	200006f4 	.word	0x200006f4
 8003f54:	e000ed04 	.word	0xe000ed04

08003f58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f60:	2300      	movs	r3, #0
 8003f62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d016      	beq.n	8003f98 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f6a:	4b13      	ldr	r3, [pc, #76]	; (8003fb8 <vTaskDelay+0x60>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d009      	beq.n	8003f86 <vTaskDelay+0x2e>
 8003f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f76:	f383 8811 	msr	BASEPRI, r3
 8003f7a:	f3bf 8f6f 	isb	sy
 8003f7e:	f3bf 8f4f 	dsb	sy
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	e7fe      	b.n	8003f84 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003f86:	f000 f87f 	bl	8004088 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 fcdf 	bl	8004950 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f92:	f000 f887 	bl	80040a4 <xTaskResumeAll>
 8003f96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d107      	bne.n	8003fae <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003f9e:	4b07      	ldr	r3, [pc, #28]	; (8003fbc <vTaskDelay+0x64>)
 8003fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	f3bf 8f4f 	dsb	sy
 8003faa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	20000bec 	.word	0x20000bec
 8003fbc:	e000ed04 	.word	0xe000ed04

08003fc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08a      	sub	sp, #40	; 0x28
 8003fc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003fce:	463a      	mov	r2, r7
 8003fd0:	1d39      	adds	r1, r7, #4
 8003fd2:	f107 0308 	add.w	r3, r7, #8
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7ff f874 	bl	80030c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003fdc:	6839      	ldr	r1, [r7, #0]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68ba      	ldr	r2, [r7, #8]
 8003fe2:	9202      	str	r2, [sp, #8]
 8003fe4:	9301      	str	r3, [sp, #4]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	2300      	movs	r3, #0
 8003fec:	460a      	mov	r2, r1
 8003fee:	4920      	ldr	r1, [pc, #128]	; (8004070 <vTaskStartScheduler+0xb0>)
 8003ff0:	4820      	ldr	r0, [pc, #128]	; (8004074 <vTaskStartScheduler+0xb4>)
 8003ff2:	f7ff fe1d 	bl	8003c30 <xTaskCreateStatic>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	4b1f      	ldr	r3, [pc, #124]	; (8004078 <vTaskStartScheduler+0xb8>)
 8003ffa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ffc:	4b1e      	ldr	r3, [pc, #120]	; (8004078 <vTaskStartScheduler+0xb8>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004004:	2301      	movs	r3, #1
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	e001      	b.n	800400e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2b01      	cmp	r3, #1
 8004012:	d102      	bne.n	800401a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004014:	f000 fcf0 	bl	80049f8 <xTimerCreateTimerTask>
 8004018:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d115      	bne.n	800404c <vTaskStartScheduler+0x8c>
 8004020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004024:	f383 8811 	msr	BASEPRI, r3
 8004028:	f3bf 8f6f 	isb	sy
 800402c:	f3bf 8f4f 	dsb	sy
 8004030:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004032:	4b12      	ldr	r3, [pc, #72]	; (800407c <vTaskStartScheduler+0xbc>)
 8004034:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004038:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800403a:	4b11      	ldr	r3, [pc, #68]	; (8004080 <vTaskStartScheduler+0xc0>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004040:	4b10      	ldr	r3, [pc, #64]	; (8004084 <vTaskStartScheduler+0xc4>)
 8004042:	2200      	movs	r2, #0
 8004044:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004046:	f001 f85f 	bl	8005108 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800404a:	e00d      	b.n	8004068 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004052:	d109      	bne.n	8004068 <vTaskStartScheduler+0xa8>
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	60fb      	str	r3, [r7, #12]
 8004066:	e7fe      	b.n	8004066 <vTaskStartScheduler+0xa6>
}
 8004068:	bf00      	nop
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	08005834 	.word	0x08005834
 8004074:	08004691 	.word	0x08004691
 8004078:	20000be8 	.word	0x20000be8
 800407c:	20000be4 	.word	0x20000be4
 8004080:	20000bd0 	.word	0x20000bd0
 8004084:	20000bc8 	.word	0x20000bc8

08004088 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800408c:	4b04      	ldr	r3, [pc, #16]	; (80040a0 <vTaskSuspendAll+0x18>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	3301      	adds	r3, #1
 8004092:	4a03      	ldr	r2, [pc, #12]	; (80040a0 <vTaskSuspendAll+0x18>)
 8004094:	6013      	str	r3, [r2, #0]
}
 8004096:	bf00      	nop
 8004098:	46bd      	mov	sp, r7
 800409a:	bc80      	pop	{r7}
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000bec 	.word	0x20000bec

080040a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80040aa:	2300      	movs	r3, #0
 80040ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80040b2:	4b41      	ldr	r3, [pc, #260]	; (80041b8 <xTaskResumeAll+0x114>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d109      	bne.n	80040ce <xTaskResumeAll+0x2a>
 80040ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	e7fe      	b.n	80040cc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80040ce:	f001 f88b 	bl	80051e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80040d2:	4b39      	ldr	r3, [pc, #228]	; (80041b8 <xTaskResumeAll+0x114>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	4a37      	ldr	r2, [pc, #220]	; (80041b8 <xTaskResumeAll+0x114>)
 80040da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040dc:	4b36      	ldr	r3, [pc, #216]	; (80041b8 <xTaskResumeAll+0x114>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d162      	bne.n	80041aa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80040e4:	4b35      	ldr	r3, [pc, #212]	; (80041bc <xTaskResumeAll+0x118>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d05e      	beq.n	80041aa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040ec:	e02f      	b.n	800414e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80040ee:	4b34      	ldr	r3, [pc, #208]	; (80041c0 <xTaskResumeAll+0x11c>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	3318      	adds	r3, #24
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7ff f89a 	bl	8003234 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	3304      	adds	r3, #4
 8004104:	4618      	mov	r0, r3
 8004106:	f7ff f895 	bl	8003234 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800410e:	4b2d      	ldr	r3, [pc, #180]	; (80041c4 <xTaskResumeAll+0x120>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d903      	bls.n	800411e <xTaskResumeAll+0x7a>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411a:	4a2a      	ldr	r2, [pc, #168]	; (80041c4 <xTaskResumeAll+0x120>)
 800411c:	6013      	str	r3, [r2, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	4a27      	ldr	r2, [pc, #156]	; (80041c8 <xTaskResumeAll+0x124>)
 800412c:	441a      	add	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3304      	adds	r3, #4
 8004132:	4619      	mov	r1, r3
 8004134:	4610      	mov	r0, r2
 8004136:	f7ff f822 	bl	800317e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800413e:	4b23      	ldr	r3, [pc, #140]	; (80041cc <xTaskResumeAll+0x128>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	429a      	cmp	r2, r3
 8004146:	d302      	bcc.n	800414e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004148:	4b21      	ldr	r3, [pc, #132]	; (80041d0 <xTaskResumeAll+0x12c>)
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800414e:	4b1c      	ldr	r3, [pc, #112]	; (80041c0 <xTaskResumeAll+0x11c>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1cb      	bne.n	80040ee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800415c:	f000 fb4a 	bl	80047f4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004160:	4b1c      	ldr	r3, [pc, #112]	; (80041d4 <xTaskResumeAll+0x130>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d010      	beq.n	800418e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800416c:	f000 f844 	bl	80041f8 <xTaskIncrementTick>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004176:	4b16      	ldr	r3, [pc, #88]	; (80041d0 <xTaskResumeAll+0x12c>)
 8004178:	2201      	movs	r2, #1
 800417a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3b01      	subs	r3, #1
 8004180:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1f1      	bne.n	800416c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004188:	4b12      	ldr	r3, [pc, #72]	; (80041d4 <xTaskResumeAll+0x130>)
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800418e:	4b10      	ldr	r3, [pc, #64]	; (80041d0 <xTaskResumeAll+0x12c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d009      	beq.n	80041aa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004196:	2301      	movs	r3, #1
 8004198:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800419a:	4b0f      	ldr	r3, [pc, #60]	; (80041d8 <xTaskResumeAll+0x134>)
 800419c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	f3bf 8f4f 	dsb	sy
 80041a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041aa:	f001 f84b 	bl	8005244 <vPortExitCritical>

	return xAlreadyYielded;
 80041ae:	68bb      	ldr	r3, [r7, #8]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	20000bec 	.word	0x20000bec
 80041bc:	20000bc4 	.word	0x20000bc4
 80041c0:	20000b84 	.word	0x20000b84
 80041c4:	20000bcc 	.word	0x20000bcc
 80041c8:	200006f4 	.word	0x200006f4
 80041cc:	200006f0 	.word	0x200006f0
 80041d0:	20000bd8 	.word	0x20000bd8
 80041d4:	20000bd4 	.word	0x20000bd4
 80041d8:	e000ed04 	.word	0xe000ed04

080041dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80041e2:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <xTaskGetTickCount+0x18>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80041e8:	687b      	ldr	r3, [r7, #4]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr
 80041f4:	20000bc8 	.word	0x20000bc8

080041f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80041fe:	2300      	movs	r3, #0
 8004200:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004202:	4b51      	ldr	r3, [pc, #324]	; (8004348 <xTaskIncrementTick+0x150>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	f040 808d 	bne.w	8004326 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800420c:	4b4f      	ldr	r3, [pc, #316]	; (800434c <xTaskIncrementTick+0x154>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	3301      	adds	r3, #1
 8004212:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004214:	4a4d      	ldr	r2, [pc, #308]	; (800434c <xTaskIncrementTick+0x154>)
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d11f      	bne.n	8004260 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004220:	4b4b      	ldr	r3, [pc, #300]	; (8004350 <xTaskIncrementTick+0x158>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d009      	beq.n	800423e <xTaskIncrementTick+0x46>
 800422a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800422e:	f383 8811 	msr	BASEPRI, r3
 8004232:	f3bf 8f6f 	isb	sy
 8004236:	f3bf 8f4f 	dsb	sy
 800423a:	603b      	str	r3, [r7, #0]
 800423c:	e7fe      	b.n	800423c <xTaskIncrementTick+0x44>
 800423e:	4b44      	ldr	r3, [pc, #272]	; (8004350 <xTaskIncrementTick+0x158>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	60fb      	str	r3, [r7, #12]
 8004244:	4b43      	ldr	r3, [pc, #268]	; (8004354 <xTaskIncrementTick+0x15c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a41      	ldr	r2, [pc, #260]	; (8004350 <xTaskIncrementTick+0x158>)
 800424a:	6013      	str	r3, [r2, #0]
 800424c:	4a41      	ldr	r2, [pc, #260]	; (8004354 <xTaskIncrementTick+0x15c>)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6013      	str	r3, [r2, #0]
 8004252:	4b41      	ldr	r3, [pc, #260]	; (8004358 <xTaskIncrementTick+0x160>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3301      	adds	r3, #1
 8004258:	4a3f      	ldr	r2, [pc, #252]	; (8004358 <xTaskIncrementTick+0x160>)
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	f000 faca 	bl	80047f4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004260:	4b3e      	ldr	r3, [pc, #248]	; (800435c <xTaskIncrementTick+0x164>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	429a      	cmp	r2, r3
 8004268:	d34e      	bcc.n	8004308 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800426a:	4b39      	ldr	r3, [pc, #228]	; (8004350 <xTaskIncrementTick+0x158>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <xTaskIncrementTick+0x80>
 8004274:	2301      	movs	r3, #1
 8004276:	e000      	b.n	800427a <xTaskIncrementTick+0x82>
 8004278:	2300      	movs	r3, #0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d004      	beq.n	8004288 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800427e:	4b37      	ldr	r3, [pc, #220]	; (800435c <xTaskIncrementTick+0x164>)
 8004280:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004284:	601a      	str	r2, [r3, #0]
					break;
 8004286:	e03f      	b.n	8004308 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004288:	4b31      	ldr	r3, [pc, #196]	; (8004350 <xTaskIncrementTick+0x158>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004298:	693a      	ldr	r2, [r7, #16]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	429a      	cmp	r2, r3
 800429e:	d203      	bcs.n	80042a8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042a0:	4a2e      	ldr	r2, [pc, #184]	; (800435c <xTaskIncrementTick+0x164>)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6013      	str	r3, [r2, #0]
						break;
 80042a6:	e02f      	b.n	8004308 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	3304      	adds	r3, #4
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fe ffc1 	bl	8003234 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d004      	beq.n	80042c4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	3318      	adds	r3, #24
 80042be:	4618      	mov	r0, r3
 80042c0:	f7fe ffb8 	bl	8003234 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042c8:	4b25      	ldr	r3, [pc, #148]	; (8004360 <xTaskIncrementTick+0x168>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d903      	bls.n	80042d8 <xTaskIncrementTick+0xe0>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d4:	4a22      	ldr	r2, [pc, #136]	; (8004360 <xTaskIncrementTick+0x168>)
 80042d6:	6013      	str	r3, [r2, #0]
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042dc:	4613      	mov	r3, r2
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	4413      	add	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4a1f      	ldr	r2, [pc, #124]	; (8004364 <xTaskIncrementTick+0x16c>)
 80042e6:	441a      	add	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	3304      	adds	r3, #4
 80042ec:	4619      	mov	r1, r3
 80042ee:	4610      	mov	r0, r2
 80042f0:	f7fe ff45 	bl	800317e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f8:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <xTaskIncrementTick+0x170>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fe:	429a      	cmp	r2, r3
 8004300:	d3b3      	bcc.n	800426a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004302:	2301      	movs	r3, #1
 8004304:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004306:	e7b0      	b.n	800426a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004308:	4b17      	ldr	r3, [pc, #92]	; (8004368 <xTaskIncrementTick+0x170>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430e:	4915      	ldr	r1, [pc, #84]	; (8004364 <xTaskIncrementTick+0x16c>)
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d907      	bls.n	8004330 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004320:	2301      	movs	r3, #1
 8004322:	617b      	str	r3, [r7, #20]
 8004324:	e004      	b.n	8004330 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004326:	4b11      	ldr	r3, [pc, #68]	; (800436c <xTaskIncrementTick+0x174>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	3301      	adds	r3, #1
 800432c:	4a0f      	ldr	r2, [pc, #60]	; (800436c <xTaskIncrementTick+0x174>)
 800432e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004330:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <xTaskIncrementTick+0x178>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8004338:	2301      	movs	r3, #1
 800433a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800433c:	697b      	ldr	r3, [r7, #20]
}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000bec 	.word	0x20000bec
 800434c:	20000bc8 	.word	0x20000bc8
 8004350:	20000b7c 	.word	0x20000b7c
 8004354:	20000b80 	.word	0x20000b80
 8004358:	20000bdc 	.word	0x20000bdc
 800435c:	20000be4 	.word	0x20000be4
 8004360:	20000bcc 	.word	0x20000bcc
 8004364:	200006f4 	.word	0x200006f4
 8004368:	200006f0 	.word	0x200006f0
 800436c:	20000bd4 	.word	0x20000bd4
 8004370:	20000bd8 	.word	0x20000bd8

08004374 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800437a:	4b27      	ldr	r3, [pc, #156]	; (8004418 <vTaskSwitchContext+0xa4>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004382:	4b26      	ldr	r3, [pc, #152]	; (800441c <vTaskSwitchContext+0xa8>)
 8004384:	2201      	movs	r2, #1
 8004386:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004388:	e040      	b.n	800440c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800438a:	4b24      	ldr	r3, [pc, #144]	; (800441c <vTaskSwitchContext+0xa8>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004390:	4b23      	ldr	r3, [pc, #140]	; (8004420 <vTaskSwitchContext+0xac>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	e00f      	b.n	80043b8 <vTaskSwitchContext+0x44>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d109      	bne.n	80043b2 <vTaskSwitchContext+0x3e>
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	607b      	str	r3, [r7, #4]
 80043b0:	e7fe      	b.n	80043b0 <vTaskSwitchContext+0x3c>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	3b01      	subs	r3, #1
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	491a      	ldr	r1, [pc, #104]	; (8004424 <vTaskSwitchContext+0xb0>)
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	4613      	mov	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d0e5      	beq.n	8004398 <vTaskSwitchContext+0x24>
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	4613      	mov	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4a13      	ldr	r2, [pc, #76]	; (8004424 <vTaskSwitchContext+0xb0>)
 80043d8:	4413      	add	r3, r2
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	3308      	adds	r3, #8
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d104      	bne.n	80043fc <vTaskSwitchContext+0x88>
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	685a      	ldr	r2, [r3, #4]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	605a      	str	r2, [r3, #4]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	4a09      	ldr	r2, [pc, #36]	; (8004428 <vTaskSwitchContext+0xb4>)
 8004404:	6013      	str	r3, [r2, #0]
 8004406:	4a06      	ldr	r2, [pc, #24]	; (8004420 <vTaskSwitchContext+0xac>)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6013      	str	r3, [r2, #0]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	20000bec 	.word	0x20000bec
 800441c:	20000bd8 	.word	0x20000bd8
 8004420:	20000bcc 	.word	0x20000bcc
 8004424:	200006f4 	.word	0x200006f4
 8004428:	200006f0 	.word	0x200006f0

0800442c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d109      	bne.n	8004450 <vTaskPlaceOnEventList+0x24>
 800443c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004440:	f383 8811 	msr	BASEPRI, r3
 8004444:	f3bf 8f6f 	isb	sy
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	60fb      	str	r3, [r7, #12]
 800444e:	e7fe      	b.n	800444e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <vTaskPlaceOnEventList+0x44>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3318      	adds	r3, #24
 8004456:	4619      	mov	r1, r3
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7fe feb3 	bl	80031c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800445e:	2101      	movs	r1, #1
 8004460:	6838      	ldr	r0, [r7, #0]
 8004462:	f000 fa75 	bl	8004950 <prvAddCurrentTaskToDelayedList>
}
 8004466:	bf00      	nop
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	200006f0 	.word	0x200006f0

08004474 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004474:	b580      	push	{r7, lr}
 8004476:	b086      	sub	sp, #24
 8004478:	af00      	add	r7, sp, #0
 800447a:	60f8      	str	r0, [r7, #12]
 800447c:	60b9      	str	r1, [r7, #8]
 800447e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d109      	bne.n	800449a <vTaskPlaceOnEventListRestricted+0x26>
 8004486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800448a:	f383 8811 	msr	BASEPRI, r3
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f3bf 8f4f 	dsb	sy
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	e7fe      	b.n	8004498 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800449a:	4b0a      	ldr	r3, [pc, #40]	; (80044c4 <vTaskPlaceOnEventListRestricted+0x50>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3318      	adds	r3, #24
 80044a0:	4619      	mov	r1, r3
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f7fe fe6b 	bl	800317e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80044ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80044b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	68b8      	ldr	r0, [r7, #8]
 80044b8:	f000 fa4a 	bl	8004950 <prvAddCurrentTaskToDelayedList>
	}
 80044bc:	bf00      	nop
 80044be:	3718      	adds	r7, #24
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	200006f0 	.word	0x200006f0

080044c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b086      	sub	sp, #24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d109      	bne.n	80044f2 <xTaskRemoveFromEventList+0x2a>
 80044de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e2:	f383 8811 	msr	BASEPRI, r3
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	f3bf 8f4f 	dsb	sy
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	e7fe      	b.n	80044f0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	3318      	adds	r3, #24
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fe fe9c 	bl	8003234 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044fc:	4b1d      	ldr	r3, [pc, #116]	; (8004574 <xTaskRemoveFromEventList+0xac>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d11d      	bne.n	8004540 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	3304      	adds	r3, #4
 8004508:	4618      	mov	r0, r3
 800450a:	f7fe fe93 	bl	8003234 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004512:	4b19      	ldr	r3, [pc, #100]	; (8004578 <xTaskRemoveFromEventList+0xb0>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d903      	bls.n	8004522 <xTaskRemoveFromEventList+0x5a>
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451e:	4a16      	ldr	r2, [pc, #88]	; (8004578 <xTaskRemoveFromEventList+0xb0>)
 8004520:	6013      	str	r3, [r2, #0]
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004526:	4613      	mov	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4a13      	ldr	r2, [pc, #76]	; (800457c <xTaskRemoveFromEventList+0xb4>)
 8004530:	441a      	add	r2, r3
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	3304      	adds	r3, #4
 8004536:	4619      	mov	r1, r3
 8004538:	4610      	mov	r0, r2
 800453a:	f7fe fe20 	bl	800317e <vListInsertEnd>
 800453e:	e005      	b.n	800454c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	3318      	adds	r3, #24
 8004544:	4619      	mov	r1, r3
 8004546:	480e      	ldr	r0, [pc, #56]	; (8004580 <xTaskRemoveFromEventList+0xb8>)
 8004548:	f7fe fe19 	bl	800317e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004550:	4b0c      	ldr	r3, [pc, #48]	; (8004584 <xTaskRemoveFromEventList+0xbc>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004556:	429a      	cmp	r2, r3
 8004558:	d905      	bls.n	8004566 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800455a:	2301      	movs	r3, #1
 800455c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800455e:	4b0a      	ldr	r3, [pc, #40]	; (8004588 <xTaskRemoveFromEventList+0xc0>)
 8004560:	2201      	movs	r2, #1
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	e001      	b.n	800456a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800456a:	697b      	ldr	r3, [r7, #20]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	20000bec 	.word	0x20000bec
 8004578:	20000bcc 	.word	0x20000bcc
 800457c:	200006f4 	.word	0x200006f4
 8004580:	20000b84 	.word	0x20000b84
 8004584:	200006f0 	.word	0x200006f0
 8004588:	20000bd8 	.word	0x20000bd8

0800458c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004594:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <vTaskInternalSetTimeOutState+0x24>)
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800459c:	4b05      	ldr	r3, [pc, #20]	; (80045b4 <vTaskInternalSetTimeOutState+0x28>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	605a      	str	r2, [r3, #4]
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bc80      	pop	{r7}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	20000bdc 	.word	0x20000bdc
 80045b4:	20000bc8 	.word	0x20000bc8

080045b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b088      	sub	sp, #32
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d109      	bne.n	80045dc <xTaskCheckForTimeOut+0x24>
 80045c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	e7fe      	b.n	80045da <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d109      	bne.n	80045f6 <xTaskCheckForTimeOut+0x3e>
 80045e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e6:	f383 8811 	msr	BASEPRI, r3
 80045ea:	f3bf 8f6f 	isb	sy
 80045ee:	f3bf 8f4f 	dsb	sy
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	e7fe      	b.n	80045f4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80045f6:	f000 fdf7 	bl	80051e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80045fa:	4b1d      	ldr	r3, [pc, #116]	; (8004670 <xTaskCheckForTimeOut+0xb8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	69ba      	ldr	r2, [r7, #24]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004612:	d102      	bne.n	800461a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004614:	2300      	movs	r3, #0
 8004616:	61fb      	str	r3, [r7, #28]
 8004618:	e023      	b.n	8004662 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	4b15      	ldr	r3, [pc, #84]	; (8004674 <xTaskCheckForTimeOut+0xbc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d007      	beq.n	8004636 <xTaskCheckForTimeOut+0x7e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	429a      	cmp	r2, r3
 800462e:	d302      	bcc.n	8004636 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004630:	2301      	movs	r3, #1
 8004632:	61fb      	str	r3, [r7, #28]
 8004634:	e015      	b.n	8004662 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	429a      	cmp	r2, r3
 800463e:	d20b      	bcs.n	8004658 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	1ad2      	subs	r2, r2, r3
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7ff ff9d 	bl	800458c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004652:	2300      	movs	r3, #0
 8004654:	61fb      	str	r3, [r7, #28]
 8004656:	e004      	b.n	8004662 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2200      	movs	r2, #0
 800465c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800465e:	2301      	movs	r3, #1
 8004660:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004662:	f000 fdef 	bl	8005244 <vPortExitCritical>

	return xReturn;
 8004666:	69fb      	ldr	r3, [r7, #28]
}
 8004668:	4618      	mov	r0, r3
 800466a:	3720      	adds	r7, #32
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	20000bc8 	.word	0x20000bc8
 8004674:	20000bdc 	.word	0x20000bdc

08004678 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800467c:	4b03      	ldr	r3, [pc, #12]	; (800468c <vTaskMissedYield+0x14>)
 800467e:	2201      	movs	r2, #1
 8004680:	601a      	str	r2, [r3, #0]
}
 8004682:	bf00      	nop
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	20000bd8 	.word	0x20000bd8

08004690 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004698:	f000 f852 	bl	8004740 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800469c:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <prvIdleTask+0x28>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d9f9      	bls.n	8004698 <prvIdleTask+0x8>
			{
				taskYIELD();
 80046a4:	4b05      	ldr	r3, [pc, #20]	; (80046bc <prvIdleTask+0x2c>)
 80046a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	f3bf 8f4f 	dsb	sy
 80046b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80046b4:	e7f0      	b.n	8004698 <prvIdleTask+0x8>
 80046b6:	bf00      	nop
 80046b8:	200006f4 	.word	0x200006f4
 80046bc:	e000ed04 	.word	0xe000ed04

080046c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046c6:	2300      	movs	r3, #0
 80046c8:	607b      	str	r3, [r7, #4]
 80046ca:	e00c      	b.n	80046e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	4a12      	ldr	r2, [pc, #72]	; (8004720 <prvInitialiseTaskLists+0x60>)
 80046d8:	4413      	add	r3, r2
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fd24 	bl	8003128 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3301      	adds	r3, #1
 80046e4:	607b      	str	r3, [r7, #4]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b37      	cmp	r3, #55	; 0x37
 80046ea:	d9ef      	bls.n	80046cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046ec:	480d      	ldr	r0, [pc, #52]	; (8004724 <prvInitialiseTaskLists+0x64>)
 80046ee:	f7fe fd1b 	bl	8003128 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046f2:	480d      	ldr	r0, [pc, #52]	; (8004728 <prvInitialiseTaskLists+0x68>)
 80046f4:	f7fe fd18 	bl	8003128 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046f8:	480c      	ldr	r0, [pc, #48]	; (800472c <prvInitialiseTaskLists+0x6c>)
 80046fa:	f7fe fd15 	bl	8003128 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046fe:	480c      	ldr	r0, [pc, #48]	; (8004730 <prvInitialiseTaskLists+0x70>)
 8004700:	f7fe fd12 	bl	8003128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004704:	480b      	ldr	r0, [pc, #44]	; (8004734 <prvInitialiseTaskLists+0x74>)
 8004706:	f7fe fd0f 	bl	8003128 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800470a:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <prvInitialiseTaskLists+0x78>)
 800470c:	4a05      	ldr	r2, [pc, #20]	; (8004724 <prvInitialiseTaskLists+0x64>)
 800470e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004710:	4b0a      	ldr	r3, [pc, #40]	; (800473c <prvInitialiseTaskLists+0x7c>)
 8004712:	4a05      	ldr	r2, [pc, #20]	; (8004728 <prvInitialiseTaskLists+0x68>)
 8004714:	601a      	str	r2, [r3, #0]
}
 8004716:	bf00      	nop
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	200006f4 	.word	0x200006f4
 8004724:	20000b54 	.word	0x20000b54
 8004728:	20000b68 	.word	0x20000b68
 800472c:	20000b84 	.word	0x20000b84
 8004730:	20000b98 	.word	0x20000b98
 8004734:	20000bb0 	.word	0x20000bb0
 8004738:	20000b7c 	.word	0x20000b7c
 800473c:	20000b80 	.word	0x20000b80

08004740 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004746:	e019      	b.n	800477c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004748:	f000 fd4e 	bl	80051e8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800474c:	4b0f      	ldr	r3, [pc, #60]	; (800478c <prvCheckTasksWaitingTermination+0x4c>)
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	3304      	adds	r3, #4
 8004758:	4618      	mov	r0, r3
 800475a:	f7fe fd6b 	bl	8003234 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800475e:	4b0c      	ldr	r3, [pc, #48]	; (8004790 <prvCheckTasksWaitingTermination+0x50>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	3b01      	subs	r3, #1
 8004764:	4a0a      	ldr	r2, [pc, #40]	; (8004790 <prvCheckTasksWaitingTermination+0x50>)
 8004766:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004768:	4b0a      	ldr	r3, [pc, #40]	; (8004794 <prvCheckTasksWaitingTermination+0x54>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	3b01      	subs	r3, #1
 800476e:	4a09      	ldr	r2, [pc, #36]	; (8004794 <prvCheckTasksWaitingTermination+0x54>)
 8004770:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004772:	f000 fd67 	bl	8005244 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 f80e 	bl	8004798 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800477c:	4b05      	ldr	r3, [pc, #20]	; (8004794 <prvCheckTasksWaitingTermination+0x54>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1e1      	bne.n	8004748 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}
 800478c:	20000b98 	.word	0x20000b98
 8004790:	20000bc4 	.word	0x20000bc4
 8004794:	20000bac 	.word	0x20000bac

08004798 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d108      	bne.n	80047bc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fed2 	bl	8005558 <vPortFree>
				vPortFree( pxTCB );
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f000 fecf 	bl	8005558 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80047ba:	e017      	b.n	80047ec <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d103      	bne.n	80047ce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fec6 	bl	8005558 <vPortFree>
	}
 80047cc:	e00e      	b.n	80047ec <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d009      	beq.n	80047ec <prvDeleteTCB+0x54>
 80047d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	e7fe      	b.n	80047ea <prvDeleteTCB+0x52>
	}
 80047ec:	bf00      	nop
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047fa:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <prvResetNextTaskUnblockTime+0x40>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <prvResetNextTaskUnblockTime+0x14>
 8004804:	2301      	movs	r3, #1
 8004806:	e000      	b.n	800480a <prvResetNextTaskUnblockTime+0x16>
 8004808:	2300      	movs	r3, #0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d004      	beq.n	8004818 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800480e:	4b0a      	ldr	r3, [pc, #40]	; (8004838 <prvResetNextTaskUnblockTime+0x44>)
 8004810:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004814:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004816:	e008      	b.n	800482a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <prvResetNextTaskUnblockTime+0x40>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	4a04      	ldr	r2, [pc, #16]	; (8004838 <prvResetNextTaskUnblockTime+0x44>)
 8004828:	6013      	str	r3, [r2, #0]
}
 800482a:	bf00      	nop
 800482c:	370c      	adds	r7, #12
 800482e:	46bd      	mov	sp, r7
 8004830:	bc80      	pop	{r7}
 8004832:	4770      	bx	lr
 8004834:	20000b7c 	.word	0x20000b7c
 8004838:	20000be4 	.word	0x20000be4

0800483c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004842:	4b0b      	ldr	r3, [pc, #44]	; (8004870 <xTaskGetSchedulerState+0x34>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d102      	bne.n	8004850 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800484a:	2301      	movs	r3, #1
 800484c:	607b      	str	r3, [r7, #4]
 800484e:	e008      	b.n	8004862 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004850:	4b08      	ldr	r3, [pc, #32]	; (8004874 <xTaskGetSchedulerState+0x38>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d102      	bne.n	800485e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004858:	2302      	movs	r3, #2
 800485a:	607b      	str	r3, [r7, #4]
 800485c:	e001      	b.n	8004862 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800485e:	2300      	movs	r3, #0
 8004860:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004862:	687b      	ldr	r3, [r7, #4]
	}
 8004864:	4618      	mov	r0, r3
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	bc80      	pop	{r7}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	20000bd0 	.word	0x20000bd0
 8004874:	20000bec 	.word	0x20000bec

08004878 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004878:	b580      	push	{r7, lr}
 800487a:	b086      	sub	sp, #24
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004884:	2300      	movs	r3, #0
 8004886:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d054      	beq.n	8004938 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800488e:	4b2d      	ldr	r3, [pc, #180]	; (8004944 <xTaskPriorityDisinherit+0xcc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	429a      	cmp	r2, r3
 8004896:	d009      	beq.n	80048ac <xTaskPriorityDisinherit+0x34>
 8004898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489c:	f383 8811 	msr	BASEPRI, r3
 80048a0:	f3bf 8f6f 	isb	sy
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	e7fe      	b.n	80048aa <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d109      	bne.n	80048c8 <xTaskPriorityDisinherit+0x50>
 80048b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b8:	f383 8811 	msr	BASEPRI, r3
 80048bc:	f3bf 8f6f 	isb	sy
 80048c0:	f3bf 8f4f 	dsb	sy
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	e7fe      	b.n	80048c6 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048cc:	1e5a      	subs	r2, r3, #1
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048da:	429a      	cmp	r2, r3
 80048dc:	d02c      	beq.n	8004938 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d128      	bne.n	8004938 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	3304      	adds	r3, #4
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe fca2 	bl	8003234 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004908:	4b0f      	ldr	r3, [pc, #60]	; (8004948 <xTaskPriorityDisinherit+0xd0>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	429a      	cmp	r2, r3
 800490e:	d903      	bls.n	8004918 <xTaskPriorityDisinherit+0xa0>
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004914:	4a0c      	ldr	r2, [pc, #48]	; (8004948 <xTaskPriorityDisinherit+0xd0>)
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4a09      	ldr	r2, [pc, #36]	; (800494c <xTaskPriorityDisinherit+0xd4>)
 8004926:	441a      	add	r2, r3
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	3304      	adds	r3, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4610      	mov	r0, r2
 8004930:	f7fe fc25 	bl	800317e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004934:	2301      	movs	r3, #1
 8004936:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004938:	697b      	ldr	r3, [r7, #20]
	}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	200006f0 	.word	0x200006f0
 8004948:	20000bcc 	.word	0x20000bcc
 800494c:	200006f4 	.word	0x200006f4

08004950 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800495a:	4b21      	ldr	r3, [pc, #132]	; (80049e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004960:	4b20      	ldr	r3, [pc, #128]	; (80049e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	3304      	adds	r3, #4
 8004966:	4618      	mov	r0, r3
 8004968:	f7fe fc64 	bl	8003234 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004972:	d10a      	bne.n	800498a <prvAddCurrentTaskToDelayedList+0x3a>
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d007      	beq.n	800498a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800497a:	4b1a      	ldr	r3, [pc, #104]	; (80049e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3304      	adds	r3, #4
 8004980:	4619      	mov	r1, r3
 8004982:	4819      	ldr	r0, [pc, #100]	; (80049e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004984:	f7fe fbfb 	bl	800317e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004988:	e026      	b.n	80049d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4413      	add	r3, r2
 8004990:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004992:	4b14      	ldr	r3, [pc, #80]	; (80049e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800499a:	68ba      	ldr	r2, [r7, #8]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d209      	bcs.n	80049b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049a2:	4b12      	ldr	r3, [pc, #72]	; (80049ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	3304      	adds	r3, #4
 80049ac:	4619      	mov	r1, r3
 80049ae:	4610      	mov	r0, r2
 80049b0:	f7fe fc08 	bl	80031c4 <vListInsert>
}
 80049b4:	e010      	b.n	80049d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049b6:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	4b0a      	ldr	r3, [pc, #40]	; (80049e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	3304      	adds	r3, #4
 80049c0:	4619      	mov	r1, r3
 80049c2:	4610      	mov	r0, r2
 80049c4:	f7fe fbfe 	bl	80031c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80049c8:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d202      	bcs.n	80049d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80049d2:	4a08      	ldr	r2, [pc, #32]	; (80049f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	6013      	str	r3, [r2, #0]
}
 80049d8:	bf00      	nop
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	20000bc8 	.word	0x20000bc8
 80049e4:	200006f0 	.word	0x200006f0
 80049e8:	20000bb0 	.word	0x20000bb0
 80049ec:	20000b80 	.word	0x20000b80
 80049f0:	20000b7c 	.word	0x20000b7c
 80049f4:	20000be4 	.word	0x20000be4

080049f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	; 0x28
 80049fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004a02:	f000 fac3 	bl	8004f8c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004a06:	4b1c      	ldr	r3, [pc, #112]	; (8004a78 <xTimerCreateTimerTask+0x80>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d021      	beq.n	8004a52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004a16:	1d3a      	adds	r2, r7, #4
 8004a18:	f107 0108 	add.w	r1, r7, #8
 8004a1c:	f107 030c 	add.w	r3, r7, #12
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fe fb67 	bl	80030f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004a26:	6879      	ldr	r1, [r7, #4]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	9202      	str	r2, [sp, #8]
 8004a2e:	9301      	str	r3, [sp, #4]
 8004a30:	2302      	movs	r3, #2
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	2300      	movs	r3, #0
 8004a36:	460a      	mov	r2, r1
 8004a38:	4910      	ldr	r1, [pc, #64]	; (8004a7c <xTimerCreateTimerTask+0x84>)
 8004a3a:	4811      	ldr	r0, [pc, #68]	; (8004a80 <xTimerCreateTimerTask+0x88>)
 8004a3c:	f7ff f8f8 	bl	8003c30 <xTaskCreateStatic>
 8004a40:	4602      	mov	r2, r0
 8004a42:	4b10      	ldr	r3, [pc, #64]	; (8004a84 <xTimerCreateTimerTask+0x8c>)
 8004a44:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004a46:	4b0f      	ldr	r3, [pc, #60]	; (8004a84 <xTimerCreateTimerTask+0x8c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d001      	beq.n	8004a52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d109      	bne.n	8004a6c <xTimerCreateTimerTask+0x74>
 8004a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5c:	f383 8811 	msr	BASEPRI, r3
 8004a60:	f3bf 8f6f 	isb	sy
 8004a64:	f3bf 8f4f 	dsb	sy
 8004a68:	613b      	str	r3, [r7, #16]
 8004a6a:	e7fe      	b.n	8004a6a <xTimerCreateTimerTask+0x72>
	return xReturn;
 8004a6c:	697b      	ldr	r3, [r7, #20]
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3718      	adds	r7, #24
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	20000c20 	.word	0x20000c20
 8004a7c:	0800583c 	.word	0x0800583c
 8004a80:	08004ba1 	.word	0x08004ba1
 8004a84:	20000c24 	.word	0x20000c24

08004a88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08a      	sub	sp, #40	; 0x28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d109      	bne.n	8004ab4 <xTimerGenericCommand+0x2c>
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	623b      	str	r3, [r7, #32]
 8004ab2:	e7fe      	b.n	8004ab2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004ab4:	4b19      	ldr	r3, [pc, #100]	; (8004b1c <xTimerGenericCommand+0x94>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d02a      	beq.n	8004b12 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b05      	cmp	r3, #5
 8004acc:	dc18      	bgt.n	8004b00 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004ace:	f7ff feb5 	bl	800483c <xTaskGetSchedulerState>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b02      	cmp	r3, #2
 8004ad6:	d109      	bne.n	8004aec <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004ad8:	4b10      	ldr	r3, [pc, #64]	; (8004b1c <xTimerGenericCommand+0x94>)
 8004ada:	6818      	ldr	r0, [r3, #0]
 8004adc:	f107 0110 	add.w	r1, r7, #16
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ae4:	f7fe fcce 	bl	8003484 <xQueueGenericSend>
 8004ae8:	6278      	str	r0, [r7, #36]	; 0x24
 8004aea:	e012      	b.n	8004b12 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004aec:	4b0b      	ldr	r3, [pc, #44]	; (8004b1c <xTimerGenericCommand+0x94>)
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	f107 0110 	add.w	r1, r7, #16
 8004af4:	2300      	movs	r3, #0
 8004af6:	2200      	movs	r2, #0
 8004af8:	f7fe fcc4 	bl	8003484 <xQueueGenericSend>
 8004afc:	6278      	str	r0, [r7, #36]	; 0x24
 8004afe:	e008      	b.n	8004b12 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004b00:	4b06      	ldr	r3, [pc, #24]	; (8004b1c <xTimerGenericCommand+0x94>)
 8004b02:	6818      	ldr	r0, [r3, #0]
 8004b04:	f107 0110 	add.w	r1, r7, #16
 8004b08:	2300      	movs	r3, #0
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	f7fe fdb4 	bl	8003678 <xQueueGenericSendFromISR>
 8004b10:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3728      	adds	r7, #40	; 0x28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	20000c20 	.word	0x20000c20

08004b20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af02      	add	r7, sp, #8
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b2a:	4b1c      	ldr	r3, [pc, #112]	; (8004b9c <prvProcessExpiredTimer+0x7c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	3304      	adds	r3, #4
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7fe fb7b 	bl	8003234 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	69db      	ldr	r3, [r3, #28]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d121      	bne.n	8004b8a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	699a      	ldr	r2, [r3, #24]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	18d1      	adds	r1, r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	6978      	ldr	r0, [r7, #20]
 8004b54:	f000 f8c8 	bl	8004ce8 <prvInsertTimerInActiveList>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d015      	beq.n	8004b8a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004b5e:	2300      	movs	r3, #0
 8004b60:	9300      	str	r3, [sp, #0]
 8004b62:	2300      	movs	r3, #0
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	2100      	movs	r1, #0
 8004b68:	6978      	ldr	r0, [r7, #20]
 8004b6a:	f7ff ff8d 	bl	8004a88 <xTimerGenericCommand>
 8004b6e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <prvProcessExpiredTimer+0x6a>
 8004b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7a:	f383 8811 	msr	BASEPRI, r3
 8004b7e:	f3bf 8f6f 	isb	sy
 8004b82:	f3bf 8f4f 	dsb	sy
 8004b86:	60fb      	str	r3, [r7, #12]
 8004b88:	e7fe      	b.n	8004b88 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	6978      	ldr	r0, [r7, #20]
 8004b90:	4798      	blx	r3
}
 8004b92:	bf00      	nop
 8004b94:	3718      	adds	r7, #24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000c18 	.word	0x20000c18

08004ba0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004ba8:	f107 0308 	add.w	r3, r7, #8
 8004bac:	4618      	mov	r0, r3
 8004bae:	f000 f857 	bl	8004c60 <prvGetNextExpireTime>
 8004bb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 f803 	bl	8004bc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004bbe:	f000 f8d5 	bl	8004d6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004bc2:	e7f1      	b.n	8004ba8 <prvTimerTask+0x8>

08004bc4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004bce:	f7ff fa5b 	bl	8004088 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004bd2:	f107 0308 	add.w	r3, r7, #8
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f866 	bl	8004ca8 <prvSampleTimeNow>
 8004bdc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d130      	bne.n	8004c46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10a      	bne.n	8004c00 <prvProcessTimerOrBlockTask+0x3c>
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d806      	bhi.n	8004c00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004bf2:	f7ff fa57 	bl	80040a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004bf6:	68f9      	ldr	r1, [r7, #12]
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff ff91 	bl	8004b20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004bfe:	e024      	b.n	8004c4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d008      	beq.n	8004c18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004c06:	4b13      	ldr	r3, [pc, #76]	; (8004c54 <prvProcessTimerOrBlockTask+0x90>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	bf0c      	ite	eq
 8004c10:	2301      	moveq	r3, #1
 8004c12:	2300      	movne	r3, #0
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004c18:	4b0f      	ldr	r3, [pc, #60]	; (8004c58 <prvProcessTimerOrBlockTask+0x94>)
 8004c1a:	6818      	ldr	r0, [r3, #0]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	4619      	mov	r1, r3
 8004c26:	f7fe ffcf 	bl	8003bc8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004c2a:	f7ff fa3b 	bl	80040a4 <xTaskResumeAll>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10a      	bne.n	8004c4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004c34:	4b09      	ldr	r3, [pc, #36]	; (8004c5c <prvProcessTimerOrBlockTask+0x98>)
 8004c36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	f3bf 8f6f 	isb	sy
}
 8004c44:	e001      	b.n	8004c4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004c46:	f7ff fa2d 	bl	80040a4 <xTaskResumeAll>
}
 8004c4a:	bf00      	nop
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000c1c 	.word	0x20000c1c
 8004c58:	20000c20 	.word	0x20000c20
 8004c5c:	e000ed04 	.word	0xe000ed04

08004c60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004c68:	4b0e      	ldr	r3, [pc, #56]	; (8004ca4 <prvGetNextExpireTime+0x44>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	bf0c      	ite	eq
 8004c72:	2301      	moveq	r3, #1
 8004c74:	2300      	movne	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	461a      	mov	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d105      	bne.n	8004c92 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c86:	4b07      	ldr	r3, [pc, #28]	; (8004ca4 <prvGetNextExpireTime+0x44>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60fb      	str	r3, [r7, #12]
 8004c90:	e001      	b.n	8004c96 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004c92:	2300      	movs	r3, #0
 8004c94:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004c96:	68fb      	ldr	r3, [r7, #12]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	20000c18 	.word	0x20000c18

08004ca8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004cb0:	f7ff fa94 	bl	80041dc <xTaskGetTickCount>
 8004cb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <prvSampleTimeNow+0x3c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68fa      	ldr	r2, [r7, #12]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d205      	bcs.n	8004ccc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004cc0:	f000 f904 	bl	8004ecc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	e002      	b.n	8004cd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004cd2:	4a04      	ldr	r2, [pc, #16]	; (8004ce4 <prvSampleTimeNow+0x3c>)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	20000c28 	.word	0x20000c28

08004ce8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
 8004cf4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	68ba      	ldr	r2, [r7, #8]
 8004cfe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d812      	bhi.n	8004d34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	1ad2      	subs	r2, r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d302      	bcc.n	8004d22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	617b      	str	r3, [r7, #20]
 8004d20:	e01b      	b.n	8004d5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004d22:	4b10      	ldr	r3, [pc, #64]	; (8004d64 <prvInsertTimerInActiveList+0x7c>)
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f7fe fa49 	bl	80031c4 <vListInsert>
 8004d32:	e012      	b.n	8004d5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d206      	bcs.n	8004d4a <prvInsertTimerInActiveList+0x62>
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d302      	bcc.n	8004d4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004d44:	2301      	movs	r3, #1
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	e007      	b.n	8004d5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d4a:	4b07      	ldr	r3, [pc, #28]	; (8004d68 <prvInsertTimerInActiveList+0x80>)
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	3304      	adds	r3, #4
 8004d52:	4619      	mov	r1, r3
 8004d54:	4610      	mov	r0, r2
 8004d56:	f7fe fa35 	bl	80031c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004d5a:	697b      	ldr	r3, [r7, #20]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3718      	adds	r7, #24
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	20000c1c 	.word	0x20000c1c
 8004d68:	20000c18 	.word	0x20000c18

08004d6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08e      	sub	sp, #56	; 0x38
 8004d70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d72:	e099      	b.n	8004ea8 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	da17      	bge.n	8004daa <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004d7a:	1d3b      	adds	r3, r7, #4
 8004d7c:	3304      	adds	r3, #4
 8004d7e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d109      	bne.n	8004d9a <prvProcessReceivedCommands+0x2e>
 8004d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	61fb      	str	r3, [r7, #28]
 8004d98:	e7fe      	b.n	8004d98 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004da0:	6850      	ldr	r0, [r2, #4]
 8004da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004da4:	6892      	ldr	r2, [r2, #8]
 8004da6:	4611      	mov	r1, r2
 8004da8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	db7a      	blt.n	8004ea6 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d004      	beq.n	8004dc6 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f7fe fa37 	bl	8003234 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004dc6:	463b      	mov	r3, r7
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff ff6d 	bl	8004ca8 <prvSampleTimeNow>
 8004dce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b09      	cmp	r3, #9
 8004dd4:	d868      	bhi.n	8004ea8 <prvProcessReceivedCommands+0x13c>
 8004dd6:	a201      	add	r2, pc, #4	; (adr r2, 8004ddc <prvProcessReceivedCommands+0x70>)
 8004dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ddc:	08004e05 	.word	0x08004e05
 8004de0:	08004e05 	.word	0x08004e05
 8004de4:	08004e05 	.word	0x08004e05
 8004de8:	08004ea9 	.word	0x08004ea9
 8004dec:	08004e5f 	.word	0x08004e5f
 8004df0:	08004e95 	.word	0x08004e95
 8004df4:	08004e05 	.word	0x08004e05
 8004df8:	08004e05 	.word	0x08004e05
 8004dfc:	08004ea9 	.word	0x08004ea9
 8004e00:	08004e5f 	.word	0x08004e5f
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	18d1      	adds	r1, r2, r3
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e12:	f7ff ff69 	bl	8004ce8 <prvInsertTimerInActiveList>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d045      	beq.n	8004ea8 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e22:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e26:	69db      	ldr	r3, [r3, #28]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d13d      	bne.n	8004ea8 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	441a      	add	r2, r3
 8004e34:	2300      	movs	r3, #0
 8004e36:	9300      	str	r3, [sp, #0]
 8004e38:	2300      	movs	r3, #0
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e3e:	f7ff fe23 	bl	8004a88 <xTimerGenericCommand>
 8004e42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d12e      	bne.n	8004ea8 <prvProcessReceivedCommands+0x13c>
 8004e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4e:	f383 8811 	msr	BASEPRI, r3
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	61bb      	str	r3, [r7, #24]
 8004e5c:	e7fe      	b.n	8004e5c <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e62:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d109      	bne.n	8004e80 <prvProcessReceivedCommands+0x114>
 8004e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	e7fe      	b.n	8004e7e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e82:	699a      	ldr	r2, [r3, #24]
 8004e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e86:	18d1      	adds	r1, r2, r3
 8004e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004e8e:	f7ff ff2b 	bl	8004ce8 <prvInsertTimerInActiveList>
					break;
 8004e92:	e009      	b.n	8004ea8 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e96:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d104      	bne.n	8004ea8 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8004e9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ea0:	f000 fb5a 	bl	8005558 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004ea4:	e000      	b.n	8004ea8 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004ea6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ea8:	4b07      	ldr	r3, [pc, #28]	; (8004ec8 <prvProcessReceivedCommands+0x15c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	1d39      	adds	r1, r7, #4
 8004eae:	2200      	movs	r2, #0
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fe fc75 	bl	80037a0 <xQueueReceive>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f47f af5b 	bne.w	8004d74 <prvProcessReceivedCommands+0x8>
	}
}
 8004ebe:	bf00      	nop
 8004ec0:	3730      	adds	r7, #48	; 0x30
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000c20 	.word	0x20000c20

08004ecc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ed2:	e044      	b.n	8004f5e <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ed4:	4b2b      	ldr	r3, [pc, #172]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ede:	4b29      	ldr	r3, [pc, #164]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	3304      	adds	r3, #4
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fe f9a1 	bl	8003234 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	69db      	ldr	r3, [r3, #28]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d12d      	bne.n	8004f5e <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4413      	add	r3, r2
 8004f0a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004f0c:	68ba      	ldr	r2, [r7, #8]
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d90e      	bls.n	8004f32 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f20:	4b18      	ldr	r3, [pc, #96]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	3304      	adds	r3, #4
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	f7fe f94a 	bl	80031c4 <vListInsert>
 8004f30:	e015      	b.n	8004f5e <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004f32:	2300      	movs	r3, #0
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	2300      	movs	r3, #0
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff fda3 	bl	8004a88 <xTimerGenericCommand>
 8004f42:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d109      	bne.n	8004f5e <prvSwitchTimerLists+0x92>
 8004f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	603b      	str	r3, [r7, #0]
 8004f5c:	e7fe      	b.n	8004f5c <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004f5e:	4b09      	ldr	r3, [pc, #36]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1b5      	bne.n	8004ed4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004f68:	4b06      	ldr	r3, [pc, #24]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004f6e:	4b06      	ldr	r3, [pc, #24]	; (8004f88 <prvSwitchTimerLists+0xbc>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a04      	ldr	r2, [pc, #16]	; (8004f84 <prvSwitchTimerLists+0xb8>)
 8004f74:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004f76:	4a04      	ldr	r2, [pc, #16]	; (8004f88 <prvSwitchTimerLists+0xbc>)
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	6013      	str	r3, [r2, #0]
}
 8004f7c:	bf00      	nop
 8004f7e:	3718      	adds	r7, #24
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000c18 	.word	0x20000c18
 8004f88:	20000c1c 	.word	0x20000c1c

08004f8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004f92:	f000 f929 	bl	80051e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004f96:	4b15      	ldr	r3, [pc, #84]	; (8004fec <prvCheckForValidListAndQueue+0x60>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d120      	bne.n	8004fe0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004f9e:	4814      	ldr	r0, [pc, #80]	; (8004ff0 <prvCheckForValidListAndQueue+0x64>)
 8004fa0:	f7fe f8c2 	bl	8003128 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004fa4:	4813      	ldr	r0, [pc, #76]	; (8004ff4 <prvCheckForValidListAndQueue+0x68>)
 8004fa6:	f7fe f8bf 	bl	8003128 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004faa:	4b13      	ldr	r3, [pc, #76]	; (8004ff8 <prvCheckForValidListAndQueue+0x6c>)
 8004fac:	4a10      	ldr	r2, [pc, #64]	; (8004ff0 <prvCheckForValidListAndQueue+0x64>)
 8004fae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004fb0:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <prvCheckForValidListAndQueue+0x70>)
 8004fb2:	4a10      	ldr	r2, [pc, #64]	; (8004ff4 <prvCheckForValidListAndQueue+0x68>)
 8004fb4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	4b11      	ldr	r3, [pc, #68]	; (8005000 <prvCheckForValidListAndQueue+0x74>)
 8004fbc:	4a11      	ldr	r2, [pc, #68]	; (8005004 <prvCheckForValidListAndQueue+0x78>)
 8004fbe:	2110      	movs	r1, #16
 8004fc0:	200a      	movs	r0, #10
 8004fc2:	f7fe f9c9 	bl	8003358 <xQueueGenericCreateStatic>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	4b08      	ldr	r3, [pc, #32]	; (8004fec <prvCheckForValidListAndQueue+0x60>)
 8004fca:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004fcc:	4b07      	ldr	r3, [pc, #28]	; (8004fec <prvCheckForValidListAndQueue+0x60>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d005      	beq.n	8004fe0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <prvCheckForValidListAndQueue+0x60>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	490b      	ldr	r1, [pc, #44]	; (8005008 <prvCheckForValidListAndQueue+0x7c>)
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fe fdcc 	bl	8003b78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004fe0:	f000 f930 	bl	8005244 <vPortExitCritical>
}
 8004fe4:	bf00      	nop
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20000c20 	.word	0x20000c20
 8004ff0:	20000bf0 	.word	0x20000bf0
 8004ff4:	20000c04 	.word	0x20000c04
 8004ff8:	20000c18 	.word	0x20000c18
 8004ffc:	20000c1c 	.word	0x20000c1c
 8005000:	20000ccc 	.word	0x20000ccc
 8005004:	20000c2c 	.word	0x20000c2c
 8005008:	08005844 	.word	0x08005844

0800500c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3b04      	subs	r3, #4
 800501c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005024:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3b04      	subs	r3, #4
 800502a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f023 0201 	bic.w	r2, r3, #1
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	3b04      	subs	r3, #4
 800503a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800503c:	4a08      	ldr	r2, [pc, #32]	; (8005060 <pxPortInitialiseStack+0x54>)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	3b14      	subs	r3, #20
 8005046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3b20      	subs	r3, #32
 8005052:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005054:	68fb      	ldr	r3, [r7, #12]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3714      	adds	r7, #20
 800505a:	46bd      	mov	sp, r7
 800505c:	bc80      	pop	{r7}
 800505e:	4770      	bx	lr
 8005060:	08005065 	.word	0x08005065

08005064 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800506a:	2300      	movs	r3, #0
 800506c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800506e:	4b10      	ldr	r3, [pc, #64]	; (80050b0 <prvTaskExitError+0x4c>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005076:	d009      	beq.n	800508c <prvTaskExitError+0x28>
 8005078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800507c:	f383 8811 	msr	BASEPRI, r3
 8005080:	f3bf 8f6f 	isb	sy
 8005084:	f3bf 8f4f 	dsb	sy
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	e7fe      	b.n	800508a <prvTaskExitError+0x26>
 800508c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005090:	f383 8811 	msr	BASEPRI, r3
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800509e:	bf00      	nop
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0fc      	beq.n	80050a0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80050a6:	bf00      	nop
 80050a8:	3714      	adds	r7, #20
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bc80      	pop	{r7}
 80050ae:	4770      	bx	lr
 80050b0:	2000000c 	.word	0x2000000c
	...

080050c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80050c0:	4b07      	ldr	r3, [pc, #28]	; (80050e0 <pxCurrentTCBConst2>)
 80050c2:	6819      	ldr	r1, [r3, #0]
 80050c4:	6808      	ldr	r0, [r1, #0]
 80050c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80050ca:	f380 8809 	msr	PSP, r0
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f04f 0000 	mov.w	r0, #0
 80050d6:	f380 8811 	msr	BASEPRI, r0
 80050da:	f04e 0e0d 	orr.w	lr, lr, #13
 80050de:	4770      	bx	lr

080050e0 <pxCurrentTCBConst2>:
 80050e0:	200006f0 	.word	0x200006f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop

080050e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80050e8:	4806      	ldr	r0, [pc, #24]	; (8005104 <prvPortStartFirstTask+0x1c>)
 80050ea:	6800      	ldr	r0, [r0, #0]
 80050ec:	6800      	ldr	r0, [r0, #0]
 80050ee:	f380 8808 	msr	MSP, r0
 80050f2:	b662      	cpsie	i
 80050f4:	b661      	cpsie	f
 80050f6:	f3bf 8f4f 	dsb	sy
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	df00      	svc	0
 8005100:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005102:	bf00      	nop
 8005104:	e000ed08 	.word	0xe000ed08

08005108 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800510e:	4b31      	ldr	r3, [pc, #196]	; (80051d4 <xPortStartScheduler+0xcc>)
 8005110:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	b2db      	uxtb	r3, r3
 8005118:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	22ff      	movs	r2, #255	; 0xff
 800511e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	b2db      	uxtb	r3, r3
 8005126:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005128:	78fb      	ldrb	r3, [r7, #3]
 800512a:	b2db      	uxtb	r3, r3
 800512c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005130:	b2da      	uxtb	r2, r3
 8005132:	4b29      	ldr	r3, [pc, #164]	; (80051d8 <xPortStartScheduler+0xd0>)
 8005134:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005136:	4b29      	ldr	r3, [pc, #164]	; (80051dc <xPortStartScheduler+0xd4>)
 8005138:	2207      	movs	r2, #7
 800513a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800513c:	e009      	b.n	8005152 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800513e:	4b27      	ldr	r3, [pc, #156]	; (80051dc <xPortStartScheduler+0xd4>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3b01      	subs	r3, #1
 8005144:	4a25      	ldr	r2, [pc, #148]	; (80051dc <xPortStartScheduler+0xd4>)
 8005146:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005148:	78fb      	ldrb	r3, [r7, #3]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	005b      	lsls	r3, r3, #1
 800514e:	b2db      	uxtb	r3, r3
 8005150:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005152:	78fb      	ldrb	r3, [r7, #3]
 8005154:	b2db      	uxtb	r3, r3
 8005156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515a:	2b80      	cmp	r3, #128	; 0x80
 800515c:	d0ef      	beq.n	800513e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800515e:	4b1f      	ldr	r3, [pc, #124]	; (80051dc <xPortStartScheduler+0xd4>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f1c3 0307 	rsb	r3, r3, #7
 8005166:	2b04      	cmp	r3, #4
 8005168:	d009      	beq.n	800517e <xPortStartScheduler+0x76>
 800516a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516e:	f383 8811 	msr	BASEPRI, r3
 8005172:	f3bf 8f6f 	isb	sy
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	60bb      	str	r3, [r7, #8]
 800517c:	e7fe      	b.n	800517c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800517e:	4b17      	ldr	r3, [pc, #92]	; (80051dc <xPortStartScheduler+0xd4>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	021b      	lsls	r3, r3, #8
 8005184:	4a15      	ldr	r2, [pc, #84]	; (80051dc <xPortStartScheduler+0xd4>)
 8005186:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005188:	4b14      	ldr	r3, [pc, #80]	; (80051dc <xPortStartScheduler+0xd4>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005190:	4a12      	ldr	r2, [pc, #72]	; (80051dc <xPortStartScheduler+0xd4>)
 8005192:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	b2da      	uxtb	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800519c:	4b10      	ldr	r3, [pc, #64]	; (80051e0 <xPortStartScheduler+0xd8>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a0f      	ldr	r2, [pc, #60]	; (80051e0 <xPortStartScheduler+0xd8>)
 80051a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80051a8:	4b0d      	ldr	r3, [pc, #52]	; (80051e0 <xPortStartScheduler+0xd8>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a0c      	ldr	r2, [pc, #48]	; (80051e0 <xPortStartScheduler+0xd8>)
 80051ae:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80051b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80051b4:	f000 f8b0 	bl	8005318 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80051b8:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <xPortStartScheduler+0xdc>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80051be:	f7ff ff93 	bl	80050e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80051c2:	f7ff f8d7 	bl	8004374 <vTaskSwitchContext>
	prvTaskExitError();
 80051c6:	f7ff ff4d 	bl	8005064 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	e000e400 	.word	0xe000e400
 80051d8:	20000d1c 	.word	0x20000d1c
 80051dc:	20000d20 	.word	0x20000d20
 80051e0:	e000ed20 	.word	0xe000ed20
 80051e4:	2000000c 	.word	0x2000000c

080051e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005200:	4b0e      	ldr	r3, [pc, #56]	; (800523c <vPortEnterCritical+0x54>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	3301      	adds	r3, #1
 8005206:	4a0d      	ldr	r2, [pc, #52]	; (800523c <vPortEnterCritical+0x54>)
 8005208:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800520a:	4b0c      	ldr	r3, [pc, #48]	; (800523c <vPortEnterCritical+0x54>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d10e      	bne.n	8005230 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005212:	4b0b      	ldr	r3, [pc, #44]	; (8005240 <vPortEnterCritical+0x58>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d009      	beq.n	8005230 <vPortEnterCritical+0x48>
 800521c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005220:	f383 8811 	msr	BASEPRI, r3
 8005224:	f3bf 8f6f 	isb	sy
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	603b      	str	r3, [r7, #0]
 800522e:	e7fe      	b.n	800522e <vPortEnterCritical+0x46>
	}
}
 8005230:	bf00      	nop
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	2000000c 	.word	0x2000000c
 8005240:	e000ed04 	.word	0xe000ed04

08005244 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800524a:	4b10      	ldr	r3, [pc, #64]	; (800528c <vPortExitCritical+0x48>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d109      	bne.n	8005266 <vPortExitCritical+0x22>
 8005252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	607b      	str	r3, [r7, #4]
 8005264:	e7fe      	b.n	8005264 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005266:	4b09      	ldr	r3, [pc, #36]	; (800528c <vPortExitCritical+0x48>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3b01      	subs	r3, #1
 800526c:	4a07      	ldr	r2, [pc, #28]	; (800528c <vPortExitCritical+0x48>)
 800526e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005270:	4b06      	ldr	r3, [pc, #24]	; (800528c <vPortExitCritical+0x48>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d104      	bne.n	8005282 <vPortExitCritical+0x3e>
 8005278:	2300      	movs	r3, #0
 800527a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	bc80      	pop	{r7}
 800528a:	4770      	bx	lr
 800528c:	2000000c 	.word	0x2000000c

08005290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005290:	f3ef 8009 	mrs	r0, PSP
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <pxCurrentTCBConst>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80052a0:	6010      	str	r0, [r2, #0]
 80052a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80052a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052aa:	f380 8811 	msr	BASEPRI, r0
 80052ae:	f7ff f861 	bl	8004374 <vTaskSwitchContext>
 80052b2:	f04f 0000 	mov.w	r0, #0
 80052b6:	f380 8811 	msr	BASEPRI, r0
 80052ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80052be:	6819      	ldr	r1, [r3, #0]
 80052c0:	6808      	ldr	r0, [r1, #0]
 80052c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80052c6:	f380 8809 	msr	PSP, r0
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	4770      	bx	lr

080052d0 <pxCurrentTCBConst>:
 80052d0:	200006f0 	.word	0x200006f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop

080052d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
	__asm volatile
 80052de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052e2:	f383 8811 	msr	BASEPRI, r3
 80052e6:	f3bf 8f6f 	isb	sy
 80052ea:	f3bf 8f4f 	dsb	sy
 80052ee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80052f0:	f7fe ff82 	bl	80041f8 <xTaskIncrementTick>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052fa:	4b06      	ldr	r3, [pc, #24]	; (8005314 <xPortSysTickHandler+0x3c>)
 80052fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005300:	601a      	str	r2, [r3, #0]
 8005302:	2300      	movs	r3, #0
 8005304:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800530c:	bf00      	nop
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	e000ed04 	.word	0xe000ed04

08005318 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005318:	b480      	push	{r7}
 800531a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800531c:	4b0a      	ldr	r3, [pc, #40]	; (8005348 <vPortSetupTimerInterrupt+0x30>)
 800531e:	2200      	movs	r2, #0
 8005320:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005322:	4b0a      	ldr	r3, [pc, #40]	; (800534c <vPortSetupTimerInterrupt+0x34>)
 8005324:	2200      	movs	r2, #0
 8005326:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <vPortSetupTimerInterrupt+0x38>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a09      	ldr	r2, [pc, #36]	; (8005354 <vPortSetupTimerInterrupt+0x3c>)
 800532e:	fba2 2303 	umull	r2, r3, r2, r3
 8005332:	099b      	lsrs	r3, r3, #6
 8005334:	4a08      	ldr	r2, [pc, #32]	; (8005358 <vPortSetupTimerInterrupt+0x40>)
 8005336:	3b01      	subs	r3, #1
 8005338:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800533a:	4b03      	ldr	r3, [pc, #12]	; (8005348 <vPortSetupTimerInterrupt+0x30>)
 800533c:	2207      	movs	r2, #7
 800533e:	601a      	str	r2, [r3, #0]
}
 8005340:	bf00      	nop
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr
 8005348:	e000e010 	.word	0xe000e010
 800534c:	e000e018 	.word	0xe000e018
 8005350:	20000000 	.word	0x20000000
 8005354:	10624dd3 	.word	0x10624dd3
 8005358:	e000e014 	.word	0xe000e014

0800535c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005362:	f3ef 8305 	mrs	r3, IPSR
 8005366:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b0f      	cmp	r3, #15
 800536c:	d913      	bls.n	8005396 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800536e:	4a15      	ldr	r2, [pc, #84]	; (80053c4 <vPortValidateInterruptPriority+0x68>)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	4413      	add	r3, r2
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005378:	4b13      	ldr	r3, [pc, #76]	; (80053c8 <vPortValidateInterruptPriority+0x6c>)
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	7afa      	ldrb	r2, [r7, #11]
 800537e:	429a      	cmp	r2, r3
 8005380:	d209      	bcs.n	8005396 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8005382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005386:	f383 8811 	msr	BASEPRI, r3
 800538a:	f3bf 8f6f 	isb	sy
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	607b      	str	r3, [r7, #4]
 8005394:	e7fe      	b.n	8005394 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005396:	4b0d      	ldr	r3, [pc, #52]	; (80053cc <vPortValidateInterruptPriority+0x70>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800539e:	4b0c      	ldr	r3, [pc, #48]	; (80053d0 <vPortValidateInterruptPriority+0x74>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d909      	bls.n	80053ba <vPortValidateInterruptPriority+0x5e>
 80053a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053aa:	f383 8811 	msr	BASEPRI, r3
 80053ae:	f3bf 8f6f 	isb	sy
 80053b2:	f3bf 8f4f 	dsb	sy
 80053b6:	603b      	str	r3, [r7, #0]
 80053b8:	e7fe      	b.n	80053b8 <vPortValidateInterruptPriority+0x5c>
	}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	e000e3f0 	.word	0xe000e3f0
 80053c8:	20000d1c 	.word	0x20000d1c
 80053cc:	e000ed0c 	.word	0xe000ed0c
 80053d0:	20000d20 	.word	0x20000d20

080053d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b08a      	sub	sp, #40	; 0x28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053dc:	2300      	movs	r3, #0
 80053de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053e0:	f7fe fe52 	bl	8004088 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053e4:	4b57      	ldr	r3, [pc, #348]	; (8005544 <pvPortMalloc+0x170>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d101      	bne.n	80053f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80053ec:	f000 f90c 	bl	8005608 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053f0:	4b55      	ldr	r3, [pc, #340]	; (8005548 <pvPortMalloc+0x174>)
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4013      	ands	r3, r2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f040 808c 	bne.w	8005516 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01c      	beq.n	800543e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005404:	2208      	movs	r2, #8
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4413      	add	r3, r2
 800540a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f003 0307 	and.w	r3, r3, #7
 8005412:	2b00      	cmp	r3, #0
 8005414:	d013      	beq.n	800543e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f023 0307 	bic.w	r3, r3, #7
 800541c:	3308      	adds	r3, #8
 800541e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <pvPortMalloc+0x6a>
 800542a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542e:	f383 8811 	msr	BASEPRI, r3
 8005432:	f3bf 8f6f 	isb	sy
 8005436:	f3bf 8f4f 	dsb	sy
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	e7fe      	b.n	800543c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d068      	beq.n	8005516 <pvPortMalloc+0x142>
 8005444:	4b41      	ldr	r3, [pc, #260]	; (800554c <pvPortMalloc+0x178>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	429a      	cmp	r2, r3
 800544c:	d863      	bhi.n	8005516 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800544e:	4b40      	ldr	r3, [pc, #256]	; (8005550 <pvPortMalloc+0x17c>)
 8005450:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005452:	4b3f      	ldr	r3, [pc, #252]	; (8005550 <pvPortMalloc+0x17c>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005458:	e004      	b.n	8005464 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800545e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	429a      	cmp	r2, r3
 800546c:	d903      	bls.n	8005476 <pvPortMalloc+0xa2>
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1f1      	bne.n	800545a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005476:	4b33      	ldr	r3, [pc, #204]	; (8005544 <pvPortMalloc+0x170>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800547c:	429a      	cmp	r2, r3
 800547e:	d04a      	beq.n	8005516 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005480:	6a3b      	ldr	r3, [r7, #32]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	2208      	movs	r2, #8
 8005486:	4413      	add	r3, r2
 8005488:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	1ad2      	subs	r2, r2, r3
 800549a:	2308      	movs	r3, #8
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	429a      	cmp	r2, r3
 80054a0:	d91e      	bls.n	80054e0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4413      	add	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f003 0307 	and.w	r3, r3, #7
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d009      	beq.n	80054c8 <pvPortMalloc+0xf4>
 80054b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	e7fe      	b.n	80054c6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	1ad2      	subs	r2, r2, r3
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054da:	69b8      	ldr	r0, [r7, #24]
 80054dc:	f000 f8f6 	bl	80056cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054e0:	4b1a      	ldr	r3, [pc, #104]	; (800554c <pvPortMalloc+0x178>)
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	4a18      	ldr	r2, [pc, #96]	; (800554c <pvPortMalloc+0x178>)
 80054ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054ee:	4b17      	ldr	r3, [pc, #92]	; (800554c <pvPortMalloc+0x178>)
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4b18      	ldr	r3, [pc, #96]	; (8005554 <pvPortMalloc+0x180>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d203      	bcs.n	8005502 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80054fa:	4b14      	ldr	r3, [pc, #80]	; (800554c <pvPortMalloc+0x178>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a15      	ldr	r2, [pc, #84]	; (8005554 <pvPortMalloc+0x180>)
 8005500:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	4b10      	ldr	r3, [pc, #64]	; (8005548 <pvPortMalloc+0x174>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	431a      	orrs	r2, r3
 800550c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005512:	2200      	movs	r2, #0
 8005514:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005516:	f7fe fdc5 	bl	80040a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	2b00      	cmp	r3, #0
 8005522:	d009      	beq.n	8005538 <pvPortMalloc+0x164>
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	e7fe      	b.n	8005536 <pvPortMalloc+0x162>
	return pvReturn;
 8005538:	69fb      	ldr	r3, [r7, #28]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3728      	adds	r7, #40	; 0x28
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	2000192c 	.word	0x2000192c
 8005548:	20001938 	.word	0x20001938
 800554c:	20001930 	.word	0x20001930
 8005550:	20001924 	.word	0x20001924
 8005554:	20001934 	.word	0x20001934

08005558 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d046      	beq.n	80055f8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800556a:	2308      	movs	r3, #8
 800556c:	425b      	negs	r3, r3
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	4413      	add	r3, r2
 8005572:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	4b20      	ldr	r3, [pc, #128]	; (8005600 <vPortFree+0xa8>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4013      	ands	r3, r2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d109      	bne.n	800559a <vPortFree+0x42>
 8005586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	e7fe      	b.n	8005598 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <vPortFree+0x5e>
 80055a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a6:	f383 8811 	msr	BASEPRI, r3
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	f3bf 8f4f 	dsb	sy
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	e7fe      	b.n	80055b4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	4b11      	ldr	r3, [pc, #68]	; (8005600 <vPortFree+0xa8>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4013      	ands	r3, r2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d019      	beq.n	80055f8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d115      	bne.n	80055f8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	685a      	ldr	r2, [r3, #4]
 80055d0:	4b0b      	ldr	r3, [pc, #44]	; (8005600 <vPortFree+0xa8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	43db      	mvns	r3, r3
 80055d6:	401a      	ands	r2, r3
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055dc:	f7fe fd54 	bl	8004088 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	4b07      	ldr	r3, [pc, #28]	; (8005604 <vPortFree+0xac>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4413      	add	r3, r2
 80055ea:	4a06      	ldr	r2, [pc, #24]	; (8005604 <vPortFree+0xac>)
 80055ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055ee:	6938      	ldr	r0, [r7, #16]
 80055f0:	f000 f86c 	bl	80056cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80055f4:	f7fe fd56 	bl	80040a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055f8:	bf00      	nop
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	20001938 	.word	0x20001938
 8005604:	20001930 	.word	0x20001930

08005608 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800560e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005612:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005614:	4b27      	ldr	r3, [pc, #156]	; (80056b4 <prvHeapInit+0xac>)
 8005616:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	2b00      	cmp	r3, #0
 8005620:	d00c      	beq.n	800563c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	3307      	adds	r3, #7
 8005626:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0307 	bic.w	r3, r3, #7
 800562e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	4a1f      	ldr	r2, [pc, #124]	; (80056b4 <prvHeapInit+0xac>)
 8005638:	4413      	add	r3, r2
 800563a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005640:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <prvHeapInit+0xb0>)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005646:	4b1c      	ldr	r3, [pc, #112]	; (80056b8 <prvHeapInit+0xb0>)
 8005648:	2200      	movs	r2, #0
 800564a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4413      	add	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005654:	2208      	movs	r2, #8
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	1a9b      	subs	r3, r3, r2
 800565a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0307 	bic.w	r3, r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	4a15      	ldr	r2, [pc, #84]	; (80056bc <prvHeapInit+0xb4>)
 8005668:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800566a:	4b14      	ldr	r3, [pc, #80]	; (80056bc <prvHeapInit+0xb4>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2200      	movs	r2, #0
 8005670:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005672:	4b12      	ldr	r3, [pc, #72]	; (80056bc <prvHeapInit+0xb4>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2200      	movs	r2, #0
 8005678:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	1ad2      	subs	r2, r2, r3
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005688:	4b0c      	ldr	r3, [pc, #48]	; (80056bc <prvHeapInit+0xb4>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	4a0a      	ldr	r2, [pc, #40]	; (80056c0 <prvHeapInit+0xb8>)
 8005696:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	4a09      	ldr	r2, [pc, #36]	; (80056c4 <prvHeapInit+0xbc>)
 800569e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056a0:	4b09      	ldr	r3, [pc, #36]	; (80056c8 <prvHeapInit+0xc0>)
 80056a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80056a6:	601a      	str	r2, [r3, #0]
}
 80056a8:	bf00      	nop
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	20000d24 	.word	0x20000d24
 80056b8:	20001924 	.word	0x20001924
 80056bc:	2000192c 	.word	0x2000192c
 80056c0:	20001934 	.word	0x20001934
 80056c4:	20001930 	.word	0x20001930
 80056c8:	20001938 	.word	0x20001938

080056cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056d4:	4b27      	ldr	r3, [pc, #156]	; (8005774 <prvInsertBlockIntoFreeList+0xa8>)
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	e002      	b.n	80056e0 <prvInsertBlockIntoFreeList+0x14>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	60fb      	str	r3, [r7, #12]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d8f7      	bhi.n	80056da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	4413      	add	r3, r2
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d108      	bne.n	800570e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	441a      	add	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	441a      	add	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	429a      	cmp	r2, r3
 8005720:	d118      	bne.n	8005754 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	4b14      	ldr	r3, [pc, #80]	; (8005778 <prvInsertBlockIntoFreeList+0xac>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d00d      	beq.n	800574a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	441a      	add	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	e008      	b.n	800575c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800574a:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <prvInsertBlockIntoFreeList+0xac>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	e003      	b.n	800575c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	429a      	cmp	r2, r3
 8005762:	d002      	beq.n	800576a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800576a:	bf00      	nop
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	bc80      	pop	{r7}
 8005772:	4770      	bx	lr
 8005774:	20001924 	.word	0x20001924
 8005778:	2000192c 	.word	0x2000192c

0800577c <__libc_init_array>:
 800577c:	b570      	push	{r4, r5, r6, lr}
 800577e:	2500      	movs	r5, #0
 8005780:	4e0c      	ldr	r6, [pc, #48]	; (80057b4 <__libc_init_array+0x38>)
 8005782:	4c0d      	ldr	r4, [pc, #52]	; (80057b8 <__libc_init_array+0x3c>)
 8005784:	1ba4      	subs	r4, r4, r6
 8005786:	10a4      	asrs	r4, r4, #2
 8005788:	42a5      	cmp	r5, r4
 800578a:	d109      	bne.n	80057a0 <__libc_init_array+0x24>
 800578c:	f000 f82e 	bl	80057ec <_init>
 8005790:	2500      	movs	r5, #0
 8005792:	4e0a      	ldr	r6, [pc, #40]	; (80057bc <__libc_init_array+0x40>)
 8005794:	4c0a      	ldr	r4, [pc, #40]	; (80057c0 <__libc_init_array+0x44>)
 8005796:	1ba4      	subs	r4, r4, r6
 8005798:	10a4      	asrs	r4, r4, #2
 800579a:	42a5      	cmp	r5, r4
 800579c:	d105      	bne.n	80057aa <__libc_init_array+0x2e>
 800579e:	bd70      	pop	{r4, r5, r6, pc}
 80057a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057a4:	4798      	blx	r3
 80057a6:	3501      	adds	r5, #1
 80057a8:	e7ee      	b.n	8005788 <__libc_init_array+0xc>
 80057aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057ae:	4798      	blx	r3
 80057b0:	3501      	adds	r5, #1
 80057b2:	e7f2      	b.n	800579a <__libc_init_array+0x1e>
 80057b4:	080058a4 	.word	0x080058a4
 80057b8:	080058a4 	.word	0x080058a4
 80057bc:	080058a4 	.word	0x080058a4
 80057c0:	080058a8 	.word	0x080058a8

080057c4 <memcpy>:
 80057c4:	b510      	push	{r4, lr}
 80057c6:	1e43      	subs	r3, r0, #1
 80057c8:	440a      	add	r2, r1
 80057ca:	4291      	cmp	r1, r2
 80057cc:	d100      	bne.n	80057d0 <memcpy+0xc>
 80057ce:	bd10      	pop	{r4, pc}
 80057d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057d8:	e7f7      	b.n	80057ca <memcpy+0x6>

080057da <memset>:
 80057da:	4603      	mov	r3, r0
 80057dc:	4402      	add	r2, r0
 80057de:	4293      	cmp	r3, r2
 80057e0:	d100      	bne.n	80057e4 <memset+0xa>
 80057e2:	4770      	bx	lr
 80057e4:	f803 1b01 	strb.w	r1, [r3], #1
 80057e8:	e7f9      	b.n	80057de <memset+0x4>
	...

080057ec <_init>:
 80057ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ee:	bf00      	nop
 80057f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057f2:	bc08      	pop	{r3}
 80057f4:	469e      	mov	lr, r3
 80057f6:	4770      	bx	lr

080057f8 <_fini>:
 80057f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057fa:	bf00      	nop
 80057fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057fe:	bc08      	pop	{r3}
 8005800:	469e      	mov	lr, r3
 8005802:	4770      	bx	lr
