
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   15.69 v wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.25   15.94 v wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.17    0.05   15.99 v _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.32   16.31 ^ _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.46    0.00   16.31 ^ _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.75    1.16   17.47 v _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  1.76    0.08   17.54 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.57   18.12 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.12 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.41 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.42 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.71 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   18.72 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   19.01 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   19.01 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   19.27 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   19.27 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   19.60 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   19.60 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   19.91 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.91 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   20.26 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   20.26 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.57 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.57 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   20.82 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.82 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   21.14 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   21.14 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   21.49 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   21.49 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.81 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.81 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   22.12 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.12 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.82   22.94 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.42                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.93    0.01   22.95 v clkbuf_leaf_1168_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.43   23.37 v clkbuf_leaf_1168_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1168_clock_ctrl.core_clk (net)
                  0.11    0.00   23.37 v _37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
                  0.55    1.07   24.44 ^ _37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
     2    0.06                           clock_ctrl.reset_delay[0] (net)
                  0.55    0.00   24.45 ^ wire1455/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.50    0.41   24.86 ^ wire1455/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     8    0.41                           net1455 (net)
                  0.66    0.17   25.03 ^ wire1454/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.49   25.52 ^ wire1454/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           net1454 (net)
                  0.33    0.02   25.54 ^ soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 25.54   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26   30.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   30.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21   30.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05   30.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00   30.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23   31.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07   32.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43   32.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.71 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.71 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24   32.96 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00   32.96 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.22 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.45 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.45 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   33.80 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01   33.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.09 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.09 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.39 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.40 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   34.67 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.05                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.68 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.90 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.90 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.19 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.19 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30   35.49 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.18    0.00   35.49 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   35.76 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.76 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.03 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.03 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.14    0.82   36.85 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.55                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  1.14    0.02   36.87 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.77   clock uncertainty
                          0.23   37.01   clock reconvergence pessimism
                         -0.43   36.58   library setup time
                                 36.58   data required time
-----------------------------------------------------------------------------
                                 36.58   data required time
                                -25.54   data arrival time
-----------------------------------------------------------------------------
                                 11.04   slack (MET)


Startpoint: _37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   15.69 v wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.25   15.94 v wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.17    0.05   15.99 v _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.32   16.31 ^ _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.46    0.00   16.31 ^ _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.75    1.16   17.47 v _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  1.76    0.08   17.54 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.57   18.12 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.12 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.41 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.42 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.71 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   18.72 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   19.01 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   19.01 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   19.27 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   19.27 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   19.60 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   19.60 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   19.91 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.91 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   20.26 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   20.26 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.57 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.57 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   20.82 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.82 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   21.14 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   21.14 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   21.49 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   21.49 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.81 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.81 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   22.12 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.12 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.82   22.94 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.42                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.93    0.01   22.95 v clkbuf_leaf_1168_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.43   23.37 v clkbuf_leaf_1168_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1168_clock_ctrl.core_clk (net)
                  0.11    0.00   23.37 v _37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
                  0.55    1.07   24.44 ^ _37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
     2    0.06                           clock_ctrl.reset_delay[0] (net)
                  0.55    0.00   24.45 ^ wire1455/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.50    0.41   24.86 ^ wire1455/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     8    0.41                           net1455 (net)
                  0.64    0.16   25.01 ^ soc.core.sram.ram512x32.RAM02/CEN (gf180_ram_512x8_wrapper)
                                 25.01   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26   30.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   30.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21   30.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05   30.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00   30.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23   31.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07   32.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43   32.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.71 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.71 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24   32.96 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00   32.96 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.22 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.45 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.45 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   33.80 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01   33.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.09 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.09 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.39 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.40 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.66 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.66 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.89 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.89 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.18 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.18 ^ clkbuf_4_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   35.49 ^ clkbuf_4_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_3_0_clock_ctrl.core_clk (net)
                  0.20    0.00   35.49 ^ clkbuf_5_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.77 ^ clkbuf_5_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_6_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.77 ^ clkbuf_6_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.05 ^ clkbuf_6_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_12_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.05 ^ clkbuf_7_25_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.05    0.78   36.83 ^ clkbuf_7_25_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.51                           clknet_7_25_0_clock_ctrl.core_clk (net)
                  1.05    0.02   36.85 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.75   clock uncertainty
                          0.23   36.98   clock reconvergence pessimism
                         -0.45   36.53   library setup time
                                 36.53   data required time
-----------------------------------------------------------------------------
                                 36.53   data required time
                                -25.01   data arrival time
-----------------------------------------------------------------------------
                                 11.52   slack (MET)


Startpoint: _37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   15.69 v wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.25   15.94 v wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.17    0.05   15.99 v _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.32   16.31 ^ _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.46    0.00   16.31 ^ _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.75    1.16   17.47 v _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  1.76    0.08   17.54 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.57   18.12 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.12 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.41 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.42 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.71 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   18.72 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   19.01 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   19.01 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   19.27 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   19.27 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   19.60 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   19.60 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   19.91 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.91 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   20.26 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   20.26 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.57 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.57 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   20.82 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.82 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   21.14 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   21.14 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   21.49 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   21.49 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.81 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.81 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   22.12 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.12 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.82   22.94 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.42                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.93    0.01   22.95 v clkbuf_leaf_1168_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.43   23.37 v clkbuf_leaf_1168_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1168_clock_ctrl.core_clk (net)
                  0.11    0.00   23.37 v _37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
                  0.55    1.07   24.44 ^ _37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
     2    0.06                           clock_ctrl.reset_delay[0] (net)
                  0.55    0.00   24.45 ^ wire1455/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.50    0.41   24.86 ^ wire1455/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     8    0.41                           net1455 (net)
                  0.66    0.17   25.03 ^ soc.core.sram.ram512x32.RAM01/CEN (gf180_ram_512x8_wrapper)
                                 25.03   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26   30.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   30.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21   30.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05   30.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00   30.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23   31.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07   32.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43   32.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.46 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.71 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.71 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.24   32.96 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.13    0.00   32.96 ^ clkbuf_1_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   33.22 ^ clkbuf_1_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_0_2_clock_ctrl.core_clk (net)
                  0.15    0.00   33.22 ^ clkbuf_1_0_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.45 ^ clkbuf_1_0_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.45 ^ clkbuf_1_0_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   33.80 ^ clkbuf_1_0_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_0_4_clock_ctrl.core_clk (net)
                  0.29    0.01   33.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.09 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.09 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.39 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.40 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.66 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.66 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.89 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.89 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.18 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.18 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   35.48 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.19    0.00   35.48 ^ clkbuf_5_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   35.77 ^ clkbuf_5_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_4_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.77 ^ clkbuf_6_8_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.04 ^ clkbuf_6_8_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_8_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.04 ^ clkbuf_7_16_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.15    0.83   36.87 ^ clkbuf_7_16_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.56                           clknet_7_16_0_clock_ctrl.core_clk (net)
                  1.15    0.03   36.89 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.79   clock uncertainty
                          0.23   37.03   clock reconvergence pessimism
                         -0.45   36.58   library setup time
                                 36.58   data required time
-----------------------------------------------------------------------------
                                 36.58   data required time
                                -25.03   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   15.69 v wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.25   15.94 v wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.17    0.05   15.99 v _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.32   16.31 ^ _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.46    0.00   16.31 ^ _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.75    1.16   17.47 v _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  1.76    0.08   17.54 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.57   18.12 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.12 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.41 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.42 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.71 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   18.72 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   19.01 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   19.01 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   19.27 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   19.27 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   19.60 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   19.60 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   19.91 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.91 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   20.26 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   20.26 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.57 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.57 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   20.82 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.82 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   21.14 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   21.14 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   21.49 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   21.49 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.81 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.81 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   22.12 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.12 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.82   22.94 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.42                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.93    0.01   22.95 v clkbuf_leaf_1168_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.43   23.37 v clkbuf_leaf_1168_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1168_clock_ctrl.core_clk (net)
                  0.11    0.00   23.37 v _37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
                  0.55    1.07   24.44 ^ _37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
     2    0.06                           clock_ctrl.reset_delay[0] (net)
                  0.55    0.00   24.45 ^ wire1455/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.50    0.41   24.86 ^ wire1455/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     8    0.41                           net1455 (net)
                  0.60    0.13   24.98 ^ soc.core.sram.ram512x32.RAM03/CEN (gf180_ram_512x8_wrapper)
                                 24.98   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26   30.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   30.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21   30.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05   30.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00   30.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23   31.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07   32.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43   32.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00   32.98 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25   33.23 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   33.24 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.47 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.47 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   33.75 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00   33.75 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   34.02 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.02 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.32 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   34.32 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.59 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.82 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.82 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.10 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.10 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31   35.42 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.42 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.70 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.70 ^ clkbuf_6_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   35.98 ^ clkbuf_6_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_36_0_clock_ctrl.core_clk (net)
                  0.16    0.00   35.98 ^ clkbuf_7_72_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.97    0.74   36.72 ^ clkbuf_7_72_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.47                           clknet_7_72_0_clock_ctrl.core_clk (net)
                  0.98    0.01   36.73 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.63   clock uncertainty
                          0.38   37.01   clock reconvergence pessimism
                         -0.45   36.56   library setup time
                                 36.56   data required time
-----------------------------------------------------------------------------
                                 36.56   data required time
                                -24.98   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: _37874_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _35170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   15.69 v wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.25   15.94 v wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.17    0.05   15.99 v _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.46    0.32   16.31 ^ _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.46    0.00   16.31 ^ _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.75    1.16   17.47 v _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  1.76    0.08   17.54 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.57   18.12 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.12 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.41 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.42 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   18.71 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.15    0.00   18.72 v clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   19.01 v clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   19.01 v clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   19.27 v clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   19.27 v clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   19.60 v clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.20    0.00   19.60 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   19.91 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.91 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35   20.26 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.22    0.00   20.26 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   20.57 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   20.57 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   20.82 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   20.82 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.32   21.14 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.19    0.00   21.14 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   21.49 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   21.49 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.81 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.81 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31   22.12 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.16    0.00   22.12 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.82   22.94 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.42                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.93    0.01   22.95 v clkbuf_leaf_1168_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.43   23.37 v clkbuf_leaf_1168_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1168_clock_ctrl.core_clk (net)
                  0.11    0.00   23.37 v _37874_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
                  0.55    1.07   24.44 ^ _37874_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2)
     2    0.06                           clock_ctrl.reset_delay[0] (net)
                  0.55    0.00   24.44 ^ max_length1456/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    0.58   25.03 ^ max_length1456/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.17                           net1456 (net)
                  0.72    0.04   25.07 ^ _35170_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                                 25.07   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.26   30.26 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.15                           net1 (net)
                  0.18    0.03   30.28 ^ wire1716/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.17    0.21   30.49 ^ wire1716/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     3    0.19                           net1716 (net)
                  0.21    0.05   30.54 ^ _21442_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.19   30.73 v _21442_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09463_ (net)
                  0.26    0.00   30.73 v _21454_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.10    1.23   31.96 ^ _21454_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.24                           clock_ctrl.core_clk (net)
                  2.11    0.07   32.03 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.15    0.43   32.46 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.04                           clknet_0_clock_ctrl.core_clk (net)
                  0.15    0.00   32.46 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.72 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.14    0.00   32.72 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   32.98 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.14    0.00   32.98 ^ clkbuf_1_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.25   33.23 ^ clkbuf_1_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_1_1_2_clock_ctrl.core_clk (net)
                  0.14    0.00   33.24 ^ clkbuf_1_1_3_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   33.47 ^ clkbuf_1_1_3_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_3_clock_ctrl.core_clk (net)
                  0.11    0.00   33.47 ^ clkbuf_1_1_4_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   33.75 ^ clkbuf_1_1_4_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_1_1_4_clock_ctrl.core_clk (net)
                  0.19    0.00   33.75 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   34.02 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.03 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.29   34.32 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.19    0.00   34.32 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   34.58 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.59 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   34.81 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.81 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.10 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.10 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.32   35.42 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.21    0.00   35.42 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.69 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.69 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.28   35.97 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.17    0.00   35.97 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.80   36.77 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.54                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  1.10    0.01   36.78 ^ clkbuf_leaf_797_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.35   37.13 ^ clkbuf_leaf_797_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_797_clock_ctrl.core_clk (net)
                  0.12    0.00   37.13 ^ _35170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_4)
                         -0.10   37.03   clock uncertainty
                          0.34   37.37   clock reconvergence pessimism
                         -0.29   37.08   library setup time
                                 37.08   data required time
-----------------------------------------------------------------------------
                                 37.08   data required time
                                -25.07   data arrival time
-----------------------------------------------------------------------------
                                 12.01   slack (MET)


Startpoint: _38177_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38199_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.42   31.26 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   31.27 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.68 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   31.68 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.05 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.05 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.55   32.61 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.55    0.06   32.67 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.51   33.17 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.18 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.40   33.58 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.27    0.00   33.59 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.43   34.02 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.28    0.00   34.02 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   34.44 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   34.45 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   34.86 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   34.87 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   35.31 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   35.31 v _38177_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.89    1.47   36.79 ^ _38177_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.05                           gpio_control_in_1[4].serial_data_out (net)
                  0.89    0.00   36.79 ^ _38199_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 36.79   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40   60.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00   60.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   61.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   61.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   61.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   61.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00   61.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46   62.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06   62.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   62.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38   63.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00   63.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   63.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   63.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   63.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   63.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   64.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   64.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37   64.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   64.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.00   64.97 ^ _38199_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   64.87   clock uncertainty
                          0.36   65.22   clock reconvergence pessimism
                         -0.37   64.86   library setup time
                                 64.86   data required time
-----------------------------------------------------------------------------
                                 64.86   data required time
                                -36.79   data arrival time
-----------------------------------------------------------------------------
                                 28.06   slack (MET)


Startpoint: _38198_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38220_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.42   31.26 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   31.27 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.68 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   31.68 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.05 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.05 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.55   32.61 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.55    0.06   32.67 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.51   33.17 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.18 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.40   33.58 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.27    0.00   33.59 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.43   34.02 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.28    0.00   34.02 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   34.44 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   34.45 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   34.86 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   34.87 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   35.31 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   35.32 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.78 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.79 v _38198_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.70    1.36   37.16 ^ _38198_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.04                           gpio_control_in_1[5].serial_data_out (net)
                  0.70    0.00   37.16 ^ _38220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.16   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40   60.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00   60.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   61.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   61.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   61.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   61.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00   61.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46   62.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06   62.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   62.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38   63.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00   63.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   63.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   63.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   63.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   63.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   64.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   64.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37   64.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   64.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   64.98 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   65.33 ^ _38220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.23   clock uncertainty
                          0.39   65.62   clock reconvergence pessimism
                         -0.36   65.26   library setup time
                                 65.26   data required time
-----------------------------------------------------------------------------
                                 65.26   data required time
                                -37.16   data arrival time
-----------------------------------------------------------------------------
                                 28.09   slack (MET)


Startpoint: _38219_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38241_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.42   31.26 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   31.27 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.68 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   31.68 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.05 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.05 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.55   32.61 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.55    0.06   32.67 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.51   33.17 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.18 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.40   33.58 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.27    0.00   33.59 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.43   34.02 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.28    0.00   34.02 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   34.44 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   34.45 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   34.86 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   34.87 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   35.31 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   35.32 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.78 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.80 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.43   36.22 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.25    0.00   36.23 v _38219_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  0.49    1.21   37.44 ^ _38219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.03                           gpio_control_in_1[6].serial_data_out (net)
                  0.49    0.00   37.44 ^ _38241_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.44   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40   60.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00   60.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   61.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   61.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   61.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   61.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00   61.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46   62.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06   62.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   62.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38   63.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00   63.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   63.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   63.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   63.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   63.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   64.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   64.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37   64.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   64.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   64.98 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   65.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   65.68 ^ _38241_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.58   clock uncertainty
                          0.42   66.00   clock reconvergence pessimism
                         -0.34   65.66   library setup time
                                 65.66   data required time
-----------------------------------------------------------------------------
                                 65.66   data required time
                                -37.44   data arrival time
-----------------------------------------------------------------------------
                                 28.22   slack (MET)


Startpoint: _38240_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38262_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.43   30.44 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00   30.44 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.40   30.84 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   30.84 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.42   31.26 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.28    0.01   31.27 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.41   31.68 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   31.68 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   32.05 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   32.05 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.55   32.61 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.55    0.06   32.67 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.51   33.17 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.29    0.01   33.18 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.27    0.40   33.58 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.27    0.00   33.59 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.43   34.02 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.28    0.00   34.02 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.42   34.44 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.26    0.01   34.45 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   34.86 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.26    0.01   34.87 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.44   35.31 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   35.32 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.32    0.47   35.78 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.32    0.01   35.80 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.43   36.22 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.25    0.00   36.23 v gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   36.63 v gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.26    0.01   36.64 v _38240_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
                  0.46    1.21   37.85 ^ _38240_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2)
     1    0.05                           gpio_control_in_1[7].serial_data_out (net)
                  0.46    0.01   37.86 ^ _38262_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 37.86   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.70    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00   60.00 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.40   60.40 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.22    0.00   60.40 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   60.74 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   60.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.35   61.10 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   61.11 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.34   61.45 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.23    0.00   61.46 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   61.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00   61.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.50    0.46   62.23 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    16    0.24                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.52    0.06   62.29 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.41   62.70 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.27    0.01   62.70 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.44    0.38   63.09 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_in_1[0].serial_clock (net)
                  0.44    0.00   63.09 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.39   63.48 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[0].serial_clock_out (net)
                  0.27    0.00   63.49 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   63.84 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   63.84 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.35   64.19 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   64.19 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.37   64.57 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.29    0.01   64.57 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.31    0.39   64.96 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.13                           gpio_control_in_1[4].serial_clock_out (net)
                  0.31    0.01   64.98 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   65.33 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   65.34 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   65.67 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1[6].serial_clock_out (net)
                  0.24    0.01   65.68 ^ gpio_control_in_1[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.39   66.07 ^ gpio_control_in_1[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.15                           gpio_control_in_1[7].serial_clock_out (net)
                  0.34    0.02   66.09 ^ _38262_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   65.99   clock uncertainty
                          0.44   66.44   clock reconvergence pessimism
                         -0.31   66.12   library setup time
                                 66.12   data required time
-----------------------------------------------------------------------------
                                 66.12   data required time
                                -37.86   data arrival time
-----------------------------------------------------------------------------
                                 28.26   slack (MET)


Startpoint: _38668_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38658_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.70    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.70    0.00    0.00 ^ fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.27    0.34    0.34 ^ fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.27    0.03    0.36 ^ wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.65    0.48    0.84 ^ wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.74    0.14    0.98 ^ wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.31    0.35    1.33 ^ wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.33    0.05    1.38 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    1.77 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    1.78 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    2.18 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    2.19 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    2.59 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    2.60 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    2.98 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    2.99 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.70    0.57    3.56 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.70    0.02    3.58 ^ _38668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                  0.52    1.29    4.87 ^ _38668_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     2    0.06                           gpio_control_in_2[13].shift_register[9] (net)
                  0.52    0.00    4.87 ^ _38658_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  4.87   data arrival time

                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.43    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.16                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   30.00 v fanout1445/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.18    0.35   30.35 v fanout1445/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    11    0.17                           net1445 (net)
                  0.19    0.03   30.37 v wire1447/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)
                  0.38    0.35   30.72 v wire1447/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)
     1    0.34                           net1447 (net)
                  0.52    0.13   30.86 v wire1446/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.20    0.37   31.23 v wire1446/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
    12    0.21                           net1446 (net)
                  0.24    0.05   31.27 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.34   31.62 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.25    0.01   31.62 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   31.97 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   31.98 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37   32.35 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   32.36 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   32.71 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.25    0.01   32.71 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.44   33.16 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.43    0.03   33.19 v _38658_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   33.09   clock uncertainty
                          0.25   33.34   clock reconvergence pessimism
                         -0.19   33.14   library setup time
                                 33.14   data required time
-----------------------------------------------------------------------------
                                 33.14   data required time
                                 -4.87   data arrival time
-----------------------------------------------------------------------------
                                 28.27   slack (MET)


