{
    "design_name": "mul", 
    "filelist": [
        "basejump_stl/bsg_misc/mul.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "virtual", 
                "clock_period": "40", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_25MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "virtual", 
                "clock_period": "20", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_50MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "virtual", 
                "clock_period": "13.3", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_75MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "virtual", 
                "clock_period": "10", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "mul_100MHz", 
            "parameters": []
        }
    ]
}