.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pin_Matrix_Switch_ISR_Time */
.set Pin_Matrix_Switch_ISR_Time__0__MASK, 0x20
.set Pin_Matrix_Switch_ISR_Time__0__PC, CYREG_PRT1_PC5
.set Pin_Matrix_Switch_ISR_Time__0__PORT, 1
.set Pin_Matrix_Switch_ISR_Time__0__SHIFT, 5
.set Pin_Matrix_Switch_ISR_Time__AG, CYREG_PRT1_AG
.set Pin_Matrix_Switch_ISR_Time__AMUX, CYREG_PRT1_AMUX
.set Pin_Matrix_Switch_ISR_Time__BIE, CYREG_PRT1_BIE
.set Pin_Matrix_Switch_ISR_Time__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Matrix_Switch_ISR_Time__BYP, CYREG_PRT1_BYP
.set Pin_Matrix_Switch_ISR_Time__CTL, CYREG_PRT1_CTL
.set Pin_Matrix_Switch_ISR_Time__DM0, CYREG_PRT1_DM0
.set Pin_Matrix_Switch_ISR_Time__DM1, CYREG_PRT1_DM1
.set Pin_Matrix_Switch_ISR_Time__DM2, CYREG_PRT1_DM2
.set Pin_Matrix_Switch_ISR_Time__DR, CYREG_PRT1_DR
.set Pin_Matrix_Switch_ISR_Time__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Matrix_Switch_ISR_Time__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Matrix_Switch_ISR_Time__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Matrix_Switch_ISR_Time__MASK, 0x20
.set Pin_Matrix_Switch_ISR_Time__PORT, 1
.set Pin_Matrix_Switch_ISR_Time__PRT, CYREG_PRT1_PRT
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Matrix_Switch_ISR_Time__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Matrix_Switch_ISR_Time__PS, CYREG_PRT1_PS
.set Pin_Matrix_Switch_ISR_Time__SHIFT, 5
.set Pin_Matrix_Switch_ISR_Time__SLW, CYREG_PRT1_SLW

/* Pin_Soft_Filter_Time */
.set Pin_Soft_Filter_Time__0__MASK, 0x10
.set Pin_Soft_Filter_Time__0__PC, CYREG_PRT1_PC4
.set Pin_Soft_Filter_Time__0__PORT, 1
.set Pin_Soft_Filter_Time__0__SHIFT, 4
.set Pin_Soft_Filter_Time__AG, CYREG_PRT1_AG
.set Pin_Soft_Filter_Time__AMUX, CYREG_PRT1_AMUX
.set Pin_Soft_Filter_Time__BIE, CYREG_PRT1_BIE
.set Pin_Soft_Filter_Time__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Soft_Filter_Time__BYP, CYREG_PRT1_BYP
.set Pin_Soft_Filter_Time__CTL, CYREG_PRT1_CTL
.set Pin_Soft_Filter_Time__DM0, CYREG_PRT1_DM0
.set Pin_Soft_Filter_Time__DM1, CYREG_PRT1_DM1
.set Pin_Soft_Filter_Time__DM2, CYREG_PRT1_DM2
.set Pin_Soft_Filter_Time__DR, CYREG_PRT1_DR
.set Pin_Soft_Filter_Time__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Soft_Filter_Time__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Soft_Filter_Time__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Soft_Filter_Time__MASK, 0x10
.set Pin_Soft_Filter_Time__PORT, 1
.set Pin_Soft_Filter_Time__PRT, CYREG_PRT1_PRT
.set Pin_Soft_Filter_Time__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Soft_Filter_Time__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Soft_Filter_Time__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Soft_Filter_Time__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Soft_Filter_Time__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Soft_Filter_Time__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Soft_Filter_Time__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Soft_Filter_Time__PS, CYREG_PRT1_PS
.set Pin_Soft_Filter_Time__SHIFT, 4
.set Pin_Soft_Filter_Time__SLW, CYREG_PRT1_SLW

/* VDAC8_Debug_viDAC8 */
.set VDAC8_Debug_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_Debug_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_Debug_viDAC8__D, CYREG_DAC3_D
.set VDAC8_Debug_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_Debug_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_Debug_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_Debug_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_Debug_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_Debug_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_Debug_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_Debug_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_Debug_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_Debug_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_Debug_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_Debug_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_Debug_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_Debug_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_Debug_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_Debug_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_Debug_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_Debug_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_Debug_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC3_TR
.set VDAC8_Debug_viDAC8__TST, CYREG_DAC3_TST

/* ADC_SAR_A_ADC_SAR */
.set ADC_SAR_A_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_A_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_A_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_A_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_A_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_A_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_A_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_A_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_A_ADC_SAR__CSR7, CYREG_SAR0_CSR7
.set ADC_SAR_A_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_A_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_A_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_A_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_A_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_A_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_A_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_A_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_A_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_A_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_A_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR0_TR0
.set ADC_SAR_A_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR0_TR1
.set ADC_SAR_A_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_A_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_A_theACLK */
.set ADC_SAR_A_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_A_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_A_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_A_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_A_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_A_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_A_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_A_theACLK__PM_STBY_MSK, 0x02

/* ADC_SAR_B_ADC_SAR */
.set ADC_SAR_B_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_B_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_B_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_B_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_B_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_B_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_B_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_B_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_B_ADC_SAR__CSR7, CYREG_SAR1_CSR7
.set ADC_SAR_B_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_B_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_B_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_B_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_B_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_B_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_B_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_B_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_B_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_B_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_B_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR1_TR0
.set ADC_SAR_B_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR1_TR1
.set ADC_SAR_B_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_B_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_B_theACLK */
.set ADC_SAR_B_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_B_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_B_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_B_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_B_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_B_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_B_theACLK__PM_STBY_MSK, 0x01

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x10000000
.set USBUART_bus_reset__INTC_NUMBER, 28
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_28
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_Signal_Out */
.set Clock_Signal_Out__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_Signal_Out__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_Signal_Out__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_Signal_Out__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Signal_Out__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Signal_Out__PM_ACT_MSK, 0x04
.set Clock_Signal_Out__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Signal_Out__PM_STBY_MSK, 0x04

/* ISR_Debug_Fast_2 */
.set ISR_Debug_Fast_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Debug_Fast_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Debug_Fast_2__INTC_MASK, 0x01
.set ISR_Debug_Fast_2__INTC_NUMBER, 0
.set ISR_Debug_Fast_2__INTC_PRIOR_NUM, 7
.set ISR_Debug_Fast_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_Debug_Fast_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Debug_Fast_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Opamp_Debug_ABuf */
.set Opamp_Debug_ABuf__CR, CYREG_ABUF3_CR
.set Opamp_Debug_ABuf__MX, CYREG_ABUF3_MX
.set Opamp_Debug_ABuf__NPUMP_ABUF_TR0, CYREG_NPUMP_ABUF_TR0
.set Opamp_Debug_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_Debug_ABuf__PM_ACT_MSK, 0x08
.set Opamp_Debug_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_Debug_ABuf__PM_STBY_MSK, 0x08
.set Opamp_Debug_ABuf__RSVD, CYREG_ABUF3_RSVD
.set Opamp_Debug_ABuf__SW, CYREG_ABUF3_SW
.set Opamp_Debug_ABuf__TR0, CYREG_ABUF3_TR0
.set Opamp_Debug_ABuf__TR1, CYREG_ABUF3_TR1

/* Pin_Opamp_A_plus */
.set Pin_Opamp_A_plus__0__MASK, 0x10
.set Pin_Opamp_A_plus__0__PC, CYREG_PRT0_PC4
.set Pin_Opamp_A_plus__0__PORT, 0
.set Pin_Opamp_A_plus__0__SHIFT, 4
.set Pin_Opamp_A_plus__AG, CYREG_PRT0_AG
.set Pin_Opamp_A_plus__AMUX, CYREG_PRT0_AMUX
.set Pin_Opamp_A_plus__BIE, CYREG_PRT0_BIE
.set Pin_Opamp_A_plus__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Opamp_A_plus__BYP, CYREG_PRT0_BYP
.set Pin_Opamp_A_plus__CTL, CYREG_PRT0_CTL
.set Pin_Opamp_A_plus__DM0, CYREG_PRT0_DM0
.set Pin_Opamp_A_plus__DM1, CYREG_PRT0_DM1
.set Pin_Opamp_A_plus__DM2, CYREG_PRT0_DM2
.set Pin_Opamp_A_plus__DR, CYREG_PRT0_DR
.set Pin_Opamp_A_plus__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Opamp_A_plus__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Opamp_A_plus__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Opamp_A_plus__PORT, 0
.set Pin_Opamp_A_plus__PRT, CYREG_PRT0_PRT
.set Pin_Opamp_A_plus__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Opamp_A_plus__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Opamp_A_plus__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Opamp_A_plus__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Opamp_A_plus__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Opamp_A_plus__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Opamp_A_plus__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Opamp_A_plus__PS, CYREG_PRT0_PS
.set Pin_Opamp_A_plus__SLW, CYREG_PRT0_SLW

/* Pin_Opamp_B_plus */
.set Pin_Opamp_B_plus__0__MASK, 0x04
.set Pin_Opamp_B_plus__0__PC, CYREG_PRT0_PC2
.set Pin_Opamp_B_plus__0__PORT, 0
.set Pin_Opamp_B_plus__0__SHIFT, 2
.set Pin_Opamp_B_plus__AG, CYREG_PRT0_AG
.set Pin_Opamp_B_plus__AMUX, CYREG_PRT0_AMUX
.set Pin_Opamp_B_plus__BIE, CYREG_PRT0_BIE
.set Pin_Opamp_B_plus__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Opamp_B_plus__BYP, CYREG_PRT0_BYP
.set Pin_Opamp_B_plus__CTL, CYREG_PRT0_CTL
.set Pin_Opamp_B_plus__DM0, CYREG_PRT0_DM0
.set Pin_Opamp_B_plus__DM1, CYREG_PRT0_DM1
.set Pin_Opamp_B_plus__DM2, CYREG_PRT0_DM2
.set Pin_Opamp_B_plus__DR, CYREG_PRT0_DR
.set Pin_Opamp_B_plus__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Opamp_B_plus__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Opamp_B_plus__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Opamp_B_plus__PORT, 0
.set Pin_Opamp_B_plus__PRT, CYREG_PRT0_PRT
.set Pin_Opamp_B_plus__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Opamp_B_plus__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Opamp_B_plus__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Opamp_B_plus__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Opamp_B_plus__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Opamp_B_plus__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Opamp_B_plus__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Opamp_B_plus__PS, CYREG_PRT0_PS
.set Pin_Opamp_B_plus__SLW, CYREG_PRT0_SLW

/* Opamp_Vref_ABuf */
.set Opamp_Vref_ABuf__CR, CYREG_ABUF1_CR
.set Opamp_Vref_ABuf__MX, CYREG_ABUF1_MX
.set Opamp_Vref_ABuf__NPUMP_ABUF_TR0, CYREG_NPUMP_ABUF_TR0
.set Opamp_Vref_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_Vref_ABuf__PM_ACT_MSK, 0x02
.set Opamp_Vref_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_Vref_ABuf__PM_STBY_MSK, 0x02
.set Opamp_Vref_ABuf__RSVD, CYREG_ABUF1_RSVD
.set Opamp_Vref_ABuf__SW, CYREG_ABUF1_SW
.set Opamp_Vref_ABuf__TR0, CYREG_ABUF1_TR0
.set Opamp_Vref_ABuf__TR1, CYREG_ABUF1_TR1

/* PGA_Stage1_A_SC */
.set PGA_Stage1_A_SC__BST, CYREG_SC2_BST
.set PGA_Stage1_A_SC__CLK, CYREG_SC2_CLK
.set PGA_Stage1_A_SC__CR0, CYREG_SC2_CR0
.set PGA_Stage1_A_SC__CR1, CYREG_SC2_CR1
.set PGA_Stage1_A_SC__CR2, CYREG_SC2_CR2
.set PGA_Stage1_A_SC__MSK, CYREG_SC_MSK
.set PGA_Stage1_A_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Stage1_A_SC__PM_ACT_MSK, 0x02
.set PGA_Stage1_A_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Stage1_A_SC__PM_STBY_MSK, 0x02
.set PGA_Stage1_A_SC__SR, CYREG_SC_SR
.set PGA_Stage1_A_SC__SW0, CYREG_SC2_SW0
.set PGA_Stage1_A_SC__SW10, CYREG_SC2_SW10
.set PGA_Stage1_A_SC__SW2, CYREG_SC2_SW2
.set PGA_Stage1_A_SC__SW3, CYREG_SC2_SW3
.set PGA_Stage1_A_SC__SW4, CYREG_SC2_SW4
.set PGA_Stage1_A_SC__SW6, CYREG_SC2_SW6
.set PGA_Stage1_A_SC__SW7, CYREG_SC2_SW7
.set PGA_Stage1_A_SC__SW8, CYREG_SC2_SW8

/* PGA_Stage1_B_SC */
.set PGA_Stage1_B_SC__BST, CYREG_SC1_BST
.set PGA_Stage1_B_SC__CLK, CYREG_SC1_CLK
.set PGA_Stage1_B_SC__CR0, CYREG_SC1_CR0
.set PGA_Stage1_B_SC__CR1, CYREG_SC1_CR1
.set PGA_Stage1_B_SC__CR2, CYREG_SC1_CR2
.set PGA_Stage1_B_SC__MSK, CYREG_SC_MSK
.set PGA_Stage1_B_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Stage1_B_SC__PM_ACT_MSK, 0x04
.set PGA_Stage1_B_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Stage1_B_SC__PM_STBY_MSK, 0x04
.set PGA_Stage1_B_SC__SR, CYREG_SC_SR
.set PGA_Stage1_B_SC__SW0, CYREG_SC1_SW0
.set PGA_Stage1_B_SC__SW10, CYREG_SC1_SW10
.set PGA_Stage1_B_SC__SW2, CYREG_SC1_SW2
.set PGA_Stage1_B_SC__SW3, CYREG_SC1_SW3
.set PGA_Stage1_B_SC__SW4, CYREG_SC1_SW4
.set PGA_Stage1_B_SC__SW6, CYREG_SC1_SW6
.set PGA_Stage1_B_SC__SW7, CYREG_SC1_SW7
.set PGA_Stage1_B_SC__SW8, CYREG_SC1_SW8

/* PGA_Stage2_A_SC */
.set PGA_Stage2_A_SC__BST, CYREG_SC0_BST
.set PGA_Stage2_A_SC__CLK, CYREG_SC0_CLK
.set PGA_Stage2_A_SC__CR0, CYREG_SC0_CR0
.set PGA_Stage2_A_SC__CR1, CYREG_SC0_CR1
.set PGA_Stage2_A_SC__CR2, CYREG_SC0_CR2
.set PGA_Stage2_A_SC__MSK, CYREG_SC_MSK
.set PGA_Stage2_A_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Stage2_A_SC__PM_ACT_MSK, 0x01
.set PGA_Stage2_A_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Stage2_A_SC__PM_STBY_MSK, 0x01
.set PGA_Stage2_A_SC__SR, CYREG_SC_SR
.set PGA_Stage2_A_SC__SW0, CYREG_SC0_SW0
.set PGA_Stage2_A_SC__SW10, CYREG_SC0_SW10
.set PGA_Stage2_A_SC__SW2, CYREG_SC0_SW2
.set PGA_Stage2_A_SC__SW3, CYREG_SC0_SW3
.set PGA_Stage2_A_SC__SW4, CYREG_SC0_SW4
.set PGA_Stage2_A_SC__SW6, CYREG_SC0_SW6
.set PGA_Stage2_A_SC__SW7, CYREG_SC0_SW7
.set PGA_Stage2_A_SC__SW8, CYREG_SC0_SW8

/* PGA_Stage2_B_SC */
.set PGA_Stage2_B_SC__BST, CYREG_SC3_BST
.set PGA_Stage2_B_SC__CLK, CYREG_SC3_CLK
.set PGA_Stage2_B_SC__CR0, CYREG_SC3_CR0
.set PGA_Stage2_B_SC__CR1, CYREG_SC3_CR1
.set PGA_Stage2_B_SC__CR2, CYREG_SC3_CR2
.set PGA_Stage2_B_SC__MSK, CYREG_SC_MSK
.set PGA_Stage2_B_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Stage2_B_SC__PM_ACT_MSK, 0x08
.set PGA_Stage2_B_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Stage2_B_SC__PM_STBY_MSK, 0x08
.set PGA_Stage2_B_SC__SR, CYREG_SC_SR
.set PGA_Stage2_B_SC__SW0, CYREG_SC3_SW0
.set PGA_Stage2_B_SC__SW10, CYREG_SC3_SW10
.set PGA_Stage2_B_SC__SW2, CYREG_SC3_SW2
.set PGA_Stage2_B_SC__SW3, CYREG_SC3_SW3
.set PGA_Stage2_B_SC__SW4, CYREG_SC3_SW4
.set PGA_Stage2_B_SC__SW6, CYREG_SC3_SW6
.set PGA_Stage2_B_SC__SW7, CYREG_SC3_SW7
.set PGA_Stage2_B_SC__SW8, CYREG_SC3_SW8

/* Pin_Opamp_A_out */
.set Pin_Opamp_A_out__0__MASK, 0x01
.set Pin_Opamp_A_out__0__PC, CYREG_PRT0_PC0
.set Pin_Opamp_A_out__0__PORT, 0
.set Pin_Opamp_A_out__0__SHIFT, 0
.set Pin_Opamp_A_out__AG, CYREG_PRT0_AG
.set Pin_Opamp_A_out__AMUX, CYREG_PRT0_AMUX
.set Pin_Opamp_A_out__BIE, CYREG_PRT0_BIE
.set Pin_Opamp_A_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Opamp_A_out__BYP, CYREG_PRT0_BYP
.set Pin_Opamp_A_out__CTL, CYREG_PRT0_CTL
.set Pin_Opamp_A_out__DM0, CYREG_PRT0_DM0
.set Pin_Opamp_A_out__DM1, CYREG_PRT0_DM1
.set Pin_Opamp_A_out__DM2, CYREG_PRT0_DM2
.set Pin_Opamp_A_out__DR, CYREG_PRT0_DR
.set Pin_Opamp_A_out__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Opamp_A_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Opamp_A_out__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Opamp_A_out__PORT, 0
.set Pin_Opamp_A_out__PRT, CYREG_PRT0_PRT
.set Pin_Opamp_A_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Opamp_A_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Opamp_A_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Opamp_A_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Opamp_A_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Opamp_A_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Opamp_A_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Opamp_A_out__PS, CYREG_PRT0_PS
.set Pin_Opamp_A_out__SLW, CYREG_PRT0_SLW

/* Pin_Opamp_B_out */
.set Pin_Opamp_B_out__0__MASK, 0x02
.set Pin_Opamp_B_out__0__PC, CYREG_PRT0_PC1
.set Pin_Opamp_B_out__0__PORT, 0
.set Pin_Opamp_B_out__0__SHIFT, 1
.set Pin_Opamp_B_out__AG, CYREG_PRT0_AG
.set Pin_Opamp_B_out__AMUX, CYREG_PRT0_AMUX
.set Pin_Opamp_B_out__BIE, CYREG_PRT0_BIE
.set Pin_Opamp_B_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Opamp_B_out__BYP, CYREG_PRT0_BYP
.set Pin_Opamp_B_out__CTL, CYREG_PRT0_CTL
.set Pin_Opamp_B_out__DM0, CYREG_PRT0_DM0
.set Pin_Opamp_B_out__DM1, CYREG_PRT0_DM1
.set Pin_Opamp_B_out__DM2, CYREG_PRT0_DM2
.set Pin_Opamp_B_out__DR, CYREG_PRT0_DR
.set Pin_Opamp_B_out__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Opamp_B_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Opamp_B_out__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Opamp_B_out__PORT, 0
.set Pin_Opamp_B_out__PRT, CYREG_PRT0_PRT
.set Pin_Opamp_B_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Opamp_B_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Opamp_B_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Opamp_B_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Opamp_B_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Opamp_B_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Opamp_B_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Opamp_B_out__PS, CYREG_PRT0_PS
.set Pin_Opamp_B_out__SLW, CYREG_PRT0_SLW

/* Pin_Signal_In_A */
.set Pin_Signal_In_A__0__MASK, 0x08
.set Pin_Signal_In_A__0__PC, CYREG_PRT0_PC3
.set Pin_Signal_In_A__0__PORT, 0
.set Pin_Signal_In_A__0__SHIFT, 3
.set Pin_Signal_In_A__AG, CYREG_PRT0_AG
.set Pin_Signal_In_A__AMUX, CYREG_PRT0_AMUX
.set Pin_Signal_In_A__BIE, CYREG_PRT0_BIE
.set Pin_Signal_In_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Signal_In_A__BYP, CYREG_PRT0_BYP
.set Pin_Signal_In_A__CTL, CYREG_PRT0_CTL
.set Pin_Signal_In_A__DM0, CYREG_PRT0_DM0
.set Pin_Signal_In_A__DM1, CYREG_PRT0_DM1
.set Pin_Signal_In_A__DM2, CYREG_PRT0_DM2
.set Pin_Signal_In_A__DR, CYREG_PRT0_DR
.set Pin_Signal_In_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Signal_In_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Signal_In_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Signal_In_A__PORT, 0
.set Pin_Signal_In_A__PRT, CYREG_PRT0_PRT
.set Pin_Signal_In_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Signal_In_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Signal_In_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Signal_In_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Signal_In_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Signal_In_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Signal_In_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Signal_In_A__PS, CYREG_PRT0_PS
.set Pin_Signal_In_A__SLW, CYREG_PRT0_SLW

/* Pin_Signal_In_B */
.set Pin_Signal_In_B__0__MASK, 0x04
.set Pin_Signal_In_B__0__PC, CYREG_PRT1_PC2
.set Pin_Signal_In_B__0__PORT, 1
.set Pin_Signal_In_B__0__SHIFT, 2
.set Pin_Signal_In_B__AG, CYREG_PRT1_AG
.set Pin_Signal_In_B__AMUX, CYREG_PRT1_AMUX
.set Pin_Signal_In_B__BIE, CYREG_PRT1_BIE
.set Pin_Signal_In_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Signal_In_B__BYP, CYREG_PRT1_BYP
.set Pin_Signal_In_B__CTL, CYREG_PRT1_CTL
.set Pin_Signal_In_B__DM0, CYREG_PRT1_DM0
.set Pin_Signal_In_B__DM1, CYREG_PRT1_DM1
.set Pin_Signal_In_B__DM2, CYREG_PRT1_DM2
.set Pin_Signal_In_B__DR, CYREG_PRT1_DR
.set Pin_Signal_In_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Signal_In_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Signal_In_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Signal_In_B__PORT, 1
.set Pin_Signal_In_B__PRT, CYREG_PRT1_PRT
.set Pin_Signal_In_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Signal_In_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Signal_In_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Signal_In_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Signal_In_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Signal_In_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Signal_In_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Signal_In_B__PS, CYREG_PRT1_PS
.set Pin_Signal_In_B__SLW, CYREG_PRT1_SLW

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
.set USBUART_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ord_int__INTC_MASK, 0x2000000
.set USBUART_ord_int__INTC_NUMBER, 25
.set USBUART_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x800000
.set USBUART_sof_int__INTC_NUMBER, 23
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_Debug_Fast */
.set ISR_Debug_Fast__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Debug_Fast__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Debug_Fast__INTC_MASK, 0x1000
.set ISR_Debug_Fast__INTC_NUMBER, 12
.set ISR_Debug_Fast__INTC_PRIOR_NUM, 7
.set ISR_Debug_Fast__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set ISR_Debug_Fast__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Debug_Fast__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_Debug_Slow */
.set ISR_Debug_Slow__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Debug_Slow__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Debug_Slow__INTC_MASK, 0x200
.set ISR_Debug_Slow__INTC_NUMBER, 9
.set ISR_Debug_Slow__INTC_PRIOR_NUM, 7
.set ISR_Debug_Slow__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set ISR_Debug_Slow__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Debug_Slow__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Matrix_Channel */
.set Matrix_Channel_ctrl_reg__0__MASK, 0x01
.set Matrix_Channel_ctrl_reg__0__POS, 0
.set Matrix_Channel_ctrl_reg__1__MASK, 0x02
.set Matrix_Channel_ctrl_reg__1__POS, 1
.set Matrix_Channel_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Matrix_Channel_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Matrix_Channel_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Matrix_Channel_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Matrix_Channel_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Matrix_Channel_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Matrix_Channel_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Matrix_Channel_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Matrix_Channel_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Matrix_Channel_ctrl_reg__2__MASK, 0x04
.set Matrix_Channel_ctrl_reg__2__POS, 2
.set Matrix_Channel_ctrl_reg__3__MASK, 0x08
.set Matrix_Channel_ctrl_reg__3__POS, 3
.set Matrix_Channel_ctrl_reg__4__MASK, 0x10
.set Matrix_Channel_ctrl_reg__4__POS, 4
.set Matrix_Channel_ctrl_reg__5__MASK, 0x20
.set Matrix_Channel_ctrl_reg__5__POS, 5
.set Matrix_Channel_ctrl_reg__6__MASK, 0x40
.set Matrix_Channel_ctrl_reg__6__POS, 6
.set Matrix_Channel_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Matrix_Channel_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Matrix_Channel_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Matrix_Channel_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Matrix_Channel_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Matrix_Channel_ctrl_reg__MASK, 0x7F
.set Matrix_Channel_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Matrix_Channel_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Matrix_Channel_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* VDAC8_0_viDAC8 */
.set VDAC8_0_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC8_0_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC8_0_viDAC8__D, CYREG_DAC0_D
.set VDAC8_0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_0_viDAC8__PM_ACT_MSK, 0x01
.set VDAC8_0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_0_viDAC8__PM_STBY_MSK, 0x01
.set VDAC8_0_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC8_0_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC8_0_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC8_0_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC8_0_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC8_0_viDAC8__TR, CYREG_DAC0_TR
.set VDAC8_0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC8_0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC8_0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC8_0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC8_0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC8_0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC8_0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC8_0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC8_0_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC0_TR
.set VDAC8_0_viDAC8__TST, CYREG_DAC0_TST

/* ADC_SAR_A_IRQ */
.set ADC_SAR_A_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_A_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_A_IRQ__INTC_MASK, 0x800
.set ADC_SAR_A_IRQ__INTC_NUMBER, 11
.set ADC_SAR_A_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_A_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set ADC_SAR_A_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_A_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_B_IRQ */
.set ADC_SAR_B_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_B_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_B_IRQ__INTC_MASK, 0x10000
.set ADC_SAR_B_IRQ__INTC_NUMBER, 16
.set ADC_SAR_B_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_B_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set ADC_SAR_B_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_B_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_Debug_IRQ */
.set Pin_Debug_IRQ__0__MASK, 0x80
.set Pin_Debug_IRQ__0__PC, CYREG_PRT1_PC7
.set Pin_Debug_IRQ__0__PORT, 1
.set Pin_Debug_IRQ__0__SHIFT, 7
.set Pin_Debug_IRQ__AG, CYREG_PRT1_AG
.set Pin_Debug_IRQ__AMUX, CYREG_PRT1_AMUX
.set Pin_Debug_IRQ__BIE, CYREG_PRT1_BIE
.set Pin_Debug_IRQ__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Debug_IRQ__BYP, CYREG_PRT1_BYP
.set Pin_Debug_IRQ__CTL, CYREG_PRT1_CTL
.set Pin_Debug_IRQ__DM0, CYREG_PRT1_DM0
.set Pin_Debug_IRQ__DM1, CYREG_PRT1_DM1
.set Pin_Debug_IRQ__DM2, CYREG_PRT1_DM2
.set Pin_Debug_IRQ__DR, CYREG_PRT1_DR
.set Pin_Debug_IRQ__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Debug_IRQ__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Debug_IRQ__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Debug_IRQ__MASK, 0x80
.set Pin_Debug_IRQ__PORT, 1
.set Pin_Debug_IRQ__PRT, CYREG_PRT1_PRT
.set Pin_Debug_IRQ__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Debug_IRQ__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Debug_IRQ__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Debug_IRQ__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Debug_IRQ__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Debug_IRQ__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Debug_IRQ__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Debug_IRQ__PS, CYREG_PRT1_PS
.set Pin_Debug_IRQ__SHIFT, 7
.set Pin_Debug_IRQ__SLW, CYREG_PRT1_SLW

/* DMA_Filter_A */
.set DMA_Filter_A__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set DMA_Filter_A__DRQ_NUMBER, 8
.set DMA_Filter_A__NUMBEROF_TDS, 0
.set DMA_Filter_A__PRIORITY, 2
.set DMA_Filter_A__TERMIN_EN, 0
.set DMA_Filter_A__TERMIN_SEL, 0
.set DMA_Filter_A__TERMOUT0_EN, 0
.set DMA_Filter_A__TERMOUT0_SEL, 0
.set DMA_Filter_A__TERMOUT1_EN, 0
.set DMA_Filter_A__TERMOUT1_SEL, 0

/* DMA_Filter_B */
.set DMA_Filter_B__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set DMA_Filter_B__DRQ_NUMBER, 9
.set DMA_Filter_B__NUMBEROF_TDS, 0
.set DMA_Filter_B__PRIORITY, 2
.set DMA_Filter_B__TERMIN_EN, 0
.set DMA_Filter_B__TERMIN_SEL, 0
.set DMA_Filter_B__TERMOUT0_EN, 1
.set DMA_Filter_B__TERMOUT0_SEL, 9
.set DMA_Filter_B__TERMOUT1_EN, 1
.set DMA_Filter_B__TERMOUT1_SEL, 10

/* Opamp_A_ABuf */
.set Opamp_A_ABuf__CR, CYREG_ABUF2_CR
.set Opamp_A_ABuf__MX, CYREG_ABUF2_MX
.set Opamp_A_ABuf__NPUMP_ABUF_TR0, CYREG_NPUMP_ABUF_TR0
.set Opamp_A_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_A_ABuf__PM_ACT_MSK, 0x04
.set Opamp_A_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_A_ABuf__PM_STBY_MSK, 0x04
.set Opamp_A_ABuf__RSVD, CYREG_ABUF2_RSVD
.set Opamp_A_ABuf__SW, CYREG_ABUF2_SW
.set Opamp_A_ABuf__TR0, CYREG_ABUF2_TR0
.set Opamp_A_ABuf__TR1, CYREG_ABUF2_TR1

/* Opamp_B_ABuf */
.set Opamp_B_ABuf__CR, CYREG_ABUF0_CR
.set Opamp_B_ABuf__MX, CYREG_ABUF0_MX
.set Opamp_B_ABuf__NPUMP_ABUF_TR0, CYREG_NPUMP_ABUF_TR0
.set Opamp_B_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_B_ABuf__PM_ACT_MSK, 0x01
.set Opamp_B_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_B_ABuf__PM_STBY_MSK, 0x01
.set Opamp_B_ABuf__RSVD, CYREG_ABUF0_RSVD
.set Opamp_B_ABuf__SW, CYREG_ABUF0_SW
.set Opamp_B_ABuf__TR0, CYREG_ABUF0_TR0
.set Opamp_B_ABuf__TR1, CYREG_ABUF0_TR1

/* Pin_Reserved */
.set Pin_Reserved__0__MASK, 0x01
.set Pin_Reserved__0__PC, CYREG_PRT15_PC0
.set Pin_Reserved__0__PORT, 15
.set Pin_Reserved__0__SHIFT, 0
.set Pin_Reserved__1__MASK, 0x02
.set Pin_Reserved__1__PC, CYREG_PRT15_PC1
.set Pin_Reserved__1__PORT, 15
.set Pin_Reserved__1__SHIFT, 1
.set Pin_Reserved__2__MASK, 0x04
.set Pin_Reserved__2__PC, CYREG_PRT15_PC2
.set Pin_Reserved__2__PORT, 15
.set Pin_Reserved__2__SHIFT, 2
.set Pin_Reserved__3__MASK, 0x08
.set Pin_Reserved__3__PC, CYREG_PRT15_PC3
.set Pin_Reserved__3__PORT, 15
.set Pin_Reserved__3__SHIFT, 3
.set Pin_Reserved__4__MASK, 0x10
.set Pin_Reserved__4__PC, CYREG_PRT15_PC4
.set Pin_Reserved__4__PORT, 15
.set Pin_Reserved__4__SHIFT, 4
.set Pin_Reserved__5__MASK, 0x20
.set Pin_Reserved__5__PC, CYREG_PRT15_PC5
.set Pin_Reserved__5__PORT, 15
.set Pin_Reserved__5__SHIFT, 5
.set Pin_Reserved__AG, CYREG_PRT15_AG
.set Pin_Reserved__AMUX, CYREG_PRT15_AMUX
.set Pin_Reserved__BIE, CYREG_PRT15_BIE
.set Pin_Reserved__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_Reserved__BYP, CYREG_PRT15_BYP
.set Pin_Reserved__CTL, CYREG_PRT15_CTL
.set Pin_Reserved__DM0, CYREG_PRT15_DM0
.set Pin_Reserved__DM1, CYREG_PRT15_DM1
.set Pin_Reserved__DM2, CYREG_PRT15_DM2
.set Pin_Reserved__DR, CYREG_PRT15_DR
.set Pin_Reserved__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_Reserved__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_Reserved__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_Reserved__PORT, 15
.set Pin_Reserved__PRT, CYREG_PRT15_PRT
.set Pin_Reserved__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_Reserved__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_Reserved__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_Reserved__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_Reserved__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_Reserved__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_Reserved__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_Reserved__PS, CYREG_PRT15_PS
.set Pin_Reserved__SLW, CYREG_PRT15_SLW

/* Pin_Row_IO_A */
.set Pin_Row_IO_A__0__MASK, 0x40
.set Pin_Row_IO_A__0__PC, CYREG_PRT0_PC6
.set Pin_Row_IO_A__0__PORT, 0
.set Pin_Row_IO_A__0__SHIFT, 6
.set Pin_Row_IO_A__AG, CYREG_PRT0_AG
.set Pin_Row_IO_A__AMUX, CYREG_PRT0_AMUX
.set Pin_Row_IO_A__BIE, CYREG_PRT0_BIE
.set Pin_Row_IO_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_Row_IO_A__BYP, CYREG_PRT0_BYP
.set Pin_Row_IO_A__CTL, CYREG_PRT0_CTL
.set Pin_Row_IO_A__DM0, CYREG_PRT0_DM0
.set Pin_Row_IO_A__DM1, CYREG_PRT0_DM1
.set Pin_Row_IO_A__DM2, CYREG_PRT0_DM2
.set Pin_Row_IO_A__DR, CYREG_PRT0_DR
.set Pin_Row_IO_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_Row_IO_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_Row_IO_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_Row_IO_A__PORT, 0
.set Pin_Row_IO_A__PRT, CYREG_PRT0_PRT
.set Pin_Row_IO_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_Row_IO_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_Row_IO_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_Row_IO_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_Row_IO_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_Row_IO_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_Row_IO_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_Row_IO_A__PS, CYREG_PRT0_PS
.set Pin_Row_IO_A__SLW, CYREG_PRT0_SLW

/* Pin_Row_IO_B */
.set Pin_Row_IO_B__0__MASK, 0x40
.set Pin_Row_IO_B__0__PC, CYREG_PRT1_PC6
.set Pin_Row_IO_B__0__PORT, 1
.set Pin_Row_IO_B__0__SHIFT, 6
.set Pin_Row_IO_B__AG, CYREG_PRT1_AG
.set Pin_Row_IO_B__AMUX, CYREG_PRT1_AMUX
.set Pin_Row_IO_B__BIE, CYREG_PRT1_BIE
.set Pin_Row_IO_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_Row_IO_B__BYP, CYREG_PRT1_BYP
.set Pin_Row_IO_B__CTL, CYREG_PRT1_CTL
.set Pin_Row_IO_B__DM0, CYREG_PRT1_DM0
.set Pin_Row_IO_B__DM1, CYREG_PRT1_DM1
.set Pin_Row_IO_B__DM2, CYREG_PRT1_DM2
.set Pin_Row_IO_B__DR, CYREG_PRT1_DR
.set Pin_Row_IO_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_Row_IO_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_Row_IO_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_Row_IO_B__PORT, 1
.set Pin_Row_IO_B__PRT, CYREG_PRT1_PRT
.set Pin_Row_IO_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_Row_IO_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_Row_IO_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_Row_IO_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_Row_IO_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_Row_IO_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_Row_IO_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_Row_IO_B__PS, CYREG_PRT1_PS
.set Pin_Row_IO_B__SLW, CYREG_PRT1_SLW

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x4000000
.set USBUART_ep_0__INTC_NUMBER, 26
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_26
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20000000
.set USBUART_ep_1__INTC_NUMBER, 29
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x80000000
.set USBUART_ep_2__INTC_NUMBER, 31
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_31
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x8000000
.set USBUART_ep_3__INTC_NUMBER, 27
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_27
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_4 */
.set USBUART_ep_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_4__INTC_MASK, 0x04
.set USBUART_ep_4__INTC_NUMBER, 2
.set USBUART_ep_4__INTC_PRIOR_NUM, 7
.set USBUART_ep_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_5 */
.set USBUART_ep_5__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_5__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_5__INTC_MASK, 0x08
.set USBUART_ep_5__INTC_NUMBER, 3
.set USBUART_ep_5__INTC_PRIOR_NUM, 7
.set USBUART_ep_5__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_5__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_5__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_6 */
.set USBUART_ep_6__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_6__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_6__INTC_MASK, 0x80000
.set USBUART_ep_6__INTC_NUMBER, 19
.set USBUART_ep_6__INTC_PRIOR_NUM, 7
.set USBUART_ep_6__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set USBUART_ep_6__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_6__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_7 */
.set USBUART_ep_7__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_7__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_7__INTC_MASK, 0x1000000
.set USBUART_ep_7__INTC_NUMBER, 24
.set USBUART_ep_7__INTC_PRIOR_NUM, 7
.set USBUART_ep_7__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_7__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_7__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_8 */
.set USBUART_ep_8__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_8__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_8__INTC_MASK, 0x200000
.set USBUART_ep_8__INTC_NUMBER, 21
.set USBUART_ep_8__INTC_PRIOR_NUM, 7
.set USBUART_ep_8__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_ep_8__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_8__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__OSCLK_DR0, CYREG_USB_OSCLK_DR0
.set USBUART_USB__OSCLK_DR1, CYREG_USB_OSCLK_DR1
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBUART_USB__USBIO_CR2, CYREG_USB_USBIO_CR2

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* ISR_Matrix */
.set ISR_Matrix__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_Matrix__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_Matrix__INTC_MASK, 0x02
.set ISR_Matrix__INTC_NUMBER, 1
.set ISR_Matrix__INTC_PRIOR_NUM, 7
.set ISR_Matrix__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_Matrix__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_Matrix__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_dm */
.set USBUART_dm__0__MASK, 0x80
.set USBUART_dm__0__PC, CYREG_PRT15_PC7
.set USBUART_dm__0__PORT, 15
.set USBUART_dm__0__SHIFT, 7
.set USBUART_dm__AG, CYREG_PRT15_AG
.set USBUART_dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_dm__BIE, CYREG_PRT15_BIE
.set USBUART_dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_dm__BYP, CYREG_PRT15_BYP
.set USBUART_dm__CTL, CYREG_PRT15_CTL
.set USBUART_dm__dm__MASK, 0x80
.set USBUART_dm__dm__PC, CYREG_PRT15_PC7
.set USBUART_dm__dm__PORT, 15
.set USBUART_dm__dm__SHIFT, 7
.set USBUART_dm__DM0, CYREG_PRT15_DM0
.set USBUART_dm__DM1, CYREG_PRT15_DM1
.set USBUART_dm__DM2, CYREG_PRT15_DM2
.set USBUART_dm__DR, CYREG_PRT15_DR
.set USBUART_dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_dm__PORT, 15
.set USBUART_dm__PRT, CYREG_PRT15_PRT
.set USBUART_dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_dm__PS, CYREG_PRT15_PS
.set USBUART_dm__SLW, CYREG_PRT15_SLW

/* USBUART_dp */
.set USBUART_dp__0__MASK, 0x40
.set USBUART_dp__0__PC, CYREG_PRT15_PC6
.set USBUART_dp__0__PORT, 15
.set USBUART_dp__0__SHIFT, 6
.set USBUART_dp__AG, CYREG_PRT15_AG
.set USBUART_dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_dp__BIE, CYREG_PRT15_BIE
.set USBUART_dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_dp__BYP, CYREG_PRT15_BYP
.set USBUART_dp__CTL, CYREG_PRT15_CTL
.set USBUART_dp__DM0, CYREG_PRT15_DM0
.set USBUART_dp__DM1, CYREG_PRT15_DM1
.set USBUART_dp__DM2, CYREG_PRT15_DM2
.set USBUART_dp__dp__MASK, 0x40
.set USBUART_dp__dp__PC, CYREG_PRT15_PC6
.set USBUART_dp__dp__PORT, 15
.set USBUART_dp__dp__SHIFT, 6
.set USBUART_dp__DR, CYREG_PRT15_DR
.set USBUART_dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_dp__PORT, 15
.set USBUART_dp__PRT, CYREG_PRT15_PRT
.set USBUART_dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_dp__PS, CYREG_PRT15_PS
.set USBUART_dp__SLW, CYREG_PRT15_SLW

/* DMA_ADC_A */
.set DMA_ADC_A__DRQ_CTL, CYREG_IDMUX_DRQ_CTL3
.set DMA_ADC_A__DRQ_NUMBER, 12
.set DMA_ADC_A__NUMBEROF_TDS, 0
.set DMA_ADC_A__PRIORITY, 2
.set DMA_ADC_A__TERMIN_EN, 0
.set DMA_ADC_A__TERMIN_SEL, 0
.set DMA_ADC_A__TERMOUT0_EN, 1
.set DMA_ADC_A__TERMOUT0_SEL, 12
.set DMA_ADC_A__TERMOUT1_EN, 1
.set DMA_ADC_A__TERMOUT1_SEL, 6

/* DMA_ADC_B */
.set DMA_ADC_B__DRQ_CTL, CYREG_IDMUX_DRQ_CTL3
.set DMA_ADC_B__DRQ_NUMBER, 13
.set DMA_ADC_B__NUMBEROF_TDS, 0
.set DMA_ADC_B__PRIORITY, 2
.set DMA_ADC_B__TERMIN_EN, 0
.set DMA_ADC_B__TERMIN_SEL, 0
.set DMA_ADC_B__TERMOUT0_EN, 0
.set DMA_ADC_B__TERMOUT0_SEL, 0
.set DMA_ADC_B__TERMOUT1_EN, 0
.set DMA_ADC_B__TERMOUT1_SEL, 0

/* DMA_Debug */
.set DMA_Debug__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_Debug__DRQ_NUMBER, 2
.set DMA_Debug__NUMBEROF_TDS, 0
.set DMA_Debug__PRIORITY, 2
.set DMA_Debug__TERMIN_EN, 0
.set DMA_Debug__TERMIN_SEL, 0
.set DMA_Debug__TERMOUT0_EN, 0
.set DMA_Debug__TERMOUT0_SEL, 0
.set DMA_Debug__TERMOUT1_EN, 0
.set DMA_Debug__TERMOUT1_SEL, 0

/* Matrix_CR */
.set Matrix_CR_ctrl_reg__0__MASK, 0x01
.set Matrix_CR_ctrl_reg__0__POS, 0
.set Matrix_CR_ctrl_reg__1__MASK, 0x02
.set Matrix_CR_ctrl_reg__1__POS, 1
.set Matrix_CR_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Matrix_CR_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Matrix_CR_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Matrix_CR_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Matrix_CR_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Matrix_CR_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Matrix_CR_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Matrix_CR_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Matrix_CR_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Matrix_CR_ctrl_reg__2__MASK, 0x04
.set Matrix_CR_ctrl_reg__2__POS, 2
.set Matrix_CR_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Matrix_CR_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Matrix_CR_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Matrix_CR_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Matrix_CR_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Matrix_CR_ctrl_reg__MASK, 0x07
.set Matrix_CR_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Matrix_CR_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Matrix_CR_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Matrix_SR */
.set Matrix_SR_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Matrix_SR_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set Matrix_SR_sts_reg__MASK, 0x00
.set Matrix_SR_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set Matrix_SR_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Matrix_SR_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* Pin_Debug */
.set Pin_Debug__0__MASK, 0x80
.set Pin_Debug__0__PC, CYREG_PRT3_PC7
.set Pin_Debug__0__PORT, 3
.set Pin_Debug__0__SHIFT, 7
.set Pin_Debug__AG, CYREG_PRT3_AG
.set Pin_Debug__AMUX, CYREG_PRT3_AMUX
.set Pin_Debug__BIE, CYREG_PRT3_BIE
.set Pin_Debug__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Debug__BYP, CYREG_PRT3_BYP
.set Pin_Debug__CTL, CYREG_PRT3_CTL
.set Pin_Debug__DM0, CYREG_PRT3_DM0
.set Pin_Debug__DM1, CYREG_PRT3_DM1
.set Pin_Debug__DM2, CYREG_PRT3_DM2
.set Pin_Debug__DR, CYREG_PRT3_DR
.set Pin_Debug__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Debug__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Debug__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Debug__PORT, 3
.set Pin_Debug__PRT, CYREG_PRT3_PRT
.set Pin_Debug__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Debug__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Debug__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Debug__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Debug__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Debug__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Debug__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Debug__PS, CYREG_PRT3_PS
.set Pin_Debug__SLW, CYREG_PRT3_SLW

/* Pin_Row_A */
.set Pin_Row_A__0__MASK, 0x01
.set Pin_Row_A__0__PC, CYREG_PRT4_PC0
.set Pin_Row_A__0__PORT, 4
.set Pin_Row_A__0__SHIFT, 0
.set Pin_Row_A__1__MASK, 0x04
.set Pin_Row_A__1__PC, CYREG_PRT4_PC2
.set Pin_Row_A__1__PORT, 4
.set Pin_Row_A__1__SHIFT, 2
.set Pin_Row_A__2__MASK, 0x10
.set Pin_Row_A__2__PC, CYREG_PRT4_PC4
.set Pin_Row_A__2__PORT, 4
.set Pin_Row_A__2__SHIFT, 4
.set Pin_Row_A__3__MASK, 0x40
.set Pin_Row_A__3__PC, CYREG_PRT4_PC6
.set Pin_Row_A__3__PORT, 4
.set Pin_Row_A__3__SHIFT, 6
.set Pin_Row_A__4__MASK, 0x02
.set Pin_Row_A__4__PC, CYREG_PRT4_PC1
.set Pin_Row_A__4__PORT, 4
.set Pin_Row_A__4__SHIFT, 1
.set Pin_Row_A__5__MASK, 0x08
.set Pin_Row_A__5__PC, CYREG_PRT4_PC3
.set Pin_Row_A__5__PORT, 4
.set Pin_Row_A__5__SHIFT, 3
.set Pin_Row_A__6__MASK, 0x20
.set Pin_Row_A__6__PC, CYREG_PRT4_PC5
.set Pin_Row_A__6__PORT, 4
.set Pin_Row_A__6__SHIFT, 5
.set Pin_Row_A__7__MASK, 0x80
.set Pin_Row_A__7__PC, CYREG_PRT4_PC7
.set Pin_Row_A__7__PORT, 4
.set Pin_Row_A__7__SHIFT, 7
.set Pin_Row_A__AG, CYREG_PRT4_AG
.set Pin_Row_A__AMUX, CYREG_PRT4_AMUX
.set Pin_Row_A__BIE, CYREG_PRT4_BIE
.set Pin_Row_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_Row_A__BYP, CYREG_PRT4_BYP
.set Pin_Row_A__CTL, CYREG_PRT4_CTL
.set Pin_Row_A__DM0, CYREG_PRT4_DM0
.set Pin_Row_A__DM1, CYREG_PRT4_DM1
.set Pin_Row_A__DM2, CYREG_PRT4_DM2
.set Pin_Row_A__DR, CYREG_PRT4_DR
.set Pin_Row_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_Row_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_Row_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_Row_A__PORT, 4
.set Pin_Row_A__PRT, CYREG_PRT4_PRT
.set Pin_Row_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_Row_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_Row_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_Row_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_Row_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_Row_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_Row_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_Row_A__PS, CYREG_PRT4_PS
.set Pin_Row_A__SLW, CYREG_PRT4_SLW

/* Pin_Row_B */
.set Pin_Row_B__0__MASK, 0x01
.set Pin_Row_B__0__PC, CYREG_PRT5_PC0
.set Pin_Row_B__0__PORT, 5
.set Pin_Row_B__0__SHIFT, 0
.set Pin_Row_B__1__MASK, 0x04
.set Pin_Row_B__1__PC, CYREG_PRT5_PC2
.set Pin_Row_B__1__PORT, 5
.set Pin_Row_B__1__SHIFT, 2
.set Pin_Row_B__2__MASK, 0x10
.set Pin_Row_B__2__PC, CYREG_PRT5_PC4
.set Pin_Row_B__2__PORT, 5
.set Pin_Row_B__2__SHIFT, 4
.set Pin_Row_B__3__MASK, 0x40
.set Pin_Row_B__3__PC, CYREG_PRT5_PC6
.set Pin_Row_B__3__PORT, 5
.set Pin_Row_B__3__SHIFT, 6
.set Pin_Row_B__4__MASK, 0x02
.set Pin_Row_B__4__PC, CYREG_PRT5_PC1
.set Pin_Row_B__4__PORT, 5
.set Pin_Row_B__4__SHIFT, 1
.set Pin_Row_B__5__MASK, 0x08
.set Pin_Row_B__5__PC, CYREG_PRT5_PC3
.set Pin_Row_B__5__PORT, 5
.set Pin_Row_B__5__SHIFT, 3
.set Pin_Row_B__6__MASK, 0x20
.set Pin_Row_B__6__PC, CYREG_PRT5_PC5
.set Pin_Row_B__6__PORT, 5
.set Pin_Row_B__6__SHIFT, 5
.set Pin_Row_B__7__MASK, 0x80
.set Pin_Row_B__7__PC, CYREG_PRT5_PC7
.set Pin_Row_B__7__PORT, 5
.set Pin_Row_B__7__SHIFT, 7
.set Pin_Row_B__AG, CYREG_PRT5_AG
.set Pin_Row_B__AMUX, CYREG_PRT5_AMUX
.set Pin_Row_B__BIE, CYREG_PRT5_BIE
.set Pin_Row_B__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Row_B__BYP, CYREG_PRT5_BYP
.set Pin_Row_B__CTL, CYREG_PRT5_CTL
.set Pin_Row_B__DM0, CYREG_PRT5_DM0
.set Pin_Row_B__DM1, CYREG_PRT5_DM1
.set Pin_Row_B__DM2, CYREG_PRT5_DM2
.set Pin_Row_B__DR, CYREG_PRT5_DR
.set Pin_Row_B__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Row_B__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Row_B__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Row_B__PORT, 5
.set Pin_Row_B__PRT, CYREG_PRT5_PRT
.set Pin_Row_B__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Row_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Row_B__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Row_B__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Row_B__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Row_B__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Row_B__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Row_B__PS, CYREG_PRT5_PS
.set Pin_Row_B__SLW, CYREG_PRT5_SLW

/* Pin_Vref */
.set Pin_Vref__0__MASK, 0x40
.set Pin_Vref__0__PC, CYREG_PRT3_PC6
.set Pin_Vref__0__PORT, 3
.set Pin_Vref__0__SHIFT, 6
.set Pin_Vref__AG, CYREG_PRT3_AG
.set Pin_Vref__AMUX, CYREG_PRT3_AMUX
.set Pin_Vref__BIE, CYREG_PRT3_BIE
.set Pin_Vref__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_Vref__BYP, CYREG_PRT3_BYP
.set Pin_Vref__CTL, CYREG_PRT3_CTL
.set Pin_Vref__DM0, CYREG_PRT3_DM0
.set Pin_Vref__DM1, CYREG_PRT3_DM1
.set Pin_Vref__DM2, CYREG_PRT3_DM2
.set Pin_Vref__DR, CYREG_PRT3_DR
.set Pin_Vref__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_Vref__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_Vref__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_Vref__PORT, 3
.set Pin_Vref__PRT, CYREG_PRT3_PRT
.set Pin_Vref__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_Vref__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_Vref__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_Vref__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_Vref__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_Vref__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_Vref__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_Vref__PS, CYREG_PRT3_PS
.set Pin_Vref__SLW, CYREG_PRT3_SLW

/* Pin_Col */
.set Pin_Col__0__AG, CYREG_PRT6_AG
.set Pin_Col__0__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__0__BIE, CYREG_PRT6_BIE
.set Pin_Col__0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__0__BYP, CYREG_PRT6_BYP
.set Pin_Col__0__CTL, CYREG_PRT6_CTL
.set Pin_Col__0__DM0, CYREG_PRT6_DM0
.set Pin_Col__0__DM1, CYREG_PRT6_DM1
.set Pin_Col__0__DM2, CYREG_PRT6_DM2
.set Pin_Col__0__DR, CYREG_PRT6_DR
.set Pin_Col__0__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__0__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__0__MASK, 0x01
.set Pin_Col__0__PC, CYREG_PRT6_PC0
.set Pin_Col__0__PORT, 6
.set Pin_Col__0__PRT, CYREG_PRT6_PRT
.set Pin_Col__0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__0__PS, CYREG_PRT6_PS
.set Pin_Col__0__SHIFT, 0
.set Pin_Col__0__SLW, CYREG_PRT6_SLW
.set Pin_Col__1__AG, CYREG_PRT6_AG
.set Pin_Col__1__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__1__BIE, CYREG_PRT6_BIE
.set Pin_Col__1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__1__BYP, CYREG_PRT6_BYP
.set Pin_Col__1__CTL, CYREG_PRT6_CTL
.set Pin_Col__1__DM0, CYREG_PRT6_DM0
.set Pin_Col__1__DM1, CYREG_PRT6_DM1
.set Pin_Col__1__DM2, CYREG_PRT6_DM2
.set Pin_Col__1__DR, CYREG_PRT6_DR
.set Pin_Col__1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__1__MASK, 0x04
.set Pin_Col__1__PC, CYREG_PRT6_PC2
.set Pin_Col__1__PORT, 6
.set Pin_Col__1__PRT, CYREG_PRT6_PRT
.set Pin_Col__1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__1__PS, CYREG_PRT6_PS
.set Pin_Col__1__SHIFT, 2
.set Pin_Col__1__SLW, CYREG_PRT6_SLW
.set Pin_Col__10__AG, CYREG_PRT12_AG
.set Pin_Col__10__BIE, CYREG_PRT12_BIE
.set Pin_Col__10__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__10__BYP, CYREG_PRT12_BYP
.set Pin_Col__10__DM0, CYREG_PRT12_DM0
.set Pin_Col__10__DM1, CYREG_PRT12_DM1
.set Pin_Col__10__DM2, CYREG_PRT12_DM2
.set Pin_Col__10__DR, CYREG_PRT12_DR
.set Pin_Col__10__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__10__MASK, 0x04
.set Pin_Col__10__PC, CYREG_PRT12_PC2
.set Pin_Col__10__PORT, 12
.set Pin_Col__10__PRT, CYREG_PRT12_PRT
.set Pin_Col__10__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__10__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__10__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__10__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__10__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__10__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__10__PS, CYREG_PRT12_PS
.set Pin_Col__10__SHIFT, 2
.set Pin_Col__10__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__10__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__10__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__10__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__10__SLW, CYREG_PRT12_SLW
.set Pin_Col__11__AG, CYREG_PRT12_AG
.set Pin_Col__11__BIE, CYREG_PRT12_BIE
.set Pin_Col__11__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__11__BYP, CYREG_PRT12_BYP
.set Pin_Col__11__DM0, CYREG_PRT12_DM0
.set Pin_Col__11__DM1, CYREG_PRT12_DM1
.set Pin_Col__11__DM2, CYREG_PRT12_DM2
.set Pin_Col__11__DR, CYREG_PRT12_DR
.set Pin_Col__11__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__11__MASK, 0x08
.set Pin_Col__11__PC, CYREG_PRT12_PC3
.set Pin_Col__11__PORT, 12
.set Pin_Col__11__PRT, CYREG_PRT12_PRT
.set Pin_Col__11__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__11__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__11__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__11__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__11__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__11__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__11__PS, CYREG_PRT12_PS
.set Pin_Col__11__SHIFT, 3
.set Pin_Col__11__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__11__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__11__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__11__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__11__SLW, CYREG_PRT12_SLW
.set Pin_Col__12__AG, CYREG_PRT12_AG
.set Pin_Col__12__BIE, CYREG_PRT12_BIE
.set Pin_Col__12__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__12__BYP, CYREG_PRT12_BYP
.set Pin_Col__12__DM0, CYREG_PRT12_DM0
.set Pin_Col__12__DM1, CYREG_PRT12_DM1
.set Pin_Col__12__DM2, CYREG_PRT12_DM2
.set Pin_Col__12__DR, CYREG_PRT12_DR
.set Pin_Col__12__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__12__MASK, 0x10
.set Pin_Col__12__PC, CYREG_PRT12_PC4
.set Pin_Col__12__PORT, 12
.set Pin_Col__12__PRT, CYREG_PRT12_PRT
.set Pin_Col__12__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__12__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__12__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__12__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__12__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__12__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__12__PS, CYREG_PRT12_PS
.set Pin_Col__12__SHIFT, 4
.set Pin_Col__12__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__12__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__12__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__12__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__12__SLW, CYREG_PRT12_SLW
.set Pin_Col__13__AG, CYREG_PRT12_AG
.set Pin_Col__13__BIE, CYREG_PRT12_BIE
.set Pin_Col__13__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__13__BYP, CYREG_PRT12_BYP
.set Pin_Col__13__DM0, CYREG_PRT12_DM0
.set Pin_Col__13__DM1, CYREG_PRT12_DM1
.set Pin_Col__13__DM2, CYREG_PRT12_DM2
.set Pin_Col__13__DR, CYREG_PRT12_DR
.set Pin_Col__13__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__13__MASK, 0x20
.set Pin_Col__13__PC, CYREG_PRT12_PC5
.set Pin_Col__13__PORT, 12
.set Pin_Col__13__PRT, CYREG_PRT12_PRT
.set Pin_Col__13__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__13__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__13__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__13__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__13__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__13__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__13__PS, CYREG_PRT12_PS
.set Pin_Col__13__SHIFT, 5
.set Pin_Col__13__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__13__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__13__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__13__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__13__SLW, CYREG_PRT12_SLW
.set Pin_Col__14__AG, CYREG_PRT12_AG
.set Pin_Col__14__BIE, CYREG_PRT12_BIE
.set Pin_Col__14__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__14__BYP, CYREG_PRT12_BYP
.set Pin_Col__14__DM0, CYREG_PRT12_DM0
.set Pin_Col__14__DM1, CYREG_PRT12_DM1
.set Pin_Col__14__DM2, CYREG_PRT12_DM2
.set Pin_Col__14__DR, CYREG_PRT12_DR
.set Pin_Col__14__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__14__MASK, 0x40
.set Pin_Col__14__PC, CYREG_PRT12_PC6
.set Pin_Col__14__PORT, 12
.set Pin_Col__14__PRT, CYREG_PRT12_PRT
.set Pin_Col__14__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__14__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__14__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__14__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__14__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__14__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__14__PS, CYREG_PRT12_PS
.set Pin_Col__14__SHIFT, 6
.set Pin_Col__14__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__14__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__14__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__14__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__14__SLW, CYREG_PRT12_SLW
.set Pin_Col__15__AG, CYREG_PRT12_AG
.set Pin_Col__15__BIE, CYREG_PRT12_BIE
.set Pin_Col__15__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__15__BYP, CYREG_PRT12_BYP
.set Pin_Col__15__DM0, CYREG_PRT12_DM0
.set Pin_Col__15__DM1, CYREG_PRT12_DM1
.set Pin_Col__15__DM2, CYREG_PRT12_DM2
.set Pin_Col__15__DR, CYREG_PRT12_DR
.set Pin_Col__15__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__15__MASK, 0x80
.set Pin_Col__15__PC, CYREG_PRT12_PC7
.set Pin_Col__15__PORT, 12
.set Pin_Col__15__PRT, CYREG_PRT12_PRT
.set Pin_Col__15__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__15__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__15__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__15__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__15__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__15__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__15__PS, CYREG_PRT12_PS
.set Pin_Col__15__SHIFT, 7
.set Pin_Col__15__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__15__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__15__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__15__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__15__SLW, CYREG_PRT12_SLW
.set Pin_Col__2__AG, CYREG_PRT6_AG
.set Pin_Col__2__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__2__BIE, CYREG_PRT6_BIE
.set Pin_Col__2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__2__BYP, CYREG_PRT6_BYP
.set Pin_Col__2__CTL, CYREG_PRT6_CTL
.set Pin_Col__2__DM0, CYREG_PRT6_DM0
.set Pin_Col__2__DM1, CYREG_PRT6_DM1
.set Pin_Col__2__DM2, CYREG_PRT6_DM2
.set Pin_Col__2__DR, CYREG_PRT6_DR
.set Pin_Col__2__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__2__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__2__MASK, 0x10
.set Pin_Col__2__PC, CYREG_PRT6_PC4
.set Pin_Col__2__PORT, 6
.set Pin_Col__2__PRT, CYREG_PRT6_PRT
.set Pin_Col__2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__2__PS, CYREG_PRT6_PS
.set Pin_Col__2__SHIFT, 4
.set Pin_Col__2__SLW, CYREG_PRT6_SLW
.set Pin_Col__3__AG, CYREG_PRT6_AG
.set Pin_Col__3__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__3__BIE, CYREG_PRT6_BIE
.set Pin_Col__3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__3__BYP, CYREG_PRT6_BYP
.set Pin_Col__3__CTL, CYREG_PRT6_CTL
.set Pin_Col__3__DM0, CYREG_PRT6_DM0
.set Pin_Col__3__DM1, CYREG_PRT6_DM1
.set Pin_Col__3__DM2, CYREG_PRT6_DM2
.set Pin_Col__3__DR, CYREG_PRT6_DR
.set Pin_Col__3__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__3__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__3__MASK, 0x40
.set Pin_Col__3__PC, CYREG_PRT6_PC6
.set Pin_Col__3__PORT, 6
.set Pin_Col__3__PRT, CYREG_PRT6_PRT
.set Pin_Col__3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__3__PS, CYREG_PRT6_PS
.set Pin_Col__3__SHIFT, 6
.set Pin_Col__3__SLW, CYREG_PRT6_SLW
.set Pin_Col__4__AG, CYREG_PRT6_AG
.set Pin_Col__4__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__4__BIE, CYREG_PRT6_BIE
.set Pin_Col__4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__4__BYP, CYREG_PRT6_BYP
.set Pin_Col__4__CTL, CYREG_PRT6_CTL
.set Pin_Col__4__DM0, CYREG_PRT6_DM0
.set Pin_Col__4__DM1, CYREG_PRT6_DM1
.set Pin_Col__4__DM2, CYREG_PRT6_DM2
.set Pin_Col__4__DR, CYREG_PRT6_DR
.set Pin_Col__4__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__4__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__4__MASK, 0x02
.set Pin_Col__4__PC, CYREG_PRT6_PC1
.set Pin_Col__4__PORT, 6
.set Pin_Col__4__PRT, CYREG_PRT6_PRT
.set Pin_Col__4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__4__PS, CYREG_PRT6_PS
.set Pin_Col__4__SHIFT, 1
.set Pin_Col__4__SLW, CYREG_PRT6_SLW
.set Pin_Col__5__AG, CYREG_PRT6_AG
.set Pin_Col__5__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__5__BIE, CYREG_PRT6_BIE
.set Pin_Col__5__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__5__BYP, CYREG_PRT6_BYP
.set Pin_Col__5__CTL, CYREG_PRT6_CTL
.set Pin_Col__5__DM0, CYREG_PRT6_DM0
.set Pin_Col__5__DM1, CYREG_PRT6_DM1
.set Pin_Col__5__DM2, CYREG_PRT6_DM2
.set Pin_Col__5__DR, CYREG_PRT6_DR
.set Pin_Col__5__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__5__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__5__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__5__MASK, 0x08
.set Pin_Col__5__PC, CYREG_PRT6_PC3
.set Pin_Col__5__PORT, 6
.set Pin_Col__5__PRT, CYREG_PRT6_PRT
.set Pin_Col__5__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__5__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__5__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__5__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__5__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__5__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__5__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__5__PS, CYREG_PRT6_PS
.set Pin_Col__5__SHIFT, 3
.set Pin_Col__5__SLW, CYREG_PRT6_SLW
.set Pin_Col__6__AG, CYREG_PRT6_AG
.set Pin_Col__6__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__6__BIE, CYREG_PRT6_BIE
.set Pin_Col__6__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__6__BYP, CYREG_PRT6_BYP
.set Pin_Col__6__CTL, CYREG_PRT6_CTL
.set Pin_Col__6__DM0, CYREG_PRT6_DM0
.set Pin_Col__6__DM1, CYREG_PRT6_DM1
.set Pin_Col__6__DM2, CYREG_PRT6_DM2
.set Pin_Col__6__DR, CYREG_PRT6_DR
.set Pin_Col__6__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__6__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__6__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__6__MASK, 0x20
.set Pin_Col__6__PC, CYREG_PRT6_PC5
.set Pin_Col__6__PORT, 6
.set Pin_Col__6__PRT, CYREG_PRT6_PRT
.set Pin_Col__6__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__6__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__6__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__6__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__6__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__6__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__6__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__6__PS, CYREG_PRT6_PS
.set Pin_Col__6__SHIFT, 5
.set Pin_Col__6__SLW, CYREG_PRT6_SLW
.set Pin_Col__7__AG, CYREG_PRT6_AG
.set Pin_Col__7__AMUX, CYREG_PRT6_AMUX
.set Pin_Col__7__BIE, CYREG_PRT6_BIE
.set Pin_Col__7__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_Col__7__BYP, CYREG_PRT6_BYP
.set Pin_Col__7__CTL, CYREG_PRT6_CTL
.set Pin_Col__7__DM0, CYREG_PRT6_DM0
.set Pin_Col__7__DM1, CYREG_PRT6_DM1
.set Pin_Col__7__DM2, CYREG_PRT6_DM2
.set Pin_Col__7__DR, CYREG_PRT6_DR
.set Pin_Col__7__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_Col__7__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_Col__7__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_Col__7__MASK, 0x80
.set Pin_Col__7__PC, CYREG_PRT6_PC7
.set Pin_Col__7__PORT, 6
.set Pin_Col__7__PRT, CYREG_PRT6_PRT
.set Pin_Col__7__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_Col__7__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_Col__7__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_Col__7__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_Col__7__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_Col__7__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_Col__7__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_Col__7__PS, CYREG_PRT6_PS
.set Pin_Col__7__SHIFT, 7
.set Pin_Col__7__SLW, CYREG_PRT6_SLW
.set Pin_Col__8__AG, CYREG_PRT12_AG
.set Pin_Col__8__BIE, CYREG_PRT12_BIE
.set Pin_Col__8__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__8__BYP, CYREG_PRT12_BYP
.set Pin_Col__8__DM0, CYREG_PRT12_DM0
.set Pin_Col__8__DM1, CYREG_PRT12_DM1
.set Pin_Col__8__DM2, CYREG_PRT12_DM2
.set Pin_Col__8__DR, CYREG_PRT12_DR
.set Pin_Col__8__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__8__MASK, 0x01
.set Pin_Col__8__PC, CYREG_PRT12_PC0
.set Pin_Col__8__PORT, 12
.set Pin_Col__8__PRT, CYREG_PRT12_PRT
.set Pin_Col__8__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__8__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__8__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__8__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__8__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__8__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__8__PS, CYREG_PRT12_PS
.set Pin_Col__8__SHIFT, 0
.set Pin_Col__8__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__8__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__8__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__8__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__8__SLW, CYREG_PRT12_SLW
.set Pin_Col__9__AG, CYREG_PRT12_AG
.set Pin_Col__9__BIE, CYREG_PRT12_BIE
.set Pin_Col__9__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_Col__9__BYP, CYREG_PRT12_BYP
.set Pin_Col__9__DM0, CYREG_PRT12_DM0
.set Pin_Col__9__DM1, CYREG_PRT12_DM1
.set Pin_Col__9__DM2, CYREG_PRT12_DM2
.set Pin_Col__9__DR, CYREG_PRT12_DR
.set Pin_Col__9__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_Col__9__MASK, 0x02
.set Pin_Col__9__PC, CYREG_PRT12_PC1
.set Pin_Col__9__PORT, 12
.set Pin_Col__9__PRT, CYREG_PRT12_PRT
.set Pin_Col__9__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_Col__9__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_Col__9__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_Col__9__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_Col__9__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_Col__9__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_Col__9__PS, CYREG_PRT12_PS
.set Pin_Col__9__SHIFT, 1
.set Pin_Col__9__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_Col__9__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_Col__9__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_Col__9__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_Col__9__SLW, CYREG_PRT12_SLW

/* Pin_1 */
.set Pin_1__0__MASK, 0x01
.set Pin_1__0__PC, CYREG_PRT3_PC0
.set Pin_1__0__PORT, 3
.set Pin_1__0__SHIFT, 0
.set Pin_1__AG, CYREG_PRT3_AG
.set Pin_1__AMUX, CYREG_PRT3_AMUX
.set Pin_1__BIE, CYREG_PRT3_BIE
.set Pin_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_1__BYP, CYREG_PRT3_BYP
.set Pin_1__CTL, CYREG_PRT3_CTL
.set Pin_1__DM0, CYREG_PRT3_DM0
.set Pin_1__DM1, CYREG_PRT3_DM1
.set Pin_1__DM2, CYREG_PRT3_DM2
.set Pin_1__DR, CYREG_PRT3_DR
.set Pin_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_1__MASK, 0x01
.set Pin_1__PORT, 3
.set Pin_1__PRT, CYREG_PRT3_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_1__PS, CYREG_PRT3_PS
.set Pin_1__SHIFT, 0
.set Pin_1__SLW, CYREG_PRT3_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT3_PC1
.set Pin_2__0__PORT, 3
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT3_AG
.set Pin_2__AMUX, CYREG_PRT3_AMUX
.set Pin_2__BIE, CYREG_PRT3_BIE
.set Pin_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_2__BYP, CYREG_PRT3_BYP
.set Pin_2__CTL, CYREG_PRT3_CTL
.set Pin_2__DM0, CYREG_PRT3_DM0
.set Pin_2__DM1, CYREG_PRT3_DM1
.set Pin_2__DM2, CYREG_PRT3_DM2
.set Pin_2__DR, CYREG_PRT3_DR
.set Pin_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 3
.set Pin_2__PRT, CYREG_PRT3_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_2__PS, CYREG_PRT3_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 2
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set autoVrefComparator__CLK, CYREG_CMP1_CLK
.set autoVrefComparator__CMP_MASK, 0x02
.set autoVrefComparator__CMP_NUMBER, 1
.set autoVrefComparator__CR, CYREG_CMP1_CR
.set autoVrefComparator__LUT__CR, CYREG_LUT1_CR
.set autoVrefComparator__LUT__MSK, CYREG_LUT_MSK
.set autoVrefComparator__LUT__MSK_MASK, 0x02
.set autoVrefComparator__LUT__MSK_SHIFT, 1
.set autoVrefComparator__LUT__MX, CYREG_LUT1_MX
.set autoVrefComparator__LUT__SR, CYREG_LUT_SR
.set autoVrefComparator__LUT__SR_MASK, 0x02
.set autoVrefComparator__LUT__SR_SHIFT, 1
.set autoVrefComparator__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set autoVrefComparator__PM_ACT_MSK, 0x04
.set autoVrefComparator__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set autoVrefComparator__PM_STBY_MSK, 0x04
.set autoVrefComparator__SW0, CYREG_CMP1_SW0
.set autoVrefComparator__SW2, CYREG_CMP1_SW2
.set autoVrefComparator__SW3, CYREG_CMP1_SW3
.set autoVrefComparator__SW4, CYREG_CMP1_SW4
.set autoVrefComparator__SW6, CYREG_CMP1_SW6
.set autoVrefComparator__TR, CYREG_CMP1_TR
.set autoVrefComparator__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set autoVrefComparator__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set autoVrefComparator__WRK, CYREG_CMP_WRK
.set autoVrefComparator__WRK_MASK, 0x02
.set autoVrefComparator__WRK_SHIFT, 1
.set BCLK__BUS_CLK__HZ, 70000000
.set BCLK__BUS_CLK__KHZ, 70000
.set BCLK__BUS_CLK__MHZ, 70
.set CYDEV_BOOTLOADER_CHECKSUM, 0
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 10
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_ES1
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_ES1
.set CYDEV_CONFIG_FORCE_ROUTE, 0
.set CYDEV_CONFIG_UNUSED_IO, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, 1
.set CYDEV_CONFIGURATION_MODE, 2
.set CYDEV_DATA_CACHE_ENABLED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DEBUGGING_DPS, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 4096
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_STACK_SIZE, 16384
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00003304
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
