library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity forwarder is
	generic (
		addr_size : integer := 3
	);
	port (
		R1AD, R2AD, RegAD_EXMEM, RegAD_MEMWB: in std_logic_vector(addr_size-1 downto 0);
		S1, S2: out std_logic_vector(1 downto 0)
	);
end entity forwarder;

architecture behav of forwarder is
	begin
		S1 <= "00";
		S2 <= "00";
		
		if (R1AD = RegAD_EXMEM) then
			S1 <= "10";
		elsif (R1AD = RegAD_MEMWB) then
			S1 <= "01";
		end if;
		
		if (R2AD = RegAD_EXMEM) then
			S1 <= "10";
		elsif (R2AD = RegAD_MEMWB) then
			S1 <= "01";
		end if;
	end process;
end architecture behav;