```markdown
# ðŸ¦‹ ButterFly RISC-V Core

**ButterFly** is a custom open-source RISC-V processor core designed from scratch for educational and research purposes, inspired by IIT Madras SHAKTI.
It aims to be a modular, synthesizable, and verifiable RISC-V design implemented using open-source tools on Ubuntu and commercial tools on CentOS (Cadence).

## Repository Structure

```

- `rtl/` : RTL source code
- `tb/` : Testbenches
- `sim/` : Simulation setups
- `docs/` : Specifications and design documents
- `synthesis/` : Synthesis outputs and scripts
- `fpga/` : FPGA prototyping
- `openlane/` : ASIC flow using OpenLane

```

## License
MIT License (open-source educational use)

```

---
