<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/kernel/cpu/centaur.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/kernel/cpu</a> - centaur.c<span style="font-size: 80%;"> (source / <a href="centaur.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">42</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: GPL-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : </a>
<a name="3"><span class="lineNum">       3 </span>            : #include &lt;linux/sched.h&gt;</a>
<a name="4"><span class="lineNum">       4 </span>            : #include &lt;linux/sched/clock.h&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            : </a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;asm/cpu.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;asm/e820/api.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : #include &lt;asm/mtrr.h&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            : #include &lt;asm/msr.h&gt;</a>
<a name="11"><span class="lineNum">      11 </span>            : </a>
<a name="12"><span class="lineNum">      12 </span>            : #include &quot;cpu.h&quot;</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : #define ACE_PRESENT     (1 &lt;&lt; 6)</a>
<a name="15"><span class="lineNum">      15 </span>            : #define ACE_ENABLED     (1 &lt;&lt; 7)</a>
<a name="16"><span class="lineNum">      16 </span>            : #define ACE_FCR         (1 &lt;&lt; 28) /* MSR_VIA_FCR */</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : #define RNG_PRESENT     (1 &lt;&lt; 2)</a>
<a name="19"><span class="lineNum">      19 </span>            : #define RNG_ENABLED     (1 &lt;&lt; 3)</a>
<a name="20"><span class="lineNum">      20 </span>            : #define RNG_ENABLE      (1 &lt;&lt; 6)  /* MSR_VIA_RNG */</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span><span class="lineNoCov">          0 : static void init_c3(struct cpuinfo_x86 *c)</span></a>
<a name="23"><span class="lineNum">      23 </span>            : {</a>
<a name="24"><span class="lineNum">      24 </span><span class="lineNoCov">          0 :         u32  lo, hi;</span></a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            :         /* Test for Centaur Extended Feature Flags presence */</a>
<a name="27"><span class="lineNum">      27 </span><span class="lineNoCov">          0 :         if (cpuid_eax(0xC0000000) &gt;= 0xC0000001) {</span></a>
<a name="28"><span class="lineNum">      28 </span><span class="lineNoCov">          0 :                 u32 tmp = cpuid_edx(0xC0000001);</span></a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            :                 /* enable ACE unit, if present and disabled */</a>
<a name="31"><span class="lineNum">      31 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; (ACE_PRESENT | ACE_ENABLED)) == ACE_PRESENT) {</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineNoCov">          0 :                         rdmsr(MSR_VIA_FCR, lo, hi);</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineNoCov">          0 :                         lo |= ACE_FCR;          /* enable ACE unit */</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :                         wrmsr(MSR_VIA_FCR, lo, hi);</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :                         pr_info(&quot;CPU: Enabled ACE h/w crypto\n&quot;);</span></a>
<a name="36"><span class="lineNum">      36 </span>            :                 }</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            :                 /* enable RNG unit, if present and disabled */</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineNoCov">          0 :                 if ((tmp &amp; (RNG_PRESENT | RNG_ENABLED)) == RNG_PRESENT) {</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :                         rdmsr(MSR_VIA_RNG, lo, hi);</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :                         lo |= RNG_ENABLE;       /* enable RNG unit */</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineNoCov">          0 :                         wrmsr(MSR_VIA_RNG, lo, hi);</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineNoCov">          0 :                         pr_info(&quot;CPU: Enabled h/w RNG\n&quot;);</span></a>
<a name="44"><span class="lineNum">      44 </span>            :                 }</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            :                 /* store Centaur Extended Feature Flags as</a>
<a name="47"><span class="lineNum">      47 </span>            :                  * word 5 of the CPU capability bit array</a>
<a name="48"><span class="lineNum">      48 </span>            :                  */</a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :                 c-&gt;x86_capability[CPUID_C000_0001_EDX] = cpuid_edx(0xC0000001);</span></a>
<a name="50"><span class="lineNum">      50 </span>            :         }</a>
<a name="51"><span class="lineNum">      51 </span>            : #ifdef CONFIG_X86_32</a>
<a name="52"><span class="lineNum">      52 </span>            :         /* Cyrix III family needs CX8 &amp; PGE explicitly enabled. */</a>
<a name="53"><span class="lineNum">      53 </span>            :         if (c-&gt;x86_model &gt;= 6 &amp;&amp; c-&gt;x86_model &lt;= 13) {</a>
<a name="54"><span class="lineNum">      54 </span>            :                 rdmsr(MSR_VIA_FCR, lo, hi);</a>
<a name="55"><span class="lineNum">      55 </span>            :                 lo |= (1&lt;&lt;1 | 1&lt;&lt;7);</a>
<a name="56"><span class="lineNum">      56 </span>            :                 wrmsr(MSR_VIA_FCR, lo, hi);</a>
<a name="57"><span class="lineNum">      57 </span>            :                 set_cpu_cap(c, X86_FEATURE_CX8);</a>
<a name="58"><span class="lineNum">      58 </span>            :         }</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span>            :         /* Before Nehemiah, the C3's had 3dNOW! */</a>
<a name="61"><span class="lineNum">      61 </span>            :         if (c-&gt;x86_model &gt;= 6 &amp;&amp; c-&gt;x86_model &lt; 9)</a>
<a name="62"><span class="lineNum">      62 </span>            :                 set_cpu_cap(c, X86_FEATURE_3DNOW);</a>
<a name="63"><span class="lineNum">      63 </span>            : #endif</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 0x6 &amp;&amp; c-&gt;x86_model &gt;= 0xf) {</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 c-&gt;x86_cache_alignment = c-&gt;x86_clflush_size * 2;</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="67"><span class="lineNum">      67 </span>            :         }</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 &gt;= 7)</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_REP_GOOD);</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 : }</span></a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : enum {</a>
<a name="74"><span class="lineNum">      74 </span>            :                 ECX8            = 1&lt;&lt;1,</a>
<a name="75"><span class="lineNum">      75 </span>            :                 EIERRINT        = 1&lt;&lt;2,</a>
<a name="76"><span class="lineNum">      76 </span>            :                 DPM             = 1&lt;&lt;3,</a>
<a name="77"><span class="lineNum">      77 </span>            :                 DMCE            = 1&lt;&lt;4,</a>
<a name="78"><span class="lineNum">      78 </span>            :                 DSTPCLK         = 1&lt;&lt;5,</a>
<a name="79"><span class="lineNum">      79 </span>            :                 ELINEAR         = 1&lt;&lt;6,</a>
<a name="80"><span class="lineNum">      80 </span>            :                 DSMC            = 1&lt;&lt;7,</a>
<a name="81"><span class="lineNum">      81 </span>            :                 DTLOCK          = 1&lt;&lt;8,</a>
<a name="82"><span class="lineNum">      82 </span>            :                 EDCTLB          = 1&lt;&lt;8,</a>
<a name="83"><span class="lineNum">      83 </span>            :                 EMMX            = 1&lt;&lt;9,</a>
<a name="84"><span class="lineNum">      84 </span>            :                 DPDC            = 1&lt;&lt;11,</a>
<a name="85"><span class="lineNum">      85 </span>            :                 EBRPRED         = 1&lt;&lt;12,</a>
<a name="86"><span class="lineNum">      86 </span>            :                 DIC             = 1&lt;&lt;13,</a>
<a name="87"><span class="lineNum">      87 </span>            :                 DDC             = 1&lt;&lt;14,</a>
<a name="88"><span class="lineNum">      88 </span>            :                 DNA             = 1&lt;&lt;15,</a>
<a name="89"><span class="lineNum">      89 </span>            :                 ERETSTK         = 1&lt;&lt;16,</a>
<a name="90"><span class="lineNum">      90 </span>            :                 E2MMX           = 1&lt;&lt;19,</a>
<a name="91"><span class="lineNum">      91 </span>            :                 EAMD3D          = 1&lt;&lt;20,</a>
<a name="92"><span class="lineNum">      92 </span>            : };</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 : static void early_init_centaur(struct cpuinfo_x86 *c)</span></a>
<a name="95"><span class="lineNum">      95 </span>            : {</a>
<a name="96"><span class="lineNum">      96 </span>            : #ifdef CONFIG_X86_32</a>
<a name="97"><span class="lineNum">      97 </span>            :         /* Emulate MTRRs using Centaur's MCR. */</a>
<a name="98"><span class="lineNum">      98 </span>            :         if (c-&gt;x86 == 5)</a>
<a name="99"><span class="lineNum">      99 </span>            :                 set_cpu_cap(c, X86_FEATURE_CENTAUR_MCR);</a>
<a name="100"><span class="lineNum">     100 </span>            : #endif</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         if ((c-&gt;x86 == 6 &amp;&amp; c-&gt;x86_model &gt;= 0xf) ||</span></a>
<a name="102"><span class="lineNum">     102 </span>            :             (c-&gt;x86 &gt;= 7))</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : #ifdef CONFIG_X86_64</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_SYSENTER32);</span></a>
<a name="107"><span class="lineNum">     107 </span>            : #endif</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 :         if (c-&gt;x86_power &amp; (1 &lt;&lt; 8)) {</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_CONSTANT_TSC);</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineNoCov">          0 :                 set_cpu_cap(c, X86_FEATURE_NONSTOP_TSC);</span></a>
<a name="111"><span class="lineNum">     111 </span>            :         }</a>
<a name="112"><span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 : static void init_centaur(struct cpuinfo_x86 *c)</span></a>
<a name="115"><span class="lineNum">     115 </span>            : {</a>
<a name="116"><span class="lineNum">     116 </span>            : #ifdef CONFIG_X86_32</a>
<a name="117"><span class="lineNum">     117 </span>            :         char *name;</a>
<a name="118"><span class="lineNum">     118 </span>            :         u32  fcr_set = 0;</a>
<a name="119"><span class="lineNum">     119 </span>            :         u32  fcr_clr = 0;</a>
<a name="120"><span class="lineNum">     120 </span>            :         u32  lo, hi, newlo;</a>
<a name="121"><span class="lineNum">     121 </span>            :         u32  aa, bb, cc, dd;</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            :         /*</a>
<a name="124"><span class="lineNum">     124 </span>            :          * Bit 31 in normal CPUID used for nonstandard 3DNow ID;</a>
<a name="125"><span class="lineNum">     125 </span>            :          * 3DNow is IDd by bit 31 in extended CPUID (1*32+31) anyway</a>
<a name="126"><span class="lineNum">     126 </span>            :          */</a>
<a name="127"><span class="lineNum">     127 </span>            :         clear_cpu_cap(c, 0*32+31);</a>
<a name="128"><span class="lineNum">     128 </span>            : #endif</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :         early_init_centaur(c);</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         init_intel_cacheinfo(c);</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         detect_num_cpu_cores(c);</span></a>
<a name="132"><span class="lineNum">     132 </span>            : #ifdef CONFIG_X86_32</a>
<a name="133"><span class="lineNum">     133 </span>            :         detect_ht(c);</a>
<a name="134"><span class="lineNum">     134 </span>            : #endif</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :         if (c-&gt;cpuid_level &gt; 9) {</span></a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 unsigned int eax = cpuid_eax(10);</span></a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            :                 /*</a>
<a name="140"><span class="lineNum">     140 </span>            :                  * Check for version and the number of counters</a>
<a name="141"><span class="lineNum">     141 </span>            :                  * Version(eax[7:0]) can't be 0;</a>
<a name="142"><span class="lineNum">     142 </span>            :                  * Counters(eax[15:8]) should be greater than 1;</a>
<a name="143"><span class="lineNum">     143 </span>            :                  */</a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :                 if ((eax &amp; 0xff) &amp;&amp; (((eax &gt;&gt; 8) &amp; 0xff) &gt; 1))</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :                         set_cpu_cap(c, X86_FEATURE_ARCH_PERFMON);</span></a>
<a name="146"><span class="lineNum">     146 </span>            :         }</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : #ifdef CONFIG_X86_32</a>
<a name="149"><span class="lineNum">     149 </span>            :         if (c-&gt;x86 == 5) {</a>
<a name="150"><span class="lineNum">     150 </span>            :                 switch (c-&gt;x86_model) {</a>
<a name="151"><span class="lineNum">     151 </span>            :                 case 4:</a>
<a name="152"><span class="lineNum">     152 </span>            :                         name = &quot;C6&quot;;</a>
<a name="153"><span class="lineNum">     153 </span>            :                         fcr_set = ECX8|DSMC|EDCTLB|EMMX|ERETSTK;</a>
<a name="154"><span class="lineNum">     154 </span>            :                         fcr_clr = DPDC;</a>
<a name="155"><span class="lineNum">     155 </span>            :                         pr_notice(&quot;Disabling bugged TSC.\n&quot;);</a>
<a name="156"><span class="lineNum">     156 </span>            :                         clear_cpu_cap(c, X86_FEATURE_TSC);</a>
<a name="157"><span class="lineNum">     157 </span>            :                         break;</a>
<a name="158"><span class="lineNum">     158 </span>            :                 case 8:</a>
<a name="159"><span class="lineNum">     159 </span>            :                         switch (c-&gt;x86_stepping) {</a>
<a name="160"><span class="lineNum">     160 </span>            :                         default:</a>
<a name="161"><span class="lineNum">     161 </span>            :                         name = &quot;2&quot;;</a>
<a name="162"><span class="lineNum">     162 </span>            :                                 break;</a>
<a name="163"><span class="lineNum">     163 </span>            :                         case 7 ... 9:</a>
<a name="164"><span class="lineNum">     164 </span>            :                                 name = &quot;2A&quot;;</a>
<a name="165"><span class="lineNum">     165 </span>            :                                 break;</a>
<a name="166"><span class="lineNum">     166 </span>            :                         case 10 ... 15:</a>
<a name="167"><span class="lineNum">     167 </span>            :                                 name = &quot;2B&quot;;</a>
<a name="168"><span class="lineNum">     168 </span>            :                                 break;</a>
<a name="169"><span class="lineNum">     169 </span>            :                         }</a>
<a name="170"><span class="lineNum">     170 </span>            :                         fcr_set = ECX8|DSMC|DTLOCK|EMMX|EBRPRED|ERETSTK|</a>
<a name="171"><span class="lineNum">     171 </span>            :                                   E2MMX|EAMD3D;</a>
<a name="172"><span class="lineNum">     172 </span>            :                         fcr_clr = DPDC;</a>
<a name="173"><span class="lineNum">     173 </span>            :                         break;</a>
<a name="174"><span class="lineNum">     174 </span>            :                 case 9:</a>
<a name="175"><span class="lineNum">     175 </span>            :                         name = &quot;3&quot;;</a>
<a name="176"><span class="lineNum">     176 </span>            :                         fcr_set = ECX8|DSMC|DTLOCK|EMMX|EBRPRED|ERETSTK|</a>
<a name="177"><span class="lineNum">     177 </span>            :                                   E2MMX|EAMD3D;</a>
<a name="178"><span class="lineNum">     178 </span>            :                         fcr_clr = DPDC;</a>
<a name="179"><span class="lineNum">     179 </span>            :                         break;</a>
<a name="180"><span class="lineNum">     180 </span>            :                 default:</a>
<a name="181"><span class="lineNum">     181 </span>            :                         name = &quot;??&quot;;</a>
<a name="182"><span class="lineNum">     182 </span>            :                 }</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            :                 rdmsr(MSR_IDT_FCR1, lo, hi);</a>
<a name="185"><span class="lineNum">     185 </span>            :                 newlo = (lo|fcr_set) &amp; (~fcr_clr);</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            :                 if (newlo != lo) {</a>
<a name="188"><span class="lineNum">     188 </span>            :                         pr_info(&quot;Centaur FCR was 0x%X now 0x%X\n&quot;,</a>
<a name="189"><span class="lineNum">     189 </span>            :                                 lo, newlo);</a>
<a name="190"><span class="lineNum">     190 </span>            :                         wrmsr(MSR_IDT_FCR1, newlo, hi);</a>
<a name="191"><span class="lineNum">     191 </span>            :                 } else {</a>
<a name="192"><span class="lineNum">     192 </span>            :                         pr_info(&quot;Centaur FCR is 0x%X\n&quot;, lo);</a>
<a name="193"><span class="lineNum">     193 </span>            :                 }</a>
<a name="194"><span class="lineNum">     194 </span>            :                 /* Emulate MTRRs using Centaur's MCR. */</a>
<a name="195"><span class="lineNum">     195 </span>            :                 set_cpu_cap(c, X86_FEATURE_CENTAUR_MCR);</a>
<a name="196"><span class="lineNum">     196 </span>            :                 /* Report CX8 */</a>
<a name="197"><span class="lineNum">     197 </span>            :                 set_cpu_cap(c, X86_FEATURE_CX8);</a>
<a name="198"><span class="lineNum">     198 </span>            :                 /* Set 3DNow! on Winchip 2 and above. */</a>
<a name="199"><span class="lineNum">     199 </span>            :                 if (c-&gt;x86_model &gt;= 8)</a>
<a name="200"><span class="lineNum">     200 </span>            :                         set_cpu_cap(c, X86_FEATURE_3DNOW);</a>
<a name="201"><span class="lineNum">     201 </span>            :                 /* See if we can find out some more. */</a>
<a name="202"><span class="lineNum">     202 </span>            :                 if (cpuid_eax(0x80000000) &gt;= 0x80000005) {</a>
<a name="203"><span class="lineNum">     203 </span>            :                         /* Yes, we can. */</a>
<a name="204"><span class="lineNum">     204 </span>            :                         cpuid(0x80000005, &amp;aa, &amp;bb, &amp;cc, &amp;dd);</a>
<a name="205"><span class="lineNum">     205 </span>            :                         /* Add L1 data and code cache sizes. */</a>
<a name="206"><span class="lineNum">     206 </span>            :                         c-&gt;x86_cache_size = (cc&gt;&gt;24)+(dd&gt;&gt;24);</a>
<a name="207"><span class="lineNum">     207 </span>            :                 }</a>
<a name="208"><span class="lineNum">     208 </span>            :                 sprintf(c-&gt;x86_model_id, &quot;WinChip %s&quot;, name);</a>
<a name="209"><span class="lineNum">     209 </span>            :         }</a>
<a name="210"><span class="lineNum">     210 </span>            : #endif</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (c-&gt;x86 == 6 || c-&gt;x86 &gt;= 7)</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 init_c3(c);</span></a>
<a name="213"><span class="lineNum">     213 </span>            : #ifdef CONFIG_X86_64</a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :         set_cpu_cap(c, X86_FEATURE_LFENCE_RDTSC);</span></a>
<a name="215"><span class="lineNum">     215 </span>            : #endif</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :         init_ia32_feat_ctl(c);</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 : }</span></a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            : #ifdef CONFIG_X86_32</a>
<a name="221"><span class="lineNum">     221 </span>            : static unsigned int</a>
<a name="222"><span class="lineNum">     222 </span>            : centaur_size_cache(struct cpuinfo_x86 *c, unsigned int size)</a>
<a name="223"><span class="lineNum">     223 </span>            : {</a>
<a name="224"><span class="lineNum">     224 </span>            :         /* VIA C3 CPUs (670-68F) need further shifting. */</a>
<a name="225"><span class="lineNum">     225 </span>            :         if ((c-&gt;x86 == 6) &amp;&amp; ((c-&gt;x86_model == 7) || (c-&gt;x86_model == 8)))</a>
<a name="226"><span class="lineNum">     226 </span>            :                 size &gt;&gt;= 8;</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :         /*</a>
<a name="229"><span class="lineNum">     229 </span>            :          * There's also an erratum in Nehemiah stepping 1, which</a>
<a name="230"><span class="lineNum">     230 </span>            :          * returns '65KB' instead of '64KB'</a>
<a name="231"><span class="lineNum">     231 </span>            :          *  - Note, it seems this may only be in engineering samples.</a>
<a name="232"><span class="lineNum">     232 </span>            :          */</a>
<a name="233"><span class="lineNum">     233 </span>            :         if ((c-&gt;x86 == 6) &amp;&amp; (c-&gt;x86_model == 9) &amp;&amp;</a>
<a name="234"><span class="lineNum">     234 </span>            :                                 (c-&gt;x86_stepping == 1) &amp;&amp; (size == 65))</a>
<a name="235"><span class="lineNum">     235 </span>            :                 size -= 1;</a>
<a name="236"><span class="lineNum">     236 </span>            :         return size;</a>
<a name="237"><span class="lineNum">     237 </span>            : }</a>
<a name="238"><span class="lineNum">     238 </span>            : #endif</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            : static const struct cpu_dev centaur_cpu_dev = {</a>
<a name="241"><span class="lineNum">     241 </span>            :         .c_vendor       = &quot;Centaur&quot;,</a>
<a name="242"><span class="lineNum">     242 </span>            :         .c_ident        = { &quot;CentaurHauls&quot; },</a>
<a name="243"><span class="lineNum">     243 </span>            :         .c_early_init   = early_init_centaur,</a>
<a name="244"><span class="lineNum">     244 </span>            :         .c_init         = init_centaur,</a>
<a name="245"><span class="lineNum">     245 </span>            : #ifdef CONFIG_X86_32</a>
<a name="246"><span class="lineNum">     246 </span>            :         .legacy_cache_size = centaur_size_cache,</a>
<a name="247"><span class="lineNum">     247 </span>            : #endif</a>
<a name="248"><span class="lineNum">     248 </span>            :         .c_x86_vendor   = X86_VENDOR_CENTAUR,</a>
<a name="249"><span class="lineNum">     249 </span>            : };</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            : cpu_dev_register(centaur_cpu_dev);</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
