{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678986137825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678986137825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 18:02:17 2023 " "Processing started: Thu Mar 16 18:02:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678986137825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986137825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fm_demodulator -c fm_demodulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fm_demodulator -c fm_demodulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986137825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678986138241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678986138241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll " "Found entity 1: logic_pll" {  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145095 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "uart_loopback uart_loopback.v(6) " "Verilog Module Declaration warning at uart_loopback.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"uart_loopback\"" {  } { { "uart_loopback.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_loopback " "Found entity 1: uart_loopback" {  } { { "uart_loopback.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145099 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "uart_tx uart_tx.v(8) " "Verilog Module Declaration warning at uart_tx.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"uart_tx\"" {  } { { "uart_tx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge_data.v 1 1 " "Found 1 design units, including 1 entities, in source file merge_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 merge_data " "Found entity 1: merge_data" {  } { { "merge_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_data.v 1 1 " "Found 1 design units, including 1 entities, in source file split_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_data " "Found entity 1: split_data" {  } { { "split_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conj_c_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file conj_c_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 conj_c_mult " "Found entity 1: conj_c_mult" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/avg_128.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/avg_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_128 " "Found entity 1: avg_128" {  } { { "output_files/avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_17.v(47) " "Verilog HDL information at fir_17.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678986145109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_17.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_17 " "Found entity 1: fir_17" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_loopback " "Elaborating entity \"uart_loopback\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678986145182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll logic_pll:PLL " "Elaborating entity \"logic_pll\" for hierarchy \"logic_pll:PLL\"" {  } { { "uart_loopback.v" "PLL" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll logic_pll:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "altpll_component" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "logic_pll:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"logic_pll:PLL\|altpll:altpll_component\"" {  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "logic_pll:PLL\|altpll:altpll_component " "Instantiated megafunction \"logic_pll:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=logic_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=logic_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986145243 ""}  } { { "logic_pll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/logic_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986145243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/logic_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/logic_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_pll_altpll " "Found entity 1: logic_pll_altpll" {  } { { "db/logic_pll_altpll.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/logic_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986145284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986145284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_pll_altpll logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated " "Elaborating entity \"logic_pll_altpll\" for hierarchy \"logic_pll:PLL\|altpll:altpll_component\|logic_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RX\"" {  } { { "uart_loopback.v" "RX" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:TX\"" {  } { { "uart_loopback.v" "TX" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge_data merge_data:MERGE " "Elaborating entity \"merge_data\" for hierarchy \"merge_data:MERGE\"" {  } { { "uart_loopback.v" "MERGE" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 merge_data.v(55) " "Verilog HDL assignment warning at merge_data.v(55): truncated value with size 32 to match size of target (2)" {  } { { "merge_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/merge_data.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145314 "|uart_loopback|merge_data:MERGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conj_c_mult conj_c_mult:MULT " "Elaborating entity \"conj_c_mult\" for hierarchy \"conj_c_mult:MULT\"" {  } { { "uart_loopback.v" "MULT" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conj_c_mult.v(70) " "Verilog HDL assignment warning at conj_c_mult.v(70): truncated value with size 32 to match size of target (16)" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145323 "|uart_loopback|conj_c_mult:MULT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_128 avg_128:AVG " "Elaborating entity \"avg_128\" for hierarchy \"avg_128:AVG\"" {  } { { "uart_loopback.v" "AVG" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avg_128.v(56) " "Verilog HDL assignment warning at avg_128.v(56): truncated value with size 32 to match size of target (7)" {  } { { "output_files/avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145352 "|uart_loopback|avg_128:AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avg_128.v(61) " "Verilog HDL assignment warning at avg_128.v(61): truncated value with size 32 to match size of target (16)" {  } { { "output_files/avg_128.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/avg_128.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145353 "|uart_loopback|avg_128:AVG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_17 fir_17:FIR " "Elaborating entity \"fir_17\" for hierarchy \"fir_17:FIR\"" {  } { { "uart_loopback.v" "FIR" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 16 fir_17.v(212) " "Verilog HDL assignment warning at fir_17.v(212): truncated value with size 36 to match size of target (16)" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145516 "|uart_loopback|fir_17:FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_data split_data:SPLIT " "Elaborating entity \"split_data\" for hierarchy \"split_data:SPLIT\"" {  } { { "uart_loopback.v" "SPLIT" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/uart_loopback.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986145567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 split_data.v(51) " "Verilog HDL assignment warning at split_data.v(51): truncated value with size 32 to match size of target (2)" {  } { { "split_data.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/split_data.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678986145568 "|uart_loopback|split_data:SPLIT"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_go14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_go14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_go14 " "Found entity 1: altsyncram_go14" {  } { { "db/altsyncram_go14.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/altsyncram_go14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mux_h7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_msh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_msh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_msh " "Found entity 1: cntr_msh" {  } { { "db/cntr_msh.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_msh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ki " "Found entity 1: cntr_6ki" {  } { { "db/cntr_6ki.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_6ki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986147986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986147986 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986148433 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678986148563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.16.18:02:31 Progress: Loading sld502272da/alt_sld_fab_wrapper_hw.tcl " "2023.03.16.18:02:31 Progress: Loading sld502272da/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986151357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986153142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986153215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986155693 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678986156410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld502272da/alt_sld_fab.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/ip/sld502272da/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986156902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986156902 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult16\"" {  } { { "fir_17.v" "Mult16" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conj_c_mult:MULT\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conj_c_mult:MULT\|Mult1\"" {  } { { "conj_c_mult.v" "Mult1" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "conj_c_mult:MULT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conj_c_mult:MULT\|Mult0\"" {  } { { "conj_c_mult.v" "Mult0" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult13\"" {  } { { "fir_17.v" "Mult13" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult12\"" {  } { { "fir_17.v" "Mult12" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult15\"" {  } { { "fir_17.v" "Mult15" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult14\"" {  } { { "fir_17.v" "Mult14" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult3\"" {  } { { "fir_17.v" "Mult3" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult9\"" {  } { { "fir_17.v" "Mult9" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult8\"" {  } { { "fir_17.v" "Mult8" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult11\"" {  } { { "fir_17.v" "Mult11" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult10\"" {  } { { "fir_17.v" "Mult10" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult7\"" {  } { { "fir_17.v" "Mult7" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult6\"" {  } { { "fir_17.v" "Mult6" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 192 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult5\"" {  } { { "fir_17.v" "Mult5" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 191 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult4\"" {  } { { "fir_17.v" "Mult4" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 190 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult2\"" {  } { { "fir_17.v" "Mult2" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult1\"" {  } { { "fir_17.v" "Mult1" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fir_17:FIR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fir_17:FIR\|Mult0\"" {  } { { "fir_17.v" "Mult0" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678986159769 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678986159769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986159818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult16 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986159818 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986159818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986159872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986159894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986159926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_3vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986159963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986159963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986159980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9kg " "Found entity 1: add_sub_9kg" {  } { { "db/add_sub_9kg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_7vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160074 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult16\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult16\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 202 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conj_c_mult:MULT\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"conj_c_mult:MULT\|lpm_mult:Mult1\"" {  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conj_c_mult:MULT\|lpm_mult:Mult1 " "Instantiated megafunction \"conj_c_mult:MULT\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160109 ""}  } { { "conj_c_mult.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/conj_c_mult.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/mult_pgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult13 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160172 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkg " "Found entity 1: add_sub_dkg" {  } { { "db/add_sub_dkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_dkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_2vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult13\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 199 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult12\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult12 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160339 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 198 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult15 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160372 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4vg " "Found entity 1: add_sub_4vg" {  } { { "db/add_sub_4vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_4vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akg " "Found entity 1: add_sub_akg" {  } { { "db/add_sub_akg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_akg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160496 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8vg " "Found entity 1: add_sub_8vg" {  } { { "db/add_sub_8vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_8vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult15\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult15\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 201 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult14 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160642 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_5vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkg " "Found entity 1: add_sub_bkg" {  } { { "db/add_sub_bkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_bkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9vg " "Found entity 1: add_sub_9vg" {  } { { "db/add_sub_9vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_9vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986160845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986160845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult14\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 200 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult3\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult3 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160875 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult9 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986160979 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986160979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986160995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161003 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_fkg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986161052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986161052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_avg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_avg " "Found entity 1: add_sub_avg" {  } { { "db/add_sub_avg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_avg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986161112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986161112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult9\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 195 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult8\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 194 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult8 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161141 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 194 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult11 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161248 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161292 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekg " "Found entity 1: add_sub_ekg" {  } { { "db/add_sub_ekg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_ekg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986161345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986161345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/db/add_sub_6vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678986161459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986161459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fir_17:FIR\|lpm_mult:Mult11\|altshift:external_latency_ffs fir_17:FIR\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 197 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult10\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult10 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161489 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult2\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult2 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161611 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult1\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult1 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161646 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir_17:FIR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fir_17:FIR\|lpm_mult:Mult0\"" {  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986161677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir_17:FIR\|lpm_mult:Mult0 " "Instantiated megafunction \"fir_17:FIR\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678986161677 ""}  } { { "fir_17.v" "" { Text "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/fir_17.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678986161677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678986162374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986164049 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678986166926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg " "Generated suppressed messages file C:/Users/David/Documents/GitHub/FM-Demodulator/Quartus_Prime/output_files/fm_demodulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986167225 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 229 293 0 0 64 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 229 of its 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1678986168322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678986168422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678986168422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8766 " "Implemented 8766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678986168950 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678986168950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8622 " "Implemented 8622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678986168950 ""} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Implemented 130 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678986168950 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1678986168950 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1678986168950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678986168950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678986168996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 18:02:48 2023 " "Processing ended: Thu Mar 16 18:02:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678986168996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678986168996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678986168996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678986168996 ""}
