

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 497dcb29ea620d36861a866aded666e4  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55f52136749e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/64_4096_6272/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136f270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136f500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136f790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136fa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136fcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f52136ff40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f5213701d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521370460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f5213706e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521370960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521370be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521370e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f5213710e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521371360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f5213715e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55f521371860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521371a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521371ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521371ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f5213720e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521372fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f5213731e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521373400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521373620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521373840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55f521373a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160a380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f521376900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f521376920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f521376904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55f52160b0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffd2916e880..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f52136749e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,32,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 525682
gpu_sim_insn = 244887552
gpu_ipc =     465.8473
gpu_tot_sim_cycle = 525682
gpu_tot_sim_insn = 244887552
gpu_tot_ipc =     465.8473
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4993% 
gpu_tot_occupancy = 12.4993% 
max_total_param_size = 0
gpu_stall_dramfull = 18907
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6439
partiton_level_parallism_total  =       4.6439
partiton_level_parallism_util =      12.0258
partiton_level_parallism_util_total  =      12.0258
L2_BW  =     168.2207 GB/Sec
L2_BW_total  =     168.2207 GB/Sec
gpu_total_sim_rate=203394

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5026
	L1D_cache_core[1]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5027
	L1D_cache_core[2]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5028
	L1D_cache_core[3]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5029
	L1D_cache_core[4]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5030
	L1D_cache_core[5]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5031
	L1D_cache_core[6]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5032
	L1D_cache_core[7]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5033
	L1D_cache_core[8]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5034
	L1D_cache_core[9]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5035
	L1D_cache_core[10]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5036
	L1D_cache_core[11]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5037
	L1D_cache_core[12]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5038
	L1D_cache_core[13]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5039
	L1D_cache_core[14]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5040
	L1D_cache_core[15]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5041
	L1D_cache_core[16]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5042
	L1D_cache_core[17]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5043
	L1D_cache_core[18]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5044
	L1D_cache_core[19]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5045
	L1D_cache_core[20]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5046
	L1D_cache_core[21]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5047
	L1D_cache_core[22]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5048
	L1D_cache_core[23]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5049
	L1D_cache_core[24]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5050
	L1D_cache_core[25]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5051
	L1D_cache_core[26]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5052
	L1D_cache_core[27]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5053
	L1D_cache_core[28]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5054
	L1D_cache_core[29]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5055
	L1D_cache_core[30]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5056
	L1D_cache_core[31]: Access = 76288, Miss = 76288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5057
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2441216
	L1D_total_cache_misses = 2441216
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 161328
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.145
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2408448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 161328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2408448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 161328
ctas_completed 32, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30531, 30531, 30531, 30531, 30531, 30531, 30531, 30531, 
gpgpu_n_tot_thrd_icount = 250109952
gpgpu_n_tot_w_icount = 7815936
gpgpu_n_stall_shd_mem = 3654768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2408448
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4816896
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 25878528
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1221632
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2433136
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36623960	W0_Idle:3060790	W0_Scoreboard:19051566	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:18176	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7797760
single_issue_nums: WS0:1953984	WS1:1953984	WS2:1953984	WS3:1953984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19267584 {8:2408448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96337920 {40:2408448,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 7228 
max_icnt2mem_latency = 6836 
maxmrqlatency = 461 
max_icnt2sh_latency = 378 
averagemflatency = 504 
avg_icnt2mem_latency = 189 
avg_mrq_latency = 48 
avg_icnt2sh_latency = 27 
mrq_lat_table:165881 	86962 	30076 	25195 	86233 	844002 	292552 	86209 	4914 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	349140 	1058045 	1009726 	2003 	5578 	16724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	308542 	340036 	474622 	951285 	342815 	556 	2252 	5691 	15417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	590365 	400870 	421184 	406663 	312047 	212277 	93770 	4040 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	294 	201 	3 	4 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8        12         8         8         8 
dram[1]:         8         8         8         8        12         8         8         8         8        12         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8        12         8         8 
dram[9]:        12         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8        12         8         8         8         8         8 
dram[13]:         8         8        12         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8        16         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8        12         8         8         8         8         8         8 
dram[17]:        12         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         8         8         8         8         8         8         8         8         8        12         8         8         8         8 
dram[21]:         8         8         8         8         8         8        12         8         8         8         8         8         8         8         8        12 
dram[22]:         8         8         8         8         8         8         8         8         8         8        12         8         8         8        12         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8        16         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8        12        16         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8        12         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     12069      7386     11973     12116     12097      6133     12006     12205     12140     12078     11986     12058     12124     11970     12341     12013 
dram[1]:     12277     12053     11977     11953     12096     12199     12004     11954     13977     14452     11937     12022     12182     11965     12028     12014 
dram[2]:     12161     12112     11953     11946     12034     12154     11965     11998     12017     11150     14436     13831     11981     12014     11961     12132 
dram[3]:      7580     11937     12121     11968     11940     12041     12030     12026     12020     11949     12411     11942     11984     11976     11961     12274 
dram[4]:     12093     11949     10176     10063     11993     12547     13708     14121     12056     10379      9426     11945     12080     12223     12006     12129 
dram[5]:     11929     11941     12014     12156     11978     11950     12049     12227     11968     11942     12543     11946     11973     12141     12008     11961 
dram[6]:     11953     11968     11941     12098     11984     11993     12024     12266     11954     14693     11957     11981     12040     11949     12050     11994 
dram[7]:     11954     12018     11934     11945     13880     14268     10572     12021     12170     12150     11958     12009     12101     12074     11969     11994 
dram[8]:      9574     11966     11988     12081     13719     14332     11958     11950     10443     11945     12068      9833      9220     11974     11976     12073 
dram[9]:     11950     12034     11976     11945     11980     12026     10957     11932     11981     10283      9316     11929     12309     12389     11974     11997 
dram[10]:     11998     11986     12021     12214     12219     12402     12125     10765     11989     12105     11957     12170     12207     12502     11941     11933 
dram[11]:     11970     11993     12002     11985     11953     11945     14448     14676     12012     12129     11960     12160     11998     11989     12164     11957 
dram[12]:     12078     11952     11989     11977     12018     12150     11953     12013     12297     12006     13783     12112     12042     11930     11945     11941 
dram[13]:     12022      8930     12145     12088      6839      6229     11946     11970     11993     12295     13704     13736     11980     11933     12198     12158 
dram[14]:      9123      7773     12090     12209     11974      7000     12010     11937     13916     13961     12350     12005     11941     11950     12017     12207 
dram[15]:     12423     12049      8769      8159     11977     11958     12034     11942     12017      9380      9990     11982     11940     12066     11952     11934 
dram[16]:     14102     14078     12140     12038     12012     10375     12041     12024     11950     11938     11994     12025     11974     11976     12016     11953 
dram[17]:     12066     12125     11949     11960     12102     12037     12046     11996     12038     12104     11933     11925     11984     11968     12008     11957 
dram[18]:     12104      7482      6040     11942     12044     12124     12002     12049     11997     11439     12060     11957     12108     12226     11966     12089 
dram[19]:     11949     12008     14243     14530      6006     12106     12160     12142     11246     11941     12117     11989     12002     11966     11962     12331 
dram[20]:     11962     11953      6807     11929     12068     11926     12209     12245     12016     12048     11977     11952     12106     12028     12213     12058 
dram[21]:     11933     11949     11986     11934     11964     12234     12048     12106     10476     11961     12273     11953     11958     12074     14367     14689 
dram[22]:     11969     11925     11946     12102     12010     11953     12037     12013     11950     12193     12233      8641     13923     14528     12033     11998 
dram[23]:     12168     12145     11937      9336     11994     11989     12367     10668     12086     12041      8448     12045     12084     12094     12020     12001 
dram[24]:     11984     11962     12289     11998     11938     11952     11968     12020      9991     11941     11993      9798     12002     11950     12058     12502 
dram[25]:     11948      9406      7289     11949     12093     12141     12061     11976     11986     10185     12002     11957     14261     13893     12018     11937 
dram[26]:     12078     12342     11952     11944     12034     11970     12311     11825     12025     12230     11930     11925     12511     12218     14514     13918 
dram[27]:     11970     11977     14652     12194     11957      6903     10861     11953     11946     12230     12241      9412     12277     11981     12085     12238 
dram[28]:     12245     12241     14279     13968     11965     12002     11949     11054     12021     12014     11962     11988     12009     12046     11938     11930 
dram[29]:     12021     12076     12118     18793      7096      6132     11942     11964     11989     12160     12120     12073     11953     11965     11977     12009 
dram[30]:      7675     12211     12081      8256      6325     11958     11973     12000     12065     11934     12077     12006     11937     11929     12022     12152 
dram[31]:     14754     14505     10160     11966     12009     11950     12056     12016     11958     12122      9605     11974     11933     11926     12029     11945 
average row accesses per activate:
dram[0]:  4.140809  4.134715  4.156658  4.201058  4.156658  4.200000  4.150454  4.161669  4.202127  4.150845  4.146214  4.162092  4.170213  4.208835  4.120893  4.121212 
dram[1]:  4.178478  4.156658  4.168200  4.183969  4.156454  4.188976  4.194481  4.195251  4.157687  4.179420  4.190225  4.124031  4.137566  4.159151  4.110964  4.171123 
dram[2]:  4.161880  4.146214  4.221636  4.129870  4.161669  4.156863  4.135770  4.178712  4.183727  4.162517  4.124191  4.145833  4.198126  4.159575  4.144192  4.154461 
dram[3]:  4.162517  4.167539  4.156454  4.173228  4.173228  4.173913  4.196547  4.178947  4.172549  4.130548  4.161669  4.162517  4.170213  4.148541  4.149135  4.121372 
dram[4]:  4.150454  4.178010  4.140442  4.162092  4.188976  4.178478  4.114138  4.114286  4.172099  4.140809  4.183007  4.194993  4.154461  4.143236  4.178138  4.182062 
dram[5]:  4.177546  4.200528  4.134715  4.201058  4.200528  4.173913  4.178947  4.108108  4.145454  4.161669  4.167102  4.167539  4.148936  4.171582  4.177181  4.121532 
dram[6]:  4.162943  4.189474  4.118863  4.140442  4.183969  4.167759  4.134890  4.108667  4.185185  4.129366  4.125654  4.189974  4.193548  4.126150  4.187920  4.165554 
dram[7]:  4.172549  4.173456  4.125000  4.167102  4.145454  4.173001  4.146214  4.195508  4.146597  4.118710  4.141547  4.151042  4.215633  4.132101  4.171352  4.181818 
dram[8]:  4.151238  4.129702  4.200000  4.167102  4.140809  4.135770  4.172549  4.172549  4.156047  4.162092  4.151436  4.156863  4.154873  4.170667  4.149135  4.127660 
dram[9]:  4.146214  4.162092  4.135065  4.135241  4.167539  4.172775  4.151634  4.145454  4.177778  4.173456  4.161669  4.167539  4.126482  4.121693  4.149333  4.160428 
dram[10]:  4.113402  4.178478  4.173684  4.135241  4.140809  4.129032  4.146405  4.194481  4.162092  4.151833  4.162730  4.172549  4.115942  4.148541  4.187417  4.143426 
dram[11]:  4.140625  4.161248  4.140442  4.145454  4.173684  4.134367  4.200264  4.183727  4.178947  4.184453  4.162730  4.167539  4.160000  4.203753  4.171352  4.188172 
dram[12]:  4.150845  4.211640  4.173684  4.140078  4.211640  4.156863  4.129366  4.188976  4.179894  4.146405  4.183727  4.151238  4.132450  4.165554  4.132101  4.193029 
dram[13]:  4.151634  4.189474  4.130039  4.140809  4.162517  4.167102  4.140260  4.206077  4.201591  4.161669  4.178010  4.157274  4.137566  4.171123  4.164675  4.153642 
dram[14]:  4.172775  4.173001  4.108247  4.119326  4.151238  4.189474  4.156250  4.189974  4.177546  4.172324  4.172549  4.173684  4.143426  4.176235  4.198925  4.199193 
dram[15]:  4.150845  4.205263  4.140625  4.179183  4.205534  4.167759  4.140078  4.179420  4.167759  4.184940  4.167102  4.140625  4.160213  4.143426  4.171123  4.170667 
dram[16]:  4.141177  4.139715  4.188976  4.167539  4.167979  4.162943  4.178947  4.156047  4.190225  4.146214  4.223702  4.124675  4.204301  4.154255  4.153846  4.159151 
dram[17]:  4.150845  4.166884  4.162092  4.161669  4.166667  4.162303  4.146597  4.156250  4.135593  4.168421  4.190476  4.178947  4.198658  4.104987  4.126649  4.142668 
dram[18]:  4.103093  4.151436  4.211360  4.151238  4.140442  4.162303  4.152231  4.168421  4.167320  4.135593  4.145833  4.156454  4.153642  4.154050  4.110526  4.166220 
dram[19]:  4.129870  4.162092  4.156047  4.157480  4.141361  4.156658  4.173456  4.188976  4.194226  4.134890  4.167320  4.145454  4.187417  4.154050  4.104987  4.100132 
dram[20]:  4.183486  4.168643  4.162517  4.162092  4.178947  4.167102  4.108667  4.146214  4.156047  4.173684  4.205534  4.188729  4.143426  4.143236  4.143046  4.182796 
dram[21]:  4.188482  4.146023  4.167979  4.167320  4.167979  4.206077  4.135065  4.129702  4.206623  4.189225  4.156250  4.162943  4.148541  4.148148  4.159575  4.132626 
dram[22]:  4.189723  4.156658  4.189474  4.140442  4.167539  4.151238  4.177778  4.134890  4.173456  4.140625  4.184453  4.168643  4.131926  4.121212  4.176235  4.142857 
dram[23]:  4.167979  4.173456  4.168421  4.162092  4.178478  4.178478  4.097686  4.130039  4.146214  4.130548  4.168200  4.124352  4.142480  4.149333  4.165775  4.170667 
dram[24]:  4.167102  4.140992  4.161880  4.161880  4.145644  4.130378  4.151634  4.156250  4.177546  4.140260  4.162092  4.156658  4.176235  4.176707  4.188172  4.177658 
dram[25]:  4.162092  4.173456  4.156863  4.167979  4.162517  4.156863  4.150845  4.151634  4.173001  4.146214  4.173001  4.177778  4.147953  4.160213  4.154667  4.205683 
dram[26]:  4.212202  4.107831  4.161669  4.146214  4.123711  4.140442  4.156047  4.161880  4.168421  4.119481  4.152031  4.129870  4.187667  4.187920  4.132979  4.192513 
dram[27]:  4.179420  4.199475  4.129366  4.157068  4.140078  4.161669  4.129032  4.151042  4.167759  4.140442  4.146214  4.156658  4.144385  4.137384  4.181818  4.177181 
dram[28]:  4.156250  4.135417  4.141177  4.156863  4.161669  4.151042  4.151634  4.167979  4.157480  4.173913  4.190729  4.162943  4.148541  4.165113  4.199730  4.110381 
dram[29]:  4.161669  4.139715  4.124191  4.156250  4.178478  4.173001  4.166884  4.157068  4.173456  4.173001  4.146982  4.151042  4.187920  4.181575  4.153846  4.175766 
dram[30]:  4.145266  4.167979  4.140992  4.145266  4.145833  4.113990  4.129702  4.124031  4.161669  4.145454  4.167320  4.134715  4.181575  4.193289  4.120893  4.181818 
dram[31]:  4.172324  4.130039  4.146597  4.188729  4.156454  4.161458  4.146023  4.140442  4.184697  4.183486  4.166667  4.129366  4.137566  4.160000  4.160000  4.198658 
average row locality = 1622024/389915 = 4.159943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3176      3192      3184      3176      3184      3192      3200      3192      3160      3192      3176      3184      3136      3144      3136      3128 
dram[1]:      3184      3184      3172      3184      3188      3192      3192      3180      3164      3168      3172      3192      3128      3136      3112      3120 
dram[2]:      3188      3176      3200      3180      3192      3180      3168      3180      3188      3176      3188      3184      3136      3128      3104      3120 
dram[3]:      3176      3184      3188      3180      3180      3168      3160      3176      3192      3164      3192      3176      3136      3128      3116      3124 
dram[4]:      3200      3192      3184      3184      3192      3184      3172      3168      3200      3176      3200      3184      3120      3124      3096      3124 
dram[5]:      3200      3184      3192      3176      3184      3168      3176      3192      3192      3192      3192      3184      3120      3112      3112      3120 
dram[6]:      3168      3184      3188      3184      3184      3180      3188      3176      3164      3192      3152      3176      3120      3140      3120      3120 
dram[7]:      3192      3176      3168      3192      3192      3184      3176      3176      3168      3192      3160      3188      3128      3128      3116      3128 
dram[8]:      3184      3184      3192      3192      3176      3168      3192      3192      3196      3184      3180      3180      3112      3128      3116      3104 
dram[9]:      3176      3184      3184      3180      3184      3188      3176      3192      3196      3176      3192      3184      3132      3116      3112      3112 
dram[10]:      3192      3184      3172      3180      3176      3200      3172      3192      3184      3172      3172      3192      3124      3128      3128      3120 
dram[11]:      3180      3200      3184      3192      3172      3200      3188      3188      3176      3176      3172      3184      3120      3136      3116      3116 
dram[12]:      3192      3184      3172      3192      3184      3180      3192      3192      3160      3172      3188      3184      3120      3120      3128      3128 
dram[13]:      3176      3184      3176      3176      3176      3192      3188      3184      3168      3192      3192      3172      3128      3120      3136      3136 
dram[14]:      3188      3184      3188      3176      3184      3184      3192      3176      3200      3196      3192      3172      3120      3128      3124      3120 
dram[15]:      3192      3196      3180      3172      3192      3180      3192      3168      3180      3168      3192      3180      3116      3120      3120      3128 
dram[16]:      3168      3200      3192      3184      3176      3168      3176      3196      3172      3176      3172      3176      3128      3124      3132      3136 
dram[17]:      3192      3196      3184      3192      3200      3180      3168      3192      3172      3168      3168      3176      3128      3128      3128      3136 
dram[18]:      3184      3180      3188      3184      3184      3180      3164      3168      3188      3172      3184      3188      3136      3128      3124      3108 
dram[19]:      3180      3184      3196      3168      3164      3184      3176      3192      3196      3188      3188      3192      3128      3128      3128      3112 
dram[20]:      3192      3164      3176      3184      3176      3192      3176      3176      3196      3172      3192      3196      3120      3124      3128      3112 
dram[21]:      3200      3180      3176      3188      3176      3184      3184      3184      3176      3188      3192      3168      3128      3136      3128      3116 
dram[22]:      3180      3184      3184      3184      3184      3184      3196      3188      3176      3180      3176      3164      3132      3128      3128      3132 
dram[23]:      3176      3176      3168      3184      3184      3184      3188      3176      3176      3164      3172      3184      3140      3112      3116      3128 
dram[24]:      3192      3172      3188      3188      3188      3168      3176      3192      3200      3188      3184      3184      3128      3120      3116      3104 
dram[25]:      3184      3176      3180      3176      3176      3180      3192      3176      3184      3176      3184      3196      3140      3116      3116      3108 
dram[26]:      3176      3200      3192      3176      3200      3184      3196      3188      3168      3172      3168      3180      3124      3120      3108      3136 
dram[27]:      3168      3200      3192      3176      3192      3192      3200      3188      3180      3184      3176      3184      3100      3132      3128      3112 
dram[28]:      3192      3176      3168      3180      3192      3188      3176      3176      3168      3168      3164      3168      3128      3128      3112      3128 
dram[29]:      3192      3200      3188      3192      3184      3184      3196      3176      3176      3184      3160      3188      3120      3132      3132      3136 
dram[30]:      3196      3176      3172      3196      3184      3176      3184      3192      3192      3192      3188      3192      3132      3124      3136      3128 
dram[31]:      3196      3176      3168      3196      3188      3196      3180      3184      3172      3192      3200      3192      3128      3120      3120      3128 
total dram reads = 1622024
bank skew: 3200/3096 = 1.03
chip skew: 50760/50612 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        795       865       776       753       760       834       837       794       825       783       762       802       624       643       575       599
dram[1]:        740       774       798       778       761       760       812       843      1012       790       802       793       619       644       603       624
dram[2]:        761       766       793       798       766       739       776       804       770      1039       804       779       604       630       635       613
dram[3]:        904       794       761       789       776       806       812       757       826       811       731       795       619       641       587       573
dram[4]:        765       791       856       834       797       723       761       803       760       995       926       788       634       603       641       592
dram[5]:        801       799       767       781       776       767       777       762       797       793       747       770       651       619       623       599
dram[6]:        824       765       762       780       778       816       800       760       792       785       771       788       628       640       595       590
dram[7]:        755       797       821       772       792       769      1005       837       778       787       847       785       605       624       609       639
dram[8]:        894       799       771       750       790       820       820       764      1011       796       756      1125       811       645       600       616
dram[9]:        772       782       821       807       785       766      1006       794       807       983       932       778       587       639       654       632
dram[10]:        765       767       794       754       765       772      1054      1257       797       838       817       752       599       601       637       612
dram[11]:        784       779       773       733       802       784       767       788       833       774       765       765       660       631       580       619
dram[12]:        736       738       754       767       773       761       791       815       758       823       803       777       604       661       608       580
dram[13]:        765       883       762       752       898       813       822       821       816       759       760       794       620       648       567       580
dram[14]:        906       860       805       773       764       861       818       785       794       811       761       808       653       604       591       604
dram[15]:        732       773       937       901       744       766       768       819       806       972       939       776       610       633       644       621
dram[16]:        779       740       750       733       788       818       809       798       796       783       789       758       652       649       608       584
dram[17]:        744       749       821       797       780       749       835       818       764       792       828       737       609       635       616       617
dram[18]:        747       864       845       819       751       733       802       833       777      1050       813       798       645       592       613       629
dram[19]:        793       811       765       753       774       765       778       769      1023       797       760       776       674       638       605       589
dram[20]:        758       804       840       815       739       768       794       797       748       806       784       797       610       615       581       617
dram[21]:        820       820       770       778       770       764       782       751       998       777       746       777       634       629       580       583
dram[22]:        793       784       761       784       790       811       785       794       782       777       744       907       622       615       602       588
dram[23]:        727       770       823       820       791       777       776      1032       756       812       922       758       597       632       614       638
dram[24]:        810       831       773       775       801       792       795       770       930       794       767       958       668       638       604       561
dram[25]:        801       866       860       813       788       755       775       804       770      1003       764       763       583       597       657       629
dram[26]:        759       730       765       786       758       820       779      1038       802       830       793       772       583       627       629       635
dram[27]:        808       793       762       718       789       855      1249       760       808       770       759       908       639       629       576       617
dram[28]:        735       744       789       783       762       767       797      1034       792       804       787       785       616       638       611       635
dram[29]:        752       754       765       725       861       808       821       807       822       772       779       793       654       660       576       603
dram[30]:        989       767       784       854       787       763       819       789       800       786       781       781       674       628       594       591
dram[31]:        766       886       903       789       756       781       811       816       794       784       954       767       610       612       631       619
maximum mf latency per bank:
dram[0]:       6573      6570      6373      6467      6619      6576      6605      6447      6576      6483      6534      6620      6546      6517      6383      6421
dram[1]:       6370      6471      6462      6480      6398      6466      6397      6525      6514      6377      6534      6497      6516      6510      6508      6571
dram[2]:       6437      6473      6403      6476      6394      6478      6369      6531      6397      6487      6536      6485      6416      6442      6602      6552
dram[3]:       6529      6410      6470      6392      6497      6438      6439      6376      6623      6450      5613      6558      6405      6579      6352      6432
dram[4]:       6434      6428      6484      6526      6572      3888      6464      6534      6403      6529      6640      6445      6513      6518      6570      6536
dram[5]:       6453      6509      6388      6429      6515      6487      6437      6364      6490      6527      4023      6399      6513      6413      6501      6394
dram[6]:       6426      6465      6388      6361      6406      6620      6399      6344      6449      6500      6460      6398      6383      6580      6349      6346
dram[7]:       6347      6393      6588      6434      6506      6399      6545      6563      6380      6552      6442      6508      6549      6471      6418      6453
dram[8]:       6540      6472      6421      6366      6511      6422      6382      6337      6406      6368      6431      6414      6397      6458      6401      6420
dram[9]:       6417      6418      6523      6507      6412      6383      6381      6384      6502      6446      6383      6493      6492      6167      6507      6621
dram[10]:       7146      7151      7180      7110      6416      7192      7130      7228      7164      7198      7195      7161      7164      4199      7222      7157
dram[11]:       6430      6429      6468      6450      6404      6606      6421      6557      6584      6399      6503      6523      6582      6490      6389      6484
dram[12]:       6452      6387      6297      6462      6451      6410      6389      6654      6380      6504      6473      6380      6452      6427      6487      6459
dram[13]:       6440      6487      6436      6381      6368      6475      6513      6491      6428      6358      6409      6487      6402      6461      6383      6410
dram[14]:       6437      6438      6405      6382      6386      6368      6538      6425      6466      6428      6408      6474      6412      6469      6359      6426
dram[15]:       5200      6450      6462      6478      6309      6453      6471      6434      6405      6414      6436      6433      6433      6440      6414      6429
dram[16]:       6494      6421      6438      6358      6527      6477      6410      6492      6412      6535      6524      6471      6539      6461      6554      6418
dram[17]:       6418      6433      6549      6404      6452      6462      6571      6451      6435      6449      6562      6425      6414      6455      6460      6473
dram[18]:       6447      6553      6513      6580      6571      6486      6588      6530      6526      6595      6700      6623      6489      6341      6601      6682
dram[19]:       6503      6518      6332      6342      6500      6553      6552      6357      6478      6433      6431      6417      6555      6590      6506      6391
dram[20]:       6501      6509      6603      6615      6348      6404      6568      6629      6394      6494      6514      6535      6446      6522      6479      6587
dram[21]:       6431      6571      6379      6464      6451      6543      6412      6348      6497      6604      6399      6379      6434      6441      6381      6355
dram[22]:       6491      6463      6413      6498      6468      6521      6388      6453      6529      6471      6380      6446      6457      6514      6441      6399
dram[23]:       6409      6532      6432      6463      6463      6507      6532      6558      6440      6469      6484      6466      6560      6561      6478      6504
dram[24]:       6551      6465      6359      6508      6549      6408      6365      6416      6401      6410      6550      6353      6458      6477      6456      6163
dram[25]:       6435      6446      6530      6499      6387      6433      6361      6410      6441      6480      6410      6471      5235      6416      6526      6499
dram[26]:       6939      6944      7016      6936      6899      7039      6991      6981      6898      6966      7018      6960      4344      6934      7010      7198
dram[27]:       6671      6743      6594      6374      6707      6783      6626      6364      6734      6601      6578      6511      6649      6605      6390      6600
dram[28]:       6394      6382      6424      6481      6436      6362      6449      6677      6445      6437      6451      6408      6448      6488      6421      6445
dram[29]:       6394      6480      6448      6159      6305      6378      6494      6495      6500      6405      6429      6482      6625      6609      6379      6404
dram[30]:       6487      6356      6349      6377      6425      6275      6411      6534      6395      6421      6538      6442      6676      6392      6393      6351
dram[31]:       6457      6443      6583      6427      6420      6413      6564      6467      6401      6471      6532      6465      6450      6384      6520      6506
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331593 n_act=12196 n_pre=12180 n_ref_event=0 n_req=50752 n_rd=50752 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1286
n_activity=125358 dram_eff=0.4049
bk0: 3176a 368272i bk1: 3192a 367672i bk2: 3184a 367976i bk3: 3176a 368563i bk4: 3184a 367737i bk5: 3192a 367725i bk6: 3200a 367821i bk7: 3192a 367534i bk8: 3160a 368395i bk9: 3192a 367705i bk10: 3176a 368282i bk11: 3184a 368419i bk12: 3136a 368311i bk13: 3144a 368741i bk14: 3136a 367908i bk15: 3128a 368075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759694
Row_Buffer_Locality_read = 0.759694
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.165164
Bank_Level_Parallism_Col = 2.650599
Bank_Level_Parallism_Ready = 1.493754
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951276 

BW Util details:
bwutil = 0.128575 
total_CMD = 394726 
util_bw = 50752 
Wasted_Col = 48710 
Wasted_Row = 15115 
Idle = 280149 

BW Util Bottlenecks: 
RCDc_limit = 70323 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27123 
rwq = 0 
CCDLc_limit_alone = 27123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331593 
Read = 50752 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12196 
n_pre = 12180 
n_ref = 0 
n_req = 50752 
total_req = 50752 

Dual Bus Interface Util: 
issued_total_row = 24376 
issued_total_col = 50752 
Row_Bus_Util =  0.061754 
CoL_Bus_Util = 0.128575 
Either_Row_CoL_Bus_Util = 0.159941 
Issued_on_Two_Bus_Simul_Util = 0.030388 
issued_two_Eff = 0.189996 
queue_avg = 4.570844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331517 n_act=12163 n_pre=12147 n_ref_event=0 n_req=50668 n_rd=50668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125899 dram_eff=0.4024
bk0: 3184a 368050i bk1: 3184a 367925i bk2: 3172a 368259i bk3: 3184a 368400i bk4: 3188a 367967i bk5: 3192a 368254i bk6: 3192a 368319i bk7: 3180a 368138i bk8: 3164a 368449i bk9: 3168a 368701i bk10: 3172a 368625i bk11: 3192a 367702i bk12: 3128a 368178i bk13: 3136a 368514i bk14: 3112a 368318i bk15: 3120a 368680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759947
Row_Buffer_Locality_read = 0.759947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.121334
Bank_Level_Parallism_Col = 2.625506
Bank_Level_Parallism_Ready = 1.485573
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.939775 

BW Util details:
bwutil = 0.128362 
total_CMD = 394726 
util_bw = 50668 
Wasted_Col = 49269 
Wasted_Row = 15027 
Idle = 279762 

BW Util Bottlenecks: 
RCDc_limit = 70880 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26891 
rwq = 0 
CCDLc_limit_alone = 26891 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331517 
Read = 50668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12163 
n_pre = 12147 
n_ref = 0 
n_req = 50668 
total_req = 50668 

Dual Bus Interface Util: 
issued_total_row = 24310 
issued_total_col = 50668 
Row_Bus_Util =  0.061587 
CoL_Bus_Util = 0.128362 
Either_Row_CoL_Bus_Util = 0.160134 
Issued_on_Two_Bus_Simul_Util = 0.029816 
issued_two_Eff = 0.186192 
queue_avg = 4.456666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45667
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331520 n_act=12184 n_pre=12168 n_ref_event=0 n_req=50688 n_rd=50688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125369 dram_eff=0.4043
bk0: 3188a 368045i bk1: 3176a 367958i bk2: 3200a 367936i bk3: 3180a 367842i bk4: 3192a 367827i bk5: 3180a 368067i bk6: 3168a 367891i bk7: 3180a 368120i bk8: 3188a 368245i bk9: 3176a 368148i bk10: 3188a 367969i bk11: 3184a 367813i bk12: 3136a 368541i bk13: 3128a 368346i bk14: 3104a 368872i bk15: 3120a 368212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759628
Row_Buffer_Locality_read = 0.759628
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.169375
Bank_Level_Parallism_Col = 2.652496
Bank_Level_Parallism_Ready = 1.489485
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.955152 

BW Util details:
bwutil = 0.128413 
total_CMD = 394726 
util_bw = 50688 
Wasted_Col = 48539 
Wasted_Row = 15052 
Idle = 280447 

BW Util Bottlenecks: 
RCDc_limit = 70712 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26324 
rwq = 0 
CCDLc_limit_alone = 26324 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331520 
Read = 50688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12184 
n_pre = 12168 
n_ref = 0 
n_req = 50688 
total_req = 50688 

Dual Bus Interface Util: 
issued_total_row = 24352 
issued_total_col = 50688 
Row_Bus_Util =  0.061693 
CoL_Bus_Util = 0.128413 
Either_Row_CoL_Bus_Util = 0.160126 
Issued_on_Two_Bus_Simul_Util = 0.029980 
issued_two_Eff = 0.187229 
queue_avg = 4.506906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50691
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331727 n_act=12166 n_pre=12150 n_ref_event=0 n_req=50640 n_rd=50640 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=125801 dram_eff=0.4025
bk0: 3176a 367760i bk1: 3184a 367981i bk2: 3188a 367967i bk3: 3180a 368115i bk4: 3180a 367709i bk5: 3168a 368161i bk6: 3160a 368410i bk7: 3176a 368022i bk8: 3192a 368210i bk9: 3164a 368015i bk10: 3192a 368181i bk11: 3176a 367987i bk12: 3136a 368498i bk13: 3128a 368215i bk14: 3116a 368629i bk15: 3124a 368069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759755
Row_Buffer_Locality_read = 0.759755
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.163152
Bank_Level_Parallism_Col = 2.656644
Bank_Level_Parallism_Ready = 1.492101
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959553 

BW Util details:
bwutil = 0.128292 
total_CMD = 394726 
util_bw = 50640 
Wasted_Col = 48323 
Wasted_Row = 15452 
Idle = 280311 

BW Util Bottlenecks: 
RCDc_limit = 70024 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26767 
rwq = 0 
CCDLc_limit_alone = 26767 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331727 
Read = 50640 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12166 
n_pre = 12150 
n_ref = 0 
n_req = 50640 
total_req = 50640 

Dual Bus Interface Util: 
issued_total_row = 24316 
issued_total_col = 50640 
Row_Bus_Util =  0.061602 
CoL_Bus_Util = 0.128292 
Either_Row_CoL_Bus_Util = 0.159602 
Issued_on_Two_Bus_Simul_Util = 0.030292 
issued_two_Eff = 0.189797 
queue_avg = 4.512637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51264
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331512 n_act=12185 n_pre=12169 n_ref_event=0 n_req=50700 n_rd=50700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125533 dram_eff=0.4039
bk0: 3200a 367857i bk1: 3192a 368207i bk2: 3184a 367711i bk3: 3184a 367895i bk4: 3192a 368005i bk5: 3184a 368192i bk6: 3172a 367846i bk7: 3168a 367714i bk8: 3200a 367801i bk9: 3176a 367619i bk10: 3200a 368164i bk11: 3184a 368690i bk12: 3120a 368376i bk13: 3124a 368305i bk14: 3096a 368763i bk15: 3124a 368768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759665
Row_Buffer_Locality_read = 0.759665
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.167349
Bank_Level_Parallism_Col = 2.654889
Bank_Level_Parallism_Ready = 1.492367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.962534 

BW Util details:
bwutil = 0.128444 
total_CMD = 394726 
util_bw = 50700 
Wasted_Col = 48449 
Wasted_Row = 15169 
Idle = 280408 

BW Util Bottlenecks: 
RCDc_limit = 70107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25756 
rwq = 0 
CCDLc_limit_alone = 25756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331512 
Read = 50700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12185 
n_pre = 12169 
n_ref = 0 
n_req = 50700 
total_req = 50700 

Dual Bus Interface Util: 
issued_total_row = 24354 
issued_total_col = 50700 
Row_Bus_Util =  0.061698 
CoL_Bus_Util = 0.128444 
Either_Row_CoL_Bus_Util = 0.160147 
Issued_on_Two_Bus_Simul_Util = 0.029995 
issued_two_Eff = 0.187300 
queue_avg = 4.542850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331533 n_act=12173 n_pre=12157 n_ref_event=0 n_req=50696 n_rd=50696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=124956 dram_eff=0.4057
bk0: 3200a 367681i bk1: 3184a 368501i bk2: 3192a 368064i bk3: 3176a 367428i bk4: 3184a 368360i bk5: 3168a 368616i bk6: 3176a 367975i bk7: 3192a 367015i bk8: 3192a 367995i bk9: 3192a 368271i bk10: 3192a 368285i bk11: 3184a 368014i bk12: 3120a 368235i bk13: 3112a 368696i bk14: 3112a 369077i bk15: 3120a 368370i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759882
Row_Buffer_Locality_read = 0.759882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.171232
Bank_Level_Parallism_Col = 2.659619
Bank_Level_Parallism_Ready = 1.499606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.962050 

BW Util details:
bwutil = 0.128433 
total_CMD = 394726 
util_bw = 50696 
Wasted_Col = 48299 
Wasted_Row = 15055 
Idle = 280676 

BW Util Bottlenecks: 
RCDc_limit = 70305 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26191 
rwq = 0 
CCDLc_limit_alone = 26191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331533 
Read = 50696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12173 
n_pre = 12157 
n_ref = 0 
n_req = 50696 
total_req = 50696 

Dual Bus Interface Util: 
issued_total_row = 24330 
issued_total_col = 50696 
Row_Bus_Util =  0.061638 
CoL_Bus_Util = 0.128433 
Either_Row_CoL_Bus_Util = 0.160093 
Issued_on_Two_Bus_Simul_Util = 0.029978 
issued_two_Eff = 0.187252 
queue_avg = 4.473749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.47375
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331858 n_act=12182 n_pre=12166 n_ref_event=0 n_req=50636 n_rd=50636 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=124578 dram_eff=0.4065
bk0: 3168a 368174i bk1: 3184a 368096i bk2: 3188a 367436i bk3: 3184a 367375i bk4: 3184a 368049i bk5: 3180a 367846i bk6: 3188a 367501i bk7: 3176a 367668i bk8: 3164a 368258i bk9: 3192a 367663i bk10: 3152a 368222i bk11: 3176a 368052i bk12: 3120a 368917i bk13: 3140a 367830i bk14: 3120a 368216i bk15: 3120a 368568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759420
Row_Buffer_Locality_read = 0.759420
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.202112
Bank_Level_Parallism_Col = 2.669374
Bank_Level_Parallism_Ready = 1.505944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.960474 

BW Util details:
bwutil = 0.128281 
total_CMD = 394726 
util_bw = 50636 
Wasted_Col = 48383 
Wasted_Row = 14824 
Idle = 280883 

BW Util Bottlenecks: 
RCDc_limit = 69762 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26657 
rwq = 0 
CCDLc_limit_alone = 26657 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331858 
Read = 50636 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12182 
n_pre = 12166 
n_ref = 0 
n_req = 50636 
total_req = 50636 

Dual Bus Interface Util: 
issued_total_row = 24348 
issued_total_col = 50636 
Row_Bus_Util =  0.061683 
CoL_Bus_Util = 0.128281 
Either_Row_CoL_Bus_Util = 0.159270 
Issued_on_Two_Bus_Simul_Util = 0.030695 
issued_two_Eff = 0.192721 
queue_avg = 4.575614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57561
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331790 n_act=12180 n_pre=12164 n_ref_event=0 n_req=50664 n_rd=50664 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=124622 dram_eff=0.4065
bk0: 3192a 367921i bk1: 3176a 368125i bk2: 3168a 367809i bk3: 3192a 367999i bk4: 3192a 367679i bk5: 3184a 368166i bk6: 3176a 367638i bk7: 3176a 367912i bk8: 3168a 367663i bk9: 3192a 367671i bk10: 3160a 368026i bk11: 3188a 367950i bk12: 3128a 368430i bk13: 3128a 368593i bk14: 3116a 368154i bk15: 3128a 367984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759593
Row_Buffer_Locality_read = 0.759593
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.201359
Bank_Level_Parallism_Col = 2.675778
Bank_Level_Parallism_Ready = 1.511369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.965277 

BW Util details:
bwutil = 0.128352 
total_CMD = 394726 
util_bw = 50664 
Wasted_Col = 48116 
Wasted_Row = 15126 
Idle = 280820 

BW Util Bottlenecks: 
RCDc_limit = 69644 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26267 
rwq = 0 
CCDLc_limit_alone = 26267 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331790 
Read = 50664 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12180 
n_pre = 12164 
n_ref = 0 
n_req = 50664 
total_req = 50664 

Dual Bus Interface Util: 
issued_total_row = 24344 
issued_total_col = 50664 
Row_Bus_Util =  0.061673 
CoL_Bus_Util = 0.128352 
Either_Row_CoL_Bus_Util = 0.159442 
Issued_on_Two_Bus_Simul_Util = 0.030583 
issued_two_Eff = 0.191814 
queue_avg = 4.715821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71582
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331582 n_act=12194 n_pre=12178 n_ref_event=0 n_req=50680 n_rd=50680 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=124984 dram_eff=0.4055
bk0: 3184a 368011i bk1: 3184a 368325i bk2: 3192a 368183i bk3: 3192a 367988i bk4: 3176a 367795i bk5: 3168a 368356i bk6: 3192a 367604i bk7: 3192a 367570i bk8: 3196a 367534i bk9: 3184a 368373i bk10: 3180a 368136i bk11: 3180a 367926i bk12: 3112a 368331i bk13: 3128a 368629i bk14: 3116a 368145i bk15: 3104a 367998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759392
Row_Buffer_Locality_read = 0.759392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.190663
Bank_Level_Parallism_Col = 2.659197
Bank_Level_Parallism_Ready = 1.505821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.958002 

BW Util details:
bwutil = 0.128393 
total_CMD = 394726 
util_bw = 50680 
Wasted_Col = 48540 
Wasted_Row = 14698 
Idle = 280808 

BW Util Bottlenecks: 
RCDc_limit = 70617 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26227 
rwq = 0 
CCDLc_limit_alone = 26227 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331582 
Read = 50680 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12194 
n_pre = 12178 
n_ref = 0 
n_req = 50680 
total_req = 50680 

Dual Bus Interface Util: 
issued_total_row = 24372 
issued_total_col = 50680 
Row_Bus_Util =  0.061744 
CoL_Bus_Util = 0.128393 
Either_Row_CoL_Bus_Util = 0.159969 
Issued_on_Two_Bus_Simul_Util = 0.030168 
issued_two_Eff = 0.188585 
queue_avg = 4.459455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.45946
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331500 n_act=12203 n_pre=12187 n_ref_event=0 n_req=50684 n_rd=50684 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125142 dram_eff=0.405
bk0: 3176a 367985i bk1: 3184a 368460i bk2: 3184a 368119i bk3: 3180a 367992i bk4: 3184a 367678i bk5: 3188a 368286i bk6: 3176a 368109i bk7: 3192a 367897i bk8: 3196a 367980i bk9: 3176a 368562i bk10: 3192a 368362i bk11: 3184a 368626i bk12: 3132a 368581i bk13: 3116a 368502i bk14: 3112a 368727i bk15: 3112a 368832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759234
Row_Buffer_Locality_read = 0.759234
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.135612
Bank_Level_Parallism_Col = 2.631811
Bank_Level_Parallism_Ready = 1.487787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959667 

BW Util details:
bwutil = 0.128403 
total_CMD = 394726 
util_bw = 50684 
Wasted_Col = 49002 
Wasted_Row = 14832 
Idle = 280208 

BW Util Bottlenecks: 
RCDc_limit = 71170 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26308 
rwq = 0 
CCDLc_limit_alone = 26308 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331500 
Read = 50684 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12203 
n_pre = 12187 
n_ref = 0 
n_req = 50684 
total_req = 50684 

Dual Bus Interface Util: 
issued_total_row = 24390 
issued_total_col = 50684 
Row_Bus_Util =  0.061790 
CoL_Bus_Util = 0.128403 
Either_Row_CoL_Bus_Util = 0.160177 
Issued_on_Two_Bus_Simul_Util = 0.030016 
issued_two_Eff = 0.187391 
queue_avg = 4.464756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46476
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331476 n_act=12204 n_pre=12188 n_ref_event=0 n_req=50688 n_rd=50688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125744 dram_eff=0.4031
bk0: 3192a 367619i bk1: 3184a 368492i bk2: 3172a 368274i bk3: 3180a 367935i bk4: 3176a 367910i bk5: 3200a 367822i bk6: 3172a 367855i bk7: 3192a 368196i bk8: 3184a 368135i bk9: 3172a 368152i bk10: 3172a 368337i bk11: 3192a 368558i bk12: 3124a 368430i bk13: 3128a 368761i bk14: 3128a 368113i bk15: 3120a 368764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759233
Row_Buffer_Locality_read = 0.759233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.134647
Bank_Level_Parallism_Col = 2.633094
Bank_Level_Parallism_Ready = 1.485914
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951088 

BW Util details:
bwutil = 0.128413 
total_CMD = 394726 
util_bw = 50688 
Wasted_Col = 49098 
Wasted_Row = 15085 
Idle = 279855 

BW Util Bottlenecks: 
RCDc_limit = 71191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26090 
rwq = 0 
CCDLc_limit_alone = 26090 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331476 
Read = 50688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12204 
n_pre = 12188 
n_ref = 0 
n_req = 50688 
total_req = 50688 

Dual Bus Interface Util: 
issued_total_row = 24392 
issued_total_col = 50688 
Row_Bus_Util =  0.061795 
CoL_Bus_Util = 0.128413 
Either_Row_CoL_Bus_Util = 0.160238 
Issued_on_Two_Bus_Simul_Util = 0.029970 
issued_two_Eff = 0.187036 
queue_avg = 4.549660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54966
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331641 n_act=12163 n_pre=12147 n_ref_event=0 n_req=50700 n_rd=50700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125538 dram_eff=0.4039
bk0: 3180a 368000i bk1: 3200a 367774i bk2: 3184a 368050i bk3: 3192a 367778i bk4: 3172a 367964i bk5: 3200a 368038i bk6: 3188a 368104i bk7: 3188a 367805i bk8: 3176a 368218i bk9: 3176a 368145i bk10: 3172a 368140i bk11: 3184a 368597i bk12: 3120a 368933i bk13: 3136a 368410i bk14: 3116a 368466i bk15: 3116a 368330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760099
Row_Buffer_Locality_read = 0.760099
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.159246
Bank_Level_Parallism_Col = 2.643681
Bank_Level_Parallism_Ready = 1.487929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951593 

BW Util details:
bwutil = 0.128444 
total_CMD = 394726 
util_bw = 50700 
Wasted_Col = 48627 
Wasted_Row = 15012 
Idle = 280387 

BW Util Bottlenecks: 
RCDc_limit = 70235 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27006 
rwq = 0 
CCDLc_limit_alone = 27006 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331641 
Read = 50700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12163 
n_pre = 12147 
n_ref = 0 
n_req = 50700 
total_req = 50700 

Dual Bus Interface Util: 
issued_total_row = 24310 
issued_total_col = 50700 
Row_Bus_Util =  0.061587 
CoL_Bus_Util = 0.128444 
Either_Row_CoL_Bus_Util = 0.159820 
Issued_on_Two_Bus_Simul_Util = 0.030211 
issued_two_Eff = 0.189031 
queue_avg = 4.542956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54296
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331492 n_act=12169 n_pre=12153 n_ref_event=0 n_req=50688 n_rd=50688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125862 dram_eff=0.4027
bk0: 3192a 368218i bk1: 3184a 368461i bk2: 3172a 368121i bk3: 3192a 367603i bk4: 3184a 368355i bk5: 3180a 368000i bk6: 3192a 367446i bk7: 3192a 368158i bk8: 3160a 368743i bk9: 3172a 368093i bk10: 3188a 368126i bk11: 3184a 368003i bk12: 3120a 368437i bk13: 3120a 368621i bk14: 3128a 368324i bk15: 3128a 368411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759923
Row_Buffer_Locality_read = 0.759923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.137972
Bank_Level_Parallism_Col = 2.646771
Bank_Level_Parallism_Ready = 1.496646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.947259 

BW Util details:
bwutil = 0.128413 
total_CMD = 394726 
util_bw = 50688 
Wasted_Col = 48872 
Wasted_Row = 15275 
Idle = 279891 

BW Util Bottlenecks: 
RCDc_limit = 70689 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26875 
rwq = 0 
CCDLc_limit_alone = 26875 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331492 
Read = 50688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12169 
n_pre = 12153 
n_ref = 0 
n_req = 50688 
total_req = 50688 

Dual Bus Interface Util: 
issued_total_row = 24322 
issued_total_col = 50688 
Row_Bus_Util =  0.061617 
CoL_Bus_Util = 0.128413 
Either_Row_CoL_Bus_Util = 0.160197 
Issued_on_Two_Bus_Simul_Util = 0.029833 
issued_two_Eff = 0.186229 
queue_avg = 4.519525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51953
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331540 n_act=12177 n_pre=12161 n_ref_event=0 n_req=50696 n_rd=50696 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125180 dram_eff=0.405
bk0: 3176a 368275i bk1: 3184a 368192i bk2: 3176a 367919i bk3: 3176a 368563i bk4: 3176a 367832i bk5: 3192a 367964i bk6: 3188a 367697i bk7: 3184a 368336i bk8: 3168a 368446i bk9: 3192a 368081i bk10: 3192a 368551i bk11: 3172a 368133i bk12: 3128a 368322i bk13: 3120a 368673i bk14: 3136a 368630i bk15: 3136a 368179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759804
Row_Buffer_Locality_read = 0.759804
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.149271
Bank_Level_Parallism_Col = 2.643585
Bank_Level_Parallism_Ready = 1.485166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.955437 

BW Util details:
bwutil = 0.128433 
total_CMD = 394726 
util_bw = 50696 
Wasted_Col = 48639 
Wasted_Row = 15027 
Idle = 280364 

BW Util Bottlenecks: 
RCDc_limit = 70654 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26389 
rwq = 0 
CCDLc_limit_alone = 26389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331540 
Read = 50696 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12177 
n_pre = 12161 
n_ref = 0 
n_req = 50696 
total_req = 50696 

Dual Bus Interface Util: 
issued_total_row = 24338 
issued_total_col = 50696 
Row_Bus_Util =  0.061658 
CoL_Bus_Util = 0.128433 
Either_Row_CoL_Bus_Util = 0.160076 
Issued_on_Two_Bus_Simul_Util = 0.030016 
issued_two_Eff = 0.187510 
queue_avg = 4.519127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51913
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331378 n_act=12173 n_pre=12157 n_ref_event=0 n_req=50724 n_rd=50724 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=125705 dram_eff=0.4035
bk0: 3188a 367926i bk1: 3184a 368284i bk2: 3188a 367459i bk3: 3176a 367624i bk4: 3184a 367920i bk5: 3184a 368403i bk6: 3192a 367867i bk7: 3176a 367850i bk8: 3200a 368315i bk9: 3196a 368154i bk10: 3192a 367998i bk11: 3172a 367904i bk12: 3120a 368496i bk13: 3128a 368862i bk14: 3124a 368457i bk15: 3120a 368511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760015
Row_Buffer_Locality_read = 0.760015
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.144926
Bank_Level_Parallism_Col = 2.647760
Bank_Level_Parallism_Ready = 1.501636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.947636 

BW Util details:
bwutil = 0.128504 
total_CMD = 394726 
util_bw = 50724 
Wasted_Col = 48969 
Wasted_Row = 15221 
Idle = 279812 

BW Util Bottlenecks: 
RCDc_limit = 71207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26818 
rwq = 0 
CCDLc_limit_alone = 26818 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331378 
Read = 50724 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12173 
n_pre = 12157 
n_ref = 0 
n_req = 50724 
total_req = 50724 

Dual Bus Interface Util: 
issued_total_row = 24330 
issued_total_col = 50724 
Row_Bus_Util =  0.061638 
CoL_Bus_Util = 0.128504 
Either_Row_CoL_Bus_Util = 0.160486 
Issued_on_Two_Bus_Simul_Util = 0.029656 
issued_two_Eff = 0.184789 
queue_avg = 4.496453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49645
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331563 n_act=12161 n_pre=12145 n_ref_event=0 n_req=50676 n_rd=50676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125061 dram_eff=0.4052
bk0: 3192a 367882i bk1: 3196a 368543i bk2: 3180a 367999i bk3: 3172a 368195i bk4: 3192a 368514i bk5: 3180a 368431i bk6: 3192a 367693i bk7: 3168a 368140i bk8: 3180a 368564i bk9: 3168a 368453i bk10: 3192a 368137i bk11: 3180a 368040i bk12: 3116a 368780i bk13: 3120a 368824i bk14: 3120a 368679i bk15: 3128a 368684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760024
Row_Buffer_Locality_read = 0.760024
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.138730
Bank_Level_Parallism_Col = 2.617507
Bank_Level_Parallism_Ready = 1.471624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942713 

BW Util details:
bwutil = 0.128383 
total_CMD = 394726 
util_bw = 50676 
Wasted_Col = 49155 
Wasted_Row = 14391 
Idle = 280504 

BW Util Bottlenecks: 
RCDc_limit = 71187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27309 
rwq = 0 
CCDLc_limit_alone = 27309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331563 
Read = 50676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12161 
n_pre = 12145 
n_ref = 0 
n_req = 50676 
total_req = 50676 

Dual Bus Interface Util: 
issued_total_row = 24306 
issued_total_col = 50676 
Row_Bus_Util =  0.061577 
CoL_Bus_Util = 0.128383 
Either_Row_CoL_Bus_Util = 0.160017 
Issued_on_Two_Bus_Simul_Util = 0.029942 
issued_two_Eff = 0.187119 
queue_avg = 4.398940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.39894
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331667 n_act=12164 n_pre=12148 n_ref_event=0 n_req=50676 n_rd=50676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125481 dram_eff=0.4039
bk0: 3168a 367855i bk1: 3200a 367681i bk2: 3192a 367996i bk3: 3184a 368059i bk4: 3176a 367911i bk5: 3168a 368252i bk6: 3176a 367578i bk7: 3196a 367809i bk8: 3172a 368381i bk9: 3176a 368164i bk10: 3172a 368754i bk11: 3176a 368092i bk12: 3128a 368239i bk13: 3124a 368368i bk14: 3132a 368466i bk15: 3136a 368076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759965
Row_Buffer_Locality_read = 0.759965
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.166034
Bank_Level_Parallism_Col = 2.655377
Bank_Level_Parallism_Ready = 1.502901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.945376 

BW Util details:
bwutil = 0.128383 
total_CMD = 394726 
util_bw = 50676 
Wasted_Col = 48707 
Wasted_Row = 15021 
Idle = 280322 

BW Util Bottlenecks: 
RCDc_limit = 70210 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27018 
rwq = 0 
CCDLc_limit_alone = 27018 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331667 
Read = 50676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12164 
n_pre = 12148 
n_ref = 0 
n_req = 50676 
total_req = 50676 

Dual Bus Interface Util: 
issued_total_row = 24312 
issued_total_col = 50676 
Row_Bus_Util =  0.061592 
CoL_Bus_Util = 0.128383 
Either_Row_CoL_Bus_Util = 0.159754 
Issued_on_Two_Bus_Simul_Util = 0.030221 
issued_two_Eff = 0.189172 
queue_avg = 4.510238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51024
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331576 n_act=12197 n_pre=12181 n_ref_event=0 n_req=50708 n_rd=50708 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=126032 dram_eff=0.4023
bk0: 3192a 367710i bk1: 3196a 367787i bk2: 3184a 368173i bk3: 3192a 367735i bk4: 3200a 367800i bk5: 3180a 367914i bk6: 3168a 367907i bk7: 3192a 367698i bk8: 3172a 368397i bk9: 3168a 368122i bk10: 3168a 368520i bk11: 3176a 368165i bk12: 3128a 368407i bk13: 3128a 368045i bk14: 3128a 368042i bk15: 3136a 368241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759466
Row_Buffer_Locality_read = 0.759466
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.153321
Bank_Level_Parallism_Col = 2.650894
Bank_Level_Parallism_Ready = 1.494853
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.934171 

BW Util details:
bwutil = 0.128464 
total_CMD = 394726 
util_bw = 50708 
Wasted_Col = 49005 
Wasted_Row = 15294 
Idle = 279719 

BW Util Bottlenecks: 
RCDc_limit = 70625 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27492 
rwq = 0 
CCDLc_limit_alone = 27492 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331576 
Read = 50708 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12197 
n_pre = 12181 
n_ref = 0 
n_req = 50708 
total_req = 50708 

Dual Bus Interface Util: 
issued_total_row = 24378 
issued_total_col = 50708 
Row_Bus_Util =  0.061759 
CoL_Bus_Util = 0.128464 
Either_Row_CoL_Bus_Util = 0.159984 
Issued_on_Two_Bus_Simul_Util = 0.030239 
issued_two_Eff = 0.189010 
queue_avg = 4.572093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57209
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331579 n_act=12202 n_pre=12186 n_ref_event=0 n_req=50660 n_rd=50660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=125305 dram_eff=0.4043
bk0: 3184a 367583i bk1: 3180a 367722i bk2: 3188a 367876i bk3: 3184a 367651i bk4: 3184a 368183i bk5: 3180a 368298i bk6: 3164a 368083i bk7: 3168a 368146i bk8: 3188a 368116i bk9: 3172a 368011i bk10: 3184a 367981i bk11: 3188a 368142i bk12: 3136a 367812i bk13: 3128a 368451i bk14: 3124a 367672i bk15: 3108a 368772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759139
Row_Buffer_Locality_read = 0.759139
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.190217
Bank_Level_Parallism_Col = 2.661947
Bank_Level_Parallism_Ready = 1.504224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951511 

BW Util details:
bwutil = 0.128342 
total_CMD = 394726 
util_bw = 50660 
Wasted_Col = 48657 
Wasted_Row = 14705 
Idle = 280704 

BW Util Bottlenecks: 
RCDc_limit = 70833 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26900 
rwq = 0 
CCDLc_limit_alone = 26900 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331579 
Read = 50660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12202 
n_pre = 12186 
n_ref = 0 
n_req = 50660 
total_req = 50660 

Dual Bus Interface Util: 
issued_total_row = 24388 
issued_total_col = 50660 
Row_Bus_Util =  0.061785 
CoL_Bus_Util = 0.128342 
Either_Row_CoL_Bus_Util = 0.159977 
Issued_on_Two_Bus_Simul_Util = 0.030150 
issued_two_Eff = 0.188465 
queue_avg = 4.622206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62221
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331460 n_act=12208 n_pre=12192 n_ref_event=0 n_req=50704 n_rd=50704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=125284 dram_eff=0.4047
bk0: 3180a 367417i bk1: 3184a 367490i bk2: 3196a 367624i bk3: 3168a 367541i bk4: 3164a 368402i bk5: 3184a 367833i bk6: 3176a 367789i bk7: 3192a 367880i bk8: 3196a 368214i bk9: 3188a 368181i bk10: 3188a 367896i bk11: 3192a 368118i bk12: 3128a 368427i bk13: 3128a 368162i bk14: 3128a 367703i bk15: 3112a 367741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759230
Row_Buffer_Locality_read = 0.759230
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.201779
Bank_Level_Parallism_Col = 2.662211
Bank_Level_Parallism_Ready = 1.504221
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.947176 

BW Util details:
bwutil = 0.128454 
total_CMD = 394726 
util_bw = 50704 
Wasted_Col = 48844 
Wasted_Row = 14666 
Idle = 280512 

BW Util Bottlenecks: 
RCDc_limit = 71286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27536 
rwq = 0 
CCDLc_limit_alone = 27536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331460 
Read = 50704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12208 
n_pre = 12192 
n_ref = 0 
n_req = 50704 
total_req = 50704 

Dual Bus Interface Util: 
issued_total_row = 24400 
issued_total_col = 50704 
Row_Bus_Util =  0.061815 
CoL_Bus_Util = 0.128454 
Either_Row_CoL_Bus_Util = 0.160278 
Issued_on_Two_Bus_Simul_Util = 0.029990 
issued_two_Eff = 0.187115 
queue_avg = 4.571140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57114
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331730 n_act=12172 n_pre=12156 n_ref_event=0 n_req=50676 n_rd=50676 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=124871 dram_eff=0.4058
bk0: 3192a 367557i bk1: 3164a 368534i bk2: 3176a 368109i bk3: 3184a 367086i bk4: 3176a 368226i bk5: 3192a 367547i bk6: 3176a 367758i bk7: 3176a 367825i bk8: 3196a 367730i bk9: 3172a 368280i bk10: 3192a 368583i bk11: 3196a 368152i bk12: 3120a 368404i bk13: 3124a 368296i bk14: 3128a 368626i bk15: 3112a 368551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759807
Row_Buffer_Locality_read = 0.759807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.192215
Bank_Level_Parallism_Col = 2.665351
Bank_Level_Parallism_Ready = 1.511386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.952294 

BW Util details:
bwutil = 0.128383 
total_CMD = 394726 
util_bw = 50676 
Wasted_Col = 48449 
Wasted_Row = 14664 
Idle = 280937 

BW Util Bottlenecks: 
RCDc_limit = 70154 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27037 
rwq = 0 
CCDLc_limit_alone = 27037 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331730 
Read = 50676 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12172 
n_pre = 12156 
n_ref = 0 
n_req = 50676 
total_req = 50676 

Dual Bus Interface Util: 
issued_total_row = 24328 
issued_total_col = 50676 
Row_Bus_Util =  0.061633 
CoL_Bus_Util = 0.128383 
Either_Row_CoL_Bus_Util = 0.159594 
Issued_on_Two_Bus_Simul_Util = 0.030421 
issued_two_Eff = 0.190615 
queue_avg = 4.461753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46175
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331679 n_act=12179 n_pre=12163 n_ref_event=0 n_req=50704 n_rd=50704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=124521 dram_eff=0.4072
bk0: 3200a 367943i bk1: 3180a 367921i bk2: 3176a 367891i bk3: 3188a 367372i bk4: 3176a 367846i bk5: 3184a 368090i bk6: 3184a 367693i bk7: 3184a 367585i bk8: 3176a 368794i bk9: 3188a 368066i bk10: 3192a 368044i bk11: 3168a 368409i bk12: 3128a 368311i bk13: 3136a 368254i bk14: 3128a 368412i bk15: 3116a 368302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759802
Row_Buffer_Locality_read = 0.759802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.202831
Bank_Level_Parallism_Col = 2.667904
Bank_Level_Parallism_Ready = 1.499310
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959195 

BW Util details:
bwutil = 0.128454 
total_CMD = 394726 
util_bw = 50704 
Wasted_Col = 48144 
Wasted_Row = 14739 
Idle = 281139 

BW Util Bottlenecks: 
RCDc_limit = 69933 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26998 
rwq = 0 
CCDLc_limit_alone = 26998 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331679 
Read = 50704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12179 
n_pre = 12163 
n_ref = 0 
n_req = 50704 
total_req = 50704 

Dual Bus Interface Util: 
issued_total_row = 24342 
issued_total_col = 50704 
Row_Bus_Util =  0.061668 
CoL_Bus_Util = 0.128454 
Either_Row_CoL_Bus_Util = 0.159723 
Issued_on_Two_Bus_Simul_Util = 0.030398 
issued_two_Eff = 0.190318 
queue_avg = 4.502242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50224
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331640 n_act=12190 n_pre=12174 n_ref_event=0 n_req=50700 n_rd=50700 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125370 dram_eff=0.4044
bk0: 3180a 368199i bk1: 3184a 368102i bk2: 3184a 367812i bk3: 3184a 367431i bk4: 3184a 367890i bk5: 3184a 367844i bk6: 3196a 367401i bk7: 3188a 367414i bk8: 3176a 367991i bk9: 3180a 368054i bk10: 3176a 368156i bk11: 3164a 368495i bk12: 3132a 368143i bk13: 3128a 367950i bk14: 3128a 367887i bk15: 3132a 367815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759566
Row_Buffer_Locality_read = 0.759566
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.188373
Bank_Level_Parallism_Col = 2.664062
Bank_Level_Parallism_Ready = 1.512229
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951286 

BW Util details:
bwutil = 0.128444 
total_CMD = 394726 
util_bw = 50700 
Wasted_Col = 48746 
Wasted_Row = 15093 
Idle = 280187 

BW Util Bottlenecks: 
RCDc_limit = 70199 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27148 
rwq = 0 
CCDLc_limit_alone = 27148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331640 
Read = 50700 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12190 
n_pre = 12174 
n_ref = 0 
n_req = 50700 
total_req = 50700 

Dual Bus Interface Util: 
issued_total_row = 24364 
issued_total_col = 50700 
Row_Bus_Util =  0.061724 
CoL_Bus_Util = 0.128444 
Either_Row_CoL_Bus_Util = 0.159822 
Issued_on_Two_Bus_Simul_Util = 0.030345 
issued_two_Eff = 0.189868 
queue_avg = 4.652189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65219
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331812 n_act=12190 n_pre=12174 n_ref_event=0 n_req=50628 n_rd=50628 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=124881 dram_eff=0.4054
bk0: 3176a 368007i bk1: 3176a 368620i bk2: 3168a 367964i bk3: 3184a 367521i bk4: 3184a 367948i bk5: 3184a 368109i bk6: 3188a 367105i bk7: 3176a 367529i bk8: 3176a 368282i bk9: 3164a 368214i bk10: 3172a 368222i bk11: 3184a 368246i bk12: 3140a 368549i bk13: 3112a 368636i bk14: 3116a 368498i bk15: 3128a 368045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759224
Row_Buffer_Locality_read = 0.759224
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.181972
Bank_Level_Parallism_Col = 2.658103
Bank_Level_Parallism_Ready = 1.498045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.952379 

BW Util details:
bwutil = 0.128261 
total_CMD = 394726 
util_bw = 50628 
Wasted_Col = 48548 
Wasted_Row = 14825 
Idle = 280725 

BW Util Bottlenecks: 
RCDc_limit = 69850 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26663 
rwq = 0 
CCDLc_limit_alone = 26663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331812 
Read = 50628 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12190 
n_pre = 12174 
n_ref = 0 
n_req = 50628 
total_req = 50628 

Dual Bus Interface Util: 
issued_total_row = 24364 
issued_total_col = 50628 
Row_Bus_Util =  0.061724 
CoL_Bus_Util = 0.128261 
Either_Row_CoL_Bus_Util = 0.159387 
Issued_on_Two_Bus_Simul_Util = 0.030598 
issued_two_Eff = 0.191976 
queue_avg = 4.579997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331565 n_act=12183 n_pre=12167 n_ref_event=0 n_req=50688 n_rd=50688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=124528 dram_eff=0.407
bk0: 3192a 368142i bk1: 3172a 367936i bk2: 3188a 367842i bk3: 3188a 367693i bk4: 3188a 367858i bk5: 3168a 368123i bk6: 3176a 367344i bk7: 3192a 367354i bk8: 3200a 368307i bk9: 3188a 368169i bk10: 3184a 368296i bk11: 3184a 367906i bk12: 3128a 368512i bk13: 3120a 368555i bk14: 3116a 368544i bk15: 3104a 368906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759647
Row_Buffer_Locality_read = 0.759647
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.188558
Bank_Level_Parallism_Col = 2.661884
Bank_Level_Parallism_Ready = 1.500296
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.957868 

BW Util details:
bwutil = 0.128413 
total_CMD = 394726 
util_bw = 50688 
Wasted_Col = 48354 
Wasted_Row = 14796 
Idle = 280888 

BW Util Bottlenecks: 
RCDc_limit = 70519 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26564 
rwq = 0 
CCDLc_limit_alone = 26564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331565 
Read = 50688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12183 
n_pre = 12167 
n_ref = 0 
n_req = 50688 
total_req = 50688 

Dual Bus Interface Util: 
issued_total_row = 24350 
issued_total_col = 50688 
Row_Bus_Util =  0.061688 
CoL_Bus_Util = 0.128413 
Either_Row_CoL_Bus_Util = 0.160012 
Issued_on_Two_Bus_Simul_Util = 0.030089 
issued_two_Eff = 0.188043 
queue_avg = 4.536491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.53649
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331700 n_act=12167 n_pre=12151 n_ref_event=0 n_req=50660 n_rd=50660 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1283
n_activity=124849 dram_eff=0.4058
bk0: 3184a 367825i bk1: 3176a 367827i bk2: 3180a 367932i bk3: 3176a 368171i bk4: 3176a 367952i bk5: 3180a 367969i bk6: 3192a 367601i bk7: 3176a 367778i bk8: 3184a 368178i bk9: 3176a 368311i bk10: 3184a 368675i bk11: 3196a 368163i bk12: 3140a 367935i bk13: 3116a 368645i bk14: 3116a 368562i bk15: 3108a 368890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759830
Row_Buffer_Locality_read = 0.759830
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.160942
Bank_Level_Parallism_Col = 2.647375
Bank_Level_Parallism_Ready = 1.497848
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.951725 

BW Util details:
bwutil = 0.128342 
total_CMD = 394726 
util_bw = 50660 
Wasted_Col = 48796 
Wasted_Row = 14908 
Idle = 280362 

BW Util Bottlenecks: 
RCDc_limit = 70230 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26218 
rwq = 0 
CCDLc_limit_alone = 26218 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331700 
Read = 50660 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12167 
n_pre = 12151 
n_ref = 0 
n_req = 50660 
total_req = 50660 

Dual Bus Interface Util: 
issued_total_row = 24318 
issued_total_col = 50660 
Row_Bus_Util =  0.061607 
CoL_Bus_Util = 0.128342 
Either_Row_CoL_Bus_Util = 0.159670 
Issued_on_Two_Bus_Simul_Util = 0.030279 
issued_two_Eff = 0.189636 
queue_avg = 4.547329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.54733
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331532 n_act=12200 n_pre=12184 n_ref_event=0 n_req=50688 n_rd=50688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1284
n_activity=125442 dram_eff=0.4041
bk0: 3176a 368176i bk1: 3200a 367844i bk2: 3192a 367869i bk3: 3176a 367574i bk4: 3200a 367229i bk5: 3184a 367799i bk6: 3196a 367737i bk7: 3188a 367722i bk8: 3168a 368118i bk9: 3172a 367906i bk10: 3168a 368125i bk11: 3180a 367920i bk12: 3124a 368272i bk13: 3120a 368442i bk14: 3108a 368190i bk15: 3136a 368373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759312
Row_Buffer_Locality_read = 0.759312
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.183403
Bank_Level_Parallism_Col = 2.667715
Bank_Level_Parallism_Ready = 1.510397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.949446 

BW Util details:
bwutil = 0.128413 
total_CMD = 394726 
util_bw = 50688 
Wasted_Col = 48631 
Wasted_Row = 15183 
Idle = 280224 

BW Util Bottlenecks: 
RCDc_limit = 70692 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26833 
rwq = 0 
CCDLc_limit_alone = 26833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331532 
Read = 50688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12200 
n_pre = 12184 
n_ref = 0 
n_req = 50688 
total_req = 50688 

Dual Bus Interface Util: 
issued_total_row = 24384 
issued_total_col = 50688 
Row_Bus_Util =  0.061774 
CoL_Bus_Util = 0.128413 
Either_Row_CoL_Bus_Util = 0.160096 
Issued_on_Two_Bus_Simul_Util = 0.030092 
issued_two_Eff = 0.187961 
queue_avg = 4.558195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55819
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331695 n_act=12200 n_pre=12184 n_ref_event=0 n_req=50704 n_rd=50704 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=125763 dram_eff=0.4032
bk0: 3168a 368073i bk1: 3200a 367744i bk2: 3192a 367450i bk3: 3176a 367694i bk4: 3192a 367435i bk5: 3192a 367460i bk6: 3200a 367353i bk7: 3188a 367719i bk8: 3180a 368060i bk9: 3184a 367585i bk10: 3176a 368112i bk11: 3184a 368240i bk12: 3100a 368490i bk13: 3132a 367809i bk14: 3128a 368127i bk15: 3112a 368493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759388
Row_Buffer_Locality_read = 0.759388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.201544
Bank_Level_Parallism_Col = 2.683869
Bank_Level_Parallism_Ready = 1.522227
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.949716 

BW Util details:
bwutil = 0.128454 
total_CMD = 394726 
util_bw = 50704 
Wasted_Col = 48481 
Wasted_Row = 15172 
Idle = 280369 

BW Util Bottlenecks: 
RCDc_limit = 70058 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27122 
rwq = 0 
CCDLc_limit_alone = 27122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331695 
Read = 50704 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12200 
n_pre = 12184 
n_ref = 0 
n_req = 50704 
total_req = 50704 

Dual Bus Interface Util: 
issued_total_row = 24384 
issued_total_col = 50704 
Row_Bus_Util =  0.061774 
CoL_Bus_Util = 0.128454 
Either_Row_CoL_Bus_Util = 0.159683 
Issued_on_Two_Bus_Simul_Util = 0.030545 
issued_two_Eff = 0.191287 
queue_avg = 4.512897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5129
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331628 n_act=12172 n_pre=12156 n_ref_event=0 n_req=50612 n_rd=50612 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1282
n_activity=124741 dram_eff=0.4057
bk0: 3192a 367947i bk1: 3176a 367937i bk2: 3168a 367902i bk3: 3180a 367748i bk4: 3192a 367894i bk5: 3188a 367739i bk6: 3176a 368207i bk7: 3176a 367829i bk8: 3168a 368219i bk9: 3168a 368233i bk10: 3164a 368470i bk11: 3168a 368401i bk12: 3128a 367985i bk13: 3128a 368271i bk14: 3112a 368672i bk15: 3128a 367948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759504
Row_Buffer_Locality_read = 0.759504
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.177042
Bank_Level_Parallism_Col = 2.648299
Bank_Level_Parallism_Ready = 1.491030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.952190 

BW Util details:
bwutil = 0.128221 
total_CMD = 394726 
util_bw = 50612 
Wasted_Col = 48665 
Wasted_Row = 14877 
Idle = 280572 

BW Util Bottlenecks: 
RCDc_limit = 70832 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26587 
rwq = 0 
CCDLc_limit_alone = 26587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331628 
Read = 50612 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12172 
n_pre = 12156 
n_ref = 0 
n_req = 50612 
total_req = 50612 

Dual Bus Interface Util: 
issued_total_row = 24328 
issued_total_col = 50612 
Row_Bus_Util =  0.061633 
CoL_Bus_Util = 0.128221 
Either_Row_CoL_Bus_Util = 0.159853 
Issued_on_Two_Bus_Simul_Util = 0.030001 
issued_two_Eff = 0.187676 
queue_avg = 4.485808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48581
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331421 n_act=12190 n_pre=12174 n_ref_event=0 n_req=50740 n_rd=50740 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=125240 dram_eff=0.4051
bk0: 3192a 367533i bk1: 3200a 367705i bk2: 3188a 367305i bk3: 3192a 367330i bk4: 3184a 367603i bk5: 3184a 368051i bk6: 3196a 367745i bk7: 3176a 367829i bk8: 3176a 368144i bk9: 3184a 368013i bk10: 3160a 368045i bk11: 3188a 368004i bk12: 3120a 368439i bk13: 3132a 368921i bk14: 3132a 368158i bk15: 3136a 368389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759756
Row_Buffer_Locality_read = 0.759756
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.186730
Bank_Level_Parallism_Col = 2.666121
Bank_Level_Parallism_Ready = 1.510130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.953455 

BW Util details:
bwutil = 0.128545 
total_CMD = 394726 
util_bw = 50740 
Wasted_Col = 48663 
Wasted_Row = 15040 
Idle = 280283 

BW Util Bottlenecks: 
RCDc_limit = 70571 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26520 
rwq = 0 
CCDLc_limit_alone = 26520 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331421 
Read = 50740 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12190 
n_pre = 12174 
n_ref = 0 
n_req = 50740 
total_req = 50740 

Dual Bus Interface Util: 
issued_total_row = 24364 
issued_total_col = 50740 
Row_Bus_Util =  0.061724 
CoL_Bus_Util = 0.128545 
Either_Row_CoL_Bus_Util = 0.160377 
Issued_on_Two_Bus_Simul_Util = 0.029892 
issued_two_Eff = 0.186383 
queue_avg = 4.602215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.60222
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331277 n_act=12232 n_pre=12216 n_ref_event=0 n_req=50760 n_rd=50760 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1286
n_activity=125485 dram_eff=0.4045
bk0: 3196a 367806i bk1: 3176a 368195i bk2: 3172a 367974i bk3: 3196a 367731i bk4: 3184a 367596i bk5: 3176a 367818i bk6: 3184a 367756i bk7: 3192a 367624i bk8: 3192a 367931i bk9: 3192a 368232i bk10: 3188a 368318i bk11: 3192a 367570i bk12: 3132a 368616i bk13: 3124a 368880i bk14: 3136a 367999i bk15: 3128a 368148i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759023
Row_Buffer_Locality_read = 0.759023
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.163064
Bank_Level_Parallism_Col = 2.650621
Bank_Level_Parallism_Ready = 1.487904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.936915 

BW Util details:
bwutil = 0.128596 
total_CMD = 394726 
util_bw = 50760 
Wasted_Col = 48892 
Wasted_Row = 15211 
Idle = 279863 

BW Util Bottlenecks: 
RCDc_limit = 71186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27151 
rwq = 0 
CCDLc_limit_alone = 27151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331277 
Read = 50760 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12232 
n_pre = 12216 
n_ref = 0 
n_req = 50760 
total_req = 50760 

Dual Bus Interface Util: 
issued_total_row = 24448 
issued_total_col = 50760 
Row_Bus_Util =  0.061937 
CoL_Bus_Util = 0.128596 
Either_Row_CoL_Bus_Util = 0.160742 
Issued_on_Two_Bus_Simul_Util = 0.029790 
issued_two_Eff = 0.185330 
queue_avg = 4.517706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51771
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=394726 n_nop=331480 n_act=12196 n_pre=12180 n_ref_event=0 n_req=50736 n_rd=50736 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1285
n_activity=124835 dram_eff=0.4064
bk0: 3196a 367958i bk1: 3176a 367795i bk2: 3168a 367942i bk3: 3196a 367949i bk4: 3188a 368150i bk5: 3196a 368002i bk6: 3180a 367547i bk7: 3184a 367632i bk8: 3172a 368445i bk9: 3192a 368218i bk10: 3200a 367832i bk11: 3192a 367785i bk12: 3128a 368396i bk13: 3120a 368826i bk14: 3120a 368459i bk15: 3128a 368588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759618
Row_Buffer_Locality_read = 0.759618
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 4.170045
Bank_Level_Parallism_Col = 2.640164
Bank_Level_Parallism_Ready = 1.492826
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.943871 

BW Util details:
bwutil = 0.128535 
total_CMD = 394726 
util_bw = 50736 
Wasted_Col = 49120 
Wasted_Row = 14490 
Idle = 280380 

BW Util Bottlenecks: 
RCDc_limit = 71181 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27624 
rwq = 0 
CCDLc_limit_alone = 27624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394726 
n_nop = 331480 
Read = 50736 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12196 
n_pre = 12180 
n_ref = 0 
n_req = 50736 
total_req = 50736 

Dual Bus Interface Util: 
issued_total_row = 24376 
issued_total_col = 50736 
Row_Bus_Util =  0.061754 
CoL_Bus_Util = 0.128535 
Either_Row_CoL_Bus_Util = 0.160228 
Issued_on_Two_Bus_Simul_Util = 0.030061 
issued_two_Eff = 0.187617 
queue_avg = 4.552444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38144, Miss = 25888, Miss_rate = 0.679, Pending_hits = 578, Reservation_fails = 735
L2_cache_bank[1]: Access = 38144, Miss = 25888, Miss_rate = 0.679, Pending_hits = 553, Reservation_fails = 770
L2_cache_bank[2]: Access = 38144, Miss = 25852, Miss_rate = 0.678, Pending_hits = 630, Reservation_fails = 364
L2_cache_bank[3]: Access = 38144, Miss = 25840, Miss_rate = 0.677, Pending_hits = 631, Reservation_fails = 730
L2_cache_bank[4]: Access = 38144, Miss = 25836, Miss_rate = 0.677, Pending_hits = 568, Reservation_fails = 73
L2_cache_bank[5]: Access = 38144, Miss = 25876, Miss_rate = 0.678, Pending_hits = 693, Reservation_fails = 840
L2_cache_bank[6]: Access = 38144, Miss = 25816, Miss_rate = 0.677, Pending_hits = 566, Reservation_fails = 540
L2_cache_bank[7]: Access = 38144, Miss = 25848, Miss_rate = 0.678, Pending_hits = 595, Reservation_fails = 604
L2_cache_bank[8]: Access = 38144, Miss = 25852, Miss_rate = 0.678, Pending_hits = 593, Reservation_fails = 1303
L2_cache_bank[9]: Access = 38144, Miss = 25872, Miss_rate = 0.678, Pending_hits = 616, Reservation_fails = 1107
L2_cache_bank[10]: Access = 38144, Miss = 25832, Miss_rate = 0.677, Pending_hits = 642, Reservation_fails = 392
L2_cache_bank[11]: Access = 38144, Miss = 25888, Miss_rate = 0.679, Pending_hits = 554, Reservation_fails = 189
L2_cache_bank[12]: Access = 38144, Miss = 25804, Miss_rate = 0.676, Pending_hits = 663, Reservation_fails = 394
L2_cache_bank[13]: Access = 38144, Miss = 25856, Miss_rate = 0.678, Pending_hits = 560, Reservation_fails = 215
L2_cache_bank[14]: Access = 38144, Miss = 25836, Miss_rate = 0.677, Pending_hits = 628, Reservation_fails = 476
L2_cache_bank[15]: Access = 38144, Miss = 25852, Miss_rate = 0.678, Pending_hits = 610, Reservation_fails = 725
L2_cache_bank[16]: Access = 38144, Miss = 25884, Miss_rate = 0.679, Pending_hits = 694, Reservation_fails = 947
L2_cache_bank[17]: Access = 38144, Miss = 25820, Miss_rate = 0.677, Pending_hits = 612, Reservation_fails = 2323
L2_cache_bank[18]: Access = 38144, Miss = 25884, Miss_rate = 0.679, Pending_hits = 655, Reservation_fails = 1808
L2_cache_bank[19]: Access = 38144, Miss = 25824, Miss_rate = 0.677, Pending_hits = 585, Reservation_fails = 231
L2_cache_bank[20]: Access = 38144, Miss = 25896, Miss_rate = 0.679, Pending_hits = 649, Reservation_fails = 656
L2_cache_bank[21]: Access = 38144, Miss = 25816, Miss_rate = 0.677, Pending_hits = 597, Reservation_fails = 1234
L2_cache_bank[22]: Access = 38144, Miss = 25876, Miss_rate = 0.678, Pending_hits = 690, Reservation_fails = 471
L2_cache_bank[23]: Access = 38144, Miss = 25848, Miss_rate = 0.678, Pending_hits = 660, Reservation_fails = 171
L2_cache_bank[24]: Access = 38144, Miss = 25844, Miss_rate = 0.678, Pending_hits = 609, Reservation_fails = 164
L2_cache_bank[25]: Access = 38144, Miss = 25868, Miss_rate = 0.678, Pending_hits = 626, Reservation_fails = 251
L2_cache_bank[26]: Access = 38144, Miss = 25892, Miss_rate = 0.679, Pending_hits = 611, Reservation_fails = 1130
L2_cache_bank[27]: Access = 38144, Miss = 25828, Miss_rate = 0.677, Pending_hits = 737, Reservation_fails = 1129
L2_cache_bank[28]: Access = 38144, Miss = 25884, Miss_rate = 0.679, Pending_hits = 663, Reservation_fails = 1097
L2_cache_bank[29]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 691, Reservation_fails = 940
L2_cache_bank[30]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 570, Reservation_fails = 44
L2_cache_bank[31]: Access = 38144, Miss = 25836, Miss_rate = 0.677, Pending_hits = 650, Reservation_fails = 2225
L2_cache_bank[32]: Access = 38144, Miss = 25856, Miss_rate = 0.678, Pending_hits = 624, Reservation_fails = 772
L2_cache_bank[33]: Access = 38144, Miss = 25844, Miss_rate = 0.678, Pending_hits = 606, Reservation_fails = 270
L2_cache_bank[34]: Access = 38144, Miss = 25860, Miss_rate = 0.678, Pending_hits = 574, Reservation_fails = 402
L2_cache_bank[35]: Access = 38144, Miss = 25872, Miss_rate = 0.678, Pending_hits = 624, Reservation_fails = 333
L2_cache_bank[36]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 529, Reservation_fails = 370
L2_cache_bank[37]: Access = 38144, Miss = 25820, Miss_rate = 0.677, Pending_hits = 719, Reservation_fails = 1681
L2_cache_bank[38]: Access = 38144, Miss = 25856, Miss_rate = 0.678, Pending_hits = 625, Reservation_fails = 1058
L2_cache_bank[39]: Access = 38144, Miss = 25872, Miss_rate = 0.678, Pending_hits = 689, Reservation_fails = 343
L2_cache_bank[40]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 583, Reservation_fails = 629
L2_cache_bank[41]: Access = 38144, Miss = 25836, Miss_rate = 0.677, Pending_hits = 650, Reservation_fails = 259
L2_cache_bank[42]: Access = 38144, Miss = 25880, Miss_rate = 0.678, Pending_hits = 609, Reservation_fails = 201
L2_cache_bank[43]: Access = 38144, Miss = 25848, Miss_rate = 0.678, Pending_hits = 645, Reservation_fails = 808
L2_cache_bank[44]: Access = 38144, Miss = 25884, Miss_rate = 0.679, Pending_hits = 619, Reservation_fails = 922
L2_cache_bank[45]: Access = 38144, Miss = 25840, Miss_rate = 0.677, Pending_hits = 651, Reservation_fails = 299
L2_cache_bank[46]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 635, Reservation_fails = 689
L2_cache_bank[47]: Access = 38144, Miss = 25788, Miss_rate = 0.676, Pending_hits = 546, Reservation_fails = 1153
L2_cache_bank[48]: Access = 38144, Miss = 25844, Miss_rate = 0.678, Pending_hits = 599, Reservation_fails = 655
L2_cache_bank[49]: Access = 38144, Miss = 25868, Miss_rate = 0.678, Pending_hits = 655, Reservation_fails = 646
L2_cache_bank[50]: Access = 38144, Miss = 25824, Miss_rate = 0.677, Pending_hits = 594, Reservation_fails = 1134
L2_cache_bank[51]: Access = 38144, Miss = 25860, Miss_rate = 0.678, Pending_hits = 617, Reservation_fails = 855
L2_cache_bank[52]: Access = 38144, Miss = 25848, Miss_rate = 0.678, Pending_hits = 650, Reservation_fails = 372
L2_cache_bank[53]: Access = 38144, Miss = 25864, Miss_rate = 0.678, Pending_hits = 619, Reservation_fails = 980
L2_cache_bank[54]: Access = 38144, Miss = 25828, Miss_rate = 0.677, Pending_hits = 684, Reservation_fails = 1232
L2_cache_bank[55]: Access = 38144, Miss = 25900, Miss_rate = 0.679, Pending_hits = 679, Reservation_fails = 1125
L2_cache_bank[56]: Access = 38144, Miss = 25800, Miss_rate = 0.676, Pending_hits = 643, Reservation_fails = 596
L2_cache_bank[57]: Access = 38144, Miss = 25836, Miss_rate = 0.677, Pending_hits = 596, Reservation_fails = 240
L2_cache_bank[58]: Access = 38144, Miss = 25868, Miss_rate = 0.678, Pending_hits = 660, Reservation_fails = 701
L2_cache_bank[59]: Access = 38144, Miss = 25896, Miss_rate = 0.679, Pending_hits = 595, Reservation_fails = 855
L2_cache_bank[60]: Access = 38144, Miss = 25876, Miss_rate = 0.678, Pending_hits = 708, Reservation_fails = 1608
L2_cache_bank[61]: Access = 38144, Miss = 25908, Miss_rate = 0.679, Pending_hits = 666, Reservation_fails = 753
L2_cache_bank[62]: Access = 38144, Miss = 25880, Miss_rate = 0.678, Pending_hits = 666, Reservation_fails = 863
L2_cache_bank[63]: Access = 38144, Miss = 25880, Miss_rate = 0.678, Pending_hits = 706, Reservation_fails = 1237
L2_total_cache_accesses = 2441216
L2_total_cache_misses = 1654792
L2_total_cache_miss_rate = 0.6779
L2_total_cache_pending_hits = 40244
L2_total_cache_reservation_fails = 48319
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 746180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 40244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 405506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 48319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1216518
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2408448
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 48319
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.048
average_pipeline_duty_cycle=12212.414062
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17277664
	Total NON REG=2623232
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17266944
	Total NON REG=2623232
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17281120
	Total NON REG=2623232
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17260768
	Total NON REG=2623232
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17273984
	Total NON REG=2623232
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17271584
	Total NON REG=2623232
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17289504
	Total NON REG=2623232
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17272672
	Total NON REG=2623232
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17276256
	Total NON REG=2623232
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17274464
	Total NON REG=2623232
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17288224
	Total NON REG=2623232
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17274816
	Total NON REG=2623232
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17278048
	Total NON REG=2623232
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17259456
	Total NON REG=2623232
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17270944
	Total NON REG=2623232
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17277888
	Total NON REG=2623232
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17250848
	Total NON REG=2623232
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17275776
	Total NON REG=2623232
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17267968
	Total NON REG=2623232
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17275488
	Total NON REG=2623232
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17264576
	Total NON REG=2623232
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17282432
	Total NON REG=2623232
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17250208
	Total NON REG=2623232
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17276800
	Total NON REG=2623232
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17239808
	Total NON REG=2623232
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17272064
	Total NON REG=2623232
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17273568
	Total NON REG=2623232
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17284288
	Total NON REG=2623232
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17265856
	Total NON REG=2623232
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17260096
	Total NON REG=2623232
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17267840
	Total NON REG=2623232
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=249816
	Total FP Deocded Instructions=44672
	Total INT Deocded Instructions=193008
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=136441856
	Total FP Acesses=803072
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=811008
	Total IDIV Acesses=0
	Total FPMUL Acesses=28224
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10316288
	Total MEM Acesses=969216
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=30288
	Total REG Reads=27943936
	Total REG Writes=17270240
	Total NON REG=2623232
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=0
	Total FP Deocded Instructions=0
	Total INT Deocded Instructions=0
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=0
	Total FP Acesses=0
	Total IMUL Acesses=0
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=0
	Total IDIV Acesses=0
	Total FPMUL Acesses=0
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=0
	Total SP Acesses=0
	Total MEM Acesses=0
	Total SFU Commissions=0
	Total SP Commissions=0
	Total MEM Commissions=0
	Total REG Reads=0
	Total REG Writes=0
	Total NON REG=0


==========Power Metrics -- Memory==========
Total memory controller accesses: 1622024
Total memory controller reads: 1622024
Total memory controller writes: 0
!!!Total Shared memory access: 2030592
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 2408448
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 161328
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 32768
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 2408448
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 746180
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 40244
	Cache_stats[GLOBAL_ACC_R][MISS] = 405506
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 48319
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 1216518
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 8192
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 2408448
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

icnt_total_pkts_mem_to_simt=2441216
icnt_total_pkts_simt_to_mem=2441216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2441216
Req_Network_cycles = 525682
Req_Network_injected_packets_per_cycle =       4.6439 
Req_Network_conflicts_per_cycle =       2.0443
Req_Network_conflicts_per_cycle_util =       5.2924
Req_Bank_Level_Parallism =      12.0221
Req_Network_in_buffer_full_per_cycle =       0.3303
Req_Network_in_buffer_avg_util =       9.5093
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0889

Reply_Network_injected_packets_num = 2441216
Reply_Network_cycles = 525682
Reply_Network_injected_packets_per_cycle =        4.6439
Reply_Network_conflicts_per_cycle =        9.4903
Reply_Network_conflicts_per_cycle_util =      23.6651
Reply_Bank_Level_Parallism =      11.5801
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8495
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0580
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 4 sec (1204 sec)
gpgpu_simulation_rate = 203394 (inst/sec)
gpgpu_simulation_rate = 436 (cycle/sec)
gpgpu_silicon_slowdown = 2596330x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
