0.7
2020.2
Oct 14 2022
05:20:55
D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/counter.sv,1745216425,systemVerilog,,D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/counter_top.sv,,updown_counter,,uvm,,,,,,
D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/counter_top.sv,1745216686,systemVerilog,,,,counter_top,,uvm,,,,,,
D:/BS_ES/DSD/Online_Materials/git_folder_dsd/DSD/FPGA_Project/Xilinx_Vivado_Workflow/Nitin_COunter/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
