# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_bitcell testbench_bitcell
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Bitcell_NAND.v $dsn/src/Testbench_bitcell.v
# Unit top modules: testbench_bitcell.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.6 [s]
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 14 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4669 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  17:00, Thursday, 24 October 2024
#  Simulation has been initialized
run
# KERNEL: Time	 r_w sel inp | out stored_value
# KERNEL: -----------------------------
# KERNEL:    0ns	 1   0   0  |  0  x
# KERNEL:   10ns	 0   0   0  |  0  x
# KERNEL:   20ns	 1   0   1  |  0  x
# KERNEL:   30ns	 0   0   1  |  0  x
# KERNEL:   40ns	 1   1   0  |  0  0
# KERNEL:   50ns	 0   1   0  |  0  0
# KERNEL:   60ns	 0   1   1  |  0  0
# KERNEL:   70ns	 1   1   1  |  0  1
# KERNEL:   80ns	 0   1   1  |  1  1
# KERNEL:   90ns	 0   1   0  |  1  1
# RUNTIME: Info: RUNTIME_0070 Testbench_bitcell.v (76): $stop called.
# KERNEL: Time: 100 ps,  Iteration: 0,  Instance: /testbench_bitcell,  Process: @INITIAL#23_1@.
# KERNEL: Stopped at time 100 ps + 0.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_bitcell testbench_bitcell
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 14 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4669 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  17:08, Thursday, 24 October 2024
#  Simulation has been initialized
run
# KERNEL: Time	 r_w sel inp | out stored_value
# KERNEL: -----------------------------
# KERNEL:    0ns	 1   0   0  |  0  x
# KERNEL:   10ns	 0   0   0  |  0  x
# KERNEL:   20ns	 1   0   1  |  0  x
# KERNEL:   30ns	 0   0   1  |  0  x
# KERNEL:   40ns	 1   1   0  |  0  0
# KERNEL:   50ns	 0   1   0  |  0  0
# KERNEL:   60ns	 0   1   1  |  0  0
# KERNEL:   70ns	 1   1   1  |  0  1
# KERNEL:   80ns	 0   1   1  |  1  1
# KERNEL:   90ns	 0   1   0  |  1  1
# RUNTIME: Info: RUNTIME_0070 Testbench_bitcell.v (76): $stop called.
# KERNEL: Time: 100 ps,  Iteration: 0,  Instance: /testbench_bitcell,  Process: @INITIAL#23_1@.
# KERNEL: Stopped at time 100 ps + 0.
alog -O2 -sve -msg 5 -sv2k17 -work Bitcell_NAND_Latch $dsn/src/Testbench_bitcell_2.v
# Unit top modules: testbench_bitcell.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_bitcell testbench_bitcell
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 6 (85.71%) primitives and 1 (14.29%) other processes in SLP
# SLP: 14 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4669 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\dev\DIC_SRAM\Integrated_circuits\Verilog\Bitcell_NAND_Latch\Bitcell_NAND_Latch\Bitcell_NAND_Latch\src\wave.asdb
#  17:09, Thursday, 24 October 2024
#  Simulation has been initialized
run
# KERNEL: Time	 r_w sel inp | out stored_value
# KERNEL: -----------------------------
# KERNEL:    0ns	 1   0   0  |  0  x
# KERNEL:   10ns	 0   0   0  |  0  x
# KERNEL:   20ns	 1   0   1  |  0  x
# KERNEL:   30ns	 0   0   1  |  0  x
# KERNEL:   40ns	 1   1   0  |  0  0
# KERNEL:   50ns	 0   1   0  |  0  0
# KERNEL:   60ns	 0   1   1  |  0  0
# KERNEL:   70ns	 1   1   1  |  0  1
# KERNEL:   80ns	 0   1   1  |  1  1
# KERNEL:   90ns	 0   1   0  |  1  1
# RUNTIME: Info: RUNTIME_0070 Testbench_bitcell_2.v (70): $stop called.
# KERNEL: Time: 100 ps,  Iteration: 0,  Instance: /testbench_bitcell,  Process: @INITIAL#17_1@.
# KERNEL: Stopped at time 100 ps + 0.
