// Seed: 1580973787
module module_0;
  task id_1;
    begin : LABEL_0
      if (1) begin : LABEL_1
        id_1 = 1;
      end
    end
  endtask
  wire id_2;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout uwire id_2;
  nand primCall (id_2, id_3, id_4, id_6);
  input wire id_1;
  wire id_7;
  assign id_2 = -1'd0 == (1);
endmodule
module module_2 #(
    parameter id_7 = 32'd88
) (
    output tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    input uwire id_3,
    input supply0 id_4
);
  wire id_6;
  integer _id_7;
  ;
  wor id_8 = id_8;
  wire id_9, id_10;
  wire [id_7 : ""] id_11;
  wire id_12;
  module_0 modCall_1 ();
  assign id_8 = 1'b0;
endmodule
