// Seed: 2410155989
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_4;
  assign id_4 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    output logic id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  always @(negedge id_12) begin : LABEL_0
    id_10 = #id_13 id_1 - id_3;
  end
endmodule
