#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x154e07fc0 .scope module, "on_clk_fifo_tb" "on_clk_fifo_tb" 2 2;
 .timescale -9 -12;
v0x600002fa50e0_0 .var "CLK", 0 0;
v0x600002fa5170_0 .var "RSTn", 0 0;
v0x600002fa5200_0 .net "empty", 0 0, L_0x600002ca4460;  1 drivers
v0x600002fa5290_0 .net "full", 0 0, L_0x6000036a4d90;  1 drivers
v0x600002fa5320_0 .var "iData", 7 0;
v0x600002fa53b0_0 .net "oData", 7 0, L_0x6000036a4e00;  1 drivers
v0x600002fa5440_0 .var "read", 0 0;
v0x600002fa54d0_0 .var "write", 0 0;
S_0x154e05520 .scope module, "fifo" "on_clk_fifo" 2 55, 3 22 0, S_0x154e07fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RSTn";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 8 "iData";
    .port_info 5 /OUTPUT 8 "oData";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
L_0x6000036a4d20 .functor AND 1, L_0x600002ca4320, L_0x600002ca43c0, C4<1>, C4<1>;
L_0x6000036a4d90 .functor XOR 1, L_0x600002ca4280, L_0x6000036a4d20, C4<0>, C4<0>;
L_0x6000036a4e00 .functor BUFZ 8, v0x600002fa4e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002fa46c0_9 .array/port v0x600002fa46c0, 9;
L_0x6000036a4e70 .functor BUFZ 8, v0x600002fa46c0_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600002fa4630_0 .net "CLK", 0 0, v0x600002fa50e0_0;  1 drivers
v0x600002fa46c0 .array "RAM", 0 15, 7 0;
v0x600002fa4750_0 .net "RSTn", 0 0, v0x600002fa5170_0;  1 drivers
v0x600002fa47e0_0 .net *"_ivl_1", 0 0, L_0x600002ca4280;  1 drivers
v0x600002fa4870_0 .net *"_ivl_10", 0 0, L_0x6000036a4d20;  1 drivers
v0x600002fa4900_0 .net *"_ivl_3", 0 0, L_0x600002ca4320;  1 drivers
v0x600002fa4990_0 .net *"_ivl_5", 3 0, L_0x600002ca4000;  1 drivers
v0x600002fa4a20_0 .net *"_ivl_7", 3 0, L_0x600002ca40a0;  1 drivers
v0x600002fa4ab0_0 .net *"_ivl_8", 0 0, L_0x600002ca43c0;  1 drivers
v0x600002fa4b40_0 .net "data_watch", 7 0, L_0x6000036a4e70;  1 drivers
v0x600002fa4bd0_0 .net "empty", 0 0, L_0x600002ca4460;  alias, 1 drivers
v0x600002fa4c60_0 .net "full", 0 0, L_0x6000036a4d90;  alias, 1 drivers
v0x600002fa4cf0_0 .net "iData", 7 0, v0x600002fa5320_0;  1 drivers
v0x600002fa4d80_0 .net "oData", 7 0, L_0x6000036a4e00;  alias, 1 drivers
v0x600002fa4e10_0 .var "oData_reg", 7 0;
v0x600002fa4ea0_0 .net "read", 0 0, v0x600002fa5440_0;  1 drivers
v0x600002fa4f30_0 .var "rp", 4 0;
v0x600002fa4fc0_0 .var "wp", 4 0;
v0x600002fa5050_0 .net "write", 0 0, v0x600002fa54d0_0;  1 drivers
E_0x6000013a7c00/0 .event negedge, v0x600002fa4750_0;
E_0x6000013a7c00/1 .event posedge, v0x600002fa4630_0;
E_0x6000013a7c00 .event/or E_0x6000013a7c00/0, E_0x6000013a7c00/1;
L_0x600002ca4280 .part v0x600002fa4fc0_0, 4, 1;
L_0x600002ca4320 .part v0x600002fa4f30_0, 4, 1;
L_0x600002ca4000 .part v0x600002fa4fc0_0, 0, 4;
L_0x600002ca40a0 .part v0x600002fa4f30_0, 0, 4;
L_0x600002ca43c0 .cmp/eq 4, L_0x600002ca4000, L_0x600002ca40a0;
L_0x600002ca4460 .cmp/eq 5, v0x600002fa4fc0_0, v0x600002fa4f30_0;
    .scope S_0x154e05520;
T_0 ;
    %wait E_0x6000013a7c00;
    %load/vec4 v0x600002fa4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa4fc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600002fa5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600002fa4cf0_0;
    %load/vec4 v0x600002fa4fc0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002fa46c0, 0, 4;
    %load/vec4 v0x600002fa4fc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002fa4fc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154e05520;
T_1 ;
    %wait E_0x6000013a7c00;
    %load/vec4 v0x600002fa4750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002fa4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa4e10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600002fa4ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600002fa4f30_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600002fa46c0, 4;
    %assign/vec4 v0x600002fa4e10_0, 0;
    %load/vec4 v0x600002fa4f30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002fa4f30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154e07fc0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa50e0_0, 0;
T_2.0 ;
    %delay 10000, 0;
    %load/vec4 v0x600002fa50e0_0;
    %inv;
    %assign/vec4 v0x600002fa50e0_0, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x154e07fc0;
T_3 ;
    %vpi_call 2 21 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154e07fc0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x154e07fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa54d0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa5170_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa54d0_0, 0;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002fa5440_0, 0;
    %delay 140000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa54d0_0, 0;
    %delay 60000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002fa5440_0, 0;
    %delay 100000, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x154e07fc0;
T_5 ;
    %wait E_0x6000013a7c00;
    %load/vec4 v0x600002fa5170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002fa5320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002fa54d0_0;
    %load/vec4 v0x600002fa5290_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600002fa5320_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002fa5320_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./FIFO/ON_CLK_FIFO/tb/on_clk_fifo_tb.v";
    "./FIFO/ON_CLK_FIFO/src//on_clk_fifo.v";
