{
    "1073771520": {
        "name": "CR",
        "address": 1073771520,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable"
            },
            {
                "name": "TEN1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger\n              enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "DAC channel1 trigger\n              selection"
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave\n              generation enable"
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude\n              selector"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable"
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt\n              enable"
            },
            {
                "name": "CEN1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration\n              enable"
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable"
            },
            {
                "name": "TEN2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger\n              enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "DAC channel2 trigger\n              selection"
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave\n              generation enable"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude\n              selector"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable"
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt\n              enable"
            },
            {
                "name": "CEN2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration\n              enable"
            }
        ]
    },
    "1073771524": {
        "name": "SWTRIGR",
        "address": 1073771524,
        "size": 32,
        "access": "write-only",
        "desc": "software trigger register",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software\n              trigger"
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software\n              trigger"
            }
        ]
    },
    "1073771528": {
        "name": "DHR12R1",
        "address": 1073771528,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771532": {
        "name": "DHR12L1",
        "address": 1073771532,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 12-bit left-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771536": {
        "name": "DHR8R1",
        "address": 1073771536,
        "size": 32,
        "access": "read-write",
        "desc": "channel1 8-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771540": {
        "name": "DHR12R2",
        "address": 1073771540,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 12-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771544": {
        "name": "DHR12L2",
        "address": 1073771544,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771548": {
        "name": "DHR8R2",
        "address": 1073771548,
        "size": 32,
        "access": "read-write",
        "desc": "channel2 8-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771552": {
        "name": "DHR12RD",
        "address": 1073771552,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned\n              data"
            }
        ]
    },
    "1073771556": {
        "name": "DHR12LD",
        "address": 1073771556,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned\n              data"
            }
        ]
    },
    "1073771560": {
        "name": "DHR8RD",
        "address": 1073771560,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned\n              data"
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned\n              data"
            }
        ]
    },
    "1073771564": {
        "name": "DOR1",
        "address": 1073771564,
        "size": 32,
        "access": "read-only",
        "desc": "channel1 data output register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output"
            }
        ]
    },
    "1073771568": {
        "name": "DOR2",
        "address": 1073771568,
        "size": 32,
        "access": "read-only",
        "desc": "channel2 data output register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output"
            }
        ]
    },
    "1073771572": {
        "name": "SR",
        "address": 1073771572,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun\n              flag"
            },
            {
                "name": "CAL_FLAG1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration offset\n              status"
            },
            {
                "name": "BWST1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DAC Channel 1 busy writing sample time\n              flag"
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun\n              flag"
            },
            {
                "name": "CAL_FLAG2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration offset\n              status"
            },
            {
                "name": "BWST2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DAC Channel 2 busy writing sample time\n              flag"
            }
        ]
    },
    "1073771576": {
        "name": "CCR",
        "address": 1073771576,
        "size": 32,
        "access": "read-write",
        "desc": "calibration control register",
        "fields": [
            {
                "name": "OTRIM1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DAC Channel 1 offset trimming\n              value"
            },
            {
                "name": "OTRIM2",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DAC Channel 2 offset trimming\n              value"
            }
        ]
    },
    "1073771580": {
        "name": "MCR",
        "address": 1073771580,
        "size": 32,
        "access": "read-write",
        "desc": "mode control register",
        "fields": [
            {
                "name": "MODE1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DAC Channel 1 mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DAC Channel 2 mode"
            }
        ]
    },
    "1073771584": {
        "name": "SHSR1",
        "address": 1073771584,
        "size": 32,
        "access": "read-write",
        "desc": "Sample and Hold sample time register\n          1",
        "fields": [
            {
                "name": "TSAMPLE1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 sample Time"
            }
        ]
    },
    "1073771588": {
        "name": "SHSR2",
        "address": 1073771588,
        "size": 32,
        "access": "read-write",
        "desc": "Sample and Hold sample time register\n          2",
        "fields": [
            {
                "name": "TSAMPLE2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 2 sample Time"
            }
        ]
    },
    "1073771592": {
        "name": "SHHR",
        "address": 1073771592,
        "size": 32,
        "access": "read-write",
        "desc": "Sample and Hold hold time\n          register",
        "fields": [
            {
                "name": "THOLD1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 hold Time"
            },
            {
                "name": "THOLD2",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DAC Channel 2 hold time"
            }
        ]
    },
    "1073771596": {
        "name": "SHRR",
        "address": 1073771596,
        "size": 32,
        "access": "read-write",
        "desc": "Sample and Hold refresh time\n          register",
        "fields": [
            {
                "name": "TREFRESH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC Channel 1 refresh Time"
            },
            {
                "name": "TREFRESH2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DAC Channel 2 refresh Time"
            }
        ]
    },
    "1073872896": {
        "name": "ISR",
        "address": 1073872896,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt status register",
        "fields": [
            {
                "name": "TEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x transfer error flag (x = 1\n              ..7)"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x half transfer flag (x = 1\n              ..7)"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x transfer complete flag (x = 1\n              ..7)"
            },
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x = 1\n              ..7)"
            }
        ]
    },
    "1073872900": {
        "name": "IFCR",
        "address": 1073872900,
        "size": 32,
        "access": "write-only",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x transfer error clear (x = 1\n              ..7)"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x half transfer clear (x = 1\n              ..7)"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x transfer complete clear (x = 1\n              ..7)"
            },
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x global interrupt clear (x = 1\n              ..7)"
            }
        ]
    },
    "1073872904": {
        "name": "CCR1",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073872908": {
        "name": "CNDTR1",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872912": {
        "name": "CPAR1",
        "address": 1073872912,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872916": {
        "name": "CMAR1",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872924": {
        "name": "CCR2",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073872928": {
        "name": "CNDTR2",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872932": {
        "name": "CPAR2",
        "address": 1073872932,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872936": {
        "name": "CMAR2",
        "address": 1073872936,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872944": {
        "name": "CCR3",
        "address": 1073872944,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073872948": {
        "name": "CNDTR3",
        "address": 1073872948,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872952": {
        "name": "CPAR3",
        "address": 1073872952,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872956": {
        "name": "CMAR3",
        "address": 1073872956,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872964": {
        "name": "CCR4",
        "address": 1073872964,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073872968": {
        "name": "CNDTR4",
        "address": 1073872968,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872972": {
        "name": "CPAR4",
        "address": 1073872972,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872976": {
        "name": "CMAR4",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073872984": {
        "name": "CCR5",
        "address": 1073872984,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073872988": {
        "name": "CNDTR5",
        "address": 1073872988,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073872992": {
        "name": "CPAR5",
        "address": 1073872992,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872996": {
        "name": "CMAR5",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073873004": {
        "name": "CCR6",
        "address": 1073873004,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073873008": {
        "name": "CNDTR6",
        "address": 1073873008,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073873012": {
        "name": "CPAR6",
        "address": 1073873012,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873016": {
        "name": "CMAR6",
        "address": 1073873016,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073873024": {
        "name": "CCR7",
        "address": 1073873024,
        "size": 32,
        "access": "read-write",
        "desc": "channel x configuration\n          register",
        "fields": [
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Memory to memory mode"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Channel priority level"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Memory size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Peripheral size"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data transfer direction"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1073873028": {
        "name": "CNDTR7",
        "address": 1073873028,
        "size": 32,
        "access": "read-write",
        "desc": "channel x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data to transfer"
            }
        ]
    },
    "1073873032": {
        "name": "CPAR7",
        "address": 1073873032,
        "size": 32,
        "access": "read-write",
        "desc": "channel x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873036": {
        "name": "CMAR7",
        "address": 1073873036,
        "size": 32,
        "access": "read-write",
        "desc": "channel x memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073874944": {
        "name": "C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "read-write",
        "desc": "channel 0 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874948": {
        "name": "C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "read-write",
        "desc": "channel 1 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874952": {
        "name": "C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "read-write",
        "desc": "channel 2 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874956": {
        "name": "C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "read-write",
        "desc": "channel 3 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874960": {
        "name": "C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "read-write",
        "desc": "channel 4 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874964": {
        "name": "C5CR",
        "address": 1073874964,
        "size": 32,
        "access": "read-write",
        "desc": "channel 5 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874968": {
        "name": "C6CR",
        "address": 1073874968,
        "size": 32,
        "access": "read-write",
        "desc": "channel 6 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874972": {
        "name": "C7CR",
        "address": 1073874972,
        "size": 32,
        "access": "read-write",
        "desc": "channel 7 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874976": {
        "name": "C8CR",
        "address": 1073874976,
        "size": 32,
        "access": "read-write",
        "desc": "channel 8 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874980": {
        "name": "C9CR",
        "address": 1073874980,
        "size": 32,
        "access": "read-write",
        "desc": "channel 9 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874984": {
        "name": "C10CR",
        "address": 1073874984,
        "size": 32,
        "access": "read-write",
        "desc": "channel 10 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874988": {
        "name": "C11CR",
        "address": 1073874988,
        "size": 32,
        "access": "read-write",
        "desc": "channel 11 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874992": {
        "name": "C12CR",
        "address": 1073874992,
        "size": 32,
        "access": "read-write",
        "desc": "channel 12 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073874996": {
        "name": "C13CR",
        "address": 1073874996,
        "size": 32,
        "access": "read-write",
        "desc": "channel 13 configuration register",
        "fields": [
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization identification"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification"
            }
        ]
    },
    "1073875072": {
        "name": "CSR",
        "address": 1073875072,
        "size": 32,
        "access": "read-only",
        "desc": "channel status register",
        "fields": [
            {
                "name": "SOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            },
            {
                "name": "SOF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag"
            }
        ]
    },
    "1073875076": {
        "name": "CFR",
        "address": 1073875076,
        "size": 32,
        "access": "write-only",
        "desc": "clear flag register",
        "fields": [
            {
                "name": "CSOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            },
            {
                "name": "CSOF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag"
            }
        ]
    },
    "1073875200": {
        "name": "RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "read-write",
        "desc": "request generator channel 0 configuration register",
        "fields": [
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated minus 1"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel 0 enable"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification"
            }
        ]
    },
    "1073875204": {
        "name": "RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "read-write",
        "desc": "request generator channel 1 configuration register",
        "fields": [
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated minus 1"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel 1 enable"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification"
            }
        ]
    },
    "1073875208": {
        "name": "RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "read-write",
        "desc": "request generator channel 2 configuration register",
        "fields": [
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated minus 1"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel 2 enable"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification"
            }
        ]
    },
    "1073875212": {
        "name": "RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "read-write",
        "desc": "request generator channel 3 configuration register",
        "fields": [
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated minus 1"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel 3 enable"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Signal identification"
            }
        ]
    },
    "1073875264": {
        "name": "RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "read-only",
        "desc": "request generator interrupt status register",
        "fields": [
            {
                "name": "OF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag"
            },
            {
                "name": "OF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag"
            },
            {
                "name": "OF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag"
            },
            {
                "name": "OF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag"
            }
        ]
    },
    "1073875268": {
        "name": "RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "write-only",
        "desc": "request generator interrupt clear flag register",
        "fields": [
            {
                "name": "COF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag"
            },
            {
                "name": "COF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag"
            },
            {
                "name": "COF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag"
            },
            {
                "name": "COF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag"
            }
        ]
    },
    "1073885184": {
        "name": "DR",
        "address": 1073885184,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits"
            }
        ]
    },
    "1073885188": {
        "name": "IDR",
        "address": 1073885188,
        "size": 32,
        "access": "read-write",
        "desc": "Independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "General-purpose 8-bit data register\n              bits"
            }
        ]
    },
    "1073885192": {
        "name": "CR",
        "address": 1073885192,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size"
            },
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit"
            }
        ]
    },
    "1073885200": {
        "name": "INIT",
        "address": 1073885200,
        "size": 32,
        "access": "read-write",
        "desc": "Initial CRC value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC\n              value"
            }
        ]
    },
    "1073885204": {
        "name": "POL",
        "address": 1073885204,
        "size": 32,
        "access": "read-write",
        "desc": "polynomial",
        "fields": [
            {
                "name": "Polynomialcoefficients",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial"
            }
        ]
    },
    "1073833992": {
        "name": "SSCR",
        "address": 1073833992,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Synchronization Size Configuration\n          Register",
        "fields": [
            {
                "name": "VSH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Vertical Synchronization Height (in\n              units of horizontal scan line)"
            },
            {
                "name": "HSW",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Horizontal Synchronization Width (in\n              units of pixel clock period)"
            }
        ]
    },
    "1073833996": {
        "name": "BPCR",
        "address": 1073833996,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Back Porch Configuration\n          Register",
        "fields": [
            {
                "name": "AVBP",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Accumulated Vertical back porch (in\n              units of horizontal scan line)"
            },
            {
                "name": "AHBP",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Accumulated Horizontal back porch (in\n              units of pixel clock period)"
            }
        ]
    },
    "1073834000": {
        "name": "AWCR",
        "address": 1073834000,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Active Width Configuration\n          Register",
        "fields": [
            {
                "name": "AAH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Accumulated Active Height (in units of\n              horizontal scan line)"
            },
            {
                "name": "AAW",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Accumulated Active Width (in units of\n              pixel clock period)"
            }
        ]
    },
    "1073834004": {
        "name": "TWCR",
        "address": 1073834004,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Total Width Configuration\n          Register",
        "fields": [
            {
                "name": "TOTALH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Total Height (in units of horizontal\n              scan line)"
            },
            {
                "name": "TOTALW",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Total Width (in units of pixel clock\n              period)"
            }
        ]
    },
    "1073834008": {
        "name": "GCR",
        "address": 1073834008,
        "size": 32,
        "access": "",
        "desc": "LTDC Global Control Register",
        "fields": [
            {
                "name": "LTDCEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCD-TFT controller enable\n              bit"
            },
            {
                "name": "DBW",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Dither Blue Width"
            },
            {
                "name": "DGW",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Dither Green Width"
            },
            {
                "name": "DRW",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Dither Red Width"
            },
            {
                "name": "DEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Dither Enable"
            },
            {
                "name": "PCPOL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Pixel Clock Polarity"
            },
            {
                "name": "DEPOL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Not Data Enable Polarity"
            },
            {
                "name": "VSPOL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Vertical Synchronization\n              Polarity"
            },
            {
                "name": "HSPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Horizontal Synchronization\n              Polarity"
            }
        ]
    },
    "1073834020": {
        "name": "SRCR",
        "address": 1073834020,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Shadow Reload Configuration\n          Register",
        "fields": [
            {
                "name": "IMR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Immediate Reload"
            },
            {
                "name": "VBR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Vertical Blanking Reload"
            }
        ]
    },
    "1073834028": {
        "name": "BCCR",
        "address": 1073834028,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Background Color Configuration\n          Register",
        "fields": [
            {
                "name": "BCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Background Color Blue\n              value"
            },
            {
                "name": "BCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Background Color Green\n              value"
            },
            {
                "name": "BCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Background Color Red value"
            }
        ]
    },
    "1073834036": {
        "name": "IER",
        "address": 1073834036,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Interrupt Enable Register",
        "fields": [
            {
                "name": "LIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Line Interrupt Enable"
            },
            {
                "name": "FUIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FIFO Underrun Interrupt\n              Enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer Error Interrupt\n              Enable"
            },
            {
                "name": "RRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Register Reload interrupt\n              enable"
            }
        ]
    },
    "1073834040": {
        "name": "ISR",
        "address": 1073834040,
        "size": 32,
        "access": "read-only",
        "desc": "LTDC Interrupt Status Register",
        "fields": [
            {
                "name": "LIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Line Interrupt flag"
            },
            {
                "name": "FUIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FIFO Underrun Interrupt\n              flag"
            },
            {
                "name": "TERRIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer Error interrupt\n              flag"
            },
            {
                "name": "RRIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Register Reload Interrupt\n              Flag"
            }
        ]
    },
    "1073834044": {
        "name": "ICR",
        "address": 1073834044,
        "size": 32,
        "access": "write-only",
        "desc": "LTDC Interrupt Clear Register",
        "fields": [
            {
                "name": "CLIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clears the Line Interrupt\n              Flag"
            },
            {
                "name": "CFUIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clears the FIFO Underrun Interrupt\n              flag"
            },
            {
                "name": "CTERRIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clears the Transfer Error Interrupt\n              Flag"
            },
            {
                "name": "CRRIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clears Register Reload Interrupt\n              Flag"
            }
        ]
    },
    "1073834048": {
        "name": "LIPCR",
        "address": 1073834048,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Line Interrupt Position Configuration\n          Register",
        "fields": [
            {
                "name": "LIPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Line Interrupt Position"
            }
        ]
    },
    "1073834052": {
        "name": "CPSR",
        "address": 1073834052,
        "size": 32,
        "access": "read-only",
        "desc": "LTDC Current Position Status\n          Register",
        "fields": [
            {
                "name": "CYPOS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Current Y Position"
            },
            {
                "name": "CXPOS",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Current X Position"
            }
        ]
    },
    "1073834056": {
        "name": "CDSR",
        "address": 1073834056,
        "size": 32,
        "access": "read-only",
        "desc": "LTDC Current Display Status\n          Register",
        "fields": [
            {
                "name": "VDES",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Vertical Data Enable display\n              Status"
            },
            {
                "name": "HDES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Horizontal Data Enable display\n              Status"
            },
            {
                "name": "VSYNCS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Vertical Synchronization display\n              Status"
            },
            {
                "name": "HSYNCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Horizontal Synchronization display\n              Status"
            }
        ]
    },
    "1073834116": {
        "name": "L1CR",
        "address": 1073834116,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Control Register",
        "fields": [
            {
                "name": "LEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Layer Enable"
            },
            {
                "name": "COLKEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Color Keying Enable"
            },
            {
                "name": "CLUTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Color Look-Up Table Enable"
            }
        ]
    },
    "1073834244": {
        "name": "L2CR",
        "address": 1073834244,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Control Register",
        "fields": [
            {
                "name": "LEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Layer Enable"
            },
            {
                "name": "COLKEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Color Keying Enable"
            },
            {
                "name": "CLUTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Color Look-Up Table Enable"
            }
        ]
    },
    "1073834120": {
        "name": "L1WHPCR",
        "address": 1073834120,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Window Horizontal Position\n          Configuration Register",
        "fields": [
            {
                "name": "WHSTPOS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Window Horizontal Start\n              Position"
            },
            {
                "name": "WHSPPOS",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Window Horizontal Stop\n              Position"
            }
        ]
    },
    "1073834248": {
        "name": "L2WHPCR",
        "address": 1073834248,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layerx Window Horizontal Position\n          Configuration Register",
        "fields": [
            {
                "name": "WHSTPOS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Window Horizontal Start\n              Position"
            },
            {
                "name": "WHSPPOS",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Window Horizontal Stop\n              Position"
            }
        ]
    },
    "1073834124": {
        "name": "L1WVPCR",
        "address": 1073834124,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Window Vertical Position\n          Configuration Register",
        "fields": [
            {
                "name": "WVSTPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Window Vertical Start\n              Position"
            },
            {
                "name": "WVSPPOS",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Window Vertical Stop\n              Position"
            }
        ]
    },
    "1073834252": {
        "name": "L2WVPCR",
        "address": 1073834252,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Window Vertical Position\n          Configuration Register",
        "fields": [
            {
                "name": "WVSTPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Window Vertical Start\n              Position"
            },
            {
                "name": "WVSPPOS",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Window Vertical Stop\n              Position"
            }
        ]
    },
    "1073834128": {
        "name": "L1CKCR",
        "address": 1073834128,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Keying Configuration\n          Register",
        "fields": [
            {
                "name": "CKBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Color Key Blue value"
            },
            {
                "name": "CKGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Color Key Green value"
            },
            {
                "name": "CKRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Color Key Red value"
            }
        ]
    },
    "1073834256": {
        "name": "L2CKCR",
        "address": 1073834256,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Keying Configuration\n          Register",
        "fields": [
            {
                "name": "CKBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Color Key Blue value"
            },
            {
                "name": "CKGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Color Key Green value"
            },
            {
                "name": "CKRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Color Key Red value"
            }
        ]
    },
    "1073834132": {
        "name": "L1PFCR",
        "address": 1073834132,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Pixel Format Configuration\n          Register",
        "fields": [
            {
                "name": "PF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Pixel Format"
            }
        ]
    },
    "1073834260": {
        "name": "L2PFCR",
        "address": 1073834260,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Pixel Format Configuration\n          Register",
        "fields": [
            {
                "name": "PF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Pixel Format"
            }
        ]
    },
    "1073834136": {
        "name": "L1CACR",
        "address": 1073834136,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Constant Alpha Configuration\n          Register",
        "fields": [
            {
                "name": "CONSTA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Constant Alpha"
            }
        ]
    },
    "1073834264": {
        "name": "L2CACR",
        "address": 1073834264,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Constant Alpha Configuration\n          Register",
        "fields": [
            {
                "name": "CONSTA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Constant Alpha"
            }
        ]
    },
    "1073834140": {
        "name": "L1DCCR",
        "address": 1073834140,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Default Color Configuration\n          Register",
        "fields": [
            {
                "name": "DCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Default Color Blue"
            },
            {
                "name": "DCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Default Color Green"
            },
            {
                "name": "DCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Default Color Red"
            },
            {
                "name": "DCALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Default Color Alpha"
            }
        ]
    },
    "1073834268": {
        "name": "L2DCCR",
        "address": 1073834268,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Default Color Configuration\n          Register",
        "fields": [
            {
                "name": "DCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Default Color Blue"
            },
            {
                "name": "DCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Default Color Green"
            },
            {
                "name": "DCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Default Color Red"
            },
            {
                "name": "DCALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Default Color Alpha"
            }
        ]
    },
    "1073834144": {
        "name": "L1BFCR",
        "address": 1073834144,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Blending Factors Configuration\n          Register",
        "fields": [
            {
                "name": "BF2",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Blending Factor 2"
            },
            {
                "name": "BF1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Blending Factor 1"
            }
        ]
    },
    "1073834276": {
        "name": "L2BFCR",
        "address": 1073834276,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Blending Factors Configuration\n          Register",
        "fields": [
            {
                "name": "BF2",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Blending Factor 2"
            },
            {
                "name": "BF1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Blending Factor 1"
            }
        ]
    },
    "1073834156": {
        "name": "L1CFBAR",
        "address": 1073834156,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Frame Buffer Address\n          Register",
        "fields": [
            {
                "name": "CFBADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Color Frame Buffer Start\n              Address"
            }
        ]
    },
    "1073834284": {
        "name": "L2CFBAR",
        "address": 1073834284,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Frame Buffer Address\n          Register",
        "fields": [
            {
                "name": "CFBADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Color Frame Buffer Start\n              Address"
            }
        ]
    },
    "1073834160": {
        "name": "L1CFBLR",
        "address": 1073834160,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Frame Buffer Length\n          Register",
        "fields": [
            {
                "name": "CFBLL",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Line\n              Length"
            },
            {
                "name": "CFBP",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Pitch in\n              bytes"
            }
        ]
    },
    "1073834288": {
        "name": "L2CFBLR",
        "address": 1073834288,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer Color Frame Buffer Length\n          Register",
        "fields": [
            {
                "name": "CFBLL",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Line\n              Length"
            },
            {
                "name": "CFBP",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Pitch in\n              bytes"
            }
        ]
    },
    "1073834164": {
        "name": "L1CFBLNR",
        "address": 1073834164,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer ColorFrame Buffer Line Number\n          Register",
        "fields": [
            {
                "name": "CFBLNBR",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame Buffer Line Number"
            }
        ]
    },
    "1073834292": {
        "name": "L2CFBLNR",
        "address": 1073834292,
        "size": 32,
        "access": "read-write",
        "desc": "LTDC Layer ColorFrame Buffer Line Number\n          Register",
        "fields": [
            {
                "name": "CFBLNBR",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame Buffer Line Number"
            }
        ]
    },
    "1073834180": {
        "name": "L1CLUTWR",
        "address": 1073834180,
        "size": 32,
        "access": "write-only",
        "desc": "LTDC Layerx CLUT Write\n          Register",
        "fields": [
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green value"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red value"
            },
            {
                "name": "CLUTADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "CLUT Address"
            }
        ]
    },
    "1073834308": {
        "name": "L2CLUTWR",
        "address": 1073834308,
        "size": 32,
        "access": "write-only",
        "desc": "LTDC Layerx CLUT Write\n          Register",
        "fields": [
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green value"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red value"
            },
            {
                "name": "CLUTADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "CLUT Address"
            }
        ]
    },
    "1073889280": {
        "name": "CR",
        "address": 1073889280,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "CTPH",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Charge transfer pulse high"
            },
            {
                "name": "CTPL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Charge transfer pulse low"
            },
            {
                "name": "SSD",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Spread spectrum deviation"
            },
            {
                "name": "SSE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Spread spectrum enable"
            },
            {
                "name": "SSPSC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Spread spectrum prescaler"
            },
            {
                "name": "PGPSC",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "pulse generator prescaler"
            },
            {
                "name": "MCV",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Max count value"
            },
            {
                "name": "IODEF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I/O Default mode"
            },
            {
                "name": "SYNCPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Synchronization pin\n              polarity"
            },
            {
                "name": "AM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Acquisition mode"
            },
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a new acquisition"
            },
            {
                "name": "TSCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Touch sensing controller\n              enable"
            }
        ]
    },
    "1073889284": {
        "name": "IER",
        "address": 1073889284,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "MCEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Max count error interrupt\n              enable"
            },
            {
                "name": "EOAIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of acquisition interrupt\n              enable"
            }
        ]
    },
    "1073889288": {
        "name": "ICR",
        "address": 1073889288,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "MCEIC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Max count error interrupt\n              clear"
            },
            {
                "name": "EOAIC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of acquisition interrupt\n              clear"
            }
        ]
    },
    "1073889292": {
        "name": "ISR",
        "address": 1073889292,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt status register",
        "fields": [
            {
                "name": "MCEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Max count error flag"
            },
            {
                "name": "EOAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of acquisition flag"
            }
        ]
    },
    "1073889296": {
        "name": "IOHCR",
        "address": 1073889296,
        "size": 32,
        "access": "read-write",
        "desc": "I/O hysteresis control\n          register",
        "fields": [
            {
                "name": "G8_IO4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "G8_IO4"
            },
            {
                "name": "G8_IO3",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "G8_IO3"
            },
            {
                "name": "G8_IO2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "G8_IO2"
            },
            {
                "name": "G8_IO1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "G8_IO1"
            },
            {
                "name": "G7_IO4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "G7_IO4"
            },
            {
                "name": "G7_IO3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "G7_IO3"
            },
            {
                "name": "G7_IO2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "G7_IO2"
            },
            {
                "name": "G7_IO1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "G7_IO1"
            },
            {
                "name": "G6_IO4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "G6_IO4"
            },
            {
                "name": "G6_IO3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "G6_IO3"
            },
            {
                "name": "G6_IO2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "G6_IO2"
            },
            {
                "name": "G6_IO1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "G6_IO1"
            },
            {
                "name": "G5_IO4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "G5_IO4"
            },
            {
                "name": "G5_IO3",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "G5_IO3"
            },
            {
                "name": "G5_IO2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "G5_IO2"
            },
            {
                "name": "G5_IO1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "G5_IO1"
            },
            {
                "name": "G4_IO4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "G4_IO4"
            },
            {
                "name": "G4_IO3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "G4_IO3"
            },
            {
                "name": "G4_IO2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "G4_IO2"
            },
            {
                "name": "G4_IO1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "G4_IO1"
            },
            {
                "name": "G3_IO4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "G3_IO4"
            },
            {
                "name": "G3_IO3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "G3_IO3"
            },
            {
                "name": "G3_IO2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "G3_IO2"
            },
            {
                "name": "G3_IO1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "G3_IO1"
            },
            {
                "name": "G2_IO4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "G2_IO4"
            },
            {
                "name": "G2_IO3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "G2_IO3"
            },
            {
                "name": "G2_IO2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "G2_IO2"
            },
            {
                "name": "G2_IO1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "G2_IO1"
            },
            {
                "name": "G1_IO4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "G1_IO4"
            },
            {
                "name": "G1_IO3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "G1_IO3"
            },
            {
                "name": "G1_IO2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "G1_IO2"
            },
            {
                "name": "G1_IO1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "G1_IO1"
            }
        ]
    },
    "1073889304": {
        "name": "IOASCR",
        "address": 1073889304,
        "size": 32,
        "access": "read-write",
        "desc": "I/O analog switch control\n          register",
        "fields": [
            {
                "name": "G8_IO4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "G8_IO4"
            },
            {
                "name": "G8_IO3",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "G8_IO3"
            },
            {
                "name": "G8_IO2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "G8_IO2"
            },
            {
                "name": "G8_IO1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "G8_IO1"
            },
            {
                "name": "G7_IO4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "G7_IO4"
            },
            {
                "name": "G7_IO3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "G7_IO3"
            },
            {
                "name": "G7_IO2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "G7_IO2"
            },
            {
                "name": "G7_IO1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "G7_IO1"
            },
            {
                "name": "G6_IO4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "G6_IO4"
            },
            {
                "name": "G6_IO3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "G6_IO3"
            },
            {
                "name": "G6_IO2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "G6_IO2"
            },
            {
                "name": "G6_IO1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "G6_IO1"
            },
            {
                "name": "G5_IO4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "G5_IO4"
            },
            {
                "name": "G5_IO3",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "G5_IO3"
            },
            {
                "name": "G5_IO2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "G5_IO2"
            },
            {
                "name": "G5_IO1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "G5_IO1"
            },
            {
                "name": "G4_IO4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "G4_IO4"
            },
            {
                "name": "G4_IO3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "G4_IO3"
            },
            {
                "name": "G4_IO2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "G4_IO2"
            },
            {
                "name": "G4_IO1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "G4_IO1"
            },
            {
                "name": "G3_IO4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "G3_IO4"
            },
            {
                "name": "G3_IO3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "G3_IO3"
            },
            {
                "name": "G3_IO2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "G3_IO2"
            },
            {
                "name": "G3_IO1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "G3_IO1"
            },
            {
                "name": "G2_IO4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "G2_IO4"
            },
            {
                "name": "G2_IO3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "G2_IO3"
            },
            {
                "name": "G2_IO2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "G2_IO2"
            },
            {
                "name": "G2_IO1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "G2_IO1"
            },
            {
                "name": "G1_IO4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "G1_IO4"
            },
            {
                "name": "G1_IO3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "G1_IO3"
            },
            {
                "name": "G1_IO2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "G1_IO2"
            },
            {
                "name": "G1_IO1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "G1_IO1"
            }
        ]
    },
    "1073889312": {
        "name": "IOSCR",
        "address": 1073889312,
        "size": 32,
        "access": "read-write",
        "desc": "I/O sampling control register",
        "fields": [
            {
                "name": "G8_IO4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "G8_IO4"
            },
            {
                "name": "G8_IO3",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "G8_IO3"
            },
            {
                "name": "G8_IO2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "G8_IO2"
            },
            {
                "name": "G8_IO1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "G8_IO1"
            },
            {
                "name": "G7_IO4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "G7_IO4"
            },
            {
                "name": "G7_IO3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "G7_IO3"
            },
            {
                "name": "G7_IO2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "G7_IO2"
            },
            {
                "name": "G7_IO1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "G7_IO1"
            },
            {
                "name": "G6_IO4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "G6_IO4"
            },
            {
                "name": "G6_IO3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "G6_IO3"
            },
            {
                "name": "G6_IO2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "G6_IO2"
            },
            {
                "name": "G6_IO1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "G6_IO1"
            },
            {
                "name": "G5_IO4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "G5_IO4"
            },
            {
                "name": "G5_IO3",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "G5_IO3"
            },
            {
                "name": "G5_IO2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "G5_IO2"
            },
            {
                "name": "G5_IO1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "G5_IO1"
            },
            {
                "name": "G4_IO4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "G4_IO4"
            },
            {
                "name": "G4_IO3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "G4_IO3"
            },
            {
                "name": "G4_IO2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "G4_IO2"
            },
            {
                "name": "G4_IO1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "G4_IO1"
            },
            {
                "name": "G3_IO4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "G3_IO4"
            },
            {
                "name": "G3_IO3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "G3_IO3"
            },
            {
                "name": "G3_IO2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "G3_IO2"
            },
            {
                "name": "G3_IO1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "G3_IO1"
            },
            {
                "name": "G2_IO4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "G2_IO4"
            },
            {
                "name": "G2_IO3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "G2_IO3"
            },
            {
                "name": "G2_IO2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "G2_IO2"
            },
            {
                "name": "G2_IO1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "G2_IO1"
            },
            {
                "name": "G1_IO4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "G1_IO4"
            },
            {
                "name": "G1_IO3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "G1_IO3"
            },
            {
                "name": "G1_IO2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "G1_IO2"
            },
            {
                "name": "G1_IO1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "G1_IO1"
            }
        ]
    },
    "1073889320": {
        "name": "IOCCR",
        "address": 1073889320,
        "size": 32,
        "access": "read-write",
        "desc": "I/O channel control register",
        "fields": [
            {
                "name": "G8_IO4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "G8_IO4"
            },
            {
                "name": "G8_IO3",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "G8_IO3"
            },
            {
                "name": "G8_IO2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "G8_IO2"
            },
            {
                "name": "G8_IO1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "G8_IO1"
            },
            {
                "name": "G7_IO4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "G7_IO4"
            },
            {
                "name": "G7_IO3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "G7_IO3"
            },
            {
                "name": "G7_IO2",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "G7_IO2"
            },
            {
                "name": "G7_IO1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "G7_IO1"
            },
            {
                "name": "G6_IO4",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "G6_IO4"
            },
            {
                "name": "G6_IO3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "G6_IO3"
            },
            {
                "name": "G6_IO2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "G6_IO2"
            },
            {
                "name": "G6_IO1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "G6_IO1"
            },
            {
                "name": "G5_IO4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "G5_IO4"
            },
            {
                "name": "G5_IO3",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "G5_IO3"
            },
            {
                "name": "G5_IO2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "G5_IO2"
            },
            {
                "name": "G5_IO1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "G5_IO1"
            },
            {
                "name": "G4_IO4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "G4_IO4"
            },
            {
                "name": "G4_IO3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "G4_IO3"
            },
            {
                "name": "G4_IO2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "G4_IO2"
            },
            {
                "name": "G4_IO1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "G4_IO1"
            },
            {
                "name": "G3_IO4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "G3_IO4"
            },
            {
                "name": "G3_IO3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "G3_IO3"
            },
            {
                "name": "G3_IO2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "G3_IO2"
            },
            {
                "name": "G3_IO1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "G3_IO1"
            },
            {
                "name": "G2_IO4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "G2_IO4"
            },
            {
                "name": "G2_IO3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "G2_IO3"
            },
            {
                "name": "G2_IO2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "G2_IO2"
            },
            {
                "name": "G2_IO1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "G2_IO1"
            },
            {
                "name": "G1_IO4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "G1_IO4"
            },
            {
                "name": "G1_IO3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "G1_IO3"
            },
            {
                "name": "G1_IO2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "G1_IO2"
            },
            {
                "name": "G1_IO1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "G1_IO1"
            }
        ]
    },
    "1073889328": {
        "name": "IOGCSR",
        "address": 1073889328,
        "size": 32,
        "access": "",
        "desc": "I/O group control status\n          register",
        "fields": [
            {
                "name": "G8S",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G7S",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G6S",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G5S",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G4S",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G3S",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G2S",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G1S",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog I/O group x status"
            },
            {
                "name": "G8E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G7E",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G6E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G5E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G4E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G3E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G2E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            },
            {
                "name": "G1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Analog I/O group x enable"
            }
        ]
    },
    "1073889332": {
        "name": "IOG1CR",
        "address": 1073889332,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889336": {
        "name": "IOG2CR",
        "address": 1073889336,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889340": {
        "name": "IOG3CR",
        "address": 1073889340,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889344": {
        "name": "IOG4CR",
        "address": 1073889344,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889348": {
        "name": "IOG5CR",
        "address": 1073889348,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889352": {
        "name": "IOG6CR",
        "address": 1073889352,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889356": {
        "name": "IOG7CR",
        "address": 1073889356,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073889360": {
        "name": "IOG8CR",
        "address": 1073889360,
        "size": 32,
        "access": "read-only",
        "desc": "I/O group x counter register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Counter value"
            }
        ]
    },
    "1073754112": {
        "name": "KR",
        "address": 1073754112,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read\n              0x0000)"
            }
        ]
    },
    "1073754116": {
        "name": "PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider"
            }
        ]
    },
    "1073754120": {
        "name": "RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload\n              value"
            }
        ]
    },
    "1073754124": {
        "name": "SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value\n              update"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value\n              update"
            },
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value\n              update"
            }
        ]
    },
    "1073754128": {
        "name": "WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "Window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window\n              value"
            }
        ]
    },
    "1073753088": {
        "name": "CR",
        "address": 1073753088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit"
            },
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB)"
            }
        ]
    },
    "1073753092": {
        "name": "CFR",
        "address": 1073753092,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt"
            },
            {
                "name": "WDGTB",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "Timer base"
            },
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value"
            }
        ]
    },
    "1073753096": {
        "name": "SR",
        "address": 1073753096,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt\n              flag"
            }
        ]
    },
    "1073807872": {
        "name": "COMP1_CSR",
        "address": 1073807872,
        "size": 32,
        "access": "",
        "desc": "Comparator 1 control and status\n          register",
        "fields": [
            {
                "name": "COMP1_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Comparator 1 enable bit"
            },
            {
                "name": "COMP1_PWRMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Power Mode of the comparator\n              1"
            },
            {
                "name": "COMP1_INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Comparator 1 Input Minus connection\n              configuration bit"
            },
            {
                "name": "COMP1_INPSEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Comparator1 input plus selection\n              bit"
            },
            {
                "name": "COMP1_POLARITY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Comparator 1 polarity selection\n              bit"
            },
            {
                "name": "COMP1_HYST",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Comparator 1 hysteresis selection\n              bits"
            },
            {
                "name": "COMP1_BLANKING",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Comparator 1 blanking source selection\n              bits"
            },
            {
                "name": "COMP1_BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Scaler bridge enable"
            },
            {
                "name": "COMP1_SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Voltage scaler enable bit"
            },
            {
                "name": "COMP1_VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Comparator 1 output status\n              bit"
            },
            {
                "name": "COMP1_LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "COMP1_CSR register lock\n              bit"
            }
        ]
    },
    "1073807876": {
        "name": "COMP2_CSR",
        "address": 1073807876,
        "size": 32,
        "access": "",
        "desc": "Comparator 2 control and status\n          register",
        "fields": [
            {
                "name": "COMP2_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Comparator 2 enable bit"
            },
            {
                "name": "COMP2_PWRMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Power Mode of the comparator\n              2"
            },
            {
                "name": "COMP2_INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Comparator 2 Input Minus connection\n              configuration bit"
            },
            {
                "name": "COMP2_INPSEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Comparator 2 Input Plus connection\n              configuration bit"
            },
            {
                "name": "COMP2_WINMODE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Windows mode selection bit"
            },
            {
                "name": "COMP2_POLARITY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Comparator 2 polarity selection\n              bit"
            },
            {
                "name": "COMP2_HYST",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Comparator 2 hysteresis selection\n              bits"
            },
            {
                "name": "COMP2_BLANKING",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Comparator 2 blanking source selection\n              bits"
            },
            {
                "name": "COMP2_BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Scaler bridge enable"
            },
            {
                "name": "COMP2_SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Voltage scaler enable bit"
            },
            {
                "name": "COMP2_VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Comparator 2 output status\n              bit"
            },
            {
                "name": "COMP2_LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "COMP2_CSR register lock\n              bit"
            }
        ]
    },
    "1073814528": {
        "name": "CSSA",
        "address": 1073814528,
        "size": 32,
        "access": "read-write",
        "desc": "Code segment start address",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 8,
                "bitWidth": 16,
                "desc": "code segment start address"
            }
        ]
    },
    "1073814532": {
        "name": "CSL",
        "address": 1073814532,
        "size": 32,
        "access": "read-write",
        "desc": "Code segment length",
        "fields": [
            {
                "name": "LENG",
                "bitOffset": 8,
                "bitWidth": 14,
                "desc": "code segment length"
            }
        ]
    },
    "1073814536": {
        "name": "NVDSSA",
        "address": 1073814536,
        "size": 32,
        "access": "read-write",
        "desc": "Non-volatile data segment start\n          address",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 8,
                "bitWidth": 16,
                "desc": "Non-volatile data segment start\n              address"
            }
        ]
    },
    "1073814540": {
        "name": "NVDSL",
        "address": 1073814540,
        "size": 32,
        "access": "read-write",
        "desc": "Non-volatile data segment\n          length",
        "fields": [
            {
                "name": "LENG",
                "bitOffset": 8,
                "bitWidth": 14,
                "desc": "Non-volatile data segment\n              length"
            }
        ]
    },
    "1073814544": {
        "name": "VDSSA",
        "address": 1073814544,
        "size": 32,
        "access": "read-write",
        "desc": "Volatile data segment start\n          address",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 6,
                "bitWidth": 10,
                "desc": "Volatile data segment start\n              address"
            }
        ]
    },
    "1073814548": {
        "name": "VDSL",
        "address": 1073814548,
        "size": 32,
        "access": "read-write",
        "desc": "Volatile data segment length",
        "fields": [
            {
                "name": "LENG",
                "bitOffset": 6,
                "bitWidth": 10,
                "desc": "Non-volatile data segment\n              length"
            }
        ]
    },
    "1073814560": {
        "name": "CR",
        "address": 1073814560,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "VDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Volatile data execution"
            },
            {
                "name": "VDS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Volatile data shared"
            },
            {
                "name": "FPA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Firewall pre alarm"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match interrupt enable (slave\n              only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received interrupt\n              enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests\n              enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests\n              enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable"
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from STOP enable"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable"
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address\n              enable"
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBUS alert enable"
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable"
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte"
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master\n              mode)"
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode"
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes"
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave\n              mode)"
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master\n              mode)"
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read\n              direction (master receiver mode)"
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master\n              mode)"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master\n              mode)"
            },
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address bit (master\n              mode)"
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 1",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode"
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Own address register 2",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address"
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks"
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master\n              mode)"
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master\n              mode)"
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time"
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time"
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1073763348": {
        "name": "TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "Status register 1",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus timeout A"
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout\n              detection"
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B"
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout\n              enable"
            }
        ]
    },
    "1073763352": {
        "name": "ISR",
        "address": 1073763352,
        "size": 32,
        "access": "",
        "desc": "Interrupt and Status register",
        "fields": [
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave\n              mode)"
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave\n              mode)"
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy"
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert"
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t_low detection\n              flag"
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception"
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave\n              mode)"
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost"
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error"
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master\n              mode)"
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag"
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received\n              flag"
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave\n              mode)"
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty\n              (receivers)"
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status\n              (transmitters)"
            },
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty\n              (transmitters)"
            }
        ]
    },
    "1073763356": {
        "name": "ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt clear register",
        "fields": [
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear"
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag\n              clear"
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear"
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag\n              clear"
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag\n              clear"
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear"
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear"
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear"
            },
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address Matched flag clear"
            }
        ]
    },
    "1073763360": {
        "name": "PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking\n              register"
            }
        ]
    },
    "1073763364": {
        "name": "RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data"
            }
        ]
    },
    "1073763368": {
        "name": "TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data"
            }
        ]
    },
    "1073881088": {
        "name": "ACR",
        "address": 1073881088,
        "size": 32,
        "access": "read-write",
        "desc": "Access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Latency"
            },
            {
                "name": "PRFTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Prefetch enable"
            },
            {
                "name": "ICEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Instruction cache enable"
            },
            {
                "name": "DCEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data cache enable"
            },
            {
                "name": "ICRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Instruction cache reset"
            },
            {
                "name": "DCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data cache reset"
            },
            {
                "name": "RUN_PD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Flash Power-down mode during Low-power\n              run mode"
            },
            {
                "name": "SLEEP_PD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Flash Power-down mode during Low-power\n              sleep mode"
            }
        ]
    },
    "1073881092": {
        "name": "PDKEYR",
        "address": 1073881092,
        "size": 32,
        "access": "write-only",
        "desc": "Power down key register",
        "fields": [
            {
                "name": "PDKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RUN_PD in FLASH_ACR key"
            }
        ]
    },
    "1073881096": {
        "name": "KEYR",
        "address": 1073881096,
        "size": 32,
        "access": "write-only",
        "desc": "Flash key register",
        "fields": [
            {
                "name": "KEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEYR"
            }
        ]
    },
    "1073881100": {
        "name": "OPTKEYR",
        "address": 1073881100,
        "size": 32,
        "access": "write-only",
        "desc": "Option byte key register",
        "fields": [
            {
                "name": "OPTKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Option byte key"
            }
        ]
    },
    "1073881104": {
        "name": "SR",
        "address": 1073881104,
        "size": 32,
        "access": "",
        "desc": "Status register",
        "fields": [
            {
                "name": "EOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of operation"
            },
            {
                "name": "OPERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operation error"
            },
            {
                "name": "PROGERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Programming error"
            },
            {
                "name": "WRPERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Write protected error"
            },
            {
                "name": "PGAERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Programming alignment\n              error"
            },
            {
                "name": "SIZERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Size error"
            },
            {
                "name": "PGSERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Programming sequence error"
            },
            {
                "name": "MISERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Fast programming data miss\n              error"
            },
            {
                "name": "FASTERR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Fast programming error"
            },
            {
                "name": "RDERR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PCROP read error"
            },
            {
                "name": "OPTVERR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Option validity error"
            },
            {
                "name": "BSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy"
            }
        ]
    },
    "1073881108": {
        "name": "CR",
        "address": 1073881108,
        "size": 32,
        "access": "read-write",
        "desc": "Flash control register",
        "fields": [
            {
                "name": "PG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Programming"
            },
            {
                "name": "PER",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Page erase"
            },
            {
                "name": "MER1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Bank 1 Mass erase"
            },
            {
                "name": "PNB",
                "bitOffset": 3,
                "bitWidth": 8,
                "desc": "Page number"
            },
            {
                "name": "BKER",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Bank erase"
            },
            {
                "name": "MER2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bank 2 Mass erase"
            },
            {
                "name": "START",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "OPTSTRT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Options modification start"
            },
            {
                "name": "FSTPG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast programming"
            },
            {
                "name": "EOPIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "End of operation interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RDERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PCROP read error interrupt\n              enable"
            },
            {
                "name": "OBL_LAUNCH",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Force the option byte\n              loading"
            },
            {
                "name": "OPTLOCK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Options Lock"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FLASH_CR Lock"
            }
        ]
    },
    "1073881112": {
        "name": "ECCR",
        "address": 1073881112,
        "size": 32,
        "access": "",
        "desc": "Flash ECC register",
        "fields": [
            {
                "name": "ADDR_ECC",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "ECC fail address"
            },
            {
                "name": "BK_ECC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ECC fail bank"
            },
            {
                "name": "SYSF_ECC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "System Flash ECC fail"
            },
            {
                "name": "ECCIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ECC correction interrupt\n              enable"
            },
            {
                "name": "ECCC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ECC correction"
            },
            {
                "name": "ECCD",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ECC detection"
            }
        ]
    },
    "1073881120": {
        "name": "OPTR",
        "address": 1073881120,
        "size": 32,
        "access": "read-write",
        "desc": "Flash option register",
        "fields": [
            {
                "name": "RDP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Read protection level"
            },
            {
                "name": "BOR_LEV",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "BOR reset Level"
            },
            {
                "name": "nRST_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "nRST_STOP"
            },
            {
                "name": "nRST_STDBY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "nRST_STDBY"
            },
            {
                "name": "IDWG_SW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Independent watchdog\n              selection"
            },
            {
                "name": "IWDG_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Stop mode"
            },
            {
                "name": "IWDG_STDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Independent watchdog counter freeze in\n              Standby mode"
            },
            {
                "name": "WWDG_SW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Window watchdog selection"
            },
            {
                "name": "BFB2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Dual-bank boot"
            },
            {
                "name": "DUALBANK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Dual-Bank on 512 KB or 256 KB Flash\n              memory devices"
            },
            {
                "name": "nBOOT1",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot configuration"
            },
            {
                "name": "SRAM2_PE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "SRAM2 parity check enable"
            },
            {
                "name": "SRAM2_RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SRAM2 Erase when system\n              reset"
            }
        ]
    },
    "1073881124": {
        "name": "PCROP1SR",
        "address": 1073881124,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 1 PCROP Start address\n          register",
        "fields": [
            {
                "name": "PCROP1_STRT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bank 1 PCROP area start\n              offset"
            }
        ]
    },
    "1073881128": {
        "name": "PCROP1ER",
        "address": 1073881128,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 1 PCROP End address\n          register",
        "fields": [
            {
                "name": "PCROP1_END",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bank 1 PCROP area end\n              offset"
            },
            {
                "name": "PCROP_RDP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP area preserved when RDP level\n              decreased"
            }
        ]
    },
    "1073881132": {
        "name": "WRP1AR",
        "address": 1073881132,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 1 WRP area A address\n          register",
        "fields": [
            {
                "name": "WRP1A_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Bank 1 WRP first area start\n              offset"
            },
            {
                "name": "WRP1A_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Bank 1 WRP first area A end\n              offset"
            }
        ]
    },
    "1073881136": {
        "name": "WRP1BR",
        "address": 1073881136,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 1 WRP area B address\n          register",
        "fields": [
            {
                "name": "WRP1B_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Bank 1 WRP second area B end\n              offset"
            },
            {
                "name": "WRP1B_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Bank 1 WRP second area B start\n              offset"
            }
        ]
    },
    "1073881156": {
        "name": "PCROP2SR",
        "address": 1073881156,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 2 PCROP Start address\n          register",
        "fields": [
            {
                "name": "PCROP2_STRT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bank 2 PCROP area start\n              offset"
            }
        ]
    },
    "1073881160": {
        "name": "PCROP2ER",
        "address": 1073881160,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 2 PCROP End address\n          register",
        "fields": [
            {
                "name": "PCROP2_END",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Bank 2 PCROP area end\n              offset"
            }
        ]
    },
    "1073881164": {
        "name": "WRP2AR",
        "address": 1073881164,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 2 WRP area A address\n          register",
        "fields": [
            {
                "name": "WRP2A_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Bank 2 WRP first area A start\n              offset"
            },
            {
                "name": "WRP2A_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Bank 2 WRP first area A end\n              offset"
            }
        ]
    },
    "1073881168": {
        "name": "WRP2BR",
        "address": 1073881168,
        "size": 32,
        "access": "read-write",
        "desc": "Flash Bank 2 WRP area B address\n          register",
        "fields": [
            {
                "name": "WRP2B_STRT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Bank 2 WRP second area B start\n              offset"
            },
            {
                "name": "WRP2B_END",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Bank 2 WRP second area B end\n              offset"
            }
        ]
    },
    "3758366720": {
        "name": "IDCODE",
        "address": 3758366720,
        "size": 32,
        "access": "read-only",
        "desc": "MCU Device ID Code Register",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Device Identifier"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision Identifier"
            }
        ]
    },
    "3758366724": {
        "name": "CR",
        "address": 3758366724,
        "size": 32,
        "access": "read-write",
        "desc": "Debug MCU Configuration\n          Register",
        "fields": [
            {
                "name": "DBG_SLEEP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Debug Sleep Mode"
            },
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Debug Stop Mode"
            },
            {
                "name": "DBG_STANDBY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Debug Standby Mode"
            },
            {
                "name": "TRACE_IOEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trace pin assignment\n              control"
            },
            {
                "name": "TRACE_MODE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Trace pin assignment\n              control"
            }
        ]
    },
    "3758366728": {
        "name": "APB1_FZR1",
        "address": 3758366728,
        "size": 32,
        "access": "read-write",
        "desc": "APB Low Freeze Register 1",
        "fields": [
            {
                "name": "DBG_TIMER2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Debug Timer 2 stopped when Core is\n              halted"
            },
            {
                "name": "DBG_TIM3_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM4_STOP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM5_STOP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIMER6_STOP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Debug Timer 6 stopped when Core is\n              halted"
            },
            {
                "name": "DBG_TIM7_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Debug RTC stopped when Core is\n              halted"
            },
            {
                "name": "DBG_WWDG_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Debug Window Wachdog stopped when Core\n              is halted"
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Debug Independent Wachdog stopped when\n              Core is halted"
            },
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout mode stopped when\n              core is halted"
            },
            {
                "name": "DBG_I2C2_STOP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 SMBUS timeout mode stopped when\n              core is halted"
            },
            {
                "name": "DBG_I2C3_STOP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 SMBUS timeout counter stopped when\n              core is halted"
            },
            {
                "name": "DBG_CAN_STOP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "bxCAN stopped when core is\n              halted"
            },
            {
                "name": "DBG_LPTIMER_STOP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LPTIM1 counter stopped when core is\n              halted"
            }
        ]
    },
    "3758366732": {
        "name": "APB1_FZR2",
        "address": 3758366732,
        "size": 32,
        "access": "read-write",
        "desc": "APB Low Freeze Register 2",
        "fields": [
            {
                "name": "DBG_LPTIM2_STOP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2 counter stopped when core is\n              halted"
            }
        ]
    },
    "3758366736": {
        "name": "APB2_FZR",
        "address": 3758366736,
        "size": 32,
        "access": "read-write",
        "desc": "APB High Freeze Register",
        "fields": [
            {
                "name": "DBG_TIM1_STOP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM8_STOP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM15_STOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 counter stopped when core is\n              halted"
            },
            {
                "name": "DBG_TIM17_STOP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 counter stopped when core is\n              halted"
            }
        ]
    },
    "2684358656": {
        "name": "CR",
        "address": 2684358656,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "FMODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Functional mode"
            },
            {
                "name": "PMM",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Polling match mode"
            },
            {
                "name": "APMS",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Automatic poll mode stop"
            },
            {
                "name": "TOIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TimeOut interrupt enable"
            },
            {
                "name": "SMIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Status match interrupt\n              enable"
            },
            {
                "name": "FTIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "FIFO threshold interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "FTHRES",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "IFO threshold level"
            },
            {
                "name": "FSEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FLASH memory selection"
            },
            {
                "name": "DQM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Dual-quad mode"
            },
            {
                "name": "TCEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout counter enable"
            },
            {
                "name": "DMAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "ABORT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Abort request"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable"
            }
        ]
    },
    "2684358664": {
        "name": "DCR1",
        "address": 2684358664,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register",
        "fields": [
            {
                "name": "CKMODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Mode 0 / mode 3"
            },
            {
                "name": "FRCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Free running clock"
            },
            {
                "name": "CSHT",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Chip-select high time"
            },
            {
                "name": "DEVSIZE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Device size"
            },
            {
                "name": "MTYP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Memory type"
            }
        ]
    },
    "2684358668": {
        "name": "DCR2",
        "address": 2684358668,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register\n          2",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock prescaler"
            },
            {
                "name": "WRAPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Wrap size"
            }
        ]
    },
    "2684358672": {
        "name": "DCR3",
        "address": 2684358672,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register\n          3",
        "fields": [
            {
                "name": "CSBOUND",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "CS boundary"
            }
        ]
    },
    "2684358688": {
        "name": "SR",
        "address": 2684358688,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "TEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer error flag"
            },
            {
                "name": "TCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete flag"
            },
            {
                "name": "FTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO threshold flag"
            },
            {
                "name": "SMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Status match flag"
            },
            {
                "name": "TOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timeout flag"
            },
            {
                "name": "BUSY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "FLEVEL",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "FIFO level"
            }
        ]
    },
    "2684358692": {
        "name": "FCR",
        "address": 2684358692,
        "size": 32,
        "access": "write-only",
        "desc": "flag clear register",
        "fields": [
            {
                "name": "CTEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear transfer error flag"
            },
            {
                "name": "CTCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transfer complete\n              flag"
            },
            {
                "name": "CSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear status match flag"
            },
            {
                "name": "CTOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear timeout flag"
            }
        ]
    },
    "2684358720": {
        "name": "DLR",
        "address": 2684358720,
        "size": 32,
        "access": "read-write",
        "desc": "data length register",
        "fields": [
            {
                "name": "DL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data length"
            }
        ]
    },
    "2684358728": {
        "name": "AR",
        "address": 2684358728,
        "size": 32,
        "access": "read-write",
        "desc": "address register",
        "fields": [
            {
                "name": "ADDRESS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ADDRESS"
            }
        ]
    },
    "2684358736": {
        "name": "DR",
        "address": 2684358736,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "2684358784": {
        "name": "PSMKR",
        "address": 2684358784,
        "size": 32,
        "access": "read-write",
        "desc": "polling status mask register",
        "fields": [
            {
                "name": "MASK",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Status mask"
            }
        ]
    },
    "2684358792": {
        "name": "PSMAR",
        "address": 2684358792,
        "size": 32,
        "access": "read-write",
        "desc": "polling status match register",
        "fields": [
            {
                "name": "MATCH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Status match"
            }
        ]
    },
    "2684358800": {
        "name": "PIR",
        "address": 2684358800,
        "size": 32,
        "access": "read-write",
        "desc": "polling interval register",
        "fields": [
            {
                "name": "INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Polling interval"
            }
        ]
    },
    "2684358912": {
        "name": "CCR",
        "address": 2684358912,
        "size": 32,
        "access": "read-write",
        "desc": "communication configuration\n          register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer\n              rate"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer\n              rate"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate byte mode"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate bytes size"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable"
            },
            {
                "name": "SIOO",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Send instruction only once\n              mode"
            }
        ]
    },
    "2684358920": {
        "name": "TCR",
        "address": 2684358920,
        "size": 32,
        "access": "read-write",
        "desc": "timing configuration register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles"
            },
            {
                "name": "DHQC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Delay hold quarter cycle"
            },
            {
                "name": "SSHIFT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Sample shift"
            }
        ]
    },
    "2684358928": {
        "name": "IR",
        "address": 2684358928,
        "size": 32,
        "access": "read-write",
        "desc": "instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "INSTRUCTION"
            }
        ]
    },
    "2684358944": {
        "name": "ABR",
        "address": 2684358944,
        "size": 32,
        "access": "read-write",
        "desc": "alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes"
            }
        ]
    },
    "2684358960": {
        "name": "LPTR",
        "address": 2684358960,
        "size": 32,
        "access": "read-write",
        "desc": "low-power timeout register",
        "fields": [
            {
                "name": "TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout period"
            }
        ]
    },
    "2684359040": {
        "name": "WCCR",
        "address": 2684359040,
        "size": 32,
        "access": "read-write",
        "desc": "write communication configuration\n          register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer\n              rate"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer\n              rate"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate byte mode"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate bytes size"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "alternate bytes double transfer\n              rate"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable"
            },
            {
                "name": "SIOO",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Send instruction only once\n              mode"
            }
        ]
    },
    "2684359048": {
        "name": "WTCR",
        "address": 2684359048,
        "size": 32,
        "access": "read-write",
        "desc": "write timing configuration\n          register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles"
            }
        ]
    },
    "2684359056": {
        "name": "WIR",
        "address": 2684359056,
        "size": 32,
        "access": "read-write",
        "desc": "write instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "INSTRUCTION"
            }
        ]
    },
    "2684359072": {
        "name": "WABR",
        "address": 2684359072,
        "size": 32,
        "access": "read-write",
        "desc": "write alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes"
            }
        ]
    },
    "2684359168": {
        "name": "HLCR",
        "address": 2684359168,
        "size": 32,
        "access": "read-write",
        "desc": "HyperBusTM latency configuration\n          register",
        "fields": [
            {
                "name": "LM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Latency mode"
            },
            {
                "name": "WZL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write zero latency"
            },
            {
                "name": "TACC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Access time"
            },
            {
                "name": "TRWR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Read write recovery time"
            }
        ]
    },
    "2684359664": {
        "name": "HWCFGR",
        "address": 2684359664,
        "size": 32,
        "access": "read-only",
        "desc": "HW configuration register",
        "fields": [
            {
                "name": "AXI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AXI interface"
            },
            {
                "name": "FIFO",
                "bitOffset": 4,
                "bitWidth": 8,
                "desc": "FIFO depth"
            },
            {
                "name": "PRES",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "Prescaler"
            },
            {
                "name": "IDL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "ID Length"
            },
            {
                "name": "MMW",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Memory map write"
            },
            {
                "name": "MST",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Master"
            }
        ]
    },
    "2684359668": {
        "name": "VER",
        "address": 2684359668,
        "size": 32,
        "access": "read-only",
        "desc": "version register",
        "fields": [
            {
                "name": "VER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Version"
            }
        ]
    },
    "2684359672": {
        "name": "ID",
        "address": 2684359672,
        "size": 32,
        "access": "read-only",
        "desc": "identification",
        "fields": [
            {
                "name": "ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Identification"
            }
        ]
    },
    "2684359676": {
        "name": "MID",
        "address": 2684359676,
        "size": 32,
        "access": "read-only",
        "desc": "magic ID",
        "fields": [
            {
                "name": "MID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Magic ID"
            }
        ]
    },
    "1073876992": {
        "name": "CR",
        "address": 1073876992,
        "size": 32,
        "access": "",
        "desc": "Clock control register",
        "fields": [
            {
                "name": "PLLSAI2RDY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SAI2 PLL clock ready flag"
            },
            {
                "name": "PLLSAI2ON",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SAI2 PLL enable"
            },
            {
                "name": "PLLSAI1RDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SAI1 PLL clock ready flag"
            },
            {
                "name": "PLLSAI1ON",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SAI1 PLL enable"
            },
            {
                "name": "PLLRDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Main PLL clock ready flag"
            },
            {
                "name": "PLLON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Main PLL enable"
            },
            {
                "name": "CSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clock security system\n              enable"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE crystal oscillator\n              bypass"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable"
            },
            {
                "name": "HSIASFS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "HSI automatic start from\n              Stop"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI clock ready flag"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HSI always enable for peripheral\n              kernels"
            },
            {
                "name": "HSION",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "HSI clock enable"
            },
            {
                "name": "MSIRANGE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "MSI clock ranges"
            },
            {
                "name": "MSIRGSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "MSI clock range selection"
            },
            {
                "name": "MSIPLLEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MSI clock PLL enable"
            },
            {
                "name": "MSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MSI clock ready flag"
            },
            {
                "name": "MSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MSI clock enable"
            }
        ]
    },
    "1073876996": {
        "name": "ICSCR",
        "address": 1073876996,
        "size": 32,
        "access": "",
        "desc": "Internal clock sources calibration\n          register",
        "fields": [
            {
                "name": "HSITRIM",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "HSI clock trimming"
            },
            {
                "name": "HSICAL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HSI clock calibration"
            },
            {
                "name": "MSITRIM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "MSI clock trimming"
            },
            {
                "name": "MSICAL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "MSI clock calibration"
            }
        ]
    },
    "1073877000": {
        "name": "CFGR",
        "address": 1073877000,
        "size": 32,
        "access": "",
        "desc": "Clock configuration register",
        "fields": [
            {
                "name": "MCOPRE",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Microcontroller clock output\n              prescaler"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Microcontroller clock\n              output"
            },
            {
                "name": "STOPWUCK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup from Stop and CSS backup clock\n              selection"
            },
            {
                "name": "PPRE2",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "APB high-speed prescaler\n              (APB2)"
            },
            {
                "name": "PPRE1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "PB low-speed prescaler\n              (APB1)"
            },
            {
                "name": "HPRE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AHB prescaler"
            },
            {
                "name": "SWS",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "System clock switch status"
            },
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "System clock switch"
            }
        ]
    },
    "1073877004": {
        "name": "PLLCFGR",
        "address": 1073877004,
        "size": 32,
        "access": "read-write",
        "desc": "PLL configuration register",
        "fields": [
            {
                "name": "PLLPDIV",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "Main PLL division factor for\n              PLLSAI2CLK"
            },
            {
                "name": "PLLR",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Main PLL division factor for PLLCLK\n              (system clock)"
            },
            {
                "name": "PLLREN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Main PLL PLLCLK output\n              enable"
            },
            {
                "name": "PLLQ",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Main PLL division factor for\n              PLLUSB1CLK(48 MHz clock)"
            },
            {
                "name": "PLLQEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Main PLL PLLUSB1CLK output\n              enable"
            },
            {
                "name": "PLLP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Main PLL division factor for PLLSAI3CLK\n              (SAI1 and SAI2 clock)"
            },
            {
                "name": "PLLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Main PLL PLLSAI3CLK output\n              enable"
            },
            {
                "name": "PLLN",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Main PLL multiplication factor for\n              VCO"
            },
            {
                "name": "PLLM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Division factor for the main PLL and\n              audio PLL (PLLSAI1 and PLLSAI2) input\n              clock"
            },
            {
                "name": "PLLSRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Main PLL, PLLSAI1 and PLLSAI2 entry\n              clock source"
            }
        ]
    },
    "1073877008": {
        "name": "PLLSAI1CFGR",
        "address": 1073877008,
        "size": 32,
        "access": "read-write",
        "desc": "PLLSAI1 configuration register",
        "fields": [
            {
                "name": "PLLSAI1PDIV",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "PLLSAI1 division factor for\n              PLLSAI1CLK"
            },
            {
                "name": "PLLSAI1R",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "PLLSAI1 division factor for PLLADC1CLK\n              (ADC clock)"
            },
            {
                "name": "PLLSAI1REN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLLSAI1 PLLADC1CLK output\n              enable"
            },
            {
                "name": "PLLSAI1Q",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "SAI1PLL division factor for PLLUSB2CLK\n              (48 MHz clock)"
            },
            {
                "name": "PLLSAI1QEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SAI1PLL PLLUSB2CLK output\n              enable"
            },
            {
                "name": "PLLSAI1P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SAI1PLL division factor for PLLSAI1CLK\n              (SAI1 or SAI2 clock)"
            },
            {
                "name": "PLLSAI1PEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SAI1PLL PLLSAI1CLK output\n              enable"
            },
            {
                "name": "PLLSAI1N",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "SAI1PLL multiplication factor for\n              VCO"
            },
            {
                "name": "PLLSAI1M",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Division factor for PLLSAI1 input\n              clock"
            }
        ]
    },
    "1073877012": {
        "name": "PLLSAI2CFGR",
        "address": 1073877012,
        "size": 32,
        "access": "read-write",
        "desc": "PLLSAI2 configuration register",
        "fields": [
            {
                "name": "PLLSAI2PDIV",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "PLLSAI2 division factor for\n              PLLSAI2CLK"
            },
            {
                "name": "PLLSAI2R",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "PLLSAI2 division factor for PLLADC2CLK\n              (ADC clock)"
            },
            {
                "name": "PLLSAI2REN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLLSAI2 PLLADC2CLK output\n              enable"
            },
            {
                "name": "PLLSAI2Q",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "SAI2PLL PLLSAI2CLK output\n              enable"
            },
            {
                "name": "PLLSAI2QEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PLLSAI2 division factor for\n              PLLDISCLK"
            },
            {
                "name": "PLLSAI2P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SAI1PLL division factor for PLLSAI2CLK\n              (SAI1 or SAI2 clock)"
            },
            {
                "name": "PLLSAI2PEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SAI2PLL PLLSAI2CLK output\n              enable"
            },
            {
                "name": "PLLSAI2N",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "SAI2PLL multiplication factor for\n              VCO"
            },
            {
                "name": "PLLSAI2M",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Division factor for PLLSAI2 input\n              clock"
            }
        ]
    },
    "1073877016": {
        "name": "CIER",
        "address": 1073877016,
        "size": 32,
        "access": "read-write",
        "desc": "Clock interrupt enable\n          register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt enable"
            },
            {
                "name": "MSIRDYIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MSI ready interrupt enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt enable"
            },
            {
                "name": "PLLRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt enable"
            },
            {
                "name": "PLLSAI1RDYIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLLSAI1 ready interrupt\n              enable"
            },
            {
                "name": "PLLSAI2RDYIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLLSAI2 ready interrupt\n              enable"
            },
            {
                "name": "LSECSSIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system interrupt\n              enable"
            },
            {
                "name": "HSI48RDYIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt\n              enable"
            }
        ]
    },
    "1073877020": {
        "name": "CIFR",
        "address": 1073877020,
        "size": 32,
        "access": "read-only",
        "desc": "Clock interrupt flag register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt flag"
            },
            {
                "name": "MSIRDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MSI ready interrupt flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt flag"
            },
            {
                "name": "PLLRDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt flag"
            },
            {
                "name": "PLLSAI1RDYF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLLSAI1 ready interrupt\n              flag"
            },
            {
                "name": "PLLSAI2RDYF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLLSAI2 ready interrupt\n              flag"
            },
            {
                "name": "CSSF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              flag"
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              flag"
            },
            {
                "name": "HSI48RDYF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 ready interrupt flag"
            }
        ]
    },
    "1073877024": {
        "name": "CICR",
        "address": 1073877024,
        "size": 32,
        "access": "write-only",
        "desc": "Clock interrupt clear register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready interrupt clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready interrupt clear"
            },
            {
                "name": "MSIRDYC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MSI ready interrupt clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI ready interrupt clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE ready interrupt clear"
            },
            {
                "name": "PLLRDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL ready interrupt clear"
            },
            {
                "name": "PLLSAI1RDYC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLLSAI1 ready interrupt\n              clear"
            },
            {
                "name": "PLLSAI2RDYC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLLSAI2 ready interrupt\n              clear"
            },
            {
                "name": "CSSC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock security system interrupt\n              clear"
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE Clock security system interrupt\n              clear"
            },
            {
                "name": "HSI48RDYC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSI48 oscillator ready interrupt\n              clear"
            }
        ]
    },
    "1073877032": {
        "name": "AHB1RSTR",
        "address": 1073877032,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral reset register",
        "fields": [
            {
                "name": "DMA1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 reset"
            },
            {
                "name": "DMA2RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 reset"
            },
            {
                "name": "DMAMUX1RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMAMUXRST"
            },
            {
                "name": "FLASHRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface\n              reset"
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset"
            },
            {
                "name": "TSCRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Touch Sensing Controller\n              reset"
            },
            {
                "name": "DMA2DRST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA2D reset"
            }
        ]
    },
    "1073877036": {
        "name": "AHB2RSTR",
        "address": 1073877036,
        "size": 32,
        "access": "read-write",
        "desc": "AHB2 peripheral reset register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A reset"
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B reset"
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C reset"
            },
            {
                "name": "GPIODRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D reset"
            },
            {
                "name": "GPIOERST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E reset"
            },
            {
                "name": "GPIOFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F reset"
            },
            {
                "name": "GPIOGRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G reset"
            },
            {
                "name": "GPIOHRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H reset"
            },
            {
                "name": "GPIOIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IO port I reset"
            },
            {
                "name": "OTGFSRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB OTG FS reset"
            },
            {
                "name": "ADCRST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC reset"
            },
            {
                "name": "DCMIRST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Digital Camera Interface\n              reset"
            },
            {
                "name": "AESRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES hardware accelerator\n              reset"
            },
            {
                "name": "HASHRST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Hash reset"
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random number generator\n              reset"
            },
            {
                "name": "OSPIMRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OCTOSPI IO manager reset"
            },
            {
                "name": "SDMMC1RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDMMC1 reset"
            }
        ]
    },
    "1073877040": {
        "name": "AHB3RSTR",
        "address": 1073877040,
        "size": 32,
        "access": "read-write",
        "desc": "AHB3 peripheral reset register",
        "fields": [
            {
                "name": "FMCRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible memory controller\n              reset"
            },
            {
                "name": "OSPI2RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OctOSPI2 memory interface\n              reset"
            }
        ]
    },
    "1073877048": {
        "name": "APB1RSTR1",
        "address": 1073877048,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral reset register\n          1",
        "fields": [
            {
                "name": "LPTIM1RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low Power Timer 1 reset"
            },
            {
                "name": "OPAMPRST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "OPAMP interface reset"
            },
            {
                "name": "DAC1RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface reset"
            },
            {
                "name": "PWRRST",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface reset"
            },
            {
                "name": "CAN1RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CAN1 reset"
            },
            {
                "name": "CRSRST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CRS reset"
            },
            {
                "name": "I2C3RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset"
            },
            {
                "name": "UART5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 reset"
            },
            {
                "name": "UART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 reset"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 reset"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 reset"
            },
            {
                "name": "SPI3RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 reset"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer reset"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer reset"
            },
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer reset"
            },
            {
                "name": "TIM4RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM3 timer reset"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer reset"
            },
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer reset"
            }
        ]
    },
    "1073877052": {
        "name": "APB1RSTR2",
        "address": 1073877052,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral reset register\n          2",
        "fields": [
            {
                "name": "LPUART1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low-power UART 1 reset"
            },
            {
                "name": "I2C4RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 reset"
            },
            {
                "name": "LPTIM2RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Low-power timer 2 reset"
            }
        ]
    },
    "1073877056": {
        "name": "APB2RSTR",
        "address": 1073877056,
        "size": 32,
        "access": "read-write",
        "desc": "APB2 peripheral reset register",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "System configuration (SYSCFG)\n              reset"
            },
            {
                "name": "TIM1RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer reset"
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 reset"
            },
            {
                "name": "TIM8RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1 reset"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer reset"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer reset"
            },
            {
                "name": "SAI1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Serial audio interface 1 (SAI1)\n              reset"
            },
            {
                "name": "SAI2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Serial audio interface 2 (SAI2)\n              reset"
            },
            {
                "name": "DFSDM1RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Digital filters for sigma-delata\n              modulators (DFSDM) reset"
            },
            {
                "name": "LTDCRST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "LCD-TFT reset"
            },
            {
                "name": "DSIRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DSI reset"
            }
        ]
    },
    "1073877064": {
        "name": "AHB1ENR",
        "address": 1073877064,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral clock enable\n          register",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 clock enable"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 clock enable"
            },
            {
                "name": "DMAMUX1EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMAMUX clock enable"
            },
            {
                "name": "FLASHEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clock\n              enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable"
            },
            {
                "name": "TSCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Touch Sensing Controller clock\n              enable"
            },
            {
                "name": "DMA2DEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA2D clock enable"
            }
        ]
    },
    "1073877068": {
        "name": "AHB2ENR",
        "address": 1073877068,
        "size": 32,
        "access": "read-write",
        "desc": "AHB2 peripheral clock enable\n          register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clock enable"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clock enable"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clock enable"
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D clock enable"
            },
            {
                "name": "GPIOEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E clock enable"
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F clock enable"
            },
            {
                "name": "GPIOGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G clock enable"
            },
            {
                "name": "GPIOHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H clock enable"
            },
            {
                "name": "GPIOIEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IO port I clock enable"
            },
            {
                "name": "OTGFSEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OTG full speed clock\n              enable"
            },
            {
                "name": "ADCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC clock enable"
            },
            {
                "name": "DCMIEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DCMI clock enable"
            },
            {
                "name": "AESEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES accelerator clock\n              enable"
            },
            {
                "name": "HASHEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HASH clock enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random Number Generator clock\n              enable"
            },
            {
                "name": "OSPIMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OctoSPI IO manager clock\n              enable"
            },
            {
                "name": "SDMMC1EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDMMC1 clock enable"
            }
        ]
    },
    "1073877072": {
        "name": "AHB3ENR",
        "address": 1073877072,
        "size": 32,
        "access": "read-write",
        "desc": "AHB3 peripheral clock enable\n          register",
        "fields": [
            {
                "name": "FMCEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible memory controller clock\n              enable"
            },
            {
                "name": "OSPI2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OSPI2EN memory interface clock\n              enable"
            }
        ]
    },
    "1073877080": {
        "name": "APB1ENR1",
        "address": 1073877080,
        "size": 32,
        "access": "read-write",
        "desc": "APB1ENR1",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clock enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clock enable"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 timer clock enable"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer clock enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clock enable"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clock enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable"
            },
            {
                "name": "WWDGEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clock\n              enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clock enable"
            },
            {
                "name": "SP3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clock enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clock enable"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clock enable"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clock enable"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clock enable"
            },
            {
                "name": "I2C3EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 clock enable"
            },
            {
                "name": "CRSEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Clock Recovery System clock\n              enable"
            },
            {
                "name": "CAN1EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CAN1 clock enable"
            },
            {
                "name": "PWREN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clock\n              enable"
            },
            {
                "name": "DAC1EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface clock\n              enable"
            },
            {
                "name": "OPAMPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "OPAMP interface clock\n              enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low power timer 1 clock\n              enable"
            }
        ]
    },
    "1073877084": {
        "name": "APB1ENR2",
        "address": 1073877084,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral clock enable register\n          2",
        "fields": [
            {
                "name": "LPUART1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low power UART 1 clock\n              enable"
            },
            {
                "name": "I2C4EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 clock enable"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2EN"
            }
        ]
    },
    "1073877088": {
        "name": "APB2ENR",
        "address": 1073877088,
        "size": 32,
        "access": "read-write",
        "desc": "APB2ENR",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG clock enable"
            },
            {
                "name": "FWEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Firewall clock enable"
            },
            {
                "name": "TIM1EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clock enable"
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clock enable"
            },
            {
                "name": "TIM8EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer clock enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1clock enable"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clock enable"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clock enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer clock enable"
            },
            {
                "name": "SAI1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clock enable"
            },
            {
                "name": "SAI2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI2 clock enable"
            },
            {
                "name": "DFSDM1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DFSDM timer clock enable"
            },
            {
                "name": "LTDCEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "LCD-TFT clock enable"
            },
            {
                "name": "DSIEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DSI clock enable"
            }
        ]
    },
    "1073877096": {
        "name": "AHB1SMENR",
        "address": 1073877096,
        "size": 32,
        "access": "read-write",
        "desc": "AHB1 peripheral clocks enable in Sleep and\n          Stop modes register",
        "fields": [
            {
                "name": "DMA1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "DMA2SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "DMAMUX1SMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMAMUX clock enable during Sleep and\n              Stop modes"
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash memory interface clocks enable\n              during Sleep and Stop modes"
            },
            {
                "name": "SRAM1SMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM1 interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRCSMEN"
            },
            {
                "name": "TSCSMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Touch Sensing Controller clocks enable\n              during Sleep and Stop modes"
            },
            {
                "name": "DMA2DSMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA2D clock enable during Sleep and Stop\n              modes"
            }
        ]
    },
    "1073877100": {
        "name": "AHB2SMENR",
        "address": 1073877100,
        "size": 32,
        "access": "read-write",
        "desc": "AHB2 peripheral clocks enable in Sleep and\n          Stop modes register",
        "fields": [
            {
                "name": "GPIOASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IO port A clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOBSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IO port B clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOCSMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IO port C clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIODSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IO port D clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOESMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IO port E clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOFSMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IO port F clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOGSMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IO port G clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOHSMEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IO port H clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "GPIOISMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IO port I clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "SRAM2SMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM2 interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "SRAM3SMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM2 interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "OTGFSSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OTG full speed clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "ADCFSSMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADC clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "DCMISMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DCMI clock enable during Sleep and Stop\n              modes"
            },
            {
                "name": "AESSMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "AES accelerator clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "HASHSMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HASH clock enable during Sleep and Stop\n              modes"
            },
            {
                "name": "RNGSMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Random Number Generator clocks enable\n              during Sleep and Stop modes"
            },
            {
                "name": "OSPIMSMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OctoSPI IO manager clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "SDMMC1SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDMMC1 clocks enable during Sleep and\n              Stop modes"
            }
        ]
    },
    "1073877104": {
        "name": "AHB3SMENR",
        "address": 1073877104,
        "size": 32,
        "access": "read-write",
        "desc": "AHB3 peripheral clocks enable in Sleep and\n          Stop modes register",
        "fields": [
            {
                "name": "FMCSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flexible memory controller clocks enable\n              during Sleep and Stop modes"
            },
            {
                "name": "OCTOSPI2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OctoSPI2 memory interface clocks enable\n              during Sleep and Stop modes"
            }
        ]
    },
    "1073877112": {
        "name": "APB1SMENR1",
        "address": 1073877112,
        "size": 32,
        "access": "read-write",
        "desc": "APB1SMENR1",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM3SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM4SMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM5SMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM6SMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM7SMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "RTCAPBSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RTC APB clock enable during Sleep and\n              Stop modes"
            },
            {
                "name": "WWDGSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Window watchdog clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "SPI2SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "SP3SMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "USART2SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "USART3SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "UART4SMEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "UART5SMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "I2C3SMEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "CRSSMEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CRS clock enable during Sleep and Stop\n              modes"
            },
            {
                "name": "CAN1SMEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CAN1 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "PWRSMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Power interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "DAC1SMEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "OPAMPSMEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "OPAMP interface clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "LPTIM1SMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low power timer 1 clocks enable during\n              Sleep and Stop modes"
            }
        ]
    },
    "1073877116": {
        "name": "APB1SMENR2",
        "address": 1073877116,
        "size": 32,
        "access": "read-write",
        "desc": "APB1 peripheral clocks enable in Sleep and\n          Stop modes register 2",
        "fields": [
            {
                "name": "LPUART1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low power UART 1 clocks enable during\n              Sleep and Stop modes"
            },
            {
                "name": "I2C4SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C4 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "LPTIM2SMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPTIM2SMEN"
            }
        ]
    },
    "1073877120": {
        "name": "APB2SMENR",
        "address": 1073877120,
        "size": 32,
        "access": "read-write",
        "desc": "APB2SMENR",
        "fields": [
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYSCFG clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "TIM1SMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TIM1 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "SPI1SMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "TIM8SMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TIM8 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "USART1SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "USART1clocks enable during Sleep and\n              Stop modes"
            },
            {
                "name": "TIM15SMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "TIM17SMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "SAI1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI1 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "SAI2SMEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI2 clocks enable during Sleep and Stop\n              modes"
            },
            {
                "name": "DFSDM1SMEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DFSDM timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "LTDCSMEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "LCD-TFT timer clocks enable during Sleep\n              and Stop modes"
            },
            {
                "name": "DSISMEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DSI clocks enable during Sleep and Stop\n              modes"
            }
        ]
    },
    "1073877128": {
        "name": "CCIPR",
        "address": 1073877128,
        "size": 32,
        "access": "read-write",
        "desc": "CCIPR",
        "fields": [
            {
                "name": "ADCSEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ADCs clock source\n              selection"
            },
            {
                "name": "CLK48SEL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "48 MHz clock source\n              selection"
            },
            {
                "name": "SAI2SEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "SAI2 clock source\n              selection"
            },
            {
                "name": "SAI1SEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "SAI1 clock source\n              selection"
            },
            {
                "name": "LPTIM2SEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Low power timer 2 clock source\n              selection"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Low power timer 1 clock source\n              selection"
            },
            {
                "name": "I2C3SEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "I2C3 clock source\n              selection"
            },
            {
                "name": "I2C2SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "I2C2 clock source\n              selection"
            },
            {
                "name": "I2C1SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1 clock source\n              selection"
            },
            {
                "name": "LPUART1SEL",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "LPUART1 clock source\n              selection"
            },
            {
                "name": "UART5SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "UART5 clock source\n              selection"
            },
            {
                "name": "UART4SEL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "UART4 clock source\n              selection"
            },
            {
                "name": "USART3SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "USART3 clock source\n              selection"
            },
            {
                "name": "USART2SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "USART2 clock source\n              selection"
            },
            {
                "name": "USART1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "USART1 clock source\n              selection"
            }
        ]
    },
    "1073877136": {
        "name": "BDCR",
        "address": 1073877136,
        "size": 32,
        "access": "",
        "desc": "BDCR",
        "fields": [
            {
                "name": "LSCOSEL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Low speed clock output\n              selection"
            },
            {
                "name": "LSCOEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Low speed clock output\n              enable"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Backup domain software\n              reset"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LSECSSD"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LSECSSON"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "SE oscillator drive\n              capability"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready"
            },
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enable"
            }
        ]
    },
    "1073877140": {
        "name": "CSR",
        "address": 1073877140,
        "size": 32,
        "access": "",
        "desc": "CSR",
        "fields": [
            {
                "name": "LPWRSTF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Low-power reset flag"
            },
            {
                "name": "WWDGRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Window watchdog reset flag"
            },
            {
                "name": "IWDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Independent window watchdog reset\n              flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BOR flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Pin reset flag"
            },
            {
                "name": "OBLRSTF",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Option byte loader reset\n              flag"
            },
            {
                "name": "FWRSTF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Firewall reset flag"
            },
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flag"
            },
            {
                "name": "MSISRANGE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SI range after Standby\n              mode"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready"
            },
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable"
            }
        ]
    },
    "1073877144": {
        "name": "CRRCR",
        "address": 1073877144,
        "size": 32,
        "access": "",
        "desc": "Clock recovery RC register",
        "fields": [
            {
                "name": "HSI48ON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSI48 clock enable"
            },
            {
                "name": "HSI48RDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HSI48 clock ready flag"
            },
            {
                "name": "HSI48CAL",
                "bitOffset": 7,
                "bitWidth": 9,
                "desc": "HSI48 clock calibration"
            }
        ]
    },
    "1073877148": {
        "name": "CCIPR2",
        "address": 1073877148,
        "size": 32,
        "access": "read-write",
        "desc": "Peripherals independent clock configuration\n          register",
        "fields": [
            {
                "name": "I2C4SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "I2C4 clock source\n              selection"
            },
            {
                "name": "DFSDMSEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Digital filter for sigma delta modulator\n              kernel clock source selection"
            },
            {
                "name": "ADFSDMSEL",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Digital filter for sigma delta modulator\n              audio clock source selection"
            },
            {
                "name": "SAI1SEL",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "SAI1 clock source\n              selection"
            },
            {
                "name": "SAI2SEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "SAI2 clock source\n              selection"
            },
            {
                "name": "DSISEL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "clock selection"
            },
            {
                "name": "SDMMCSEL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SDMMC clock selection"
            },
            {
                "name": "PLLSAI2DIVR",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "division factor for LTDC\n              clock"
            },
            {
                "name": "OSPISEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Octospi clock source\n              selection"
            }
        ]
    },
    "1073770496": {
        "name": "PWR_CR1",
        "address": 1073770496,
        "size": 32,
        "access": "",
        "desc": "Power control register 1",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Low-power mode selection\nThese bits select the low-power mode entered when CPU enters the Deepsleep mode.\n1xx: Shutdown mode\nNote: If LPR bit is set, Stop 2 mode cannot be selected and Stop 1 mode shall be entered instead of Stop 2.\nNote: In Standby mode, SRAM2 can be preserved or not, depending on RRS bit configuration in PWR_CR3."
            },
            {
                "name": "RRSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SRAM3 retention in Stop 2 mode"
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write protection\nIn reset state, the RTC and backup registers are protected against parasitic write access. This bit must be set to enable write access to these registers."
            },
            {
                "name": "VOS",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Voltage scaling range selection"
            },
            {
                "name": "LPR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Low-power run\nWhen this bit is set, the regulator is switched from main mode (MR) to low-power mode (LPR).\nNote: Stop 2 mode cannot be entered when LPR bit is set. Stop 1 is entered instead."
            }
        ]
    },
    "1073770500": {
        "name": "PWR_CR2",
        "address": 1073770500,
        "size": 32,
        "access": "",
        "desc": "Power control register 2",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Power voltage detector enable\nNote: This bit is write-protected when the bit PVDL (PVD Lock) is set in the SYSCFG_CBR register.\nNote: This bit is reset only by a system reset."
            },
            {
                "name": "PLS",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "Power voltage detector level selection.\nThese bits select the voltage threshold detected by the power voltage detector:\nNote: These bits are write-protected when the bit PVDL (PVD Lock) is set in the SYSCFG_CBR register.\nNote: These bits are reset only by a system reset."
            },
            {
                "name": "PVME1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 1 enable: V<sub>DDUSB</sub> vs. 1.2V"
            },
            {
                "name": "PVME2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 2 enable: V<sub>DDIO2</sub> vs. 0.9V"
            },
            {
                "name": "PVME3",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 3 enable: V<sub>DDA</sub> vs. 1.62V"
            },
            {
                "name": "PVME4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring 4 enable: V<sub>DDA</sub> vs. 2.2V"
            },
            {
                "name": "IOSV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "V<sub>DDIO2</sub> Independent I/Os supply valid\nThis bit is used to validate the V<sub>DDIO2</sub> supply for electrical and logical isolation purpose.\nSetting this bit is mandatory to use PG[15:2]. If V<sub>DDIO2</sub> is not always present in the\napplication, the PVM can be used to determine whether this supply is ready or not."
            },
            {
                "name": "USV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "V<sub>DDUSB</sub> USB supply valid\nThis bit is used to validate the V<sub>DDUSB</sub> supply for electrical and logical isolation purpose.\nSetting this bit is mandatory to use the USB OTG_FS peripheral. If V<sub>DDUSB</sub> is not always\npresent in the application, the PVM can be used to determine whether this supply is ready or\nnot."
            }
        ]
    },
    "1073770504": {
        "name": "PWR_CR3",
        "address": 1073770504,
        "size": 32,
        "access": "",
        "desc": "Power control register 3",
        "fields": [
            {
                "name": "EWUP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP1\nWhen this bit is set, the external wakeup pin WKUP1 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP1 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP2\nWhen this bit is set, the external wakeup pin WKUP2 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP2 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP3\nWhen this bit is set, the external wakeup pin WKUP3 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP3 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP4\nWhen this bit is set, the external wakeup pin WKUP4 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs. The active edge is configured via the WP4 bit in the PWR_CR4 register."
            },
            {
                "name": "EWUP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable Wakeup pin WKUP5\nWhen this bit is set, the external wakeup pin WKUP5 is enabled and triggers a wakeup from Standby or Shutdown event when a rising or a falling edge occurs.The active edge is configured via the WP5 bit in the PWR_CR4 register."
            },
            {
                "name": "RRS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "SRAM2 retention in Standby mode\nFor STM32L4Rxxx and STM32L4Sxxx devices bit 9 is reserved\nFor STM32L4P5xx and STM32L4Q5xx devices:"
            },
            {
                "name": "APC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Apply pull-up and pull-down configuration\nWhen this bit is set, the I/O pull-up and pull-down configurations defined in the PWR_PUCRx\nand PWR_PDCRx registers are applied. When this bit is cleared, the PWR_PUCRx and\nPWR_PDCRx registers are not applied to the I/Os, instead the I/Os will be in floating mode during Standby or configured according GPIO controller GPIOx_PUPDR register during Run mode."
            },
            {
                "name": "ENULP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable ULP sampling\nWhen this bit is set, the BORL, BORH and PVD are periodically sampled instead continuous monitoring to reduce power consumption. Fast supply drop between two sample/compare phases is not detected in this mode. This bit has impact only on STOP2, Standby and shutdown low power modes.\nNote: Available on STM32L4P5xx andSTM32L4Q5xx only."
            },
            {
                "name": "DSIPDEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable Pull-down activation on DSI pins"
            },
            {
                "name": "EIWUL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable internal wakeup line"
            }
        ]
    },
    "1073770508": {
        "name": "PWR_CR4",
        "address": 1073770508,
        "size": 32,
        "access": "",
        "desc": "Power control register 4",
        "fields": [
            {
                "name": "WP1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP1 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP1"
            },
            {
                "name": "WP2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP2 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP2"
            },
            {
                "name": "WP3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP3 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP3"
            },
            {
                "name": "WP4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP4 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP4"
            },
            {
                "name": "WP5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUP5 polarity\nThis bit defines the polarity used for an event detection on external wake-up pin, WKUP5"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "V<sub>BAT</sub> battery charging enable"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "V<sub>BAT</sub> battery charging resistor selection"
            },
            {
                "name": "EXT_SMPS_ON",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "external SMPS on.\nThis bit informs the internal regulator about external SMPS switch status to decrease regulator\noutput to 0.95 V in Range 2, allowing the external SMPS output down to 1.00 V.\nNote: This bit is only available on STM32L4P5xx and STM32L4Q5xx devices."
            }
        ]
    },
    "1073770512": {
        "name": "PWR_SR1",
        "address": 1073770512,
        "size": 32,
        "access": "",
        "desc": "Power status register 1",
        "fields": [
            {
                "name": "WUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup flag 1\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP1. It is cleared by writing  1  in the CWUF1 bit of the PWR_SCR register."
            },
            {
                "name": "WUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup flag 2\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP2. It is cleared by writing  1  in the CWUF2 bit of the PWR_SCR register."
            },
            {
                "name": "WUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup flag 3\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP3. It is cleared by writing  1  in the CWUF3 bit of the PWR_SCR register."
            },
            {
                "name": "WUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup flag 4\nThis bit is set when a wakeup event is detected on wakeup pin,WKUP4. It is cleared by writing  1  in the CWUF4 bit of the PWR_SCR register."
            },
            {
                "name": "WUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup flag 5\nThis bit is set when a wakeup event is detected on wakeup pin, WKUP5. It is cleared by writing  1  in the CWUF5 bit of the PWR_SCR register."
            },
            {
                "name": "SBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Standby flag\nThis bit is set by hardware when the device enters the Standby mode and is cleared by setting the CSBF bit in the PWR_SCR register, or by a power-on reset. It is not cleared by the system reset."
            },
            {
                "name": "EXT_SMPS_RDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "External SMPS ready\nThis bit informs the state of regulator transition from Range 1 to Range 2\nNote: This bit is only available on STM32L4P5xx and STM32L4Q5xx devices."
            },
            {
                "name": "WUFI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wakeup flag internal\nThis bit is set when a wakeup is detected on the internal wakeup line. It is cleared when all internal wakeup sources are cleared."
            }
        ]
    },
    "1073770516": {
        "name": "PWR_SR2",
        "address": 1073770516,
        "size": 32,
        "access": "",
        "desc": "Power status register 2",
        "fields": [
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Low-power regulator started\nThis bit provides the information whether the low-power regulator is ready after a power-on\nreset or a Standby/Shutdown. If the Standby mode is entered while REGLPS bit is still cleared, the wakeup from Standby mode time may be increased."
            },
            {
                "name": "REGLPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Low-power regulator flag\nThis bit is set by hardware when the MCU is in Low-power run mode. When the MCU exits\nfrom the Low-power run mode, this bit remains at 1 until the regulator is ready in main mode. A polling on this bit must be done before increasing the product frequency.\nThis bit is cleared by hardware when the regulator is ready."
            },
            {
                "name": "VOSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Voltage scaling flag\nA delay is required for the internal regulator to be ready after the voltage scaling has been changed. VOSF indicates that the regulator reached the voltage level defined with VOS bits of the PWR_CR1 register."
            },
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Power voltage detector output"
            },
            {
                "name": "PVMO1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDUSB</sub> vs. 1.2 V\nNote: PVMO1 is cleared when PVM1 is disabled (PVME1 = 0). After enabling PVM1, the PVM1 output is valid after the PVM1 wakeup time."
            },
            {
                "name": "PVMO2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDIO2</sub> vs. 0.9 V\nNote: PVMO2 is cleared when PVM2 is disabled (PVME2 = 0). After enabling PVM2, the PVM2 output is valid after the PVM2 wakeup time."
            },
            {
                "name": "PVMO3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 1.62 V\nNote: PVMO3 is cleared when PVM3 is disabled (PVME3 = 0). After enabling PVM3, the PVM3 output is valid after the PVM3 wakeup time."
            },
            {
                "name": "PVMO4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitoring output: V<sub>DDA</sub> vs. 2.2 V\nNote: PVMO4 is cleared when PVM4 is disabled (PVME4 = 0). After enabling PVM4, the PVM4 output is valid after the PVM4 wakeup time."
            }
        ]
    },
    "1073770520": {
        "name": "PWR_SCR",
        "address": 1073770520,
        "size": 32,
        "access": "",
        "desc": "Power status clear register",
        "fields": [
            {
                "name": "CWUF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 1\nSetting this bit clears the WUF1 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 2\nSetting this bit clears the WUF2 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 3\nSetting this bit clears the WUF3 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 4\nSetting this bit clears the WUF4 flag in the PWR_SR1 register."
            },
            {
                "name": "CWUF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear wakeup flag 5\nSetting this bit clears the WUF5 flag in the PWR_SR1 register."
            },
            {
                "name": "CSBF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear standby flag\nSetting this bit clears the SBF flag in the PWR_SR1 register."
            }
        ]
    },
    "1073770528": {
        "name": "PWR_PUCRA",
        "address": 1073770528,
        "size": 32,
        "access": "",
        "desc": "Power Port A pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port A pull-up bit y (y=0...13)\nWhen set, this bit activates the pull-up on PA[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port A pull-up bit 15\nWhen set, this bit activates the pull-up on PA[15] when APC bit is set in PWR_CR3 register.\nIf the corresponding PD15 bit is also set, the pull-up is not activated and the pull-down is activated instead with highest priority."
            }
        ]
    },
    "1073770532": {
        "name": "PWR_PDCRA",
        "address": 1073770532,
        "size": 32,
        "access": "",
        "desc": "Power Port A pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port A pull-down bit y (y=0..12)\nWhen set, this bit activates the pull-down on PA[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port A pull-down bit 14\nWhen set, this bit activates the pull-down on PA[14] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770536": {
        "name": "PWR_PUCRB",
        "address": 1073770536,
        "size": 32,
        "access": "",
        "desc": "Power Port B pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PB[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770540": {
        "name": "PWR_PDCRB",
        "address": 1073770540,
        "size": 32,
        "access": "",
        "desc": "Power Port B pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=0..3)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port B pull-down bit y (y=5..15)\nWhen set, this bit activates the pull-down on PB[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770544": {
        "name": "PWR_PUCRC",
        "address": 1073770544,
        "size": 32,
        "access": "",
        "desc": "Power Port C pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PC[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770548": {
        "name": "PWR_PDCRC",
        "address": 1073770548,
        "size": 32,
        "access": "",
        "desc": "Power Port C pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port C pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PC[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770552": {
        "name": "PWR_PUCRD",
        "address": 1073770552,
        "size": 32,
        "access": "",
        "desc": "Power Port D pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PD[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770556": {
        "name": "PWR_PDCRD",
        "address": 1073770556,
        "size": 32,
        "access": "",
        "desc": "Power Port D pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port D pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PD[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770564": {
        "name": "PWR_PDCRE",
        "address": 1073770564,
        "size": 32,
        "access": "",
        "desc": "Power Port E pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port E pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PE[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770568": {
        "name": "PWR_PUCRF",
        "address": 1073770568,
        "size": 32,
        "access": "",
        "desc": "Power Port F pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port F pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PF[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770572": {
        "name": "PWR_PDCRF",
        "address": 1073770572,
        "size": 32,
        "access": "",
        "desc": "Power Port F pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port F pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PF[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770576": {
        "name": "PWR_PUCRG",
        "address": 1073770576,
        "size": 32,
        "access": "",
        "desc": "Power Port G pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port G pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PG[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770580": {
        "name": "PWR_PDCRG",
        "address": 1073770580,
        "size": 32,
        "access": "",
        "desc": "Power Port G pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port G pull-down bit y (y=0..15)\nWhen set, this bit activates the pull-down on PG[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770584": {
        "name": "PWR_PUCRH",
        "address": 1073770584,
        "size": 32,
        "access": "",
        "desc": "Power Port H pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port H pull-up bit y (y=0..15)\nWhen set, this bit activates the pull-up on PH[y] when APC bit is set in PWR_CR3 register.\nThe pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770588": {
        "name": "PWR_PDCRH",
        "address": 1073770588,
        "size": 32,
        "access": "",
        "desc": "Power Port H pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port H pull-down bit x (y =15...0)\nWhen set, this bit activates the pull-down on PH[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770592": {
        "name": "PWR_PUCRI",
        "address": 1073770592,
        "size": 32,
        "access": "",
        "desc": "Power Port I pull-up control register",
        "fields": [
            {
                "name": "PU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            },
            {
                "name": "PU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port I pull-up bit y (y=0..11)\nWhen set, this bit activates the pull-up on PI[y] when APC bit is set in PWR_CR3 register. The pull-up is not activated if the corresponding PDy bit is also set."
            }
        ]
    },
    "1073770596": {
        "name": "PWR_PDCRI",
        "address": 1073770596,
        "size": 32,
        "access": "",
        "desc": "Power Port I pull-down control register",
        "fields": [
            {
                "name": "PD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            },
            {
                "name": "PD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port I pull-down bit y (y=0..11)\nWhen set, this bit activates the pull-down on PI[y] when APC bit is set in PWR_CR3 register."
            }
        ]
    },
    "1073770624": {
        "name": "PWR_CR5",
        "address": 1073770624,
        "size": 32,
        "access": "",
        "desc": "PWR control register",
        "fields": [
            {
                "name": "R1MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Main regulator Range 1 mode\nThis bit is only valid for the main regulator in Range 1 and has no effect on Range 2. It is recommended to reset this bit when the system frequency is greater than 80 MHz. Refer to Table 28: Range 1 boost mode configuration."
            }
        ]
    },
    "1073807360": {
        "name": "MEMRMP",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "memory remap register",
        "fields": [
            {
                "name": "FB_MODE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash Bank mode selection"
            },
            {
                "name": "QFS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "QUADSPI memory mapping\n              swap"
            },
            {
                "name": "MEM_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Memory mapping selection"
            }
        ]
    },
    "1073807364": {
        "name": "CFGR1",
        "address": 1073807364,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register 1",
        "fields": [
            {
                "name": "FPU_IE",
                "bitOffset": 26,
                "bitWidth": 6,
                "desc": "Floating Point Unit interrupts enable\n              bits"
            },
            {
                "name": "I2C3_FMP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C3 Fast-mode Plus driving capability\n              activation"
            },
            {
                "name": "I2C2_FMP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C2 Fast-mode Plus driving capability\n              activation"
            },
            {
                "name": "I2C1_FMP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "I2C1 Fast-mode Plus driving capability\n              activation"
            },
            {
                "name": "I2C_PB9_FMP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Fast-mode Plus (Fm+) driving capability\n              activation on PB9"
            },
            {
                "name": "I2C_PB8_FMP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Fast-mode Plus (Fm+) driving capability\n              activation on PB8"
            },
            {
                "name": "I2C_PB7_FMP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Fast-mode Plus (Fm+) driving capability\n              activation on PB7"
            },
            {
                "name": "I2C_PB6_FMP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Fast-mode Plus (Fm+) driving capability\n              activation on PB6"
            },
            {
                "name": "BOOSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I/O analog switch voltage booster\n              enable"
            },
            {
                "name": "FWDIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Firewall disable"
            }
        ]
    },
    "1073807368": {
        "name": "EXTICR1",
        "address": 1073807368,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          1",
        "fields": [
            {
                "name": "EXTI3",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "EXTI 3 configuration bits"
            },
            {
                "name": "EXTI2",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "EXTI 2 configuration bits"
            },
            {
                "name": "EXTI1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "EXTI 1 configuration bits"
            },
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EXTI 0 configuration bits"
            }
        ]
    },
    "1073807372": {
        "name": "EXTICR2",
        "address": 1073807372,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          2",
        "fields": [
            {
                "name": "EXTI7",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "EXTI 7 configuration bits"
            },
            {
                "name": "EXTI6",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "EXTI 6 configuration bits"
            },
            {
                "name": "EXTI5",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "EXTI 5 configuration bits"
            },
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EXTI 4 configuration bits"
            }
        ]
    },
    "1073807376": {
        "name": "EXTICR3",
        "address": 1073807376,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          3",
        "fields": [
            {
                "name": "EXTI11",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "EXTI 11 configuration bits"
            },
            {
                "name": "EXTI10",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "EXTI 10 configuration bits"
            },
            {
                "name": "EXTI9",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "EXTI 9 configuration bits"
            },
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EXTI 8 configuration bits"
            }
        ]
    },
    "1073807380": {
        "name": "EXTICR4",
        "address": 1073807380,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          4",
        "fields": [
            {
                "name": "EXTI15",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "EXTI15 configuration bits"
            },
            {
                "name": "EXTI14",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "EXTI14 configuration bits"
            },
            {
                "name": "EXTI13",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "EXTI13 configuration bits"
            },
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "EXTI12 configuration bits"
            }
        ]
    },
    "1073807384": {
        "name": "SCSR",
        "address": 1073807384,
        "size": 32,
        "access": "",
        "desc": "SCSR",
        "fields": [
            {
                "name": "SRAM2BSY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM2 busy by erase\n              operation"
            },
            {
                "name": "SRAM2ER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SRAM2 Erase"
            }
        ]
    },
    "1073807388": {
        "name": "CFGR2",
        "address": 1073807388,
        "size": 32,
        "access": "",
        "desc": "CFGR2",
        "fields": [
            {
                "name": "SPF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRAM2 parity error flag"
            },
            {
                "name": "ECCL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC Lock"
            },
            {
                "name": "PVDL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PVD lock enable bit"
            },
            {
                "name": "SPL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SRAM2 parity lock bit"
            },
            {
                "name": "CLL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Cortex-M4 LOCKUP (Hardfault) output\n              enable bit"
            }
        ]
    },
    "1073807392": {
        "name": "SWPR",
        "address": 1073807392,
        "size": 32,
        "access": "write-only",
        "desc": "SWPR",
        "fields": [
            {
                "name": "P31WP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SRAM2 page 31 write\n              protection"
            },
            {
                "name": "P30WP",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "P30WP"
            },
            {
                "name": "P29WP",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "P29WP"
            },
            {
                "name": "P28WP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "P28WP"
            },
            {
                "name": "P27WP",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "P27WP"
            },
            {
                "name": "P26WP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "P26WP"
            },
            {
                "name": "P25WP",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "P25WP"
            },
            {
                "name": "P24WP",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "P24WP"
            },
            {
                "name": "P23WP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "P23WP"
            },
            {
                "name": "P22WP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "P22WP"
            },
            {
                "name": "P21WP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "P21WP"
            },
            {
                "name": "P20WP",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "P20WP"
            },
            {
                "name": "P19WP",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "P19WP"
            },
            {
                "name": "P18WP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "P18WP"
            },
            {
                "name": "P17WP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "P17WP"
            },
            {
                "name": "P16WP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "P16WP"
            },
            {
                "name": "P15WP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "P15WP"
            },
            {
                "name": "P14WP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "P14WP"
            },
            {
                "name": "P13WP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "P13WP"
            },
            {
                "name": "P12WP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "P12WP"
            },
            {
                "name": "P11WP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "P11WP"
            },
            {
                "name": "P10WP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "P10WP"
            },
            {
                "name": "P9WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "P9WP"
            },
            {
                "name": "P8WP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "P8WP"
            },
            {
                "name": "P7WP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "P7WP"
            },
            {
                "name": "P6WP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "P6WP"
            },
            {
                "name": "P5WP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "P5WP"
            },
            {
                "name": "P4WP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "P4WP"
            },
            {
                "name": "P3WP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "P3WP"
            },
            {
                "name": "P2WP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "P2WP"
            },
            {
                "name": "P1WP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "P1WP"
            },
            {
                "name": "P0WP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "P0WP"
            }
        ]
    },
    "1073807396": {
        "name": "SKR",
        "address": 1073807396,
        "size": 32,
        "access": "write-only",
        "desc": "SKR",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SRAM2 write protection key for software\n              erase"
            }
        ]
    },
    "1073831936": {
        "name": "CH0CFGR1",
        "address": 1073831936,
        "size": 32,
        "access": "read-write",
        "desc": "channel configuration y\n          register",
        "fields": [
            {
                "name": "DFSDMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DFSDMEN"
            },
            {
                "name": "CKOUTSRC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CKOUTSRC"
            },
            {
                "name": "CKOUTDIV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "CKOUTDIV"
            },
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073831940": {
        "name": "CH0CFGR2",
        "address": 1073831940,
        "size": 32,
        "access": "read-write",
        "desc": "channel configuration y\n          register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073831944": {
        "name": "CH0AWSCDR",
        "address": 1073831944,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog and short-circuit detector\n          register",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073831948": {
        "name": "CH0WDATR",
        "address": 1073831948,
        "size": 32,
        "access": "read-write",
        "desc": "channel watchdog filter data\n          register",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073831952": {
        "name": "CH0DATINR",
        "address": 1073831952,
        "size": 32,
        "access": "read-write",
        "desc": "channel data input register",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073831956": {
        "name": "CH0DLYR",
        "address": 1073831956,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073831968": {
        "name": "CH1CFGR1",
        "address": 1073831968,
        "size": 32,
        "access": "read-write",
        "desc": "CH1CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073831972": {
        "name": "CH1CFGR2",
        "address": 1073831972,
        "size": 32,
        "access": "read-write",
        "desc": "CH1CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073831976": {
        "name": "CH1AWSCDR",
        "address": 1073831976,
        "size": 32,
        "access": "read-write",
        "desc": "CH1AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073831980": {
        "name": "CH1WDATR",
        "address": 1073831980,
        "size": 32,
        "access": "read-write",
        "desc": "CH1WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073831984": {
        "name": "CH1DATINR",
        "address": 1073831984,
        "size": 32,
        "access": "read-write",
        "desc": "CH1DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073831988": {
        "name": "CH1DLYR",
        "address": 1073831988,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832000": {
        "name": "CH2CFGR1",
        "address": 1073832000,
        "size": 32,
        "access": "read-write",
        "desc": "CH2CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832004": {
        "name": "CH2CFGR2",
        "address": 1073832004,
        "size": 32,
        "access": "read-write",
        "desc": "CH2CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832008": {
        "name": "CH2AWSCDR",
        "address": 1073832008,
        "size": 32,
        "access": "read-write",
        "desc": "CH2AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832012": {
        "name": "CH2WDATR",
        "address": 1073832012,
        "size": 32,
        "access": "read-write",
        "desc": "CH2WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832016": {
        "name": "CH2DATINR",
        "address": 1073832016,
        "size": 32,
        "access": "read-write",
        "desc": "CH2DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832020": {
        "name": "CH2DLYR",
        "address": 1073832020,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832032": {
        "name": "CH3CFGR1",
        "address": 1073832032,
        "size": 32,
        "access": "read-write",
        "desc": "CH3CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832036": {
        "name": "CH3CFGR2",
        "address": 1073832036,
        "size": 32,
        "access": "read-write",
        "desc": "CH3CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832040": {
        "name": "CH3AWSCDR",
        "address": 1073832040,
        "size": 32,
        "access": "read-write",
        "desc": "CH3AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832044": {
        "name": "CH3WDATR",
        "address": 1073832044,
        "size": 32,
        "access": "read-write",
        "desc": "CH3WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832048": {
        "name": "CH3DATINR",
        "address": 1073832048,
        "size": 32,
        "access": "read-write",
        "desc": "CH3DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832052": {
        "name": "CH3DLYR",
        "address": 1073832052,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832064": {
        "name": "CH4CFGR1",
        "address": 1073832064,
        "size": 32,
        "access": "read-write",
        "desc": "CH4CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832068": {
        "name": "CH4CFGR2",
        "address": 1073832068,
        "size": 32,
        "access": "read-write",
        "desc": "CH4CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832072": {
        "name": "CH4AWSCDR",
        "address": 1073832072,
        "size": 32,
        "access": "read-write",
        "desc": "CH4AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832076": {
        "name": "CH4WDATR",
        "address": 1073832076,
        "size": 32,
        "access": "read-write",
        "desc": "CH4WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832080": {
        "name": "CH4DATINR",
        "address": 1073832080,
        "size": 32,
        "access": "read-write",
        "desc": "CH4DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832084": {
        "name": "CH4DLYR",
        "address": 1073832084,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832096": {
        "name": "CH5CFGR1",
        "address": 1073832096,
        "size": 32,
        "access": "read-write",
        "desc": "CH5CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832100": {
        "name": "CH5CFGR2",
        "address": 1073832100,
        "size": 32,
        "access": "read-write",
        "desc": "CH5CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832104": {
        "name": "CH5AWSCDR",
        "address": 1073832104,
        "size": 32,
        "access": "read-write",
        "desc": "CH5AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832108": {
        "name": "CH5WDATR",
        "address": 1073832108,
        "size": 32,
        "access": "read-write",
        "desc": "CH5WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832112": {
        "name": "CH5DATINR",
        "address": 1073832112,
        "size": 32,
        "access": "read-write",
        "desc": "CH5DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832116": {
        "name": "CH5DLYR",
        "address": 1073832116,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832128": {
        "name": "CH6CFGR1",
        "address": 1073832128,
        "size": 32,
        "access": "read-write",
        "desc": "CH6CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832132": {
        "name": "CH6CFGR2",
        "address": 1073832132,
        "size": 32,
        "access": "read-write",
        "desc": "CH6CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832136": {
        "name": "CH6AWSCDR",
        "address": 1073832136,
        "size": 32,
        "access": "read-write",
        "desc": "CH6AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832140": {
        "name": "CH6WDATR",
        "address": 1073832140,
        "size": 32,
        "access": "read-write",
        "desc": "CH6WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832144": {
        "name": "CH6DATINR",
        "address": 1073832144,
        "size": 32,
        "access": "read-write",
        "desc": "CH6DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832148": {
        "name": "CH6DLYR",
        "address": 1073832148,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832160": {
        "name": "CH7CFGR1",
        "address": 1073832160,
        "size": 32,
        "access": "read-write",
        "desc": "CH7CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073832164": {
        "name": "CH7CFGR2",
        "address": 1073832164,
        "size": 32,
        "access": "read-write",
        "desc": "CH7CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073832168": {
        "name": "CH7AWSCDR",
        "address": 1073832168,
        "size": 32,
        "access": "read-write",
        "desc": "CH7AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073832172": {
        "name": "CH7WDATR",
        "address": 1073832172,
        "size": 32,
        "access": "read-write",
        "desc": "CH7WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073832176": {
        "name": "CH7DATINR",
        "address": 1073832176,
        "size": 32,
        "access": "read-write",
        "desc": "CH7DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073832180": {
        "name": "CH7DLYR",
        "address": 1073832180,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073832192": {
        "name": "DFSDM_FLT0CR1",
        "address": 1073832192,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073832196": {
        "name": "DFSDM_FLT0CR2",
        "address": 1073832196,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073832200": {
        "name": "DFSDM_FLT0ISR",
        "address": 1073832200,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073832204": {
        "name": "DFSDM_FLT0ICR",
        "address": 1073832204,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073832208": {
        "name": "DFSDM_FLT0JCHGR",
        "address": 1073832208,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073832212": {
        "name": "DFSDM_FLT0FCR",
        "address": 1073832212,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073832216": {
        "name": "DFSDM_FLT0JDATAR",
        "address": 1073832216,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073832220": {
        "name": "DFSDM_FLT0RDATAR",
        "address": 1073832220,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073832224": {
        "name": "DFSDM_FLT0AWHTR",
        "address": 1073832224,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073832228": {
        "name": "DFSDM_FLT0AWLTR",
        "address": 1073832228,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073832232": {
        "name": "DFSDM_FLT0AWSR",
        "address": 1073832232,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832236": {
        "name": "DFSDM_FLT0AWCFR",
        "address": 1073832236,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832240": {
        "name": "DFSDM_FLT0EXMAX",
        "address": 1073832240,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073832244": {
        "name": "DFSDM_FLT0EXMIN",
        "address": 1073832244,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073832248": {
        "name": "DFSDM_FLT0CNVTIMR",
        "address": 1073832248,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073832320": {
        "name": "DFSDM_FLT1CR1",
        "address": 1073832320,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073832324": {
        "name": "DFSDM_FLT1CR2",
        "address": 1073832324,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073832328": {
        "name": "DFSDM_FLT1ISR",
        "address": 1073832328,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073832332": {
        "name": "DFSDM_FLT1ICR",
        "address": 1073832332,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073832336": {
        "name": "DFSDM_FLT1CHGR",
        "address": 1073832336,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073832340": {
        "name": "DFSDM_FLT1FCR",
        "address": 1073832340,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073832344": {
        "name": "DFSDM_FLT1JDATAR",
        "address": 1073832344,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073832348": {
        "name": "DFSDM_FLT1RDATAR",
        "address": 1073832348,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073832352": {
        "name": "DFSDM_FLT1AWHTR",
        "address": 1073832352,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073832356": {
        "name": "DFSDM_FLT1AWLTR",
        "address": 1073832356,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073832360": {
        "name": "DFSDM_FLT1AWSR",
        "address": 1073832360,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832364": {
        "name": "DFSDM_FLT1AWCFR",
        "address": 1073832364,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832368": {
        "name": "DFSDM_FLT1EXMAX",
        "address": 1073832368,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073832372": {
        "name": "DFSDM_FLT1EXMIN",
        "address": 1073832372,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073832376": {
        "name": "DFSDM_FLT1CNVTIMR",
        "address": 1073832376,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073832448": {
        "name": "DFSDM_FLT2CR1",
        "address": 1073832448,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073832452": {
        "name": "DFSDM_FLT2CR2",
        "address": 1073832452,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073832456": {
        "name": "DFSDM_FLT2ISR",
        "address": 1073832456,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073832460": {
        "name": "DFSDM_FLT2ICR",
        "address": 1073832460,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073832464": {
        "name": "DFSDM_FLT2JCHGR",
        "address": 1073832464,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073832468": {
        "name": "DFSDM_FLT2FCR",
        "address": 1073832468,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073832472": {
        "name": "DFSDM_FLT2JDATAR",
        "address": 1073832472,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073832476": {
        "name": "DFSDM_FLT2RDATAR",
        "address": 1073832476,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073832480": {
        "name": "DFSDM_FLT2AWHTR",
        "address": 1073832480,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073832484": {
        "name": "DFSDM_FLT2AWLTR",
        "address": 1073832484,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073832488": {
        "name": "DFSDM_FLT2AWSR",
        "address": 1073832488,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832492": {
        "name": "DFSDM_FLT2AWCFR",
        "address": 1073832492,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832496": {
        "name": "DFSDM_FLT2EXMAX",
        "address": 1073832496,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073832500": {
        "name": "DFSDM_FLT2EXMIN",
        "address": 1073832500,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073832504": {
        "name": "DFSDM_FLT2CNVTIMR",
        "address": 1073832504,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073832576": {
        "name": "DFSDM_FLT3CR1",
        "address": 1073832576,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073832580": {
        "name": "DFSDM_FLT3CR2",
        "address": 1073832580,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073832584": {
        "name": "DFSDM_FLT3ISR",
        "address": 1073832584,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073832588": {
        "name": "DFSDM_FLT3ICR",
        "address": 1073832588,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073832592": {
        "name": "DFSDM_FLT3JCHGR",
        "address": 1073832592,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073832596": {
        "name": "DFSDM_FLT3FCR",
        "address": 1073832596,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073832600": {
        "name": "DFSDM_FLT3JDATAR",
        "address": 1073832600,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073832604": {
        "name": "DFSDM_FLT3RDATAR",
        "address": 1073832604,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073832608": {
        "name": "DFSDM_FLT3AWHTR",
        "address": 1073832608,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073832612": {
        "name": "DFSDM_FLT3AWLTR",
        "address": 1073832612,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073832616": {
        "name": "DFSDM_FLT3AWSR",
        "address": 1073832616,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832620": {
        "name": "DFSDM_FLT3AWCFR",
        "address": 1073832620,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073832624": {
        "name": "DFSDM_FLT3EXMAX",
        "address": 1073832624,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073832628": {
        "name": "DFSDM_FLT3EXMIN",
        "address": 1073832628,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073832632": {
        "name": "DFSDM_FLT3CNVTIMR",
        "address": 1073832632,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1342570496": {
        "name": "CR",
        "address": 1342570496,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable DMA management of data output\n              phase"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Enable DMA management of data input\n              phase"
            },
            {
                "name": "ERRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "CCFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CCF flag interrupt enable"
            },
            {
                "name": "ERRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Error clear"
            },
            {
                "name": "CCFC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Computation Complete Flag\n              Clear"
            },
            {
                "name": "CHMOD",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "AES chaining mode"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "AES operating mode"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data type selection (for data in and\n              data out to/from the cryptographic\n              block)"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES enable"
            }
        ]
    },
    "1342570500": {
        "name": "SR",
        "address": 1342570500,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "WRERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Write error flag"
            },
            {
                "name": "RDERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Read error flag"
            },
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Computation complete flag"
            }
        ]
    },
    "1342570504": {
        "name": "DINR",
        "address": 1342570504,
        "size": 32,
        "access": "read-write",
        "desc": "data input register",
        "fields": [
            {
                "name": "AES_DINR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Input Register"
            }
        ]
    },
    "1342570508": {
        "name": "DOUTR",
        "address": 1342570508,
        "size": 32,
        "access": "read-only",
        "desc": "data output register",
        "fields": [
            {
                "name": "AES_DOUTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output register"
            }
        ]
    },
    "1342570512": {
        "name": "KEYR0",
        "address": 1342570512,
        "size": 32,
        "access": "read-write",
        "desc": "key register 0",
        "fields": [
            {
                "name": "AES_KEYR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Output Register (LSB key\n              [31:0])"
            }
        ]
    },
    "1342570516": {
        "name": "KEYR1",
        "address": 1342570516,
        "size": 32,
        "access": "read-write",
        "desc": "key register 1",
        "fields": [
            {
                "name": "AES_KEYR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key\n              [63:32])"
            }
        ]
    },
    "1342570520": {
        "name": "KEYR2",
        "address": 1342570520,
        "size": 32,
        "access": "read-write",
        "desc": "key register 2",
        "fields": [
            {
                "name": "AES_KEYR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (key\n              [95:64])"
            }
        ]
    },
    "1342570524": {
        "name": "KEYR3",
        "address": 1342570524,
        "size": 32,
        "access": "read-write",
        "desc": "key register 3",
        "fields": [
            {
                "name": "AES_KEYR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AES key register (MSB key\n              [127:96])"
            }
        ]
    },
    "1342570528": {
        "name": "IVR0",
        "address": 1342570528,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          0",
        "fields": [
            {
                "name": "AES_IVR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "initialization vector register (LSB IVR\n              [31:0])"
            }
        ]
    },
    "1342570532": {
        "name": "IVR1",
        "address": 1342570532,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          1",
        "fields": [
            {
                "name": "AES_IVR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR\n              [63:32])"
            }
        ]
    },
    "1342570536": {
        "name": "IVR2",
        "address": 1342570536,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          2",
        "fields": [
            {
                "name": "AES_IVR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (IVR\n              [95:64])"
            }
        ]
    },
    "1342570540": {
        "name": "IVR3",
        "address": 1342570540,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register\n          3",
        "fields": [
            {
                "name": "AES_IVR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Initialization Vector Register (MSB IVR\n              [127:96])"
            }
        ]
    },
    "1342439424": {
        "name": "ISR",
        "address": 1342439424,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVF"
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3"
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2"
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOS"
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOC"
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVR"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS"
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOC"
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMP"
            },
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDY"
            }
        ]
    },
    "1342439428": {
        "name": "IER",
        "address": 1342439428,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVFIE"
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3IE"
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2IE"
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1IE"
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOSIE"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOCIE"
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVRIE"
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOSIE"
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOCIE"
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMPIE"
            },
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADRDYIE"
            }
        ]
    },
    "1342439432": {
        "name": "CR",
        "address": 1342439432,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADCAL"
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "ADCALDIF"
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DEEPPWD"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADVREGEN"
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JADSTP"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADSTP"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JADSTART"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADSTART"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADDIS"
            },
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADEN"
            }
        ]
    },
    "1342439436": {
        "name": "CFGR",
        "address": 1342439436,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected Queue disable"
            },
            {
                "name": "AWDCH1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "AWDCH1CH"
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "JAUTO"
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "JAWD1EN"
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "AWD1EN"
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AWD1SGL"
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JQM"
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "JDISCEN"
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "DISCNUM"
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DISCEN"
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AUTDLY"
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CONT"
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRMOD"
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "EXTEN"
            },
            {
                "name": "EXTSEL3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EXTSEL3"
            },
            {
                "name": "EXTSEL2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EXTSEL2"
            },
            {
                "name": "EXTSEL1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EXTSEL1"
            },
            {
                "name": "EXTSEL0",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EXTSEL0"
            },
            {
                "name": "ALIGN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ALIGN"
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "RES"
            },
            {
                "name": "DFSDMCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DFSDM mode configuration"
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342439440": {
        "name": "CFGR2",
        "address": 1342439440,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Regular Oversampling mode"
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular\n              Oversampling"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "ALIGN"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "RES"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMACFG"
            },
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMAEN"
            }
        ]
    },
    "1342439444": {
        "name": "SMPR1",
        "address": 1342439444,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 1",
        "fields": [
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "SMP9"
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP8"
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP7"
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP6"
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP5"
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP4"
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP3"
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP2"
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP1"
            },
            {
                "name": "SMPPLUS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Addition of one clock cycle to the\n              sampling time"
            },
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP0"
            }
        ]
    },
    "1342439448": {
        "name": "SMPR2",
        "address": 1342439448,
        "size": 32,
        "access": "read-write",
        "desc": "sample time register 2",
        "fields": [
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SMP18"
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SMP17"
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "SMP16"
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "SMP15"
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SMP14"
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "SMP13"
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "SMP12"
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "SMP11"
            },
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMP10"
            }
        ]
    },
    "1342439456": {
        "name": "TR1",
        "address": 1342439456,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 1",
        "fields": [
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "HT1"
            },
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "LT1"
            }
        ]
    },
    "1342439460": {
        "name": "TR2",
        "address": 1342439460,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register",
        "fields": [
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT2"
            },
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT2"
            }
        ]
    },
    "1342439464": {
        "name": "TR3",
        "address": 1342439464,
        "size": 32,
        "access": "read-write",
        "desc": "watchdog threshold register 3",
        "fields": [
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "HT3"
            },
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LT3"
            }
        ]
    },
    "1342439472": {
        "name": "SQR1",
        "address": 1342439472,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 1",
        "fields": [
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ4"
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ3"
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ2"
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ1"
            },
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence\n              length"
            }
        ]
    },
    "1342439476": {
        "name": "SQR2",
        "address": 1342439476,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 2",
        "fields": [
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ9"
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ8"
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ7"
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ6"
            },
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ5"
            }
        ]
    },
    "1342439480": {
        "name": "SQR3",
        "address": 1342439480,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 3",
        "fields": [
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "SQ14"
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "SQ13"
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "SQ12"
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ11"
            },
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ10"
            }
        ]
    },
    "1342439484": {
        "name": "SQR4",
        "address": 1342439484,
        "size": 32,
        "access": "read-write",
        "desc": "regular sequence register 4",
        "fields": [
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "SQ16"
            },
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "SQ15"
            }
        ]
    },
    "1342439488": {
        "name": "DR",
        "address": 1342439488,
        "size": 32,
        "access": "read-only",
        "desc": "regular Data Register",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular Data converted"
            }
        ]
    },
    "1342439500": {
        "name": "JSQR",
        "address": 1342439500,
        "size": 32,
        "access": "read-write",
        "desc": "injected sequence register",
        "fields": [
            {
                "name": "JSQ4",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "JSQ4"
            },
            {
                "name": "JSQ3",
                "bitOffset": 20,
                "bitWidth": 5,
                "desc": "JSQ3"
            },
            {
                "name": "JSQ2",
                "bitOffset": 14,
                "bitWidth": 5,
                "desc": "JSQ2"
            },
            {
                "name": "JSQ1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "JSQ1"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "JEXTEN"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "JEXTSEL"
            },
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "JL"
            }
        ]
    },
    "1342439520": {
        "name": "OFR1",
        "address": 1342439520,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 1",
        "fields": [
            {
                "name": "OFFSET1_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET1_EN"
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET1_CH"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET1"
            }
        ]
    },
    "1342439524": {
        "name": "OFR2",
        "address": 1342439524,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 2",
        "fields": [
            {
                "name": "OFFSET2_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET2_EN"
            },
            {
                "name": "OFFSET2_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET2_CH"
            },
            {
                "name": "OFFSET2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET2"
            }
        ]
    },
    "1342439528": {
        "name": "OFR3",
        "address": 1342439528,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 3",
        "fields": [
            {
                "name": "OFFSET3_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET3_EN"
            },
            {
                "name": "OFFSET3_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET3_CH"
            },
            {
                "name": "OFFSET3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET3"
            }
        ]
    },
    "1342439532": {
        "name": "OFR4",
        "address": 1342439532,
        "size": 32,
        "access": "read-write",
        "desc": "offset register 4",
        "fields": [
            {
                "name": "OFFSET4_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "OFFSET4_EN"
            },
            {
                "name": "OFFSET4_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "OFFSET4_CH"
            },
            {
                "name": "OFFSET4",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "OFFSET4"
            }
        ]
    },
    "1342439552": {
        "name": "JDR1",
        "address": 1342439552,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 1",
        "fields": [
            {
                "name": "JDATA1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA1"
            }
        ]
    },
    "1342439556": {
        "name": "JDR2",
        "address": 1342439556,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 2",
        "fields": [
            {
                "name": "JDATA2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA2"
            }
        ]
    },
    "1342439560": {
        "name": "JDR3",
        "address": 1342439560,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 3",
        "fields": [
            {
                "name": "JDATA3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA3"
            }
        ]
    },
    "1342439564": {
        "name": "JDR4",
        "address": 1342439564,
        "size": 32,
        "access": "read-only",
        "desc": "injected data register 4",
        "fields": [
            {
                "name": "JDATA4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "JDATA4"
            }
        ]
    },
    "1342439584": {
        "name": "AWD2CR",
        "address": 1342439584,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 2 Configuration\n          Register",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "AWD2CH"
            }
        ]
    },
    "1342439588": {
        "name": "AWD3CR",
        "address": 1342439588,
        "size": 32,
        "access": "read-write",
        "desc": "Analog Watchdog 3 Configuration\n          Register",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "AWD3CH"
            }
        ]
    },
    "1342439600": {
        "name": "DIFSEL",
        "address": 1342439600,
        "size": 32,
        "access": "",
        "desc": "Differential Mode Selection Register\n          2",
        "fields": [
            {
                "name": "DIFSEL_1_15",
                "bitOffset": 1,
                "bitWidth": 15,
                "desc": "Differential mode for channels 15 to\n              1"
            },
            {
                "name": "DIFSEL_16_18",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Differential mode for channels 18 to\n              16"
            }
        ]
    },
    "1342439604": {
        "name": "CALFACT",
        "address": 1342439604,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Factors",
        "fields": [
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "CALFACT_D"
            },
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "CALFACT_S"
            }
        ]
    },
    "1342440192": {
        "name": "CSR",
        "address": 1342440192,
        "size": 32,
        "access": "read-only",
        "desc": "ADC Common status register",
        "fields": [
            {
                "name": "ADDRDY_MST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADDRDY_MST"
            },
            {
                "name": "EOSMP_MST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EOSMP_MST"
            },
            {
                "name": "EOC_MST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EOC_MST"
            },
            {
                "name": "EOS_MST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_MST"
            },
            {
                "name": "OVR_MST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OVR_MST"
            },
            {
                "name": "JEOC_MST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "JEOC_MST"
            },
            {
                "name": "JEOS_MST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "JEOS_MST"
            },
            {
                "name": "AWD1_MST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AWD1_MST"
            },
            {
                "name": "AWD2_MST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "AWD2_MST"
            },
            {
                "name": "AWD3_MST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "AWD3_MST"
            },
            {
                "name": "JQOVF_MST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "JQOVF_MST"
            },
            {
                "name": "ADRDY_SLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ADRDY_SLV"
            },
            {
                "name": "EOSMP_SLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "EOSMP_SLV"
            },
            {
                "name": "EOC_SLV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "End of regular conversion of the slave\n              ADC"
            },
            {
                "name": "EOS_SLV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the\n              slave ADC"
            },
            {
                "name": "OVR_SLV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Overrun flag of the slave\n              ADC"
            },
            {
                "name": "JEOC_SLV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the\n              slave ADC"
            },
            {
                "name": "JEOS_SLV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the\n              slave ADC"
            },
            {
                "name": "AWD1_SLV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the slave\n              ADC"
            },
            {
                "name": "AWD2_SLV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the slave\n              ADC"
            },
            {
                "name": "AWD3_SLV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the slave\n              ADC"
            },
            {
                "name": "JQOVF_SLV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of\n              the slave ADC"
            }
        ]
    },
    "1342440200": {
        "name": "CCR",
        "address": 1342440200,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "DUAL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Dual ADC mode selection"
            },
            {
                "name": "DELAY",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Delay between 2 sampling\n              phases"
            },
            {
                "name": "DMACFG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA configuration (for multi-ADC\n              mode)"
            },
            {
                "name": "MDMA",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Direct memory access mode for multi ADC\n              mode"
            },
            {
                "name": "CKMODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC clock mode"
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable"
            },
            {
                "name": "CH17SEL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CH17 selection"
            },
            {
                "name": "CH18SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CH18 selection"
            },
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler"
            }
        ]
    },
    "1342440204": {
        "name": "CDR",
        "address": 1342440204,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common regular data register for dual\n          and triple modes",
        "fields": [
            {
                "name": "RDATA_SLV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Regular data of the slave\n              ADC"
            },
            {
                "name": "RDATA_MST",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data of the master\n              ADC"
            }
        ]
    },
    "1207959552": {
        "name": "MODER",
        "address": 1207959552,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207959556": {
        "name": "OTYPER",
        "address": 1207959556,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207959560": {
        "name": "OSPEEDR",
        "address": 1207959560,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207959564": {
        "name": "PUPDR",
        "address": 1207959564,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207959568": {
        "name": "IDR",
        "address": 1207959568,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1207959572": {
        "name": "ODR",
        "address": 1207959572,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1207959576": {
        "name": "BSRR",
        "address": 1207959576,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1207959580": {
        "name": "LCKR",
        "address": 1207959580,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1207959584": {
        "name": "AFRL",
        "address": 1207959584,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1207959588": {
        "name": "AFRH",
        "address": 1207959588,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1207959592": {
        "name": "BRR",
        "address": 1207959592,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1207960576": {
        "name": "MODER",
        "address": 1207960576,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207960580": {
        "name": "OTYPER",
        "address": 1207960580,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207960584": {
        "name": "OSPEEDR",
        "address": 1207960584,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207960588": {
        "name": "PUPDR",
        "address": 1207960588,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207960592": {
        "name": "IDR",
        "address": 1207960592,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1207960596": {
        "name": "ODR",
        "address": 1207960596,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1207960600": {
        "name": "BSRR",
        "address": 1207960600,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1207960604": {
        "name": "LCKR",
        "address": 1207960604,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1207960608": {
        "name": "AFRL",
        "address": 1207960608,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1207960612": {
        "name": "AFRH",
        "address": 1207960612,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1207960616": {
        "name": "BRR",
        "address": 1207960616,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1207961600": {
        "name": "MODER",
        "address": 1207961600,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207961604": {
        "name": "OTYPER",
        "address": 1207961604,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207961608": {
        "name": "OSPEEDR",
        "address": 1207961608,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207961612": {
        "name": "PUPDR",
        "address": 1207961612,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207961616": {
        "name": "IDR",
        "address": 1207961616,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1207961620": {
        "name": "ODR",
        "address": 1207961620,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1207961624": {
        "name": "BSRR",
        "address": 1207961624,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1207961628": {
        "name": "LCKR",
        "address": 1207961628,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1207961632": {
        "name": "AFRL",
        "address": 1207961632,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1207961636": {
        "name": "AFRH",
        "address": 1207961636,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1207961640": {
        "name": "BRR",
        "address": 1207961640,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1207967744": {
        "name": "MODER",
        "address": 1207967744,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODER15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "MODER0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207967748": {
        "name": "OTYPER",
        "address": 1207967748,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207967752": {
        "name": "OSPEEDR",
        "address": 1207967752,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEEDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "OSPEEDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207967756": {
        "name": "PUPDR",
        "address": 1207967756,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPDR15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            },
            {
                "name": "PUPDR0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Port x configuration bits (y =\n              0..15)"
            }
        ]
    },
    "1207967760": {
        "name": "IDR",
        "address": 1207967760,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "IDR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            },
            {
                "name": "IDR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data (y =\n              0..15)"
            }
        ]
    },
    "1207967764": {
        "name": "ODR",
        "address": 1207967764,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "ODR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            },
            {
                "name": "ODR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data (y =\n              0..15)"
            }
        ]
    },
    "1207967768": {
        "name": "BSRR",
        "address": 1207967768,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y =\n              0..15)"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            },
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y=\n              0..15)"
            }
        ]
    },
    "1207967772": {
        "name": "LCKR",
        "address": 1207967772,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port configuration lock\n          register",
        "fields": [
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            },
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y=\n              0..15)"
            }
        ]
    },
    "1207967776": {
        "name": "AFRL",
        "address": 1207967776,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFRL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            },
            {
                "name": "AFRL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 0..7)"
            }
        ]
    },
    "1207967780": {
        "name": "AFRH",
        "address": 1207967780,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFRH15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            },
            {
                "name": "AFRH8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Alternate function selection for port x\n              bit y (y = 8..15)"
            }
        ]
    },
    "1207967784": {
        "name": "BRR",
        "address": 1207967784,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit reset register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port Reset bit"
            }
        ]
    },
    "1073828900": {
        "name": "BCR1",
        "address": 1073828900,
        "size": 32,
        "access": "read-write",
        "desc": "BConfiguration register 1",
        "fields": [
            {
                "name": "MCJDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master clock divider"
            },
            {
                "name": "NODIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "SAIBEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block B enable"
            },
            {
                "name": "OutDri",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive"
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode"
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable"
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit\n              first"
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration"
            },
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Audio block mode"
            }
        ]
    },
    "1073828904": {
        "name": "BCR2",
        "address": 1073828904,
        "size": 32,
        "access": "read-write",
        "desc": "BConfiguration register 2",
        "fields": [
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode"
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit"
            },
            {
                "name": "MUTECN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter"
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value"
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute"
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data\n              line"
            },
            {
                "name": "FFLUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold"
            }
        ]
    },
    "1073828908": {
        "name": "BFRCR",
        "address": 1073828908,
        "size": 32,
        "access": "read-write",
        "desc": "BFRCR",
        "fields": [
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              offset"
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              polarity"
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              definition"
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level\n              length"
            },
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length"
            }
        ]
    },
    "1073828912": {
        "name": "BSLOTR",
        "address": 1073828912,
        "size": 32,
        "access": "read-write",
        "desc": "BSlot register",
        "fields": [
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable"
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio\n              frame"
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size"
            },
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset"
            }
        ]
    },
    "1073828916": {
        "name": "BIM",
        "address": 1073828916,
        "size": 32,
        "access": "read-write",
        "desc": "BInterrupt mask register2",
        "fields": [
            {
                "name": "LFSDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection\n              interrupt enable"
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection interrupt enable"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt\n              enable"
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt\n              enable"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt\n              enable"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt\n              enable"
            },
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt\n              enable"
            }
        ]
    },
    "1073828920": {
        "name": "BSR",
        "address": 1073828920,
        "size": 32,
        "access": "read-only",
        "desc": "BStatus register",
        "fields": [
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold"
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization\n              detection"
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready"
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration\n              flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun"
            }
        ]
    },
    "1073828924": {
        "name": "BCLRFR",
        "address": 1073828924,
        "size": 32,
        "access": "write-only",
        "desc": "BClear flag register",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization\n              detection flag"
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization\n              detection flag"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear codec not ready flag"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration\n              flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun"
            }
        ]
    },
    "1073828928": {
        "name": "BDR",
        "address": 1073828928,
        "size": 32,
        "access": "read-write",
        "desc": "BData register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "1073828868": {
        "name": "ACR1",
        "address": 1073828868,
        "size": 32,
        "access": "read-write",
        "desc": "AConfiguration register 1",
        "fields": [
            {
                "name": "MCJDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master clock divider"
            },
            {
                "name": "NODIV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "SAIAEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block A enable"
            },
            {
                "name": "OutDri",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive"
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode"
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable"
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit\n              first"
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration"
            },
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Audio block mode"
            }
        ]
    },
    "1073828872": {
        "name": "ACR2",
        "address": 1073828872,
        "size": 32,
        "access": "read-write",
        "desc": "AConfiguration register 2",
        "fields": [
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode"
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit"
            },
            {
                "name": "MUTECN",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter"
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value"
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute"
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data\n              line"
            },
            {
                "name": "FFLUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold"
            }
        ]
    },
    "1073828876": {
        "name": "AFRCR",
        "address": 1073828876,
        "size": 32,
        "access": "read-write",
        "desc": "AFRCR",
        "fields": [
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              offset"
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              polarity"
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization\n              definition"
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level\n              length"
            },
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length"
            }
        ]
    },
    "1073828880": {
        "name": "ASLOTR",
        "address": 1073828880,
        "size": 32,
        "access": "read-write",
        "desc": "ASlot register",
        "fields": [
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable"
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio\n              frame"
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size"
            },
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset"
            }
        ]
    },
    "1073828884": {
        "name": "AIM",
        "address": 1073828884,
        "size": 32,
        "access": "read-write",
        "desc": "AInterrupt mask register2",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection\n              interrupt enable"
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection interrupt enable"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt\n              enable"
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt\n              enable"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt\n              enable"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt\n              enable"
            },
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt\n              enable"
            }
        ]
    },
    "1073828888": {
        "name": "ASR",
        "address": 1073828888,
        "size": 32,
        "access": "read-write",
        "desc": "AStatus register",
        "fields": [
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold"
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization\n              detection"
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready"
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration flag. This bit\n              is read only"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun"
            }
        ]
    },
    "1073828892": {
        "name": "ACLRFR",
        "address": 1073828892,
        "size": 32,
        "access": "read-write",
        "desc": "AClear flag register",
        "fields": [
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization\n              detection flag"
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization\n              detection flag"
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear codec not ready flag"
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration\n              flag"
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag"
            },
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun"
            }
        ]
    },
    "1073828896": {
        "name": "ADR",
        "address": 1073828896,
        "size": 32,
        "access": "read-write",
        "desc": "AData register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "1073818624": {
        "name": "TIM1_CR1",
        "address": 1073818624,
        "size": 22,
        "access": "",
        "desc": "TIM1 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: Switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1) is not allowed"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (ETR, TIx):\nNote: t<sub>DTS</sub> = 1/f<sub>DTS</sub>, t<sub>CK_INT</sub> = 1/f<sub>CK_INT</sub>."
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073818628": {
        "name": "TIM1_CR2",
        "address": 1073818628,
        "size": 32,
        "access": "",
        "desc": "TIM1 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits allow selected information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4 (OC4 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5 (OC5 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6 (OC6 output)\nRefer to OIS1 bit"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\nThese bits allow the information to be sent to ADC for synchronization (TRGO2) to be selected. The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            }
        ]
    },
    "1073818632": {
        "name": "TIM1_SMCR",
        "address": 1073818632,
        "size": 32,
        "access": "",
        "desc": "TIM1 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nCodes above 1000: Reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 167: TIMxTIM1 internal trigger connection on page 777 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of f<sub>CK_INT</sub> frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nIt is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073818636": {
        "name": "TIM1_DIER",
        "address": 1073818636,
        "size": 22,
        "access": "",
        "desc": "TIM1 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073818640": {
        "name": "TIM1_SR",
        "address": 1073818640,
        "size": 32,
        "access": "",
        "desc": "TIM1 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to Section 24.4.3: TIMx slave mode control register (TIM1_SMCRTIMx_SMCR)(x = 1, 8)), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when he content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\nThis flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt flag\nThis flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active.\nThis flag must be reset to re-start PWM operation."
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\nRefer to CC1IF description (Note: Channel 5 can only be configured as output)"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\nRefer to CC1IF description (Note: Channel 6 can only be configured as output)"
            }
        ]
    },
    "1073818644": {
        "name": "TIM1_EGR",
        "address": 1073818644,
        "size": 22,
        "access": "",
        "desc": "TIM1 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware\nNote: This bit acts only on channels having a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073818648": {
        "name": "TIM1_CCMR1",
        "address": 1073818648,
        "size": 32,
        "access": "",
        "desc": "TIM1 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073818652": {
        "name": "TIM1_CCMR2",
        "address": 1073818652,
        "size": 32,
        "access": "",
        "desc": "TIM1 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter\nRefer to IC1F[3:0] description."
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073818656": {
        "name": "TIM1_CCER",
        "address": 1073818656,
        "size": 32,
        "access": "",
        "desc": "TIM1 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 169 for details.\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThe configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable\nOn channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output polarity\nRefer to CC1P description"
            }
        ]
    },
    "1073818660": {
        "name": "TIM1_CNT",
        "address": 1073818660,
        "size": 32,
        "access": "",
        "desc": "TIM1 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0."
            }
        ]
    },
    "1073818664": {
        "name": "TIM1_PSC",
        "address": 1073818664,
        "size": 22,
        "access": "",
        "desc": "TIM1 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073818668": {
        "name": "TIM1_ARR",
        "address": 1073818668,
        "size": 22,
        "access": "",
        "desc": "TIM1 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 24.3.1: Time-base unit on page 691 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073818672": {
        "name": "TIM1_RCR",
        "address": 1073818672,
        "size": 22,
        "access": "",
        "desc": "TIM1 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to:\nthe number of PWM periods in edge-aligned mode\nthe number of half PWM period in center-aligned mode."
            }
        ]
    },
    "1073818676": {
        "name": "TIM1_CCR1",
        "address": 1073818676,
        "size": 22,
        "access": "",
        "desc": "TIM1 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input: CR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818680": {
        "name": "TIM1_CCR2",
        "address": 1073818680,
        "size": 22,
        "access": "",
        "desc": "TIM1 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\nIf channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC2 output.\nIf channel CC2 is configured as input: CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818684": {
        "name": "TIM1_CCR3",
        "address": 1073818684,
        "size": 22,
        "access": "",
        "desc": "TIM1 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3 is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818688": {
        "name": "TIM1_CCR4",
        "address": 1073818688,
        "size": 22,
        "access": "",
        "desc": "TIM1 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nIf channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073818692": {
        "name": "TIM1_BDTR",
        "address": 1073818692,
        "size": 32,
        "access": "",
        "desc": "TIM1 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 due to a break event or by a software write, on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\nThis bit enables the complete break protection (including all sources connected to bk_acth and BKIN sources, as per Figure 189: Break and Break2 circuitry overview).\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as one of the break inputs is active (BRK or BRK2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nIn response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8))."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\nThis bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\nThis bit enables the complete break 2 protection (including all sources connected to bk_acth and BKIN sources, as per Figure 189: Break and Break2 circuitry overview).\nNote: The BKIN2 must only be used with OSSR = OSSI = 1.\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073818696": {
        "name": "TIM1_DCR",
        "address": 1073818696,
        "size": 22,
        "access": "",
        "desc": "TIM1 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n..."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n...\nExample: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1.\nIf DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation:\n(TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL\nIn this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data is copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA\nAccording to the configuration of the DMA Data Size, several cases may occur:\nIf the DMA Data Size is configured in half-words, 16-bit data is transferred to each of the 7 registers.\nIf the DMA Data Size is configured in bytes, the data is also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, one also has to specify the size of data transferred by DMA."
            }
        ]
    },
    "1073818700": {
        "name": "TIM1_DMAR",
        "address": 1073818700,
        "size": 32,
        "access": "",
        "desc": "TIM1 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073818704": {
        "name": "TIM1_OR1",
        "address": 1073818704,
        "size": 32,
        "access": "",
        "desc": "TIM1 option register 1",
        "fields": [
            {
                "name": "ETR_ADC1_RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "External trigger remap on ADC1 analog watchdog\n00 : TIM1_ETR is not connected to ADC1 AWDx. This configuration must be selected when\nthe ETR comes from the I/O."
            },
            {
                "name": "TI1_RMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": " Input Capture 1 remap\n0: TIM1 input capture 1 is connected to I/O\n1: TIM1 input capture 1 is connected to COMP1 output"
            }
        ]
    },
    "1073818708": {
        "name": "TIM1_CCMR3",
        "address": 1073818708,
        "size": 32,
        "access": "",
        "desc": "TIM1 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[0]: Output compare 5 mode\nRefer to OC1M description."
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[0]: Output compare 6 mode\nRefer to OC1M description."
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073818712": {
        "name": "TIM1_CCR5",
        "address": 1073818712,
        "size": 32,
        "access": "",
        "desc": "TIM1 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 5 value\nCCR5 is the value to be loaded in the actual capture/compare 5 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output."
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 1\nDistortion on Channel 1 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 2\nDistortion on Channel 2 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 3\nDistortion on Channel 3 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).\nNote: it is also possible to apply this distortion on combined PWM signals."
            }
        ]
    },
    "1073818716": {
        "name": "TIM1_CCR6",
        "address": 1073818716,
        "size": 22,
        "access": "",
        "desc": "TIM1 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 6 value\nCCR6 is the value to be loaded in the actual capture/compare 6 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC6PE). Else the preload value is copied in the active capture/compare 6 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC6 output."
            }
        ]
    },
    "1073818720": {
        "name": "TIM1_OR2",
        "address": 1073818720,
        "size": 32,
        "access": "",
        "desc": "TIM1 option register 2",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer s BRK input. COMP1 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer s BRK input. COMP2 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDF1BK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[0] enable\nThis bit enables the dfsdm1_break[0] for the timer s BRK input. dfsdm1_break[0] output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved\nNote: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073818724": {
        "name": "TIM1_OR3",
        "address": 1073818724,
        "size": 32,
        "access": "",
        "desc": "TIM1 option register 3",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable\nThis bit enables the BKIN2 alternate function input for the timer s BRK2 input. BKIN2 input is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 enable\nThis bit enables the COMP1 for the timer s BRK2 input. COMP1 output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 enable\nThis bit enables the COMP2 for the timer s BRK2 input. COMP2 output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2DF1BK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK2 dfsdm1_break[1] enable\nThis bit enables the dfsdm1_break[1] for the timer s BRK2 input. dfsdm1_break[1] output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN2 input polarity\nThis bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073741824": {
        "name": "TIM2_CR1",
        "address": 1073741824,
        "size": 22,
        "access": "",
        "desc": "TIM2 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073741828": {
        "name": "TIM2_CR2",
        "address": 1073741828,
        "size": 22,
        "access": "",
        "desc": "TIM2 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073741832": {
        "name": "TIM2_SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "",
        "desc": "TIM2 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 179: TIMx internal trigger connection on page 846 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nNote: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073741836": {
        "name": "TIM2_DIER",
        "address": 1073741836,
        "size": 22,
        "access": "",
        "desc": "TIM2 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073741840": {
        "name": "TIM2_SR",
        "address": 1073741840,
        "size": 22,
        "access": "",
        "desc": "TIM2 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow (for TIM2 to TIM4) and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
            }
        ]
    },
    "1073741844": {
        "name": "TIM2_EGR",
        "address": 1073741844,
        "size": 22,
        "access": "",
        "desc": "TIM2 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073741848": {
        "name": "TIM2_CCMR1",
        "address": 1073741848,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073741852": {
        "name": "TIM2_CCMR2",
        "address": 1073741852,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073741856": {
        "name": "TIM2_CCER",
        "address": 1073741856,
        "size": 22,
        "access": "",
        "desc": "TIM2 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable.\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
            }
        ]
    },
    "1073741860": {
        "name": "TIM2_CNT",
        "address": 1073741860,
        "size": 32,
        "access": "",
        "desc": "TIM2 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Least significant part of counter value"
            }
        ]
    },
    "1073741864": {
        "name": "TIM2_PSC",
        "address": 1073741864,
        "size": 22,
        "access": "",
        "desc": "TIM2 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073741868": {
        "name": "TIM2_ARR",
        "address": 1073741868,
        "size": 32,
        "access": "",
        "desc": "TIM2 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 25.3.1: Time-base unit on page 786 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073741876": {
        "name": "TIM2_CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073741880": {
        "name": "TIM2_CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073741884": {
        "name": "TIM2_CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073741888": {
        "name": "TIM2_CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "",
        "desc": "TIM2 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073741896": {
        "name": "TIM2_DCR",
        "address": 1073741896,
        "size": 22,
        "access": "",
        "desc": "TIM2 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073741900": {
        "name": "TIM2_DMAR",
        "address": 1073741900,
        "size": 22,
        "access": "",
        "desc": "TIM2 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073741904": {
        "name": "TIM2_OR1",
        "address": 1073741904,
        "size": 32,
        "access": "",
        "desc": "TIM2 option register 1",
        "fields": [
            {
                "name": "ITR1_RMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal trigger 1 remap"
            },
            {
                "name": "ETR_RMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "External trigger remap"
            },
            {
                "name": "TI4_RMP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input Capture 4 remap"
            }
        ]
    },
    "1073741920": {
        "name": "TIM2_OR2",
        "address": 1073741920,
        "size": 32,
        "access": "",
        "desc": "TIM2 option register 2",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved"
            }
        ]
    },
    "1073742848": {
        "name": "TIM3_CR1",
        "address": 1073742848,
        "size": 22,
        "access": "",
        "desc": "TIM3 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073742852": {
        "name": "TIM3_CR2",
        "address": 1073742852,
        "size": 22,
        "access": "",
        "desc": "TIM3 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073742856": {
        "name": "TIM3_SMCR",
        "address": 1073742856,
        "size": 32,
        "access": "",
        "desc": "TIM3 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 179: TIMx internal trigger connection on page 846 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nNote: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073742860": {
        "name": "TIM3_DIER",
        "address": 1073742860,
        "size": 22,
        "access": "",
        "desc": "TIM3 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073742864": {
        "name": "TIM3_SR",
        "address": 1073742864,
        "size": 22,
        "access": "",
        "desc": "TIM3 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow (for TIM2 to TIM4) and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
            }
        ]
    },
    "1073742868": {
        "name": "TIM3_EGR",
        "address": 1073742868,
        "size": 22,
        "access": "",
        "desc": "TIM3 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073742872": {
        "name": "TIM3_CCMR1",
        "address": 1073742872,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073742876": {
        "name": "TIM3_CCMR2",
        "address": 1073742876,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073742880": {
        "name": "TIM3_CCER",
        "address": 1073742880,
        "size": 22,
        "access": "",
        "desc": "TIM3 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable.\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
            }
        ]
    },
    "1073742884": {
        "name": "TIM3_CNT",
        "address": 1073742884,
        "size": 32,
        "access": "",
        "desc": "TIM3 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Least significant part of counter value"
            }
        ]
    },
    "1073742888": {
        "name": "TIM3_PSC",
        "address": 1073742888,
        "size": 22,
        "access": "",
        "desc": "TIM3 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073742892": {
        "name": "TIM3_ARR",
        "address": 1073742892,
        "size": 32,
        "access": "",
        "desc": "TIM3 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 25.3.1: Time-base unit on page 786 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073742900": {
        "name": "TIM3_CCR1",
        "address": 1073742900,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742904": {
        "name": "TIM3_CCR2",
        "address": 1073742904,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742908": {
        "name": "TIM3_CCR3",
        "address": 1073742908,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742912": {
        "name": "TIM3_CCR4",
        "address": 1073742912,
        "size": 32,
        "access": "",
        "desc": "TIM3 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073742920": {
        "name": "TIM3_DCR",
        "address": 1073742920,
        "size": 22,
        "access": "",
        "desc": "TIM3 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073742924": {
        "name": "TIM3_DMAR",
        "address": 1073742924,
        "size": 22,
        "access": "",
        "desc": "TIM3 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073742928": {
        "name": "TIM3_OR1",
        "address": 1073742928,
        "size": 32,
        "access": "",
        "desc": "TIM3 option register 1",
        "fields": [
            {
                "name": "TI1_RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Input Capture 1 remap."
            }
        ]
    },
    "1073742944": {
        "name": "TIM3_OR2",
        "address": 1073742944,
        "size": 32,
        "access": "",
        "desc": "TIM3 option register 2",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved"
            }
        ]
    },
    "1073743872": {
        "name": "TIM4_CR1",
        "address": 1073743872,
        "size": 22,
        "access": "",
        "desc": "TIM4 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073743876": {
        "name": "TIM4_CR2",
        "address": 1073743876,
        "size": 22,
        "access": "",
        "desc": "TIM4 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073743880": {
        "name": "TIM4_SMCR",
        "address": 1073743880,
        "size": 32,
        "access": "",
        "desc": "TIM4 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 179: TIMx internal trigger connection on page 846 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nNote: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073743884": {
        "name": "TIM4_DIER",
        "address": 1073743884,
        "size": 22,
        "access": "",
        "desc": "TIM4 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073743888": {
        "name": "TIM4_SR",
        "address": 1073743888,
        "size": 22,
        "access": "",
        "desc": "TIM4 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow (for TIM2 to TIM4) and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
            }
        ]
    },
    "1073743892": {
        "name": "TIM4_EGR",
        "address": 1073743892,
        "size": 22,
        "access": "",
        "desc": "TIM4 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073743896": {
        "name": "TIM4_CCMR1",
        "address": 1073743896,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073743900": {
        "name": "TIM4_CCMR2",
        "address": 1073743900,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073743904": {
        "name": "TIM4_CCER",
        "address": 1073743904,
        "size": 22,
        "access": "",
        "desc": "TIM4 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable.\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
            }
        ]
    },
    "1073743908": {
        "name": "TIM4_CNT",
        "address": 1073743908,
        "size": 32,
        "access": "",
        "desc": "TIM4 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Least significant part of counter value"
            }
        ]
    },
    "1073743912": {
        "name": "TIM4_PSC",
        "address": 1073743912,
        "size": 22,
        "access": "",
        "desc": "TIM4 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073743916": {
        "name": "TIM4_ARR",
        "address": 1073743916,
        "size": 32,
        "access": "",
        "desc": "TIM4 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 25.3.1: Time-base unit on page 786 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073743924": {
        "name": "TIM4_CCR1",
        "address": 1073743924,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073743928": {
        "name": "TIM4_CCR2",
        "address": 1073743928,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073743932": {
        "name": "TIM4_CCR3",
        "address": 1073743932,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073743936": {
        "name": "TIM4_CCR4",
        "address": 1073743936,
        "size": 32,
        "access": "",
        "desc": "TIM4 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073743944": {
        "name": "TIM4_DCR",
        "address": 1073743944,
        "size": 22,
        "access": "",
        "desc": "TIM4 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073743948": {
        "name": "TIM4_DMAR",
        "address": 1073743948,
        "size": 22,
        "access": "",
        "desc": "TIM4 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073744896": {
        "name": "TIM5_CR1",
        "address": 1073744896,
        "size": 22,
        "access": "",
        "desc": "TIM5 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073744900": {
        "name": "TIM5_CR2",
        "address": 1073744900,
        "size": 22,
        "access": "",
        "desc": "TIM5 control register 2",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            }
        ]
    },
    "1073744904": {
        "name": "TIM5_SMCR",
        "address": 1073744904,
        "size": 32,
        "access": "",
        "desc": "TIM5 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 179: TIMx internal trigger connection on page 846 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nNote: It is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073744908": {
        "name": "TIM5_DIER",
        "address": 1073744908,
        "size": 22,
        "access": "",
        "desc": "TIM5 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073744912": {
        "name": "TIM5_SR",
        "address": 1073744912,
        "size": 22,
        "access": "",
        "desc": "TIM5 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow (for TIM2 to TIM4) and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
            }
        ]
    },
    "1073744916": {
        "name": "TIM5_EGR",
        "address": 1073744916,
        "size": 22,
        "access": "",
        "desc": "TIM5 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073744920": {
        "name": "TIM5_CCMR1",
        "address": 1073744920,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E=0 (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073744924": {
        "name": "TIM5_CCMR2",
        "address": 1073744924,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler"
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler"
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter"
            }
        ]
    },
    "1073744928": {
        "name": "TIM5_CCER",
        "address": 1073744928,
        "size": 22,
        "access": "",
        "desc": "TIM5 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable.\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable.\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
            }
        ]
    },
    "1073744932": {
        "name": "TIM5_CNT",
        "address": 1073744932,
        "size": 32,
        "access": "",
        "desc": "TIM5 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Least significant part of counter value"
            }
        ]
    },
    "1073744936": {
        "name": "TIM5_PSC",
        "address": 1073744936,
        "size": 22,
        "access": "",
        "desc": "TIM5 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073744940": {
        "name": "TIM5_ARR",
        "address": 1073744940,
        "size": 32,
        "access": "",
        "desc": "TIM5 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 25.3.1: Time-base unit on page 786 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073744948": {
        "name": "TIM5_CCR1",
        "address": 1073744948,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073744952": {
        "name": "TIM5_CCR2",
        "address": 1073744952,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073744956": {
        "name": "TIM5_CCR3",
        "address": 1073744956,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073744960": {
        "name": "TIM5_CCR4",
        "address": 1073744960,
        "size": 32,
        "access": "",
        "desc": "TIM5 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Low Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073744968": {
        "name": "TIM5_DCR",
        "address": 1073744968,
        "size": 22,
        "access": "",
        "desc": "TIM5 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073744972": {
        "name": "TIM5_DMAR",
        "address": 1073744972,
        "size": 22,
        "access": "",
        "desc": "TIM5 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073745920": {
        "name": "TIM6_CR1",
        "address": 1073745920,
        "size": 22,
        "access": "",
        "desc": "TIM6 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: Gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073745924": {
        "name": "TIM6_CR2",
        "address": 1073745924,
        "size": 22,
        "access": "",
        "desc": "TIM6 control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            }
        ]
    },
    "1073745932": {
        "name": "TIM6_DIER",
        "address": 1073745932,
        "size": 22,
        "access": "",
        "desc": "TIM6 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            }
        ]
    },
    "1073745936": {
        "name": "TIM6_SR",
        "address": 1073745936,
        "size": 22,
        "access": "",
        "desc": "TIM6 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register."
            }
        ]
    },
    "1073745940": {
        "name": "TIM6_EGR",
        "address": 1073745940,
        "size": 22,
        "access": "",
        "desc": "TIM6 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            }
        ]
    },
    "1073745956": {
        "name": "TIM6_CNT",
        "address": 1073745956,
        "size": 32,
        "access": "",
        "desc": "TIM6 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073745960": {
        "name": "TIM6_PSC",
        "address": 1073745960,
        "size": 22,
        "access": "",
        "desc": "TIM6 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded into the active prescaler register at each update event.\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073745964": {
        "name": "TIM6_ARR",
        "address": 1073745964,
        "size": 22,
        "access": "",
        "desc": "TIM6 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nARR is the value to be loaded into the actual auto-reload register.\nRefer to Section 46.3.1: Time-base unit on page 1760 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073746944": {
        "name": "TIM7_CR1",
        "address": 1073746944,
        "size": 22,
        "access": "",
        "desc": "TIM7 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: Gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073746948": {
        "name": "TIM7_CR2",
        "address": 1073746948,
        "size": 22,
        "access": "",
        "desc": "TIM7 control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits are used to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            }
        ]
    },
    "1073746956": {
        "name": "TIM7_DIER",
        "address": 1073746956,
        "size": 22,
        "access": "",
        "desc": "TIM7 DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            }
        ]
    },
    "1073746960": {
        "name": "TIM7_SR",
        "address": 1073746960,
        "size": 22,
        "access": "",
        "desc": "TIM7 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow regarding the repetition counter value and if UDIS = 0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in the TIMx_EGR register, if URS = 0 and UDIS = 0 in the TIMx_CR1 register."
            }
        ]
    },
    "1073746964": {
        "name": "TIM7_EGR",
        "address": 1073746964,
        "size": 22,
        "access": "",
        "desc": "TIM7 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            }
        ]
    },
    "1073746980": {
        "name": "TIM7_CNT",
        "address": 1073746980,
        "size": 32,
        "access": "",
        "desc": "TIM7 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073746984": {
        "name": "TIM7_PSC",
        "address": 1073746984,
        "size": 22,
        "access": "",
        "desc": "TIM7 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency CK_CNT is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded into the active prescaler register at each update event.\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073746988": {
        "name": "TIM7_ARR",
        "address": 1073746988,
        "size": 22,
        "access": "",
        "desc": "TIM7 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nARR is the value to be loaded into the actual auto-reload register.\nRefer to Section 46.3.1: Time-base unit on page 1760 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073820672": {
        "name": "TIM8_CR1",
        "address": 1073820672,
        "size": 22,
        "access": "",
        "desc": "TIM8 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode selection\nNote: Switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1) is not allowed"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (ETR, TIx):\nNote: t<sub>DTS</sub> = 1/f<sub>DTS</sub>, t<sub>CK_INT</sub> = 1/f<sub>CK_INT</sub>."
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073820676": {
        "name": "TIM8_CR2",
        "address": 1073820676,
        "size": 32,
        "access": "",
        "desc": "TIM8 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits allow selected information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2 (OC2N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3 (OC3N output)\nRefer to OIS1N bit"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4 (OC4 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5 (OC5 output)\nRefer to OIS1 bit"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6 (OC6 output)\nRefer to OIS1 bit"
            },
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2\nThese bits allow the information to be sent to ADC for synchronization (TRGO2) to be selected. The combination is as follows:\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
            }
        ]
    },
    "1073820680": {
        "name": "TIM8_SMCR",
        "address": 1073820680,
        "size": 32,
        "access": "",
        "desc": "TIM8 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nCodes above 1000: Reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee Table 167: TIMxTIM1 internal trigger connection on page 777 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of f<sub>CK_INT</sub> frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nIt is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nNote: If external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073820684": {
        "name": "TIM8_DIER",
        "address": 1073820684,
        "size": 22,
        "access": "",
        "desc": "TIM8 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073820688": {
        "name": "TIM8_SR",
        "address": 1073820688,
        "size": 32,
        "access": "",
        "desc": "TIM8 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to Section 24.4.3: TIMx slave mode control register (TIM1_SMCRTIMx_SMCR)(x = 1, 8)), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when he content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag\nThis flag is set by hardware as soon as the break 2 input goes active. It can be cleared by software if the break 2 input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture flag\nRefer to CC1OF description"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt flag\nThis flag is set by hardware as soon as the system break input goes active. It can be cleared by software if the system break input is not active.\nThis flag must be reset to re-start PWM operation."
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag\nRefer to CC1IF description (Note: Channel 5 can only be configured as output)"
            },
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag\nRefer to CC1IF description (Note: Channel 6 can only be configured as output)"
            }
        ]
    },
    "1073820692": {
        "name": "TIM8_EGR",
        "address": 1073820692,
        "size": 22,
        "access": "",
        "desc": "TIM8 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 generation\nRefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 generation\nRefer to CC1G description"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware\nNote: This bit acts only on channels having a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073820696": {
        "name": "TIM8_CCMR1",
        "address": 1073820696,
        "size": 32,
        "access": "",
        "desc": "TIM8 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073820700": {
        "name": "TIM8_CCMR2",
        "address": 1073820700,
        "size": 32,
        "access": "",
        "desc": "TIM8 capture/compare mode register 2",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC3PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 3 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC3F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 3 filter\nRefer to IC1F[3:0] description."
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC4PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 4 prescaler\nRefer to IC1PSC[1:0] description."
            },
            {
                "name": "IC4F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 4 filter\nRefer to IC1F[3:0] description."
            }
        ]
    },
    "1073820704": {
        "name": "TIM8_CCER",
        "address": 1073820704,
        "size": 32,
        "access": "",
        "desc": "TIM8 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 169 for details.\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1E active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThe configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable\nOn channels having a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1NE active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output enable\nRefer to CC1NE description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output polarity\nRefer to CC1NP description"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output polarity\nRefer to CC1P description"
            }
        ]
    },
    "1073820708": {
        "name": "TIM8_CNT",
        "address": 1073820708,
        "size": 32,
        "access": "",
        "desc": "TIM8 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in the TIMxCR1 is reset, bit 31 is reserved and read at 0."
            }
        ]
    },
    "1073820712": {
        "name": "TIM8_PSC",
        "address": 1073820712,
        "size": 22,
        "access": "",
        "desc": "TIM8 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073820716": {
        "name": "TIM8_ARR",
        "address": 1073820716,
        "size": 22,
        "access": "",
        "desc": "TIM8 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 24.3.1: Time-base unit on page 691 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073820720": {
        "name": "TIM8_RCR",
        "address": 1073820720,
        "size": 22,
        "access": "",
        "desc": "TIM8 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to:\nthe number of PWM periods in edge-aligned mode\nthe number of half PWM period in center-aligned mode."
            }
        ]
    },
    "1073820724": {
        "name": "TIM8_CCR1",
        "address": 1073820724,
        "size": 22,
        "access": "",
        "desc": "TIM8 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output: CCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input: CR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073820728": {
        "name": "TIM8_CCR2",
        "address": 1073820728,
        "size": 22,
        "access": "",
        "desc": "TIM8 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\nIf channel CC2 is configured as output: CCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC2 output.\nIf channel CC2 is configured as input: CCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073820732": {
        "name": "TIM8_CCR3",
        "address": 1073820732,
        "size": 22,
        "access": "",
        "desc": "TIM8 capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC3 is configured as output: CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3 is configured as input: CCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073820736": {
        "name": "TIM8_CCR4",
        "address": 1073820736,
        "size": 22,
        "access": "",
        "desc": "TIM8 capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value\nIf channel CC4 is configured as output: CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nIf channel CC4 is configured as input: CCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
            }
        ]
    },
    "1073820740": {
        "name": "TIM8_BDTR",
        "address": 1073820740,
        "size": 32,
        "access": "",
        "desc": "TIM8 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 due to a break event or by a software write, on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels having a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8)).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\nThis bit enables the complete break protection (including all sources connected to bk_acth and BKIN sources, as per Figure 189: Break and Break2 circuitry overview).\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as one of the break inputs is active (BRK or BRK2). It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nIn response to a break event or if MOE is written to 0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\nSee OC/OCN enable description for more details (Section 24.4.11: TIMx capture/compare enable register (TIM1_CCERTIMx_CCER)(x = 1, 8))."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter\nThis bit-field defines the frequency used to sample BRK2 input and the length of the digital filter applied to BRK2. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable\nThis bit enables the complete break 2 protection (including all sources connected to bk_acth and BKIN sources, as per Figure 189: Break and Break2 circuitry overview).\nNote: The BKIN2 must only be used with OSSR = OSSI = 1.\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073820744": {
        "name": "TIM8_DCR",
        "address": 1073820744,
        "size": 22,
        "access": "",
        "desc": "TIM8 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bits vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n..."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit vector defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n...\nExample: Let us consider the following transfer: DBL = 7 bytes & DBA = TIMx_CR1.\nIf DBL = 7 bytes and DBA = TIMx_CR1 represents the address of the byte to be transferred, the address of the transfer should be given by the following equation:\n(TIMx_CR1 address) + DBA + (DMA index), where DMA index = DBL\nIn this example, 7 bytes are added to (TIMx_CR1 address) + DBA, which gives us the address from/to which the data is copied. In this case, the transfer is done to 7 registers starting from the following address: (TIMx_CR1 address) + DBA\nAccording to the configuration of the DMA Data Size, several cases may occur:\nIf the DMA Data Size is configured in half-words, 16-bit data is transferred to each of the 7 registers.\nIf the DMA Data Size is configured in bytes, the data is also transferred to 7 registers: the first register contains the first MSB byte, the second register, the first LSB byte and so on. So with the transfer Timer, one also has to specify the size of data transferred by DMA."
            }
        ]
    },
    "1073820748": {
        "name": "TIM8_DMAR",
        "address": 1073820748,
        "size": 32,
        "access": "",
        "desc": "TIM8 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address (TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073820752": {
        "name": "TIM8_OR1",
        "address": 1073820752,
        "size": 32,
        "access": "",
        "desc": "TIM8 option register 1",
        "fields": [
            {
                "name": "ETR_ADC2_RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "External trigger remap on ADC2 analog watchdog\n00: TIM8_ETR is not connected to ADC2 AWDx. This configuration must be selected when\nthe ETR comes from the I/O."
            },
            {
                "name": "TI1_RMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Input Capture 1 remap\n0: TIM8 input capture 1 is connected to I/O\n1: TIM8 input capture 1 is connected to COMP2 outpu"
            }
        ]
    },
    "1073820756": {
        "name": "TIM8_CCMR3",
        "address": 1073820756,
        "size": 32,
        "access": "",
        "desc": "TIM8 capture/compare mode register 3",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC5M[0]: Output compare 5 mode\nRefer to OC1M description."
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast enable\nRefer to OC1FE description."
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload enable\nRefer to OC1PE description."
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC6M[0]: Output compare 6 mode\nRefer to OC1M description."
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear enable\nRefer to OC1CE description."
            },
            {
                "name": "OC5M_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC5M[3]"
            },
            {
                "name": "OC6M_1",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC6M[3]"
            }
        ]
    },
    "1073820760": {
        "name": "TIM8_CCR5",
        "address": 1073820760,
        "size": 32,
        "access": "",
        "desc": "TIM8 capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 5 value\nCCR5 is the value to be loaded in the actual capture/compare 5 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC5PE). Else the preload value is copied in the active capture/compare 5 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC5 output."
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 1\nDistortion on Channel 1 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 2\nDistortion on Channel 2 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR1).\nNote: it is also possible to apply this distortion on combined PWM signals."
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel 3\nDistortion on Channel 3 output:\nThis bit can either have immediate effect or be preloaded and taken into account after an update event (if preload feature is selected in TIMxCCMR2).\nNote: it is also possible to apply this distortion on combined PWM signals."
            }
        ]
    },
    "1073820764": {
        "name": "TIM8_CCR6",
        "address": 1073820764,
        "size": 22,
        "access": "",
        "desc": "TIM8 capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 6 value\nCCR6 is the value to be loaded in the actual capture/compare 6 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit OC6PE). Else the preload value is copied in the active capture/compare 6 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC6 output."
            }
        ]
    },
    "1073820768": {
        "name": "TIM8_OR2",
        "address": 1073820768,
        "size": 32,
        "access": "",
        "desc": "TIM8 option register 2",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer s BRK input. COMP1 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer s BRK input. COMP2 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDF1BK2E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[2] enable\nThis bit enables the dfsdm1_break[2] for the timer s BRK input. dfsdm1_break[2] output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved\nNote: These bits can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073820772": {
        "name": "TIM8_OR3",
        "address": 1073820772,
        "size": 32,
        "access": "",
        "desc": "TIM8 option register 3",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable\nThis bit enables the BKIN2 alternate function input for the timer s BRK2 input. BKIN2 input is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 enable\nThis bit enables the COMP1 for the timer s BRK2 input. COMP1 output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 enable\nThis bit enables the COMP2 for the timer s BRK2 input. COMP2 output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2DF1BK3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK2 dfsdm1_break[3] enable\nThis bit enables the dfsdm1_break[3] for the timer s BRK2 input. dfsdm1_break[3] output is  ORed  with the other BRK2 sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN2 input polarity\nThis bit selects the BKIN2 alternate function input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BK2P polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073823744": {
        "name": "TIM15_CR1",
        "address": 1073823744,
        "size": 22,
        "access": "",
        "desc": "TIM15 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bitfield indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>) used by the dead-time generators and the digital filters (TIx)"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073823748": {
        "name": "TIM15_CR2",
        "address": 1073823748,
        "size": 22,
        "access": "",
        "desc": "TIM15 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection\nThese bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIM15_BDTR register)."
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output idle state 2 (OC2 output)\nNote: This bit cannot be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in the TIM15_BDTR register)."
            }
        ]
    },
    "1073823752": {
        "name": "TIM15_SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "",
        "desc": "TIM15 slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control register description.\nOther codes: reserved.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS= 00100 ). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[0]: Trigger selection\nThis bit field selects the trigger input to be used to synchronize the counter.\nOther: Reserved\nSee Table 181: TIMx Internal trigger connection on page 910 for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/slave mode"
            },
            {
                "name": "SMS_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]"
            },
            {
                "name": "TS_1",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:3]"
            }
        ]
    },
    "1073823756": {
        "name": "TIM15_DIER",
        "address": 1073823756,
        "size": 22,
        "access": "",
        "desc": "TIM15 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073823760": {
        "name": "TIM15_SR",
        "address": 1073823760,
        "size": 22,
        "access": "",
        "desc": "TIM15 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to Section 26.6.3: TIM15 slave mode control register (TIM15_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt flag\nrefer to CC1IF description"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode, both edges in case gated mode is selected). It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 overcapture flag\nRefer to CC1OF description"
            }
        ]
    },
    "1073823764": {
        "name": "TIM15_EGR",
        "address": 1073823764,
        "size": 22,
        "access": "",
        "desc": "TIM15 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 generation\nRefer to CC1G description"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073823768": {
        "name": "TIM15_CCMR1",
        "address": 1073823768,
        "size": 32,
        "access": "",
        "desc": "TIM15 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1). The prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC2PSC",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Input capture 2 prescaler"
            },
            {
                "name": "IC2F",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Input capture 2 filter"
            }
        ]
    },
    "1073823776": {
        "name": "TIM15_CCER",
        "address": 1073823776,
        "size": 22,
        "access": "",
        "desc": "TIM15 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 184 for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0: this configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output enable\nRefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output polarity\nRefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output polarity\nRefer to CC1NP description"
            }
        ]
    },
    "1073823780": {
        "name": "TIM15_CNT",
        "address": 1073823780,
        "size": 32,
        "access": "",
        "desc": "TIM15 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit in the TIMx_ISR register."
            }
        ]
    },
    "1073823784": {
        "name": "TIM15_PSC",
        "address": 1073823784,
        "size": 22,
        "access": "",
        "desc": "TIM15 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073823788": {
        "name": "TIM15_ARR",
        "address": 1073823788,
        "size": 22,
        "access": "",
        "desc": "TIM15 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 26.5.1: Time-base unit on page 862 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073823792": {
        "name": "TIM15_RCR",
        "address": 1073823792,
        "size": 22,
        "access": "",
        "desc": "TIM15 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode."
            }
        ]
    },
    "1073823796": {
        "name": "TIM15_CCR1",
        "address": 1073823796,
        "size": 22,
        "access": "",
        "desc": "TIM15 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073823800": {
        "name": "TIM15_CCR2",
        "address": 1073823800,
        "size": 22,
        "access": "",
        "desc": "TIM15 capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2)."
            }
        ]
    },
    "1073823812": {
        "name": "TIM15_BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "",
        "desc": "TIM15 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 26.6.9: TIM15 capture/compare enable register (TIM15_CCER) on page 918).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 26.6.9: TIM15 capture/compare enable register (TIM15_CCER) on page 918).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (Section 26.6.9: TIM15 capture/compare enable register (TIM15_CCER) on page 918)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample the BRK input signal and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073823816": {
        "name": "TIM15_DCR",
        "address": 1073823816,
        "size": 22,
        "access": "",
        "desc": "TIM15 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n..."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
            }
        ]
    },
    "1073823820": {
        "name": "TIM15_DMAR",
        "address": 1073823820,
        "size": 22,
        "access": "",
        "desc": "TIM15 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073823824": {
        "name": "TIM15_OR1",
        "address": 1073823824,
        "size": 32,
        "access": "",
        "desc": "TIM15 option register 1",
        "fields": [
            {
                "name": "TI1_RMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Input capture 1 remap"
            },
            {
                "name": "ENCODER_MODE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Encoder mode"
            }
        ]
    },
    "1073823840": {
        "name": "TIM15_OR2",
        "address": 1073823840,
        "size": 32,
        "access": "",
        "desc": "TIM15 option register 2",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer s BRK input. COMP1 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer s BRK input. COMP2 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDF1BK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[0] enable\nThis bit enables the dfsdm1_break[0] for the timer s BRK input. dfsdm1_break[0] output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073824768": {
        "name": "TIM16_CR1",
        "address": 1073824768,
        "size": 22,
        "access": "",
        "desc": "TIM16 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073824772": {
        "name": "TIM16_CR2",
        "address": 1073824772,
        "size": 22,
        "access": "",
        "desc": "TIM16 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073824780": {
        "name": "TIM16_DIER",
        "address": 1073824780,
        "size": 22,
        "access": "",
        "desc": "TIM16 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            }
        ]
    },
    "1073824784": {
        "name": "TIM16_SR",
        "address": 1073824784,
        "size": 22,
        "access": "",
        "desc": "TIM16 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            }
        ]
    },
    "1073824788": {
        "name": "TIM16_EGR",
        "address": 1073824788,
        "size": 22,
        "access": "",
        "desc": "TIM16 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073824792": {
        "name": "TIM16_CCMR1",
        "address": 1073824792,
        "size": 32,
        "access": "",
        "desc": "TIM16 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nOthers: Reserved\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1).\nThe prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            }
        ]
    },
    "1073824800": {
        "name": "TIM16_CCER",
        "address": 1073824800,
        "size": 22,
        "access": "",
        "desc": "TIM16 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 186 for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tthis configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity"
            }
        ]
    },
    "1073824804": {
        "name": "TIM16_CNT",
        "address": 1073824804,
        "size": 32,
        "access": "",
        "desc": "TIM16 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073824808": {
        "name": "TIM16_PSC",
        "address": 1073824808,
        "size": 22,
        "access": "",
        "desc": "TIM16 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073824812": {
        "name": "TIM16_ARR",
        "address": 1073824812,
        "size": 22,
        "access": "",
        "desc": "TIM16 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 26.5.1: Time-base unit on page 862 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073824816": {
        "name": "TIM16_RCR",
        "address": 1073824816,
        "size": 22,
        "access": "",
        "desc": "TIM16 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode."
            }
        ]
    },
    "1073824820": {
        "name": "TIM16_CCR1",
        "address": 1073824820,
        "size": 22,
        "access": "",
        "desc": "TIM16 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073824836": {
        "name": "TIM16_BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "",
        "desc": "TIM16 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073824840": {
        "name": "TIM16_DCR",
        "address": 1073824840,
        "size": 22,
        "access": "",
        "desc": "TIM16 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n..."
            }
        ]
    },
    "1073824844": {
        "name": "TIM16_DMAR",
        "address": 1073824844,
        "size": 22,
        "access": "",
        "desc": "TIM16 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073824848": {
        "name": "TIM16_OR1",
        "address": 1073824848,
        "size": 32,
        "access": "",
        "desc": "TIM16 option register 1",
        "fields": [
            {
                "name": "TI1_RMP",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Input capture 1 remap"
            }
        ]
    },
    "1073824864": {
        "name": "TIM16_OR2",
        "address": 1073824864,
        "size": 32,
        "access": "",
        "desc": "TIM16 option register 2",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer s BRK input. COMP1 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer s BRK input. COMP2 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDF1BK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[1] enable\nThis bit enables the dfsdm1_break[1] for the timer s BRK input. dfsdm1_break[1] output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073825792": {
        "name": "TIM17_CR1",
        "address": 1073825792,
        "size": 22,
        "access": "",
        "desc": "TIM17 control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable\nNote: External clock and gated mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the dead-time and sampling clock (t<sub>DTS</sub>)used by the dead-time generators and the digital filters (TIx),"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073825796": {
        "name": "TIM17_CR2",
        "address": 1073825796,
        "size": 22,
        "access": "",
        "desc": "TIM17 control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded control\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update selection\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1 output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1 (OC1N output)\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073825804": {
        "name": "TIM17_DIER",
        "address": 1073825804,
        "size": 22,
        "access": "",
        "desc": "TIM17 DMA/interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request enable"
            }
        ]
    },
    "1073825808": {
        "name": "TIM17_SR",
        "address": 1073825808,
        "size": 22,
        "access": "",
        "desc": "TIM17 status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow regarding the repetition counter value (update if repetition counter = 0) and if the UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by software if the break input is not active."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to  0 ."
            }
        ]
    },
    "1073825812": {
        "name": "TIM17_EGR",
        "address": 1073825812,
        "size": 22,
        "access": "",
        "desc": "TIM17 event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update generation\nThis bit can be set by software, it is automatically cleared by hardware.\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
            }
        ]
    },
    "1073825816": {
        "name": "TIM17_CCMR1",
        "address": 1073825816,
        "size": 32,
        "access": "",
        "desc": "TIM17 capture/compare mode register 1",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1 Selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nOthers: Reserved\nNote: CC1S bits are writable only when the channel is OFF (CC1E =  0  in TIMx_CCER)."
            },
            {
                "name": "IC1PSC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Input capture 1 prescaler\nThis bit-field defines the ratio of the prescaler acting on CC1 input (IC1).\nThe prescaler is reset as soon as CC1E= 0  (TIMx_CCER register)."
            },
            {
                "name": "IC1F",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Input capture 1 filter\nThis bit-field defines the frequency used to sample TI1 input and the length of the digital filter applied to TI1. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
            }
        ]
    },
    "1073825824": {
        "name": "TIM17_CCER",
        "address": 1073825824,
        "size": 22,
        "access": "",
        "desc": "TIM17 capture/compare enable register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output enable\nWhen CC1 channel is configured as output, the OC1 level depends on MOE, OSSI, OSSR, OIS1, OIS1N and CC1NE bits, regardless of the CC1E bits state. Refer to Table 186 for details."
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output polarity\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges/ The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tthis configuration is reserved, it must not be used.\nNote: This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: On channels that have a complementary output, this bit is preloaded. If the CCPC bit is set in the TIMx_CR2 register then the CC1P active bit takes the new value from the preloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output polarity"
            }
        ]
    },
    "1073825828": {
        "name": "TIM17_CNT",
        "address": 1073825828,
        "size": 32,
        "access": "",
        "desc": "TIM17 counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in TIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073825832": {
        "name": "TIM17_PSC",
        "address": 1073825832,
        "size": 22,
        "access": "",
        "desc": "TIM17 prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value\nThe counter clock frequency (CK_CNT) is equal to f<sub>CK_PSC</sub> / (PSC[15:0] + 1).\nPSC contains the value to be loaded in the active prescaler register at each update event (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when configured in  reset mode )."
            }
        ]
    },
    "1073825836": {
        "name": "TIM17_ARR",
        "address": 1073825836,
        "size": 22,
        "access": "",
        "desc": "TIM17 auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the Section 26.5.1: Time-base unit on page 862 for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073825840": {
        "name": "TIM17_RCR",
        "address": 1073825840,
        "size": 22,
        "access": "",
        "desc": "TIM17 repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic transfers from preload to active registers) when preload registers are enable, as well as the update interrupt generation rate, if this interrupt is enable.\nEach time the REP_CNT related downcounter reaches zero, an update event is generated and it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the repetition update event U_RC, any write to the TIMx_RCR register is not taken in account until the next repetition update event.\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned mode."
            }
        ]
    },
    "1073825844": {
        "name": "TIM17_CCR1",
        "address": 1073825844,
        "size": 22,
        "access": "",
        "desc": "TIM17 capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1 is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073825860": {
        "name": "TIM17_BDTR",
        "address": 1073825860,
        "size": 32,
        "access": "",
        "desc": "TIM17 break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration\nThese bits offer a write protection against software errors.\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle mode\nThis bit is used when MOE=0 on channels configured as outputs.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run mode\nThis bit is used when MOE=1 on channels that have a complementary output which are configured as outputs. OSSR is not implemented if no complementary output is implemented in the timer.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946).\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable\n1; Break inputs (BRK and CCS clock failure event) enabled\nNote: This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register).\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set by software or automatically depending on the AOE bit. It is acting only on the channels which are configured in output.\nSee OC/OCN enable description for more details (Section 26.7.8: TIMx capture/compare enable register (TIM16_CCER)(TIMx_CCER)(x = 16 to 17) on page 946)."
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter\nThis bit-field defines the frequency used to sample BRK input and the length of the digital filter applied to BRK. The digital filter is made of an event counter in which N events are needed to validate a transition on the output:\nThis bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073825864": {
        "name": "TIM17_DCR",
        "address": 1073825864,
        "size": 22,
        "access": "",
        "desc": "TIM17 DMA control register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers. Transfers can be in half-words or in bytes (see example below).\n..."
            }
        ]
    },
    "1073825868": {
        "name": "TIM17_DMAR",
        "address": 1073825868,
        "size": 22,
        "access": "",
        "desc": "TIM17 DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst accesses\nA read or write operation to the DMAR register accesses the register located at the address\n(TIMx_CR1 address) + (DBA + DMA index) x 4\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base address configured in TIMx_DCR register, DMA index is automatically controlled by the DMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073825872": {
        "name": "TIM17_OR1",
        "address": 1073825872,
        "size": 32,
        "access": "",
        "desc": "TIM17 option register 1",
        "fields": [
            {
                "name": "TI1_RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Input capture 1 remap"
            }
        ]
    },
    "1073825888": {
        "name": "TIM17_OR2",
        "address": 1073825888,
        "size": 32,
        "access": "",
        "desc": "TIM17 option register 2",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable\nThis bit enables the BKIN alternate function input for the timer s BRK input. BKIN input is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable\nThis bit enables the COMP1 for the timer s BRK input. COMP1 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable\nThis bit enables the COMP2 for the timer s BRK input. COMP2 output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKDF1BK2E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[2] enable\nThis bit enables the dfsdm1_break[2] for the timer s BRK input. dfsdm1_break[2] output is  ORed  with the other BRK sources.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP polarity bit.\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits in TIMx_BDTR register)."
            }
        ]
    },
    "1073773568": {
        "name": "ISR",
        "address": 1073773568,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073773572": {
        "name": "ICR",
        "address": 1073773572,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073773576": {
        "name": "IER",
        "address": 1073773576,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1073773580": {
        "name": "CFGR",
        "address": 1073773580,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073773584": {
        "name": "CR",
        "address": 1073773584,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            }
        ]
    },
    "1073773588": {
        "name": "CMP",
        "address": 1073773588,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073773592": {
        "name": "ARR",
        "address": 1073773592,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073773596": {
        "name": "CNT",
        "address": 1073773596,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073821696": {
        "name": "USART_CR1",
        "address": 1073821696,
        "size": 32,
        "access": "",
        "desc": "USART control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and all current operations are discarded. The USART configuration is kept, but all the USART_ISR status flags are reset. This bit is set and cleared by software.\nNote: To enter low-power mode without generating errors on the line, the TE bit must be previously reset and the software must wait for the TC bit in the USART_ISR to be set before resetting the UE bit.\nNote: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit.\nNote: In Smartcard mode, (SCEN = 1), the CK is always available when CLKEN = 1, regardless of the UE bit value."
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in low-power mode\nWhen this bit is cleared, the USART cannot wake up the MCU from low-power mode.\nWhen this bit is set, the USART can wake up the MCU from low-power mode.\nThis bit is set and cleared by software.\nNote: It is recommended to set the UESM bit just before entering low-power mode and clear it when exit from low-power mode.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable\nThis bit enables the receiver. It is set and cleared by software."
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\nNote: During transmission, a low pulse on the TE bit ( 0  followed by  1 ) sends a preamble (idle line) after the current word, except in Smartcard mode. In order to generate an idle character, the TE must not be immediately written to  1 . To ensure the required duration, the software can poll the TEACK bit in the USART_ISR register.\nNote: In Smartcard mode, when TE is set, there is a 1 bit-time delay before the transmission starts."
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not-full interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and the parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method\nThis bit determines the USART wakeup method from Mute mode. It is set or cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length\nThis bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1)description).\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable\nThis bit enables the USART Mute mode function. When set, the USART can switch between active and Mute mode, as defined by the WAKE bit. It is set and cleared by software."
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: In LIN, IrDA and Smartcard modes, this bit must be kept cleared."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time, depending on the oversampling rate).\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End-of-block interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.\nM[1:0] =  00 : 1 start bit, 8 Data bits, n Stop bit\nM[1:0] =  01 : 1 start bit, 9 Data bits, n Stop bit\nM[1:0] =  10 : 1 start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: In 7-bits data length mode, the Smartcard mode, LIN master mode and auto baud rate (0x7F and 0x55 frames detection) are not supported."
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: FIFO mode can be used on standard UART communication, in SPI master/slave mode and in Smartcard modes only. It must not be enabled in IrDA and LIN modes."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO full interrupt enable\nThis bit is set and cleared by software."
            }
        ]
    },
    "1073821700": {
        "name": "USART_CR2",
        "address": 1073821700,
        "size": 32,
        "access": "",
        "desc": "USART control register 2",
        "fields": [
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous Slave mode enable\nWhen the SLVEN bit is set, the synchronous slave mode is enabled.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pin enable\nWhen the DIS_NSS bit is set, the NSS pin input is ignored.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit address detection/4-bit address detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\nThis bit can only be written when the USART is disabled (UE = 0)\nNote: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively."
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length\nThis bit is for selection between 11 bit or 10 bit break detection.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt enable\nBreak interrupt mask (break detection using break delimiter).\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse\nThis bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB) has to be output on the CK pin in synchronous mode.\nThe last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit format selected by the M bit in the USART_CR1 register.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase\nThis bit is used to select the phase of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPOL bit to produce the desired clock/data relationship (see Figure 326 and Figure 327)\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity\nThis bit enables the user to select the polarity of the clock output on the CK pin in synchronous mode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If synchronous mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable\nThis bit enables the user to enable the CK pin.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038.\nIn Smartcard mode, in order to provide correctly the CK clock to the smartcard, the steps below must be respected:\nUE = 0\nSCEN = 1\nGTPR configuration\nCLKEN= 1\nNote: UE = 1"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Stop bits\nThese bits are used for programming the stop bits.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable\nThis bit is set and cleared by software.\nThe LIN mode enables the capability to send LIN synchronous breaks (13 low bits) using the SBKRQ bit in the USART_CR1 register, and to detect LIN Sync breaks.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support LIN mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the RX line.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the TX line.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first\nThis bit is set and cleared by software.\nThis bitfield can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Auto baud rate mode\nThese bits are set and cleared by software.\nThis bitfield can only be written when ABREN = 0 or the USART is disabled (UE = 0).\nNote: If DATAINV = 1 and/or MSBFIRST = 1 the patterns must be the same on the line, for example 0xAA for MSBFIRST)\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable\nThis bit is set and cleared by software.\nWhen this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle (no reception) for the duration programmed in the RTOR (receiver timeout register).\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the USART node\nThese bits give the address of the USART node in Mute mode or a character code to be recognized in low-power or Run mode:\nIn Mute mode: they are used in multiprocessor communication to wakeup from Mute mode with 4-bit/7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. In 4-bit address mark detection, only ADD[3:0] bits are used.\nIn low-power mode: they are used for wake up from low-power mode on character match.\nWhen WUS[1:0] is programmed to 0b00 (WUF active on address match), the wakeup from low-power mode is performed when the received character corresponds to the character programmed through ADD[6:0] or ADD[3:0] bitfield (depending on ADDM7 bit), and WUF interrupt is enabled by setting WUFIE bit. The MSB of the character sent by transmitter should be equal to 1.\nIn Run mode with Mute mode inactive (for example, end-of-block detection in ModBus protocol): the whole received character (8 bits) is compared to ADD[7:0] value and CMF flag is set on match. An interrupt is generated if the CMIE bit is set.\nThese bits can only be written when the reception is disabled (RE = 0) or when the USART is disabled (UE = 0)."
            }
        ]
    },
    "1073821704": {
        "name": "USART_CR3",
        "address": 1073821704,
        "size": 32,
        "access": "",
        "desc": "USART control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error noise flag or SPI slave underrun error (FE = 1 or ORE = 1 or NE = 1 or UDR = 1 in the USART_ISR register)."
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IrDA mode enable\nThis bit is set and cleared by software.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IrDA low-power\nThis bit is used for selecting between normal and low-power IrDA modes\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If IrDA mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection\nSelection of Single-wire Half-duplex mode\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable\nThis bit is used for enabling Smartcard mode.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver\nThis bit is set/reset by software"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter\nThis bit is set/reset by software"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable\nThis bit can only be written when the USART is disabled (UE = 0)\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method enable\nThis bit enables the user to select the sample method. When the one sample bit method is selected the noise detection flag (NE) is disabled.\nThis bit can only be written when the USART is disabled (UE = 0)."
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun disable\nThis bit is used to disable the receive overrun detection.\nthe ORE flag is not set and the new received data overwrites the previous content of the USART_RDR register. When FIFO mode is enabled, the RXFIFO is bypassed and data is written directly in USART_RDR register. Even when FIFO management is enabled, the RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: This control bit enables checking the communication flow w/o reading the data"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on reception error\nThis bit can only be written when the USART is disabled (UE=0).\nNote: The reception errors are: parity error, framing error or noise error."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode\nThis bit enables the user to activate the external transceiver control, through the DE signal.\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity selection\nThis bit can only be written when the USART is disabled (UE = 0).\nNote: If the Driver Enable feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count\nThis bitfield specifies the number of retries for transmission and reception in Smartcard mode.\nIn transmission mode, it specifies the number of automatic retransmission retries, before generating a transmission error (FE bit set).\nIn reception mode, it specifies the number or erroneous reception trials, before generating a reception error (RXNE/RXFNE and PE bits set).\nThis bitfield must be programmed only when the USART is disabled (UE = 0).\nWhen the USART is enabled (UE = 1), this bitfield may only be written to 0x0, in order to stop retransmission.\n0x1 to 0x7: number of automatic retransmission attempts (before signaling error)\nNote: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from low-power mode interrupt flag selection\nThis bitfield specifies the event which activates the WUF (Wakeup from low-power mode flag).\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode interrupt enable\nThis bit is set and cleared by software.\nNote: WUFIE must be set before entering in low-power mode.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time, interrupt enable\nThis bit is set and cleared by software.\nNote: If the USART does not support the Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold configuration\nRemaining combinations: Reserved"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold configuration\nRemaining combinations: Reserved"
            }
        ]
    },
    "1073821708": {
        "name": "USART_BRR",
        "address": 1073821708,
        "size": 32,
        "access": "",
        "desc": "USART baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "USART baud rate\nBRR[15:4]\nBRR[15:4] = USARTDIV[15:4]\nBRR[3:0]\nWhen OVER8 = 0, BRR[3:0] = USARTDIV[3:0].\nWhen OVER8 = 1:\nBRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.\nBRR[3] must be kept cleared."
            }
        ]
    },
    "1073821712": {
        "name": "USART_GTPR",
        "address": 1073821712,
        "size": 32,
        "access": "",
        "desc": "USART guard time and prescaler register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            },
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value\nThis bitfield is used to program the Guard time value in terms of number of baud clock periods.\nThis is used in Smartcard mode. The Transmission Complete flag is set after this guard time value.\nThis bitfield can only be written when the USART is disabled (UE = 0).\nNote: If Smartcard mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            }
        ]
    },
    "1073821716": {
        "name": "USART_RTOR",
        "address": 1073821716,
        "size": 32,
        "access": "",
        "desc": "USART receiver timeout register",
        "fields": [
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value\nThis bitfield gives the Receiver timeout value in terms of number of bits during which there is no activity on the RX line.\nIn standard mode, the RTOF flag is set if, after the last received character, no new start bit is detected for more than the RTO value.\nIn Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard chapter for more details. In the standard, the CWT/BWT measurement is done starting from the start bit of the last received character.\nNote: This value must only be programmed once per received character."
            },
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block length\nThis bitfield gives the Block length in Smartcard T = 1 Reception. Its value equals the number of information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.\nExamples:\nBLEN = 0: 0 information characters + LEC\nBLEN = 1: 0 information characters + CRC\nBLEN = 255: 254 information characters + CRC (total 256 characters))\nIn Smartcard mode, the Block length counter is reset when TXE = 0 (TXFE = 0 in case FIFO mode is enabled).\nThis bitfield can be used also in other modes. In this case, the Block length counter is reset when RE = 0 (receiver disabled) and/or when the EOBCF bit is written to 1.\nNote: This value can be programmed after the start of the block reception (using the data from the LEN character in the Prologue Field). It must be programmed only once per received block."
            }
        ]
    },
    "1073821720": {
        "name": "USART_RQR",
        "address": 1073821720,
        "size": 32,
        "access": "",
        "desc": "USART request register",
        "fields": [
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request\nWriting 1 to this bit resets the ABRF and ABRE flags in the USART_ISR and requests an automatic baud rate measurement on the next received data frame.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.\nNote: When the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request\nWriting 1 to this bit puts the USART in Mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis enables to discard the received data without reading them, and avoid an overrun condition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush request\nWhen FIFO mode is disabled, writing  1  to this bit sets the TXE flag. This enables to discard the transmit data. This bit must be used only in Smartcard mode, when data have not been sent due to errors (NACK) and the FE flag is active in the USART_ISR register. If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value.\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO. This sets the TXFE flag (Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is supported in both UART and Smartcard modes.\nNote: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register."
            }
        ]
    },
    "1073821724": {
        "name": "USART_ISR",
        "address": 1073821724,
        "size": 32,
        "access": "",
        "desc": "USART interrupt and status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nWhen transmitting data in Smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR3 register.\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by software, writing 1 to the NECF bit in the USART_ICR register.\nNote: This bit does not generate an interrupt as it appears at the same time as the RXFNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.\nNote: When the line is noise-free, the NE flag can be disabled by programming the ONEBIT bit to 1 to increase the USART tolerance to deviations (Refer to Section 33.5.8: Tolerance of the USART receiver to clock deviation on page 1055).\nNote: This error is associated with the character in the USART_RDR."
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USART_RDR register while RXFF = 1. It is cleared by a software, writing 1 to the ORECF, in the USART_ICR register.\nAn interrupt is generated if RXFNEIE = 1 in the USART_CR1 register, or EIE = 1 in the USART_CR3 register.\nNote: When this bit is set, the USART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.\nNote: This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the USART_CR3 register."
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if IDLEIE = 1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the USART_ICR register.\nNote: The IDLE bit is not set again until the RXFNE bit has been set (i.e. a new idle line occurs).\nNote: If Mute mode is enabled (MME = 1), IDLE is set if the USART is not mute (RWU = 0), whatever the Mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set."
            },
            {
                "name": "RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty\nRXFNE bit is set by hardware when the RXFIFO is not empty, meaning that data can be read from the USART_RDR register. Every read operation from the USART_RDR frees a location in the RXFIFO.\nRXFNE is cleared when the RXFIFO is empty. The RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR register.\nAn interrupt is generated if RXFNEIE = 1 in the USART_CR1 register."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete\nThis bit indicates that the last data written in the USART_TDR has been transmitted out of the shift register.\nIt is set by hardware when the transmission of a frame containing data is complete and when TXFE is set.\nAn interrupt is generated if TCIE = 1 in the USART_CR1 register.\nTC bit is is cleared by software, by writing 1 to the TCCF in the USART_ICR register or by a write to the USART_TDR register.\nNote: If TE bit is reset and no transmission is on going, the TC bit is immediately set."
            },
            {
                "name": "TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full\nTXFNF is set by hardware when TXFIFO is not full meaning that data can be written in the USART_TDR. Every write operation to the USART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the USART_TDR.\nAn interrupt is generated if the TXFNFIE bit =1 in the USART_CR1 register.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO (TXFNF and TXFE are set at the same time).\nNote: This bit is used during single buffer transmission."
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection flag\nThis bit is set by hardware when the LIN break is detected. It is cleared by software, by writing 1 to the LBDCF in the USART_ICR.\nAn interrupt is generated if LBDIE = 1 in the USART_CR2 register.\nNote: If the USART does not support LIN mode, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS interrupt flag\nThis bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE = 1 in the USART_CR3 register.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout\nThis bit is set by hardware when the timeout value, programmed in the RTOR register has lapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in the USART_ICR register.\nAn interrupt is generated if RTOIE = 1 in the USART_CR2 register.\nIn Smartcard mode, the timeout corresponds to the CWT or BWT timings.\nNote: If a time equal to the value programmed in RTOR register separates 2 characters, RTOF is not set. If this time exceeds this value + 2 sample times (2/16 or 2/8, depending on the oversampling method), RTOF flag is set.\nNote: The counter counts even if RE = 0 but RTOF is set only when RE = 1. If the timeout has already elapsed when RE is set, then RTOF is set.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block flag\nThis bit is set by hardware when a complete block has been received (for example T = 1 Smartcard mode). The detection is done when the number of received bytes (from the start of the block, including the prologue) is equal or greater than BLEN + 4.\nAn interrupt is generated if the EOBIE = 1 in the USART_CR1 register.\nIt is cleared by software, writing 1 to the EOBCF in the USART_ICR register.\nNote: If Smartcard mode is not supported, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error flag\nIn slave transmission mode, this flag is set when the first clock pulse for data transmission appears while the software has not yet loaded any value into USART_TDR. This flag is reset by setting UDRCF bit in the USART_ICR register.\nNote: If the USART does not support the SPI slave mode, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Auto baud rate error\nThis bit is set by hardware if the baud rate measurement failed (baud rate out of range or character comparison failed)\nIt is cleared by software, by writing 1 to the ABRRQ bit in the USART_RQR register.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Auto baud rate flag\nThis bit is set by hardware when the automatic baud rate has been set (RXFNE is also set, generating an interrupt if RXFNEIE = 1) or when the auto baud rate operation was completed without success (ABRE = 1) (ABRE, RXFNE and FE are also set in this case)\nIt is cleared by software, in order to request a new auto baud rate detection, by writing 1 to the ABRRQ in the USART_RQR register.\nNote: If the USART does not support the auto baud rate feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not)."
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE = 1in the USART_CR1 register."
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission."
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receiver wakeup from Mute mode\nThis bit indicates if the USART is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The Mute mode control sequence (address or IDLE) is selected by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the USART_RQR register.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode flag\nThis bit is set by hardware, when a wakeup event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the USART_ICR register.\nAn interrupt is generated if WUFIE = 1 in the USART_CR3 register.\nNote: When UESM is cleared, WUF flag is also cleared.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by the USART.\nIt can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the USART_CR1 register, in order to respect the TE = 0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by the USART.\nIt can be used to verify that the USART is ready for reception before entering low-power mode.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO empty\nThis bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the USART_RQR register.\nAn interrupt is generated if the TXFEIE bit  = 1 (bit 30) in the USART_CR1 register."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO full\nThis bit is set by hardware when the number of received data corresponds to RXFIFO size + 1 (RXFIFO full + 1 data in the USART_RDR register.\nAn interrupt is generated if the RXFFIE bit  = 1 in the USART_CR1 register."
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag\nThis bit is set by hardware when the threshold programmed in RXFTCFG in USART_CR3 register is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and one data in the USART_RDR register. An interrupt is generated if the RXFTIE bit  = 1 (bit 27) in the USART_CR3 register.\nNote: When the RXFTCFG threshold is configured to  101 , RXFT flag is set if 16 data are available i.e. 15 data in the RXFIFO and 1 data in the USART_RDR. Consequently, the 17th received data does not cause an overrun error. The overrun error occurs after receiving the 18th data."
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the threshold programmed in TXFTCFG of USART_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit  = 1 (bit 31) in the USART_CR3 register."
            }
        ]
    },
    "1073821728": {
        "name": "USART_ICR",
        "address": 1073821728,
        "size": 32,
        "access": "",
        "desc": "USART interrupt flag clear register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register."
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag\nWriting 1 to this bit clears the NE flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag\nWriting 1 to this bit clears the TXFE flag in the USART_ISR register."
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register."
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time clear flag\nWriting 1 to this bit clears the TCBGT flag in the USART_ISR register."
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear flag\nWriting 1 to this bit clears the LBDF flag in the USART_ISR register.\nNote: If LIN mode is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register.\nNote: If the hardware flow control feature is not supported, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear flag\nWriting 1 to this bit clears the RTOF flag in the USART_ISR register.\nNote: If the USART does not support the Receiver timeout feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag\nWriting 1 to this bit clears the EOBF flag in the USART_ISR register.\nNote: If the USART does not support Smartcard mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear flag\nWriting 1 to this bit clears the UDRF flag in the USART_ISR register.\nNote: If the USART does not support SPI slave mode, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register."
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode clear flag\nWriting 1 to this bit clears the WUF flag in the USART_ISR register.\nNote: If the USART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation on page 1038."
            }
        ]
    },
    "1073821732": {
        "name": "USART_RDR",
        "address": 1073821732,
        "size": 32,
        "access": "",
        "desc": "USART receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 320).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity bit."
            }
        ]
    },
    "1073821736": {
        "name": "USART_TDR",
        "address": 1073821736,
        "size": 32,
        "access": "",
        "desc": "USART transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value\nContains the data character to be transmitted.\nThe USART_TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 320).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF = 1."
            }
        ]
    },
    "1073821740": {
        "name": "USART_PRESC",
        "address": 1073821740,
        "size": 32,
        "access": "",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler\nThe USART input clock can be divided by a prescaler factor:\nRemaining combinations: Reserved\nNote: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256."
            }
        ]
    },
    "1073774592": {
        "name": "LPUART_CR1",
        "address": 1073774592,
        "size": 32,
        "access": "",
        "desc": "LPUART control register 1",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPUART enable\nWhen this bit is cleared, the LPUART prescalers and outputs are stopped immediately, and current operations are discarded. The configuration of the LPUART is kept, but all the status flags, in the LPUART_ISR are reset. This bit is set and cleared by software.\nNote: To enter low-power mode without generating errors on the line, the TE bit must be reset before and the software must wait for the TC bit in the LPUART_ISR to be set before resetting the UE bit.\nNote: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled before resetting the UE bit."
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPUART enable in Stop mode\nWhen this bit is cleared, the LPUART is not able to wake up the MCU from low-power mode.\nWhen this bit is set, the LPUART is able to wake up the MCU from low-power mode, provided that the LPUART clock selection is HSI or LSE in the RCC.\nThis bit is set and cleared by software.\nNote: It is recommended to set the UESM bit just before entering low-power mode and clear it on exit from low-power mode."
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable\nThis bit enables the receiver. It is set and cleared by software."
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\nNote: During transmission, a low pulse on the TE bit ( 0  followed by  1 ) sends a preamble (idle line) after the current word. In order to generate an idle character, the TE must not be immediately written to 1. In order to ensure the required duration, the software can poll the TEACK bit in the LPUART_ISR register.\nNote: When TE is set there is a 1 bit-time delay before the transmission starts."
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M = 1; 8th bit if M = 0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method\nThis bit determines the LPUART wakeup method from Mute mode. It is set or cleared by software.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length\nThis bit is used in conjunction with bit 28 (M1) to determine the word length. It is set or cleared by software (refer to bit 28 (M1) description).\nThis bit can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable\nThis bit activates the Mute mode function of the LPUART. When set, the LPUART can switch between the active and Mute modes, as defined by the WAKE bit. It is set and cleared by software."
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted message, and the de-activation of the DE (Driver Enable) signal.It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 34.4.13: RS232 Hardware flow control and RS485 Driver Enable.\nIf the LPUART_TDR register is written during the DEDT time, the new data is transmitted only when the DEDT and DEAT times have both elapsed.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and the beginning of the start bit. It is expressed in lpuart_ker_ck clock cycles. For more details, refer Section 33.5.20: RS232 Hardware flow control and RS485 Driver Enable.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit must be used in conjunction with bit 12 (M0) to determine the word length. It is set or cleared by software.\nM[1:0] =  00 : 1 Start bit, 8 Data bits, n Stop bit\nM[1:0] =  01 : 1 Start bit, 9 Data bits, n Stop bit\nM[1:0] =  10 : 1 Start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the LPUART is disabled (UE = 0).\nNote: In 7-bit data length mode, the Smartcard mode, LIN master mode and Auto baud rate (0x7F and 0x55 frames detection) are not supported."
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO full interrupt enable\nThis bit is set and cleared by software."
            }
        ]
    },
    "1073774596": {
        "name": "LPUART_CR2",
        "address": 1073774596,
        "size": 32,
        "access": "",
        "desc": "LPUART control register 2",
        "fields": [
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit address detection/4-bit address detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\nThis bit can only be written when the LPUART is disabled (UE = 0)\nNote: In 7-bit and 9-bit data modes, the address detection is done on 6-bit and 8-bit address (ADD[5:0] and ADD[7:0]) respectively."
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits\nThese bits are used for programming the stop bits.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins\nThis bit is set and cleared by software.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the RX line.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level inversion\nThis bit is set and cleared by software.\nThis enables the use of an external inverter on the TX line.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion\nThis bit is set and cleared by software.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first\nThis bit is set and cleared by software.\nThis bitfield can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the LPUART node\nThese bits give the address of the LPUART node in Mute mode or a character code to be recognized in low-power or Run mode:\nIn Mute mode: they are used in multiprocessor communication to wakeup from Mute mode with 4-bit/7-bit address mark detection. The MSB of the character sent by the transmitter should be equal to 1. In 4-bit address mark detection, only ADD[3:0] bits are used.\nIn low-power mode: they are used for wake up from low-power mode on character match.\nWhen WUS[1:0] is programmed to 0b00 (WUF active on address match), the wakeup from low-power mode is performed when the received character corresponds to the character programmed through ADD[6:0] or ADD[3:0] bitfield (depending on ADDM7 bit), and WUF interrupt is enabled by setting WUFIE bit. The MSB of the character sent by transmitter should be equal to 1.\nIn Run mode with Mute mode inactive (for example, end-of-block detection in ModBus protocol): the whole received character (8 bits) is compared to ADD[7:0] value and CMF flag is set on match. An interrupt is generated if the CMIE bit is set.\nThese bits can only be written when the reception is disabled (RE = 0) or when the USART is disabled (UE = 0)."
            }
        ]
    },
    "1073774600": {
        "name": "LPUART_CR3",
        "address": 1073774600,
        "size": 32,
        "access": "",
        "desc": "LPUART control register 3",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing error, overrun error or noise flag (FE = 1 or ORE = 1 or NE = 1 in the LPUART_ISR register)."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection\nSelection of Single-wire Half-duplex mode\nThis bit can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver\nThis bit is set/reset by software"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter\nThis bit is set/reset by software"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable\nThis bit can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable\nThis bit can only be written when the LPUART is disabled (UE = 0)"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun disable\nThis bit is used to disable the receive overrun detection.\nthe ORE flag is not set and the new received data overwrites the previous content of the LPUART_RDR register.\nThis bit can only be written when the LPUART is disabled (UE = 0).\nNote: This control bit enables checking the communication flow w/o reading the data."
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA disable on reception error\nThis bit can only be written when the LPUART is disabled (UE = 0).\nNote: The reception errors are: parity error, framing error or noise error."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode\nThis bit enables the user to activate the external transceiver control, through the DE signal.\nThis bit can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity selection\nThis bit can only be written when the LPUART is disabled (UE = 0)."
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from low-power mode interrupt flag selection\nThis bitfield specifies the event which activates the WUF (Wakeup from low-power mode flag).\nThis bitfield can only be written when the LPUART is disabled (UE = 0).\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation."
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode interrupt enable\nThis bit is set and cleared by software.\nNote: WUFIE must be set before entering in low-power mode.\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and must be kept at reset value. Refer to Section 33.4: USART implementation."
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold configuration\nRemaining combinations: Reserved."
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt enable\nThis bit is set and cleared by software."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold configuration\nRemaining combinations: Reserved."
            }
        ]
    },
    "1073774604": {
        "name": "LPUART_BRR",
        "address": 1073774604,
        "size": 32,
        "access": "",
        "desc": "LPUART baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "LPUART baud rate"
            }
        ]
    },
    "1073774616": {
        "name": "LPUART_RQR",
        "address": 1073774616,
        "size": 32,
        "access": "",
        "desc": "LPUART request register",
        "fields": [
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as the transmit machine is available.\nNote: If the application needs to send the break character following all previously inserted data, including the ones not yet transmitted, the software should wait for the TXE flag assertion before setting the SBKRQ bit."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request\nWriting 1 to this bit puts the LPUART in Mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request\nWriting 1 to this bit clears the RXNE flag.\nThis enables discarding the received data without reading it, and avoid an overrun condition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush request\nThis bit is used when FIFO mode is enabled. TXFRQ bit is set to flush the whole FIFO. This sets the flag TXFE (TXFIFO empty, bit 23 in the LPUART_ISR register).\nNote: In FIFO mode, the TXFNF flag is reset during the flush request until TxFIFO is empty in order to ensure that no data are written in the data register."
            }
        ]
    },
    "1073774620": {
        "name": "LPUART_ISR",
        "address": 1073774620,
        "size": 32,
        "access": "",
        "desc": "LPUART interrupt and status register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by software, writing 1 to the PECF in the LPUART_ICR register.\nAn interrupt is generated if PEIE = 1 in the LPUART_CR1 register.\nNote: This error is associated with the character in the LPUART_RDR."
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by software, writing 1 to the FECF bit in the LPUART_ICR register.\nWhen transmitting data in Smartcard mode, this bit is set when the maximum number of transmit attempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the LPUART_CR3 register.\nNote: This error is associated with the character in the LPUART_RDR."
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Start bit noise detection flag\nThis bit is set by hardware when noise is detected on the start bit of a received frame. It is cleared by software, writing 1 to the NECF bit in the LPUART_ICR register.\nNote: This bit does not generate an interrupt as it appears at the same time as the RXFNE bit which itself generates an interrupt. An interrupt is generated when the NE flag is set during multi buffer communication if the EIE bit is set.\nNote: This error is associated with the character in the LPUART_RDR."
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the LPUART_RDR register while RXFF = 1. It is cleared by a software, writing 1 to the ORECF, in the LPUART_ICR register.\nAn interrupt is generated if RXFNEIE = 1 or EIE = 1 in the LPUART_CR1 register, or EIE = 1 in the LPUART_CR3 register.\nNote: When this bit is set, the LPUART_RDR register content is not lost but the shift register is overwritten. An interrupt is generated if the ORE flag is set during multi buffer communication if the EIE bit is set.\nNote: This bit is permanently forced to 0 (no overrun detection) when the bit OVRDIS is set in the LPUART_CR3 register."
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected\nThis bit is set by hardware when an Idle line is detected. An interrupt is generated if IDLEIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the IDLECF in the LPUART_ICR register.\nNote: The IDLE bit is not set again until the RXFNE bit has been set (i.e. a new idle line occurs).\nNote: If Mute mode is enabled (MME = 1), IDLE is set if the LPUART is not mute (RWU = 0), whatever the Mute mode selected by the WAKE bit. If RWU = 1, IDLE is not set."
            },
            {
                "name": "RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXFIFO not empty\nRXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from the LPUART_RDR register. Every read of the LPUART_RDR frees a location in the RXFIFO. It is cleared when the RXFIFO is empty.\nThe RXFNE flag can also be cleared by writing 1 to the RXFRQ in the LPUART_RQR register.\nAn interrupt is generated if RXFNEIE = 1 in the LPUART_CR1 register."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete\nThis bit is set by hardware if the transmission of a frame containing data is complete and if TXFF is set. An interrupt is generated if TCIE = 1 in the LPUART_CR1 register. It is cleared by software, writing 1 to the TCCF in the LPUART_ICR register or by a write to the LPUART_TDR register.\nAn interrupt is generated if TCIE = 1 in the LPUART_CR1 register.\nNote: If TE bit is reset and no transmission is on going, the TC bit is set immediately."
            },
            {
                "name": "TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFIFO not full\nTXFNF is set by hardware when TXFIFO is not full, and so data can be written in the LPUART_TDR. Every write in the LPUART_TDR places the data in the TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag is cleared indicating that data can not be written into the LPUART_TDR.\nThe TXFNF is kept reset during the flush request until TXFIFO is empty. After sending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to writing in TXFIFO (TXFNF and TXFE are set at the same time).\nAn interrupt is generated if the TXFNFIE bit  = 1 in the LPUART_CR1 register.\nNote: This bit is used during single buffer transmission."
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS interrupt flag\nThis bit is set by hardware when the CTS input toggles, if the CTSE bit is set. It is cleared by software, by writing 1 to the CTSCF bit in the LPUART_ICR register.\nAn interrupt is generated if CTSIE = 1 in the LPUART_CR3 register.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the CTS input pin.\nNote: If the hardware flow control feature is not supported, this bit is reserved and kept at reset value."
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the RX line (successful start bit detected). It is reset at the end of the reception (successful or not)."
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is cleared by software, writing 1 to the CMCF in the LPUART_ICR register.\nAn interrupt is generated if CMIE = 1in the LPUART_CR1 register."
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing 1 to the SBKRQ bit in the LPUART_CR3 register. It is automatically reset by hardware during the stop bit of break transmission."
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receiver wakeup from Mute mode\nThis bit indicates if the LPUART is in Mute mode. It is cleared/set by hardware when a wakeup/mute sequence is recognized. The Mute mode control sequence (address or IDLE) is selected by the WAKE bit in the LPUART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the MMRQ bit in the LPUART_RQR register.\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode flag\nThis bit is set by hardware, when a wakeup event is detected. The event is defined by the WUS bitfield. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register.\nAn interrupt is generated if WUFIE = 1 in the LPUART_CR3 register.\nNote: When UESM is cleared, WUF flag is also cleared.\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by the LPUART.\nIt can be used when an idle frame request is generated by writing TE = 0, followed by TE = 1 in the LPUART_CR1 register, in order to respect the TE = 0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by the LPUART.\nIt can be used to verify that the LPUART is ready for reception before entering low-power mode.\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO empty\nThis bit is set by hardware when TXFIFO is empty. When the TXFIFO contains at least one data, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in the LPUART_RQR register.\nAn interrupt is generated if the TXFEIE bit  = 1 (bit 30) in the LPUART_CR1 register."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO full\nThis bit is set by hardware when the number of received data corresponds to RXFIFO size + 1 (RXFIFO full + 1 data in the LPUART_RDR register.\nAn interrupt is generated if the RXFFIE bit  = 1 in the LPUART_CR1 register."
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag\nThis bit is set by hardware when the RXFIFO reaches the threshold programmed in RXFTCFG in LPUART_CR3 register i.e. the Receive FIFO contains RXFTCFG data. An interrupt is generated if the RXFTIE bit  = 1 (bit 27) in the LPUART_CR3 register."
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the threshold programmed in TXFTCFG in LPUART_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is generated if the TXFTIE bit  = 1 (bit 31) in the LPUART_CR3 register."
            }
        ]
    },
    "1073774624": {
        "name": "LPUART_ICR",
        "address": 1073774624,
        "size": 32,
        "access": "",
        "desc": "LPUART interrupt flag clear register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag\nWriting 1 to this bit clears the PE flag in the LPUART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag\nWriting 1 to this bit clears the FE flag in the LPUART_ISR register."
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag\nWriting 1 to this bit clears the NE flag in the LPUART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the LPUART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the LPUART_ISR register."
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the LPUART_ISR register."
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the LPUART_ISR register."
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag\nWriting 1 to this bit clears the CMF flag in the LPUART_ISR register."
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from low-power mode clear flag\nWriting 1 to this bit clears the WUF flag in the LPUART_ISR register.\nNote: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and kept at reset value. Refer to Section 33.4: USART implementation."
            }
        ]
    },
    "1073774628": {
        "name": "LPUART_RDR",
        "address": 1073774628,
        "size": 32,
        "access": "",
        "desc": "LPUART receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the internal bus (see Figure 347).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity bit."
            }
        ]
    },
    "1073774632": {
        "name": "LPUART_TDR",
        "address": 1073774632,
        "size": 32,
        "access": "",
        "desc": "LPUART transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value\nContains the data character to be transmitted.\nThe TDR register provides the parallel interface between the internal bus and the output shift register (see Figure 347).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the LPUART_CR1 register), the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect because it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF = 1."
            }
        ]
    },
    "1073774636": {
        "name": "LPUART_PRESC",
        "address": 1073774636,
        "size": 32,
        "access": "",
        "desc": "LPUART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler\nThe LPUART input clock can be divided by a prescaler:\nRemaining combinations: Reserved.\nNote: When PRESCALER is programmed with a value different of the allowed ones, programmed prescaler value is 1011 i.e. input clock divided by 256."
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode\n              enable"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional\n              mode"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation\n              enable"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC transfer next"
            },
            {
                "name": "DFF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only"
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt\n              enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt\n              enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size"
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              reception"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for\n              transmission"
            }
        ]
    },
    "1073819656": {
        "name": "SR",
        "address": 1073819656,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag"
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag"
            },
            {
                "name": "TIFRFE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level"
            }
        ]
    },
    "1073819660": {
        "name": "DR",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register"
            }
        ]
    },
    "1073819664": {
        "name": "CRCPR",
        "address": 1073819664,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819668": {
        "name": "RXCRCR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "RX CRC register",
        "fields": [
            {
                "name": "RxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register"
            }
        ]
    },
    "1073819672": {
        "name": "TXCRCR",
        "address": 1073819672,
        "size": 32,
        "access": "read-only",
        "desc": "TX CRC register",
        "fields": [
            {
                "name": "TxCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register"
            }
        ]
    },
    "1342579712": {
        "name": "POWER",
        "address": 1342579712,
        "size": 32,
        "access": "read-write",
        "desc": "power control register",
        "fields": [
            {
                "name": "PWRCTRL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SDMMC state control bits"
            },
            {
                "name": "VSWITCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage switch sequence start"
            },
            {
                "name": "VSWITCHEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage switch procedure enable"
            },
            {
                "name": "DIRPOL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data and command direction signals polarity selection"
            }
        ]
    },
    "1342579716": {
        "name": "CLKCR",
        "address": 1342579716,
        "size": 32,
        "access": "read-write",
        "desc": "SDI clock control register",
        "fields": [
            {
                "name": "SELCLKRX",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Receive clock selection"
            },
            {
                "name": "BUSSPEED",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50"
            },
            {
                "name": "DDR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data rate signaling selection"
            },
            {
                "name": "HWFC_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Hardware flow control enable"
            },
            {
                "name": "NEGEDGE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC_CK dephasing selection bit for data and command"
            },
            {
                "name": "WIDBUS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Wide bus mode enable bit"
            },
            {
                "name": "PWRSAV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Power saving configuration bit"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Clock divide factor"
            }
        ]
    },
    "1342579720": {
        "name": "ARGR",
        "address": 1342579720,
        "size": 32,
        "access": "read-write",
        "desc": "argument register",
        "fields": [
            {
                "name": "CMDARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Command argument"
            }
        ]
    },
    "1342579724": {
        "name": "CMDR",
        "address": 1342579724,
        "size": 32,
        "access": "read-write",
        "desc": "command register",
        "fields": [
            {
                "name": "CMDSUSPEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Suspend or Resume command and\nsignals interrupt period start/end"
            },
            {
                "name": "BOOTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable boot mode procedure"
            },
            {
                "name": "BOOTMODE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Select the boot mode procedure to be used"
            },
            {
                "name": "DTHOLD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hold new data block transmission and reception in the DPSM"
            },
            {
                "name": "CPSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Command path state machine (CPSM) Enable\n              bit"
            },
            {
                "name": "WAITPEND",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPSM Waits for ends of data transfer\n              (CmdPend internal signal)"
            },
            {
                "name": "WAITINT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPSM waits for interrupt\n              request"
            },
            {
                "name": "WAITRESP",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Wait for response bits"
            },
            {
                "name": "CMDSTOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Stop Transmission command and signals\nAbort to the DPSM"
            },
            {
                "name": "CMDTRANS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a data transfer command, stops the interrupt\nperiod, and signals DataEnable to the DPSM"
            },
            {
                "name": "CMDINDEX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Command index"
            }
        ]
    },
    "1342579728": {
        "name": "RESPCMDR",
        "address": 1342579728,
        "size": 32,
        "access": "read-only",
        "desc": "command response register",
        "fields": [
            {
                "name": "RESPCMD",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Response command index"
            }
        ]
    },
    "1342579732": {
        "name": "RESP1R",
        "address": 1342579732,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342579736": {
        "name": "RESP2R",
        "address": 1342579736,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342579740": {
        "name": "RESP3R",
        "address": 1342579740,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342579744": {
        "name": "RESP4R",
        "address": 1342579744,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342579748": {
        "name": "DTIMER",
        "address": 1342579748,
        "size": 32,
        "access": "read-write",
        "desc": "data timer register",
        "fields": [
            {
                "name": "DATATIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data timeout period"
            }
        ]
    },
    "1342579752": {
        "name": "DLENR",
        "address": 1342579752,
        "size": 32,
        "access": "read-write",
        "desc": "data length register",
        "fields": [
            {
                "name": "DATALENGTH",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data length value"
            }
        ]
    },
    "1342579756": {
        "name": "DCTRL",
        "address": 1342579756,
        "size": 32,
        "access": "read-write",
        "desc": "data control register",
        "fields": [
            {
                "name": "FIFORST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "FIFO reset, will flush any remaining data"
            },
            {
                "name": "BOOTACKEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable the reception of the boot acknowledgment"
            },
            {
                "name": "SDIOEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SD I/O enable functions"
            },
            {
                "name": "RWMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Read wait mode"
            },
            {
                "name": "RWSTOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Read wait stop"
            },
            {
                "name": "RWSTART",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Read wait start"
            },
            {
                "name": "DBLOCKSIZE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data block size"
            },
            {
                "name": "DTMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Data transfer mode selection 1: Stream\n              or SDIO multibyte data transfer"
            },
            {
                "name": "DTDIR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data transfer direction\n              selection"
            },
            {
                "name": "DTEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DTEN"
            }
        ]
    },
    "1342579760": {
        "name": "DCNTR",
        "address": 1342579760,
        "size": 32,
        "access": "read-only",
        "desc": "data counter register",
        "fields": [
            {
                "name": "DATACOUNT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data count value"
            }
        ]
    },
    "1342579764": {
        "name": "STAR",
        "address": 1342579764,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "IDMABTC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete"
            },
            {
                "name": "IDMATE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error"
            },
            {
                "name": "CKSTOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SDMMC_CK stopped in Voltage switch procedure"
            },
            {
                "name": "VSWEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion"
            },
            {
                "name": "ACKTIMEOUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Boot acknowledgment timeout"
            },
            {
                "name": "ACKFAIL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot acknowledgment received (boot acknowledgment check fail)"
            },
            {
                "name": "SDIOIT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO interrupt received"
            },
            {
                "name": "BUSYD0END",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "end of SDMMC_D0 Busy following a CMD response detected"
            },
            {
                "name": "BUSYD0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response\nand a second time 2 SDMMC_CK cycles after the CMD response"
            },
            {
                "name": "RXFIFOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receive FIFO empty"
            },
            {
                "name": "TXFIFOE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "RXFIFOF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Receive FIFO full"
            },
            {
                "name": "TXFIFOF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transmit FIFO full"
            },
            {
                "name": "RXFIFOHF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive FIFO half full: there are at\n              least 8 words in the FIFO"
            },
            {
                "name": "TXFIFOHE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Transmit FIFO half empty: at least 8\n              words can be written into the FIFO"
            },
            {
                "name": "CPSMACT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Command path state machine active, i.e. not in Idle state"
            },
            {
                "name": "DPSMACT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data path state machine active, i.e. not in Idle state"
            },
            {
                "name": "DABORT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted by CMD12"
            },
            {
                "name": "DBCKEND",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block sent/received"
            },
            {
                "name": "DHOLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data transfer Hold"
            },
            {
                "name": "DATAEND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end (data counter, SDIDCOUNT, is\n              zero)"
            },
            {
                "name": "CMDSENT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent (no response\n              required)"
            },
            {
                "name": "CMDREND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              passed)"
            },
            {
                "name": "RXOVERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Received FIFO overrun\n              error"
            },
            {
                "name": "TXUNDERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit FIFO underrun\n              error"
            },
            {
                "name": "DTIMEOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout"
            },
            {
                "name": "CTIMEOUT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command response timeout"
            },
            {
                "name": "DCRCFAIL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data block sent/received (CRC check\n              failed)"
            },
            {
                "name": "CCRCFAIL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              failed)"
            }
        ]
    },
    "1342579768": {
        "name": "ICR",
        "address": 1342579768,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "IDMABTCC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete clear bit"
            },
            {
                "name": "IDMATEC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error clear bit"
            },
            {
                "name": "CKSTOPC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOP flag clear bit"
            },
            {
                "name": "VSWENDC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "VSWEND flag clear bit"
            },
            {
                "name": "ACKTIMEOUTC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ACKTIMEOUT flag clear bit"
            },
            {
                "name": "ACKFAILC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ACKFAIL flag clear bit"
            },
            {
                "name": "SDIOITC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIOIT flag clear bit"
            },
            {
                "name": "BUSYD0ENDC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END flag clear bit"
            },
            {
                "name": "DABORTC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DABORT flag clear bit"
            },
            {
                "name": "DBCKENDC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DBCKEND flag clear bit"
            },
            {
                "name": "DHOLDC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DHOLD flag clear bit"
            },
            {
                "name": "DATAENDC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DATAEND flag clear bit"
            },
            {
                "name": "CMDSENTC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CMDSENT flag clear bit"
            },
            {
                "name": "CMDRENDC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CMDREND flag clear bit"
            },
            {
                "name": "RXOVERRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXOVERR flag clear bit"
            },
            {
                "name": "TXUNDERRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXUNDERR flag clear bit"
            },
            {
                "name": "DTIMEOUTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTIMEOUT flag clear bit"
            },
            {
                "name": "CTIMEOUTC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CTIMEOUT flag clear bit"
            },
            {
                "name": "DCRCFAILC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DCRCFAIL flag clear bit"
            },
            {
                "name": "CCRCFAILC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCRCFAIL flag clear bit"
            }
        ]
    },
    "1342579772": {
        "name": "MASKR",
        "address": 1342579772,
        "size": 32,
        "access": "read-write",
        "desc": "mask register",
        "fields": [
            {
                "name": "IDMABTCIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMABTCIE"
            },
            {
                "name": "CKSTOPIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOPIE"
            },
            {
                "name": "VSWENDIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion interrupt enable"
            },
            {
                "name": "ACKTIMEOUTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Acknowledgment timeout interrupt enable"
            },
            {
                "name": "ACKFAILIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Acknowledgment Fail interrupt enable"
            },
            {
                "name": "SDIOITIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO mode interrupt received interrupt\n              enable"
            },
            {
                "name": "BUSYD0ENDIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END interrupt enable"
            },
            {
                "name": "TXFIFOEIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt\n              enable"
            },
            {
                "name": "RXFIFOFIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rx FIFO full interrupt\n              enable"
            },
            {
                "name": "RXFIFOHFIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rx FIFO half full interrupt\n              enable"
            },
            {
                "name": "TXFIFOHEIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx FIFO half empty interrupt\n              enable"
            },
            {
                "name": "DABORTIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted interrupt enable"
            },
            {
                "name": "DBCKENDIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block end interrupt\n              enable"
            },
            {
                "name": "DHOLDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data hold interrupt enable"
            },
            {
                "name": "DATAENDIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end interrupt enable"
            },
            {
                "name": "CMDSENTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent interrupt\n              enable"
            },
            {
                "name": "CMDRENDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received interrupt\n              enable"
            },
            {
                "name": "RXOVERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO overrun error interrupt\n              enable"
            },
            {
                "name": "TXUNDERRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tx FIFO underrun error interrupt\n              enable"
            },
            {
                "name": "DTIMEOUTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout interrupt\n              enable"
            },
            {
                "name": "CTIMEOUTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command timeout interrupt\n              enable"
            },
            {
                "name": "DCRCFAILIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data CRC fail interrupt\n              enable"
            },
            {
                "name": "CCRCFAILIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command CRC fail interrupt\n              enable"
            }
        ]
    },
    "1342579776": {
        "name": "ACKTIMER",
        "address": 1342579776,
        "size": 32,
        "access": "read-write",
        "desc": "acknowledgment timer register",
        "fields": [
            {
                "name": "ACKTIME",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Boot acknowledgment timeout period"
            }
        ]
    },
    "1342579840": {
        "name": "FIFOR0",
        "address": 1342579840,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 0",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579844": {
        "name": "FIFOR1",
        "address": 1342579844,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 1",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579848": {
        "name": "FIFOR2",
        "address": 1342579848,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 2",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579852": {
        "name": "FIFOR3",
        "address": 1342579852,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 3",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579856": {
        "name": "FIFOR4",
        "address": 1342579856,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 4",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579860": {
        "name": "FIFOR5",
        "address": 1342579860,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 5",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579864": {
        "name": "FIFOR6",
        "address": 1342579864,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 6",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579868": {
        "name": "FIFOR7",
        "address": 1342579868,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 7",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579872": {
        "name": "FIFOR8",
        "address": 1342579872,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 8",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579876": {
        "name": "FIFOR9",
        "address": 1342579876,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 9",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579880": {
        "name": "FIFOR10",
        "address": 1342579880,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 10",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579884": {
        "name": "FIFOR11",
        "address": 1342579884,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 11",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579888": {
        "name": "FIFOR12",
        "address": 1342579888,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 12",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579892": {
        "name": "FIFOR13",
        "address": 1342579892,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 13",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579896": {
        "name": "FIFOR14",
        "address": 1342579896,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 14",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579900": {
        "name": "FIFOR15",
        "address": 1342579900,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 15",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342579792": {
        "name": "IDMACTRLR",
        "address": 1342579792,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "IDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IDMA enable"
            },
            {
                "name": "IDMABMODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Buffer mode selection"
            },
            {
                "name": "IDMABACT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Double buffer mode active buffer indication"
            }
        ]
    },
    "1342579796": {
        "name": "IDMABSIZER",
        "address": 1342579796,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer size register",
        "fields": [
            {
                "name": "IDMABNDT",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "Number of bytes per buffer"
            }
        ]
    },
    "1342579800": {
        "name": "IDMABASE0R",
        "address": 1342579800,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer 0 base address register",
        "fields": [
            {
                "name": "IDMABASE0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0]\nare always 0 and read only)"
            }
        ]
    },
    "1342579804": {
        "name": "IDMABASE1R",
        "address": 1342579804,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer 0 base address register",
        "fields": [
            {
                "name": "IDMABASE1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 1 memory base address, shall be word aligned (bit [1:0]\nare always 0 and read only)"
            }
        ]
    },
    "1342580736": {
        "name": "POWER",
        "address": 1342580736,
        "size": 32,
        "access": "read-write",
        "desc": "power control register",
        "fields": [
            {
                "name": "PWRCTRL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SDMMC state control bits"
            },
            {
                "name": "VSWITCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage switch sequence start"
            },
            {
                "name": "VSWITCHEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage switch procedure enable"
            },
            {
                "name": "DIRPOL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data and command direction signals polarity selection"
            }
        ]
    },
    "1342580740": {
        "name": "CLKCR",
        "address": 1342580740,
        "size": 32,
        "access": "read-write",
        "desc": "SDI clock control register",
        "fields": [
            {
                "name": "SELCLKRX",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Receive clock selection"
            },
            {
                "name": "BUSSPEED",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50"
            },
            {
                "name": "DDR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data rate signaling selection"
            },
            {
                "name": "HWFC_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Hardware flow control enable"
            },
            {
                "name": "NEGEDGE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC_CK dephasing selection bit for data and command"
            },
            {
                "name": "WIDBUS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Wide bus mode enable bit"
            },
            {
                "name": "PWRSAV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Power saving configuration bit"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Clock divide factor"
            }
        ]
    },
    "1342580744": {
        "name": "ARGR",
        "address": 1342580744,
        "size": 32,
        "access": "read-write",
        "desc": "argument register",
        "fields": [
            {
                "name": "CMDARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Command argument"
            }
        ]
    },
    "1342580748": {
        "name": "CMDR",
        "address": 1342580748,
        "size": 32,
        "access": "read-write",
        "desc": "command register",
        "fields": [
            {
                "name": "CMDSUSPEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Suspend or Resume command and\nsignals interrupt period start/end"
            },
            {
                "name": "BOOTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable boot mode procedure"
            },
            {
                "name": "BOOTMODE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Select the boot mode procedure to be used"
            },
            {
                "name": "DTHOLD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hold new data block transmission and reception in the DPSM"
            },
            {
                "name": "CPSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Command path state machine (CPSM) Enable\n              bit"
            },
            {
                "name": "WAITPEND",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPSM Waits for ends of data transfer\n              (CmdPend internal signal)"
            },
            {
                "name": "WAITINT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPSM waits for interrupt\n              request"
            },
            {
                "name": "WAITRESP",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Wait for response bits"
            },
            {
                "name": "CMDSTOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Stop Transmission command and signals\nAbort to the DPSM"
            },
            {
                "name": "CMDTRANS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a data transfer command, stops the interrupt\nperiod, and signals DataEnable to the DPSM"
            },
            {
                "name": "CMDINDEX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Command index"
            }
        ]
    },
    "1342580752": {
        "name": "RESPCMDR",
        "address": 1342580752,
        "size": 32,
        "access": "read-only",
        "desc": "command response register",
        "fields": [
            {
                "name": "RESPCMD",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Response command index"
            }
        ]
    },
    "1342580756": {
        "name": "RESP1R",
        "address": 1342580756,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342580760": {
        "name": "RESP2R",
        "address": 1342580760,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342580764": {
        "name": "RESP3R",
        "address": 1342580764,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342580768": {
        "name": "RESP4R",
        "address": 1342580768,
        "size": 32,
        "access": "read-only",
        "desc": "response 1..4 register",
        "fields": [
            {
                "name": "CARDSTATUS4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 347"
            }
        ]
    },
    "1342580772": {
        "name": "DTIMER",
        "address": 1342580772,
        "size": 32,
        "access": "read-write",
        "desc": "data timer register",
        "fields": [
            {
                "name": "DATATIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data timeout period"
            }
        ]
    },
    "1342580776": {
        "name": "DLENR",
        "address": 1342580776,
        "size": 32,
        "access": "read-write",
        "desc": "data length register",
        "fields": [
            {
                "name": "DATALENGTH",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data length value"
            }
        ]
    },
    "1342580780": {
        "name": "DCTRL",
        "address": 1342580780,
        "size": 32,
        "access": "read-write",
        "desc": "data control register",
        "fields": [
            {
                "name": "FIFORST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "FIFO reset, will flush any remaining data"
            },
            {
                "name": "BOOTACKEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable the reception of the boot acknowledgment"
            },
            {
                "name": "SDIOEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SD I/O enable functions"
            },
            {
                "name": "RWMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Read wait mode"
            },
            {
                "name": "RWSTOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Read wait stop"
            },
            {
                "name": "RWSTART",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Read wait start"
            },
            {
                "name": "DBLOCKSIZE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data block size"
            },
            {
                "name": "DTMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Data transfer mode selection 1: Stream\n              or SDIO multibyte data transfer"
            },
            {
                "name": "DTDIR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data transfer direction\n              selection"
            },
            {
                "name": "DTEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DTEN"
            }
        ]
    },
    "1342580784": {
        "name": "DCNTR",
        "address": 1342580784,
        "size": 32,
        "access": "read-only",
        "desc": "data counter register",
        "fields": [
            {
                "name": "DATACOUNT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data count value"
            }
        ]
    },
    "1342580788": {
        "name": "STAR",
        "address": 1342580788,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "IDMABTC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete"
            },
            {
                "name": "IDMATE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error"
            },
            {
                "name": "CKSTOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SDMMC_CK stopped in Voltage switch procedure"
            },
            {
                "name": "VSWEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion"
            },
            {
                "name": "ACKTIMEOUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Boot acknowledgment timeout"
            },
            {
                "name": "ACKFAIL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot acknowledgment received (boot acknowledgment check fail)"
            },
            {
                "name": "SDIOIT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO interrupt received"
            },
            {
                "name": "BUSYD0END",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "end of SDMMC_D0 Busy following a CMD response detected"
            },
            {
                "name": "BUSYD0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response\nand a second time 2 SDMMC_CK cycles after the CMD response"
            },
            {
                "name": "RXFIFOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receive FIFO empty"
            },
            {
                "name": "TXFIFOE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "RXFIFOF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Receive FIFO full"
            },
            {
                "name": "TXFIFOF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transmit FIFO full"
            },
            {
                "name": "RXFIFOHF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive FIFO half full: there are at\n              least 8 words in the FIFO"
            },
            {
                "name": "TXFIFOHE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Transmit FIFO half empty: at least 8\n              words can be written into the FIFO"
            },
            {
                "name": "CPSMACT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Command path state machine active, i.e. not in Idle state"
            },
            {
                "name": "DPSMACT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data path state machine active, i.e. not in Idle state"
            },
            {
                "name": "DABORT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted by CMD12"
            },
            {
                "name": "DBCKEND",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block sent/received"
            },
            {
                "name": "DHOLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data transfer Hold"
            },
            {
                "name": "DATAEND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end (data counter, SDIDCOUNT, is\n              zero)"
            },
            {
                "name": "CMDSENT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent (no response\n              required)"
            },
            {
                "name": "CMDREND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              passed)"
            },
            {
                "name": "RXOVERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Received FIFO overrun\n              error"
            },
            {
                "name": "TXUNDERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit FIFO underrun\n              error"
            },
            {
                "name": "DTIMEOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout"
            },
            {
                "name": "CTIMEOUT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command response timeout"
            },
            {
                "name": "DCRCFAIL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data block sent/received (CRC check\n              failed)"
            },
            {
                "name": "CCRCFAIL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              failed)"
            }
        ]
    },
    "1342580792": {
        "name": "ICR",
        "address": 1342580792,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "IDMABTCC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete clear bit"
            },
            {
                "name": "IDMATEC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error clear bit"
            },
            {
                "name": "CKSTOPC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOP flag clear bit"
            },
            {
                "name": "VSWENDC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "VSWEND flag clear bit"
            },
            {
                "name": "ACKTIMEOUTC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ACKTIMEOUT flag clear bit"
            },
            {
                "name": "ACKFAILC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ACKFAIL flag clear bit"
            },
            {
                "name": "SDIOITC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIOIT flag clear bit"
            },
            {
                "name": "BUSYD0ENDC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END flag clear bit"
            },
            {
                "name": "DABORTC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DABORT flag clear bit"
            },
            {
                "name": "DBCKENDC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DBCKEND flag clear bit"
            },
            {
                "name": "DHOLDC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DHOLD flag clear bit"
            },
            {
                "name": "DATAENDC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DATAEND flag clear bit"
            },
            {
                "name": "CMDSENTC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CMDSENT flag clear bit"
            },
            {
                "name": "CMDRENDC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CMDREND flag clear bit"
            },
            {
                "name": "RXOVERRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXOVERR flag clear bit"
            },
            {
                "name": "TXUNDERRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXUNDERR flag clear bit"
            },
            {
                "name": "DTIMEOUTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTIMEOUT flag clear bit"
            },
            {
                "name": "CTIMEOUTC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CTIMEOUT flag clear bit"
            },
            {
                "name": "DCRCFAILC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DCRCFAIL flag clear bit"
            },
            {
                "name": "CCRCFAILC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCRCFAIL flag clear bit"
            }
        ]
    },
    "1342580796": {
        "name": "MASKR",
        "address": 1342580796,
        "size": 32,
        "access": "read-write",
        "desc": "mask register",
        "fields": [
            {
                "name": "IDMABTCIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMABTCIE"
            },
            {
                "name": "CKSTOPIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOPIE"
            },
            {
                "name": "VSWENDIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section completion interrupt enable"
            },
            {
                "name": "ACKTIMEOUTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Acknowledgment timeout interrupt enable"
            },
            {
                "name": "ACKFAILIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Acknowledgment Fail interrupt enable"
            },
            {
                "name": "SDIOITIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO mode interrupt received interrupt\n              enable"
            },
            {
                "name": "BUSYD0ENDIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END interrupt enable"
            },
            {
                "name": "TXFIFOEIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt\n              enable"
            },
            {
                "name": "RXFIFOFIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rx FIFO full interrupt\n              enable"
            },
            {
                "name": "RXFIFOHFIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rx FIFO half full interrupt\n              enable"
            },
            {
                "name": "TXFIFOHEIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx FIFO half empty interrupt\n              enable"
            },
            {
                "name": "DABORTIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted interrupt enable"
            },
            {
                "name": "DBCKENDIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block end interrupt\n              enable"
            },
            {
                "name": "DHOLDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data hold interrupt enable"
            },
            {
                "name": "DATAENDIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end interrupt enable"
            },
            {
                "name": "CMDSENTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent interrupt\n              enable"
            },
            {
                "name": "CMDRENDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received interrupt\n              enable"
            },
            {
                "name": "RXOVERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO overrun error interrupt\n              enable"
            },
            {
                "name": "TXUNDERRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tx FIFO underrun error interrupt\n              enable"
            },
            {
                "name": "DTIMEOUTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout interrupt\n              enable"
            },
            {
                "name": "CTIMEOUTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command timeout interrupt\n              enable"
            },
            {
                "name": "DCRCFAILIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data CRC fail interrupt\n              enable"
            },
            {
                "name": "CCRCFAILIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command CRC fail interrupt\n              enable"
            }
        ]
    },
    "1342580800": {
        "name": "ACKTIMER",
        "address": 1342580800,
        "size": 32,
        "access": "read-write",
        "desc": "acknowledgment timer register",
        "fields": [
            {
                "name": "ACKTIME",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Boot acknowledgment timeout period"
            }
        ]
    },
    "1342580864": {
        "name": "FIFOR0",
        "address": 1342580864,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 0",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580868": {
        "name": "FIFOR1",
        "address": 1342580868,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 1",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580872": {
        "name": "FIFOR2",
        "address": 1342580872,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 2",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580876": {
        "name": "FIFOR3",
        "address": 1342580876,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 3",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580880": {
        "name": "FIFOR4",
        "address": 1342580880,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 4",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580884": {
        "name": "FIFOR5",
        "address": 1342580884,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 5",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580888": {
        "name": "FIFOR6",
        "address": 1342580888,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 6",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580892": {
        "name": "FIFOR7",
        "address": 1342580892,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 7",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580896": {
        "name": "FIFOR8",
        "address": 1342580896,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 8",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580900": {
        "name": "FIFOR9",
        "address": 1342580900,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 9",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580904": {
        "name": "FIFOR10",
        "address": 1342580904,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 10",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580908": {
        "name": "FIFOR11",
        "address": 1342580908,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 11",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580912": {
        "name": "FIFOR12",
        "address": 1342580912,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 12",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580916": {
        "name": "FIFOR13",
        "address": 1342580916,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 13",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580920": {
        "name": "FIFOR14",
        "address": 1342580920,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 14",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580924": {
        "name": "FIFOR15",
        "address": 1342580924,
        "size": 32,
        "access": "read-write",
        "desc": "data FIFO register 15",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data"
            }
        ]
    },
    "1342580816": {
        "name": "IDMACTRLR",
        "address": 1342580816,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "IDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IDMA enable"
            },
            {
                "name": "IDMABMODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Buffer mode selection"
            },
            {
                "name": "IDMABACT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Double buffer mode active buffer indication"
            }
        ]
    },
    "1342580820": {
        "name": "IDMABSIZER",
        "address": 1342580820,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer size register",
        "fields": [
            {
                "name": "IDMABNDT",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "Number of bytes per buffer"
            }
        ]
    },
    "1342580824": {
        "name": "IDMABASE0R",
        "address": 1342580824,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer 0 base address register",
        "fields": [
            {
                "name": "IDMABASE0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0]\nare always 0 and read only)"
            }
        ]
    },
    "1342580828": {
        "name": "IDMABASE1R",
        "address": 1342580828,
        "size": 32,
        "access": "read-write",
        "desc": "IDMA buffer 0 base address register",
        "fields": [
            {
                "name": "IDMABASE1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 1 memory base address, shall be word aligned (bit [1:0]\nare always 0 and read only)"
            }
        ]
    },
    "1073808384": {
        "name": "IMR1",
        "address": 1073808384,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 17"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 18"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 19"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 20"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 21"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 22"
            },
            {
                "name": "MR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 23"
            },
            {
                "name": "MR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 24"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 25"
            },
            {
                "name": "MR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 26"
            },
            {
                "name": "MR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 27"
            },
            {
                "name": "MR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 28"
            },
            {
                "name": "MR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 29"
            },
            {
                "name": "MR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 30"
            },
            {
                "name": "MR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Interrupt Mask on line 31"
            }
        ]
    },
    "1073808388": {
        "name": "EMR1",
        "address": 1073808388,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event Mask on line 0"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event Mask on line 1"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event Mask on line 2"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event Mask on line 3"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event Mask on line 4"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event Mask on line 5"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event Mask on line 6"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event Mask on line 7"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Event Mask on line 8"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event Mask on line 9"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Event Mask on line 10"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Event Mask on line 11"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Event Mask on line 12"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Event Mask on line 13"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Event Mask on line 14"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Event Mask on line 15"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Event Mask on line 16"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Event Mask on line 17"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Event Mask on line 18"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Event Mask on line 19"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Event Mask on line 20"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Event Mask on line 21"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Event Mask on line 22"
            },
            {
                "name": "MR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Event Mask on line 23"
            },
            {
                "name": "MR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Event Mask on line 24"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Event Mask on line 25"
            },
            {
                "name": "MR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Event Mask on line 26"
            },
            {
                "name": "MR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Event Mask on line 27"
            },
            {
                "name": "MR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Event Mask on line 28"
            },
            {
                "name": "MR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Event Mask on line 29"
            },
            {
                "name": "MR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Event Mask on line 30"
            },
            {
                "name": "MR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Event Mask on line 31"
            }
        ]
    },
    "1073808392": {
        "name": "RTSR1",
        "address": 1073808392,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 16"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 18"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 19"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 20"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 21"
            },
            {
                "name": "TR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration of\n              line 22"
            }
        ]
    },
    "1073808396": {
        "name": "FTSR1",
        "address": 1073808396,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 0"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 1"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 2"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 3"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 4"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 5"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 6"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 7"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 8"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 9"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 10"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 11"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 12"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 13"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 14"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 15"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 16"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 18"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 19"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 20"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 21"
            },
            {
                "name": "TR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration of\n              line 22"
            }
        ]
    },
    "1073808400": {
        "name": "SWIER1",
        "address": 1073808400,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              0"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              1"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              2"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              3"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              4"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              5"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              6"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              7"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              8"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              9"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              10"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              11"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              12"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              13"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              14"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              15"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              16"
            },
            {
                "name": "SWIER18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              18"
            },
            {
                "name": "SWIER19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              19"
            },
            {
                "name": "SWIER20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              20"
            },
            {
                "name": "SWIER21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              21"
            },
            {
                "name": "SWIER22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Software Interrupt on line\n              22"
            }
        ]
    },
    "1073808404": {
        "name": "PR1",
        "address": 1073808404,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register",
        "fields": [
            {
                "name": "PR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Pending bit 0"
            },
            {
                "name": "PR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Pending bit 1"
            },
            {
                "name": "PR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Pending bit 2"
            },
            {
                "name": "PR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending bit 3"
            },
            {
                "name": "PR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending bit 4"
            },
            {
                "name": "PR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending bit 5"
            },
            {
                "name": "PR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending bit 6"
            },
            {
                "name": "PR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Pending bit 7"
            },
            {
                "name": "PR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Pending bit 8"
            },
            {
                "name": "PR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Pending bit 9"
            },
            {
                "name": "PR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Pending bit 10"
            },
            {
                "name": "PR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Pending bit 11"
            },
            {
                "name": "PR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Pending bit 12"
            },
            {
                "name": "PR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Pending bit 13"
            },
            {
                "name": "PR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Pending bit 14"
            },
            {
                "name": "PR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Pending bit 15"
            },
            {
                "name": "PR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Pending bit 16"
            },
            {
                "name": "PR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Pending bit 18"
            },
            {
                "name": "PR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Pending bit 19"
            },
            {
                "name": "PR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Pending bit 20"
            },
            {
                "name": "PR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Pending bit 21"
            },
            {
                "name": "PR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Pending bit 22"
            }
        ]
    },
    "1073808416": {
        "name": "IMR2",
        "address": 1073808416,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register",
        "fields": [
            {
                "name": "MR32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              32"
            },
            {
                "name": "MR33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              33"
            },
            {
                "name": "MR34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              34"
            },
            {
                "name": "MR35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              35"
            },
            {
                "name": "MR36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              36"
            },
            {
                "name": "MR37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              37"
            },
            {
                "name": "MR38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              38"
            },
            {
                "name": "MR39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt Mask on external/internal line\n              39"
            }
        ]
    },
    "1073808420": {
        "name": "EMR2",
        "address": 1073808420,
        "size": 32,
        "access": "read-write",
        "desc": "Event mask register",
        "fields": [
            {
                "name": "MR32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              32"
            },
            {
                "name": "MR33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              33"
            },
            {
                "name": "MR34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              34"
            },
            {
                "name": "MR35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              35"
            },
            {
                "name": "MR36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              36"
            },
            {
                "name": "MR37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              37"
            },
            {
                "name": "MR38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              38"
            },
            {
                "name": "MR39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Event mask on external/internal line\n              39"
            }
        ]
    },
    "1073808424": {
        "name": "RTSR2",
        "address": 1073808424,
        "size": 32,
        "access": "read-write",
        "desc": "Rising Trigger selection\n          register",
        "fields": [
            {
                "name": "RT35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of line 35"
            },
            {
                "name": "RT36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of line 36"
            },
            {
                "name": "RT37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of line 37"
            },
            {
                "name": "RT38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of line 38"
            }
        ]
    },
    "1073808428": {
        "name": "FTSR2",
        "address": 1073808428,
        "size": 32,
        "access": "read-write",
        "desc": "Falling Trigger selection\n          register",
        "fields": [
            {
                "name": "FT35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of line 35"
            },
            {
                "name": "FT36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of line 36"
            },
            {
                "name": "FT37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of line 37"
            },
            {
                "name": "FT38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of line 38"
            }
        ]
    },
    "1073808432": {
        "name": "SWIER2",
        "address": 1073808432,
        "size": 32,
        "access": "read-write",
        "desc": "Software interrupt event\n          register",
        "fields": [
            {
                "name": "SWI35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              35"
            },
            {
                "name": "SWI36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              36"
            },
            {
                "name": "SWI37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              37"
            },
            {
                "name": "SWI38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              38"
            }
        ]
    },
    "1073808436": {
        "name": "PR2",
        "address": 1073808436,
        "size": 32,
        "access": "read-write",
        "desc": "Pending register",
        "fields": [
            {
                "name": "PIF35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line\n              35"
            },
            {
                "name": "PIF36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line\n              36"
            },
            {
                "name": "PIF37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line\n              37"
            },
            {
                "name": "PIF38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Pending interrupt flag on line\n              38"
            }
        ]
    },
    "1073807408": {
        "name": "CSR",
        "address": 1073807408,
        "size": 32,
        "access": "",
        "desc": "VREF control and status\n          register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Voltage reference buffer\n              enable"
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedance mode"
            },
            {
                "name": "VRS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage reference scale"
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer\n              ready"
            }
        ]
    },
    "1073807412": {
        "name": "CCR",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "calibration control register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code"
            }
        ]
    },
    "1073767424": {
        "name": "MCR",
        "address": 1073767424,
        "size": 32,
        "access": "read-write",
        "desc": "master control register",
        "fields": [
            {
                "name": "DBF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DBF"
            },
            {
                "name": "RESET",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RESET"
            },
            {
                "name": "TTCM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TTCM"
            },
            {
                "name": "ABOM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ABOM"
            },
            {
                "name": "AWUM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "AWUM"
            },
            {
                "name": "NART",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NART"
            },
            {
                "name": "RFLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RFLM"
            },
            {
                "name": "TXFP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TXFP"
            },
            {
                "name": "SLEEP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SLEEP"
            },
            {
                "name": "INRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "INRQ"
            }
        ]
    },
    "1073767428": {
        "name": "MSR",
        "address": 1073767428,
        "size": 32,
        "access": "",
        "desc": "master status register",
        "fields": [
            {
                "name": "RX",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RX"
            },
            {
                "name": "SAMP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SAMP"
            },
            {
                "name": "RXM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RXM"
            },
            {
                "name": "TXM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TXM"
            },
            {
                "name": "SLAKI",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SLAKI"
            },
            {
                "name": "WKUI",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WKUI"
            },
            {
                "name": "ERRI",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ERRI"
            },
            {
                "name": "SLAK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SLAK"
            },
            {
                "name": "INAK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "INAK"
            }
        ]
    },
    "1073767432": {
        "name": "TSR",
        "address": 1073767432,
        "size": 32,
        "access": "",
        "desc": "transmit status register",
        "fields": [
            {
                "name": "LOW2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              2"
            },
            {
                "name": "LOW1",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              1"
            },
            {
                "name": "LOW0",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              0"
            },
            {
                "name": "TME2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              2"
            },
            {
                "name": "TME1",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              1"
            },
            {
                "name": "TME0",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Lowest priority flag for mailbox\n              0"
            },
            {
                "name": "CODE",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "CODE"
            },
            {
                "name": "ABRQ2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ABRQ2"
            },
            {
                "name": "TERR2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "TERR2"
            },
            {
                "name": "ALST2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ALST2"
            },
            {
                "name": "TXOK2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TXOK2"
            },
            {
                "name": "RQCP2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RQCP2"
            },
            {
                "name": "ABRQ1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRQ1"
            },
            {
                "name": "TERR1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TERR1"
            },
            {
                "name": "ALST1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ALST1"
            },
            {
                "name": "TXOK1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TXOK1"
            },
            {
                "name": "RQCP1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RQCP1"
            },
            {
                "name": "ABRQ0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ABRQ0"
            },
            {
                "name": "TERR0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TERR0"
            },
            {
                "name": "ALST0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ALST0"
            },
            {
                "name": "TXOK0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXOK0"
            },
            {
                "name": "RQCP0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RQCP0"
            }
        ]
    },
    "1073767436": {
        "name": "RF0R",
        "address": 1073767436,
        "size": 32,
        "access": "",
        "desc": "receive FIFO 0 register",
        "fields": [
            {
                "name": "RFOM0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFOM0"
            },
            {
                "name": "FOVR0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FOVR0"
            },
            {
                "name": "FULL0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FULL0"
            },
            {
                "name": "FMP0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FMP0"
            }
        ]
    },
    "1073767440": {
        "name": "RF1R",
        "address": 1073767440,
        "size": 32,
        "access": "",
        "desc": "receive FIFO 1 register",
        "fields": [
            {
                "name": "RFOM1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFOM1"
            },
            {
                "name": "FOVR1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FOVR1"
            },
            {
                "name": "FULL1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FULL1"
            },
            {
                "name": "FMP1",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FMP1"
            }
        ]
    },
    "1073767444": {
        "name": "IER",
        "address": 1073767444,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "SLKIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SLKIE"
            },
            {
                "name": "WKUIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "WKUIE"
            },
            {
                "name": "ERRIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ERRIE"
            },
            {
                "name": "LECIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LECIE"
            },
            {
                "name": "BOFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BOFIE"
            },
            {
                "name": "EPVIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EPVIE"
            },
            {
                "name": "EWGIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EWGIE"
            },
            {
                "name": "FOVIE1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FOVIE1"
            },
            {
                "name": "FFIE1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "FFIE1"
            },
            {
                "name": "FMPIE1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FMPIE1"
            },
            {
                "name": "FOVIE0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FOVIE0"
            },
            {
                "name": "FFIE0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FFIE0"
            },
            {
                "name": "FMPIE0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FMPIE0"
            },
            {
                "name": "TMEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TMEIE"
            }
        ]
    },
    "1073767448": {
        "name": "ESR",
        "address": 1073767448,
        "size": 32,
        "access": "",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "REC",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "REC"
            },
            {
                "name": "TEC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "TEC"
            },
            {
                "name": "LEC",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "LEC"
            },
            {
                "name": "BOFF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BOFF"
            },
            {
                "name": "EPVF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPVF"
            },
            {
                "name": "EWGF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EWGF"
            }
        ]
    },
    "1073767452": {
        "name": "BTR",
        "address": 1073767452,
        "size": 32,
        "access": "read-write",
        "desc": "bit timing register",
        "fields": [
            {
                "name": "SILM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SILM"
            },
            {
                "name": "LBKM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LBKM"
            },
            {
                "name": "SJW",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "SJW"
            },
            {
                "name": "TS2",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "TS2"
            },
            {
                "name": "TS1",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TS1"
            },
            {
                "name": "BRP",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "BRP"
            }
        ]
    },
    "1073767808": {
        "name": "TI0R",
        "address": 1073767808,
        "size": 32,
        "access": "read-write",
        "desc": "TX mailbox identifier register",
        "fields": [
            {
                "name": "STID",
                "bitOffset": 21,
                "bitWidth": 11,
                "desc": "STID"
            },
            {
                "name": "EXID",
                "bitOffset": 3,
                "bitWidth": 18,
                "desc": "EXID"
            },
            {
                "name": "IDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IDE"
            },
            {
                "name": "RTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTR"
            },
            {
                "name": "TXRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXRQ"
            }
        ]
    },
    "1073767812": {
        "name": "TDT0R",
        "address": 1073767812,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data length control and time stamp\n          register",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "TIME"
            },
            {
                "name": "TGT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TGT"
            },
            {
                "name": "DLC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DLC"
            }
        ]
    },
    "1073767816": {
        "name": "TDL0R",
        "address": 1073767816,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data low register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA3"
            },
            {
                "name": "DATA2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA2"
            },
            {
                "name": "DATA1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA1"
            },
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA0"
            }
        ]
    },
    "1073767820": {
        "name": "TDH0R",
        "address": 1073767820,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA7"
            },
            {
                "name": "DATA6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA6"
            },
            {
                "name": "DATA5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA5"
            },
            {
                "name": "DATA4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA4"
            }
        ]
    },
    "1073767824": {
        "name": "TI1R",
        "address": 1073767824,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox identifier register",
        "fields": [
            {
                "name": "STID",
                "bitOffset": 21,
                "bitWidth": 11,
                "desc": "STID"
            },
            {
                "name": "EXID",
                "bitOffset": 3,
                "bitWidth": 18,
                "desc": "EXID"
            },
            {
                "name": "IDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IDE"
            },
            {
                "name": "RTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTR"
            },
            {
                "name": "TXRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXRQ"
            }
        ]
    },
    "1073767828": {
        "name": "TDT1R",
        "address": 1073767828,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data length control and time stamp\n          register",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "TIME"
            },
            {
                "name": "TGT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TGT"
            },
            {
                "name": "DLC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DLC"
            }
        ]
    },
    "1073767832": {
        "name": "TDL1R",
        "address": 1073767832,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data low register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA3"
            },
            {
                "name": "DATA2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA2"
            },
            {
                "name": "DATA1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA1"
            },
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA0"
            }
        ]
    },
    "1073767836": {
        "name": "TDH1R",
        "address": 1073767836,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA7"
            },
            {
                "name": "DATA6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA6"
            },
            {
                "name": "DATA5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA5"
            },
            {
                "name": "DATA4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA4"
            }
        ]
    },
    "1073767840": {
        "name": "TI2R",
        "address": 1073767840,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox identifier register",
        "fields": [
            {
                "name": "STID",
                "bitOffset": 21,
                "bitWidth": 11,
                "desc": "STID"
            },
            {
                "name": "EXID",
                "bitOffset": 3,
                "bitWidth": 18,
                "desc": "EXID"
            },
            {
                "name": "IDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IDE"
            },
            {
                "name": "RTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTR"
            },
            {
                "name": "TXRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXRQ"
            }
        ]
    },
    "1073767844": {
        "name": "TDT2R",
        "address": 1073767844,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data length control and time stamp\n          register",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "TIME"
            },
            {
                "name": "TGT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TGT"
            },
            {
                "name": "DLC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DLC"
            }
        ]
    },
    "1073767848": {
        "name": "TDL2R",
        "address": 1073767848,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data low register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA3"
            },
            {
                "name": "DATA2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA2"
            },
            {
                "name": "DATA1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA1"
            },
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA0"
            }
        ]
    },
    "1073767852": {
        "name": "TDH2R",
        "address": 1073767852,
        "size": 32,
        "access": "read-write",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA7"
            },
            {
                "name": "DATA6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA6"
            },
            {
                "name": "DATA5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA5"
            },
            {
                "name": "DATA4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA4"
            }
        ]
    },
    "1073767856": {
        "name": "RI0R",
        "address": 1073767856,
        "size": 32,
        "access": "read-only",
        "desc": "receive FIFO mailbox identifier\n          register",
        "fields": [
            {
                "name": "STID",
                "bitOffset": 21,
                "bitWidth": 11,
                "desc": "STID"
            },
            {
                "name": "EXID",
                "bitOffset": 3,
                "bitWidth": 18,
                "desc": "EXID"
            },
            {
                "name": "IDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IDE"
            },
            {
                "name": "RTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTR"
            }
        ]
    },
    "1073767860": {
        "name": "RDT0R",
        "address": 1073767860,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "TIME"
            },
            {
                "name": "FMI",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "FMI"
            },
            {
                "name": "DLC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DLC"
            }
        ]
    },
    "1073767864": {
        "name": "RDL0R",
        "address": 1073767864,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA3"
            },
            {
                "name": "DATA2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA2"
            },
            {
                "name": "DATA1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA1"
            },
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA0"
            }
        ]
    },
    "1073767868": {
        "name": "RDH0R",
        "address": 1073767868,
        "size": 32,
        "access": "read-only",
        "desc": "receive FIFO mailbox data high\n          register",
        "fields": [
            {
                "name": "DATA7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA7"
            },
            {
                "name": "DATA6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA6"
            },
            {
                "name": "DATA5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA5"
            },
            {
                "name": "DATA4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA4"
            }
        ]
    },
    "1073767872": {
        "name": "RI1R",
        "address": 1073767872,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "STID",
                "bitOffset": 21,
                "bitWidth": 11,
                "desc": "STID"
            },
            {
                "name": "EXID",
                "bitOffset": 3,
                "bitWidth": 18,
                "desc": "EXID"
            },
            {
                "name": "IDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IDE"
            },
            {
                "name": "RTR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTR"
            }
        ]
    },
    "1073767876": {
        "name": "RDT1R",
        "address": 1073767876,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "TIME",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "TIME"
            },
            {
                "name": "FMI",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "FMI"
            },
            {
                "name": "DLC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DLC"
            }
        ]
    },
    "1073767880": {
        "name": "RDL1R",
        "address": 1073767880,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA3"
            },
            {
                "name": "DATA2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA2"
            },
            {
                "name": "DATA1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA1"
            },
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA0"
            }
        ]
    },
    "1073767884": {
        "name": "RDH1R",
        "address": 1073767884,
        "size": 32,
        "access": "read-only",
        "desc": "mailbox data high register",
        "fields": [
            {
                "name": "DATA7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "DATA7"
            },
            {
                "name": "DATA6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DATA6"
            },
            {
                "name": "DATA5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATA5"
            },
            {
                "name": "DATA4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DATA4"
            }
        ]
    },
    "1073767936": {
        "name": "FMR",
        "address": 1073767936,
        "size": 32,
        "access": "read-write",
        "desc": "filter master register",
        "fields": [
            {
                "name": "FINIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter initialization mode"
            },
            {
                "name": "CANSB",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "CAN start bank"
            }
        ]
    },
    "1073767940": {
        "name": "FM1R",
        "address": 1073767940,
        "size": 32,
        "access": "read-write",
        "desc": "filter mode register",
        "fields": [
            {
                "name": "FBM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter mode"
            },
            {
                "name": "FBM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter mode"
            }
        ]
    },
    "1073767948": {
        "name": "FS1R",
        "address": 1073767948,
        "size": 32,
        "access": "read-write",
        "desc": "filter scale register",
        "fields": [
            {
                "name": "FSC0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            },
            {
                "name": "FSC27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter scale configuration"
            }
        ]
    },
    "1073767956": {
        "name": "FFA1R",
        "address": 1073767956,
        "size": 32,
        "access": "read-write",
        "desc": "filter FIFO assignment\n          register",
        "fields": [
            {
                "name": "FFA0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              0"
            },
            {
                "name": "FFA1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              1"
            },
            {
                "name": "FFA2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              2"
            },
            {
                "name": "FFA3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              3"
            },
            {
                "name": "FFA4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              4"
            },
            {
                "name": "FFA5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              5"
            },
            {
                "name": "FFA6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              6"
            },
            {
                "name": "FFA7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              7"
            },
            {
                "name": "FFA8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              8"
            },
            {
                "name": "FFA9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              9"
            },
            {
                "name": "FFA10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              10"
            },
            {
                "name": "FFA11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              11"
            },
            {
                "name": "FFA12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              12"
            },
            {
                "name": "FFA13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for filter\n              13"
            },
            {
                "name": "FFA14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            },
            {
                "name": "FFA27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter FIFO assignment for\n              filter"
            }
        ]
    },
    "1073767964": {
        "name": "FA1R",
        "address": 1073767964,
        "size": 32,
        "access": "read-write",
        "desc": "filter activation register",
        "fields": [
            {
                "name": "FACT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter active"
            },
            {
                "name": "FACT27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter active"
            }
        ]
    },
    "1073768000": {
        "name": "F0R1",
        "address": 1073768000,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 0 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768004": {
        "name": "F0R2",
        "address": 1073768004,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 0 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768008": {
        "name": "F1R1",
        "address": 1073768008,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 1 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768012": {
        "name": "F1R2",
        "address": 1073768012,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 1 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768016": {
        "name": "F2R1",
        "address": 1073768016,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 2 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768020": {
        "name": "F2R2",
        "address": 1073768020,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 2 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768024": {
        "name": "F3R1",
        "address": 1073768024,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 3 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768028": {
        "name": "F3R2",
        "address": 1073768028,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 3 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768032": {
        "name": "F4R1",
        "address": 1073768032,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 4 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768036": {
        "name": "F4R2",
        "address": 1073768036,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 4 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768040": {
        "name": "F5R1",
        "address": 1073768040,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 5 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768044": {
        "name": "F5R2",
        "address": 1073768044,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 5 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768048": {
        "name": "F6R1",
        "address": 1073768048,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 6 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768052": {
        "name": "F6R2",
        "address": 1073768052,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 6 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768056": {
        "name": "F7R1",
        "address": 1073768056,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 7 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768060": {
        "name": "F7R2",
        "address": 1073768060,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 7 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768064": {
        "name": "F8R1",
        "address": 1073768064,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 8 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768068": {
        "name": "F8R2",
        "address": 1073768068,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 8 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768072": {
        "name": "F9R1",
        "address": 1073768072,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 9 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768076": {
        "name": "F9R2",
        "address": 1073768076,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 9 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768080": {
        "name": "F10R1",
        "address": 1073768080,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 10 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768084": {
        "name": "F10R2",
        "address": 1073768084,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 10 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768088": {
        "name": "F11R1",
        "address": 1073768088,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 11 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768092": {
        "name": "F11R2",
        "address": 1073768092,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 11 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768096": {
        "name": "F12R1",
        "address": 1073768096,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 4 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768100": {
        "name": "F12R2",
        "address": 1073768100,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 12 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768104": {
        "name": "F13R1",
        "address": 1073768104,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 13 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768108": {
        "name": "F13R2",
        "address": 1073768108,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 13 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768112": {
        "name": "F14R1",
        "address": 1073768112,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 14 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768116": {
        "name": "F14R2",
        "address": 1073768116,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 14 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768120": {
        "name": "F15R1",
        "address": 1073768120,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 15 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768124": {
        "name": "F15R2",
        "address": 1073768124,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 15 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768128": {
        "name": "F16R1",
        "address": 1073768128,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 16 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768132": {
        "name": "F16R2",
        "address": 1073768132,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 16 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768136": {
        "name": "F17R1",
        "address": 1073768136,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 17 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768140": {
        "name": "F17R2",
        "address": 1073768140,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 17 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768144": {
        "name": "F18R1",
        "address": 1073768144,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 18 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768148": {
        "name": "F18R2",
        "address": 1073768148,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 18 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768152": {
        "name": "F19R1",
        "address": 1073768152,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 19 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768156": {
        "name": "F19R2",
        "address": 1073768156,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 19 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768160": {
        "name": "F20R1",
        "address": 1073768160,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 20 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768164": {
        "name": "F20R2",
        "address": 1073768164,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 20 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768168": {
        "name": "F21R1",
        "address": 1073768168,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 21 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768172": {
        "name": "F21R2",
        "address": 1073768172,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 21 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768176": {
        "name": "F22R1",
        "address": 1073768176,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 22 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768180": {
        "name": "F22R2",
        "address": 1073768180,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 22 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768184": {
        "name": "F23R1",
        "address": 1073768184,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 23 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768188": {
        "name": "F23R2",
        "address": 1073768188,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 23 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768192": {
        "name": "F24R1",
        "address": 1073768192,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 24 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768196": {
        "name": "F24R2",
        "address": 1073768196,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 24 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768200": {
        "name": "F25R1",
        "address": 1073768200,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 25 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768204": {
        "name": "F25R2",
        "address": 1073768204,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 25 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768208": {
        "name": "F26R1",
        "address": 1073768208,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 26 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768212": {
        "name": "F26R2",
        "address": 1073768212,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 26 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768216": {
        "name": "F27R1",
        "address": 1073768216,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 27 register 1",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073768220": {
        "name": "F27R2",
        "address": 1073768220,
        "size": 32,
        "access": "read-write",
        "desc": "Filter bank 27 register 2",
        "fields": [
            {
                "name": "FB0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Filter bits"
            },
            {
                "name": "FB31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Filter bits"
            }
        ]
    },
    "1073752064": {
        "name": "TR",
        "address": 1073752064,
        "size": 32,
        "access": "read-write",
        "desc": "time register",
        "fields": [
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752068": {
        "name": "DR",
        "address": 1073752068,
        "size": 32,
        "access": "read-write",
        "desc": "date register",
        "fields": [
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752072": {
        "name": "SSR",
        "address": 1073752072,
        "size": 32,
        "access": "read-only",
        "desc": "sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous binary counter"
            }
        ]
    },
    "1073752076": {
        "name": "ICSR",
        "address": 1073752076,
        "size": 32,
        "access": "",
        "desc": "initialization control and status register",
        "fields": [
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag"
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending"
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization\n              flag"
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag"
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "BIN",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Binary mode"
            },
            {
                "name": "BCDU",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "BCD update"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag"
            }
        ]
    },
    "1073752080": {
        "name": "PRER",
        "address": 1073752080,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler register",
        "fields": [
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler\n              factor"
            },
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler\n              factor"
            }
        ]
    },
    "1073752084": {
        "name": "WUTR",
        "address": 1073752084,
        "size": 32,
        "access": "read-write",
        "desc": "wakeup timer register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value\n              bits"
            }
        ]
    },
    "1073752088": {
        "name": "CR",
        "address": 1073752088,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "WCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Time-stamp event active\n              edge"
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reference clock detection enable (50 or\n              60 Hz)"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow\n              registers"
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "SSRUIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SSR underflow interrupt enable"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B enable"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time stamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alarm B interrupt enable"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt\n              enable"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Time-stamp interrupt\n              enable"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time\n              change)"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time\n              change)"
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup"
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output\n              selection"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "timestamp on internal event\n              enable"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Activate timestamp on tamper detection event"
            },
            {
                "name": "TAMPOE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Tamper detection output enable on TAMPALRM"
            },
            {
                "name": "TAMPALRM_PU",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TAMPALRM pull-up enable"
            },
            {
                "name": "TAMPALRM_TYPE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TAMPALRM output type"
            },
            {
                "name": "OUT2EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RTC_OUT2 output enable"
            }
        ]
    },
    "1073752100": {
        "name": "WPR",
        "address": 1073752100,
        "size": 32,
        "access": "write-only",
        "desc": "write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key"
            }
        ]
    },
    "1073752104": {
        "name": "CALR",
        "address": 1073752104,
        "size": 32,
        "access": "read-write",
        "desc": "calibration register",
        "fields": [
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5\n              ppm"
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle\n              period"
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle\n              period"
            },
            {
                "name": "LPCAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Calibration low-power mode"
            },
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus"
            }
        ]
    },
    "1073752108": {
        "name": "SHIFTR",
        "address": 1073752108,
        "size": 32,
        "access": "write-only",
        "desc": "shift control register",
        "fields": [
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second"
            },
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a\n              second"
            }
        ]
    },
    "1073752112": {
        "name": "TSTR",
        "address": 1073752112,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp time register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1073752116": {
        "name": "TSDR",
        "address": 1073752116,
        "size": 32,
        "access": "read-only",
        "desc": "time stamp date register",
        "fields": [
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            }
        ]
    },
    "1073752120": {
        "name": "TSSSR",
        "address": 1073752120,
        "size": 32,
        "access": "read-only",
        "desc": "timestamp sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Sub second value"
            }
        ]
    },
    "1073752128": {
        "name": "ALRMAR",
        "address": 1073752128,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752132": {
        "name": "ALRMASSR",
        "address": 1073752132,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A sub second register",
        "fields": [
            {
                "name": "SSCLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clear synchronous counter on alarm"
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752136": {
        "name": "ALRMBR",
        "address": 1073752136,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B register",
        "fields": [
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            }
        ]
    },
    "1073752140": {
        "name": "ALRMBSSR",
        "address": 1073752140,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B sub second register",
        "fields": [
            {
                "name": "SSCLR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Clear synchronous counter on alarm"
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Mask the most-significant bits starting\n              at this bit"
            },
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value"
            }
        ]
    },
    "1073752144": {
        "name": "SR",
        "address": 1073752144,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "ALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRAF"
            },
            {
                "name": "ALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBF"
            },
            {
                "name": "WUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTF"
            },
            {
                "name": "TSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSF"
            },
            {
                "name": "TSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVF"
            },
            {
                "name": "ITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSF"
            },
            {
                "name": "SSRUF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SSRUF"
            }
        ]
    },
    "1073752148": {
        "name": "MISR",
        "address": 1073752148,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status register",
        "fields": [
            {
                "name": "ALRMF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ALRMF"
            },
            {
                "name": "ALRBMF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ALRBMF"
            },
            {
                "name": "WUTMF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUTMF"
            },
            {
                "name": "TSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSMF"
            },
            {
                "name": "TSOVMF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TSOVMF"
            },
            {
                "name": "ITSMF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ITSMF"
            },
            {
                "name": "SSRUMF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SSRUMF"
            }
        ]
    },
    "1073752156": {
        "name": "SCR",
        "address": 1073752156,
        "size": 32,
        "access": "read-only",
        "desc": "status clear register",
        "fields": [
            {
                "name": "CALRAF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CALRAF"
            },
            {
                "name": "CALRBF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CALRBF"
            },
            {
                "name": "CWUTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CWUTF"
            },
            {
                "name": "CTSF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTSF"
            },
            {
                "name": "CTSOVF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CTSOVF"
            },
            {
                "name": "CITSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CITSF"
            },
            {
                "name": "CSSRUF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CSSRUF"
            }
        ]
    },
    "1073752176": {
        "name": "ALRABINR",
        "address": 1073752176,
        "size": 32,
        "access": "read-write",
        "desc": "alarm A binary mode register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous counter alarm value in Binary mode"
            }
        ]
    },
    "1073752180": {
        "name": "ALRBBINR",
        "address": 1073752180,
        "size": 32,
        "access": "read-write",
        "desc": "alarm B binary mode register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchronous counter alarm value in Binary mode"
            }
        ]
    },
    "1342177280": {
        "name": "FS_GOTGCTL",
        "address": 1342177280,
        "size": 32,
        "access": "",
        "desc": "OTG_FS control and status register\n          (OTG_FS_GOTGCTL)",
        "fields": [
            {
                "name": "SRQSCS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Session request success"
            },
            {
                "name": "SRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Session request"
            },
            {
                "name": "HNGSCS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Host negotiation success"
            },
            {
                "name": "HNPRQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HNP request"
            },
            {
                "name": "HSHNPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Host set HNP enable"
            },
            {
                "name": "DHNPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Device HNP enabled"
            },
            {
                "name": "CIDSTS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Connector ID status"
            },
            {
                "name": "DBCT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Long/short debounce time"
            },
            {
                "name": "ASVLD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "A-session valid"
            },
            {
                "name": "BSVLD",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "B-session valid"
            }
        ]
    },
    "1342177284": {
        "name": "FS_GOTGINT",
        "address": 1342177284,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS interrupt register\n          (OTG_FS_GOTGINT)",
        "fields": [
            {
                "name": "SEDET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Session end detected"
            },
            {
                "name": "SRSSCHG",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Session request success status\n              change"
            },
            {
                "name": "HNSSCHG",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Host negotiation success status\n              change"
            },
            {
                "name": "HNGDET",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Host negotiation detected"
            },
            {
                "name": "ADTOCHG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "A-device timeout change"
            },
            {
                "name": "DBCDNE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Debounce done"
            }
        ]
    },
    "1342177288": {
        "name": "FS_GAHBCFG",
        "address": 1342177288,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)",
        "fields": [
            {
                "name": "GINT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt mask"
            },
            {
                "name": "TXFELVL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TxFIFO empty level"
            },
            {
                "name": "PTXFELVL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Periodic TxFIFO empty\n              level"
            }
        ]
    },
    "1342177292": {
        "name": "FS_GUSBCFG",
        "address": 1342177292,
        "size": 32,
        "access": "",
        "desc": "OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)",
        "fields": [
            {
                "name": "TOCAL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FS timeout calibration"
            },
            {
                "name": "PHYSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Full Speed serial transceiver\n              select"
            },
            {
                "name": "SRPCAP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRP-capable"
            },
            {
                "name": "HNPCAP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HNP-capable"
            },
            {
                "name": "TRDT",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "USB turnaround time"
            },
            {
                "name": "FHMOD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Force host mode"
            },
            {
                "name": "FDMOD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Force device mode"
            },
            {
                "name": "CTXPKT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Corrupt Tx packet"
            }
        ]
    },
    "1342177296": {
        "name": "FS_GRSTCTL",
        "address": 1342177296,
        "size": 32,
        "access": "",
        "desc": "OTG_FS reset register\n          (OTG_FS_GRSTCTL)",
        "fields": [
            {
                "name": "CSRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core soft reset"
            },
            {
                "name": "HSRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HCLK soft reset"
            },
            {
                "name": "FCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Host frame counter reset"
            },
            {
                "name": "RXFFLSH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RxFIFO flush"
            },
            {
                "name": "TXFFLSH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TxFIFO flush"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "TxFIFO number"
            },
            {
                "name": "AHBIDL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AHB master idle"
            }
        ]
    },
    "1342177300": {
        "name": "FS_GINTSTS",
        "address": 1342177300,
        "size": 32,
        "access": "",
        "desc": "OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)",
        "fields": [
            {
                "name": "CMOD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Current mode of operation"
            },
            {
                "name": "MMIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mode mismatch interrupt"
            },
            {
                "name": "OTGINT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OTG interrupt"
            },
            {
                "name": "SOF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of frame"
            },
            {
                "name": "RXFLVL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RxFIFO non-empty"
            },
            {
                "name": "NPTXFE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Non-periodic TxFIFO empty"
            },
            {
                "name": "GINAKEFF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Global IN non-periodic NAK\n              effective"
            },
            {
                "name": "GOUTNAKEFF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global OUT NAK effective"
            },
            {
                "name": "ESUSP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early suspend"
            },
            {
                "name": "USBSUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "USB suspend"
            },
            {
                "name": "USBRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB reset"
            },
            {
                "name": "ENUMDNE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enumeration done"
            },
            {
                "name": "ISOODRP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Isochronous OUT packet dropped\n              interrupt"
            },
            {
                "name": "EOPF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "End of periodic frame\n              interrupt"
            },
            {
                "name": "IEPINT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IN endpoint interrupt"
            },
            {
                "name": "OEPINT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OUT endpoint interrupt"
            },
            {
                "name": "IISOIXFR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Incomplete isochronous IN\n              transfer"
            },
            {
                "name": "IPXFR_INCOMPISOOUT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Incomplete periodic transfer(Host\n              mode)/Incomplete isochronous OUT transfer(Device\n              mode)"
            },
            {
                "name": "HPRTINT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Host port interrupt"
            },
            {
                "name": "HCINT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Host channels interrupt"
            },
            {
                "name": "PTXFE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Periodic TxFIFO empty"
            },
            {
                "name": "CIDSCHG",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Connector ID status change"
            },
            {
                "name": "DISCINT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Disconnect detected\n              interrupt"
            },
            {
                "name": "SRQINT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Session request/new session detected\n              interrupt"
            },
            {
                "name": "WKUPINT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Resume/remote wakeup detected\n              interrupt"
            }
        ]
    },
    "1342177304": {
        "name": "FS_GINTMSK",
        "address": 1342177304,
        "size": 32,
        "access": "",
        "desc": "OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)",
        "fields": [
            {
                "name": "MMISM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mode mismatch interrupt\n              mask"
            },
            {
                "name": "OTGINT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OTG interrupt mask"
            },
            {
                "name": "SOFM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of frame mask"
            },
            {
                "name": "RXFLVLM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Receive FIFO non-empty\n              mask"
            },
            {
                "name": "NPTXFEM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Non-periodic TxFIFO empty\n              mask"
            },
            {
                "name": "GINAKEFFM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Global non-periodic IN NAK effective\n              mask"
            },
            {
                "name": "GONAKEFFM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global OUT NAK effective\n              mask"
            },
            {
                "name": "ESUSPM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early suspend mask"
            },
            {
                "name": "USBSUSPM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "USB suspend mask"
            },
            {
                "name": "USBRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB reset mask"
            },
            {
                "name": "ENUMDNEM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enumeration done mask"
            },
            {
                "name": "ISOODRPM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Isochronous OUT packet dropped interrupt\n              mask"
            },
            {
                "name": "EOPFM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "End of periodic frame interrupt\n              mask"
            },
            {
                "name": "EPMISM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Endpoint mismatch interrupt\n              mask"
            },
            {
                "name": "IEPINT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IN endpoints interrupt\n              mask"
            },
            {
                "name": "OEPINT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OUT endpoints interrupt\n              mask"
            },
            {
                "name": "IISOIXFRM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Incomplete isochronous IN transfer\n              mask"
            },
            {
                "name": "IPXFRM_IISOOXFRM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Incomplete periodic transfer mask(Host\n              mode)/Incomplete isochronous OUT transfer mask(Device\n              mode)"
            },
            {
                "name": "PRTIM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Host port interrupt mask"
            },
            {
                "name": "HCIM",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Host channels interrupt\n              mask"
            },
            {
                "name": "PTXFEM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Periodic TxFIFO empty mask"
            },
            {
                "name": "CIDSCHGM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Connector ID status change\n              mask"
            },
            {
                "name": "DISCINT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Disconnect detected interrupt\n              mask"
            },
            {
                "name": "SRQIM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Session request/new session detected\n              interrupt mask"
            },
            {
                "name": "WUIM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Resume/remote wakeup detected interrupt\n              mask"
            }
        ]
    },
    "1342177308": {
        "name": "FS_GRXSTSR_Device",
        "address": 1342177308,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS Receive status debug read(Device\n          mode)",
        "fields": [
            {
                "name": "EPNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "BCNT",
                "bitOffset": 4,
                "bitWidth": 11,
                "desc": "Byte count"
            },
            {
                "name": "DPID",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "Data PID"
            },
            {
                "name": "PKTSTS",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Packet status"
            },
            {
                "name": "FRMNUM",
                "bitOffset": 21,
                "bitWidth": 4,
                "desc": "Frame number"
            }
        ]
    },
    "1342177316": {
        "name": "FS_GRXFSIZ",
        "address": 1342177316,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)",
        "fields": [
            {
                "name": "RXFD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RxFIFO depth"
            }
        ]
    },
    "1342177320": {
        "name": "FS_GNPTXFSIZ_Device",
        "address": 1342177320,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS non-periodic transmit FIFO size\n          register (Device mode)",
        "fields": [
            {
                "name": "TX0FSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Endpoint 0 transmit RAM start\n              address"
            },
            {
                "name": "TX0FD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Endpoint 0 TxFIFO depth"
            }
        ]
    },
    "1342177324": {
        "name": "FS_GNPTXSTS",
        "address": 1342177324,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)",
        "fields": [
            {
                "name": "NPTXFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Non-periodic TxFIFO space\n              available"
            },
            {
                "name": "NPTQXSAV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Non-periodic transmit request queue\n              space available"
            },
            {
                "name": "NPTXQTOP",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Top of the non-periodic transmit request\n              queue"
            }
        ]
    },
    "1342177336": {
        "name": "FS_GCCFG",
        "address": 1342177336,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS general core configuration register\n          (OTG_FS_GCCFG)",
        "fields": [
            {
                "name": "PWRDWN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Power down"
            },
            {
                "name": "VBUSASEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable the VBUS sensing\n              device"
            },
            {
                "name": "VBUSBSEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Enable the VBUS sensing\n              device"
            },
            {
                "name": "SOFOUTEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SOF output enable"
            }
        ]
    },
    "1342177340": {
        "name": "FS_CID",
        "address": 1342177340,
        "size": 32,
        "access": "read-write",
        "desc": "core ID register",
        "fields": [
            {
                "name": "PRODUCT_ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Product ID field"
            }
        ]
    },
    "1342177536": {
        "name": "FS_HPTXFSIZ",
        "address": 1342177536,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)",
        "fields": [
            {
                "name": "PTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Host periodic TxFIFO start\n              address"
            },
            {
                "name": "PTXFSIZ",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Host periodic TxFIFO depth"
            }
        ]
    },
    "1342177540": {
        "name": "FS_DIEPTXF1",
        "address": 1342177540,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFO2 transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1342177544": {
        "name": "FS_DIEPTXF2",
        "address": 1342177544,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFO3 transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1342177548": {
        "name": "FS_DIEPTXF3",
        "address": 1342177548,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFO4 transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1342178304": {
        "name": "FS_HCFG",
        "address": 1342178304,
        "size": 32,
        "access": "",
        "desc": "OTG_FS host configuration register\n          (OTG_FS_HCFG)",
        "fields": [
            {
                "name": "FSLSPCS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FS/LS PHY clock select"
            },
            {
                "name": "FSLSS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FS- and LS-only support"
            }
        ]
    },
    "1342178308": {
        "name": "HFIR",
        "address": 1342178308,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS Host frame interval\n          register",
        "fields": [
            {
                "name": "FRIVL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Frame interval"
            }
        ]
    },
    "1342178312": {
        "name": "FS_HFNUM",
        "address": 1342178312,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS host frame number/frame time\n          remaining register (OTG_FS_HFNUM)",
        "fields": [
            {
                "name": "FRNUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Frame number"
            },
            {
                "name": "FTREM",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frame time remaining"
            }
        ]
    },
    "1342178320": {
        "name": "FS_HPTXSTS",
        "address": 1342178320,
        "size": 32,
        "access": "",
        "desc": "OTG_FS_Host periodic transmit FIFO/queue\n          status register (OTG_FS_HPTXSTS)",
        "fields": [
            {
                "name": "PTXFSAVL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Periodic transmit data FIFO space\n              available"
            },
            {
                "name": "PTXQSAV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Periodic transmit request queue space\n              available"
            },
            {
                "name": "PTXQTOP",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Top of the periodic transmit request\n              queue"
            }
        ]
    },
    "1342178324": {
        "name": "HAINT",
        "address": 1342178324,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS Host all channels interrupt\n          register",
        "fields": [
            {
                "name": "HAINT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Channel interrupts"
            }
        ]
    },
    "1342178328": {
        "name": "HAINTMSK",
        "address": 1342178328,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host all channels interrupt mask\n          register",
        "fields": [
            {
                "name": "HAINTM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Channel interrupt mask"
            }
        ]
    },
    "1342178368": {
        "name": "FS_HPRT",
        "address": 1342178368,
        "size": 32,
        "access": "",
        "desc": "OTG_FS host port control and status register\n          (OTG_FS_HPRT)",
        "fields": [
            {
                "name": "PCSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port connect status"
            },
            {
                "name": "PCDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port connect detected"
            },
            {
                "name": "PENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port enable"
            },
            {
                "name": "PENCHNG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port enable/disable change"
            },
            {
                "name": "POCA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port overcurrent active"
            },
            {
                "name": "POCCHNG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port overcurrent change"
            },
            {
                "name": "PRES",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port resume"
            },
            {
                "name": "PSUSP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port suspend"
            },
            {
                "name": "PRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port reset"
            },
            {
                "name": "PLSTS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port line status"
            },
            {
                "name": "PPWR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port power"
            },
            {
                "name": "PTCTL",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "Port test control"
            },
            {
                "name": "PSPD",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Port speed"
            }
        ]
    },
    "1342178560": {
        "name": "FS_HCCHAR0",
        "address": 1342178560,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-0 characteristics\n          register (OTG_FS_HCCHAR0)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178592": {
        "name": "FS_HCCHAR1",
        "address": 1342178592,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-1 characteristics\n          register (OTG_FS_HCCHAR1)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178624": {
        "name": "FS_HCCHAR2",
        "address": 1342178624,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-2 characteristics\n          register (OTG_FS_HCCHAR2)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178656": {
        "name": "FS_HCCHAR3",
        "address": 1342178656,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-3 characteristics\n          register (OTG_FS_HCCHAR3)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178688": {
        "name": "FS_HCCHAR4",
        "address": 1342178688,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-4 characteristics\n          register (OTG_FS_HCCHAR4)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178720": {
        "name": "FS_HCCHAR5",
        "address": 1342178720,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-5 characteristics\n          register (OTG_FS_HCCHAR5)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178752": {
        "name": "FS_HCCHAR6",
        "address": 1342178752,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-6 characteristics\n          register (OTG_FS_HCCHAR6)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178784": {
        "name": "FS_HCCHAR7",
        "address": 1342178784,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-7 characteristics\n          register (OTG_FS_HCCHAR7)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MCNT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multicount"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1342178568": {
        "name": "FS_HCINT0",
        "address": 1342178568,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-0 interrupt register\n          (OTG_FS_HCINT0)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178600": {
        "name": "FS_HCINT1",
        "address": 1342178600,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-1 interrupt register\n          (OTG_FS_HCINT1)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178632": {
        "name": "FS_HCINT2",
        "address": 1342178632,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-2 interrupt register\n          (OTG_FS_HCINT2)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178664": {
        "name": "FS_HCINT3",
        "address": 1342178664,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-3 interrupt register\n          (OTG_FS_HCINT3)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178696": {
        "name": "FS_HCINT4",
        "address": 1342178696,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-4 interrupt register\n          (OTG_FS_HCINT4)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178728": {
        "name": "FS_HCINT5",
        "address": 1342178728,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-5 interrupt register\n          (OTG_FS_HCINT5)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178760": {
        "name": "FS_HCINT6",
        "address": 1342178760,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-6 interrupt register\n          (OTG_FS_HCINT6)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178792": {
        "name": "FS_HCINT7",
        "address": 1342178792,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-7 interrupt register\n          (OTG_FS_HCINT7)",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1342178572": {
        "name": "FS_HCINTMSK0",
        "address": 1342178572,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-0 mask register\n          (OTG_FS_HCINTMSK0)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178604": {
        "name": "FS_HCINTMSK1",
        "address": 1342178604,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-1 mask register\n          (OTG_FS_HCINTMSK1)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178636": {
        "name": "FS_HCINTMSK2",
        "address": 1342178636,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-2 mask register\n          (OTG_FS_HCINTMSK2)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178668": {
        "name": "FS_HCINTMSK3",
        "address": 1342178668,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-3 mask register\n          (OTG_FS_HCINTMSK3)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178700": {
        "name": "FS_HCINTMSK4",
        "address": 1342178700,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-4 mask register\n          (OTG_FS_HCINTMSK4)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178732": {
        "name": "FS_HCINTMSK5",
        "address": 1342178732,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-5 mask register\n          (OTG_FS_HCINTMSK5)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178764": {
        "name": "FS_HCINTMSK6",
        "address": 1342178764,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-6 mask register\n          (OTG_FS_HCINTMSK6)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178796": {
        "name": "FS_HCINTMSK7",
        "address": 1342178796,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-7 mask register\n          (OTG_FS_HCINTMSK7)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1342178576": {
        "name": "FS_HCTSIZ0",
        "address": 1342178576,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-0 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178608": {
        "name": "FS_HCTSIZ1",
        "address": 1342178608,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-1 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178640": {
        "name": "FS_HCTSIZ2",
        "address": 1342178640,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-2 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178672": {
        "name": "FS_HCTSIZ3",
        "address": 1342178672,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-3 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178704": {
        "name": "FS_HCTSIZ4",
        "address": 1342178704,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-x transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178736": {
        "name": "FS_HCTSIZ5",
        "address": 1342178736,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-5 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178768": {
        "name": "FS_HCTSIZ6",
        "address": 1342178768,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-6 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342178800": {
        "name": "FS_HCTSIZ7",
        "address": 1342178800,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS host channel-7 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1342179328": {
        "name": "FS_DCFG",
        "address": 1342179328,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device configuration register\n          (OTG_FS_DCFG)",
        "fields": [
            {
                "name": "DSPD",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Device speed"
            },
            {
                "name": "NZLSOHSK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Non-zero-length status OUT\n              handshake"
            },
            {
                "name": "DAD",
                "bitOffset": 4,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "PFIVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Periodic frame interval"
            }
        ]
    },
    "1342179332": {
        "name": "FS_DCTL",
        "address": 1342179332,
        "size": 32,
        "access": "",
        "desc": "OTG_FS device control register\n          (OTG_FS_DCTL)",
        "fields": [
            {
                "name": "RWUSIG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Remote wakeup signaling"
            },
            {
                "name": "SDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Soft disconnect"
            },
            {
                "name": "GINSTS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Global IN NAK status"
            },
            {
                "name": "GONSTS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Global OUT NAK status"
            },
            {
                "name": "TCTL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Test control"
            },
            {
                "name": "SGINAK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set global IN NAK"
            },
            {
                "name": "CGINAK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear global IN NAK"
            },
            {
                "name": "SGONAK",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set global OUT NAK"
            },
            {
                "name": "CGONAK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear global OUT NAK"
            },
            {
                "name": "POPRGDNE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Power-on programming done"
            }
        ]
    },
    "1342179336": {
        "name": "FS_DSTS",
        "address": 1342179336,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device status register\n          (OTG_FS_DSTS)",
        "fields": [
            {
                "name": "SUSPSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Suspend status"
            },
            {
                "name": "ENUMSPD",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Enumerated speed"
            },
            {
                "name": "EERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Erratic error"
            },
            {
                "name": "FNSOF",
                "bitOffset": 8,
                "bitWidth": 14,
                "desc": "Frame number of the received\n              SOF"
            }
        ]
    },
    "1342179344": {
        "name": "FS_DIEPMSK",
        "address": 1342179344,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device IN endpoint common interrupt\n          mask register (OTG_FS_DIEPMSK)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed interrupt\n              mask"
            },
            {
                "name": "EPDM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled interrupt\n              mask"
            },
            {
                "name": "TOM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition mask (Non-isochronous\n              endpoints)"
            },
            {
                "name": "ITTXFEMSK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO empty\n              mask"
            },
            {
                "name": "INEPNMM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IN token received with EP mismatch\n              mask"
            },
            {
                "name": "INEPNEM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective\n              mask"
            }
        ]
    },
    "1342179348": {
        "name": "FS_DOEPMSK",
        "address": 1342179348,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device OUT endpoint common interrupt\n          mask register (OTG_FS_DOEPMSK)",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed interrupt\n              mask"
            },
            {
                "name": "EPDM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled interrupt\n              mask"
            },
            {
                "name": "STUPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done mask"
            },
            {
                "name": "OTEPDM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled mask"
            }
        ]
    },
    "1342179352": {
        "name": "FS_DAINT",
        "address": 1342179352,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device all endpoints interrupt\n          register (OTG_FS_DAINT)",
        "fields": [
            {
                "name": "IEPINT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint interrupt bits"
            },
            {
                "name": "OEPINT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "OUT endpoint interrupt\n              bits"
            }
        ]
    },
    "1342179356": {
        "name": "FS_DAINTMSK",
        "address": 1342179356,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS all endpoints interrupt mask register\n          (OTG_FS_DAINTMSK)",
        "fields": [
            {
                "name": "IEPM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN EP interrupt mask bits"
            },
            {
                "name": "OEPINT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "OUT endpoint interrupt\n              bits"
            }
        ]
    },
    "1342179368": {
        "name": "DVBUSDIS",
        "address": 1342179368,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device VBUS discharge time\n          register",
        "fields": [
            {
                "name": "VBUSDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Device VBUS discharge time"
            }
        ]
    },
    "1342179372": {
        "name": "DVBUSPULSE",
        "address": 1342179372,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device VBUS pulsing time\n          register",
        "fields": [
            {
                "name": "DVBUSP",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device VBUS pulsing time"
            }
        ]
    },
    "1342179380": {
        "name": "DIEPEMPMSK",
        "address": 1342179380,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS device IN endpoint FIFO empty\n          interrupt mask register",
        "fields": [
            {
                "name": "INEPTXFEM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN EP Tx FIFO empty interrupt mask\n              bits"
            }
        ]
    },
    "1342179584": {
        "name": "FS_DIEPCTL0",
        "address": 1342179584,
        "size": 32,
        "access": "",
        "desc": "OTG_FS device control IN endpoint 0 control\n          register (OTG_FS_DIEPCTL0)",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "STALL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1342179616": {
        "name": "DIEPCTL1",
        "address": 1342179616,
        "size": 32,
        "access": "",
        "desc": "OTG device endpoint-1 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM_SD1PID",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM/SD1PID"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TXFNUM"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342179648": {
        "name": "DIEPCTL2",
        "address": 1342179648,
        "size": 32,
        "access": "",
        "desc": "OTG device endpoint-2 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TXFNUM"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342179680": {
        "name": "DIEPCTL3",
        "address": 1342179680,
        "size": 32,
        "access": "",
        "desc": "OTG device endpoint-3 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TXFNUM"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342180096": {
        "name": "DOEPCTL0",
        "address": 1342180096,
        "size": 32,
        "access": "",
        "desc": "device endpoint-0 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SNPM"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342180128": {
        "name": "DOEPCTL1",
        "address": 1342180128,
        "size": 32,
        "access": "",
        "desc": "device endpoint-1 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SNPM"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342180160": {
        "name": "DOEPCTL2",
        "address": 1342180160,
        "size": 32,
        "access": "",
        "desc": "device endpoint-2 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SNPM"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342180192": {
        "name": "DOEPCTL3",
        "address": 1342180192,
        "size": 32,
        "access": "",
        "desc": "device endpoint-3 control\n          register",
        "fields": [
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EPENA"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "EPDIS"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SODDFRM"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SD0PID/SEVNFRM"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "SNAK"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CNAK"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stall"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SNPM"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "EPTYP"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAKSTS"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EONUM/DPID"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USBAEP"
            },
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "MPSIZ"
            }
        ]
    },
    "1342179592": {
        "name": "DIEPINT0",
        "address": 1342179592,
        "size": 32,
        "access": "",
        "desc": "device endpoint-x interrupt\n          register",
        "fields": [
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "INEPNE"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ITTXFE"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TOC"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342179624": {
        "name": "DIEPINT1",
        "address": 1342179624,
        "size": 32,
        "access": "",
        "desc": "device endpoint-1 interrupt\n          register",
        "fields": [
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "INEPNE"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ITTXFE"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TOC"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342179656": {
        "name": "DIEPINT2",
        "address": 1342179656,
        "size": 32,
        "access": "",
        "desc": "device endpoint-2 interrupt\n          register",
        "fields": [
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "INEPNE"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ITTXFE"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TOC"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342179688": {
        "name": "DIEPINT3",
        "address": 1342179688,
        "size": 32,
        "access": "",
        "desc": "device endpoint-3 interrupt\n          register",
        "fields": [
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXFE"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "INEPNE"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ITTXFE"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TOC"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342180104": {
        "name": "DOEPINT0",
        "address": 1342180104,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-0 interrupt\n          register",
        "fields": [
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "B2BSTUP"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OTEPDIS"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STUP"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342180136": {
        "name": "DOEPINT1",
        "address": 1342180136,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-1 interrupt\n          register",
        "fields": [
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "B2BSTUP"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OTEPDIS"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STUP"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342180168": {
        "name": "DOEPINT2",
        "address": 1342180168,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-2 interrupt\n          register",
        "fields": [
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "B2BSTUP"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OTEPDIS"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STUP"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342180200": {
        "name": "DOEPINT3",
        "address": 1342180200,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-3 interrupt\n          register",
        "fields": [
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "B2BSTUP"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OTEPDIS"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STUP"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EPDISD"
            },
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "XFRC"
            }
        ]
    },
    "1342179600": {
        "name": "DIEPTSIZ0",
        "address": 1342179600,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-0 transfer size\n          register",
        "fields": [
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer size"
            }
        ]
    },
    "1342180112": {
        "name": "DOEPTSIZ0",
        "address": 1342180112,
        "size": 32,
        "access": "read-write",
        "desc": "device OUT endpoint-0 transfer size\n          register",
        "fields": [
            {
                "name": "STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "SETUP packet count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer size"
            }
        ]
    },
    "1342179632": {
        "name": "DIEPTSIZ1",
        "address": 1342179632,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-1 transfer size\n          register",
        "fields": [
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342179664": {
        "name": "DIEPTSIZ2",
        "address": 1342179664,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-2 transfer size\n          register",
        "fields": [
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342179696": {
        "name": "DIEPTSIZ3",
        "address": 1342179696,
        "size": 32,
        "access": "read-write",
        "desc": "device endpoint-3 transfer size\n          register",
        "fields": [
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342179608": {
        "name": "DTXFSTS0",
        "address": 1342179608,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              available"
            }
        ]
    },
    "1342179640": {
        "name": "DTXFSTS1",
        "address": 1342179640,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              available"
            }
        ]
    },
    "1342179672": {
        "name": "DTXFSTS2",
        "address": 1342179672,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              available"
            }
        ]
    },
    "1342179704": {
        "name": "DTXFSTS3",
        "address": 1342179704,
        "size": 32,
        "access": "read-only",
        "desc": "OTG_FS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              available"
            }
        ]
    },
    "1342180144": {
        "name": "DOEPTSIZ1",
        "address": 1342180144,
        "size": 32,
        "access": "read-write",
        "desc": "device OUT endpoint-1 transfer size\n          register",
        "fields": [
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342180176": {
        "name": "DOEPTSIZ2",
        "address": 1342180176,
        "size": 32,
        "access": "read-write",
        "desc": "device OUT endpoint-2 transfer size\n          register",
        "fields": [
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342180208": {
        "name": "DOEPTSIZ3",
        "address": 1342180208,
        "size": 32,
        "access": "read-write",
        "desc": "device OUT endpoint-3 transfer size\n          register",
        "fields": [
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            }
        ]
    },
    "1342180864": {
        "name": "FS_PCGCCTL",
        "address": 1342180864,
        "size": 32,
        "access": "read-write",
        "desc": "OTG_FS power and clock gating control\n          register (OTG_FS_PCGCCTL)",
        "fields": [
            {
                "name": "STPPCLK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stop PHY clock"
            },
            {
                "name": "GATEHCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Gate HCLK"
            },
            {
                "name": "PHYSUSP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PHY Suspended"
            }
        ]
    },
    "1073776640": {
        "name": "CR",
        "address": 1073776640,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Configuration/Control\n          register",
        "fields": [
            {
                "name": "RXDMA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reception DMA enable"
            },
            {
                "name": "TXDMA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmission DMA enable"
            },
            {
                "name": "RXMODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reception buffering mode"
            },
            {
                "name": "TXMODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmission buffering\n              mode"
            },
            {
                "name": "LPBK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Loopback mode enable"
            },
            {
                "name": "SWPME",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Single wire protocol master interface\n              enable"
            },
            {
                "name": "DEACT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Single wire protocol master interface\n              deactivate"
            }
        ]
    },
    "1073776644": {
        "name": "BRR",
        "address": 1073776644,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Bitrate register",
        "fields": [
            {
                "name": "BR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Bitrate prescaler"
            }
        ]
    },
    "1073776652": {
        "name": "ISR",
        "address": 1073776652,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Interrupt and Status\n          register",
        "fields": [
            {
                "name": "RXBFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer full flag"
            },
            {
                "name": "TXBEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty flag"
            },
            {
                "name": "RXBERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive CRC error flag"
            },
            {
                "name": "RXOVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive overrun error flag"
            },
            {
                "name": "TXUNRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit underrun error\n              flag"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Receive data register not\n              empty"
            },
            {
                "name": "TXE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmit data register\n              empty"
            },
            {
                "name": "TCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer complete flag"
            },
            {
                "name": "SRF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Slave resume flag"
            },
            {
                "name": "SUSP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SUSPEND flag"
            },
            {
                "name": "DEACTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DEACTIVATED flag"
            }
        ]
    },
    "1073776656": {
        "name": "ICR",
        "address": 1073776656,
        "size": 32,
        "access": "write-only",
        "desc": "SWPMI Interrupt Flag Clear\n          register",
        "fields": [
            {
                "name": "CRXBFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear receive buffer full\n              flag"
            },
            {
                "name": "CTXBEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transmit buffer empty\n              flag"
            },
            {
                "name": "CRXBERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear receive CRC error\n              flag"
            },
            {
                "name": "CRXOVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear receive overrun error\n              flag"
            },
            {
                "name": "CTXUNRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear transmit underrun error\n              flag"
            },
            {
                "name": "CTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear transfer complete\n              flag"
            },
            {
                "name": "CSRF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear slave resume flag"
            }
        ]
    },
    "1073776660": {
        "name": "IER",
        "address": 1073776660,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Interrupt Enable\n          register",
        "fields": [
            {
                "name": "RXBFIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer full interrupt\n              enable"
            },
            {
                "name": "TXBEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty interrupt\n              enable"
            },
            {
                "name": "RXBERIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive CRC error interrupt\n              enable"
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive overrun error interrupt\n              enable"
            },
            {
                "name": "TXUNRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit underrun error interrupt\n              enable"
            },
            {
                "name": "RIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Receive interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmit interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit complete interrupt\n              enable"
            },
            {
                "name": "SRIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Slave resume interrupt\n              enable"
            }
        ]
    },
    "1073776664": {
        "name": "RFL",
        "address": 1073776664,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Receive Frame Length\n          register",
        "fields": [
            {
                "name": "RFL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Receive frame length"
            }
        ]
    },
    "1073776668": {
        "name": "TDR",
        "address": 1073776668,
        "size": 32,
        "access": "write-only",
        "desc": "SWPMI Transmit data register",
        "fields": [
            {
                "name": "TD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmit data"
            }
        ]
    },
    "1073776672": {
        "name": "RDR",
        "address": 1073776672,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Receive data register",
        "fields": [
            {
                "name": "RD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "received data"
            }
        ]
    },
    "1073772544": {
        "name": "OPAMP1_CSR",
        "address": 1073772544,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier\n              Enable"
            },
            {
                "name": "OPALPM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operational amplifier Low Power\n              Mode"
            },
            {
                "name": "OPAMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Operational amplifier PGA\n              mode"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Operational amplifier Programmable\n              amplifier gain value"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Inverting input selection"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Non inverted input\n              selection"
            },
            {
                "name": "CALON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Calibration mode enabled"
            },
            {
                "name": "CALSEL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Calibration selection"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "allows to switch from AOP offset trimmed\n              values to AOP offset"
            },
            {
                "name": "CALOUT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Operational amplifier calibration\n              output"
            },
            {
                "name": "OPA_RANGE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Operational amplifier power supply range\n              for stability"
            }
        ]
    },
    "1073772548": {
        "name": "OPAMP1_OTR",
        "address": 1073772548,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 offset trimming register in normal\n          mode",
        "fields": [
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073772552": {
        "name": "OPAMP1_LPOTR",
        "address": 1073772552,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 offset trimming register in low-power\n          mode",
        "fields": [
            {
                "name": "TRIMLPOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMLPOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073772560": {
        "name": "OPAMP2_CSR",
        "address": 1073772560,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier\n              Enable"
            },
            {
                "name": "OPALPM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Operational amplifier Low Power\n              Mode"
            },
            {
                "name": "OPAMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Operational amplifier PGA\n              mode"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Operational amplifier Programmable\n              amplifier gain value"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Inverting input selection"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Non inverted input\n              selection"
            },
            {
                "name": "CALON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Calibration mode enabled"
            },
            {
                "name": "CALSEL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Calibration selection"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "allows to switch from AOP offset trimmed\n              values to AOP offset"
            },
            {
                "name": "CALOUT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Operational amplifier calibration\n              output"
            }
        ]
    },
    "1073772564": {
        "name": "OPAMP2_OTR",
        "address": 1073772564,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 offset trimming register in normal\n          mode",
        "fields": [
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073772568": {
        "name": "OPAMP2_LPOTR",
        "address": 1073772568,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 offset trimming register in low-power\n          mode",
        "fields": [
            {
                "name": "TRIMLPOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMLPOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "2684354560": {
        "name": "BCR1",
        "address": 2684354560,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          1",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CCLKEN"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO Disable"
            }
        ]
    },
    "2684354564": {
        "name": "BTR1",
        "address": 2684354564,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          1",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354568": {
        "name": "BCR2",
        "address": 2684354568,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          2",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354572": {
        "name": "BTR2",
        "address": 2684354572,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          2",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354576": {
        "name": "BCR3",
        "address": 2684354576,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          3",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354580": {
        "name": "BTR3",
        "address": 2684354580,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          3",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354584": {
        "name": "BCR4",
        "address": 2684354584,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select control register\n          4",
        "fields": [
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CBURSTRW"
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ASYNCWAIT"
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EXTMOD"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WAITEN"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WREN"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAITCFG"
            },
            {
                "name": "WRAPMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WRAPMOD"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WAITPOL"
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BURSTEN"
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FACCEN"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MWID"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MTYP"
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MUXEN"
            },
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MBKEN"
            }
        ]
    },
    "2684354588": {
        "name": "BTR4",
        "address": 2684354588,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash chip-select timing register\n          4",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "BUSTURN"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354688": {
        "name": "PCR",
        "address": 2684354688,
        "size": 32,
        "access": "read-write",
        "desc": "PC Card/NAND Flash control register\n          3",
        "fields": [
            {
                "name": "ECCPS",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "ECCPS"
            },
            {
                "name": "TAR",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "TAR"
            },
            {
                "name": "TCLR",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "TCLR"
            },
            {
                "name": "ECCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ECCEN"
            },
            {
                "name": "PWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "PWID"
            },
            {
                "name": "PTYP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PTYP"
            },
            {
                "name": "PBKEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PBKEN"
            },
            {
                "name": "PWAITEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PWAITEN"
            }
        ]
    },
    "2684354692": {
        "name": "SR",
        "address": 2684354692,
        "size": 32,
        "access": "",
        "desc": "FIFO status and interrupt register\n          3",
        "fields": [
            {
                "name": "FEMPT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FEMPT"
            },
            {
                "name": "IFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IFEN"
            },
            {
                "name": "ILEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ILEN"
            },
            {
                "name": "IREN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IREN"
            },
            {
                "name": "IFS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IFS"
            },
            {
                "name": "ILS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ILS"
            },
            {
                "name": "IRS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IRS"
            }
        ]
    },
    "2684354696": {
        "name": "PMEM",
        "address": 2684354696,
        "size": 32,
        "access": "read-write",
        "desc": "Common memory space timing register\n          3",
        "fields": [
            {
                "name": "MEMHIZx",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "MEMHIZx"
            },
            {
                "name": "MEMHOLDx",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "MEMHOLDx"
            },
            {
                "name": "MEMWAITx",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "MEMWAITx"
            },
            {
                "name": "MEMSETx",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "MEMSETx"
            }
        ]
    },
    "2684354700": {
        "name": "PATT",
        "address": 2684354700,
        "size": 32,
        "access": "read-write",
        "desc": "Attribute memory space timing register\n          3",
        "fields": [
            {
                "name": "ATTHIZx",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "ATTHIZx"
            },
            {
                "name": "ATTHOLDx",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "ATTHOLDx"
            },
            {
                "name": "ATTWAITx",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "ATTWAITx"
            },
            {
                "name": "ATTSETx",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "ATTSETx"
            }
        ]
    },
    "2684354708": {
        "name": "ECCR",
        "address": 2684354708,
        "size": 32,
        "access": "read-only",
        "desc": "ECC result register 3",
        "fields": [
            {
                "name": "ECCx",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECCx"
            }
        ]
    },
    "2684354820": {
        "name": "BWTR1",
        "address": 2684354820,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          1",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354828": {
        "name": "BWTR2",
        "address": 2684354828,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          2",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354836": {
        "name": "BWTR3",
        "address": 2684354836,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          3",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "2684354844": {
        "name": "BWTR4",
        "address": 2684354844,
        "size": 32,
        "access": "read-write",
        "desc": "SRAM/NOR-Flash write timing registers\n          4",
        "fields": [
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "ACCMOD"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DATLAT"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "CLKDIV"
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DATAST"
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "ADDHLD"
            },
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADDSET"
            }
        ]
    },
    "1073766400": {
        "name": "CR",
        "address": 1073766400,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "HSI48 oscillator smooth\n              trimming"
            },
            {
                "name": "SWSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Generate software SYNC\n              event"
            },
            {
                "name": "AUTOTRIMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Automatic trimming enable"
            },
            {
                "name": "CEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Frequency error counter\n              enable"
            },
            {
                "name": "ESYNCIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization or trimming error\n              interrupt enable"
            },
            {
                "name": "SYNCWARNIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning interrupt\n              enable"
            },
            {
                "name": "SYNCOKIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK interrupt\n              enable"
            }
        ]
    },
    "1073766404": {
        "name": "CFGR",
        "address": 1073766404,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "SYNCPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SYNC polarity selection"
            },
            {
                "name": "SYNCSRC",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "SYNC signal source\n              selection"
            },
            {
                "name": "SYNCDIV",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SYNC divider"
            },
            {
                "name": "FELIM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Frequency error limit"
            },
            {
                "name": "RELOAD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter reload value"
            }
        ]
    },
    "1073766408": {
        "name": "ISR",
        "address": 1073766408,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "FECAP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frequency error capture"
            },
            {
                "name": "FEDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Frequency error direction"
            },
            {
                "name": "TRIMOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Trimming overflow or\n              underflow"
            },
            {
                "name": "SYNCMISS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SYNC missed"
            },
            {
                "name": "SYNCERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYNC error"
            },
            {
                "name": "ESYNCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC flag"
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error flag"
            },
            {
                "name": "SYNCWARNF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning flag"
            },
            {
                "name": "SYNCOKF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK flag"
            }
        ]
    },
    "1073766412": {
        "name": "ICR",
        "address": 1073766412,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "ESYNCC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC clear flag"
            },
            {
                "name": "ERRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error clear flag"
            },
            {
                "name": "SYNCWARNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning clear flag"
            },
            {
                "name": "SYNCOKC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK clear flag"
            }
        ]
    },
    "1342504960": {
        "name": "CR",
        "address": 1342504960,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DCMI enable"
            },
            {
                "name": "EDM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Extended data mode"
            },
            {
                "name": "FCRC",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Frame capture rate control"
            },
            {
                "name": "VSPOL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Vertical synchronization\n              polarity"
            },
            {
                "name": "HSPOL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Horizontal synchronization\n              polarity"
            },
            {
                "name": "PCKPOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pixel clock polarity"
            },
            {
                "name": "ESS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Embedded synchronization\n              select"
            },
            {
                "name": "JPEG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JPEG format"
            },
            {
                "name": "CROP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Crop feature"
            },
            {
                "name": "CM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture mode"
            },
            {
                "name": "CAPTURE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture enable"
            },
            {
                "name": "OELS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Odd/Even Line Select (Line Select\n              Start)"
            },
            {
                "name": "LSM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Line Select mode"
            },
            {
                "name": "OEBS",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Odd/Even Byte Select (Byte Select\n              Start)"
            },
            {
                "name": "BSM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Byte Select mode"
            }
        ]
    },
    "1342504964": {
        "name": "SR",
        "address": 1342504964,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "FNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO not empty"
            },
            {
                "name": "VSYNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VSYNC"
            },
            {
                "name": "HSYNC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSYNC"
            }
        ]
    },
    "1342504968": {
        "name": "RIS",
        "address": 1342504968,
        "size": 32,
        "access": "read-only",
        "desc": "raw interrupt status register",
        "fields": [
            {
                "name": "LINE_RIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line raw interrupt status"
            },
            {
                "name": "VSYNC_RIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC raw interrupt status"
            },
            {
                "name": "ERR_RIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error raw interrupt\n              status"
            },
            {
                "name": "OVR_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun raw interrupt\n              status"
            },
            {
                "name": "FRAME_RIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete raw interrupt\n              status"
            }
        ]
    },
    "1342504972": {
        "name": "IER",
        "address": 1342504972,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "LINE_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line interrupt enable"
            },
            {
                "name": "VSYNC_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC interrupt enable"
            },
            {
                "name": "ERR_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt\n              enable"
            },
            {
                "name": "OVR_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable"
            },
            {
                "name": "FRAME_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt\n              enable"
            }
        ]
    },
    "1342504976": {
        "name": "MIS",
        "address": 1342504976,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status\n          register",
        "fields": [
            {
                "name": "LINE_MIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line masked interrupt\n              status"
            },
            {
                "name": "VSYNC_MIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC masked interrupt\n              status"
            },
            {
                "name": "ERR_MIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error masked interrupt\n              status"
            },
            {
                "name": "OVR_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun masked interrupt\n              status"
            },
            {
                "name": "FRAME_MIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete masked interrupt\n              status"
            }
        ]
    },
    "1342504980": {
        "name": "ICR",
        "address": 1342504980,
        "size": 32,
        "access": "write-only",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "LINE_ISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "line interrupt status\n              clear"
            },
            {
                "name": "VSYNC_ISC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Vertical synch interrupt status\n              clear"
            },
            {
                "name": "ERR_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt status\n              clear"
            },
            {
                "name": "OVR_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt status\n              clear"
            },
            {
                "name": "FRAME_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt status\n              clear"
            }
        ]
    },
    "1342504984": {
        "name": "ESCR",
        "address": 1342504984,
        "size": 32,
        "access": "read-write",
        "desc": "embedded synchronization code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter code"
            },
            {
                "name": "LEC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter code"
            },
            {
                "name": "LSC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter code"
            },
            {
                "name": "FSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter code"
            }
        ]
    },
    "1342504988": {
        "name": "ESUR",
        "address": 1342504988,
        "size": 32,
        "access": "read-write",
        "desc": "embedded synchronization unmask\n          register",
        "fields": [
            {
                "name": "FEU",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter unmask"
            },
            {
                "name": "LEU",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter unmask"
            },
            {
                "name": "LSU",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter\n              unmask"
            },
            {
                "name": "FSU",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter\n              unmask"
            }
        ]
    },
    "1342504992": {
        "name": "CWSTRT",
        "address": 1342504992,
        "size": 32,
        "access": "read-write",
        "desc": "crop window start",
        "fields": [
            {
                "name": "VST",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Vertical start line count"
            },
            {
                "name": "HOFFCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Horizontal offset count"
            }
        ]
    },
    "1342504996": {
        "name": "CWSIZE",
        "address": 1342504996,
        "size": 32,
        "access": "read-write",
        "desc": "crop window size",
        "fields": [
            {
                "name": "VLINE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Vertical line count"
            },
            {
                "name": "CAPCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Capture count"
            }
        ]
    },
    "1342505000": {
        "name": "DR",
        "address": 1342505000,
        "size": 32,
        "access": "read-only",
        "desc": "data register",
        "fields": [
            {
                "name": "Byte3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Data byte 3"
            },
            {
                "name": "Byte2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Data byte 2"
            },
            {
                "name": "Byte1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte 1"
            },
            {
                "name": "Byte0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte 0"
            }
        ]
    },
    "1342571520": {
        "name": "CR",
        "address": 1342571520,
        "size": 32,
        "access": "",
        "desc": "control register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Initialize message digest\n              calculation"
            },
            {
                "name": "DMAE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Data type selection"
            },
            {
                "name": "MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mode selection"
            },
            {
                "name": "ALGO0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Algorithm selection"
            },
            {
                "name": "NBW",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of words already\n              pushed"
            },
            {
                "name": "DINNE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DIN not empty"
            },
            {
                "name": "MDMAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Multiple DMA Transfers"
            },
            {
                "name": "LKEY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Long key selection"
            },
            {
                "name": "ALGO1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ALGO"
            }
        ]
    },
    "1342571524": {
        "name": "DIN",
        "address": 1342571524,
        "size": 32,
        "access": "read-write",
        "desc": "data input register",
        "fields": [
            {
                "name": "DATAIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input"
            }
        ]
    },
    "1342571528": {
        "name": "STR",
        "address": 1342571528,
        "size": 32,
        "access": "",
        "desc": "start register",
        "fields": [
            {
                "name": "DCAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Digest calculation"
            },
            {
                "name": "NBLW",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of valid bits in the last word of\n              the message"
            }
        ]
    },
    "1342571532": {
        "name": "HR0",
        "address": 1342571532,
        "size": 32,
        "access": "read-only",
        "desc": "digest registers",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H0"
            }
        ]
    },
    "1342571552": {
        "name": "IMR",
        "address": 1342571552,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "DCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt\n              enable"
            },
            {
                "name": "DINIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt\n              enable"
            }
        ]
    },
    "1342571556": {
        "name": "SR",
        "address": 1342571556,
        "size": 32,
        "access": "",
        "desc": "status register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy bit"
            },
            {
                "name": "DMAS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA Status"
            },
            {
                "name": "DCIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt\n              status"
            },
            {
                "name": "DINIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt\n              status"
            }
        ]
    },
    "1342571768": {
        "name": "CSR0",
        "address": 1342571768,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR0"
            }
        ]
    },
    "1342571772": {
        "name": "CSR1",
        "address": 1342571772,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR1"
            }
        ]
    },
    "1342571776": {
        "name": "CSR2",
        "address": 1342571776,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR2"
            }
        ]
    },
    "1342571780": {
        "name": "CSR3",
        "address": 1342571780,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR3"
            }
        ]
    },
    "1342571784": {
        "name": "CSR4",
        "address": 1342571784,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR4"
            }
        ]
    },
    "1342571788": {
        "name": "CSR5",
        "address": 1342571788,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR5"
            }
        ]
    },
    "1342571792": {
        "name": "CSR6",
        "address": 1342571792,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR6"
            }
        ]
    },
    "1342571796": {
        "name": "CSR7",
        "address": 1342571796,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR7"
            }
        ]
    },
    "1342571800": {
        "name": "CSR8",
        "address": 1342571800,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR8"
            }
        ]
    },
    "1342571804": {
        "name": "CSR9",
        "address": 1342571804,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR9"
            }
        ]
    },
    "1342571808": {
        "name": "CSR10",
        "address": 1342571808,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR10"
            }
        ]
    },
    "1342571812": {
        "name": "CSR11",
        "address": 1342571812,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR11"
            }
        ]
    },
    "1342571816": {
        "name": "CSR12",
        "address": 1342571816,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR12"
            }
        ]
    },
    "1342571820": {
        "name": "CSR13",
        "address": 1342571820,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR13"
            }
        ]
    },
    "1342571824": {
        "name": "CSR14",
        "address": 1342571824,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR14"
            }
        ]
    },
    "1342571828": {
        "name": "CSR15",
        "address": 1342571828,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR15"
            }
        ]
    },
    "1342571832": {
        "name": "CSR16",
        "address": 1342571832,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR16",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR16"
            }
        ]
    },
    "1342571836": {
        "name": "CSR17",
        "address": 1342571836,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR17",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR17"
            }
        ]
    },
    "1342571840": {
        "name": "CSR18",
        "address": 1342571840,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR18",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR18"
            }
        ]
    },
    "1342571844": {
        "name": "CSR19",
        "address": 1342571844,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR19",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR19"
            }
        ]
    },
    "1342571848": {
        "name": "CSR20",
        "address": 1342571848,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR20",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR20"
            }
        ]
    },
    "1342571852": {
        "name": "CSR21",
        "address": 1342571852,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR21",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR21"
            }
        ]
    },
    "1342571856": {
        "name": "CSR22",
        "address": 1342571856,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR22",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR22"
            }
        ]
    },
    "1342571860": {
        "name": "CSR23",
        "address": 1342571860,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR23",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR23"
            }
        ]
    },
    "1342571864": {
        "name": "CSR24",
        "address": 1342571864,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR24",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR24"
            }
        ]
    },
    "1342571868": {
        "name": "CSR25",
        "address": 1342571868,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR25",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR25"
            }
        ]
    },
    "1342571872": {
        "name": "CSR26",
        "address": 1342571872,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR26",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR26"
            }
        ]
    },
    "1342571876": {
        "name": "CSR27",
        "address": 1342571876,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR27",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR27"
            }
        ]
    },
    "1342571880": {
        "name": "CSR28",
        "address": 1342571880,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR28",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR28"
            }
        ]
    },
    "1342571884": {
        "name": "CSR29",
        "address": 1342571884,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR29",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR29"
            }
        ]
    },
    "1342571888": {
        "name": "CSR30",
        "address": 1342571888,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR30",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR30"
            }
        ]
    },
    "1342571892": {
        "name": "CSR31",
        "address": 1342571892,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR31",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR31"
            }
        ]
    },
    "1342571896": {
        "name": "CSR32",
        "address": 1342571896,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR32",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR32"
            }
        ]
    },
    "1342571900": {
        "name": "CSR33",
        "address": 1342571900,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR33",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR33"
            }
        ]
    },
    "1342571904": {
        "name": "CSR34",
        "address": 1342571904,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR34",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR34"
            }
        ]
    },
    "1342571908": {
        "name": "CSR35",
        "address": 1342571908,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR35",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR35"
            }
        ]
    },
    "1342571912": {
        "name": "CSR36",
        "address": 1342571912,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR36",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR36"
            }
        ]
    },
    "1342571916": {
        "name": "CSR37",
        "address": 1342571916,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR37",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR37"
            }
        ]
    },
    "1342571920": {
        "name": "CSR38",
        "address": 1342571920,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR38",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR38"
            }
        ]
    },
    "1342571924": {
        "name": "CSR39",
        "address": 1342571924,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR39",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR39"
            }
        ]
    },
    "1342571928": {
        "name": "CSR40",
        "address": 1342571928,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR40",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR40"
            }
        ]
    },
    "1342571932": {
        "name": "CSR41",
        "address": 1342571932,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR41",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR41"
            }
        ]
    },
    "1342571936": {
        "name": "CSR42",
        "address": 1342571936,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR42",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR42"
            }
        ]
    },
    "1342571940": {
        "name": "CSR43",
        "address": 1342571940,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR43",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR43"
            }
        ]
    },
    "1342571944": {
        "name": "CSR44",
        "address": 1342571944,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR44",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR44"
            }
        ]
    },
    "1342571948": {
        "name": "CSR45",
        "address": 1342571948,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR45",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR45"
            }
        ]
    },
    "1342571952": {
        "name": "CSR46",
        "address": 1342571952,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR46",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR46"
            }
        ]
    },
    "1342571956": {
        "name": "CSR47",
        "address": 1342571956,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR47",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR47"
            }
        ]
    },
    "1342571960": {
        "name": "CSR48",
        "address": 1342571960,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR48",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR48"
            }
        ]
    },
    "1342571964": {
        "name": "CSR49",
        "address": 1342571964,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR49",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR49"
            }
        ]
    },
    "1342571968": {
        "name": "CSR50",
        "address": 1342571968,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR50",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR50"
            }
        ]
    },
    "1342571972": {
        "name": "CSR51",
        "address": 1342571972,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR51",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR51"
            }
        ]
    },
    "1342571976": {
        "name": "CSR52",
        "address": 1342571976,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR52",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR52"
            }
        ]
    },
    "1342571980": {
        "name": "CSR53",
        "address": 1342571980,
        "size": 32,
        "access": "read-write",
        "desc": "context swap registers",
        "fields": [
            {
                "name": "CSR53",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSR53"
            }
        ]
    },
    "1342572304": {
        "name": "HASH_HR0",
        "address": 1342572304,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H0"
            }
        ]
    },
    "1342572308": {
        "name": "HASH_HR1",
        "address": 1342572308,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H1"
            }
        ]
    },
    "1342572312": {
        "name": "HASH_HR2",
        "address": 1342572312,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H2"
            }
        ]
    },
    "1342572316": {
        "name": "HASH_HR3",
        "address": 1342572316,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H3"
            }
        ]
    },
    "1342572320": {
        "name": "HASH_HR4",
        "address": 1342572320,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H4"
            }
        ]
    },
    "1342572324": {
        "name": "HASH_HR5",
        "address": 1342572324,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H5"
            }
        ]
    },
    "1342572328": {
        "name": "HASH_HR6",
        "address": 1342572328,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H6"
            }
        ]
    },
    "1342572332": {
        "name": "HASH_HR7",
        "address": 1342572332,
        "size": 32,
        "access": "read-only",
        "desc": "read-only",
        "fields": [
            {
                "name": "H7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "H7"
            }
        ]
    },
    "1073917952": {
        "name": "CR",
        "address": 1073917952,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "DMA2D mode"
            },
            {
                "name": "CEIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configuration Error Interrupt\n              Enable"
            },
            {
                "name": "CTCIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CLUT transfer complete interrupt\n              enable"
            },
            {
                "name": "CAEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CLUT access error interrupt\n              enable"
            },
            {
                "name": "TWIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer watermark interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "ABORT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Abort"
            },
            {
                "name": "SUSP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Suspend"
            },
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start"
            }
        ]
    },
    "1073917956": {
        "name": "ISR",
        "address": 1073917956,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt Status Register",
        "fields": [
            {
                "name": "CEIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configuration error interrupt\n              flag"
            },
            {
                "name": "CTCIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT transfer complete interrupt\n              flag"
            },
            {
                "name": "CAEIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CLUT access error interrupt\n              flag"
            },
            {
                "name": "TWIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer watermark interrupt\n              flag"
            },
            {
                "name": "TCIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              flag"
            },
            {
                "name": "TEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              flag"
            }
        ]
    },
    "1073917960": {
        "name": "IFCR",
        "address": 1073917960,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CCEIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear configuration error interrupt\n              flag"
            },
            {
                "name": "CCTCIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear CLUT transfer complete interrupt\n              flag"
            },
            {
                "name": "CAECIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear CLUT access error interrupt\n              flag"
            },
            {
                "name": "CTWIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear transfer watermark interrupt\n              flag"
            },
            {
                "name": "CTCIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transfer complete interrupt\n              flag"
            },
            {
                "name": "CTEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear Transfer error interrupt\n              flag"
            }
        ]
    },
    "1073917964": {
        "name": "FGMAR",
        "address": 1073917964,
        "size": 32,
        "access": "read-write",
        "desc": "foreground memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073917968": {
        "name": "FGOR",
        "address": 1073917968,
        "size": 32,
        "access": "read-write",
        "desc": "foreground offset register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line offset"
            }
        ]
    },
    "1073917972": {
        "name": "BGMAR",
        "address": 1073917972,
        "size": 32,
        "access": "read-write",
        "desc": "background memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073917976": {
        "name": "BGOR",
        "address": 1073917976,
        "size": 32,
        "access": "read-write",
        "desc": "background offset register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line offset"
            }
        ]
    },
    "1073917980": {
        "name": "FGPFCCR",
        "address": 1073917980,
        "size": 32,
        "access": "read-write",
        "desc": "foreground PFC control\n          register",
        "fields": [
            {
                "name": "ALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha value"
            },
            {
                "name": "AM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Alpha mode"
            },
            {
                "name": "CS",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "CLUT size"
            },
            {
                "name": "START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "CCM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT color mode"
            },
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Color mode"
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted"
            }
        ]
    },
    "1073917984": {
        "name": "FGCOLR",
        "address": 1073917984,
        "size": 32,
        "access": "read-write",
        "desc": "foreground color register",
        "fields": [
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value"
            }
        ]
    },
    "1073917988": {
        "name": "BGPFCCR",
        "address": 1073917988,
        "size": 32,
        "access": "read-write",
        "desc": "background PFC control\n          register",
        "fields": [
            {
                "name": "ALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha value"
            },
            {
                "name": "AM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Alpha mode"
            },
            {
                "name": "CS",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "CLUT size"
            },
            {
                "name": "START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Start"
            },
            {
                "name": "CCM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT Color mode"
            },
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Color mode"
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted"
            }
        ]
    },
    "1073917992": {
        "name": "BGCOLR",
        "address": 1073917992,
        "size": 32,
        "access": "read-write",
        "desc": "background color register",
        "fields": [
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value"
            }
        ]
    },
    "1073917996": {
        "name": "FGCMAR",
        "address": 1073917996,
        "size": 32,
        "access": "read-write",
        "desc": "foreground CLUT memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory Address"
            }
        ]
    },
    "1073918000": {
        "name": "BGCMAR",
        "address": 1073918000,
        "size": 32,
        "access": "read-write",
        "desc": "background CLUT memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address"
            }
        ]
    },
    "1073918004": {
        "name": "OPFCCR",
        "address": 1073918004,
        "size": 32,
        "access": "read-write",
        "desc": "output PFC control register",
        "fields": [
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Color mode"
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted"
            }
        ]
    },
    "1073918008": {
        "name": "OCOLR",
        "address": 1073918008,
        "size": 32,
        "access": "read-write",
        "desc": "output color register",
        "fields": [
            {
                "name": "APLHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha Channel Value"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value"
            }
        ]
    },
    "1073918012": {
        "name": "OMAR",
        "address": 1073918012,
        "size": 32,
        "access": "read-write",
        "desc": "output memory address register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory Address"
            }
        ]
    },
    "1073918016": {
        "name": "OOR",
        "address": 1073918016,
        "size": 32,
        "access": "read-write",
        "desc": "output offset register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line Offset"
            }
        ]
    },
    "1073918020": {
        "name": "NLR",
        "address": 1073918020,
        "size": 32,
        "access": "read-write",
        "desc": "number of line register",
        "fields": [
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Pixel per lines"
            },
            {
                "name": "NL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of lines"
            }
        ]
    },
    "1073918024": {
        "name": "LWR",
        "address": 1073918024,
        "size": 32,
        "access": "read-write",
        "desc": "line watermark register",
        "fields": [
            {
                "name": "LW",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Line watermark"
            }
        ]
    },
    "1073918028": {
        "name": "AMTCR",
        "address": 1073918028,
        "size": 32,
        "access": "read-write",
        "desc": "AHB master timer configuration\n          register",
        "fields": [
            {
                "name": "DT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Dead Time"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable"
            }
        ]
    },
    "1073918976": {
        "name": "FGCLUT",
        "address": 1073918976,
        "size": 32,
        "access": "read-write",
        "desc": "FGCLUT",
        "fields": [
            {
                "name": "APLHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "APLHA"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "RED"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GREEN"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "BLUE"
            }
        ]
    },
    "1073920000": {
        "name": "BGCLUT",
        "address": 1073920000,
        "size": 32,
        "access": "read-write",
        "desc": "BGCLUT",
        "fields": [
            {
                "name": "APLHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "APLHA"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "RED"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GREEN"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "BLUE"
            }
        ]
    },
    "1342577668": {
        "name": "P1CR",
        "address": 1342577668,
        "size": 32,
        "access": "read-write",
        "desc": "OctoSPI IO Manager Port 1 Configuration\n          Register",
        "fields": [
            {
                "name": "CLKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CLK/CLK Enable for Port"
            },
            {
                "name": "CLKSRC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CLK/CLK Source for Port"
            },
            {
                "name": "DQSEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DQS Enable for Port"
            },
            {
                "name": "DQSSRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DQS Source for Port"
            },
            {
                "name": "NCSEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CS Enable for Port"
            },
            {
                "name": "NCSSRC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CS Source for Port"
            },
            {
                "name": "IOLEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable for Port"
            },
            {
                "name": "IOLSRC",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Source for Port"
            },
            {
                "name": "IOHEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable for Port n"
            },
            {
                "name": "IOHSRC",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Source for Port"
            }
        ]
    },
    "1342577672": {
        "name": "P2CR",
        "address": 1342577672,
        "size": 32,
        "access": "read-write",
        "desc": "OctoSPI IO Manager Port 2 Configuration\n          Register",
        "fields": [
            {
                "name": "CLKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CLK/CLK Enable for Port"
            },
            {
                "name": "CLKSRC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CLK/CLK Source for Port"
            },
            {
                "name": "DQSEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DQS Enable for Port"
            },
            {
                "name": "DQSSRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DQS Source for Port"
            },
            {
                "name": "NCSEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CS Enable for Port"
            },
            {
                "name": "NCSSRC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CS Source for Port"
            },
            {
                "name": "IOLEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable for Port"
            },
            {
                "name": "IOLSRC",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Source for Port"
            },
            {
                "name": "IOHEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable for Port n"
            },
            {
                "name": "IOHSRC",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "Source for Port"
            }
        ]
    }
}