test_name                                 ,architecture          ,verilog        ,exit,max_rss(MiB),exec_time(ms),synthesis_time(ms)
hold_high/freq_division/k6_N10_40nm       ,k6_N10_40nm.xml       ,freq_division.v,0   ,15.2        ,27.3         ,9.6
hold_high/freq_division/k6_N10_40nm       ,k6_N10_40nm.xml       ,freq_division.v,0   ,15.2        ,27.3         ,9.6
hold_high/freq_division/k6_N10_mem32K_40nm,k6_N10_mem32K_40nm.xml,freq_division.v,0   ,24.9        ,103.9        ,6.3
hold_high/freq_division/no_arch           ,                      ,freq_division.v,0   ,12.6        ,21.1         ,16.9
