# Benchmark "faults\fault_U78_U80_true_8_frames" written by ABC on Tue Dec 06 01:10:58 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n73 )
n75         = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n78         = LUT 0x8 ( n76, n77 )
n79         = LUT 0x1 ( n75, n78 )
n80         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n81         = LUT 0x1 ( EQL_00, n80 )
n82         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n83         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n82 )
n84         = LUT 0x4 ( EQL_00, n83 )
n85         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n76 )
n86         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n87         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n86 )
n88         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n89         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n88 )
n90         = LUT 0x4 ( EQL_00, n89 )
n91         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n92         = LUT 0x1 ( n85, n87 )
n93         = LUT 0x4 ( n90, n92 )
n94         = LUT 0x4 ( n91, n93 )
n95         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n96         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n76 )
n97         = LUT 0x1 ( n95, n96 )
n98         = LUT 0x4 ( n81, n97 )
n99         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n81 )
n100        = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n91 )
n101        = LUT 0x1 ( n83, n99 )
n102        = LUT 0x4 ( n100, n101 )
n103        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n104        = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n105        = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n104 )
n106        = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n107        = LUT 0x1 ( n76, n103 )
n108        = LUT 0x4 ( n105, n107 )
n109        = LUT 0x4 ( n106, n108 )
n110        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n91 )
n111        = LUT 0x1 ( n90, n110 )
n112        = LUT 0x2 ( EQL_00, n73 )
n113        = LUT 0x8 ( n97, n112 )
n114        = LUT 0x2 ( n84, n94 )
n115        = LUT 0x4 ( n98, n114 )
n116        = LUT 0x1 ( CONT_EQL_01, n115 )
n117        = LUT 0x4 ( n84, n98 )
n118        = LUT 0x1 ( n94, EQL_01 )
n119        = LUT 0x8 ( n117, n118 )
n120        = LUT 0x1 ( n116, n119 )
n121        = LUT 0x8 ( n94, n98 )
n122        = LUT 0x1 ( EQL_01, n121 )
n123        = LUT 0x4 ( n84, n94 )
n124        = LUT 0x4 ( n98, n123 )
n125        = LUT 0x4 ( EQL_01, n124 )
n126        = LUT 0x4 ( n94, n117 )
n127        = LUT 0x4 ( n84, EQL_01 )
n128        = LUT 0x4 ( n98, n127 )
n129        = LUT 0x8 ( n84, n98 )
n130        = LUT 0x8 ( n94, n129 )
n131        = LUT 0x4 ( EQL_01, n130 )
n132        = LUT 0x4 ( n94, EQL_01 )
n133        = LUT 0x1 ( n126, n128 )
n134        = LUT 0x4 ( n131, n133 )
n135        = LUT 0x4 ( n132, n134 )
n136        = LUT 0x1 ( n94, n98 )
n137        = LUT 0x8 ( n94, n117 )
n138        = LUT 0x1 ( n136, n137 )
n139        = LUT 0x4 ( n122, n138 )
n140        = LUT 0x2 ( n84, n122 )
n141        = LUT 0x8 ( n98, n132 )
n142        = LUT 0x1 ( n124, n140 )
n143        = LUT 0x4 ( n141, n142 )
n144        = LUT 0x2 ( n84, n98 )
n145        = LUT 0x8 ( n98, EQL_01 )
n146        = LUT 0x1 ( n94, n145 )
n147        = LUT 0x8 ( n94, EQL_01 )
n148        = LUT 0x1 ( n117, n144 )
n149        = LUT 0x4 ( n146, n148 )
n150        = LUT 0x4 ( n147, n149 )
n151        = LUT 0x8 ( n84, n132 )
n152        = LUT 0x1 ( n131, n151 )
n153        = LUT 0x2 ( EQL_01, n114 )
n154        = LUT 0x8 ( n138, n153 )
n155        = LUT 0x2 ( n125, n135 )
n156        = LUT 0x4 ( n139, n155 )
n157        = LUT 0x1 ( CONT_EQL_02, n156 )
n158        = LUT 0x4 ( n125, n139 )
n159        = LUT 0x1 ( n135, EQL_02 )
n160        = LUT 0x8 ( n158, n159 )
n161        = LUT 0x1 ( n157, n160 )
n162        = LUT 0x8 ( n135, n139 )
n163        = LUT 0x1 ( EQL_02, n162 )
n164        = LUT 0x4 ( n125, n135 )
n165        = LUT 0x4 ( n139, n164 )
n166        = LUT 0x4 ( EQL_02, n165 )
n167        = LUT 0x4 ( n135, n158 )
n168        = LUT 0x4 ( n125, EQL_02 )
n169        = LUT 0x4 ( n139, n168 )
n170        = LUT 0x8 ( n125, n139 )
n171        = LUT 0x8 ( n135, n170 )
n172        = LUT 0x4 ( EQL_02, n171 )
n173        = LUT 0x4 ( n135, EQL_02 )
n174        = LUT 0x1 ( n167, n169 )
n175        = LUT 0x4 ( n172, n174 )
n176        = LUT 0x4 ( n173, n175 )
n177        = LUT 0x1 ( n135, n139 )
n178        = LUT 0x8 ( n135, n158 )
n179        = LUT 0x1 ( n177, n178 )
n180        = LUT 0x4 ( n163, n179 )
n181        = LUT 0x2 ( n125, n163 )
n182        = LUT 0x8 ( n139, n173 )
n183        = LUT 0x1 ( n165, n181 )
n184        = LUT 0x4 ( n182, n183 )
n185        = LUT 0x2 ( n125, n139 )
n186        = LUT 0x8 ( n139, EQL_02 )
n187        = LUT 0x1 ( n135, n186 )
n188        = LUT 0x8 ( n135, EQL_02 )
n189        = LUT 0x1 ( n158, n185 )
n190        = LUT 0x4 ( n187, n189 )
n191        = LUT 0x4 ( n188, n190 )
n192        = LUT 0x8 ( n125, n173 )
n193        = LUT 0x1 ( n172, n192 )
n194        = LUT 0x2 ( EQL_02, n155 )
n195        = LUT 0x8 ( n179, n194 )
n196        = LUT 0x2 ( n166, n176 )
n197        = LUT 0x4 ( n180, n196 )
n198        = LUT 0x1 ( CONT_EQL_03, n197 )
n199        = LUT 0x4 ( n166, n180 )
n200        = LUT 0x1 ( n176, EQL_03 )
n201        = LUT 0x8 ( n199, n200 )
n202        = LUT 0x1 ( n198, n201 )
n203        = LUT 0x8 ( n176, n180 )
n204        = LUT 0x1 ( EQL_03, n203 )
n205        = LUT 0x4 ( n166, n176 )
n206        = LUT 0x4 ( n180, n205 )
n207        = LUT 0x4 ( EQL_03, n206 )
n208        = LUT 0x4 ( n176, n199 )
n209        = LUT 0x4 ( n166, EQL_03 )
n210        = LUT 0x4 ( n180, n209 )
n211        = LUT 0x8 ( n166, n180 )
n212        = LUT 0x8 ( n176, n211 )
n213        = LUT 0x4 ( EQL_03, n212 )
n214        = LUT 0x4 ( n176, EQL_03 )
n215        = LUT 0x1 ( n208, n210 )
n216        = LUT 0x4 ( n213, n215 )
n217        = LUT 0x4 ( n214, n216 )
n218        = LUT 0x1 ( n176, n180 )
n219        = LUT 0x8 ( n176, n199 )
n220        = LUT 0x1 ( n218, n219 )
n221        = LUT 0x4 ( n204, n220 )
n222        = LUT 0x2 ( n166, n204 )
n223        = LUT 0x8 ( n180, n214 )
n224        = LUT 0x1 ( n206, n222 )
n225        = LUT 0x4 ( n223, n224 )
n226        = LUT 0x2 ( n166, n180 )
n227        = LUT 0x8 ( n180, EQL_03 )
n228        = LUT 0x1 ( n176, n227 )
n229        = LUT 0x8 ( n176, EQL_03 )
n230        = LUT 0x1 ( n199, n226 )
n231        = LUT 0x4 ( n228, n230 )
n232        = LUT 0x4 ( n229, n231 )
n233        = LUT 0x8 ( n166, n214 )
n234        = LUT 0x1 ( n213, n233 )
n235        = LUT 0x2 ( EQL_03, n196 )
n236        = LUT 0x8 ( n220, n235 )
n237        = LUT 0x2 ( n207, n217 )
n238        = LUT 0x4 ( n221, n237 )
n239        = LUT 0x1 ( CONT_EQL_04, n238 )
n240        = LUT 0x4 ( n207, n221 )
n241        = LUT 0x1 ( n217, EQL_04 )
n242        = LUT 0x8 ( n240, n241 )
n243        = LUT 0x1 ( n239, n242 )
n244        = LUT 0x8 ( n217, n221 )
n245        = LUT 0x1 ( EQL_04, n244 )
n246        = LUT 0x4 ( n207, n217 )
n247        = LUT 0x4 ( n221, n246 )
n248        = LUT 0x4 ( EQL_04, n247 )
n249        = LUT 0x4 ( n217, n240 )
n250        = LUT 0x4 ( n207, EQL_04 )
n251        = LUT 0x4 ( n221, n250 )
n252        = LUT 0x8 ( n207, n221 )
n253        = LUT 0x8 ( n217, n252 )
n254        = LUT 0x4 ( EQL_04, n253 )
n255        = LUT 0x4 ( n217, EQL_04 )
n256        = LUT 0x1 ( n249, n251 )
n257        = LUT 0x4 ( n254, n256 )
n258        = LUT 0x4 ( n255, n257 )
n259        = LUT 0x1 ( n217, n221 )
n260        = LUT 0x8 ( n217, n240 )
n261        = LUT 0x1 ( n259, n260 )
n262        = LUT 0x4 ( n245, n261 )
n263        = LUT 0x2 ( n207, n245 )
n264        = LUT 0x8 ( n221, n255 )
n265        = LUT 0x1 ( n247, n263 )
n266        = LUT 0x4 ( n264, n265 )
n267        = LUT 0x2 ( n207, n221 )
n268        = LUT 0x8 ( n221, EQL_04 )
n269        = LUT 0x1 ( n217, n268 )
n270        = LUT 0x8 ( n217, EQL_04 )
n271        = LUT 0x1 ( n240, n267 )
n272        = LUT 0x4 ( n269, n271 )
n273        = LUT 0x4 ( n270, n272 )
n274        = LUT 0x8 ( n207, n255 )
n275        = LUT 0x1 ( n254, n274 )
n276        = LUT 0x2 ( EQL_04, n237 )
n277        = LUT 0x8 ( n261, n276 )
n278        = LUT 0x2 ( n248, n258 )
n279        = LUT 0x4 ( n262, n278 )
n280        = LUT 0x1 ( CONT_EQL_05, n279 )
n281        = LUT 0x4 ( n248, n262 )
n282        = LUT 0x1 ( n258, EQL_05 )
n283        = LUT 0x8 ( n281, n282 )
n284        = LUT 0x1 ( n280, n283 )
n285        = LUT 0x8 ( n258, n262 )
n286        = LUT 0x1 ( EQL_05, n285 )
n287        = LUT 0x4 ( n248, n258 )
n288        = LUT 0x4 ( n262, n287 )
n289        = LUT 0x4 ( EQL_05, n288 )
n290        = LUT 0x4 ( n258, n281 )
n291        = LUT 0x4 ( n248, EQL_05 )
n292        = LUT 0x4 ( n262, n291 )
n293        = LUT 0x8 ( n248, n262 )
n294        = LUT 0x8 ( n258, n293 )
n295        = LUT 0x4 ( EQL_05, n294 )
n296        = LUT 0x4 ( n258, EQL_05 )
n297        = LUT 0x1 ( n290, n292 )
n298        = LUT 0x4 ( n295, n297 )
n299        = LUT 0x4 ( n296, n298 )
n300        = LUT 0x1 ( n258, n262 )
n301        = LUT 0x8 ( n258, n281 )
n302        = LUT 0x1 ( n300, n301 )
n303        = LUT 0x4 ( n286, n302 )
n304        = LUT 0x2 ( n248, n286 )
n305        = LUT 0x8 ( n262, n296 )
n306        = LUT 0x1 ( n288, n304 )
n307        = LUT 0x4 ( n305, n306 )
n308        = LUT 0x2 ( n248, n262 )
n309        = LUT 0x8 ( n262, EQL_05 )
n310        = LUT 0x1 ( n258, n309 )
n311        = LUT 0x8 ( n258, EQL_05 )
n312        = LUT 0x1 ( n281, n308 )
n313        = LUT 0x4 ( n310, n312 )
n314        = LUT 0x4 ( n311, n313 )
n315        = LUT 0x8 ( n248, n296 )
n316        = LUT 0x1 ( n295, n315 )
n317        = LUT 0x2 ( EQL_05, n278 )
n318        = LUT 0x8 ( n302, n317 )
n319        = LUT 0x2 ( n289, n299 )
n320        = LUT 0x4 ( n303, n319 )
n321        = LUT 0x1 ( CONT_EQL_06, n320 )
n322        = LUT 0x4 ( n289, n303 )
n323        = LUT 0x1 ( n299, EQL_06 )
n324        = LUT 0x8 ( n322, n323 )
n325        = LUT 0x1 ( n321, n324 )
n326        = LUT 0x8 ( n299, n303 )
n327        = LUT 0x1 ( EQL_06, n326 )
n328        = LUT 0x4 ( n289, n299 )
n329        = LUT 0x4 ( n303, n328 )
n330        = LUT 0x8 ( n289, n303 )
n331        = LUT 0x8 ( n299, n330 )
n332        = LUT 0x4 ( EQL_06, n331 )
n333        = LUT 0x4 ( n299, EQL_06 )
n334        = LUT 0x1 ( n299, n303 )
n335        = LUT 0x8 ( n299, n322 )
n336        = LUT 0x1 ( n334, n335 )
n337        = LUT 0x2 ( n289, n327 )
n338        = LUT 0x8 ( n303, n333 )
n339        = LUT 0x1 ( n329, n337 )
n340        = LUT 0x4 ( n338, n339 )
n341        = LUT 0x2 ( n289, n303 )
n342        = LUT 0x8 ( n303, EQL_06 )
n343        = LUT 0x1 ( n299, n342 )
n344        = LUT 0x8 ( n299, EQL_06 )
n345        = LUT 0x1 ( n322, n341 )
n346        = LUT 0x4 ( n343, n345 )
n347        = LUT 0x4 ( n344, n346 )
n348        = LUT 0x8 ( n289, n333 )
n349        = LUT 0x1 ( n332, n348 )
n350        = LUT 0x2 ( EQL_06, n319 )
n351        = LUT 0x8 ( n336, n350 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n102 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n109 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n111 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n113 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n143 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n150 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n152 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n154 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n120 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n120 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n184 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n191 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n193 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n195 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n161 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n161 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n225 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n232 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n234 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n236 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n202 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n202 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n266 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n273 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n275 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n277 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n243 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n243 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n307 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n314 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n316 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n318 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n284 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n284 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n340 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n347 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n349 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n351 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n325 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n325 )
