

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 20:32:33 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2_u10_ap5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  451|  451|  451|  451|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  450|  450|        15|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   11|   11|         4|          2|          1|     5|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0, -2" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2160)" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i12" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 19 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_2.cpp:23]   --->   Operation 20 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.86>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv34 = phi i4 [ %add_ln13_10, %FLAT_LOOP ], [ 0, %DENSE_LOOP_begin ]" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 21 'phi' 'indvars_iv34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv14 = phi i4 [ %add_ln13_9, %FLAT_LOOP ], [ 1, %DENSE_LOOP_begin ]" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 22 'phi' 'indvars_iv14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i14 [ %trunc_ln708_9, %FLAT_LOOP ], [ 0, %DENSE_LOOP_begin ]" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 23 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0_0 = phi i6 [ %add_ln13_8, %FLAT_LOOP ], [ 0, %DENSE_LOOP_begin ]" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 24 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 25 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0_0, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %FLAT_LOOP" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_0, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_s to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 29 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_0, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i7 %tmp_2 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 31 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 32 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 33 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 34 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 35 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %indvars_iv34 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 36 'zext' 'zext_ln1116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%dense_1_out_0_V_add = getelementptr [10 x i13]* %dense_1_out_0_V, i64 0, i64 %zext_ln1116" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 37 'getelementptr' 'dense_1_out_0_V_add' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%dense_1_out_0_V_loa = load i13* %dense_1_out_0_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 38 'load' 'dense_1_out_0_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 39 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln13 = or i6 %j_0_0, 1" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 40 'or' 'or_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %or_ln13, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 41 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i11 %tmp_3 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 42 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %or_ln13, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 43 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i7 %tmp_4 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 44 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_1 = sub i12 %zext_ln1117_2, %zext_ln1117_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 45 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i12 %sub_ln1117_1, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 46 'add' 'add_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i12 %add_ln1117_1 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 47 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_1 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 48 'getelementptr' 'dense_2_weights_V_ad_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%dense_1_out_1_V_add = getelementptr [10 x i13]* %dense_1_out_1_V, i64 0, i64 %zext_ln1116" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 49 'getelementptr' 'dense_1_out_1_V_add' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%dense_1_out_1_V_loa = load i13* %dense_1_out_1_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 50 'load' 'dense_1_out_1_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_1 = load i9* %dense_2_weights_V_ad_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 51 'load' 'dense_2_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln13 = add i6 %j_0_0, 2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 52 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 53 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i11 %tmp_7 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 54 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 55 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i7 %tmp_8 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 56 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_2 = sub i12 %zext_ln1117_4, %zext_ln1117_5" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 57 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_2 = add i12 %sub_ln1117_2, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 58 'add' 'add_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i12 %add_ln1117_2 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 59 'sext' 'sext_ln1117_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_2 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 60 'getelementptr' 'dense_2_weights_V_ad_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%dense_1_out_2_V_add = getelementptr [10 x i13]* %dense_1_out_2_V, i64 0, i64 %zext_ln1116" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 61 'getelementptr' 'dense_1_out_2_V_add' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%dense_1_out_2_V_loa = load i13* %dense_1_out_2_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 62 'load' 'dense_1_out_2_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_2 = load i9* %dense_2_weights_V_ad_2, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 63 'load' 'dense_2_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i6 %j_0_0, 3" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 64 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_1, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 65 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i11 %tmp_11 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 66 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_1, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 67 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i7 %tmp_12 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 68 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_3 = sub i12 %zext_ln1117_6, %zext_ln1117_7" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 69 'sub' 'sub_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_3 = add i12 %sub_ln1117_3, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 70 'add' 'add_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i12 %add_ln1117_3 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 71 'sext' 'sext_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_3 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 72 'getelementptr' 'dense_2_weights_V_ad_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%dense_1_out_3_V_add = getelementptr [10 x i13]* %dense_1_out_3_V, i64 0, i64 %zext_ln1116" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 73 'getelementptr' 'dense_1_out_3_V_add' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%dense_1_out_3_V_loa = load i13* %dense_1_out_3_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 74 'load' 'dense_1_out_3_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_3 = load i9* %dense_2_weights_V_ad_3, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 75 'load' 'dense_2_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln13_2 = add i6 %j_0_0, 4" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 76 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_2, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 77 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i11 %tmp_14 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 78 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_2, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 79 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i7 %tmp_15 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 80 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_4 = sub i12 %zext_ln1117_8, %zext_ln1117_9" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 81 'sub' 'sub_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_4 = add i12 %sub_ln1117_4, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 82 'add' 'add_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i12 %add_ln1117_4 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 83 'sext' 'sext_ln1117_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_4 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_4" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 84 'getelementptr' 'dense_2_weights_V_ad_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%dense_1_out_4_V_add = getelementptr [10 x i13]* %dense_1_out_4_V, i64 0, i64 %zext_ln1116" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 85 'getelementptr' 'dense_1_out_4_V_add' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%dense_1_out_4_V_loa = load i13* %dense_1_out_4_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 86 'load' 'dense_1_out_4_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_4 = load i9* %dense_2_weights_V_ad_4, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 87 'load' 'dense_2_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i4 %indvars_iv14 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 88 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%dense_1_out_0_V_add_1 = getelementptr [10 x i13]* %dense_1_out_0_V, i64 0, i64 %zext_ln1116_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 89 'getelementptr' 'dense_1_out_0_V_add_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%dense_1_out_0_V_loa_1 = load i13* %dense_1_out_0_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 90 'load' 'dense_1_out_0_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%dense_1_out_1_V_add_1 = getelementptr [10 x i13]* %dense_1_out_1_V, i64 0, i64 %zext_ln1116_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 91 'getelementptr' 'dense_1_out_1_V_add_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%dense_1_out_1_V_loa_1 = load i13* %dense_1_out_1_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 92 'load' 'dense_1_out_1_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 8.86>
ST_4 : Operation 93 [1/2] (2.32ns)   --->   "%dense_1_out_0_V_loa = load i13* %dense_1_out_0_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 93 'load' 'dense_1_out_0_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 94 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 95 [1/2] (2.32ns)   --->   "%dense_1_out_1_V_loa = load i13* %dense_1_out_1_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 95 'load' 'dense_1_out_1_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_1 = load i9* %dense_2_weights_V_ad_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 96 'load' 'dense_2_weights_V_lo_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 97 [1/2] (2.32ns)   --->   "%dense_1_out_2_V_loa = load i13* %dense_1_out_2_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 97 'load' 'dense_1_out_2_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_2 = load i9* %dense_2_weights_V_ad_2, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 98 'load' 'dense_2_weights_V_lo_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 99 [1/2] (2.32ns)   --->   "%dense_1_out_3_V_loa = load i13* %dense_1_out_3_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 99 'load' 'dense_1_out_3_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 100 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_3 = load i9* %dense_2_weights_V_ad_3, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 100 'load' 'dense_2_weights_V_lo_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 101 [1/2] (2.32ns)   --->   "%dense_1_out_4_V_loa = load i13* %dense_1_out_4_V_add, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 101 'load' 'dense_1_out_4_V_loa' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 102 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_4 = load i9* %dense_2_weights_V_ad_4, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 102 'load' 'dense_2_weights_V_lo_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln13_3 = add i6 %j_0_0, 5" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 103 'add' 'add_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_3, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 104 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i11 %tmp_17 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 105 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_3, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 106 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i7 %tmp_18 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 107 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_5 = sub i12 %zext_ln1117_10, %zext_ln1117_11" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 108 'sub' 'sub_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_5 = add i12 %sub_ln1117_5, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 109 'add' 'add_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i12 %add_ln1117_5 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 110 'sext' 'sext_ln1117_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_5 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_5" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 111 'getelementptr' 'dense_2_weights_V_ad_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 112 [1/2] (2.32ns)   --->   "%dense_1_out_0_V_loa_1 = load i13* %dense_1_out_0_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 112 'load' 'dense_1_out_0_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_5 = load i9* %dense_2_weights_V_ad_5, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 113 'load' 'dense_2_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln13_4 = add i6 %j_0_0, 6" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 114 'add' 'add_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_4, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 115 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i11 %tmp_20 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 116 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_21 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_4, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 117 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i7 %tmp_21 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 118 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_6 = sub i12 %zext_ln1117_12, %zext_ln1117_13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 119 'sub' 'sub_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_6 = add i12 %sub_ln1117_6, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 120 'add' 'add_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i12 %add_ln1117_6 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 121 'sext' 'sext_ln1117_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_6 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_6" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 122 'getelementptr' 'dense_2_weights_V_ad_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%dense_1_out_1_V_loa_1 = load i13* %dense_1_out_1_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 123 'load' 'dense_1_out_1_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_4 : Operation 124 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_6 = load i9* %dense_2_weights_V_ad_6, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 124 'load' 'dense_2_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 125 [1/1] (1.82ns)   --->   "%add_ln13_5 = add i6 %j_0_0, 7" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 125 'add' 'add_ln13_5' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_5, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 126 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i11 %tmp_23 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 127 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_24 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_5, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 128 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i7 %tmp_24 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 129 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_7 = sub i12 %zext_ln1117_14, %zext_ln1117_15" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 130 'sub' 'sub_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_7 = add i12 %sub_ln1117_7, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 131 'add' 'add_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i12 %add_ln1117_7 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 132 'sext' 'sext_ln1117_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_7 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_7" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 133 'getelementptr' 'dense_2_weights_V_ad_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_7 = load i9* %dense_2_weights_V_ad_7, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 134 'load' 'dense_2_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln13_6 = add i6 %j_0_0, 8" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 135 'add' 'add_ln13_6' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_6, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 136 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i11 %tmp_26 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 137 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_27 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_6, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 138 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i7 %tmp_27 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 139 'zext' 'zext_ln1117_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_8 = sub i12 %zext_ln1117_16, %zext_ln1117_17" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 140 'sub' 'sub_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 141 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_8 = add i12 %sub_ln1117_8, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 141 'add' 'add_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i12 %add_ln1117_8 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 142 'sext' 'sext_ln1117_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_8 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_8" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 143 'getelementptr' 'dense_2_weights_V_ad_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_8 = load i9* %dense_2_weights_V_ad_8, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 144 'load' 'dense_2_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 145 [1/1] (1.82ns)   --->   "%add_ln13_7 = add i6 %j_0_0, 9" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 145 'add' 'add_ln13_7' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln13_7, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 146 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i11 %tmp_29 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 147 'zext' 'zext_ln1117_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln13_7, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 148 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i7 %tmp_30 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 149 'zext' 'zext_ln1117_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117_9 = sub i12 %zext_ln1117_18, %zext_ln1117_19" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 150 'sub' 'sub_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117_9 = add i12 %sub_ln1117_9, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 151 'add' 'add_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i12 %add_ln1117_9 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 152 'sext' 'sext_ln1117_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad_9 = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117_9" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 153 'getelementptr' 'dense_2_weights_V_ad_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo_9 = load i9* %dense_2_weights_V_ad_9, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 154 'load' 'dense_2_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln13_8 = add i6 %j_0_0, 10" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 155 'add' 'add_ln13_8' <Predicate = (!icmp_ln13)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.73ns)   --->   "%add_ln13_9 = add i4 %indvars_iv14, 2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 156 'add' 'add_ln13_9' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln13_10 = add i4 %indvars_iv34, 2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 157 'add' 'add_ln13_10' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 18.4>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_0_V_loa to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 158 'zext' 'zext_ln1192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 159 'sext' 'sext_ln1192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 160 'mul' 'mul_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_0, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 161 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %mul_ln1192, %shl_ln" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 162 'add' 'add_ln1192' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i13 %dense_1_out_1_V_loa to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 163 'zext' 'zext_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %dense_2_weights_V_lo_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 164 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_1, %zext_ln1192_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 165 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_5, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 167 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i22 %mul_ln1192_1, %shl_ln728_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 168 'add' 'add_ln1192_1' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1192_2 = zext i13 %dense_1_out_2_V_loa to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 169 'zext' 'zext_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i9 %dense_2_weights_V_lo_2 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 170 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i22 %sext_ln1192_2, %zext_ln1192_2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 171 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_1, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 172 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_10, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 173 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i22 %mul_ln1192_2, %shl_ln728_2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 174 'add' 'add_ln1192_2' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1192_3 = zext i13 %dense_1_out_3_V_loa to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 175 'zext' 'zext_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i9 %dense_2_weights_V_lo_3 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 176 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i22 %sext_ln1192_3, %zext_ln1192_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 177 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_2, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 178 'partselect' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_13, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 179 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i22 %mul_ln1192_3, %shl_ln728_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 180 'add' 'add_ln1192_3' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1192_4 = zext i13 %dense_1_out_4_V_loa to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 181 'zext' 'zext_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %dense_2_weights_V_lo_4 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 182 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_4 = mul i22 %sext_ln1192_4, %zext_ln1192_4" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 183 'mul' 'mul_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_3, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 184 'partselect' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_16, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 185 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_4, %shl_ln728_4" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 186 'add' 'add_ln1192_4' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_5 = load i9* %dense_2_weights_V_ad_5, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 187 'load' 'dense_2_weights_V_lo_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_4, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 188 'partselect' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 189 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_6 = load i9* %dense_2_weights_V_ad_6, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 189 'load' 'dense_2_weights_V_lo_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%dense_1_out_2_V_add_1 = getelementptr [10 x i13]* %dense_1_out_2_V, i64 0, i64 %zext_ln1116_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 190 'getelementptr' 'dense_1_out_2_V_add_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (2.32ns)   --->   "%dense_1_out_2_V_loa_1 = load i13* %dense_1_out_2_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 191 'load' 'dense_1_out_2_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_5 : Operation 192 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_7 = load i9* %dense_2_weights_V_ad_7, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 192 'load' 'dense_2_weights_V_lo_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%dense_1_out_3_V_add_1 = getelementptr [10 x i13]* %dense_1_out_3_V, i64 0, i64 %zext_ln1116_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 193 'getelementptr' 'dense_1_out_3_V_add_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (2.32ns)   --->   "%dense_1_out_3_V_loa_1 = load i13* %dense_1_out_3_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 194 'load' 'dense_1_out_3_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_5 : Operation 195 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_8 = load i9* %dense_2_weights_V_ad_8, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 195 'load' 'dense_2_weights_V_lo_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%dense_1_out_4_V_add_1 = getelementptr [10 x i13]* %dense_1_out_4_V, i64 0, i64 %zext_ln1116_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 196 'getelementptr' 'dense_1_out_4_V_add_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (2.32ns)   --->   "%dense_1_out_4_V_loa_1 = load i13* %dense_1_out_4_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 197 'load' 'dense_1_out_4_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_5 : Operation 198 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo_9 = load i9* %dense_2_weights_V_ad_9, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 198 'load' 'dense_2_weights_V_lo_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>

State 6 <SV = 5> <Delay = 18.4>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3161) nounwind" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 199 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3161)" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 200 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str159) nounwind" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 201 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3161, i32 %tmp_9)" [cnn_ap_lp/dense_2.cpp:15]   --->   Operation 202 'specregionend' 'empty_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln1192_5 = zext i13 %dense_1_out_0_V_loa_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 203 'zext' 'zext_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i9 %dense_2_weights_V_lo_5 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 204 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_5)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1192_5, %zext_ln1192_5" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 205 'mul' 'mul_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_19, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 206 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i22 %mul_ln1192_5, %shl_ln728_5" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 207 'add' 'add_ln1192_5' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1192_6 = zext i13 %dense_1_out_1_V_loa_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 208 'zext' 'zext_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i9 %dense_2_weights_V_lo_6 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 209 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_6)   --->   "%mul_ln1192_6 = mul i22 %sext_ln1192_6, %zext_ln1192_6" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 210 'mul' 'mul_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_22 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_5, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 211 'partselect' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_22, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 212 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_6 = add i22 %mul_ln1192_6, %shl_ln728_6" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 213 'add' 'add_ln1192_6' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/2] (2.32ns)   --->   "%dense_1_out_2_V_loa_1 = load i13* %dense_1_out_2_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 214 'load' 'dense_1_out_2_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1192_7 = zext i13 %dense_1_out_2_V_loa_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 215 'zext' 'zext_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i9 %dense_2_weights_V_lo_7 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 216 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_7)   --->   "%mul_ln1192_7 = mul i22 %sext_ln1192_7, %zext_ln1192_7" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 217 'mul' 'mul_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_6, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 218 'partselect' 'tmp_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_25, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 219 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_7 = add i22 %mul_ln1192_7, %shl_ln728_7" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 220 'add' 'add_ln1192_7' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/2] (2.32ns)   --->   "%dense_1_out_3_V_loa_1 = load i13* %dense_1_out_3_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 221 'load' 'dense_1_out_3_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1192_8 = zext i13 %dense_1_out_3_V_loa_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 222 'zext' 'zext_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i9 %dense_2_weights_V_lo_8 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 223 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_8)   --->   "%mul_ln1192_8 = mul i22 %sext_ln1192_8, %zext_ln1192_8" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 224 'mul' 'mul_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 225 'partselect' 'tmp_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_28, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 226 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_8, %shl_ln728_8" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 227 'add' 'add_ln1192_8' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/2] (2.32ns)   --->   "%dense_1_out_4_V_loa_1 = load i13* %dense_1_out_4_V_add_1, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 228 'load' 'dense_1_out_4_V_loa_1' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1192_9 = zext i13 %dense_1_out_4_V_loa_1 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 229 'zext' 'zext_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i9 %dense_2_weights_V_lo_9 to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 230 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_9)   --->   "%mul_ln1192_9 = mul i22 %sext_ln1192_9, %zext_ln1192_9" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 231 'mul' 'mul_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_31 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_8, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 232 'partselect' 'tmp_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %tmp_31, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 233 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i22 %mul_ln1192_9, %shl_ln728_9" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 234 'add' 'add_ln1192_9' <Predicate = (!icmp_ln13)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_9, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 235 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 236 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 237 'getelementptr' 'dense_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [2/2] (3.25ns)   --->   "%p_Val2_s = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 238 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>

State 8 <SV = 4> <Delay = 8.08>
ST_8 : Operation 239 [1/2] (3.25ns)   --->   "%p_Val2_s = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 239 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_s to i14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 240 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_0 to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 241 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_s to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 242 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_0, %sext_ln1265" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 243 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 244 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 245 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 246 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_6, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 247 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 248 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2160, i32 %tmp)" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 249 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_2.cpp:9) [11]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/dense_2.cpp:9) [11]  (0 ns)
	'add' operation ('i', cnn_ap_lp/dense_2.cpp:9) [14]  (1.78 ns)

 <State 3>: 8.87ns
The critical path consists of the following:
	'phi' operation ('j_0_0', cnn_ap_lp/dense_2.cpp:13) with incoming values : ('add_ln13_8', cnn_ap_lp/dense_2.cpp:13) [26]  (0 ns)
	'add' operation ('add_ln13', cnn_ap_lp/dense_2.cpp:13) [70]  (1.83 ns)
	'sub' operation ('sub_ln1117_2', cnn_ap_lp/dense_2.cpp:14) [75]  (0 ns)
	'add' operation ('add_ln1117_2', cnn_ap_lp/dense_2.cpp:14) [76]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad_2', cnn_ap_lp/dense_2.cpp:14) [78]  (0 ns)
	'load' operation ('dense_2_weights_V_lo_2', cnn_ap_lp/dense_2.cpp:14) on array 'dense_2_weights_V' [82]  (3.25 ns)

 <State 4>: 8.87ns
The critical path consists of the following:
	'add' operation ('add_ln13_3', cnn_ap_lp/dense_2.cpp:13) [124]  (1.83 ns)
	'sub' operation ('sub_ln1117_5', cnn_ap_lp/dense_2.cpp:14) [129]  (0 ns)
	'add' operation ('add_ln1117_5', cnn_ap_lp/dense_2.cpp:14) [130]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad_5', cnn_ap_lp/dense_2.cpp:14) [132]  (0 ns)
	'load' operation ('dense_2_weights_V_lo_5', cnn_ap_lp/dense_2.cpp:14) on array 'dense_2_weights_V' [137]  (3.25 ns)

 <State 5>: 18.5ns
The critical path consists of the following:
	'mul' operation of DSP[50] ('mul_ln1192', cnn_ap_lp/dense_2.cpp:14) [48]  (3.36 ns)
	'add' operation of DSP[50] ('add_ln1192', cnn_ap_lp/dense_2.cpp:14) [50]  (3.02 ns)
	'add' operation of DSP[69] ('add_ln1192_1', cnn_ap_lp/dense_2.cpp:14) [69]  (3.02 ns)
	'add' operation of DSP[87] ('add_ln1192_2', cnn_ap_lp/dense_2.cpp:14) [87]  (3.02 ns)
	'add' operation of DSP[105] ('add_ln1192_3', cnn_ap_lp/dense_2.cpp:14) [105]  (3.02 ns)
	'add' operation of DSP[123] ('add_ln1192_4', cnn_ap_lp/dense_2.cpp:14) [123]  (3.02 ns)

 <State 6>: 18.5ns
The critical path consists of the following:
	'mul' operation of DSP[142] ('mul_ln1192_5', cnn_ap_lp/dense_2.cpp:14) [139]  (3.36 ns)
	'add' operation of DSP[142] ('add_ln1192_5', cnn_ap_lp/dense_2.cpp:14) [142]  (3.02 ns)
	'add' operation of DSP[160] ('add_ln1192_6', cnn_ap_lp/dense_2.cpp:14) [160]  (3.02 ns)
	'add' operation of DSP[178] ('add_ln1192_7', cnn_ap_lp/dense_2.cpp:14) [178]  (3.02 ns)
	'add' operation of DSP[196] ('add_ln1192_8', cnn_ap_lp/dense_2.cpp:14) [196]  (3.02 ns)
	'add' operation of DSP[214] ('add_ln1192_9', cnn_ap_lp/dense_2.cpp:14) [214]  (3.02 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dense_2_bias_V_addr', cnn_ap_lp/dense_2.cpp:17) [221]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_lp/dense_2.cpp:17) on array 'dense_2_bias_V' [222]  (3.25 ns)

 <State 8>: 8.09ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_2.cpp:17) on array 'dense_2_bias_V' [222]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_2.cpp:17) [226]  (1.81 ns)
	'select' operation ('select_ln19', cnn_ap_lp/dense_2.cpp:19) [230]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_lp/dense_2.cpp:17) of variable 'select_ln19', cnn_ap_lp/dense_2.cpp:19 on array 'dense_2_out_V' [231]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
