#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_001BAC48 .scope module, "tprocessor" "tprocessor" 2 3;
 .timescale 0 0;
v00AE7C88_0 .var "clk", 0 0;
S_001BDB80 .scope module, "p" "control" 2 7, 3 6 0, S_001BAC48;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
v00AE7B80_0 .var "aadd", 63 0;
v00AE7810_0 .net "aout", 63 0, v001B7AB8_0;  1 drivers
v00AE7970_0 .var "ar1", 63 0;
v00AE7868_0 .var "ar2", 63 0;
v00AE7448_0 .net "clock", 0 0, v00AE7C88_0;  1 drivers
v00AE7708_0 .var/i "d", 31 0;
v00AE7A20_0 .var/i "e", 31 0;
v00AE7B28_0 .var/i "f", 31 0;
v00AE7EF0_0 .var "ir", 31 0;
v00AE7760_0 .var "mem", 7 0;
v00AE7E40_0 .var "op", 4 0;
v00AE7D38_0 .var "opcode", 4 0;
v00AE7A78_0 .var "padd", 4 0;
v00AE7D90_0 .var "pc", 4 0;
v00AE76B0_0 .net "pout", 31 0, v001B7E28_0;  1 drivers
v00AE77B8_0 .net "r1", 63 0, v001B7850_0;  1 drivers
v00AE7BD8_0 .net "r2", 63 0, v001B7D78_0;  1 drivers
v00AE74A0_0 .var "rdst", 4 0;
v00AE79C8_0 .var "rin", 63 0;
v00AE7AD0_0 .var "rr", 0 0;
v00AE7CE0_0 .var "rsrc1", 4 0;
v00AE7C30_0 .var "rsrc2", 4 0;
v00AE74F8_0 .var/i "w", 31 0;
E_00AA0288 .event posedge, v00AE7448_0;
S_00A998E0 .scope module, "a" "Alu" 3 26, 4 1 0, S_001BDB80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "opcode"
    .port_info 1 /INPUT 64 "reg1"
    .port_info 2 /INPUT 64 "reg2"
    .port_info 3 /OUTPUT 64 "out"
    .port_info 4 /INPUT 64 "aadd"
P_001BD0F8 .param/l "ADC" 0 4 9, C4<00001>;
P_001BD118 .param/l "ADD" 0 4 8, C4<00000>;
P_001BD138 .param/l "AND" 0 4 16, C4<01000>;
P_001BD158 .param/l "FADD" 0 4 13, C4<00101>;
P_001BD178 .param/l "FMUL" 0 4 15, C4<00111>;
P_001BD198 .param/l "FSUB" 0 4 14, C4<00110>;
P_001BD1B8 .param/l "LOAD" 0 4 24, C4<10000>;
P_001BD1D8 .param/l "MUL" 0 4 12, C4<00100>;
P_001BD1F8 .param/l "NAND" 0 4 19, C4<01011>;
P_001BD218 .param/l "NEG" 0 4 23, C4<01111>;
P_001BD238 .param/l "NOR" 0 4 20, C4<01100>;
P_001BD258 .param/l "NOT" 0 4 22, C4<01110>;
P_001BD278 .param/l "OR" 0 4 17, C4<01001>;
P_001BD298 .param/l "SBB" 0 4 11, C4<00011>;
P_001BD2B8 .param/l "STORE" 0 4 25, C4<11000>;
P_001BD2D8 .param/l "SUB" 0 4 10, C4<00010>;
P_001BD2F8 .param/l "XNOR" 0 4 21, C4<01101>;
P_001BD318 .param/l "XOR" 0 4 18, C4<01010>;
v001B7CC8 .array "MEMORY", 128 0, 63 0;
v001B7B10_0 .net "aadd", 63 0, v00AE7B80_0;  1 drivers
v001B79B0_0 .net "opcode", 4 0, v00AE7E40_0;  1 drivers
v001B7AB8_0 .var "out", 63 0;
v001B7958_0 .net "reg1", 63 0, v00AE7970_0;  1 drivers
v001B7B68_0 .net "reg2", 63 0, v00AE7868_0;  1 drivers
E_00AA0210/0 .event edge, v001B79B0_0, v001B7958_0, v001B7B68_0, v001B7AB8_0;
v001B7CC8_0 .array/port v001B7CC8, 0;
v001B7CC8_1 .array/port v001B7CC8, 1;
v001B7CC8_2 .array/port v001B7CC8, 2;
E_00AA0210/1 .event edge, v001B7B10_0, v001B7CC8_0, v001B7CC8_1, v001B7CC8_2;
v001B7CC8_3 .array/port v001B7CC8, 3;
v001B7CC8_4 .array/port v001B7CC8, 4;
v001B7CC8_5 .array/port v001B7CC8, 5;
v001B7CC8_6 .array/port v001B7CC8, 6;
E_00AA0210/2 .event edge, v001B7CC8_3, v001B7CC8_4, v001B7CC8_5, v001B7CC8_6;
v001B7CC8_7 .array/port v001B7CC8, 7;
v001B7CC8_8 .array/port v001B7CC8, 8;
v001B7CC8_9 .array/port v001B7CC8, 9;
v001B7CC8_10 .array/port v001B7CC8, 10;
E_00AA0210/3 .event edge, v001B7CC8_7, v001B7CC8_8, v001B7CC8_9, v001B7CC8_10;
v001B7CC8_11 .array/port v001B7CC8, 11;
v001B7CC8_12 .array/port v001B7CC8, 12;
v001B7CC8_13 .array/port v001B7CC8, 13;
v001B7CC8_14 .array/port v001B7CC8, 14;
E_00AA0210/4 .event edge, v001B7CC8_11, v001B7CC8_12, v001B7CC8_13, v001B7CC8_14;
v001B7CC8_15 .array/port v001B7CC8, 15;
v001B7CC8_16 .array/port v001B7CC8, 16;
v001B7CC8_17 .array/port v001B7CC8, 17;
v001B7CC8_18 .array/port v001B7CC8, 18;
E_00AA0210/5 .event edge, v001B7CC8_15, v001B7CC8_16, v001B7CC8_17, v001B7CC8_18;
v001B7CC8_19 .array/port v001B7CC8, 19;
v001B7CC8_20 .array/port v001B7CC8, 20;
v001B7CC8_21 .array/port v001B7CC8, 21;
v001B7CC8_22 .array/port v001B7CC8, 22;
E_00AA0210/6 .event edge, v001B7CC8_19, v001B7CC8_20, v001B7CC8_21, v001B7CC8_22;
v001B7CC8_23 .array/port v001B7CC8, 23;
v001B7CC8_24 .array/port v001B7CC8, 24;
v001B7CC8_25 .array/port v001B7CC8, 25;
v001B7CC8_26 .array/port v001B7CC8, 26;
E_00AA0210/7 .event edge, v001B7CC8_23, v001B7CC8_24, v001B7CC8_25, v001B7CC8_26;
v001B7CC8_27 .array/port v001B7CC8, 27;
v001B7CC8_28 .array/port v001B7CC8, 28;
v001B7CC8_29 .array/port v001B7CC8, 29;
v001B7CC8_30 .array/port v001B7CC8, 30;
E_00AA0210/8 .event edge, v001B7CC8_27, v001B7CC8_28, v001B7CC8_29, v001B7CC8_30;
v001B7CC8_31 .array/port v001B7CC8, 31;
v001B7CC8_32 .array/port v001B7CC8, 32;
v001B7CC8_33 .array/port v001B7CC8, 33;
v001B7CC8_34 .array/port v001B7CC8, 34;
E_00AA0210/9 .event edge, v001B7CC8_31, v001B7CC8_32, v001B7CC8_33, v001B7CC8_34;
v001B7CC8_35 .array/port v001B7CC8, 35;
v001B7CC8_36 .array/port v001B7CC8, 36;
v001B7CC8_37 .array/port v001B7CC8, 37;
v001B7CC8_38 .array/port v001B7CC8, 38;
E_00AA0210/10 .event edge, v001B7CC8_35, v001B7CC8_36, v001B7CC8_37, v001B7CC8_38;
v001B7CC8_39 .array/port v001B7CC8, 39;
v001B7CC8_40 .array/port v001B7CC8, 40;
v001B7CC8_41 .array/port v001B7CC8, 41;
v001B7CC8_42 .array/port v001B7CC8, 42;
E_00AA0210/11 .event edge, v001B7CC8_39, v001B7CC8_40, v001B7CC8_41, v001B7CC8_42;
v001B7CC8_43 .array/port v001B7CC8, 43;
v001B7CC8_44 .array/port v001B7CC8, 44;
v001B7CC8_45 .array/port v001B7CC8, 45;
v001B7CC8_46 .array/port v001B7CC8, 46;
E_00AA0210/12 .event edge, v001B7CC8_43, v001B7CC8_44, v001B7CC8_45, v001B7CC8_46;
v001B7CC8_47 .array/port v001B7CC8, 47;
v001B7CC8_48 .array/port v001B7CC8, 48;
v001B7CC8_49 .array/port v001B7CC8, 49;
v001B7CC8_50 .array/port v001B7CC8, 50;
E_00AA0210/13 .event edge, v001B7CC8_47, v001B7CC8_48, v001B7CC8_49, v001B7CC8_50;
v001B7CC8_51 .array/port v001B7CC8, 51;
v001B7CC8_52 .array/port v001B7CC8, 52;
v001B7CC8_53 .array/port v001B7CC8, 53;
v001B7CC8_54 .array/port v001B7CC8, 54;
E_00AA0210/14 .event edge, v001B7CC8_51, v001B7CC8_52, v001B7CC8_53, v001B7CC8_54;
v001B7CC8_55 .array/port v001B7CC8, 55;
v001B7CC8_56 .array/port v001B7CC8, 56;
v001B7CC8_57 .array/port v001B7CC8, 57;
v001B7CC8_58 .array/port v001B7CC8, 58;
E_00AA0210/15 .event edge, v001B7CC8_55, v001B7CC8_56, v001B7CC8_57, v001B7CC8_58;
v001B7CC8_59 .array/port v001B7CC8, 59;
v001B7CC8_60 .array/port v001B7CC8, 60;
v001B7CC8_61 .array/port v001B7CC8, 61;
v001B7CC8_62 .array/port v001B7CC8, 62;
E_00AA0210/16 .event edge, v001B7CC8_59, v001B7CC8_60, v001B7CC8_61, v001B7CC8_62;
v001B7CC8_63 .array/port v001B7CC8, 63;
v001B7CC8_64 .array/port v001B7CC8, 64;
v001B7CC8_65 .array/port v001B7CC8, 65;
v001B7CC8_66 .array/port v001B7CC8, 66;
E_00AA0210/17 .event edge, v001B7CC8_63, v001B7CC8_64, v001B7CC8_65, v001B7CC8_66;
v001B7CC8_67 .array/port v001B7CC8, 67;
v001B7CC8_68 .array/port v001B7CC8, 68;
v001B7CC8_69 .array/port v001B7CC8, 69;
v001B7CC8_70 .array/port v001B7CC8, 70;
E_00AA0210/18 .event edge, v001B7CC8_67, v001B7CC8_68, v001B7CC8_69, v001B7CC8_70;
v001B7CC8_71 .array/port v001B7CC8, 71;
v001B7CC8_72 .array/port v001B7CC8, 72;
v001B7CC8_73 .array/port v001B7CC8, 73;
v001B7CC8_74 .array/port v001B7CC8, 74;
E_00AA0210/19 .event edge, v001B7CC8_71, v001B7CC8_72, v001B7CC8_73, v001B7CC8_74;
v001B7CC8_75 .array/port v001B7CC8, 75;
v001B7CC8_76 .array/port v001B7CC8, 76;
v001B7CC8_77 .array/port v001B7CC8, 77;
v001B7CC8_78 .array/port v001B7CC8, 78;
E_00AA0210/20 .event edge, v001B7CC8_75, v001B7CC8_76, v001B7CC8_77, v001B7CC8_78;
v001B7CC8_79 .array/port v001B7CC8, 79;
v001B7CC8_80 .array/port v001B7CC8, 80;
v001B7CC8_81 .array/port v001B7CC8, 81;
v001B7CC8_82 .array/port v001B7CC8, 82;
E_00AA0210/21 .event edge, v001B7CC8_79, v001B7CC8_80, v001B7CC8_81, v001B7CC8_82;
v001B7CC8_83 .array/port v001B7CC8, 83;
v001B7CC8_84 .array/port v001B7CC8, 84;
v001B7CC8_85 .array/port v001B7CC8, 85;
v001B7CC8_86 .array/port v001B7CC8, 86;
E_00AA0210/22 .event edge, v001B7CC8_83, v001B7CC8_84, v001B7CC8_85, v001B7CC8_86;
v001B7CC8_87 .array/port v001B7CC8, 87;
v001B7CC8_88 .array/port v001B7CC8, 88;
v001B7CC8_89 .array/port v001B7CC8, 89;
v001B7CC8_90 .array/port v001B7CC8, 90;
E_00AA0210/23 .event edge, v001B7CC8_87, v001B7CC8_88, v001B7CC8_89, v001B7CC8_90;
v001B7CC8_91 .array/port v001B7CC8, 91;
v001B7CC8_92 .array/port v001B7CC8, 92;
v001B7CC8_93 .array/port v001B7CC8, 93;
v001B7CC8_94 .array/port v001B7CC8, 94;
E_00AA0210/24 .event edge, v001B7CC8_91, v001B7CC8_92, v001B7CC8_93, v001B7CC8_94;
v001B7CC8_95 .array/port v001B7CC8, 95;
v001B7CC8_96 .array/port v001B7CC8, 96;
v001B7CC8_97 .array/port v001B7CC8, 97;
v001B7CC8_98 .array/port v001B7CC8, 98;
E_00AA0210/25 .event edge, v001B7CC8_95, v001B7CC8_96, v001B7CC8_97, v001B7CC8_98;
v001B7CC8_99 .array/port v001B7CC8, 99;
v001B7CC8_100 .array/port v001B7CC8, 100;
v001B7CC8_101 .array/port v001B7CC8, 101;
v001B7CC8_102 .array/port v001B7CC8, 102;
E_00AA0210/26 .event edge, v001B7CC8_99, v001B7CC8_100, v001B7CC8_101, v001B7CC8_102;
v001B7CC8_103 .array/port v001B7CC8, 103;
v001B7CC8_104 .array/port v001B7CC8, 104;
v001B7CC8_105 .array/port v001B7CC8, 105;
v001B7CC8_106 .array/port v001B7CC8, 106;
E_00AA0210/27 .event edge, v001B7CC8_103, v001B7CC8_104, v001B7CC8_105, v001B7CC8_106;
v001B7CC8_107 .array/port v001B7CC8, 107;
v001B7CC8_108 .array/port v001B7CC8, 108;
v001B7CC8_109 .array/port v001B7CC8, 109;
v001B7CC8_110 .array/port v001B7CC8, 110;
E_00AA0210/28 .event edge, v001B7CC8_107, v001B7CC8_108, v001B7CC8_109, v001B7CC8_110;
v001B7CC8_111 .array/port v001B7CC8, 111;
v001B7CC8_112 .array/port v001B7CC8, 112;
v001B7CC8_113 .array/port v001B7CC8, 113;
v001B7CC8_114 .array/port v001B7CC8, 114;
E_00AA0210/29 .event edge, v001B7CC8_111, v001B7CC8_112, v001B7CC8_113, v001B7CC8_114;
v001B7CC8_115 .array/port v001B7CC8, 115;
v001B7CC8_116 .array/port v001B7CC8, 116;
v001B7CC8_117 .array/port v001B7CC8, 117;
v001B7CC8_118 .array/port v001B7CC8, 118;
E_00AA0210/30 .event edge, v001B7CC8_115, v001B7CC8_116, v001B7CC8_117, v001B7CC8_118;
v001B7CC8_119 .array/port v001B7CC8, 119;
v001B7CC8_120 .array/port v001B7CC8, 120;
v001B7CC8_121 .array/port v001B7CC8, 121;
v001B7CC8_122 .array/port v001B7CC8, 122;
E_00AA0210/31 .event edge, v001B7CC8_119, v001B7CC8_120, v001B7CC8_121, v001B7CC8_122;
v001B7CC8_123 .array/port v001B7CC8, 123;
v001B7CC8_124 .array/port v001B7CC8, 124;
v001B7CC8_125 .array/port v001B7CC8, 125;
v001B7CC8_126 .array/port v001B7CC8, 126;
E_00AA0210/32 .event edge, v001B7CC8_123, v001B7CC8_124, v001B7CC8_125, v001B7CC8_126;
v001B7CC8_127 .array/port v001B7CC8, 127;
v001B7CC8_128 .array/port v001B7CC8, 128;
E_00AA0210/33 .event edge, v001B7CC8_127, v001B7CC8_128;
E_00AA0210 .event/or E_00AA0210/0, E_00AA0210/1, E_00AA0210/2, E_00AA0210/3, E_00AA0210/4, E_00AA0210/5, E_00AA0210/6, E_00AA0210/7, E_00AA0210/8, E_00AA0210/9, E_00AA0210/10, E_00AA0210/11, E_00AA0210/12, E_00AA0210/13, E_00AA0210/14, E_00AA0210/15, E_00AA0210/16, E_00AA0210/17, E_00AA0210/18, E_00AA0210/19, E_00AA0210/20, E_00AA0210/21, E_00AA0210/22, E_00AA0210/23, E_00AA0210/24, E_00AA0210/25, E_00AA0210/26, E_00AA0210/27, E_00AA0210/28, E_00AA0210/29, E_00AA0210/30, E_00AA0210/31, E_00AA0210/32, E_00AA0210/33;
S_00A999B0 .scope module, "prog" "program" 3 25, 5 1 0, S_001BDB80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "add"
    .port_info 1 /OUTPUT 32 "out"
v001B78A8 .array "PMEMORY", 0 31, 31 0;
v001B7ED8_0 .net "add", 4 0, v00AE7A78_0;  1 drivers
v001B7E28_0 .var "out", 31 0;
v001B78A8_0 .array/port v001B78A8, 0;
v001B78A8_1 .array/port v001B78A8, 1;
v001B78A8_2 .array/port v001B78A8, 2;
E_00AA00D0/0 .event edge, v001B7ED8_0, v001B78A8_0, v001B78A8_1, v001B78A8_2;
v001B78A8_3 .array/port v001B78A8, 3;
v001B78A8_4 .array/port v001B78A8, 4;
v001B78A8_5 .array/port v001B78A8, 5;
v001B78A8_6 .array/port v001B78A8, 6;
E_00AA00D0/1 .event edge, v001B78A8_3, v001B78A8_4, v001B78A8_5, v001B78A8_6;
v001B78A8_7 .array/port v001B78A8, 7;
v001B78A8_8 .array/port v001B78A8, 8;
v001B78A8_9 .array/port v001B78A8, 9;
v001B78A8_10 .array/port v001B78A8, 10;
E_00AA00D0/2 .event edge, v001B78A8_7, v001B78A8_8, v001B78A8_9, v001B78A8_10;
v001B78A8_11 .array/port v001B78A8, 11;
v001B78A8_12 .array/port v001B78A8, 12;
v001B78A8_13 .array/port v001B78A8, 13;
v001B78A8_14 .array/port v001B78A8, 14;
E_00AA00D0/3 .event edge, v001B78A8_11, v001B78A8_12, v001B78A8_13, v001B78A8_14;
v001B78A8_15 .array/port v001B78A8, 15;
v001B78A8_16 .array/port v001B78A8, 16;
v001B78A8_17 .array/port v001B78A8, 17;
v001B78A8_18 .array/port v001B78A8, 18;
E_00AA00D0/4 .event edge, v001B78A8_15, v001B78A8_16, v001B78A8_17, v001B78A8_18;
v001B78A8_19 .array/port v001B78A8, 19;
v001B78A8_20 .array/port v001B78A8, 20;
v001B78A8_21 .array/port v001B78A8, 21;
v001B78A8_22 .array/port v001B78A8, 22;
E_00AA00D0/5 .event edge, v001B78A8_19, v001B78A8_20, v001B78A8_21, v001B78A8_22;
v001B78A8_23 .array/port v001B78A8, 23;
v001B78A8_24 .array/port v001B78A8, 24;
v001B78A8_25 .array/port v001B78A8, 25;
v001B78A8_26 .array/port v001B78A8, 26;
E_00AA00D0/6 .event edge, v001B78A8_23, v001B78A8_24, v001B78A8_25, v001B78A8_26;
v001B78A8_27 .array/port v001B78A8, 27;
v001B78A8_28 .array/port v001B78A8, 28;
v001B78A8_29 .array/port v001B78A8, 29;
v001B78A8_30 .array/port v001B78A8, 30;
E_00AA00D0/7 .event edge, v001B78A8_27, v001B78A8_28, v001B78A8_29, v001B78A8_30;
v001B78A8_31 .array/port v001B78A8, 31;
E_00AA00D0/8 .event edge, v001B78A8_31;
E_00AA00D0 .event/or E_00AA00D0/0, E_00AA00D0/1, E_00AA00D0/2, E_00AA00D0/3, E_00AA00D0/4, E_00AA00D0/5, E_00AA00D0/6, E_00AA00D0/7, E_00AA00D0/8;
S_00AB04A8 .scope module, "res" "Register" 3 27, 6 1 0, S_001BDB80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rsrc1"
    .port_info 1 /INPUT 5 "rsrc2"
    .port_info 2 /INPUT 5 "rdst"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out1"
    .port_info 5 /OUTPUT 64 "out2"
    .port_info 6 /INPUT 1 "read"
v001B77F8 .array "REGISTER", 31 0, 63 0;
v001B7D20_0 .net "in", 63 0, v00AE79C8_0;  1 drivers
v001B7850_0 .var "out1", 63 0;
v001B7D78_0 .var "out2", 63 0;
v001B7E80_0 .net "rdst", 4 0, v00AE74A0_0;  1 drivers
v001B7900_0 .net "read", 0 0, v00AE7AD0_0;  1 drivers
v001B7A08_0 .net "rsrc1", 4 0, v00AE7CE0_0;  1 drivers
v001B7A60_0 .net "rsrc2", 4 0, v00AE7C30_0;  1 drivers
o00AB53CC .functor BUFZ 1, C4<z>; HiZ drive
v00AE7DE8_0 .net "write", 0 0, o00AB53CC;  0 drivers
v001B77F8_0 .array/port v001B77F8, 0;
v001B77F8_1 .array/port v001B77F8, 1;
E_00AA0008/0 .event edge, v001B7900_0, v001B7A08_0, v001B77F8_0, v001B77F8_1;
v001B77F8_2 .array/port v001B77F8, 2;
v001B77F8_3 .array/port v001B77F8, 3;
v001B77F8_4 .array/port v001B77F8, 4;
v001B77F8_5 .array/port v001B77F8, 5;
E_00AA0008/1 .event edge, v001B77F8_2, v001B77F8_3, v001B77F8_4, v001B77F8_5;
v001B77F8_6 .array/port v001B77F8, 6;
v001B77F8_7 .array/port v001B77F8, 7;
v001B77F8_8 .array/port v001B77F8, 8;
v001B77F8_9 .array/port v001B77F8, 9;
E_00AA0008/2 .event edge, v001B77F8_6, v001B77F8_7, v001B77F8_8, v001B77F8_9;
v001B77F8_10 .array/port v001B77F8, 10;
v001B77F8_11 .array/port v001B77F8, 11;
v001B77F8_12 .array/port v001B77F8, 12;
v001B77F8_13 .array/port v001B77F8, 13;
E_00AA0008/3 .event edge, v001B77F8_10, v001B77F8_11, v001B77F8_12, v001B77F8_13;
v001B77F8_14 .array/port v001B77F8, 14;
v001B77F8_15 .array/port v001B77F8, 15;
v001B77F8_16 .array/port v001B77F8, 16;
v001B77F8_17 .array/port v001B77F8, 17;
E_00AA0008/4 .event edge, v001B77F8_14, v001B77F8_15, v001B77F8_16, v001B77F8_17;
v001B77F8_18 .array/port v001B77F8, 18;
v001B77F8_19 .array/port v001B77F8, 19;
v001B77F8_20 .array/port v001B77F8, 20;
v001B77F8_21 .array/port v001B77F8, 21;
E_00AA0008/5 .event edge, v001B77F8_18, v001B77F8_19, v001B77F8_20, v001B77F8_21;
v001B77F8_22 .array/port v001B77F8, 22;
v001B77F8_23 .array/port v001B77F8, 23;
v001B77F8_24 .array/port v001B77F8, 24;
v001B77F8_25 .array/port v001B77F8, 25;
E_00AA0008/6 .event edge, v001B77F8_22, v001B77F8_23, v001B77F8_24, v001B77F8_25;
v001B77F8_26 .array/port v001B77F8, 26;
v001B77F8_27 .array/port v001B77F8, 27;
v001B77F8_28 .array/port v001B77F8, 28;
v001B77F8_29 .array/port v001B77F8, 29;
E_00AA0008/7 .event edge, v001B77F8_26, v001B77F8_27, v001B77F8_28, v001B77F8_29;
v001B77F8_30 .array/port v001B77F8, 30;
v001B77F8_31 .array/port v001B77F8, 31;
E_00AA0008/8 .event edge, v001B77F8_30, v001B77F8_31, v001B7A60_0, v001B7D20_0;
E_00AA0008/9 .event edge, v001B7E80_0;
E_00AA0008 .event/or E_00AA0008/0, E_00AA0008/1, E_00AA0008/2, E_00AA0008/3, E_00AA0008/4, E_00AA0008/5, E_00AA0008/6, E_00AA0008/7, E_00AA0008/8, E_00AA0008/9;
    .scope S_00A999B0;
T_0 ;
    %wait E_00AA00D0;
    %load/v 40, v001B7ED8_0, 5;
    %pad 45, 0, 2;
    %ix/get 3, 40, 7;
    %load/av 8, v001B78A8, 32;
    %set/v v001B7E28_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00A999B0;
T_1 ;
    %movi 8, 2151677953, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 0, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 2155872258, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 1, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 2160066563, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 2, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 553648161, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 3, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 553648257, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 4, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 557842498, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 5, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 557842594, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 6, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 562036835, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 7, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 562036931, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 8, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 29360261, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 9, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 29360358, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 10, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 3250585604, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 11, 0;
    %set/av v001B78A8, 8, 32;
    %movi 8, 4160749568, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 12, 0;
    %set/av v001B78A8, 8, 32;
    %end;
    .thread T_1;
    .scope S_00A998E0;
T_2 ;
    %movi 8, 10, 64;
    %ix/load 1, 0, 0;
    %ix/load 3, 1, 0;
    %set/av v001B7CC8, 8, 64;
    %movi 8, 200, 64;
    %ix/load 1, 0, 0;
    %ix/load 3, 2, 0;
    %set/av v001B7CC8, 8, 64;
    %movi 8, 3000, 64;
    %ix/load 1, 0, 0;
    %ix/load 3, 3, 0;
    %set/av v001B7CC8, 8, 64;
    %end;
    .thread T_2;
    .scope S_00A998E0;
T_3 ;
    %wait E_00AA0210;
    %load/v 8, v001B79B0_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_3.7, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_3.8, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_3.9, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_3.10, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_3.11, 6;
    %cmpi/u 8, 16, 5;
    %jmp/1 T_3.12, 6;
    %cmpi/u 8, 24, 5;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.0 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %add 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.1 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %sub 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.2 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %add 8, 72, 64;
    %addi 8, 1, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.3 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %mul 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.4 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %sub 8, 72, 64;
    %subi 8, 1, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.5 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %and 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.6 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %or 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.7 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %xor 8, 72, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.8 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %and 8, 72, 64;
    %inv 8, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.9 ;
    %load/v 8, v001B7958_0, 64;
    %load/v 72, v001B7B68_0, 64;
    %or 8, 72, 64;
    %inv 8, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.10 ;
    %load/v 8, v001B7AB8_0, 64;
    %inv 8, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.11 ;
    %load/v 8, v001B7AB8_0, 64;
    %inv 8, 64;
    %addi 8, 1, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.12 ;
    %ix/getv 3, v001B7B10_0;
    %load/av 8, v001B7CC8, 64;
    %set/v v001B7AB8_0, 8, 64;
    %jmp T_3.14;
T_3.13 ;
    %jmp T_3.14;
T_3.14 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00AB04A8;
T_4 ;
    %wait E_00AA0008;
    %load/v 8, v001B7900_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 72, v001B7A08_0, 5;
    %pad 77, 0, 2;
    %ix/get 3, 72, 7;
    %load/av 8, v001B77F8, 64;
    %set/v v001B7850_0, 8, 64;
    %load/v 72, v001B7A60_0, 5;
    %pad 77, 0, 2;
    %ix/get 3, 72, 7;
    %load/av 8, v001B77F8, 64;
    %set/v v001B7D78_0, 8, 64;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v001B7D20_0, 64;
    %load/v 72, v001B7E80_0, 5;
    %pad 77, 0, 2;
    %ix/get 3, 72, 7;
    %jmp/1 t_0, 4;
    %ix/load 1, 0, 0;
    %set/av v001B77F8, 8, 64;
t_0 ;
    %delay 1, 0;
    %load/v 72, v001B7E80_0, 5;
    %pad 77, 0, 2;
    %ix/get 3, 72, 7;
    %load/av 8, v001B77F8, 64;
    %vpi_call 6 25 "$display", $time, ".      reg[%d] = %d\012", v001B7E80_0, T<8,64,u> {0 0};
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_001BDB80;
T_5 ;
    %wait E_00AA0288;
    %delay 0, 0;
    %load/v 8, v00AE7B28_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_5.0, 4;
    %load/v 8, v00AE7D90_0, 5;
    %set/v v00AE7A78_0, 8, 5;
    %delay 1, 0;
    %load/v 8, v00AE76B0_0, 32;
    %set/v v00AE7EF0_0, 8, 32;
    %set/v v00AE7B28_0, 0, 32;
    %movi 8, 1, 32;
    %set/v v00AE7708_0, 8, 32;
    %set/v v00AE74F8_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_001BDB80;
T_6 ;
    %wait E_00AA0288;
    %delay 3, 0;
    %load/v 8, v00AE7708_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_6.0, 4;
    %set/v v00AE7AD0_0, 1, 1;
    %ix/load 1, 27, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.2, 4;
    %load/x1p 8, v00AE7EF0_0, 5;
    %jmp T_6.3;
T_6.2 ;
    %mov 8, 2, 5;
T_6.3 ;
; Save base=8 wid=5 in lookaside.
    %set/v v00AE7D38_0, 8, 5;
    %ix/load 1, 22, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %load/x1p 8, v00AE7EF0_0, 5;
    %jmp T_6.5;
T_6.4 ;
    %mov 8, 2, 5;
T_6.5 ;
; Save base=8 wid=5 in lookaside.
    %set/v v00AE74A0_0, 8, 5;
    %load/v 8, v00AE7EF0_0, 5; Only need 5 of 32 bits
; Save base=8 wid=5 in lookaside.
    %set/v v00AE7CE0_0, 8, 5;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 8, v00AE7EF0_0, 5;
    %jmp T_6.7;
T_6.6 ;
    %mov 8, 2, 5;
T_6.7 ;
; Save base=8 wid=5 in lookaside.
    %set/v v00AE7C30_0, 8, 5;
    %movi 8, 1, 32;
    %set/v v00AE7A20_0, 8, 32;
    %set/v v00AE7708_0, 0, 32;
    %set/v v00AE74F8_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_001BDB80;
T_7 ;
    %wait E_00AA0288;
    %delay 4, 0;
    %load/v 8, v00AE7A20_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v00AE7D38_0, 5;
    %set/v v00AE7E40_0, 8, 5;
    %load/v 8, v00AE74A0_0, 5;
    %pad 13, 0, 59;
    %set/v v00AE7B80_0, 8, 64;
    %load/v 8, v00AE77B8_0, 64;
    %set/v v00AE7970_0, 8, 64;
    %load/v 8, v00AE7BD8_0, 64;
    %set/v v00AE7868_0, 8, 64;
    %movi 8, 1, 32;
    %set/v v00AE74F8_0, 8, 32;
    %set/v v00AE7A20_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_001BDB80;
T_8 ;
    %wait E_00AA0288;
    %delay 6, 0;
    %load/v 8, v00AE74F8_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_8.0, 4;
    %set/v v00AE7AD0_0, 0, 1;
    %load/v 8, v00AE7810_0, 64;
    %set/v v00AE79C8_0, 8, 64;
    %set/v v00AE74F8_0, 0, 32;
    %delay 1, 0;
    %movi 8, 1, 32;
    %set/v v00AE7B28_0, 8, 32;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v00AE7D90_0, 5;
    %set/v v00AE7D90_0, 8, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_001BDB80;
T_9 ;
    %set/v v00AE7D90_0, 0, 5;
    %set/v v00AE7760_0, 0, 8;
    %movi 8, 1, 32;
    %set/v v00AE7B28_0, 8, 32;
    %set/v v00AE7708_0, 0, 32;
    %set/v v00AE7A20_0, 0, 32;
    %set/v v00AE74F8_0, 0, 32;
    %set/v v00AE7AD0_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_001BAC48;
T_10 ;
    %set/v v00AE7C88_0, 1, 1;
    %end;
    .thread T_10;
    .scope S_001BAC48;
T_11 ;
    %delay 1, 0;
    %load/v 8, v00AE7C88_0, 1;
    %inv 8, 1;
    %set/v v00AE7C88_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_001BAC48;
T_12 ;
    %delay 95, 0;
    %vpi_call 2 21 "$finish" {0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testprocessor.v";
    "./controlunit.v";
    "./Arithlogu.v";
    "./mycode.v";
    "./Registerfile.v";
