Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:13:09 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7k325t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   235 |
| Minimum Number of register sites lost to control set restrictions |   760 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             905 |          301 |
| No           | No                    | Yes                    |             285 |           77 |
| No           | Yes                   | No                     |             835 |          350 |
| Yes          | No                    | No                     |             400 |          149 |
| Yes          | No                    | Yes                    |             201 |           49 |
| Yes          | Yes                   | No                     |            1390 |          517 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                                           Enable Signal                                                                                                           |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                     |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O4                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O5                                                                                                                                                                |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_31_out                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_potential_exception                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_30_out                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                     | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                       |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                                                                            |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                                                            |                                                                                                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_34_out                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_33_out                                                                                                                                                                             |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                                  |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                       |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                         |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_32_out                                                                                                                                                                             |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                                                                            |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/O2                                                                                                                                   |                1 |              1 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Insert_Delays[0].LUT_Delay_i_1                                                                                                                                                    |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2                                                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                     | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg                     | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              1 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg                     | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              1 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                      | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                     |                1 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                              |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                2 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                         |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                  |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                2 |              2 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |                2 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                     | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                 |                1 |              2 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                     |                2 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_2                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/n_0_wb_exception_kind_i[27]_i_1                                                                                                                                    |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              3 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                         |                2 |              3 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/O1                                                                                                                                                                                                   |                1 |              3 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                             | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[3]_i_1                                                                                                                                                | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                                                                                                         |                3 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_modem_prev_val[3]_i_1                                                                                                                                                      |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_modem_prev_val[3]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                        | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/WB_Halted                                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                  |                3 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/O2                 |                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1                                                                   |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/O4                                                                                                                                    |                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                              |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2                                                                                                                              | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/n_0_GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1                                                                                                                               |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/proc_sys_reset_1/U0/bus_struct_reset[0]                                                                                                                                                                                   |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/n_0_clkdiv[3]_i_1__0                                                                                                                                                | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/n_0_clkdiv[3]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_rd_data_sm_cs[3]_i_1                                                                                                                     | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                4 |              4 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/n_0_PORT_Selector[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/E[0]                                                                                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                 | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/O1                                                                                                                                                                | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/O1                                                                                                                                                                | system_i/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                                                                       |                1 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WR_NO_ECC.bram_we_int[3]_i_1                                                                                                          |                2 |              4 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O9[0]                                                                                                                                                            | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                             |                1 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_3/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in                                                                                                                                             | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                |                1 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                3 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                4 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_FSM_onehot_rlast_sm_cs[5]_i_1                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_6_out                                                                                                           |                1 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1                                                                                                                                    |                1 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                  |                                                                                                                                                                                                                                    |                3 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[4]_i_1                                                                                                                                                | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_FSM_onehot_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[5]_i_1                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                3 |              5 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                      |                                                                                                                                                                                                                                    |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                |                2 |              5 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                       | system_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                 |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                     |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/use_Reg_Neg_DI                                                                                                                                  |                4 |              6 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_count[0]__0_i_1                                                                                                                                                                  |                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1                                                                                                          |                1 |              6 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                                |                2 |              6 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                |                2 |              7 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                            | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                3 |              7 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O2[0]                                                                                                                                                         | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                               | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                  |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/SPIXfer_done_int_pulse_d1                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                             | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O22                                                                                                                                    | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]              | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                          | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                                                                                        | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O5                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O6                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O7                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/O8                                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                           | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                               |                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                             | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                               |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                              | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                               |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/n_0_tsr_int[7]_i_1                                                                                                                                         | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                4 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                2 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_233_in                                                                                                                                                                      | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                          | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |                5 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2__0                                                                                                                               |                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/n_0_Addr_Counters[0].XORCY_I_i_2                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                        | system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                              |                2 |              8 |
| ~system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/n_0_RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1                                                             | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
| ~system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_command[0]_i_1                                                                                                                                                                   |                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I/SRL16_En                                          |                                                                                                                                                                                                                                    |                7 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.tdo_reg[0]_i_1                                                                                                                                                          |                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                         |                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/mdm_1/U0/Ext_JTAG_UPDATE | system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                           |                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                3 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[7]_i_1                                                                                                                                                | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                |                1 |              8 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                               | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                3 |              9 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[2]                                                               |                2 |              9 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                         | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                |                3 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |                4 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                |                3 |             10 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                     |                                                                                                                                                                                                                                    |                2 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                |                3 |             11 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/n_0_size_cs[0]_i_1                                                                                                                                                    | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                               |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/I10[0]                                                                                                                                                           | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                             |                9 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                            | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                               |                3 |             12 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_gpio_2/U0/bus2ip_reset                                                                                                                                                                                                |                4 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                4 |             14 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                        | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                4 |             15 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/O7                                                                                                                                                                                |                6 |             15 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I101[0]                                                                                                                                        | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                7 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/O10[0]                                                                                                           | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/O10[0]                                                                                                           |                                                                                                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                           |                4 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                                                                    |                2 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                           |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             16 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                9 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/awaddr_pipe_ld23_out                                                                                                                         |                                                                                                                                                                                                                                    |                9 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld45_out                                                                                                                         |                                                                                                                                                                                                                                    |                7 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                               | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                      |               10 |             17 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                              | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                4 |             17 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/E[0]                                                                                                                                                                  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                 |                4 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                               |                8 |             18 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                             |                4 |             21 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[2]                                                               |                4 |             21 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                        |               15 |             23 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                               | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |               12 |             23 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                    | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                                |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                            | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                8 |             24 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                 |                4 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[0]                                                                |                5 |             24 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                |               12 |             26 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                |                6 |             28 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                |                4 |             28 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O2[1]                                                               |                5 |             28 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |               20 |             29 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                      | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                        |               11 |             30 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O12[32]                                                                                                                                        |                                                                                                                                                                                                                                    |               11 |             30 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                   | system_i/mdm_1/U0/MDM_Core_I1/n_0_Config_Reg[30]_i_1                                                                                                                                                                               |                6 |             31 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                   | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                  | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                7 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/I104[0]                                                                                                                                                            |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                |                                                                                                                                                                                                                                    |               24 |             32 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                   |                                                                                                                                                                                                                                    |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                  | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |               32 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/O14[0]                                                                                                                                                            |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                               | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                             |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/R                                                                                                                                                                  |               13 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/O78[0]                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1                                                                                      |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/I56[0]                                                                                                                                         | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                             | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                           | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                               |                8 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                                 |               10 |             32 |
|  system_i/clk_wiz_1/inst/clk_out2  | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/icap_statemachine_I1/I17[0]                                                                                                                                                                | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                               |               11 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                    | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |               16 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/p_0_in_0                                                                                                                                                                               |                                                                                                                                                                                                                                    |                6 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                  | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/cs_ce_clr                                                                                                                                                      |               12 |             32 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_0                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/CE_1                                                                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/O1                                                                                                                                                        |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                        |                                                                                                                                                                                                                                    |                9 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/O1                                                                                                                                                |                                                                                                                                                                                                                                    |               13 |             33 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_7                                                                                                                             |                                                                                                                                                                                                                                    |                7 |             34 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/SR[0]                                                                                                                                                              |               12 |             36 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                  |               18 |             42 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                             |               14 |             43 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               36 |             58 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   | system_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |               22 |             61 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/O13                                                                                                                                                |                                                                                                                                                                                                                                    |                8 |             64 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/IReady_3                                                                                                                                       |                                                                                                                                                                                                                                    |               11 |             75 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               28 |             89 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/lopt_16                                                                                                                            | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               36 |             91 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   | system_i/axi_hwicap_0/U0/HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                               |               30 |             92 |
|  system_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |               41 |            107 |
|  system_i/clk_wiz_1/inst/clk_out2  |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |               31 |            113 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/D[44]                                                                                                                                                             |                                                                                                                                                                                                                                    |               16 |            128 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               87 |            172 |
|  system_i/clk_wiz_1/inst/clk_out1  | system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/O1                                                                                                                                 | system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                              |               70 |            206 |
|  system_i/clk_wiz_1/inst/clk_out1  |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                    |              234 |            704 |
+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


