// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_A_IO_L2_in_boundary_x2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_A_IO_L2_in_12_x213_dout,
        fifo_A_A_IO_L2_in_12_x213_empty_n,
        fifo_A_A_IO_L2_in_12_x213_read,
        fifo_A_PE_12_0_x252_din,
        fifo_A_PE_12_0_x252_full_n,
        fifo_A_PE_12_0_x252_write
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_pp0_stage0 = 20'd2;
parameter    ap_ST_fsm_state4 = 20'd4;
parameter    ap_ST_fsm_pp1_stage0 = 20'd8;
parameter    ap_ST_fsm_pp1_stage1 = 20'd16;
parameter    ap_ST_fsm_pp1_stage2 = 20'd32;
parameter    ap_ST_fsm_pp1_stage3 = 20'd64;
parameter    ap_ST_fsm_pp1_stage4 = 20'd128;
parameter    ap_ST_fsm_pp1_stage5 = 20'd256;
parameter    ap_ST_fsm_pp1_stage6 = 20'd512;
parameter    ap_ST_fsm_pp1_stage7 = 20'd1024;
parameter    ap_ST_fsm_pp1_stage8 = 20'd2048;
parameter    ap_ST_fsm_pp1_stage9 = 20'd4096;
parameter    ap_ST_fsm_pp1_stage10 = 20'd8192;
parameter    ap_ST_fsm_pp1_stage11 = 20'd16384;
parameter    ap_ST_fsm_pp1_stage12 = 20'd32768;
parameter    ap_ST_fsm_pp1_stage13 = 20'd65536;
parameter    ap_ST_fsm_pp1_stage14 = 20'd131072;
parameter    ap_ST_fsm_pp1_stage15 = 20'd262144;
parameter    ap_ST_fsm_state22 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_A_IO_L2_in_12_x213_dout;
input   fifo_A_A_IO_L2_in_12_x213_empty_n;
output   fifo_A_A_IO_L2_in_12_x213_read;
output  [255:0] fifo_A_PE_12_0_x252_din;
input   fifo_A_PE_12_0_x252_full_n;
output   fifo_A_PE_12_0_x252_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_A_IO_L2_in_12_x213_read;
reg[255:0] fifo_A_PE_12_0_x252_din;
reg fifo_A_PE_12_0_x252_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_A_IO_L2_in_12_x213_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln890_reg_624;
reg    fifo_A_PE_12_0_x252_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln890_442_reg_648;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
wire    ap_CS_fsm_pp1_stage8;
wire    ap_block_pp1_stage8;
wire    ap_CS_fsm_pp1_stage9;
wire    ap_block_pp1_stage9;
wire    ap_CS_fsm_pp1_stage10;
wire    ap_block_pp1_stage10;
wire    ap_CS_fsm_pp1_stage11;
wire    ap_block_pp1_stage11;
wire    ap_CS_fsm_pp1_stage12;
wire    ap_block_pp1_stage12;
wire    ap_CS_fsm_pp1_stage13;
wire    ap_block_pp1_stage13;
wire    ap_CS_fsm_pp1_stage14;
wire    ap_block_pp1_stage14;
wire    ap_CS_fsm_pp1_stage15;
wire    ap_block_pp1_stage15;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [9:0] indvar_flatten_reg_255;
reg   [4:0] c4_V_reg_266;
reg   [5:0] c5_V_7_reg_277;
reg   [11:0] indvar_flatten28_reg_288;
reg   [5:0] c5_V_reg_299;
reg   [6:0] c6_V_reg_310;
wire   [255:0] local_A_pong_V_q0;
reg   [255:0] reg_321;
reg    ap_block_state6_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
wire   [255:0] local_A_pong_V_q1;
reg    ap_block_state8_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
reg    ap_block_state10_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
reg   [255:0] reg_327;
reg    ap_block_state7_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg    ap_block_state9_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
reg    ap_block_state12_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_11001;
reg   [255:0] reg_333;
reg    ap_block_state11_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
reg   [255:0] reg_339;
reg    ap_block_state13_pp1_stage8_iter0;
reg    ap_block_pp1_stage8_11001;
wire   [9:0] add_ln890_fu_345_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_fu_351_p2;
wire   [4:0] select_ln890_687_fu_377_p3;
reg   [4:0] select_ln890_687_reg_628;
wire   [8:0] add_ln13546_fu_401_p2;
reg   [8:0] add_ln13546_reg_633;
wire   [5:0] add_ln691_606_fu_407_p2;
wire   [11:0] add_ln890_271_fu_417_p2;
reg   [11:0] add_ln890_271_reg_643;
wire    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state21_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_442_fu_423_p2;
wire   [5:0] select_ln890_688_fu_441_p3;
reg   [5:0] select_ln890_688_reg_652;
wire   [6:0] select_ln691_fu_469_p3;
reg   [6:0] select_ln691_reg_677;
wire   [7:0] zext_ln13557_1_fu_477_p1;
reg   [7:0] zext_ln13557_1_reg_682;
wire  signed [7:0] add_ln13557_2_fu_513_p2;
reg  signed [7:0] add_ln13557_2_reg_702;
wire   [8:0] zext_ln13557_fu_523_p1;
reg   [8:0] zext_ln13557_reg_712;
reg   [255:0] local_A_pong_V_load_9_reg_748;
reg   [255:0] local_A_pong_V_load_11_reg_763;
reg   [255:0] local_A_pong_V_load_13_reg_778;
reg   [255:0] local_A_pong_V_load_15_reg_783;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_block_state20_pp1_stage15_iter0;
reg    ap_block_pp1_stage15_subdone;
reg   [8:0] local_A_pong_V_address0;
reg    local_A_pong_V_ce0;
reg   [8:0] local_A_pong_V_address1;
reg    local_A_pong_V_ce1;
reg    local_A_pong_V_we1;
reg   [4:0] ap_phi_mux_c4_V_phi_fu_270_p4;
reg   [11:0] ap_phi_mux_indvar_flatten28_phi_fu_292_p4;
reg   [5:0] ap_phi_mux_c5_V_phi_fu_303_p4;
reg   [6:0] ap_phi_mux_c6_V_phi_fu_314_p4;
wire   [63:0] zext_ln13546_1_fu_413_p1;
wire   [63:0] zext_ln890_fu_449_p1;
wire   [63:0] tmp_fu_454_p3;
wire   [63:0] zext_ln13557_3_fu_489_p1;
wire   [63:0] zext_ln13557_4_fu_500_p1;
wire   [63:0] tmp_s_fu_505_p3;
wire   [63:0] zext_ln13557_5_fu_518_p1;
wire   [63:0] tmp_1551_fu_526_p3;
wire   [63:0] zext_ln13557_6_fu_540_p1;
wire   [63:0] tmp_1552_fu_545_p3;
wire   [63:0] zext_ln13557_7_fu_558_p1;
wire   [63:0] tmp_1553_fu_563_p3;
wire   [63:0] zext_ln13557_8_fu_576_p1;
wire   [63:0] tmp_1554_fu_581_p3;
wire   [63:0] zext_ln13557_9_fu_592_p1;
wire   [63:0] tmp_1555_fu_597_p3;
wire   [63:0] zext_ln13557_10_fu_614_p1;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage2_01001;
reg    ap_block_pp1_stage3_01001;
reg    ap_block_pp1_stage4_01001;
reg    ap_block_pp1_stage5_01001;
reg    ap_block_pp1_stage6_01001;
reg    ap_block_pp1_stage7_01001;
reg    ap_block_pp1_stage8_01001;
reg    ap_block_state14_pp1_stage9_iter0;
reg    ap_block_pp1_stage9_01001;
reg    ap_block_state15_pp1_stage10_iter0;
reg    ap_block_pp1_stage10_01001;
reg    ap_block_state16_pp1_stage11_iter0;
reg    ap_block_pp1_stage11_01001;
reg    ap_block_state17_pp1_stage12_iter0;
reg    ap_block_pp1_stage12_01001;
reg    ap_block_state18_pp1_stage13_iter0;
reg    ap_block_pp1_stage13_01001;
reg    ap_block_state19_pp1_stage14_iter0;
reg    ap_block_pp1_stage14_01001;
reg    ap_block_pp1_stage15_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp1_stage9_11001;
reg    ap_block_pp1_stage10_11001;
reg    ap_block_pp1_stage11_11001;
reg    ap_block_pp1_stage12_11001;
reg    ap_block_pp1_stage13_11001;
reg    ap_block_pp1_stage14_11001;
reg    ap_block_pp1_stage15_11001;
wire   [0:0] icmp_ln890130_fu_363_p2;
wire   [4:0] add_ln691_fu_357_p2;
wire   [3:0] trunc_ln13546_fu_385_p1;
wire   [5:0] select_ln890_fu_369_p3;
wire   [8:0] tmp_1930_cast_fu_389_p3;
wire   [8:0] zext_ln13546_fu_397_p1;
wire   [0:0] icmp_ln890_443_fu_435_p2;
wire   [5:0] add_ln691_607_fu_429_p2;
wire   [6:0] add_ln691_608_fu_463_p2;
wire   [6:0] zext_ln13557_2_fu_480_p1;
wire   [6:0] add_ln13557_fu_483_p2;
wire   [7:0] add_ln13557_1_fu_494_p2;
wire   [8:0] add_ln13557_3_fu_534_p2;
wire   [8:0] add_ln13557_4_fu_553_p2;
wire   [8:0] add_ln13557_5_fu_571_p2;
wire  signed [8:0] sext_ln13557_fu_589_p1;
wire   [5:0] xor_ln13557_fu_605_p2;
wire  signed [8:0] sext_ln13557_1_fu_610_p1;
wire    ap_CS_fsm_state22;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_block_pp1_stage7_subdone;
reg    ap_block_pp1_stage8_subdone;
reg    ap_block_pp1_stage9_subdone;
reg    ap_block_pp1_stage10_subdone;
reg    ap_block_pp1_stage11_subdone;
reg    ap_block_pp1_stage12_subdone;
reg    ap_block_pp1_stage13_subdone;
reg    ap_block_pp1_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

top_A_IO_L2_in_0_x0_local_A_pong_V #(
    .DataWidth( 256 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
local_A_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_pong_V_address0),
    .ce0(local_A_pong_V_ce0),
    .q0(local_A_pong_V_q0),
    .address1(local_A_pong_V_address1),
    .ce1(local_A_pong_V_ce1),
    .we1(local_A_pong_V_we1),
    .d1(fifo_A_A_IO_L2_in_12_x213_dout),
    .q1(local_A_pong_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage15_subdone) & (1'b1 == ap_CS_fsm_pp1_stage15)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_reg_624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c4_V_reg_266 <= select_ln890_687_reg_628;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c4_V_reg_266 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_fu_351_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c5_V_7_reg_277 <= add_ln691_606_fu_407_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c5_V_7_reg_277 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c5_V_reg_299 <= 6'd0;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c5_V_reg_299 <= select_ln890_688_reg_652;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c6_V_reg_310 <= 7'd0;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c6_V_reg_310 <= select_ln691_reg_677;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten28_reg_288 <= 12'd0;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten28_reg_288 <= add_ln890_271_reg_643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_fu_351_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_255 <= add_ln890_fu_345_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_255 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        reg_321 <= local_A_pong_V_q1;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        reg_321 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)))) begin
        reg_327 <= local_A_pong_V_q1;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        reg_327 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
            reg_333 <= local_A_pong_V_q1;
        end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            reg_333 <= local_A_pong_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
            reg_339 <= local_A_pong_V_q1;
        end else if (((1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            reg_339 <= local_A_pong_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_fu_351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln13546_reg_633 <= add_ln13546_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        add_ln13557_2_reg_702 <= add_ln13557_2_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln890_271_reg_643 <= add_ln890_271_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_442_reg_648 <= icmp_ln890_442_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_reg_624 <= icmp_ln890_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        local_A_pong_V_load_11_reg_763 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        local_A_pong_V_load_13_reg_778 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8))) begin
        local_A_pong_V_load_15_reg_783 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        local_A_pong_V_load_9_reg_748 <= local_A_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_442_fu_423_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln691_reg_677 <= select_ln691_fu_469_p3;
        select_ln890_688_reg_652 <= select_ln890_688_fu_441_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_fu_351_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln890_687_reg_628 <= select_ln890_687_fu_377_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        zext_ln13557_1_reg_682[5 : 0] <= zext_ln13557_1_fu_477_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        zext_ln13557_reg_712[5 : 0] <= zext_ln13557_fu_523_p1[5 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln890_fu_351_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_442_fu_423_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_624 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c4_V_phi_fu_270_p4 = select_ln890_687_reg_628;
    end else begin
        ap_phi_mux_c4_V_phi_fu_270_p4 = c4_V_reg_266;
    end
end

always @ (*) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c5_V_phi_fu_303_p4 = select_ln890_688_reg_652;
    end else begin
        ap_phi_mux_c5_V_phi_fu_303_p4 = c5_V_reg_299;
    end
end

always @ (*) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c6_V_phi_fu_314_p4 = select_ln691_reg_677;
    end else begin
        ap_phi_mux_c6_V_phi_fu_314_p4 = c6_V_reg_310;
    end
end

always @ (*) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten28_phi_fu_292_p4 = add_ln890_271_reg_643;
    end else begin
        ap_phi_mux_indvar_flatten28_phi_fu_292_p4 = indvar_flatten28_reg_288;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_624 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_A_IO_L2_in_12_x213_blk_n = fifo_A_A_IO_L2_in_12_x213_empty_n;
    end else begin
        fifo_A_A_IO_L2_in_12_x213_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_A_A_IO_L2_in_12_x213_read = 1'b1;
    end else begin
        fifo_A_A_IO_L2_in_12_x213_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13) & (1'b1 == ap_CS_fsm_pp1_stage13)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9) & (1'b1 == ap_CS_fsm_pp1_stage9)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fifo_A_PE_12_0_x252_blk_n = fifo_A_PE_12_0_x252_full_n;
    end else begin
        fifo_A_PE_12_0_x252_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_A_PE_12_0_x252_din = local_A_pong_V_load_15_reg_783;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_01001) & (1'b1 == ap_CS_fsm_pp1_stage14))) begin
        fifo_A_PE_12_0_x252_din = local_A_pong_V_load_13_reg_778;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_01001) & (1'b1 == ap_CS_fsm_pp1_stage12))) begin
        fifo_A_PE_12_0_x252_din = local_A_pong_V_load_11_reg_763;
    end else if (((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_01001) & (1'b1 == ap_CS_fsm_pp1_stage10))) begin
        fifo_A_PE_12_0_x252_din = local_A_pong_V_load_9_reg_748;
    end else if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_01001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_01001) & (1'b1 == ap_CS_fsm_pp1_stage8)))) begin
        fifo_A_PE_12_0_x252_din = reg_339;
    end else if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_01001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_01001) & (1'b1 == ap_CS_fsm_pp1_stage6)))) begin
        fifo_A_PE_12_0_x252_din = reg_333;
    end else if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_01001) & (1'b1 == ap_CS_fsm_pp1_stage13)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_01001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001) & (1'b1 == ap_CS_fsm_pp1_stage4)))) begin
        fifo_A_PE_12_0_x252_din = reg_327;
    end else if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_01001) & (1'b1 == ap_CS_fsm_pp1_stage9)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001) & (1'b1 == ap_CS_fsm_pp1_stage3)))) begin
        fifo_A_PE_12_0_x252_din = reg_321;
    end else if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_01001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_01001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        fifo_A_PE_12_0_x252_din = local_A_pong_V_q1;
    end else begin
        fifo_A_PE_12_0_x252_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage15_11001) & (1'b1 == ap_CS_fsm_pp1_stage15)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage14_11001) & (1'b1 == ap_CS_fsm_pp1_stage14)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage13_11001) & (1'b1 == ap_CS_fsm_pp1_stage13)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage12_11001) & (1'b1 == ap_CS_fsm_pp1_stage12)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage11_11001) & (1'b1 == ap_CS_fsm_pp1_stage11)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage10_11001) & (1'b1 == ap_CS_fsm_pp1_stage10)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage9_11001) & (1'b1 == ap_CS_fsm_pp1_stage9)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage8_11001) & (1'b1 == ap_CS_fsm_pp1_stage8)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((icmp_ln890_442_reg_648 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fifo_A_PE_12_0_x252_write = 1'b1;
    end else begin
        fifo_A_PE_12_0_x252_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
            local_A_pong_V_address0 = zext_ln13557_10_fu_614_p1;
        end else if (((1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
            local_A_pong_V_address0 = zext_ln13557_9_fu_592_p1;
        end else if (((1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
            local_A_pong_V_address0 = zext_ln13557_8_fu_576_p1;
        end else if (((1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
            local_A_pong_V_address0 = zext_ln13557_7_fu_558_p1;
        end else if (((1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
            local_A_pong_V_address0 = zext_ln13557_6_fu_540_p1;
        end else if (((1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            local_A_pong_V_address0 = zext_ln13557_5_fu_518_p1;
        end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            local_A_pong_V_address0 = zext_ln13557_4_fu_500_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            local_A_pong_V_address0 = tmp_fu_454_p3;
        end else begin
            local_A_pong_V_address0 = 'bx;
        end
    end else begin
        local_A_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        local_A_pong_V_address1 = tmp_1555_fu_597_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        local_A_pong_V_address1 = tmp_1554_fu_581_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        local_A_pong_V_address1 = tmp_1553_fu_563_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        local_A_pong_V_address1 = tmp_1552_fu_545_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        local_A_pong_V_address1 = tmp_1551_fu_526_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        local_A_pong_V_address1 = tmp_s_fu_505_p3;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_A_pong_V_address1 = zext_ln13557_3_fu_489_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_A_pong_V_address1 = zext_ln890_fu_449_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_A_pong_V_address1 = zext_ln13546_1_fu_413_p1;
    end else begin
        local_A_pong_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        local_A_pong_V_ce0 = 1'b1;
    end else begin
        local_A_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage7_11001) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        local_A_pong_V_ce1 = 1'b1;
    end else begin
        local_A_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_reg_624 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_A_pong_V_we1 = 1'b1;
    end else begin
        local_A_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_fu_351_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_fu_351_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_442_fu_423_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_442_fu_423_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_pp1_stage8 : begin
            if ((1'b0 == ap_block_pp1_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage8;
            end
        end
        ap_ST_fsm_pp1_stage9 : begin
            if ((1'b0 == ap_block_pp1_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage9;
            end
        end
        ap_ST_fsm_pp1_stage10 : begin
            if ((1'b0 == ap_block_pp1_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage10;
            end
        end
        ap_ST_fsm_pp1_stage11 : begin
            if ((1'b0 == ap_block_pp1_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage11;
            end
        end
        ap_ST_fsm_pp1_stage12 : begin
            if ((1'b0 == ap_block_pp1_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage12;
            end
        end
        ap_ST_fsm_pp1_stage13 : begin
            if ((1'b0 == ap_block_pp1_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage13;
            end
        end
        ap_ST_fsm_pp1_stage14 : begin
            if ((1'b0 == ap_block_pp1_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage14;
            end
        end
        ap_ST_fsm_pp1_stage15 : begin
            if ((1'b0 == ap_block_pp1_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage15;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13546_fu_401_p2 = (tmp_1930_cast_fu_389_p3 + zext_ln13546_fu_397_p1);

assign add_ln13557_1_fu_494_p2 = (zext_ln13557_1_fu_477_p1 + 8'd96);

assign add_ln13557_2_fu_513_p2 = ($signed(zext_ln13557_1_reg_682) + $signed(8'd160));

assign add_ln13557_3_fu_534_p2 = (zext_ln13557_fu_523_p1 + 9'd224);

assign add_ln13557_4_fu_553_p2 = ($signed(zext_ln13557_reg_712) + $signed(9'd288));

assign add_ln13557_5_fu_571_p2 = ($signed(zext_ln13557_reg_712) + $signed(9'd352));

assign add_ln13557_fu_483_p2 = (zext_ln13557_2_fu_480_p1 + 7'd32);

assign add_ln691_606_fu_407_p2 = (select_ln890_fu_369_p3 + 6'd1);

assign add_ln691_607_fu_429_p2 = (ap_phi_mux_c5_V_phi_fu_303_p4 + 6'd1);

assign add_ln691_608_fu_463_p2 = (ap_phi_mux_c6_V_phi_fu_314_p4 + 7'd1);

assign add_ln691_fu_357_p2 = (ap_phi_mux_c4_V_phi_fu_270_p4 + 5'd1);

assign add_ln890_271_fu_417_p2 = (ap_phi_mux_indvar_flatten28_phi_fu_292_p4 + 12'd1);

assign add_ln890_fu_345_p2 = (indvar_flatten_reg_255 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage10 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage11 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage12 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage13 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage14 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage15 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage8 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage9 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln890_reg_624 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_A_A_IO_L2_in_12_x213_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln890_reg_624 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_A_A_IO_L2_in_12_x213_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage10_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage10_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage10_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage11_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage11_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage11_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage12_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage12_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage12_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage13_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage13_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage13_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage14_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage14_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage14_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage15_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage15_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage15_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage8_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage8_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage8_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_pp1_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage9_01001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage9_11001 = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage9_subdone = ((icmp_ln890_442_reg_648 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp1_stage5_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp1_stage6_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp1_stage7_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp1_stage8_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp1_stage9_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp1_stage10_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp1_stage11_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp1_stage12_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp1_stage13_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp1_stage14_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp1_stage15_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp1_stage0_iter1 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln890_reg_624 == 1'd0) & (fifo_A_A_IO_L2_in_12_x213_empty_n == 1'b0));
end

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp1_stage1_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp1_stage2_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp1_stage3_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp1_stage4_iter0 = ((icmp_ln890_442_reg_648 == 1'd0) & (fifo_A_PE_12_0_x252_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign icmp_ln890130_fu_363_p2 = ((c5_V_7_reg_277 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_442_fu_423_p2 = ((ap_phi_mux_indvar_flatten28_phi_fu_292_p4 == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln890_443_fu_435_p2 = ((ap_phi_mux_c6_V_phi_fu_314_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_351_p2 = ((indvar_flatten_reg_255 == 10'd512) ? 1'b1 : 1'b0);

assign select_ln691_fu_469_p3 = ((icmp_ln890_443_fu_435_p2[0:0] == 1'b1) ? 7'd1 : add_ln691_608_fu_463_p2);

assign select_ln890_687_fu_377_p3 = ((icmp_ln890130_fu_363_p2[0:0] == 1'b1) ? add_ln691_fu_357_p2 : ap_phi_mux_c4_V_phi_fu_270_p4);

assign select_ln890_688_fu_441_p3 = ((icmp_ln890_443_fu_435_p2[0:0] == 1'b1) ? add_ln691_607_fu_429_p2 : ap_phi_mux_c5_V_phi_fu_303_p4);

assign select_ln890_fu_369_p3 = ((icmp_ln890130_fu_363_p2[0:0] == 1'b1) ? 6'd0 : c5_V_7_reg_277);

assign sext_ln13557_1_fu_610_p1 = $signed(xor_ln13557_fu_605_p2);

assign sext_ln13557_fu_589_p1 = add_ln13557_2_reg_702;

assign tmp_1551_fu_526_p3 = {{58'd3}, {select_ln890_688_reg_652}};

assign tmp_1552_fu_545_p3 = {{58'd4}, {select_ln890_688_reg_652}};

assign tmp_1553_fu_563_p3 = {{58'd5}, {select_ln890_688_reg_652}};

assign tmp_1554_fu_581_p3 = {{58'd6}, {select_ln890_688_reg_652}};

assign tmp_1555_fu_597_p3 = {{58'd7}, {select_ln890_688_reg_652}};

assign tmp_1930_cast_fu_389_p3 = {{trunc_ln13546_fu_385_p1}, {5'd0}};

assign tmp_fu_454_p3 = {{58'd1}, {select_ln890_688_fu_441_p3}};

assign tmp_s_fu_505_p3 = {{58'd2}, {select_ln890_688_reg_652}};

assign trunc_ln13546_fu_385_p1 = select_ln890_687_fu_377_p3[3:0];

assign xor_ln13557_fu_605_p2 = (select_ln890_688_reg_652 ^ 6'd32);

assign zext_ln13546_1_fu_413_p1 = add_ln13546_reg_633;

assign zext_ln13546_fu_397_p1 = select_ln890_fu_369_p3;

assign zext_ln13557_10_fu_614_p1 = $unsigned(sext_ln13557_1_fu_610_p1);

assign zext_ln13557_1_fu_477_p1 = select_ln890_688_reg_652;

assign zext_ln13557_2_fu_480_p1 = select_ln890_688_reg_652;

assign zext_ln13557_3_fu_489_p1 = add_ln13557_fu_483_p2;

assign zext_ln13557_4_fu_500_p1 = add_ln13557_1_fu_494_p2;

assign zext_ln13557_5_fu_518_p1 = $unsigned(add_ln13557_2_fu_513_p2);

assign zext_ln13557_6_fu_540_p1 = add_ln13557_3_fu_534_p2;

assign zext_ln13557_7_fu_558_p1 = add_ln13557_4_fu_553_p2;

assign zext_ln13557_8_fu_576_p1 = add_ln13557_5_fu_571_p2;

assign zext_ln13557_9_fu_592_p1 = $unsigned(sext_ln13557_fu_589_p1);

assign zext_ln13557_fu_523_p1 = select_ln890_688_reg_652;

assign zext_ln890_fu_449_p1 = select_ln890_688_fu_441_p3;

always @ (posedge ap_clk) begin
    zext_ln13557_1_reg_682[7:6] <= 2'b00;
    zext_ln13557_reg_712[8:6] <= 3'b000;
end

endmodule //top_A_IO_L2_in_boundary_x2
