// Seed: 2874008514
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output supply1 id_4
    , id_15,
    output wand id_5,
    input supply1 id_6
    , id_16,
    output tri1 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    output wire module_0,
    output wand id_13
);
  assign id_10 = 1 == 1;
endmodule
module module_0 (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3,
    input wand id_4,
    output wor id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    output supply0 id_9,
    input wire id_10,
    input wand id_11,
    input supply0 id_12,
    output tri0 module_1,
    input uwire id_14
    , id_20,
    output tri id_15,
    output supply1 id_16,
    input tri0 id_17,
    input supply0 id_18
);
  wire id_21;
  module_0(
      id_0, id_15, id_6, id_4, id_3, id_16, id_6, id_9, id_16, id_17, id_15, id_0, id_3, id_15
  );
endmodule
