{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625759607020 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625759607020 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625759607060 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625759607060 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1625759607100 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1625759607100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625759607894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625759607894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 11:53:27 2021 " "Processing started: Thu Jul 08 11:53:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625759607894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759607894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_001 -c cpu_001" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759607894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625759608698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625759608698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_001-beh " "Found design unit 1: cpu_001-beh" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621332 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_001 " "Found entity 1: cpu_001" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-beh " "Found design unit 1: ProgramCounter-beh" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slowclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlowClock-beh " "Found design unit 1: SlowClock-beh" {  } { { "SlowClock.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621342 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlowClock " "Found entity 1: SlowClock" {  } { { "SlowClock.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/SlowClock.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-beh " "Found design unit 1: RegisterFile-beh" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621352 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1kw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_1kw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_1kw-SYN " "Found design unit 1: rom_1kw-SYN" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1KW " "Found entity 1: ROM_1KW" {  } { { "ROM_1KW.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ROM_1KW.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625759621357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_001 " "Elaborating entity \"cpu_001\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625759621502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_keyBuff cpu_001.vhd(22) " "Verilog HDL or VHDL warning at cpu_001.vhd(22): object \"w_keyBuff\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621503 "|cpu_001"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_loadPC cpu_001.vhd(25) " "VHDL Signal Declaration warning at cpu_001.vhd(25): used explicit default value for signal \"w_loadPC\" because signal was never assigned a value" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625759621504 "|cpu_001"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_incPC cpu_001.vhd(26) " "VHDL Signal Declaration warning at cpu_001.vhd(26): used explicit default value for signal \"w_incPC\" because signal was never assigned a value" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625759621504 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_slowPulse cpu_001.vhd(31) " "Verilog HDL or VHDL warning at cpu_001.vhd(31): object \"w_slowPulse\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621504 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OP_IOw cpu_001.vhd(45) " "Verilog HDL or VHDL warning at cpu_001.vhd(45): object \"OP_IOw\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OP_BEZ cpu_001.vhd(47) " "Verilog HDL or VHDL warning at cpu_001.vhd(47): object \"OP_BEZ\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OP_BNZ cpu_001.vhd(48) " "Verilog HDL or VHDL warning at cpu_001.vhd(48): object \"OP_BNZ\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OP_JMP cpu_001.vhd(49) " "Verilog HDL or VHDL warning at cpu_001.vhd(49): object \"OP_JMP\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_peripAddr cpu_001.vhd(52) " "Verilog HDL or VHDL warning at cpu_001.vhd(52): object \"w_peripAddr\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_peripDataFromCPU cpu_001.vhd(53) " "Verilog HDL or VHDL warning at cpu_001.vhd(53): object \"w_peripDataFromCPU\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_peripDataToCPU cpu_001.vhd(54) " "VHDL Signal Declaration warning at cpu_001.vhd(54): used explicit default value for signal \"w_peripDataToCPU\" because signal was never assigned a value" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_peripWr cpu_001.vhd(55) " "Verilog HDL or VHDL warning at cpu_001.vhd(55): object \"w_peripWr\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_peripRd cpu_001.vhd(56) " "Verilog HDL or VHDL warning at cpu_001.vhd(56): object \"w_peripRd\" assigned a value but never read" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ALUDataOut cpu_001.vhd(59) " "VHDL Signal Declaration warning at cpu_001.vhd(59): used explicit default value for signal \"ALUDataOut\" because signal was never assigned a value" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625759621505 "|cpu_001"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[7\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[7\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cpu_001.vhd(103) " "Constant driver at cpu_001.vhd(103)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 103 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[6\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[6\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[5\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[5\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[4\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[4\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[3\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[3\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[2\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[2\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[1\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[1\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "w_regFIn\[0\] cpu_001.vhd(125) " "Can't resolve multiple constant drivers for net \"w_regFIn\[0\]\" at cpu_001.vhd(125)" {  } { { "cpu_001.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd" 125 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625759621508 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625759621662 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 08 11:53:41 2021 " "Processing ended: Thu Jul 08 11:53:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625759621662 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625759621662 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625759621662 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759621662 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1625759622322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625759622325 ""}
