/// Verilog Memory Probe File (.prb) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

0013000f	///	A: 0013 [000f]: (   15:   15)  
00140010	///	B: 0014 [0010]: (   16:   16)  
f0000000	///	end-of-memory
