

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Fri Jun 14 11:19:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.834 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.552 us|  0.552 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 1, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 71 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 72 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 73 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 74 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 75 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.63ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 76 'add' 'b_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.54ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 77 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (3.21ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 78 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 79 'and' 'x_is_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 80 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln341 = xor i1 %tmp_2, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 81 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 82 'and' 'x_is_p1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.63ns)   --->   "%icmp_ln18 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 83 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 84 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 85 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.63ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 86 'add' 'b_exp_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.69ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 87 'select' 'b_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 88 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 89 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 90 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 91 [1/1] (1.63ns)   --->   "%icmp_ln378 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 91 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln378_1)   --->   "%xor_ln340 = xor i1 %x_is_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 92 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.63ns)   --->   "%icmp_ln378_1 = icmp_ne  i11 %bs_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 93 'icmp' 'icmp_ln378_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.63ns)   --->   "%icmp_ln378_2 = icmp_ne  i11 %bs_exp, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 94 'icmp' 'icmp_ln378_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln378_1)   --->   "%and_ln378 = and i1 %icmp_ln378_2, i1 %xor_ln340" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 95 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln378_1 = and i1 %and_ln378, i1 %icmp_ln378_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 96 'and' 'and_ln378_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 97 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 98 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 99 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.94ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 100 'select' 'b_frac_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 101 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 102 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [5/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 103 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 104 [4/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 104 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 105 [3/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 105 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 106 [2/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 106 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 107 [1/5] (5.66ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 107 'mul' 'mul_ln516' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 108 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 109 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 110 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.94>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 111 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i71 %z1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [3/3] (3.94ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.94>
ST_9 : Operation 115 [2/3] (3.94ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 115 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.94>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln42_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i5.i54.i16, i5 16, i54 %mul_ln516, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'bitconcatenate' 'zext_ln42_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i5.i54.i17, i5 16, i54 %mul_ln516, i17 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'bitconcatenate' 'tmp_3' <Predicate = (tmp_6)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i75 %zext_ln42_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'zext' 'zext_ln42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.15ns)   --->   "%select_ln42 = select i1 %tmp_6, i76 %tmp_3, i76 %zext_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'select' 'select_ln42' <Predicate = true> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/3] (3.94ns)   --->   "%mul_ln44 = mul i75 %zext_ln44_2, i75 %zext_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'mul' 'mul_ln44' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.65>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.91> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i75 %mul_ln44" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (5.65ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'sub' 'sub_ln44' <Predicate = true> <Delay = 5.65> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.91> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.94>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [3/3] (3.94ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.94>
ST_13 : Operation 132 [2/3] (3.94ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.94>
ST_14 : Operation 133 [1/3] (3.94ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_8, i79 %zext_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.83>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i73 %z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i5.i76, i5 16, i76 %zext_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_4, i14 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i81 %shl_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 137 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i81 %eZ" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 138 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_5, i82 %zext_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.91> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i80 %shl_ln44_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (5.83ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 5.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.91> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.57>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i13.i82.i1, i13 4096, i82 %sub_ln44_1, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i101 %shl_ln44_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i96 %eZ_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (4.57ns)   --->   "%add_ln44_2 = add i102 %zext_ln44_10, i102 %zext_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'add' 'add_ln44_2' <Predicate = true> <Delay = 4.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i83 %z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [3/3] (3.94ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.94>
ST_17 : Operation 154 [2/3] (3.94ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.94>
ST_18 : Operation 155 [1/3] (3.94ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_13, i89 %zext_ln44_12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.60>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i95 %shl_ln44_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (4.60ns)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.12>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i102, i8 128, i102 %zext_ln44_15" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_9, i34 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i120 %shl_ln44_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i110 %eZ_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (5.12ns)   --->   "%add_ln44_3 = add i121 %zext_ln44_16, i121 %zext_ln44_17" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'add' 'add_ln44_3' <Predicate = true> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i6 %tmp_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i92 %z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [3/3] (3.94ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.94>
ST_21 : Operation 171 [2/3] (3.94ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.94>
ST_22 : Operation 172 [1/3] (3.94ns)   --->   "%mul_ln44_3 = mul i98 %zext_ln44_19, i98 %zext_ln44_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 172 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.15>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %mul_ln44_3, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 173 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i109 %shl_ln44_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 174 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (5.15ns)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_20" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 175 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 5.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 176 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 177 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 178 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.26>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i23.i87, i23 4194304, i87 %tmp_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 179 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_8, i44 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 180 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i125 %shl_ln44_8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 181 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i110 %eZ_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 182 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 183 [1/1] (5.26ns)   --->   "%add_ln44_4 = add i126 %zext_ln44_21, i126 %zext_ln44_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 183 'add' 'add_ln44_4' <Predicate = true> <Delay = 5.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i6 %tmp_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 184 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i87 %tmp_7" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 185 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [3/3] (3.94ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.94>
ST_25 : Operation 187 [2/3] (3.94ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.94>
ST_26 : Operation 188 [1/3] (3.94ns)   --->   "%mul_ln44_4 = mul i93 %zext_ln44_24, i93 %zext_ln44_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.29>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i93.i16, i93 %mul_ln44_4, i16 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i109 %shl_ln44_9" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (5.29ns)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 5.29> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.29> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 5.41>
ST_28 : Operation 195 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i28.i82, i28 134217728, i82 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_12, i54 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i130 %shl_ln44_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i110 %eZ_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 199 [1/1] (5.41ns)   --->   "%add_ln44_5 = add i131 %zext_ln44_26, i131 %zext_ln44_27" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'add' 'add_ln44_5' <Predicate = true> <Delay = 5.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i6 %tmp_13" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i82 %tmp_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 202 [3/3] (3.94ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.94>
ST_29 : Operation 203 [2/3] (3.94ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.94>
ST_30 : Operation 204 [1/3] (3.94ns)   --->   "%mul_ln44_5 = mul i88 %zext_ln44_29, i88 %zext_ln44_28" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.43>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i88.i21, i88 %mul_ln44_5, i21 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i109 %shl_ln44_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (5.43ns)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 5.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 210 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.55>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i33.i77, i33 4294967296, i77 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 211 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_15, i64 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 212 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i135 %shl_ln44_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 213 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i110 %eZ_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 214 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (5.55ns)   --->   "%add_ln44_6 = add i136 %zext_ln44_31, i136 %zext_ln44_32" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 215 'add' 'add_ln44_6' <Predicate = true> <Delay = 5.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln44_33 = zext i6 %tmp_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 216 'zext' 'zext_ln44_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln44_34 = zext i77 %tmp_14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 217 'zext' 'zext_ln44_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 218 [3/3] (3.94ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 218 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.94>
ST_33 : Operation 219 [2/3] (3.94ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 219 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.94>
ST_34 : Operation 220 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 220 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [2/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 221 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_34 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 222 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 223 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 224 [2/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 224 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_34 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 225 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 226 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 226 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [2/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 227 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_34 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 228 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 229 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [2/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 230 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_s" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 231 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 232 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 233 [2/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 233 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_34 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 234 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 235 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [2/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 236 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_13" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 237 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 238 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 239 [2/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 239 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_34 : Operation 240 [1/3] (3.94ns)   --->   "%mul_ln44_6 = mul i83 %zext_ln44_34, i83 %zext_ln44_33" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 240 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 241 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 242 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 243 [2/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 243 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>

State 35 <SV = 34> <Delay = 5.58>
ST_35 : Operation 244 [1/2] (3.25ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 244 'load' 'log_sum' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_35 : Operation 245 [1/2] (3.25ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 245 'load' 'logn' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_35 : Operation 246 [1/2] (3.25ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 246 'load' 'logn_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_35 : Operation 247 [1/2] (3.25ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 247 'load' 'logn_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_35 : Operation 248 [1/2] (3.25ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 248 'load' 'logn_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_35 : Operation 249 [1/2] (3.25ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 249 'load' 'logn_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_35 : Operation 250 [1/2] (3.25ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 250 'load' 'logn_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i83.i26, i83 %mul_ln44_6, i26 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 251 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln44_35 = zext i109 %shl_ln44_11" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 252 'zext' 'zext_ln44_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 253 [1/1] (5.58ns)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_35" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 253 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/2] (3.25ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 254 'load' 'logn_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 255 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 256 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.74>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 257 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [3/3] (3.94ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 258 'mul' 'Elog2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 259 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 260 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 261 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 262 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 263 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 264 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 265 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 266 [1/1] (4.80ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 266 'add' 'add_ln209' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 267 [1/1] (4.60ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 267 'add' 'add_ln209_1' <Predicate = true> <Delay = 4.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 268 [1/1] (4.32ns)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 268 'add' 'add_ln209_3' <Predicate = true> <Delay = 4.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 269 [1/1] (4.03ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 269 'add' 'add_ln209_4' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 270 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [3/3] (5.74ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 271 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.74>
ST_37 : Operation 272 [2/3] (3.94ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 272 'mul' 'Elog2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 273 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (4.80ns)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 274 'add' 'add_ln209_2' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 275 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 276 [1/1] (4.35ns)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 276 'add' 'add_ln209_5' <Predicate = true> <Delay = 4.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 277 [2/3] (5.74ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 277 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.74>
ST_38 : Operation 278 [1/3] (3.94ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 278 'mul' 'Elog2' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 279 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 280 [1/1] (4.80ns)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 280 'add' 'log_sum_1' <Predicate = true> <Delay = 4.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 281 [1/3] (5.74ns)   --->   "%mul_ln522 = mul i80 %zext_ln522, i80 %zext_ln522" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 281 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i79 @_ssdm_op_PartSelect.i79.i80.i32.i32, i80 %mul_ln522, i32 1, i32 79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 282 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 5.12>
ST_39 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_17, i45 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 283 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i117 %shl_ln1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 284 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln522_2 = zext i79 %lshr_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 285 'zext' 'zext_ln522_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 286 [1/1] (5.03ns)   --->   "%sub_ln522 = sub i118 %zext_ln522_1, i118 %zext_ln522_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 286 'sub' 'sub_ln522' <Predicate = true> <Delay = 5.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln522_1 = partselect i73 @_ssdm_op_PartSelect.i73.i118.i32.i32, i118 %sub_ln522, i32 45, i32 117" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 287 'partselect' 'trunc_ln522_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 288 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i109 %log_sum_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 289 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 290 [1/1] (5.12ns)   --->   "%add_ln525 = add i120 %shl_ln2, i120 %sext_ln525" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 290 'add' 'add_ln525' <Predicate = true> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.12>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i73 %trunc_ln522_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 291 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 292 [1/1] (5.12ns)   --->   "%add_ln525_1 = add i120 %add_ln525, i120 %sext_ln525_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 292 'add' 'add_ln525_1' <Predicate = true> <Delay = 5.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i120.i32.i32, i120 %add_ln525_1, i32 104, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 293 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %add_ln525_1, i32 119" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 294 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i120.i32.i32, i120 %add_ln525_1, i32 49, i32 107" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 295 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.05>
ST_41 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 296 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 297 [3/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 297 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.05>
ST_42 : Operation 298 [2/3] (1.05ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 298 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 2.10>
ST_43 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 299 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_19, i18 131072" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 300 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 301 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 302 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.93>
ST_44 : Operation 303 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 303 'add' 'add_ln563' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 304 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 305 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 306 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 307 [1/1] (2.13ns)   --->   "%icmp_ln563 = icmp_eq  i18 %trunc_ln563, i18 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 307 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 308 [1/1] (1.67ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 308 'add' 'add_ln563_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %tmp_9_cast, i13 %add_ln563_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 309 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 310 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_20, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 310 'select' 'r_exp' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.94>
ST_45 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 311 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 312 [3/3] (3.94ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 312 'mul' 'mul_ln568' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.94>
ST_46 : Operation 313 [2/3] (3.94ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 313 'mul' 'mul_ln568' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.94>
ST_47 : Operation 314 [1/3] (3.94ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 314 'mul' 'mul_ln568' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 315 'partselect' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 3.39>
ST_48 : Operation 316 [1/1] (3.39ns)   --->   "%m_diff = sub i59 %trunc_ln2, i59 %trunc_ln574_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 316 'sub' 'm_diff' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 317 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 51, i32 58" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 317 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 318 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 43, i32 50" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 318 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 319 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 35, i32 42" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 319 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 320 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 320 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 321 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff, i32 27, i32 34" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 321 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 322 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 323 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 323 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 324 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 324 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 325 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 325 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_50 : Operation 326 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 326 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 327 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 328 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 328 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 329 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 329 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 330 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 331 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 332 [1/1] (2.67ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 332 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 333 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 333 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 52 <SV = 51> <Delay = 3.94>
ST_52 : Operation 334 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 334 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 335 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 336 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 337 [3/3] (3.94ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 337 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.94>
ST_53 : Operation 338 [2/3] (3.94ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 338 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.94>
ST_54 : Operation 339 [1/3] (3.94ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 339 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 340 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 341 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 342 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 342 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 343 [2/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 343 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 55 <SV = 54> <Delay = 5.67>
ST_55 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 344 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i20 %tmp_21" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 345 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 346 [1/1] (2.71ns)   --->   "%add_ln265 = add i36 %exp_Z4_m_1, i36 %zext_ln265_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 346 'add' 'add_ln265' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i36 %add_ln265" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 347 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 348 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln265, i44 %zext_ln255" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 348 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 349 [1/2] (3.25ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 349 'load' 'f_Z2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_55 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 350 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 5.66>
ST_56 : Operation 351 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 351 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 352 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 353 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 354 [5/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 354 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.66>
ST_57 : Operation 355 [4/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 355 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.66>
ST_58 : Operation 356 [3/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 356 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.66>
ST_59 : Operation 357 [2/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 357 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.66>
ST_60 : Operation 358 [1/5] (5.66ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 358 'mul' 'mul_ln277' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 359 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 3.25>
ST_61 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 360 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 361 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 361 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 362 [2/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 362 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_61 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_23" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 363 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 364 [1/1] (2.98ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 364 'add' 'add_ln280' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 365 [1/2] (3.25ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 365 'load' 'exp_Z1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_62 : Operation 366 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_22, i2 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 366 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 367 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 368 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 369 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 369 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 370 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 370 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 371 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 371 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 63 <SV = 62> <Delay = 5.66>
ST_63 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 372 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 373 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 374 [5/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 374 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.66>
ST_64 : Operation 375 [4/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 375 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.66>
ST_65 : Operation 376 [3/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 376 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.66>
ST_66 : Operation 377 [2/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 377 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.66>
ST_67 : Operation 378 [1/1] (3.36ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 378 'add' 'add_ln616' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 379 [1/5] (5.66ns)   --->   "%mul_ln616 = mul i100 %zext_ln616_1, i100 %zext_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 379 'mul' 'mul_ln616' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.75>
ST_68 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 380 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i100 %mul_ln616" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 381 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 382 [1/1] (4.75ns)   --->   "%add_ln616_1 = add i107 %shl_ln5, i107 %zext_ln616_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 382 'add' 'add_ln616_1' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 383 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 69 <SV = 68> <Delay = 5.49>
ST_69 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln18 = xor i1 %icmp_ln340_1, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 384 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln18, i1 %xor_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 385 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_3)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %x_is_NaN" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 386 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_3)   --->   "%select_ln378 = select i1 %x_is_p1, i64 1, i64 nan" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 387 'select' 'select_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_3)   --->   "%or_ln378_1 = or i1 %x_is_1, i1 %x_is_NaN" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 388 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_3)   --->   "%select_ln378_1 = select i1 %or_ln378, i64 %select_ln378, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 389 'select' 'select_ln378_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 390 [1/1] (0.97ns)   --->   "%or_ln378_2 = or i1 %x_is_1, i1 %icmp_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 390 'or' 'or_ln378_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_3)   --->   "%select_ln378_2 = select i1 %or_ln378_1, i64 %select_ln378_1, i64 inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 391 'select' 'select_ln378_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 392 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln378_3 = select i1 %or_ln378_2, i64 %select_ln378_2, i64 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 392 'select' 'select_ln378_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 393 [1/1] (1.67ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 393 'add' 'r_exp_1' <Predicate = (!tmp_24)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 394 [1/1] (0.69ns)   --->   "%r_exp_2 = select i1 %tmp_24, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 394 'select' 'r_exp_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 395 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 396 [1/1] (1.65ns)   --->   "%icmp_ln628 = icmp_sgt  i3 %tmp_25, i3 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 396 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 397 [1/1] (1.67ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 397 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 398 'partselect' 'tmp' <Predicate = (tmp_24)> <Delay = 0.00>
ST_69 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 399 'partselect' 'tmp_1' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_69 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%out_sig = select i1 %tmp_24, i52 %tmp, i52 %tmp_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 400 'select' 'out_sig' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 401 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 402 [1/1] (1.63ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 402 'add' 'out_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp, i52 %out_sig" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 403 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 404 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln378_4)   --->   "%or_ln378_3 = or i1 %or_ln378_2, i1 %icmp_ln378" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 405 'or' 'or_ln378_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 406 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln378_4 = select i1 %or_ln378_3, i64 %select_ln378_3, i64 %bitcast_ln497" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 406 'select' 'select_ln378_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.96>
ST_70 : Operation 407 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 407 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln628)   --->   "%select_ln629 = select i1 %tmp_19, i64 0, i64 inf" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 408 'select' 'select_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln628)   --->   "%and_ln628 = and i1 %and_ln378_1, i1 %icmp_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 409 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 410 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln628 = select i1 %and_ln628, i64 %select_ln629, i64 %select_ln378_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 410 'select' 'select_ln628' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%xor_ln628 = xor i1 %icmp_ln628, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 411 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 412 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln645)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln378_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 413 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 414 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln645 = select i1 %and_ln645_1, i64 0, i64 %select_ln628" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 414 'select' 'select_ln645' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 415 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %select_ln645" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 415 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.167ns
The critical path consists of the following:
	wire read operation ('base_read', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295) on port 'base_r' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln340_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340) [22]  (3.211 ns)
	'and' operation 1 bit ('x_is_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340) [23]  (0.978 ns)
	'and' operation 1 bit ('x_is_p1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341) [26]  (0.978 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [49]  (2.322 ns)

 <State 3>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [53]  (5.663 ns)

 <State 4>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [53]  (5.663 ns)

 <State 5>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [53]  (5.663 ns)

 <State 6>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [53]  (5.663 ns)

 <State 7>: 5.663ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [53]  (5.663 ns)

 <State 8>: 3.948ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [67]  (3.948 ns)

 <State 9>: 3.948ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [67]  (3.948 ns)

 <State 10>: 3.948ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [67]  (3.948 ns)

 <State 11>: 5.658ns
The critical path consists of the following:
	'add' operation 76 bit ('add_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [64]  (0.000 ns)
	'sub' operation 76 bit ('sub_ln44', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [69]  (5.658 ns)

 <State 12>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [85]  (3.948 ns)

 <State 13>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [85]  (3.948 ns)

 <State 14>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [85]  (3.948 ns)

 <State 15>: 5.834ns
The critical path consists of the following:
	'add' operation 82 bit ('add_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [82]  (0.000 ns)
	'sub' operation 82 bit ('sub_ln44_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [88]  (5.834 ns)

 <State 16>: 4.580ns
The critical path consists of the following:
	'add' operation 102 bit ('add_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [100]  (4.580 ns)

 <State 17>: 3.948ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [103]  (3.948 ns)

 <State 18>: 3.948ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [103]  (3.948 ns)

 <State 19>: 4.608ns
The critical path consists of the following:
	'sub' operation 102 bit ('sub_ln44_2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [106]  (4.608 ns)

 <State 20>: 5.123ns
The critical path consists of the following:
	'add' operation 121 bit ('add_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [118]  (5.123 ns)

 <State 21>: 3.948ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [122]  (3.948 ns)

 <State 22>: 3.948ns
The critical path consists of the following:
	'mul' operation 98 bit ('mul_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [122]  (3.948 ns)

 <State 23>: 5.152ns
The critical path consists of the following:
	'sub' operation 121 bit ('sub_ln44_3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [125]  (5.152 ns)

 <State 24>: 5.266ns
The critical path consists of the following:
	'add' operation 126 bit ('add_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [136]  (5.266 ns)

 <State 25>: 3.948ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [140]  (3.948 ns)

 <State 26>: 3.948ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [140]  (3.948 ns)

 <State 27>: 5.295ns
The critical path consists of the following:
	'sub' operation 126 bit ('sub_ln44_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [143]  (5.295 ns)

 <State 28>: 5.411ns
The critical path consists of the following:
	'add' operation 131 bit ('add_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [154]  (5.411 ns)

 <State 29>: 3.948ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [158]  (3.948 ns)

 <State 30>: 3.948ns
The critical path consists of the following:
	'mul' operation 88 bit ('mul_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [158]  (3.948 ns)

 <State 31>: 5.440ns
The critical path consists of the following:
	'sub' operation 131 bit ('sub_ln44_5', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [161]  (5.440 ns)

 <State 32>: 5.557ns
The critical path consists of the following:
	'add' operation 136 bit ('add_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [172]  (5.557 ns)

 <State 33>: 3.948ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (3.948 ns)

 <State 34>: 3.948ns
The critical path consists of the following:
	'mul' operation 83 bit ('mul_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (3.948 ns)

 <State 35>: 5.587ns
The critical path consists of the following:
	'sub' operation 136 bit ('sub_ln44_6', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [179]  (5.587 ns)

 <State 36>: 5.745ns
The critical path consists of the following:
	'mul' operation 80 bit ('mul_ln522', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522) [197]  (5.745 ns)

 <State 37>: 5.745ns
The critical path consists of the following:
	'mul' operation 80 bit ('mul_ln522', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522) [197]  (5.745 ns)

 <State 38>: 5.745ns
The critical path consists of the following:
	'mul' operation 80 bit ('mul_ln522', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522) [197]  (5.745 ns)

 <State 39>: 5.123ns
The critical path consists of the following:
	'add' operation 120 bit ('add_ln525', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [206]  (5.123 ns)

 <State 40>: 5.123ns
The critical path consists of the following:
	'add' operation 120 bit ('add_ln525_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [208]  (5.123 ns)

 <State 41>: 1.050ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[215] ('mul_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [212]  (1.050 ns)

 <State 42>: 1.050ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[215] ('mul_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [212]  (1.050 ns)

 <State 43>: 2.100ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[215] ('mul_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [212]  (0.000 ns)
	'add' operation 31 bit of DSP[215] ('add_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [215]  (2.100 ns)

 <State 44>: 4.936ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[215] ('add_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [215]  (2.100 ns)
	'icmp' operation 1 bit ('icmp_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [219]  (2.136 ns)
	'select' operation 13 bit ('select_ln563', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [221]  (0.000 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [222]  (0.700 ns)

 <State 45>: 3.948ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [224]  (3.948 ns)

 <State 46>: 3.948ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [224]  (3.948 ns)

 <State 47>: 3.948ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [224]  (3.948 ns)

 <State 48>: 3.391ns
The critical path consists of the following:
	'sub' operation 59 bit ('m_diff', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574) [227]  (3.391 ns)

 <State 49>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [237]  (0.000 ns)
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [238]  (3.254 ns)

 <State 50>: 3.254ns
The critical path consists of the following:
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [238]  (3.254 ns)

 <State 51>: 3.254ns
The critical path consists of the following:
	'load' operation 26 bit ('f_Z3', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [245]  (3.254 ns)

 <State 52>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [250]  (3.948 ns)

 <State 53>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [250]  (3.948 ns)

 <State 54>: 3.948ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [250]  (3.948 ns)

 <State 55>: 5.677ns
The critical path consists of the following:
	'add' operation 36 bit ('add_ln265', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [253]  (2.715 ns)
	'add' operation 44 bit ('exp_Z2P_m_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:265->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [255]  (2.962 ns)

 <State 56>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [263]  (5.663 ns)

 <State 57>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [263]  (5.663 ns)

 <State 58>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [263]  (5.663 ns)

 <State 59>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [263]  (5.663 ns)

 <State 60>: 5.663ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [263]  (5.663 ns)

 <State 61>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611) [230]  (0.000 ns)
	'load' operation 58 bit ('exp_Z1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611) on array 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array' [231]  (3.254 ns)

 <State 62>: 3.254ns
The critical path consists of the following:
	'load' operation 58 bit ('exp_Z1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611) on array 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array' [231]  (3.254 ns)

 <State 63>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [276]  (5.663 ns)

 <State 64>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [276]  (5.663 ns)

 <State 65>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [276]  (5.663 ns)

 <State 66>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [276]  (5.663 ns)

 <State 67>: 5.663ns
The critical path consists of the following:
	'mul' operation 100 bit ('mul_ln616', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [276]  (5.663 ns)

 <State 68>: 4.751ns
The critical path consists of the following:
	'add' operation 107 bit ('add_ln616_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [279]  (4.751 ns)

 <State 69>: 5.499ns
The critical path consists of the following:
	'add' operation 13 bit ('r_exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624) [281]  (1.679 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622) [282]  (0.700 ns)
	'add' operation 11 bit ('out.exp', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657) [291]  (1.639 ns)
	'select' operation 64 bit ('select_ln378_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378) [296]  (1.481 ns)

 <State 70>: 2.962ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln629', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [285]  (0.000 ns)
	'select' operation 64 bit ('select_ln628', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [303]  (1.481 ns)
	'select' operation 64 bit ('select_ln645', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645) [307]  (1.481 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
