\subsection{arch Architecture Reference}
\label{classwfm__rcmd__fsm_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{d1/dcd/classwfm__rcmd__fsm_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+601}{\bfseries  ( {\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+602}{\bfseries  ( {\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+603}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rcmd\+\_\+rdy}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+604}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wfm\+\_\+load\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rcmd\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wfm\+\_\+play\+\_\+stop\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf rd\+\_\+addr}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wcmd\+\_\+last\+\_\+addr\+\_\+even}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wcmd\+\_\+last\+\_\+addr\+\_\+latch}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{burst\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{last\+\_\+burst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+stop}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf wfm\+\_\+load\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+play\+\_\+stop\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+load\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf wcmd\+\_\+last\+\_\+addr\+\_\+latch} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wcmd\+\_\+last\+\_\+addr\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wcmd\+\_\+last\+\_\+addr\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wcmd\+\_\+last\+\_\+addr\+\_\+even} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcmd\+\_\+wr\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rcmd\+\_\+brst\+\_\+en\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 42} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.



\subsubsection{Member Function Documentation}
\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,wfm\+\_\+load\+\_\+reg(2downto1),rcmd\+\_\+rdy,wfm\+\_\+play\+\_\+stop\+\_\+reg(2),rd\+\_\+addr,wcmd\+\_\+last\+\_\+addr\+\_\+even,wcmd\+\_\+last\+\_\+addr\+\_\+latch(0)}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wfm\+\_\+load\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wfm\+\_\+play\+\_\+stop\+\_\+reg}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rd\+\_\+addr}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wcmd\+\_\+last\+\_\+addr\+\_\+even}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wcmd\+\_\+last\+\_\+addr\+\_\+latch}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_acf8a173dca7fea24c71c77f71a2965e8}


Definition at line {\bf 162} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{fsm\+\_\+frcmd\+\_\+clk,rcmd\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_ac34691477fa0ec57786881f805163064}


Definition at line {\bf 151} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+601@{P\+R\+O\+C\+E\+S\+S\+\_\+601}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+601@{P\+R\+O\+C\+E\+S\+S\+\_\+601}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+601rcmd\+\_\+reset\+\_\+n,rcmd\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+601(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_ab5488c1f2e2e7317cf978538c8c8589b}


Definition at line {\bf 67} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+602@{P\+R\+O\+C\+E\+S\+S\+\_\+602}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+602@{P\+R\+O\+C\+E\+S\+S\+\_\+602}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+602rcmd\+\_\+reset\+\_\+n,rcmd\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+602(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_af25f5b7e9e6b0e2795af552c6fa1bd64}


Definition at line {\bf 92} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+603@{P\+R\+O\+C\+E\+S\+S\+\_\+603}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+603@{P\+R\+O\+C\+E\+S\+S\+\_\+603}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+603current\+\_\+state,rcmd\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+603(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf rcmd\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_a146ff6681e3ad3b80bf31c1340a553c1}


Definition at line {\bf 119} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+604@{P\+R\+O\+C\+E\+S\+S\+\_\+604}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+604@{P\+R\+O\+C\+E\+S\+S\+\_\+604}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+604current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+604(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classwfm__rcmd__fsm_1_1arch_a4e67ccab21e6ca5a3988591a5d155e9b}


Definition at line {\bf 134} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 53} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 53} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!rcmd\+\_\+brst\+\_\+en\+\_\+int@{rcmd\+\_\+brst\+\_\+en\+\_\+int}}
\index{rcmd\+\_\+brst\+\_\+en\+\_\+int@{rcmd\+\_\+brst\+\_\+en\+\_\+int}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{rcmd\+\_\+brst\+\_\+en\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcmd\+\_\+brst\+\_\+en\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a5a51141f2148daa0f5d136ab9aab500f}


Definition at line {\bf 58} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!rcmd\+\_\+wr\+\_\+int@{rcmd\+\_\+wr\+\_\+int}}
\index{rcmd\+\_\+wr\+\_\+int@{rcmd\+\_\+wr\+\_\+int}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{rcmd\+\_\+wr\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rcmd\+\_\+wr\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a6d14c5042d5d8d5ce29463ef3dfe47c8}


Definition at line {\bf 57} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!rd\+\_\+addr@{rd\+\_\+addr}}
\index{rd\+\_\+addr@{rd\+\_\+addr}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{rd\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+addr} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_af2b988e6c60b9b3c9687e5bd97b79587}


Definition at line {\bf 55} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{burst\+\_\+rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{last\+\_\+burst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rd\+\_\+stop}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classwfm__rcmd__fsm_1_1arch_a93faf3b13f7dc01574ab6a1763a90765}


Definition at line {\bf 50} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wcmd\+\_\+last\+\_\+addr\+\_\+even@{wcmd\+\_\+last\+\_\+addr\+\_\+even}}
\index{wcmd\+\_\+last\+\_\+addr\+\_\+even@{wcmd\+\_\+last\+\_\+addr\+\_\+even}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wcmd\+\_\+last\+\_\+addr\+\_\+even}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wcmd\+\_\+last\+\_\+addr\+\_\+even} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a9be1e7992dc983766943307c24fb2dfa}


Definition at line {\bf 48} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wcmd\+\_\+last\+\_\+addr\+\_\+latch@{wcmd\+\_\+last\+\_\+addr\+\_\+latch}}
\index{wcmd\+\_\+last\+\_\+addr\+\_\+latch@{wcmd\+\_\+last\+\_\+addr\+\_\+latch}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wcmd\+\_\+last\+\_\+addr\+\_\+latch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wcmd\+\_\+last\+\_\+addr\+\_\+latch} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_ac0b85611b8bf077bf3db47da9fa7251c}


Definition at line {\bf 47} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wcmd\+\_\+last\+\_\+addr\+\_\+reg0@{wcmd\+\_\+last\+\_\+addr\+\_\+reg0}}
\index{wcmd\+\_\+last\+\_\+addr\+\_\+reg0@{wcmd\+\_\+last\+\_\+addr\+\_\+reg0}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wcmd\+\_\+last\+\_\+addr\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wcmd\+\_\+last\+\_\+addr\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_aa636ce720c0aca8874f33c4116d0af2f}


Definition at line {\bf 47} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wcmd\+\_\+last\+\_\+addr\+\_\+reg1@{wcmd\+\_\+last\+\_\+addr\+\_\+reg1}}
\index{wcmd\+\_\+last\+\_\+addr\+\_\+reg1@{wcmd\+\_\+last\+\_\+addr\+\_\+reg1}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wcmd\+\_\+last\+\_\+addr\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wcmd\+\_\+last\+\_\+addr\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf addr\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a465d62d071109cc8206b25cd753770b2}


Definition at line {\bf 47} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wfm\+\_\+load\+\_\+int@{wfm\+\_\+load\+\_\+int}}
\index{wfm\+\_\+load\+\_\+int@{wfm\+\_\+load\+\_\+int}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wfm\+\_\+load\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+load\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_ae99d6eae059437dcf16c688f3a0c5cf5}


Definition at line {\bf 46} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wfm\+\_\+load\+\_\+reg@{wfm\+\_\+load\+\_\+reg}}
\index{wfm\+\_\+load\+\_\+reg@{wfm\+\_\+load\+\_\+reg}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wfm\+\_\+load\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+load\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a7dda474bf4fc4204be7dd77925f280ea}


Definition at line {\bf 44} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.

\index{wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}!wfm\+\_\+play\+\_\+stop\+\_\+reg@{wfm\+\_\+play\+\_\+stop\+\_\+reg}}
\index{wfm\+\_\+play\+\_\+stop\+\_\+reg@{wfm\+\_\+play\+\_\+stop\+\_\+reg}!wfm\+\_\+rcmd\+\_\+fsm\+::arch@{wfm\+\_\+rcmd\+\_\+fsm\+::arch}}
\paragraph[{wfm\+\_\+play\+\_\+stop\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+play\+\_\+stop\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classwfm__rcmd__fsm_1_1arch_a8e0b7813483b5b43f930be9c440d68e0}


Definition at line {\bf 45} of file {\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/wfm\+\_\+ram\+\_\+buffer/{\bf wfm\+\_\+rcmd\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
