<stg><name>write_result_Pipeline_VITIS_LOOP_21_1</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln21_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln21

]]></Node>
<StgValue><ssdm name="sext_ln21_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:2 %sext_ln21_cast = sext i63 %sext_ln21_read

]]></Node>
<StgValue><ssdm name="sext_ln21_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i14 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln21_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:2 %icmp_ln21 = icmp_eq  i14 %i_1, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:4 %add_ln21 = add i14 %i_1, i14 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="14">
<![CDATA[
for.inc.split:0 %zext_ln21 = zext i14 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %out_buf_0_addr = getelementptr i16 %out_buf_0, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="out_buf_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:4 %out_buf_0_load = load i13 %out_buf_0_addr

]]></Node>
<StgValue><ssdm name="out_buf_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %out_buf_1_addr = getelementptr i16 %out_buf_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="out_buf_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:6 %out_buf_1_load = load i13 %out_buf_1_addr

]]></Node>
<StgValue><ssdm name="out_buf_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %out_buf_2_addr = getelementptr i16 %out_buf_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="out_buf_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:8 %out_buf_2_load = load i13 %out_buf_2_addr

]]></Node>
<StgValue><ssdm name="out_buf_2_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %out_buf_3_addr = getelementptr i16 %out_buf_3, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="out_buf_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:10 %out_buf_3_load = load i13 %out_buf_3_addr

]]></Node>
<StgValue><ssdm name="out_buf_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %out_buf_4_addr = getelementptr i16 %out_buf_4, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="out_buf_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:12 %out_buf_4_load = load i13 %out_buf_4_addr

]]></Node>
<StgValue><ssdm name="out_buf_4_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln21 = store i14 %add_ln21, i14 %i

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:4 %out_buf_0_load = load i13 %out_buf_0_addr

]]></Node>
<StgValue><ssdm name="out_buf_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:6 %out_buf_1_load = load i13 %out_buf_1_addr

]]></Node>
<StgValue><ssdm name="out_buf_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:8 %out_buf_2_load = load i13 %out_buf_2_addr

]]></Node>
<StgValue><ssdm name="out_buf_2_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:10 %out_buf_3_load = load i13 %out_buf_3_addr

]]></Node>
<StgValue><ssdm name="out_buf_3_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="13">
<![CDATA[
for.inc.split:12 %out_buf_4_load = load i13 %out_buf_4_addr

]]></Node>
<StgValue><ssdm name="out_buf_4_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end11.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2">
<![CDATA[
for.inc.split:13 %write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_0_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
for.inc.split:14 %write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_1_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
for.inc.split:15 %write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_2_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="42" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
for.inc.split:16 %write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_3_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln22"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
for.inc.split:17 %write_ln23 = write void @_ssdm_op_Write.m_axi.p1i16, i64 %gmem1_addr, i16 %out_buf_4_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln21 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="68" name="sext_ln21" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln21"/></StgValue>
</port>
<port id="69" name="out_buf_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="out_buf_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="out_buf_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="out_buf_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="out_buf_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="i" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln21_read" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="sext_ln21" to="sext_ln21_read" fromId="68" toId="11">
</dataflow>
<dataflow id="79" from="sext_ln21_read" to="sext_ln21_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="gmem1" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="94" from="empty_3" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="empty_9" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="empty_1" to="specinterface_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="103" from="empty_1" to="specinterface_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="104" from="empty_1" to="specinterface_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="i" to="store_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="111" from="i" to="i_1" fromId="10" toId="16">
</dataflow>
<dataflow id="112" from="gmem1" to="gmem1_addr" fromId="67" toId="17">
</dataflow>
<dataflow id="113" from="sext_ln21_cast" to="gmem1_addr" fromId="12" toId="17">
</dataflow>
<dataflow id="114" from="i_1" to="icmp_ln21" fromId="16" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln21" fromId="115" toId="18">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="19">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="19">
</dataflow>
<dataflow id="123" from="i_1" to="add_ln21" fromId="16" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln21" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="icmp_ln21" to="br_ln21" fromId="18" toId="21">
</dataflow>
<dataflow id="127" from="i_1" to="zext_ln21" fromId="16" toId="22">
</dataflow>
<dataflow id="128" from="out_buf_0" to="out_buf_0_addr" fromId="69" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_129" to="out_buf_0_addr" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="zext_ln21" to="out_buf_0_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="132" from="out_buf_0_addr" to="out_buf_0_load" fromId="23" toId="24">
</dataflow>
<dataflow id="133" from="out_buf_1" to="out_buf_1_addr" fromId="70" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_129" to="out_buf_1_addr" fromId="129" toId="25">
</dataflow>
<dataflow id="135" from="zext_ln21" to="out_buf_1_addr" fromId="22" toId="25">
</dataflow>
<dataflow id="136" from="out_buf_1_addr" to="out_buf_1_load" fromId="25" toId="26">
</dataflow>
<dataflow id="137" from="out_buf_2" to="out_buf_2_addr" fromId="71" toId="27">
</dataflow>
<dataflow id="138" from="StgValue_129" to="out_buf_2_addr" fromId="129" toId="27">
</dataflow>
<dataflow id="139" from="zext_ln21" to="out_buf_2_addr" fromId="22" toId="27">
</dataflow>
<dataflow id="140" from="out_buf_2_addr" to="out_buf_2_load" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="out_buf_3" to="out_buf_3_addr" fromId="72" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_129" to="out_buf_3_addr" fromId="129" toId="29">
</dataflow>
<dataflow id="143" from="zext_ln21" to="out_buf_3_addr" fromId="22" toId="29">
</dataflow>
<dataflow id="144" from="out_buf_3_addr" to="out_buf_3_load" fromId="29" toId="30">
</dataflow>
<dataflow id="145" from="out_buf_4" to="out_buf_4_addr" fromId="73" toId="31">
</dataflow>
<dataflow id="146" from="StgValue_129" to="out_buf_4_addr" fromId="129" toId="31">
</dataflow>
<dataflow id="147" from="zext_ln21" to="out_buf_4_addr" fromId="22" toId="31">
</dataflow>
<dataflow id="148" from="out_buf_4_addr" to="out_buf_4_load" fromId="31" toId="32">
</dataflow>
<dataflow id="149" from="add_ln21" to="store_ln21" fromId="20" toId="33">
</dataflow>
<dataflow id="150" from="i" to="store_ln21" fromId="10" toId="33">
</dataflow>
<dataflow id="151" from="out_buf_0_addr" to="out_buf_0_load" fromId="23" toId="34">
</dataflow>
<dataflow id="152" from="out_buf_1_addr" to="out_buf_1_load" fromId="25" toId="35">
</dataflow>
<dataflow id="153" from="out_buf_2_addr" to="out_buf_2_load" fromId="27" toId="36">
</dataflow>
<dataflow id="154" from="out_buf_3_addr" to="out_buf_3_load" fromId="29" toId="37">
</dataflow>
<dataflow id="155" from="out_buf_4_addr" to="out_buf_4_load" fromId="31" toId="38">
</dataflow>
<dataflow id="157" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln23" fromId="156" toId="39">
</dataflow>
<dataflow id="158" from="gmem1_addr" to="write_ln23" fromId="17" toId="39">
</dataflow>
<dataflow id="159" from="out_buf_0_load" to="write_ln23" fromId="34" toId="39">
</dataflow>
<dataflow id="161" from="StgValue_160" to="write_ln23" fromId="160" toId="39">
</dataflow>
<dataflow id="162" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln23" fromId="156" toId="40">
</dataflow>
<dataflow id="163" from="gmem1_addr" to="write_ln23" fromId="17" toId="40">
</dataflow>
<dataflow id="164" from="out_buf_1_load" to="write_ln23" fromId="35" toId="40">
</dataflow>
<dataflow id="165" from="StgValue_160" to="write_ln23" fromId="160" toId="40">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln23" fromId="156" toId="41">
</dataflow>
<dataflow id="167" from="gmem1_addr" to="write_ln23" fromId="17" toId="41">
</dataflow>
<dataflow id="168" from="out_buf_2_load" to="write_ln23" fromId="36" toId="41">
</dataflow>
<dataflow id="169" from="StgValue_160" to="write_ln23" fromId="160" toId="41">
</dataflow>
<dataflow id="170" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln23" fromId="156" toId="42">
</dataflow>
<dataflow id="171" from="gmem1_addr" to="write_ln23" fromId="17" toId="42">
</dataflow>
<dataflow id="172" from="out_buf_3_load" to="write_ln23" fromId="37" toId="42">
</dataflow>
<dataflow id="173" from="StgValue_160" to="write_ln23" fromId="160" toId="42">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecPipeline" to="specpipeline_ln22" fromId="174" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_105" to="specpipeline_ln22" fromId="105" toId="43">
</dataflow>
<dataflow id="177" from="StgValue_85" to="specpipeline_ln22" fromId="85" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_85" to="specpipeline_ln22" fromId="85" toId="43">
</dataflow>
<dataflow id="179" from="StgValue_85" to="specpipeline_ln22" fromId="85" toId="43">
</dataflow>
<dataflow id="180" from="empty_1" to="specpipeline_ln22" fromId="88" toId="43">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="181" toId="44">
</dataflow>
<dataflow id="184" from="empty_14" to="specloopname_ln21" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="_ssdm_op_Write.m_axi.p1i16" to="write_ln23" fromId="156" toId="45">
</dataflow>
<dataflow id="186" from="gmem1_addr" to="write_ln23" fromId="17" toId="45">
</dataflow>
<dataflow id="187" from="out_buf_4_load" to="write_ln23" fromId="38" toId="45">
</dataflow>
<dataflow id="188" from="StgValue_160" to="write_ln23" fromId="160" toId="45">
</dataflow>
<dataflow id="189" from="icmp_ln21" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="190" from="icmp_ln21" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="191" from="icmp_ln21" to="StgValue_4" fromId="18" toId="4">
</dataflow>
<dataflow id="192" from="icmp_ln21" to="StgValue_5" fromId="18" toId="5">
</dataflow>
<dataflow id="193" from="icmp_ln21" to="StgValue_6" fromId="18" toId="6">
</dataflow>
</dataflows>


</stg>
