<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1949' type='void llvm::SelectionDAG::ExtractVectorElements(llvm::SDValue Op, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Args, unsigned int Start = 0, unsigned int Count = 0, llvm::EVT EltVT = llvm::EVT())'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1945'>/// Append the extracted elements from Start to Count out of the vector Op in
  /// Args. If Count is 0, all of the elements will be extracted. The extracted
  /// elements will have type EVT if it is provided, and otherwise their type
  /// will be Op&apos;s element type.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='261' u='c' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='262' u='c' c='_ZN4llvm16DAGTypeLegalizer26ScalarizeVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9654' u='c' c='_ZN4llvm12SelectionDAG22UnrollVectorOverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9655' u='c' c='_ZN4llvm12SelectionDAG22UnrollVectorOverflowOpEPNS_6SDNodeEj'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9820' ll='9834' type='void llvm::SelectionDAG::ExtractVectorElements(llvm::SDValue Op, SmallVectorImpl&lt;llvm::SDValue&gt; &amp; Args, unsigned int Start = 0, unsigned int Count = 0, llvm::EVT EltVT = llvm::EVT())'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='627' u='c' c='_ZL21widenVectorToPartTypeRN4llvm12SelectionDAGENS_7SDValueERKNS_5SDLocENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8289' u='c' c='_ZNK4llvm14TargetLowering15expandVecReduceEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='8317' u='c' c='_ZNK4llvm14TargetLowering18expandVecReduceSeqEPNS_6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1360' u='c' c='_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1371' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='2766' u='c' c='_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4512' u='c' c='_ZL23adjustLoadValueTypeImplN4llvm7SDValueENS_3EVTERKNS_5SDLocERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5736' u='c' c='_ZL14padEltsToUndefRN4llvm12SelectionDAGERKNS_5SDLocENS_3EVTENS_7SDValueEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6195' u='c' c='_ZNK4llvm16SITargetLowering10lowerImageENS_7SDValueEPKNS_6AMDGPU21ImageDimIntrinsicInfoERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7238' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7264' u='c' c='_ZNK4llvm16SITargetLowering22LowerINTRINSIC_W_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7355' u='c' c='_ZNK4llvm16SITargetLowering14handleD16VDataENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='1265' u='c' c='_ZNK4llvm21HexagonTargetLowering21LowerHvxConcatVectorsENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1848' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1849' u='c' c='_ZNK4llvm25WebAssemblyTargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1883' u='c' c='_ZL17unrollVectorShiftN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1885' u='c' c='_ZL17unrollVectorShiftN4llvm7SDValueERNS_12SelectionDAGE'/>
