DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 53,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 20
suid 1,0
)
)
uid 109,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 21
suid 2,0
)
)
uid 111,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_sClk"
t "std_ulogic"
o 29
suid 3,0
)
)
uid 146,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_MOSI"
t "std_ulogic"
o 23
suid 4,0
)
)
uid 148,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "SPI1_MISO"
t "std_ulogic"
o 2
suid 5,0
)
)
uid 150,0
)
*19 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS1_n"
t "std_ulogic"
o 24
suid 6,0
)
)
uid 236,0
)
*20 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS3_n"
t "std_ulogic"
o 26
suid 7,0
)
)
uid 238,0
)
*21 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS2_n"
t "std_ulogic"
o 25
suid 8,0
)
)
uid 240,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI2_sClk"
t "std_ulogic"
o 33
suid 9,0
)
)
uid 242,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI2_MOSI"
t "std_ulogic"
o 31
suid 10,0
)
)
uid 244,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "SPI2_MISO"
t "std_ulogic"
o 7
suid 11,0
)
)
uid 246,0
)
*25 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI2_SS1_n"
t "std_ulogic"
o 32
suid 12,0
)
)
uid 248,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI3_sClk"
t "std_ulogic"
o 37
suid 13,0
)
)
uid 331,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI3_MOSI"
t "std_ulogic"
o 34
suid 14,0
)
)
uid 333,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "SPI3_MISO"
t "std_ulogic"
o 11
suid 15,0
)
)
uid 335,0
)
*29 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS1_n"
t "std_ulogic"
o 35
suid 16,0
)
)
uid 337,0
)
*30 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS2_n"
t "std_ulogic"
o 36
suid 17,0
)
)
uid 339,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI4_sClk"
t "std_ulogic"
o 41
suid 18,0
)
)
uid 341,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI4_MOSI"
t "std_ulogic"
o 38
suid 19,0
)
)
uid 343,0
)
*33 (LogPort
port (LogicalPort
decl (Decl
n "SPI4_MISO"
t "std_ulogic"
o 16
suid 20,0
)
)
uid 345,0
)
*34 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS1_n"
t "std_ulogic"
o 39
suid 21,0
)
)
uid 347,0
)
*35 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS2_n"
t "std_ulogic"
o 40
suid 22,0
)
)
uid 349,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "SPI1_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 23,0
)
)
uid 447,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_masterFull"
t "std_ulogic"
o 28
suid 24,0
)
)
uid 449,0
)
*38 (LogPort
port (LogicalPort
decl (Decl
n "SPI1_Write"
t "std_ulogic"
o 5
suid 25,0
)
)
uid 451,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 22
suid 26,0
)
)
uid 453,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_slaveEmpty"
t "std_ulogic"
o 30
suid 27,0
)
)
uid 455,0
)
*41 (LogPort
port (LogicalPort
decl (Decl
n "SPI1_Read"
t "std_ulogic"
o 3
suid 28,0
)
)
uid 457,0
)
*42 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SPI1_endTransfer"
t "std_logic"
o 27
suid 29,0
)
)
uid 459,0
)
*43 (LogPort
port (LogicalPort
decl (Decl
n "SPI2_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 30,0
)
)
uid 461,0
)
*44 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI2_masterFull"
t "std_ulogic"
o 44
suid 31,0
)
)
uid 463,0
)
*45 (LogPort
port (LogicalPort
decl (Decl
n "SPI2_Write"
t "std_ulogic"
o 9
suid 32,0
)
)
uid 465,0
)
*46 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI2_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 42
suid 33,0
)
)
uid 467,0
)
*47 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI2_slaveEmpty"
t "std_ulogic"
o 45
suid 34,0
)
)
uid 469,0
)
*48 (LogPort
port (LogicalPort
decl (Decl
n "SPI2_Read"
t "std_ulogic"
o 8
suid 35,0
)
)
uid 471,0
)
*49 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI2_endTransfer"
t "std_logic"
o 43
suid 36,0
)
)
uid 473,0
)
*50 (LogPort
port (LogicalPort
decl (Decl
n "SPI3_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 37,0
)
)
uid 568,0
)
*51 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI3_masterFull"
t "std_ulogic"
o 48
suid 38,0
)
)
uid 570,0
)
*52 (LogPort
port (LogicalPort
decl (Decl
n "SPI3_Write"
t "std_ulogic"
o 14
suid 39,0
)
)
uid 572,0
)
*53 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI3_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 46
suid 40,0
)
)
uid 574,0
)
*54 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI3_slaveEmpty"
t "std_ulogic"
o 49
suid 41,0
)
)
uid 576,0
)
*55 (LogPort
port (LogicalPort
decl (Decl
n "SPI3_Read"
t "std_ulogic"
o 12
suid 42,0
)
)
uid 578,0
)
*56 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI3_endTransfer"
t "std_logic"
o 47
suid 43,0
)
)
uid 580,0
)
*57 (LogPort
port (LogicalPort
decl (Decl
n "SPI4_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 15
suid 44,0
)
)
uid 640,0
)
*58 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI4_masterFull"
t "std_ulogic"
o 52
suid 45,0
)
)
uid 642,0
)
*59 (LogPort
port (LogicalPort
decl (Decl
n "SPI4_Write"
t "std_ulogic"
o 19
suid 46,0
)
)
uid 644,0
)
*60 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI4_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 50
suid 47,0
)
)
uid 646,0
)
*61 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI4_slaveEmpty"
t "std_ulogic"
o 53
suid 48,0
)
)
uid 648,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "SPI4_Read"
t "std_ulogic"
o 17
suid 49,0
)
)
uid 650,0
)
*63 (LogPort
port (LogicalPort
m 2
decl (Decl
n "SPI4_endTransfer"
t "std_logic"
o 51
suid 50,0
)
)
uid 652,0
)
*64 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "SPI1_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 4
suid 51,0
)
)
uid 735,0
)
*65 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "SPI3_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
suid 52,0
)
)
uid 737,0
)
*66 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "SPI4_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
suid 53,0
)
)
uid 739,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*67 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *68 (MRCItem
litem &1
pos 53
dimension 20
)
uid 68,0
optionalChildren [
*69 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*70 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*71 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*72 (MRCItem
litem &14
pos 0
dimension 20
uid 108,0
)
*73 (MRCItem
litem &15
pos 1
dimension 20
uid 110,0
)
*74 (MRCItem
litem &16
pos 2
dimension 20
uid 145,0
)
*75 (MRCItem
litem &17
pos 3
dimension 20
uid 147,0
)
*76 (MRCItem
litem &18
pos 4
dimension 20
uid 149,0
)
*77 (MRCItem
litem &19
pos 5
dimension 20
uid 235,0
)
*78 (MRCItem
litem &20
pos 6
dimension 20
uid 237,0
)
*79 (MRCItem
litem &21
pos 7
dimension 20
uid 239,0
)
*80 (MRCItem
litem &22
pos 8
dimension 20
uid 241,0
)
*81 (MRCItem
litem &23
pos 9
dimension 20
uid 243,0
)
*82 (MRCItem
litem &24
pos 10
dimension 20
uid 245,0
)
*83 (MRCItem
litem &25
pos 11
dimension 20
uid 247,0
)
*84 (MRCItem
litem &26
pos 12
dimension 20
uid 330,0
)
*85 (MRCItem
litem &27
pos 13
dimension 20
uid 332,0
)
*86 (MRCItem
litem &28
pos 14
dimension 20
uid 334,0
)
*87 (MRCItem
litem &29
pos 15
dimension 20
uid 336,0
)
*88 (MRCItem
litem &30
pos 16
dimension 20
uid 338,0
)
*89 (MRCItem
litem &31
pos 17
dimension 20
uid 340,0
)
*90 (MRCItem
litem &32
pos 18
dimension 20
uid 342,0
)
*91 (MRCItem
litem &33
pos 19
dimension 20
uid 344,0
)
*92 (MRCItem
litem &34
pos 20
dimension 20
uid 346,0
)
*93 (MRCItem
litem &35
pos 21
dimension 20
uid 348,0
)
*94 (MRCItem
litem &36
pos 48
dimension 20
uid 446,0
)
*95 (MRCItem
litem &37
pos 22
dimension 20
uid 448,0
)
*96 (MRCItem
litem &38
pos 23
dimension 20
uid 450,0
)
*97 (MRCItem
litem &39
pos 49
dimension 20
uid 452,0
)
*98 (MRCItem
litem &40
pos 24
dimension 20
uid 454,0
)
*99 (MRCItem
litem &41
pos 25
dimension 20
uid 456,0
)
*100 (MRCItem
litem &42
pos 26
dimension 20
uid 458,0
)
*101 (MRCItem
litem &43
pos 27
dimension 20
uid 460,0
)
*102 (MRCItem
litem &44
pos 28
dimension 20
uid 462,0
)
*103 (MRCItem
litem &45
pos 29
dimension 20
uid 464,0
)
*104 (MRCItem
litem &46
pos 30
dimension 20
uid 466,0
)
*105 (MRCItem
litem &47
pos 31
dimension 20
uid 468,0
)
*106 (MRCItem
litem &48
pos 32
dimension 20
uid 470,0
)
*107 (MRCItem
litem &49
pos 33
dimension 20
uid 472,0
)
*108 (MRCItem
litem &50
pos 34
dimension 20
uid 567,0
)
*109 (MRCItem
litem &51
pos 35
dimension 20
uid 569,0
)
*110 (MRCItem
litem &52
pos 36
dimension 20
uid 571,0
)
*111 (MRCItem
litem &53
pos 37
dimension 20
uid 573,0
)
*112 (MRCItem
litem &54
pos 38
dimension 20
uid 575,0
)
*113 (MRCItem
litem &55
pos 39
dimension 20
uid 577,0
)
*114 (MRCItem
litem &56
pos 40
dimension 20
uid 579,0
)
*115 (MRCItem
litem &57
pos 41
dimension 20
uid 639,0
)
*116 (MRCItem
litem &58
pos 42
dimension 20
uid 641,0
)
*117 (MRCItem
litem &59
pos 43
dimension 20
uid 643,0
)
*118 (MRCItem
litem &60
pos 44
dimension 20
uid 645,0
)
*119 (MRCItem
litem &61
pos 45
dimension 20
uid 647,0
)
*120 (MRCItem
litem &62
pos 46
dimension 20
uid 649,0
)
*121 (MRCItem
litem &63
pos 47
dimension 20
uid 651,0
)
*122 (MRCItem
litem &64
pos 50
dimension 20
uid 734,0
)
*123 (MRCItem
litem &65
pos 51
dimension 20
uid 736,0
)
*124 (MRCItem
litem &66
pos 52
dimension 20
uid 738,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*125 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*126 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*127 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*128 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*129 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*130 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*131 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*132 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *133 (LEmptyRow
)
uid 82,0
optionalChildren [
*134 (RefLabelRowHdr
)
*135 (TitleRowHdr
)
*136 (FilterRowHdr
)
*137 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*138 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*139 (GroupColHdr
tm "GroupColHdrMgr"
)
*140 (NameColHdr
tm "GenericNameColHdrMgr"
)
*141 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*142 (InitColHdr
tm "GenericValueColHdrMgr"
)
*143 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*144 (EolColHdr
tm "GenericEolColHdrMgr"
)
*145 (LogGeneric
generic (GiElement
name "dataBitNb"
type "integer"
value "8"
)
uid 992,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*146 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *147 (MRCItem
litem &133
pos 1
dimension 20
)
uid 96,0
optionalChildren [
*148 (MRCItem
litem &134
pos 0
dimension 20
uid 97,0
)
*149 (MRCItem
litem &135
pos 1
dimension 23
uid 98,0
)
*150 (MRCItem
litem &136
pos 2
hidden 1
dimension 20
uid 99,0
)
*151 (MRCItem
litem &145
pos 0
dimension 20
uid 991,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*152 (MRCItem
litem &137
pos 0
dimension 20
uid 101,0
)
*153 (MRCItem
litem &139
pos 1
dimension 50
uid 102,0
)
*154 (MRCItem
litem &140
pos 2
dimension 100
uid 103,0
)
*155 (MRCItem
litem &141
pos 3
dimension 100
uid 104,0
)
*156 (MRCItem
litem &142
pos 4
dimension 50
uid 105,0
)
*157 (MRCItem
litem &143
pos 5
dimension 50
uid 106,0
)
*158 (MRCItem
litem &144
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\@s@p@i_@control\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\@s@p@i_@control\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "concat_file"
value "obc"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\@s@p@i_@control"
)
(vvPair
variable "d_logical"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\SPI_Control"
)
(vvPair
variable "date"
value "02.08.2020"
)
(vvPair
variable "day"
value "dim."
)
(vvPair
variable "day_long"
value "dimanche"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "entity_name"
value "SPI_Control"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "student"
)
(vvPair
variable "graphical_source_date"
value "02.08.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "graphical_source_time"
value "14:24:57"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "OBC"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../OBC/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/OBC"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "SPI_Control"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\@s@p@i_@control\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\work\\OBC\\Prefs\\..\\OBC\\hds\\SPI_Control\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "14:24:57"
)
(vvPair
variable "unit"
value "SPI_Control"
)
(vvPair
variable "user"
value "student"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 51,0
optionalChildren [
*159 (SymbolBody
uid 8,0
optionalChildren [
*160 (CptPort
uid 112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 115,0
va (VaSet
)
xt "16000,50500,18200,51500"
st "clock"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 116,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,17800,68500,18600"
st "clock            : IN     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 20
suid 1,0
)
)
)
*161 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,51625,15000,52375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "16000,51500,18100,52500"
st "reset"
blo "16000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 121,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,18600,68500,19400"
st "reset            : IN     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 21
suid 2,0
)
)
)
*162 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,11625,42750,12375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
)
xt "37000,11500,41000,12500"
st "SPI1_sClk"
ju 2
blo "41000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 155,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,25000,69000,25800"
st "SPI1_sClk        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_sClk"
t "std_ulogic"
o 29
suid 3,0
)
)
)
*163 (CptPort
uid 156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,12625,42750,13375"
)
tg (CPTG
uid 158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "36600,12500,41000,13500"
st "SPI1_MOSI"
ju 2
blo "41000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,20200,69000,21000"
st "SPI1_MOSI        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_MOSI"
t "std_ulogic"
o 23
suid 4,0
)
)
)
*164 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 940,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,13625,42750,14375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "36600,13500,41000,14500"
st "SPI1_MISO"
ju 2
blo "41000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 165,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,3400,69000,4200"
st "SPI1_MISO        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI1_MISO"
t "std_ulogic"
o 2
suid 5,0
)
)
)
*165 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,14625,42750,15375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "36000,14500,41000,15500"
st "SPI1_SS1_n"
ju 2
blo "41000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,21000,69000,21800"
st "SPI1_SS1_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS1_n"
t "std_ulogic"
o 24
suid 6,0
)
)
)
*166 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,15625,42750,16375"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 257,0
va (VaSet
)
xt "36000,15500,41000,16500"
st "SPI1_SS3_n"
ju 2
blo "41000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 258,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,22600,69000,23400"
st "SPI1_SS3_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS3_n"
t "std_ulogic"
o 26
suid 7,0
)
)
)
*167 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,16625,42750,17375"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "36000,16500,41000,17500"
st "SPI1_SS2_n"
ju 2
blo "41000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 263,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,21800,69000,22600"
st "SPI1_SS2_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI1_SS2_n"
t "std_ulogic"
o 25
suid 8,0
)
)
)
*168 (CptPort
uid 264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,20625,42750,21375"
)
tg (CPTG
uid 266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 267,0
va (VaSet
)
xt "37000,20500,41000,21500"
st "SPI2_sClk"
ju 2
blo "41000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 268,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,28200,69000,29000"
st "SPI2_sClk        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_sClk"
t "std_ulogic"
o 33
suid 9,0
)
)
)
*169 (CptPort
uid 269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,21625,42750,22375"
)
tg (CPTG
uid 271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 272,0
va (VaSet
)
xt "36600,21500,41000,22500"
st "SPI2_MOSI"
ju 2
blo "41000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 273,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,26600,69000,27400"
st "SPI2_MOSI        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI2_MOSI"
t "std_ulogic"
o 31
suid 10,0
)
)
)
*170 (CptPort
uid 274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 941,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,22625,42750,23375"
)
tg (CPTG
uid 276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 277,0
va (VaSet
)
xt "36600,22500,41000,23500"
st "SPI2_MISO"
ju 2
blo "41000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 278,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,7400,69000,8200"
st "SPI2_MISO        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI2_MISO"
t "std_ulogic"
o 7
suid 11,0
)
)
)
*171 (CptPort
uid 279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,23625,42750,24375"
)
tg (CPTG
uid 281,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
)
xt "36000,23500,41000,24500"
st "SPI2_SS1_n"
ju 2
blo "41000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 283,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,27400,69000,28200"
st "SPI2_SS1_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI2_SS1_n"
t "std_ulogic"
o 32
suid 12,0
)
)
)
*172 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,30625,42750,31375"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 353,0
va (VaSet
)
xt "37000,30500,41000,31500"
st "SPI3_sClk"
ju 2
blo "41000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 354,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,31400,69000,32200"
st "SPI3_sClk        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_sClk"
t "std_ulogic"
o 37
suid 13,0
)
)
)
*173 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,31625,42750,32375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "36600,31500,41000,32500"
st "SPI3_MOSI"
ju 2
blo "41000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,29000,69000,29800"
st "SPI3_MOSI        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI3_MOSI"
t "std_ulogic"
o 34
suid 14,0
)
)
)
*174 (CptPort
uid 360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,32625,42750,33375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "36600,32500,41000,33500"
st "SPI3_MISO"
ju 2
blo "41000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 364,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,10600,69000,11400"
st "SPI3_MISO        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI3_MISO"
t "std_ulogic"
o 11
suid 15,0
)
)
)
*175 (CptPort
uid 365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,33625,42750,34375"
)
tg (CPTG
uid 367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "36000,33500,41000,34500"
st "SPI3_SS1_n"
ju 2
blo "41000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 369,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,29800,69000,30600"
st "SPI3_SS1_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS1_n"
t "std_ulogic"
o 35
suid 16,0
)
)
)
*176 (CptPort
uid 370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,34625,42750,35375"
)
tg (CPTG
uid 372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
)
xt "36000,34500,41000,35500"
st "SPI3_SS2_n"
ju 2
blo "41000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 374,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,30600,69000,31400"
st "SPI3_SS2_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI3_SS2_n"
t "std_ulogic"
o 36
suid 17,0
)
)
)
*177 (CptPort
uid 375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,40625,42750,41375"
)
tg (CPTG
uid 377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
)
xt "37000,40500,41000,41500"
st "SPI4_sClk"
ju 2
blo "41000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 379,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,34600,69000,35400"
st "SPI4_sClk        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_sClk"
t "std_ulogic"
o 41
suid 18,0
)
)
)
*178 (CptPort
uid 380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,41625,42750,42375"
)
tg (CPTG
uid 382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 383,0
va (VaSet
)
xt "36600,41500,41000,42500"
st "SPI4_MOSI"
ju 2
blo "41000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 384,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,32200,69000,33000"
st "SPI4_MOSI        : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI4_MOSI"
t "std_ulogic"
o 38
suid 19,0
)
)
)
*179 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 943,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,42625,42750,43375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
)
xt "36600,42500,41000,43500"
st "SPI4_MISO"
ju 2
blo "41000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 389,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,14600,69000,15400"
st "SPI4_MISO        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI4_MISO"
t "std_ulogic"
o 16
suid 20,0
)
)
)
*180 (CptPort
uid 390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,43625,42750,44375"
)
tg (CPTG
uid 392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 393,0
va (VaSet
)
xt "36000,43500,41000,44500"
st "SPI4_SS1_n"
ju 2
blo "41000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 394,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,33000,69000,33800"
st "SPI4_SS1_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS1_n"
t "std_ulogic"
o 39
suid 21,0
)
)
)
*181 (CptPort
uid 395,0
ps "OnEdgeStrategy"
shape (Triangle
uid 396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42000,44625,42750,45375"
)
tg (CPTG
uid 397,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 398,0
va (VaSet
)
xt "36000,44500,41000,45500"
st "SPI4_SS2_n"
ju 2
blo "41000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 399,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,33800,69000,34600"
st "SPI4_SS2_n       : OUT    std_ulogic  ;"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SPI4_SS2_n"
t "std_ulogic"
o 40
suid 22,0
)
)
)
*182 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
)
xt "16000,11500,27800,12500"
st "SPI1_DataOut : (dataBitNb-1:0)"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 478,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,2600,84000,3400"
st "SPI1_DataOut     : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "SPI1_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 1
suid 23,0
)
)
)
*183 (CptPort
uid 479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1264,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 482,0
va (VaSet
)
xt "16000,13500,22500,14500"
st "SPI1_masterFull"
blo "16000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 483,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,24200,69000,25000"
st "SPI1_masterFull  : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_masterFull"
t "std_ulogic"
o 28
suid 24,0
)
)
)
*184 (CptPort
uid 484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
)
xt "16000,12500,20700,13500"
st "SPI1_Write"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,5800,69000,6600"
st "SPI1_Write       : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI1_Write"
t "std_ulogic"
o 5
suid 25,0
)
)
)
*185 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1265,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
)
xt "16000,14500,27200,15500"
st "SPI1_DataIn : (dataBitNb-1:0)"
blo "16000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 493,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,19400,84000,20200"
st "SPI1_DataIn      : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 22
suid 26,0
)
)
)
*186 (CptPort
uid 494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "16000,16500,22800,17500"
st "SPI1_slaveEmpty"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 498,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,25800,69000,26600"
st "SPI1_slaveEmpty  : OUT    std_ulogic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_slaveEmpty"
t "std_ulogic"
o 30
suid 27,0
)
)
)
*187 (CptPort
uid 499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 501,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 502,0
va (VaSet
)
xt "16000,15500,20200,16500"
st "SPI1_Read"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 503,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,4200,69000,5000"
st "SPI1_Read        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI1_Read"
t "std_ulogic"
o 3
suid 28,0
)
)
)
*188 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "16000,17500,22900,18500"
st "SPI1_endTransfer"
blo "16000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 508,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,23400,68500,24200"
st "SPI1_endTransfer : OUT    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "SPI1_endTransfer"
t "std_logic"
o 27
suid 29,0
)
)
)
*189 (CptPort
uid 509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "16000,21500,27800,22500"
st "SPI2_DataOut : (dataBitNb-1:0)"
blo "16000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,6600,84000,7400"
st "SPI2_DataOut     : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "SPI2_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 30,0
)
)
)
*190 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
)
xt "16000,23500,22500,24500"
st "SPI2_masterFull"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 518,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,37000,69000,37800"
st "SPI2_masterFull  : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI2_masterFull"
t "std_ulogic"
o 44
suid 31,0
)
)
)
*191 (CptPort
uid 519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,22625,15000,23375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
)
xt "16000,22500,20700,23500"
st "SPI2_Write"
blo "16000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 523,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,9000,69000,9800"
st "SPI2_Write       : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI2_Write"
t "std_ulogic"
o 9
suid 32,0
)
)
)
*192 (CptPort
uid 524,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1113,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 527,0
va (VaSet
)
xt "16000,24500,27200,25500"
st "SPI2_DataIn : (dataBitNb-1:0)"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 528,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,35400,84000,36200"
st "SPI2_DataIn      : INOUT  std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI2_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 42
suid 33,0
)
)
)
*193 (CptPort
uid 529,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
)
xt "16000,26500,22800,27500"
st "SPI2_slaveEmpty"
blo "16000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 533,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,37800,69000,38600"
st "SPI2_slaveEmpty  : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI2_slaveEmpty"
t "std_ulogic"
o 45
suid 34,0
)
)
)
*194 (CptPort
uid 534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 537,0
va (VaSet
)
xt "16000,25500,20200,26500"
st "SPI2_Read"
blo "16000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 538,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,8200,69000,9000"
st "SPI2_Read        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI2_Read"
t "std_ulogic"
o 8
suid 35,0
)
)
)
*195 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1115,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
)
xt "16000,27500,22900,28500"
st "SPI2_endTransfer"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 543,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,36200,68500,37000"
st "SPI2_endTransfer : INOUT  std_logic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI2_endTransfer"
t "std_logic"
o 43
suid 36,0
)
)
)
*196 (CptPort
uid 581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 584,0
va (VaSet
)
xt "16000,30500,27800,31500"
st "SPI3_DataOut : (dataBitNb-1:0)"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 585,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,9800,84000,10600"
st "SPI3_DataOut     : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "SPI3_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 37,0
)
)
)
*197 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1116,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "16000,32500,22500,33500"
st "SPI3_masterFull"
blo "16000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 590,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,40200,69000,41000"
st "SPI3_masterFull  : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI3_masterFull"
t "std_ulogic"
o 48
suid 38,0
)
)
)
*198 (CptPort
uid 591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "16000,31500,20700,32500"
st "SPI3_Write"
blo "16000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 595,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,13000,69000,13800"
st "SPI3_Write       : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI3_Write"
t "std_ulogic"
o 14
suid 39,0
)
)
)
*199 (CptPort
uid 596,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1117,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "16000,33500,27200,34500"
st "SPI3_DataIn : (dataBitNb-1:0)"
blo "16000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 600,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,38600,84000,39400"
st "SPI3_DataIn      : INOUT  std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI3_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 46
suid 40,0
)
)
)
*200 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1118,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "16000,35500,22800,36500"
st "SPI3_slaveEmpty"
blo "16000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 605,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,41000,69000,41800"
st "SPI3_slaveEmpty  : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI3_slaveEmpty"
t "std_ulogic"
o 49
suid 41,0
)
)
)
*201 (CptPort
uid 606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 609,0
va (VaSet
)
xt "16000,34500,20200,35500"
st "SPI3_Read"
blo "16000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 610,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,11400,69000,12200"
st "SPI3_Read        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI3_Read"
t "std_ulogic"
o 12
suid 42,0
)
)
)
*202 (CptPort
uid 611,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1119,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 614,0
va (VaSet
)
xt "16000,36500,22900,37500"
st "SPI3_endTransfer"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 615,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,39400,68500,40200"
st "SPI3_endTransfer : INOUT  std_logic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI3_endTransfer"
t "std_logic"
o 47
suid 43,0
)
)
)
*203 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
)
xt "16000,40500,27800,41500"
st "SPI4_DataOut : (dataBitNb-1:0)"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 657,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,13800,84000,14600"
st "SPI4_DataOut     : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "SPI4_DataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 15
suid 44,0
)
)
)
*204 (CptPort
uid 658,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1120,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "16000,42500,22500,43500"
st "SPI4_masterFull"
blo "16000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,43400,69000,44200"
st "SPI4_masterFull  : INOUT  std_ulogic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI4_masterFull"
t "std_ulogic"
o 52
suid 45,0
)
)
)
*205 (CptPort
uid 663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
va (VaSet
)
xt "16000,41500,20700,42500"
st "SPI4_Write"
blo "16000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 667,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,17000,69000,17800"
st "SPI4_Write       : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI4_Write"
t "std_ulogic"
o 19
suid 46,0
)
)
)
*206 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1121,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "16000,43500,27200,44500"
st "SPI4_DataIn : (dataBitNb-1:0)"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 672,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,41800,84000,42600"
st "SPI4_DataIn      : INOUT  std_ulogic_vector (dataBitNb-1 DOWNTO 0) ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI4_DataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 50
suid 47,0
)
)
)
*207 (CptPort
uid 673,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,46625,15000,47375"
)
tg (CPTG
uid 675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 676,0
va (VaSet
)
xt "16000,46500,22800,47500"
st "SPI4_slaveEmpty"
blo "16000,47300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 677,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,44200,68000,45000"
st "SPI4_slaveEmpty  : INOUT  std_ulogic "
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI4_slaveEmpty"
t "std_ulogic"
o 53
suid 48,0
)
)
)
*208 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "16000,44500,20200,45500"
st "SPI4_Read"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 682,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,15400,69000,16200"
st "SPI4_Read        : IN     std_ulogic  ;"
)
thePort (LogicalPort
decl (Decl
n "SPI4_Read"
t "std_ulogic"
o 17
suid 49,0
)
)
)
*209 (CptPort
uid 683,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1123,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
)
xt "16000,45500,22900,46500"
st "SPI4_endTransfer"
blo "16000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 687,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,42600,68500,43400"
st "SPI4_endTransfer : INOUT  std_logic  ;"
)
thePort (LogicalPort
m 2
decl (Decl
n "SPI4_endTransfer"
t "std_logic"
o 51
suid 50,0
)
)
)
*210 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "16000,18500,23100,19500"
st "SPI1_Select : (1:0)"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 744,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,5000,79000,5800"
st "SPI1_Select      : IN     std_ulogic_vector (1 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI1_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 4
suid 51,0
)
)
)
*211 (CptPort
uid 745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 747,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 748,0
va (VaSet
)
xt "16000,37500,23100,38500"
st "SPI3_Select : (1:0)"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 749,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,12200,79000,13000"
st "SPI3_Select      : IN     std_ulogic_vector (1 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI3_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 13
suid 52,0
)
)
)
*212 (CptPort
uid 750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,47625,15000,48375"
)
tg (CPTG
uid 752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 753,0
va (VaSet
)
xt "16000,47500,23100,48500"
st "SPI4_Select : (1:0)"
blo "16000,48300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 754,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,16200,79000,17000"
st "SPI4_Select      : IN     std_ulogic_vector (1 DOWNTO 0) ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "SPI4_Select"
t "std_ulogic_vector"
b "(1 DOWNTO 0)"
o 18
suid 53,0
)
)
)
]
shape (Rectangle
uid 1217,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,11000,42000,54000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Arial,8,1"
)
xt "35200,50000,37400,51000"
st "OBC"
blo "35200,50800"
)
second (Text
uid 12,0
va (VaSet
font "Arial,8,1"
)
xt "35200,51000,40500,52000"
st "SPI_Control"
blo "35200,51800"
)
)
gi *213 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "15000,54600,27000,57000"
st "Generic Declarations

dataBitNb integer 8  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "dataBitNb"
type "integer"
value "8"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*214 (Grouping
uid 16,0
optionalChildren [
*215 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,68000,75000,69000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,68000,68200,69000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*216 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,64000,79000,65000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,64000,78200,65000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*217 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,66000,75000,67000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,66000,68200,67000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*218 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,66000,58000,67000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,66000,56300,67000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*219 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,65000,95000,69000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,65200,84600,66200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*220 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,64000,95000,65000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,64000,80800,65000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*221 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,64000,75000,66000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "61000,64500,68000,65500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*222 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,67000,58000,68000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,67000,56300,68000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*223 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,68000,58000,69000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,68000,56900,69000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*224 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,67000,75000,68000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,67000,68100,68000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "54000,64000,95000,69000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *225 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*226 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*227 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "0,24,1921,950"
viewArea "-3418,6538,95183,53014"
cachedDiagramExtent "0,0,95000,69000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *228 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *229 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "46000,600,51400,1600"
st "Declarations"
blo "46000,1400"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "46000,1600,48700,2600"
st "Ports:"
blo "46000,2400"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "46000,45000,48400,46000"
st "User:"
blo "46000,45800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "46000,600,51800,1600"
st "Internal User:"
blo "46000,1400"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,46000,48000,46000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "46000,600,46000,600"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1267,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
