
*** Running vivado
    with args -log top_counter_up_down.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_counter_up_down.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_counter_up_down.tcl -notrace
Command: synth_design -top top_counter_up_down -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18732
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:127]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:86]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:157]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:51]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
WARNING: [Synth 8-7071] port 'fndDot' of module 'fndController' is unconnected for instance 'U_FndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:42]
WARNING: [Synth 8-7023] instance 'U_FndController' of module 'fndController' has 6 connections declared, but only 5 given [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:42]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (14#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/XDC/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_counter_up_down_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_counter_up_down_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1170.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1170.211 ; gain = 66.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1284.043 ; gain = 180.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    17|
|4     |LUT2   |    92|
|5     |LUT3   |    43|
|6     |LUT4   |    54|
|7     |LUT5   |    38|
|8     |LUT6   |    86|
|9     |FDCE   |    61|
|10    |IBUF   |     5|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1285.074 ; gain = 114.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1285.074 ; gain = 181.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1297.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1297.059 ; gain = 193.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/top_counter_up_down.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_counter_up_down_utilization_synth.rpt -pb top_counter_up_down_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 14:03:56 2025...
