
---------- Begin Simulation Statistics ----------
final_tick                                31115648500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252372                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848396                       # Number of bytes of host memory used
host_op_rate                                   256169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1066.72                       # Real time elapsed on the host
host_tick_rate                               29169467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   269210254                       # Number of instructions simulated
sim_ops                                     273260045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031116                       # Number of seconds simulated
sim_ticks                                 31115648500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993007                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                36317759                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36320299                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            203936                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          55599260                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 88                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             493                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                56259674                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  297124                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 156400434                       # number of cc regfile reads
system.cpu.cc_regfile_writes                157216685                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            203394                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   52425271                       # Number of branches committed
system.cpu.commit.bw_lim_events              23751521                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        10243891                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            269210736                       # Number of instructions committed
system.cpu.commit.committedOps              273260527                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     60792320                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.494984                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.310388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5165738      8.50%      8.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14538321     23.91%     32.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8933268     14.69%     47.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1087461      1.79%     48.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       455864      0.75%     49.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       165700      0.27%     49.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1931966      3.18%     53.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4762481      7.83%     60.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     23751521     39.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     60792320                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               292490                       # Number of function calls committed.
system.cpu.commit.int_insts                 221343543                       # Number of committed integer instructions.
system.cpu.commit.loads                      67121768                       # Number of loads committed
system.cpu.commit.membars                         180                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           25      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        190129135     69.58%     69.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           31613      0.01%     69.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              398      0.00%     69.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86655      0.03%     69.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         102063      0.04%     69.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         106622      0.04%     69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        177750      0.07%     69.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       178290      0.07%     69.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          61984      0.02%     69.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          4669      0.00%     69.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt         30925      0.01%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              65      0.00%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             134      0.00%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             100      0.00%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               3      0.00%     69.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4304      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        67121768     24.56%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15224020      5.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         273260527                       # Class of committed instruction
system.cpu.commit.refs                       82345788                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2053006                       # Number of committed Vector instructions.
system.cpu.committedInsts                   269210254                       # Number of Instructions Simulated
system.cpu.committedOps                     273260045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.231162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.231162                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2456703                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   556                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             35910778                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              286850387                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9341940                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  48702876                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 203780                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1949                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1456252                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    56259674                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   8909644                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      52943841                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21192                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      285718775                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  408644                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.904041                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            9013359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           36614971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.591239                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           62161551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.662277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.305481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11161947     17.96%     17.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7273786     11.70%     29.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4695069      7.55%     37.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2141753      3.45%     40.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1246124      2.00%     42.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5005763      8.05%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2486361      4.00%     54.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3412246      5.49%     60.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 24738502     39.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             62161551                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           69748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               285201                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 53460800                       # Number of branches executed
system.cpu.iew.exec_nop                           654                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.496807                       # Inst execution rate
system.cpu.iew.exec_refs                     84555564                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15280916                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1166659                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              69451210                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                248                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7501                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15409663                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           283504873                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              69274648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            301570                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             279842148                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     15                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2618                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 203780                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2702                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            13296                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       499994                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2329442                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       185643                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            351                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        70255                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         214946                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 360529623                       # num instructions consuming a value
system.cpu.iew.wb_count                     278786421                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.553957                       # average fanout of values written-back
system.cpu.iew.wb_producers                 199717985                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.479843                       # insts written-back per cycle
system.cpu.iew.wb_sent                      279022302                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                345418761                       # number of integer regfile reads
system.cpu.int_regfile_writes               210153587                       # number of integer regfile writes
system.cpu.ipc                               4.325962                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.325962                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                30      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             194593485     69.46%     69.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                31682      0.01%     69.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   439      0.00%     69.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86691      0.03%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              102164      0.04%     69.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              106658      0.04%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             181502      0.06%     69.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          178531      0.06%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61989      0.02%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               4820      0.00%     69.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt              30927      0.01%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   82      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  158      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  120      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4395      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             69467289     24.80%     94.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15292747      5.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              280143718                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2803567                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010008                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1817917     64.84%     64.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      9      0.00%     64.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1840      0.07%     64.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     64.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 6688      0.24%     65.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc              3362      0.12%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    48      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   44      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      7      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 493835     17.61%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                479815     17.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              280633043                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          620879505                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    276724554                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         291618383                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  283503971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 280143718                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 248                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10244173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6800                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9203381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      62161551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.506704                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.117994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3124409      5.03%      5.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1632116      2.63%      7.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6710268     10.79%     18.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12261263     19.72%     38.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4107343      6.61%     44.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9010182     14.49%     59.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            13434024     21.61%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8832717     14.21%     95.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3049229      4.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        62161551                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.501653                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2314212                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4379849                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2061867                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2130358                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             30601                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47509                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             69451210                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15409663                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               167654278                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 745014                       # number of misc regfile writes
system.cpu.numCycles                         62231299                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1171446                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             360669296                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 603287                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10126512                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4742                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3277                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             521806510                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285713676                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           378651609                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  49280178                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  55431                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 203780                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1364979                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 17982313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        352285263                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14656                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                874                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6641690                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            257                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2678162                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    320544619                       # The number of ROB reads
system.cpu.rob.rob_writes                   568378289                       # The number of ROB writes
system.cpu.timesIdled                             600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2609702                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1025763                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1012                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1064                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1064                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1012                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1024                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3100                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3540500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10955250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1064                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           867                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1024                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        77504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 132928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000322                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017955                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3101     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1551000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2328500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1299000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                866                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1211                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2077                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               866                       # number of overall misses
system.l2.overall_misses::.cpu.data              1211                       # number of overall misses
system.l2.overall_misses::total                  2077                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     92532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        161363000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68831000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     92532000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       161363000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1211                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2078                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1211                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2078                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998847                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998847                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79481.524249                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76409.578860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77690.418873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79481.524249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76409.578860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77690.418873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     60180501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     80421501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140602002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     60180501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     80421501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140602002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999519                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69492.495381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66409.166804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67694.753009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69492.495381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66409.166804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67694.753009                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data            1064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1064                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75228.383459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75228.383459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     69402501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69402501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65227.914474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65227.914474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              866                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68831000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68831000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79481.524249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79481.524249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     60180501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60180501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69492.495381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69492.495381                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84959.183673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84959.183673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11019000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74959.183673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74959.183673                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1024                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1024                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1024                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1024                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     19484500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     19484500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19027.832031                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19027.832031                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1404.965726                       # Cycle average of tags in use
system.l2.tags.total_refs                        2077                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000482                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       605.199910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       799.765816                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.036938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.085752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1405                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.126709                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     51708                       # Number of tag accesses
system.l2.tags.data_accesses                    51708                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          77504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             132864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2076                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1779169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2490837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4270006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1779169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1779169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1779169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2490837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4270006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16473250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                55398250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7935.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26685.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.770492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.130769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.960320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          119     32.51%     32.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           84     22.95%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     13.11%     68.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      4.10%     72.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.55%     76.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.19%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.19%     80.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.64%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           65     17.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          366                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 132864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  132864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31115547500                       # Total gap between requests
system.mem_ctrls.avgGap                   14988221.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        77504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1779169.089148182189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2490836.724807455204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24590500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30807750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28428.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25439.93                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               999600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               512325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7404180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2456101440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        517931640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11512256160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14495205345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.849373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29924336750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1038960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    152351750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1663620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               876645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7418460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2456101440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        568889070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11469344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14504293875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.141462                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29812179500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1038960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    264509000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      8908514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8908514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8908514                       # number of overall hits
system.cpu.icache.overall_hits::total         8908514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1130                       # number of overall misses
system.cpu.icache.overall_misses::total          1130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86679499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86679499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86679499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86679499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8909644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8909644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8909644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8909644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76707.521239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76707.521239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76707.521239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76707.521239                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          912                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          867                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70144499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70144499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70144499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70144499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80904.843137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80904.843137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80904.843137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80904.843137                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8908514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8908514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86679499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86679499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8909644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8909644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76707.521239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76707.521239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70144499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70144499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80904.843137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80904.843137                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           606.199087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8909380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10287.967667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   606.199087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.147998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.147998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.211426                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          35639442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         35639442                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83972062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83972062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83972116                       # number of overall hits
system.cpu.dcache.overall_hits::total        83972116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        12408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12410                       # number of overall misses
system.cpu.dcache.overall_misses::total         12410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    817315530                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    817315530                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    817315530                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    817315530                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     83984470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     83984470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     83984526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     83984526                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65870.045938                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65870.045938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65859.430298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65859.430298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.878553                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data        10175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2235                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    125932667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    125932667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    126095167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    126095167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56396.178683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56396.178683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56418.419239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56418.419239                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     68760288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68760288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24350000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     68760619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     68760619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73564.954683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73564.954683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86551.724138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86551.724138                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15204416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15204416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    760234359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    760234359                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15215470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15215470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68774.593722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68774.593722                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9989                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1065                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     81674496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     81674496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76689.667606                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76689.667606                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           54                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            54                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           56                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.035714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.035714                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         7358                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         7358                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1023                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1023                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     32731171                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     32731171                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         8381                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         8381                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.122062                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.122062                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31995.279570                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31995.279570                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1023                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1023                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     31708171                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     31708171                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.122062                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.122062                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30995.279570                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30995.279570                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004630                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          180                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1374.055120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83974746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2235                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          37572.593289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1374.055120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.335463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.335463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.545654                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         671881611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        671881611                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31115648500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  31115648500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
