#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 11 13:49:56 2020
# Process ID: 16661
# Current directory: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1
# Command line: vivado -log rsa_soc_rsa_acc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_acc_0.tcl
# Log file: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.vds
# Journal file: /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/vivado.jou
#-----------------------------------------------------------
source rsa_soc_rsa_acc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/aleksw/Apps/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top rsa_soc_rsa_acc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16926 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1864.488 ; gain = 203.719 ; free physical = 188 ; free virtual = 1912
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_acc_0' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'RSA_accelerator' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_regio.vhd:116]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_regio.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_regio.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_regio.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'RSA_Core' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:54]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/exponentiation.vhd:30]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MonPro' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/MonPro.vhd:35]
	Parameter C_block_size bound to: 256 - type: integer 
	Parameter bit_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'CompressorMultiBit_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:5' bound to instance 'Cprs_Inst' of component 'CompressorMultiBit_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/MonPro.vhd:95]
INFO: [Synth 8-638] synthesizing module 'CompressorMultiBit_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:18]
	Parameter bit_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:33]
INFO: [Synth 8-638] synthesizing module 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:13]
INFO: [Synth 8-3491] module 'Full_Adder' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/FullAdder.vhd:6' bound to instance 'FA0' of component 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/FullAdder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (4#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/FullAdder.vhd:16]
INFO: [Synth 8-3491] module 'Full_Adder' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/FullAdder.vhd:6' bound to instance 'FA1' of component 'Full_Adder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'CompressorSimple_4to2' (5#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:13]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Synth 8-3491] module 'CompressorSimple_4to2' declared at '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorSimple_4to2.vhd:4' bound to instance 'Comp_inst' of component 'CompressorSimple_4to2' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:36]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'CompressorMultiBit_4to2' (6#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/CompressorMultiBit_4to2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'KoggeStoneAdder' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/KoggeStoneAdder.vhd:9]
INFO: [Synth 8-638] synthesizing module 'gp_generator' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/gp_generator.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'gp_generator' (7#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/gp_generator.vhd:39]
INFO: [Synth 8-638] synthesizing module 'carry_operation' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/carry_operation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'carry_operation' (8#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/carry_operation.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'KoggeStoneAdder' (9#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/KoggeStoneAdder.vhd:9]
INFO: [Synth 8-226] default block is never used [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/MonPro.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'MonPro' (10#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/MonPro.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (11#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/exponentiation.vhd:30]
WARNING: [Synth 8-614] signal 'prev_state' is read in the process but is not in the sensitivity list [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:139]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:139]
WARNING: [Synth 8-3848] Net rsa_status in module/entity RSA_Core does not have driver. [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RSA_Core' (12#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (13#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_accelerator.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_acc_0' (14#1) [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[31]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[30]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[29]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[28]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[27]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[26]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[25]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[24]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[23]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[22]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[21]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[20]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[19]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[18]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[17]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[16]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[15]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[14]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[13]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[12]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[11]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[10]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[9]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[8]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[7]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[6]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[5]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[4]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[3]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[2]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[1]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port rsa_status[0]
WARNING: [Synth 8-3331] design RSA_Core has unconnected port msgin_last
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1959.207 ; gain = 298.438 ; free physical = 375 ; free virtual = 1853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1977.020 ; gain = 316.250 ; free physical = 396 ; free virtual = 1884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1977.020 ; gain = 316.250 ; free physical = 396 ; free virtual = 1884
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1977.020 ; gain = 0.000 ; free physical = 320 ; free virtual = 1850
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Finished Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2156.738 ; gain = 0.000 ; free physical = 175 ; free virtual = 1527
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2164.676 ; gain = 7.938 ; free physical = 184 ; free virtual = 1512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 184 ; free virtual = 1348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 184 ; free virtual = 1348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 182 ; free virtual = 1346
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_exp_reg' in module 'exponentiation'
INFO: [Synth 8-802] inferred FSM for state register 'state_msg_reg' in module 'RSA_Core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                 initial |                            00010 |                              001
                loop_exp |                            00100 |                              010
                    last |                            01000 |                              011
                data_out |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_exp_reg' using encoding 'one-hot' in module 'exponentiation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   msgin |                              001 |                               00
           wait_for_busy |                              010 |                               01
                  msgout |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_msg_reg' using encoding 'one-hot' in module 'RSA_Core'
WARNING: [Synth 8-327] inferring latch for variable 'prev_state_reg' [/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/boards/ipshared/7742/src/rsa_core.vhd:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:01:31 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 161 ; free virtual = 1040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3080  
+---Registers : 
	              257 Bit    Registers := 4     
	              256 Bit    Registers := 21    
	               32 Bit    Registers := 42    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   4 Input    256 Bit        Muxes := 6     
	   2 Input    256 Bit        Muxes := 6     
	   3 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   2 Input      1 Bit        Muxes := 5     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module gp_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module KoggeStoneAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 255   
Module MonPro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              257 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module exponentiation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   3 Input    256 Bit        Muxes := 2     
	   4 Input    256 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module RSA_Core 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\u_rsa_core/last_input_msg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MonPro:/\B_r_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\u_rsa_core/prev_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\slv_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'U0/u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/u_rsa_regio/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\u_rsa_core/msgout_last_reg )
WARNING: [Synth 8-3332] Sequential element (u_rsa_core/prev_state_reg[0]) is unused and will be removed from module rsa_accelerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:03:13 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 3821 ; free virtual = 5597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:03:28 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 3786 ; free virtual = 5330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:33 . Memory (MB): peak = 2164.676 ; gain = 503.906 ; free physical = 3793 ; free virtual = 5334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4490 ; free virtual = 6159
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:50 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4451 ; free virtual = 6151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:50 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4451 ; free virtual = 6151
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:52 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4451 ; free virtual = 6237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:03:52 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4446 ; free virtual = 6237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:03:55 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4424 ; free virtual = 6234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:03:55 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4424 ; free virtual = 6234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |   823|
|3     |LUT3  |  1929|
|4     |LUT4  |  1730|
|5     |LUT5  |  2843|
|6     |LUT6  |  3962|
|7     |MUXF7 |   128|
|8     |MUXF8 |    32|
|9     |FDCE  |   531|
|10    |FDRE  |  8833|
|11    |FDSE  |     9|
|12    |LD    |     1|
+------+------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                | 20826|
|2     |  U0             |rsa_accelerator | 20826|
|3     |    u_rsa_core   |RSA_Core        | 18390|
|4     |      rl_exp     |exponentiation  | 17833|
|5     |        MonPro_C |MonPro          |  6563|
|6     |        MonPro_S |MonPro_0        |  6583|
|7     |    u_rsa_msgin  |rsa_msgin       |   274|
|8     |    u_rsa_msgout |rsa_msgout      |   503|
|9     |    u_rsa_regio  |rsa_regio       |  1659|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:03:55 . Memory (MB): peak = 2300.332 ; gain = 639.562 ; free physical = 4424 ; free virtual = 6234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:03:40 . Memory (MB): peak = 2300.332 ; gain = 451.906 ; free physical = 4481 ; free virtual = 6293
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:03:55 . Memory (MB): peak = 2300.340 ; gain = 639.562 ; free physical = 4481 ; free virtual = 6293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2300.340 ; gain = 0.000 ; free physical = 4548 ; free virtual = 6353
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2332.348 ; gain = 0.000 ; free physical = 4495 ; free virtual = 6301
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:04:29 . Memory (MB): peak = 2332.348 ; gain = 854.086 ; free physical = 4636 ; free virtual = 6442
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2332.348 ; gain = 0.000 ; free physical = 4636 ; free virtual = 6442
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rsa_soc_rsa_acc_0, cache-ID = 3cc7e720564999cc
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.359 ; gain = 0.000 ; free physical = 4616 ; free virtual = 6539
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aleksw/NTNU/First_Year/DDS/Project/tfe4141_rsa_integration_kit_2020/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rsa_soc_rsa_acc_0_utilization_synth.rpt -pb rsa_soc_rsa_acc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 13:55:12 2020...
