ARM GAS  /tmp/ccjOivlz.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccjOivlz.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 69 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
ARM GAS  /tmp/ccjOivlz.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 70 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 70 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  75:Core/Src/stm32f1xx_hal_msp.c ****   */
  76:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 76 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 76 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 76 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 76 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 76 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 76 3 view .LVU18
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 81 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
  91 003c 00100240 		.word	1073876992
ARM GAS  /tmp/ccjOivlz.s 			page 4


  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c **** /**
  84:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f1xx_hal_msp.c **** */
  89:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 90 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 90 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  91:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 91 3 is_stmt 1 view .LVU22
 119              		.loc 1 91 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 92 3 is_stmt 1 view .LVU24
 126              		.loc 1 92 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 92 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
ARM GAS  /tmp/ccjOivlz.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 104:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 105:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32f1xx_hal_msp.c ****   }
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 116 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 98 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 98 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 98 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  98:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 98 5 view .LVU33
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU34
 162              	.LBB6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU35
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /tmp/ccjOivlz.s 			page 6


 164              		.loc 1 100 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 100:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 107 25 is_stmt 0 view .LVU41
 178 0044 3323     		movs	r3, #51
 179 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 108 5 is_stmt 1 view .LVU42
 108:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 108 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 109 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 109 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 116 1 view .LVU46
 192 0054 DFE7     		b	.L5
 193              	.L10:
 194 0056 00BF     		.align	2
 195              	.L9:
 196 0058 00240140 		.word	1073816576
 197 005c 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL8:
 210              	.LFB67:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c **** /**
 119:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
ARM GAS  /tmp/ccjOivlz.s 			page 7


 120:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 122:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f1xx_hal_msp.c **** */
 124:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 125:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 125 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 125 1 is_stmt 0 view .LVU48
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 126:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 126 3 is_stmt 1 view .LVU49
 222              		.loc 1 126 10 is_stmt 0 view .LVU50
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 126 5 view .LVU51
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL9:
 229              	.L11:
 127:Core/Src/stm32f1xx_hal_msp.c ****   {
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 135:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 139:Core/Src/stm32f1xx_hal_msp.c ****     */
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5);
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 230              		.loc 1 147 1 view .LVU52
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL10:
 233              	.L14:
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 132 5 is_stmt 1 view .LVU53
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 9369     		ldr	r3, [r2, #24]
 237 0010 23F40073 		bic	r3, r3, #512
 238 0014 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/ccjOivlz.s 			page 8


 140:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 140 5 view .LVU54
 240 0016 3321     		movs	r1, #51
 241 0018 0348     		ldr	r0, .L15+8
 242              	.LVL11:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 140 5 is_stmt 0 view .LVU55
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 246              		.loc 1 147 1 view .LVU56
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00240140 		.word	1073816576
 252 0024 00100240 		.word	1073876992
 253 0028 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE67:
 257              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_CRC_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_CRC_MspInit:
 265              	.LVL13:
 266              	.LFB68:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 156 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 8
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		@ link register save eliminated.
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 272              		.loc 1 157 3 view .LVU58
 273              		.loc 1 157 10 is_stmt 0 view .LVU59
 274 0000 0268     		ldr	r2, [r0]
 275              		.loc 1 157 5 view .LVU60
 276 0002 094B     		ldr	r3, .L24
 277 0004 9A42     		cmp	r2, r3
 278 0006 00D0     		beq	.L23
 279 0008 7047     		bx	lr
 280              	.L23:
 156:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 281              		.loc 1 156 1 view .LVU61
 282 000a 82B0     		sub	sp, sp, #8
 283              	.LCFI7:
 284              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccjOivlz.s 			page 9


 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 285              		.loc 1 163 5 is_stmt 1 view .LVU62
 286              	.LBB7:
 287              		.loc 1 163 5 view .LVU63
 288              		.loc 1 163 5 view .LVU64
 289 000c A3F50053 		sub	r3, r3, #8192
 290 0010 5A69     		ldr	r2, [r3, #20]
 291 0012 42F04002 		orr	r2, r2, #64
 292 0016 5A61     		str	r2, [r3, #20]
 293              		.loc 1 163 5 view .LVU65
 294 0018 5B69     		ldr	r3, [r3, #20]
 295 001a 03F04003 		and	r3, r3, #64
 296 001e 0193     		str	r3, [sp, #4]
 297              		.loc 1 163 5 view .LVU66
 298 0020 019B     		ldr	r3, [sp, #4]
 299              	.LBE7:
 300              		.loc 1 163 5 view .LVU67
 164:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 165:Core/Src/stm32f1xx_hal_msp.c **** 
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c ****   }
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c **** }
 301              		.loc 1 169 1 is_stmt 0 view .LVU68
 302 0022 02B0     		add	sp, sp, #8
 303              	.LCFI8:
 304              		.cfi_def_cfa_offset 0
 305              		@ sp needed
 306 0024 7047     		bx	lr
 307              	.L25:
 308 0026 00BF     		.align	2
 309              	.L24:
 310 0028 00300240 		.word	1073885184
 311              		.cfi_endproc
 312              	.LFE68:
 314              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 315              		.align	1
 316              		.global	HAL_CRC_MspDeInit
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	HAL_CRC_MspDeInit:
 322              	.LVL14:
 323              	.LFB69:
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** /**
 172:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 173:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 174:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 175:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 176:Core/Src/stm32f1xx_hal_msp.c **** */
 177:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
ARM GAS  /tmp/ccjOivlz.s 			page 10


 178:Core/Src/stm32f1xx_hal_msp.c **** {
 324              		.loc 1 178 1 is_stmt 1 view -0
 325              		.cfi_startproc
 326              		@ args = 0, pretend = 0, frame = 0
 327              		@ frame_needed = 0, uses_anonymous_args = 0
 328              		@ link register save eliminated.
 179:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 329              		.loc 1 179 3 view .LVU70
 330              		.loc 1 179 10 is_stmt 0 view .LVU71
 331 0000 0268     		ldr	r2, [r0]
 332              		.loc 1 179 5 view .LVU72
 333 0002 054B     		ldr	r3, .L29
 334 0004 9A42     		cmp	r2, r3
 335 0006 00D0     		beq	.L28
 336              	.L26:
 180:Core/Src/stm32f1xx_hal_msp.c ****   {
 181:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 184:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 185:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c ****   }
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c **** }
 337              		.loc 1 191 1 view .LVU73
 338 0008 7047     		bx	lr
 339              	.L28:
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 340              		.loc 1 185 5 is_stmt 1 view .LVU74
 341 000a 044A     		ldr	r2, .L29+4
 342 000c 5369     		ldr	r3, [r2, #20]
 343 000e 23F04003 		bic	r3, r3, #64
 344 0012 5361     		str	r3, [r2, #20]
 345              		.loc 1 191 1 is_stmt 0 view .LVU75
 346 0014 F8E7     		b	.L26
 347              	.L30:
 348 0016 00BF     		.align	2
 349              	.L29:
 350 0018 00300240 		.word	1073885184
 351 001c 00100240 		.word	1073876992
 352              		.cfi_endproc
 353              	.LFE69:
 355              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_I2C_MspInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	HAL_I2C_MspInit:
 363              	.LVL15:
 364              	.LFB70:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c **** /**
 194:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
ARM GAS  /tmp/ccjOivlz.s 			page 11


 195:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 196:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 197:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32f1xx_hal_msp.c **** */
 199:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 200:Core/Src/stm32f1xx_hal_msp.c **** {
 365              		.loc 1 200 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 24
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 200 1 is_stmt 0 view .LVU77
 370 0000 10B5     		push	{r4, lr}
 371              	.LCFI9:
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 4, -8
 374              		.cfi_offset 14, -4
 375 0002 86B0     		sub	sp, sp, #24
 376              	.LCFI10:
 377              		.cfi_def_cfa_offset 32
 201:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 378              		.loc 1 201 3 is_stmt 1 view .LVU78
 379              		.loc 1 201 20 is_stmt 0 view .LVU79
 380 0004 0023     		movs	r3, #0
 381 0006 0293     		str	r3, [sp, #8]
 382 0008 0393     		str	r3, [sp, #12]
 383 000a 0493     		str	r3, [sp, #16]
 384 000c 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 385              		.loc 1 202 3 is_stmt 1 view .LVU80
 386              		.loc 1 202 10 is_stmt 0 view .LVU81
 387 000e 0268     		ldr	r2, [r0]
 388              		.loc 1 202 5 view .LVU82
 389 0010 154B     		ldr	r3, .L35
 390 0012 9A42     		cmp	r2, r3
 391 0014 01D0     		beq	.L34
 392              	.LVL16:
 393              	.L31:
 203:Core/Src/stm32f1xx_hal_msp.c ****   {
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 209:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 210:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 211:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 212:Core/Src/stm32f1xx_hal_msp.c ****     */
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 216:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_I2C1_ENABLE();
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 221:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /tmp/ccjOivlz.s 			page 12


 223:Core/Src/stm32f1xx_hal_msp.c **** 
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 225:Core/Src/stm32f1xx_hal_msp.c ****   }
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c **** }
 394              		.loc 1 227 1 view .LVU83
 395 0016 06B0     		add	sp, sp, #24
 396              	.LCFI11:
 397              		.cfi_remember_state
 398              		.cfi_def_cfa_offset 8
 399              		@ sp needed
 400 0018 10BD     		pop	{r4, pc}
 401              	.LVL17:
 402              	.L34:
 403              	.LCFI12:
 404              		.cfi_restore_state
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 405              		.loc 1 208 5 is_stmt 1 view .LVU84
 406              	.LBB8:
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 407              		.loc 1 208 5 view .LVU85
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 408              		.loc 1 208 5 view .LVU86
 409 001a 144C     		ldr	r4, .L35+4
 410 001c A369     		ldr	r3, [r4, #24]
 411 001e 43F00803 		orr	r3, r3, #8
 412 0022 A361     		str	r3, [r4, #24]
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 413              		.loc 1 208 5 view .LVU87
 414 0024 A369     		ldr	r3, [r4, #24]
 415 0026 03F00803 		and	r3, r3, #8
 416 002a 0093     		str	r3, [sp]
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 417              		.loc 1 208 5 view .LVU88
 418 002c 009B     		ldr	r3, [sp]
 419              	.LBE8:
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 420              		.loc 1 208 5 view .LVU89
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 421              		.loc 1 213 5 view .LVU90
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 422              		.loc 1 213 25 is_stmt 0 view .LVU91
 423 002e 4FF44073 		mov	r3, #768
 424 0032 0293     		str	r3, [sp, #8]
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 425              		.loc 1 214 5 is_stmt 1 view .LVU92
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 426              		.loc 1 214 26 is_stmt 0 view .LVU93
 427 0034 1223     		movs	r3, #18
 428 0036 0393     		str	r3, [sp, #12]
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 429              		.loc 1 215 5 is_stmt 1 view .LVU94
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 430              		.loc 1 215 27 is_stmt 0 view .LVU95
 431 0038 0323     		movs	r3, #3
 432 003a 0593     		str	r3, [sp, #20]
 216:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccjOivlz.s 			page 13


 433              		.loc 1 216 5 is_stmt 1 view .LVU96
 434 003c 02A9     		add	r1, sp, #8
 435 003e 0C48     		ldr	r0, .L35+8
 436              	.LVL18:
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 437              		.loc 1 216 5 is_stmt 0 view .LVU97
 438 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 439              	.LVL19:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 440              		.loc 1 218 5 is_stmt 1 view .LVU98
 441              	.LBB9:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 442              		.loc 1 218 5 view .LVU99
 443 0044 0B4A     		ldr	r2, .L35+12
 444 0046 5368     		ldr	r3, [r2, #4]
 445              	.LVL20:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 446              		.loc 1 218 5 view .LVU100
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 447              		.loc 1 218 5 view .LVU101
 448 0048 43F0E063 		orr	r3, r3, #117440512
 449              	.LVL21:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 450              		.loc 1 218 5 is_stmt 0 view .LVU102
 451 004c 43F00203 		orr	r3, r3, #2
 452              	.LVL22:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 453              		.loc 1 218 5 is_stmt 1 view .LVU103
 454 0050 5360     		str	r3, [r2, #4]
 455              	.LBE9:
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 456              		.loc 1 218 5 view .LVU104
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 457              		.loc 1 221 5 view .LVU105
 458              	.LBB10:
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 459              		.loc 1 221 5 view .LVU106
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 460              		.loc 1 221 5 view .LVU107
 461 0052 E369     		ldr	r3, [r4, #28]
 462              	.LVL23:
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 463              		.loc 1 221 5 is_stmt 0 view .LVU108
 464 0054 43F40013 		orr	r3, r3, #2097152
 465 0058 E361     		str	r3, [r4, #28]
 466              	.LVL24:
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 467              		.loc 1 221 5 is_stmt 1 view .LVU109
 468 005a E369     		ldr	r3, [r4, #28]
 469 005c 03F40013 		and	r3, r3, #2097152
 470 0060 0193     		str	r3, [sp, #4]
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 471              		.loc 1 221 5 view .LVU110
 472 0062 019B     		ldr	r3, [sp, #4]
 473              	.LBE10:
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 474              		.loc 1 221 5 view .LVU111
ARM GAS  /tmp/ccjOivlz.s 			page 14


 475              		.loc 1 227 1 is_stmt 0 view .LVU112
 476 0064 D7E7     		b	.L31
 477              	.L36:
 478 0066 00BF     		.align	2
 479              	.L35:
 480 0068 00540040 		.word	1073763328
 481 006c 00100240 		.word	1073876992
 482 0070 000C0140 		.word	1073810432
 483 0074 00000140 		.word	1073807360
 484              		.cfi_endproc
 485              	.LFE70:
 487              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 488              		.align	1
 489              		.global	HAL_I2C_MspDeInit
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	HAL_I2C_MspDeInit:
 495              	.LVL25:
 496              	.LFB71:
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c **** /**
 230:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 231:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 232:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 233:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 234:Core/Src/stm32f1xx_hal_msp.c **** */
 235:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 236:Core/Src/stm32f1xx_hal_msp.c **** {
 497              		.loc 1 236 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 237:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 501              		.loc 1 237 3 view .LVU114
 502              		.loc 1 237 10 is_stmt 0 view .LVU115
 503 0000 0268     		ldr	r2, [r0]
 504              		.loc 1 237 5 view .LVU116
 505 0002 0B4B     		ldr	r3, .L44
 506 0004 9A42     		cmp	r2, r3
 507 0006 00D0     		beq	.L43
 508 0008 7047     		bx	lr
 509              	.L43:
 236:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 510              		.loc 1 236 1 view .LVU117
 511 000a 10B5     		push	{r4, lr}
 512              	.LCFI13:
 513              		.cfi_def_cfa_offset 8
 514              		.cfi_offset 4, -8
 515              		.cfi_offset 14, -4
 238:Core/Src/stm32f1xx_hal_msp.c ****   {
 239:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 242:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 243:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 516              		.loc 1 243 5 is_stmt 1 view .LVU118
ARM GAS  /tmp/ccjOivlz.s 			page 15


 517 000c 094A     		ldr	r2, .L44+4
 518 000e D369     		ldr	r3, [r2, #28]
 519 0010 23F40013 		bic	r3, r3, #2097152
 520 0014 D361     		str	r3, [r2, #28]
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 246:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 247:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 248:Core/Src/stm32f1xx_hal_msp.c ****     */
 249:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 521              		.loc 1 249 5 view .LVU119
 522 0016 084C     		ldr	r4, .L44+8
 523 0018 4FF48071 		mov	r1, #256
 524 001c 2046     		mov	r0, r4
 525              	.LVL26:
 526              		.loc 1 249 5 is_stmt 0 view .LVU120
 527 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 528              	.LVL27:
 250:Core/Src/stm32f1xx_hal_msp.c **** 
 251:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 529              		.loc 1 251 5 is_stmt 1 view .LVU121
 530 0022 4FF40071 		mov	r1, #512
 531 0026 2046     		mov	r0, r4
 532 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 533              	.LVL28:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 256:Core/Src/stm32f1xx_hal_msp.c ****   }
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c **** }
 534              		.loc 1 258 1 is_stmt 0 view .LVU122
 535 002c 10BD     		pop	{r4, pc}
 536              	.L45:
 537 002e 00BF     		.align	2
 538              	.L44:
 539 0030 00540040 		.word	1073763328
 540 0034 00100240 		.word	1073876992
 541 0038 000C0140 		.word	1073810432
 542              		.cfi_endproc
 543              	.LFE71:
 545              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 546              		.align	1
 547              		.global	HAL_SPI_MspInit
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 552              	HAL_SPI_MspInit:
 553              	.LVL29:
 554              	.LFB72:
 259:Core/Src/stm32f1xx_hal_msp.c **** 
 260:Core/Src/stm32f1xx_hal_msp.c **** /**
 261:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 262:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 263:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 264:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccjOivlz.s 			page 16


 265:Core/Src/stm32f1xx_hal_msp.c **** */
 266:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 267:Core/Src/stm32f1xx_hal_msp.c **** {
 555              		.loc 1 267 1 is_stmt 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 24
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559              		.loc 1 267 1 is_stmt 0 view .LVU124
 560 0000 10B5     		push	{r4, lr}
 561              	.LCFI14:
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 4, -8
 564              		.cfi_offset 14, -4
 565 0002 86B0     		sub	sp, sp, #24
 566              	.LCFI15:
 567              		.cfi_def_cfa_offset 32
 268:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 568              		.loc 1 268 3 is_stmt 1 view .LVU125
 569              		.loc 1 268 20 is_stmt 0 view .LVU126
 570 0004 0023     		movs	r3, #0
 571 0006 0293     		str	r3, [sp, #8]
 572 0008 0393     		str	r3, [sp, #12]
 573 000a 0493     		str	r3, [sp, #16]
 574 000c 0593     		str	r3, [sp, #20]
 269:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 575              		.loc 1 269 3 is_stmt 1 view .LVU127
 576              		.loc 1 269 10 is_stmt 0 view .LVU128
 577 000e 0268     		ldr	r2, [r0]
 578              		.loc 1 269 5 view .LVU129
 579 0010 174B     		ldr	r3, .L50
 580 0012 9A42     		cmp	r2, r3
 581 0014 01D0     		beq	.L49
 582              	.LVL30:
 583              	.L46:
 270:Core/Src/stm32f1xx_hal_msp.c ****   {
 271:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 274:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 275:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 276:Core/Src/stm32f1xx_hal_msp.c **** 
 277:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 278:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 279:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 280:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 281:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 282:Core/Src/stm32f1xx_hal_msp.c ****     */
 283:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 286:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 288:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 292:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccjOivlz.s 			page 17


 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c ****   }
 297:Core/Src/stm32f1xx_hal_msp.c **** 
 298:Core/Src/stm32f1xx_hal_msp.c **** }
 584              		.loc 1 298 1 view .LVU130
 585 0016 06B0     		add	sp, sp, #24
 586              	.LCFI16:
 587              		.cfi_remember_state
 588              		.cfi_def_cfa_offset 8
 589              		@ sp needed
 590 0018 10BD     		pop	{r4, pc}
 591              	.LVL31:
 592              	.L49:
 593              	.LCFI17:
 594              		.cfi_restore_state
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 275 5 is_stmt 1 view .LVU131
 596              	.LBB11:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 597              		.loc 1 275 5 view .LVU132
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 598              		.loc 1 275 5 view .LVU133
 599 001a 03F5EC33 		add	r3, r3, #120832
 600 001e DA69     		ldr	r2, [r3, #28]
 601 0020 42F48042 		orr	r2, r2, #16384
 602 0024 DA61     		str	r2, [r3, #28]
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 603              		.loc 1 275 5 view .LVU134
 604 0026 DA69     		ldr	r2, [r3, #28]
 605 0028 02F48042 		and	r2, r2, #16384
 606 002c 0092     		str	r2, [sp]
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 607              		.loc 1 275 5 view .LVU135
 608 002e 009A     		ldr	r2, [sp]
 609              	.LBE11:
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 610              		.loc 1 275 5 view .LVU136
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 611              		.loc 1 277 5 view .LVU137
 612              	.LBB12:
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 613              		.loc 1 277 5 view .LVU138
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 614              		.loc 1 277 5 view .LVU139
 615 0030 9A69     		ldr	r2, [r3, #24]
 616 0032 42F00802 		orr	r2, r2, #8
 617 0036 9A61     		str	r2, [r3, #24]
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 618              		.loc 1 277 5 view .LVU140
 619 0038 9B69     		ldr	r3, [r3, #24]
 620 003a 03F00803 		and	r3, r3, #8
 621 003e 0193     		str	r3, [sp, #4]
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 622              		.loc 1 277 5 view .LVU141
 623 0040 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccjOivlz.s 			page 18


 624              	.LBE12:
 277:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 625              		.loc 1 277 5 view .LVU142
 283:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 626              		.loc 1 283 5 view .LVU143
 283:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 627              		.loc 1 283 25 is_stmt 0 view .LVU144
 628 0042 4FF42043 		mov	r3, #40960
 629 0046 0293     		str	r3, [sp, #8]
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 630              		.loc 1 284 5 is_stmt 1 view .LVU145
 284:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 631              		.loc 1 284 26 is_stmt 0 view .LVU146
 632 0048 0223     		movs	r3, #2
 633 004a 0393     		str	r3, [sp, #12]
 285:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 634              		.loc 1 285 5 is_stmt 1 view .LVU147
 285:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 635              		.loc 1 285 27 is_stmt 0 view .LVU148
 636 004c 0323     		movs	r3, #3
 637 004e 0593     		str	r3, [sp, #20]
 286:Core/Src/stm32f1xx_hal_msp.c **** 
 638              		.loc 1 286 5 is_stmt 1 view .LVU149
 639 0050 084C     		ldr	r4, .L50+4
 640 0052 02A9     		add	r1, sp, #8
 641 0054 2046     		mov	r0, r4
 642              	.LVL32:
 286:Core/Src/stm32f1xx_hal_msp.c **** 
 643              		.loc 1 286 5 is_stmt 0 view .LVU150
 644 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 645              	.LVL33:
 288:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 646              		.loc 1 288 5 is_stmt 1 view .LVU151
 288:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 647              		.loc 1 288 25 is_stmt 0 view .LVU152
 648 005a 4FF48043 		mov	r3, #16384
 649 005e 0293     		str	r3, [sp, #8]
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 650              		.loc 1 289 5 is_stmt 1 view .LVU153
 289:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 651              		.loc 1 289 26 is_stmt 0 view .LVU154
 652 0060 0023     		movs	r3, #0
 653 0062 0393     		str	r3, [sp, #12]
 290:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 654              		.loc 1 290 5 is_stmt 1 view .LVU155
 290:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 655              		.loc 1 290 26 is_stmt 0 view .LVU156
 656 0064 0493     		str	r3, [sp, #16]
 291:Core/Src/stm32f1xx_hal_msp.c **** 
 657              		.loc 1 291 5 is_stmt 1 view .LVU157
 658 0066 02A9     		add	r1, sp, #8
 659 0068 2046     		mov	r0, r4
 660 006a FFF7FEFF 		bl	HAL_GPIO_Init
 661              	.LVL34:
 662              		.loc 1 298 1 is_stmt 0 view .LVU158
 663 006e D2E7     		b	.L46
 664              	.L51:
ARM GAS  /tmp/ccjOivlz.s 			page 19


 665              		.align	2
 666              	.L50:
 667 0070 00380040 		.word	1073756160
 668 0074 000C0140 		.word	1073810432
 669              		.cfi_endproc
 670              	.LFE72:
 672              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 673              		.align	1
 674              		.global	HAL_SPI_MspDeInit
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 679              	HAL_SPI_MspDeInit:
 680              	.LVL35:
 681              	.LFB73:
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c **** /**
 301:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 302:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 303:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 304:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 305:Core/Src/stm32f1xx_hal_msp.c **** */
 306:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 307:Core/Src/stm32f1xx_hal_msp.c **** {
 682              		.loc 1 307 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		.loc 1 307 1 is_stmt 0 view .LVU160
 687 0000 08B5     		push	{r3, lr}
 688              	.LCFI18:
 689              		.cfi_def_cfa_offset 8
 690              		.cfi_offset 3, -8
 691              		.cfi_offset 14, -4
 308:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 692              		.loc 1 308 3 is_stmt 1 view .LVU161
 693              		.loc 1 308 10 is_stmt 0 view .LVU162
 694 0002 0268     		ldr	r2, [r0]
 695              		.loc 1 308 5 view .LVU163
 696 0004 074B     		ldr	r3, .L56
 697 0006 9A42     		cmp	r2, r3
 698 0008 00D0     		beq	.L55
 699              	.LVL36:
 700              	.L52:
 309:Core/Src/stm32f1xx_hal_msp.c ****   {
 310:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 312:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 313:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 314:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 316:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 317:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 318:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 319:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 320:Core/Src/stm32f1xx_hal_msp.c ****     */
 321:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
ARM GAS  /tmp/ccjOivlz.s 			page 20


 322:Core/Src/stm32f1xx_hal_msp.c **** 
 323:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 325:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 326:Core/Src/stm32f1xx_hal_msp.c ****   }
 327:Core/Src/stm32f1xx_hal_msp.c **** 
 328:Core/Src/stm32f1xx_hal_msp.c **** }
 701              		.loc 1 328 1 view .LVU164
 702 000a 08BD     		pop	{r3, pc}
 703              	.LVL37:
 704              	.L55:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 705              		.loc 1 314 5 is_stmt 1 view .LVU165
 706 000c 064A     		ldr	r2, .L56+4
 707 000e D369     		ldr	r3, [r2, #28]
 708 0010 23F48043 		bic	r3, r3, #16384
 709 0014 D361     		str	r3, [r2, #28]
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 710              		.loc 1 321 5 view .LVU166
 711 0016 4FF46041 		mov	r1, #57344
 712 001a 0448     		ldr	r0, .L56+8
 713              	.LVL38:
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 714              		.loc 1 321 5 is_stmt 0 view .LVU167
 715 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 716              	.LVL39:
 717              		.loc 1 328 1 view .LVU168
 718 0020 F3E7     		b	.L52
 719              	.L57:
 720 0022 00BF     		.align	2
 721              	.L56:
 722 0024 00380040 		.word	1073756160
 723 0028 00100240 		.word	1073876992
 724 002c 000C0140 		.word	1073810432
 725              		.cfi_endproc
 726              	.LFE73:
 728              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 729              		.align	1
 730              		.global	HAL_UART_MspInit
 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 735              	HAL_UART_MspInit:
 736              	.LVL40:
 737              	.LFB74:
 329:Core/Src/stm32f1xx_hal_msp.c **** 
 330:Core/Src/stm32f1xx_hal_msp.c **** /**
 331:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 332:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 333:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 334:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 335:Core/Src/stm32f1xx_hal_msp.c **** */
 336:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 337:Core/Src/stm32f1xx_hal_msp.c **** {
 738              		.loc 1 337 1 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 40
ARM GAS  /tmp/ccjOivlz.s 			page 21


 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		.loc 1 337 1 is_stmt 0 view .LVU170
 743 0000 10B5     		push	{r4, lr}
 744              	.LCFI19:
 745              		.cfi_def_cfa_offset 8
 746              		.cfi_offset 4, -8
 747              		.cfi_offset 14, -4
 748 0002 8AB0     		sub	sp, sp, #40
 749              	.LCFI20:
 750              		.cfi_def_cfa_offset 48
 338:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 751              		.loc 1 338 3 is_stmt 1 view .LVU171
 752              		.loc 1 338 20 is_stmt 0 view .LVU172
 753 0004 0023     		movs	r3, #0
 754 0006 0693     		str	r3, [sp, #24]
 755 0008 0793     		str	r3, [sp, #28]
 756 000a 0893     		str	r3, [sp, #32]
 757 000c 0993     		str	r3, [sp, #36]
 339:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 758              		.loc 1 339 3 is_stmt 1 view .LVU173
 759              		.loc 1 339 11 is_stmt 0 view .LVU174
 760 000e 0368     		ldr	r3, [r0]
 761              		.loc 1 339 5 view .LVU175
 762 0010 3D4A     		ldr	r2, .L66
 763 0012 9342     		cmp	r3, r2
 764 0014 07D0     		beq	.L63
 340:Core/Src/stm32f1xx_hal_msp.c ****   {
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 342:Core/Src/stm32f1xx_hal_msp.c **** 
 343:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 344:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 345:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 347:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 348:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 349:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 350:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 351:Core/Src/stm32f1xx_hal_msp.c ****     */
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 355:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 356:Core/Src/stm32f1xx_hal_msp.c **** 
 357:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 358:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 359:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 360:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 362:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 363:Core/Src/stm32f1xx_hal_msp.c **** 
 364:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 365:Core/Src/stm32f1xx_hal_msp.c ****   }
 366:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 765              		.loc 1 366 8 is_stmt 1 view .LVU176
 766              		.loc 1 366 10 is_stmt 0 view .LVU177
 767 0016 3D4A     		ldr	r2, .L66+4
 768 0018 9342     		cmp	r3, r2
ARM GAS  /tmp/ccjOivlz.s 			page 22


 769 001a 2ED0     		beq	.L64
 367:Core/Src/stm32f1xx_hal_msp.c ****   {
 368:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 369:Core/Src/stm32f1xx_hal_msp.c **** 
 370:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 371:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 372:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 373:Core/Src/stm32f1xx_hal_msp.c **** 
 374:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 375:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 376:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 377:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 378:Core/Src/stm32f1xx_hal_msp.c ****     */
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 381:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 382:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383:Core/Src/stm32f1xx_hal_msp.c **** 
 384:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 385:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 386:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 388:Core/Src/stm32f1xx_hal_msp.c **** 
 389:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 392:Core/Src/stm32f1xx_hal_msp.c ****   }
 393:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 770              		.loc 1 393 8 is_stmt 1 view .LVU178
 771              		.loc 1 393 10 is_stmt 0 view .LVU179
 772 001c 3C4A     		ldr	r2, .L66+8
 773 001e 9342     		cmp	r3, r2
 774 0020 53D0     		beq	.L65
 775              	.LVL41:
 776              	.L58:
 394:Core/Src/stm32f1xx_hal_msp.c ****   {
 395:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 396:Core/Src/stm32f1xx_hal_msp.c **** 
 397:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 398:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 399:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 400:Core/Src/stm32f1xx_hal_msp.c **** 
 401:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 402:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 403:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 404:Core/Src/stm32f1xx_hal_msp.c ****     */
 405:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 406:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 407:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 408:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 409:Core/Src/stm32f1xx_hal_msp.c **** 
 410:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 411:Core/Src/stm32f1xx_hal_msp.c **** 
 412:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 413:Core/Src/stm32f1xx_hal_msp.c ****   }
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccjOivlz.s 			page 23


 777              		.loc 1 415 1 view .LVU180
 778 0022 0AB0     		add	sp, sp, #40
 779              	.LCFI21:
 780              		.cfi_remember_state
 781              		.cfi_def_cfa_offset 8
 782              		@ sp needed
 783 0024 10BD     		pop	{r4, pc}
 784              	.LVL42:
 785              	.L63:
 786              	.LCFI22:
 787              		.cfi_restore_state
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 788              		.loc 1 345 5 is_stmt 1 view .LVU181
 789              	.LBB13:
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 790              		.loc 1 345 5 view .LVU182
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 791              		.loc 1 345 5 view .LVU183
 792 0026 3B4B     		ldr	r3, .L66+12
 793 0028 9A69     		ldr	r2, [r3, #24]
 794 002a 42F48042 		orr	r2, r2, #16384
 795 002e 9A61     		str	r2, [r3, #24]
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 796              		.loc 1 345 5 view .LVU184
 797 0030 9A69     		ldr	r2, [r3, #24]
 798 0032 02F48042 		and	r2, r2, #16384
 799 0036 0092     		str	r2, [sp]
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 800              		.loc 1 345 5 view .LVU185
 801 0038 009A     		ldr	r2, [sp]
 802              	.LBE13:
 345:Core/Src/stm32f1xx_hal_msp.c **** 
 803              		.loc 1 345 5 view .LVU186
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 804              		.loc 1 347 5 view .LVU187
 805              	.LBB14:
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 806              		.loc 1 347 5 view .LVU188
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 807              		.loc 1 347 5 view .LVU189
 808 003a 9A69     		ldr	r2, [r3, #24]
 809 003c 42F00402 		orr	r2, r2, #4
 810 0040 9A61     		str	r2, [r3, #24]
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 811              		.loc 1 347 5 view .LVU190
 812 0042 9B69     		ldr	r3, [r3, #24]
 813 0044 03F00403 		and	r3, r3, #4
 814 0048 0193     		str	r3, [sp, #4]
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 815              		.loc 1 347 5 view .LVU191
 816 004a 019B     		ldr	r3, [sp, #4]
 817              	.LBE14:
 347:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 818              		.loc 1 347 5 view .LVU192
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 819              		.loc 1 352 5 view .LVU193
 352:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccjOivlz.s 			page 24


 820              		.loc 1 352 25 is_stmt 0 view .LVU194
 821 004c 4FF40073 		mov	r3, #512
 822 0050 0693     		str	r3, [sp, #24]
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 823              		.loc 1 353 5 is_stmt 1 view .LVU195
 353:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 824              		.loc 1 353 26 is_stmt 0 view .LVU196
 825 0052 0223     		movs	r3, #2
 826 0054 0793     		str	r3, [sp, #28]
 354:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 827              		.loc 1 354 5 is_stmt 1 view .LVU197
 354:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 828              		.loc 1 354 27 is_stmt 0 view .LVU198
 829 0056 0323     		movs	r3, #3
 830 0058 0993     		str	r3, [sp, #36]
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 831              		.loc 1 355 5 is_stmt 1 view .LVU199
 832 005a 2F4C     		ldr	r4, .L66+16
 833 005c 06A9     		add	r1, sp, #24
 834 005e 2046     		mov	r0, r4
 835              	.LVL43:
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 836              		.loc 1 355 5 is_stmt 0 view .LVU200
 837 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 838              	.LVL44:
 357:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 839              		.loc 1 357 5 is_stmt 1 view .LVU201
 357:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 840              		.loc 1 357 25 is_stmt 0 view .LVU202
 841 0064 4FF48063 		mov	r3, #1024
 842 0068 0693     		str	r3, [sp, #24]
 358:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 843              		.loc 1 358 5 is_stmt 1 view .LVU203
 358:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 844              		.loc 1 358 26 is_stmt 0 view .LVU204
 845 006a 0023     		movs	r3, #0
 846 006c 0793     		str	r3, [sp, #28]
 359:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 847              		.loc 1 359 5 is_stmt 1 view .LVU205
 359:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 848              		.loc 1 359 26 is_stmt 0 view .LVU206
 849 006e 0893     		str	r3, [sp, #32]
 360:Core/Src/stm32f1xx_hal_msp.c **** 
 850              		.loc 1 360 5 is_stmt 1 view .LVU207
 851 0070 06A9     		add	r1, sp, #24
 852 0072 2046     		mov	r0, r4
 853 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 854              	.LVL45:
 855 0078 D3E7     		b	.L58
 856              	.LVL46:
 857              	.L64:
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 858              		.loc 1 372 5 view .LVU208
 859              	.LBB15:
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 860              		.loc 1 372 5 view .LVU209
 372:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccjOivlz.s 			page 25


 861              		.loc 1 372 5 view .LVU210
 862 007a 264B     		ldr	r3, .L66+12
 863 007c DA69     		ldr	r2, [r3, #28]
 864 007e 42F40032 		orr	r2, r2, #131072
 865 0082 DA61     		str	r2, [r3, #28]
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 866              		.loc 1 372 5 view .LVU211
 867 0084 DA69     		ldr	r2, [r3, #28]
 868 0086 02F40032 		and	r2, r2, #131072
 869 008a 0292     		str	r2, [sp, #8]
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 870              		.loc 1 372 5 view .LVU212
 871 008c 029A     		ldr	r2, [sp, #8]
 872              	.LBE15:
 372:Core/Src/stm32f1xx_hal_msp.c **** 
 873              		.loc 1 372 5 view .LVU213
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 874              		.loc 1 374 5 view .LVU214
 875              	.LBB16:
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 876              		.loc 1 374 5 view .LVU215
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 877              		.loc 1 374 5 view .LVU216
 878 008e 9A69     		ldr	r2, [r3, #24]
 879 0090 42F00402 		orr	r2, r2, #4
 880 0094 9A61     		str	r2, [r3, #24]
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 881              		.loc 1 374 5 view .LVU217
 882 0096 9B69     		ldr	r3, [r3, #24]
 883 0098 03F00403 		and	r3, r3, #4
 884 009c 0393     		str	r3, [sp, #12]
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 885              		.loc 1 374 5 view .LVU218
 886 009e 039B     		ldr	r3, [sp, #12]
 887              	.LBE16:
 374:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 888              		.loc 1 374 5 view .LVU219
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 889              		.loc 1 379 5 view .LVU220
 379:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 890              		.loc 1 379 25 is_stmt 0 view .LVU221
 891 00a0 0423     		movs	r3, #4
 892 00a2 0693     		str	r3, [sp, #24]
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 893              		.loc 1 380 5 is_stmt 1 view .LVU222
 380:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 894              		.loc 1 380 26 is_stmt 0 view .LVU223
 895 00a4 0223     		movs	r3, #2
 896 00a6 0793     		str	r3, [sp, #28]
 381:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 897              		.loc 1 381 5 is_stmt 1 view .LVU224
 381:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 898              		.loc 1 381 27 is_stmt 0 view .LVU225
 899 00a8 0323     		movs	r3, #3
 900 00aa 0993     		str	r3, [sp, #36]
 382:Core/Src/stm32f1xx_hal_msp.c **** 
 901              		.loc 1 382 5 is_stmt 1 view .LVU226
ARM GAS  /tmp/ccjOivlz.s 			page 26


 902 00ac 1A4C     		ldr	r4, .L66+16
 903 00ae 06A9     		add	r1, sp, #24
 904 00b0 2046     		mov	r0, r4
 905              	.LVL47:
 382:Core/Src/stm32f1xx_hal_msp.c **** 
 906              		.loc 1 382 5 is_stmt 0 view .LVU227
 907 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 908              	.LVL48:
 384:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 909              		.loc 1 384 5 is_stmt 1 view .LVU228
 384:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 910              		.loc 1 384 25 is_stmt 0 view .LVU229
 911 00b6 0823     		movs	r3, #8
 912 00b8 0693     		str	r3, [sp, #24]
 385:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 913              		.loc 1 385 5 is_stmt 1 view .LVU230
 385:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 914              		.loc 1 385 26 is_stmt 0 view .LVU231
 915 00ba 0023     		movs	r3, #0
 916 00bc 0793     		str	r3, [sp, #28]
 386:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 917              		.loc 1 386 5 is_stmt 1 view .LVU232
 386:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 918              		.loc 1 386 26 is_stmt 0 view .LVU233
 919 00be 0893     		str	r3, [sp, #32]
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 920              		.loc 1 387 5 is_stmt 1 view .LVU234
 921 00c0 06A9     		add	r1, sp, #24
 922 00c2 2046     		mov	r0, r4
 923 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 924              	.LVL49:
 925 00c8 ABE7     		b	.L58
 926              	.LVL50:
 927              	.L65:
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 928              		.loc 1 399 5 view .LVU235
 929              	.LBB17:
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 930              		.loc 1 399 5 view .LVU236
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 931              		.loc 1 399 5 view .LVU237
 932 00ca 124B     		ldr	r3, .L66+12
 933 00cc DA69     		ldr	r2, [r3, #28]
 934 00ce 42F48022 		orr	r2, r2, #262144
 935 00d2 DA61     		str	r2, [r3, #28]
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 936              		.loc 1 399 5 view .LVU238
 937 00d4 DA69     		ldr	r2, [r3, #28]
 938 00d6 02F48022 		and	r2, r2, #262144
 939 00da 0492     		str	r2, [sp, #16]
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 940              		.loc 1 399 5 view .LVU239
 941 00dc 049A     		ldr	r2, [sp, #16]
 942              	.LBE17:
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 943              		.loc 1 399 5 view .LVU240
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  /tmp/ccjOivlz.s 			page 27


 944              		.loc 1 401 5 view .LVU241
 945              	.LBB18:
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 946              		.loc 1 401 5 view .LVU242
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 947              		.loc 1 401 5 view .LVU243
 948 00de 9A69     		ldr	r2, [r3, #24]
 949 00e0 42F00802 		orr	r2, r2, #8
 950 00e4 9A61     		str	r2, [r3, #24]
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 951              		.loc 1 401 5 view .LVU244
 952 00e6 9B69     		ldr	r3, [r3, #24]
 953 00e8 03F00803 		and	r3, r3, #8
 954 00ec 0593     		str	r3, [sp, #20]
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 955              		.loc 1 401 5 view .LVU245
 956 00ee 059B     		ldr	r3, [sp, #20]
 957              	.LBE18:
 401:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 958              		.loc 1 401 5 view .LVU246
 405:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 959              		.loc 1 405 5 view .LVU247
 405:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 960              		.loc 1 405 25 is_stmt 0 view .LVU248
 961 00f0 4FF48063 		mov	r3, #1024
 962 00f4 0693     		str	r3, [sp, #24]
 406:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 963              		.loc 1 406 5 is_stmt 1 view .LVU249
 406:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 964              		.loc 1 406 26 is_stmt 0 view .LVU250
 965 00f6 1223     		movs	r3, #18
 966 00f8 0793     		str	r3, [sp, #28]
 407:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 967              		.loc 1 407 5 is_stmt 1 view .LVU251
 407:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 968              		.loc 1 407 27 is_stmt 0 view .LVU252
 969 00fa 0323     		movs	r3, #3
 970 00fc 0993     		str	r3, [sp, #36]
 408:Core/Src/stm32f1xx_hal_msp.c **** 
 971              		.loc 1 408 5 is_stmt 1 view .LVU253
 972 00fe 06A9     		add	r1, sp, #24
 973 0100 0648     		ldr	r0, .L66+20
 974              	.LVL51:
 408:Core/Src/stm32f1xx_hal_msp.c **** 
 975              		.loc 1 408 5 is_stmt 0 view .LVU254
 976 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 977              	.LVL52:
 978              		.loc 1 415 1 view .LVU255
 979 0106 8CE7     		b	.L58
 980              	.L67:
 981              		.align	2
 982              	.L66:
 983 0108 00380140 		.word	1073821696
 984 010c 00440040 		.word	1073759232
 985 0110 00480040 		.word	1073760256
 986 0114 00100240 		.word	1073876992
 987 0118 00080140 		.word	1073809408
ARM GAS  /tmp/ccjOivlz.s 			page 28


 988 011c 000C0140 		.word	1073810432
 989              		.cfi_endproc
 990              	.LFE74:
 992              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 993              		.align	1
 994              		.global	HAL_UART_MspDeInit
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 999              	HAL_UART_MspDeInit:
 1000              	.LVL53:
 1001              	.LFB75:
 416:Core/Src/stm32f1xx_hal_msp.c **** 
 417:Core/Src/stm32f1xx_hal_msp.c **** /**
 418:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 419:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 420:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 421:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 422:Core/Src/stm32f1xx_hal_msp.c **** */
 423:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 424:Core/Src/stm32f1xx_hal_msp.c **** {
 1002              		.loc 1 424 1 is_stmt 1 view -0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              		.loc 1 424 1 is_stmt 0 view .LVU257
 1007 0000 08B5     		push	{r3, lr}
 1008              	.LCFI23:
 1009              		.cfi_def_cfa_offset 8
 1010              		.cfi_offset 3, -8
 1011              		.cfi_offset 14, -4
 425:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 1012              		.loc 1 425 3 is_stmt 1 view .LVU258
 1013              		.loc 1 425 11 is_stmt 0 view .LVU259
 1014 0002 0368     		ldr	r3, [r0]
 1015              		.loc 1 425 5 view .LVU260
 1016 0004 164A     		ldr	r2, .L76
 1017 0006 9342     		cmp	r3, r2
 1018 0008 06D0     		beq	.L73
 426:Core/Src/stm32f1xx_hal_msp.c ****   {
 427:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 430:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 431:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 432:Core/Src/stm32f1xx_hal_msp.c **** 
 433:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 434:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 435:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 436:Core/Src/stm32f1xx_hal_msp.c ****     */
 437:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 438:Core/Src/stm32f1xx_hal_msp.c **** 
 439:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 442:Core/Src/stm32f1xx_hal_msp.c ****   }
 443:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
ARM GAS  /tmp/ccjOivlz.s 			page 29


 1019              		.loc 1 443 8 is_stmt 1 view .LVU261
 1020              		.loc 1 443 10 is_stmt 0 view .LVU262
 1021 000a 164A     		ldr	r2, .L76+4
 1022 000c 9342     		cmp	r3, r2
 1023 000e 0FD0     		beq	.L74
 444:Core/Src/stm32f1xx_hal_msp.c ****   {
 445:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 446:Core/Src/stm32f1xx_hal_msp.c **** 
 447:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 448:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 449:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 450:Core/Src/stm32f1xx_hal_msp.c **** 
 451:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 452:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 453:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 454:Core/Src/stm32f1xx_hal_msp.c ****     */
 455:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 456:Core/Src/stm32f1xx_hal_msp.c **** 
 457:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 458:Core/Src/stm32f1xx_hal_msp.c **** 
 459:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 460:Core/Src/stm32f1xx_hal_msp.c ****   }
 461:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1024              		.loc 1 461 8 is_stmt 1 view .LVU263
 1025              		.loc 1 461 10 is_stmt 0 view .LVU264
 1026 0010 154A     		ldr	r2, .L76+8
 1027 0012 9342     		cmp	r3, r2
 1028 0014 17D0     		beq	.L75
 1029              	.LVL54:
 1030              	.L68:
 462:Core/Src/stm32f1xx_hal_msp.c ****   {
 463:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 464:Core/Src/stm32f1xx_hal_msp.c **** 
 465:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 466:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 467:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 468:Core/Src/stm32f1xx_hal_msp.c **** 
 469:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 470:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 471:Core/Src/stm32f1xx_hal_msp.c ****     */
 472:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 473:Core/Src/stm32f1xx_hal_msp.c **** 
 474:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 475:Core/Src/stm32f1xx_hal_msp.c **** 
 476:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 477:Core/Src/stm32f1xx_hal_msp.c ****   }
 478:Core/Src/stm32f1xx_hal_msp.c **** 
 479:Core/Src/stm32f1xx_hal_msp.c **** }
 1031              		.loc 1 479 1 view .LVU265
 1032 0016 08BD     		pop	{r3, pc}
 1033              	.LVL55:
 1034              	.L73:
 431:Core/Src/stm32f1xx_hal_msp.c **** 
 1035              		.loc 1 431 5 is_stmt 1 view .LVU266
 1036 0018 02F55842 		add	r2, r2, #55296
 1037 001c 9369     		ldr	r3, [r2, #24]
 1038 001e 23F48043 		bic	r3, r3, #16384
ARM GAS  /tmp/ccjOivlz.s 			page 30


 1039 0022 9361     		str	r3, [r2, #24]
 437:Core/Src/stm32f1xx_hal_msp.c **** 
 1040              		.loc 1 437 5 view .LVU267
 1041 0024 4FF4C061 		mov	r1, #1536
 1042 0028 1048     		ldr	r0, .L76+12
 1043              	.LVL56:
 437:Core/Src/stm32f1xx_hal_msp.c **** 
 1044              		.loc 1 437 5 is_stmt 0 view .LVU268
 1045 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1046              	.LVL57:
 1047 002e F2E7     		b	.L68
 1048              	.LVL58:
 1049              	.L74:
 449:Core/Src/stm32f1xx_hal_msp.c **** 
 1050              		.loc 1 449 5 is_stmt 1 view .LVU269
 1051 0030 02F5E632 		add	r2, r2, #117760
 1052 0034 D369     		ldr	r3, [r2, #28]
 1053 0036 23F40033 		bic	r3, r3, #131072
 1054 003a D361     		str	r3, [r2, #28]
 455:Core/Src/stm32f1xx_hal_msp.c **** 
 1055              		.loc 1 455 5 view .LVU270
 1056 003c 0C21     		movs	r1, #12
 1057 003e 0B48     		ldr	r0, .L76+12
 1058              	.LVL59:
 455:Core/Src/stm32f1xx_hal_msp.c **** 
 1059              		.loc 1 455 5 is_stmt 0 view .LVU271
 1060 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1061              	.LVL60:
 1062 0044 E7E7     		b	.L68
 1063              	.LVL61:
 1064              	.L75:
 467:Core/Src/stm32f1xx_hal_msp.c **** 
 1065              		.loc 1 467 5 is_stmt 1 view .LVU272
 1066 0046 02F5E432 		add	r2, r2, #116736
 1067 004a D369     		ldr	r3, [r2, #28]
 1068 004c 23F48023 		bic	r3, r3, #262144
 1069 0050 D361     		str	r3, [r2, #28]
 472:Core/Src/stm32f1xx_hal_msp.c **** 
 1070              		.loc 1 472 5 view .LVU273
 1071 0052 4FF48061 		mov	r1, #1024
 1072 0056 0648     		ldr	r0, .L76+16
 1073              	.LVL62:
 472:Core/Src/stm32f1xx_hal_msp.c **** 
 1074              		.loc 1 472 5 is_stmt 0 view .LVU274
 1075 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1076              	.LVL63:
 1077              		.loc 1 479 1 view .LVU275
 1078 005c DBE7     		b	.L68
 1079              	.L77:
 1080 005e 00BF     		.align	2
 1081              	.L76:
 1082 0060 00380140 		.word	1073821696
 1083 0064 00440040 		.word	1073759232
 1084 0068 00480040 		.word	1073760256
 1085 006c 00080140 		.word	1073809408
 1086 0070 000C0140 		.word	1073810432
 1087              		.cfi_endproc
ARM GAS  /tmp/ccjOivlz.s 			page 31


 1088              	.LFE75:
 1090              		.text
 1091              	.Letext0:
 1092              		.file 2 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1093              		.file 3 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1094              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1095              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1096              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1097              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1098              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1099              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1100              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
 1101              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 1102              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 1103              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccjOivlz.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccjOivlz.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccjOivlz.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccjOivlz.s:97     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:103    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccjOivlz.s:196    .text.HAL_ADC_MspInit:0000000000000058 $d
     /tmp/ccjOivlz.s:202    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccjOivlz.s:208    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccjOivlz.s:251    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/ccjOivlz.s:258    .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:264    .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccjOivlz.s:310    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccjOivlz.s:315    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccjOivlz.s:321    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccjOivlz.s:350    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccjOivlz.s:356    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:362    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccjOivlz.s:480    .text.HAL_I2C_MspInit:0000000000000068 $d
     /tmp/ccjOivlz.s:488    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccjOivlz.s:494    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccjOivlz.s:539    .text.HAL_I2C_MspDeInit:0000000000000030 $d
     /tmp/ccjOivlz.s:546    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:552    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccjOivlz.s:667    .text.HAL_SPI_MspInit:0000000000000070 $d
     /tmp/ccjOivlz.s:673    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccjOivlz.s:679    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccjOivlz.s:722    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/ccjOivlz.s:729    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccjOivlz.s:735    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccjOivlz.s:983    .text.HAL_UART_MspInit:0000000000000108 $d
     /tmp/ccjOivlz.s:993    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccjOivlz.s:999    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccjOivlz.s:1082   .text.HAL_UART_MspDeInit:0000000000000060 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
