@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found signal identified as System clock which controls 216 sequential elements including LatchAnd3A.ireg.input_reg\[0\]\.C[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":18:0:18:5|Found inferred clock ScatterTrig|CLK_PCLK_RIGHT which controls 1976 sequential elements including ps2.ireg.input_reg\[0\]\.rst1[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[47] which controls 8 sequential elements including ps2.ireg.input_reg\[47\]\.C[47]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[46] which controls 8 sequential elements including ps2.ireg.input_reg\[46\]\.C[46]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[45] which controls 8 sequential elements including ps2.ireg.input_reg\[45\]\.C[45]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[44] which controls 8 sequential elements including ps2.ireg.input_reg\[44\]\.C[44]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[43] which controls 8 sequential elements including ps2.ireg.input_reg\[43\]\.C[43]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[42] which controls 8 sequential elements including ps2.ireg.input_reg\[42\]\.C[42]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[41] which controls 8 sequential elements including ps2.ireg.input_reg\[41\]\.C[41]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[40] which controls 8 sequential elements including ps2.ireg.input_reg\[40\]\.C[40]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[39] which controls 8 sequential elements including ps2.ireg.input_reg\[39\]\.C[39]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[38] which controls 8 sequential elements including ps2.ireg.input_reg\[38\]\.C[38]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[37] which controls 8 sequential elements including ps2.ireg.input_reg\[37\]\.C[37]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[36] which controls 8 sequential elements including ps2.ireg.input_reg\[36\]\.C[36]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[35] which controls 8 sequential elements including ps2.ireg.input_reg\[35\]\.C[35]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[34] which controls 8 sequential elements including ps2.ireg.input_reg\[34\]\.C[34]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[33] which controls 8 sequential elements including ps2.ireg.input_reg\[33\]\.C[33]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[32] which controls 8 sequential elements including ps2.ireg.input_reg\[32\]\.C[32]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[31] which controls 8 sequential elements including ps2.ireg.input_reg\[31\]\.C[31]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[30] which controls 8 sequential elements including ps2.ireg.input_reg\[30\]\.C[30]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[29] which controls 8 sequential elements including ps2.ireg.input_reg\[29\]\.C[29]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[28] which controls 8 sequential elements including ps2.ireg.input_reg\[28\]\.C[28]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[27] which controls 8 sequential elements including ps2.ireg.input_reg\[27\]\.C[27]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[26] which controls 8 sequential elements including ps2.ireg.input_reg\[26\]\.C[26]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[25] which controls 8 sequential elements including ps2.ireg.input_reg\[25\]\.C[25]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[24] which controls 8 sequential elements including ps2.ireg.input_reg\[24\]\.C[24]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[23] which controls 8 sequential elements including ps2.ireg.input_reg\[23\]\.C[23]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[22] which controls 8 sequential elements including ps2.ireg.input_reg\[22\]\.C[22]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[21] which controls 8 sequential elements including ps2.ireg.input_reg\[21\]\.C[21]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[20] which controls 8 sequential elements including ps2.ireg.input_reg\[20\]\.C[20]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[19] which controls 8 sequential elements including ps2.ireg.input_reg\[19\]\.C[19]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[18] which controls 8 sequential elements including ps2.ireg.input_reg\[18\]\.C[18]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[17] which controls 8 sequential elements including ps2.ireg.input_reg\[17\]\.C[17]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[16] which controls 8 sequential elements including ps2.ireg.input_reg\[16\]\.C[16]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[15] which controls 8 sequential elements including ps2.ireg.input_reg\[15\]\.C[15]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[14] which controls 8 sequential elements including ps2.ireg.input_reg\[14\]\.C[14]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[13] which controls 8 sequential elements including ps2.ireg.input_reg\[13\]\.C[13]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[12] which controls 8 sequential elements including ps2.ireg.input_reg\[12\]\.C[12]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[11] which controls 8 sequential elements including ps2.ireg.input_reg\[11\]\.C[11]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[10] which controls 8 sequential elements including ps2.ireg.input_reg\[10\]\.C[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[9] which controls 8 sequential elements including ps2.ireg.input_reg\[9\]\.C[9]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[8] which controls 8 sequential elements including ps2.ireg.input_reg\[8\]\.C[8]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[7] which controls 8 sequential elements including ps2.ireg.input_reg\[7\]\.C[7]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[6] which controls 8 sequential elements including ps2.ireg.input_reg\[6\]\.C[6]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[5] which controls 8 sequential elements including ps2.ireg.input_reg\[5\]\.C[5]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[4] which controls 8 sequential elements including ps2.ireg.input_reg\[4\]\.C[4]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[3] which controls 8 sequential elements including ps2.ireg.input_reg\[3\]\.C[3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[2] which controls 8 sequential elements including ps2.ireg.input_reg\[2\]\.C[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[1] which controls 8 sequential elements including ps2.ireg.input_reg\[1\]\.C[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\bartz\documents\lattice\triglut\source\input_reg.v":21:0:21:5|Found inferred clock ScatterTrig|INP[0] which controls 8 sequential elements including ps2.ireg.input_reg\[0\]\.C[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":225:19:225:33|Net And5C[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":224:19:224:33|Net And3C[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":157:23:157:37|Net And5B[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":156:23:156:37|Net And3B[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":90:23:90:37|Net And5A[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[17] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[16] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[15] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[14] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[13] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[12] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[11] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[10] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[9] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[8] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[7] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[6] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[5] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[4] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[3] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[2] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[1] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"d:\bartz\documents\lattice\triglut\source\scattertrig.v":89:23:89:37|Net And3A[0] appears to be an unidentified clock source. Assuming default frequency. 
