#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 23 11:07:38 2024
# Process ID: 11456
# Current directory: G:/Agha_VHDL/Getting_Started
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11920 G:\Agha_VHDL\Getting_Started\Getting_Started.xpr
# Log file: G:/Agha_VHDL/Getting_Started/vivado.log
# Journal file: G:/Agha_VHDL/Getting_Started\vivado.jou
# Running On: eslab-004, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 10, Host memory: 34082 MB
#-----------------------------------------------------------
start_gui
open_project G:/Agha_VHDL/Getting_Started/Getting_Started.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
set_property part xc7z020clg400-1 [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
add_files -norecurse G:/Agha_VHDL/Sourcecode-20240423/tasterXor_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/Agha_VHDL/Sourcecode-20240423/tasterXor_tb.vhd] -no_script -reset -force -quiet
remove_files  G:/Agha_VHDL/Sourcecode-20240423/tasterXor_tb.vhd
export_ip_user_files -of_objects  [get_files G:/Agha_VHDL/Sourcecode-20240423/tasterXor.vhd] -no_script -reset -force -quiet
remove_files  G:/Agha_VHDL/Sourcecode-20240423/tasterXor.vhd
add_files -norecurse G:/Agha_VHDL/Sourcecode-20240423/tasterXor.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse G:/Agha_VHDL/Sourcecode-20240423/tasterXor_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tasterXor_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
save_wave_config {G:/Agha_VHDL/Getting_Started/tasterXor_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse G:/Agha_VHDL/Getting_Started/tasterXor_tb_behav.wcfg
set_property xsim.view G:/Agha_VHDL/Getting_Started/tasterXor_tb_behav.wcfg [get_filesets sim_1]
current_design rtl_1
close_sim
