Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,83
design__inferred_latch__count,0
design__instance__count,998
design__instance__area,14705.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001112691592425108
power__switching__total,0.0006005130708217621
power__leakage__total,0.0000010182616279053036
power__total,0.0017142229480668902
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.38342205495848375
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3834367654139761
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11915729851200134
timing__setup__ws__corner:nom_fast_1p32V_m40C,4.6060463413764925
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119157
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.065488
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5734617387713983
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5734765047380435
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6235293569066255
timing__setup__ws__corner:nom_slow_1p08V_125C,3.007080891629018
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.623529
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,5.739537
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4568796859045748
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4568944518712199
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3057132966641461
timing__setup__ws__corner:nom_typ_1p20V_25C,4.027165381824028
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305713
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.218186
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.38342205495848375
clock__skew__worst_setup,0.3834367654139761
timing__hold__ws,0.11915729851200134
timing__setup__ws,3.007080891629018
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119157
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.739537
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,998
design__instance__area__stdcell,14705.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.508119
design__instance__utilization__stdcell,0.508119
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,33
design__instance__area__class:inverter,195.955
design__instance__count__class:sequential_cell,98
design__instance__area__class:sequential_cell,4623.09
design__instance__count__class:multi_input_combinational_cell,623
design__instance__area__class:multi_input_combinational_cell,6825.77
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,199
design__instance__area__class:timing_repair_buffer,2728.86
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24628.5
design__violations,0
design__instance__count__class:clock_buffer,22
design__instance__area__class:clock_buffer,199.584
design__instance__count__class:clock_inverter,19
design__instance__area__class:clock_inverter,103.421
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,110
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1103
route__net__special,2
route__drc_errors__iter:0,821
route__wirelength__iter:0,27803
route__drc_errors__iter:1,354
route__wirelength__iter:1,27522
route__drc_errors__iter:2,372
route__wirelength__iter:2,27319
route__drc_errors__iter:3,67
route__wirelength__iter:3,27138
route__drc_errors__iter:4,6
route__wirelength__iter:4,27115
route__drc_errors__iter:5,0
route__wirelength__iter:5,27111
route__drc_errors,0
route__wirelength,27111
route__vias,6682
route__vias__singlecut,6682
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,396.755
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,114
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,114
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,114
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,114
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000545354
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000580212
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000177508
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000580212
design_powergrid__voltage__worst,0.0000580212
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000580212
design_powergrid__drop__worst__net:VPWR,0.0000545354
design_powergrid__voltage__worst__net:VGND,0.0000580212
design_powergrid__drop__worst__net:VGND,0.0000580212
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002050000000000000023700659490533126927402918227016925811767578125
ir__drop__worst,0.0000545000000000000033571236068841159294606768526136875152587890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
