Analysis & Synthesis report for Wi_max_top_wrapper
Wed Feb 27 21:31:39 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i
 13. Port Connectivity Checks: "Clock_100MHz:my_pll"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 27 21:31:39 2019           ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                   ; Wi_max_top_wrapper                              ;
; Top-level Entity Name           ; Wi_max_top_wrapper                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Wi_max_top_wrapper ; Wi_max_top_wrapper ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------+--------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                   ; Library      ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------+--------------+
; Wi_max_top_wrapper.vhd           ; yes             ; User VHDL File              ; E:/asic/Wi_max_top_wrapper.vhd                                 ;              ;
; Wi_max_top.vhd                   ; yes             ; User VHDL File              ; E:/asic/Wi_max_top.vhd                                         ;              ;
; prbs.vhd                         ; yes             ; User VHDL File              ; E:/asic/prbs.vhd                                               ;              ;
; modulator.vhd                    ; yes             ; User VHDL File              ; E:/asic/modulator.vhd                                          ;              ;
; interleaver.vhd                  ; yes             ; User VHDL File              ; E:/asic/interleaver.vhd                                        ;              ;
; encoder.vhd                      ; yes             ; User VHDL File              ; E:/asic/encoder.vhd                                            ;              ;
; Clock_100MHz.vhd                 ; yes             ; User Wizard-Generated File  ; E:/asic/Clock_100MHz.vhd                                       ; Clock_100MHz ;
; Clock_100MHz/Clock_100MHz_0002.v ; yes             ; User Verilog HDL File       ; E:/asic/Clock_100MHz/Clock_100MHz_0002.v                       ; Clock_100MHz ;
; output_files/debouncer.vhd       ; yes             ; User VHDL File              ; E:/asic/output_files/debouncer.vhd                             ;              ;
; altera_pll.v                     ; yes             ; Megafunction                ; c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v ;              ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------+--------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 644       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 877       ;
;     -- 7 input functions                    ; 25        ;
;     -- 6 input functions                    ; 169       ;
;     -- 5 input functions                    ; 219       ;
;     -- 4 input functions                    ; 214       ;
;     -- <=3 input functions                  ; 250       ;
;                                             ;           ;
; Dedicated logic registers                   ; 950       ;
;                                             ;           ;
; I/O pins                                    ; 0         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; reset_not ;
; Maximum fan-out                             ; 947       ;
; Total fan-out                               ; 7248      ;
; Average fan-out                             ; 3.96      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name        ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Wi_max_top_wrapper                         ; 877 (219)           ; 950 (233)                 ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper                                                                                 ; Wi_max_top_wrapper ; work         ;
;    |Clock_100MHz:my_pll|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|Clock_100MHz:my_pll                                                             ; Clock_100MHz       ; clock_100mhz ;
;       |Clock_100MHz_0002:clock_100mhz_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst                         ; Clock_100MHz_0002  ; Clock_100MHz ;
;          |altera_pll:altera_pll_i|          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i ; altera_pll         ; work         ;
;    |debounce:my_debouncer_ready|            ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|debounce:my_debouncer_ready                                                     ; debounce           ; work         ;
;    |wimax:my_wimax|                         ; 634 (0)             ; 694 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|wimax:my_wimax                                                                  ; wimax              ; work         ;
;       |encoder:my_encoder|                  ; 221 (221)           ; 237 (237)                 ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|wimax:my_wimax|encoder:my_encoder                                               ; encoder            ; work         ;
;       |interleaver:my_interleaver|          ; 373 (373)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|wimax:my_wimax|interleaver:my_interleaver                                       ; interleaver        ; work         ;
;       |modulator:my_modulator|              ; 8 (8)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|wimax:my_wimax|modulator:my_modulator                                           ; modulator          ; work         ;
;       |prbs:my_randomizer|                  ; 32 (32)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |Wi_max_top_wrapper|wimax:my_wimax|prbs:my_randomizer                                               ; prbs               ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Altera ; altera_pll   ; 16.1    ; N/A          ; N/A          ; |Wi_max_top_wrapper|Clock_100MHz:my_pll ; Clock_100MHz.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 950   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 941   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 639   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; wimax:my_wimax|interleaver:my_interleaver|on_going ; 3       ;
; wimax:my_wimax|encoder:my_encoder|on_going         ; 10      ;
; Total number of inverted registers = 2             ;         ;
+----------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Wi_max_top_wrapper|wimax:my_wimax|prbs:my_randomizer|counter[0] ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Wi_max_top_wrapper|debounce:my_debouncer_ready|counter_reg[5]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Wi_max_top_wrapper|wimax:my_wimax|prbs:my_randomizer|r_reg[14]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Wi_max_top_wrapper|wimax:my_wimax|prbs:my_randomizer|r_reg[7]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                       ;
; pll_type                             ; General                ; String                                                       ;
; pll_subtype                          ; General                ; String                                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                                               ;
; operation_mode                       ; direct                 ; String                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                               ;
; data_rate                            ; 0                      ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                               ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                       ;
; phase_shift1                         ; 0 ps                   ; String                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                               ;
; clock_name_0                         ;                        ; String                                                       ;
; clock_name_1                         ;                        ; String                                                       ;
; clock_name_2                         ;                        ; String                                                       ;
; clock_name_3                         ;                        ; String                                                       ;
; clock_name_4                         ;                        ; String                                                       ;
; clock_name_5                         ;                        ; String                                                       ;
; clock_name_6                         ;                        ; String                                                       ;
; clock_name_7                         ;                        ; String                                                       ;
; clock_name_8                         ;                        ; String                                                       ;
; clock_name_global_0                  ; false                  ; String                                                       ;
; clock_name_global_1                  ; false                  ; String                                                       ;
; clock_name_global_2                  ; false                  ; String                                                       ;
; clock_name_global_3                  ; false                  ; String                                                       ;
; clock_name_global_4                  ; false                  ; String                                                       ;
; clock_name_global_5                  ; false                  ; String                                                       ;
; clock_name_global_6                  ; false                  ; String                                                       ;
; clock_name_global_7                  ; false                  ; String                                                       ;
; clock_name_global_8                  ; false                  ; String                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                               ;
; pll_slf_rst                          ; false                  ; String                                                       ;
; pll_bw_sel                           ; low                    ; String                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_100MHz:my_pll"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 950                         ;
;     CLR               ; 309                         ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 534                         ;
;     ENA CLR SCLR      ; 90                          ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 877                         ;
;     arith             ; 127                         ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 4                           ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 725                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 214                         ;
;         5 data inputs ; 219                         ;
;         6 data inputs ; 169                         ;
; boundary_port         ; 4                           ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Wed Feb 27 21:31:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --recompile=on
Warning (125092): Tcl Script File platform/V/img_index.qip not found
    Info (125063): set_global_assignment -name QIP_FILE platform/V/img_index.qip
Warning (125092): Tcl Script File platform/V/img_data.qip not found
    Info (125063): set_global_assignment -name QIP_FILE platform/V/img_data.qip
Warning (125092): Tcl Script File platform/V/vga_pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE platform/V/vga_pll.qip
Warning (125092): Tcl Script File V/vga_pll.sip not found
    Info (125063): set_global_assignment -name SIP_FILE V/vga_pll.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wi_max_top_wrapper.vhd
    Info (12022): Found design unit 1: Wi_max_top_wrapper-wrapper File: E:/asic/Wi_max_top_wrapper.vhd Line: 15
    Info (12023): Found entity 1: Wi_max_top_wrapper File: E:/asic/Wi_max_top_wrapper.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file wi_max_top.vhd
    Info (12022): Found design unit 1: wimax-my_wimax File: E:/asic/Wi_max_top.vhd Line: 16
    Info (12023): Found entity 1: wimax File: E:/asic/Wi_max_top.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file prbs.vhd
    Info (12022): Found design unit 1: prbs-prbs_arch File: E:/asic/prbs.vhd Line: 12
    Info (12023): Found entity 1: prbs File: E:/asic/prbs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file modulator.vhd
    Info (12022): Found design unit 1: modulator-modulator_arch File: E:/asic/modulator.vhd Line: 15
    Info (12023): Found entity 1: modulator File: E:/asic/modulator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file interleaver.vhd
    Info (12022): Found design unit 1: interleaver-interleaver_body File: E:/asic/interleaver.vhd Line: 16
    Info (12023): Found entity 1: interleaver File: E:/asic/interleaver.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file encoder.vhd
    Info (12022): Found design unit 1: encoder-encoder_arch File: E:/asic/encoder.vhd Line: 13
    Info (12023): Found entity 1: encoder File: E:/asic/encoder.vhd Line: 4
Warning (12019): Can't analyze file -- file V/video_sync_generator.v is missing
Warning (12019): Can't analyze file -- file V/vga_controller.v is missing
Warning (12019): Can't analyze file -- file V/SEG7_LUT_6.v is missing
Warning (12019): Can't analyze file -- file V/SEG7_LUT.v is missing
Warning (12019): Can't analyze file -- file V/Reset_Delay.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file clock_100mhz.vhd
    Info (12022): Found design unit 1: Clock_100MHz-rtl File: E:/asic/Clock_100MHz.vhd Line: 20
    Info (12023): Found entity 1: Clock_100MHz File: E:/asic/Clock_100MHz.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clock_100mhz/clock_100mhz_0002.v
    Info (12023): Found entity 1: Clock_100MHz_0002 File: E:/asic/Clock_100MHz/Clock_100MHz_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file output_files/debouncer.vhd
    Info (12022): Found design unit 1: debounce-arch File: E:/asic/output_files/debouncer.vhd Line: 14
    Info (12023): Found entity 1: debounce File: E:/asic/output_files/debouncer.vhd Line: 5
Info (12127): Elaborating entity "Wi_max_top_wrapper" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Wi_max_top_wrapper.vhd(55): object "locked" assigned a value but never read File: E:/asic/Wi_max_top_wrapper.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(61): used explicit default value for signal "ROM_in" because signal was never assigned a value File: E:/asic/Wi_max_top_wrapper.vhd Line: 61
Warning (10540): VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(64): used explicit default value for signal "rightI" because signal was never assigned a value File: E:/asic/Wi_max_top_wrapper.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(65): used explicit default value for signal "rightQ" because signal was never assigned a value File: E:/asic/Wi_max_top_wrapper.vhd Line: 65
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:my_debouncer_ready" File: E:/asic/Wi_max_top_wrapper.vhd Line: 73
Info (12128): Elaborating entity "wimax" for hierarchy "wimax:my_wimax" File: E:/asic/Wi_max_top_wrapper.vhd Line: 82
Info (12128): Elaborating entity "prbs" for hierarchy "wimax:my_wimax|prbs:my_randomizer" File: E:/asic/Wi_max_top.vhd Line: 63
Info (12128): Elaborating entity "encoder" for hierarchy "wimax:my_wimax|encoder:my_encoder" File: E:/asic/Wi_max_top.vhd Line: 74
Info (12128): Elaborating entity "interleaver" for hierarchy "wimax:my_wimax|interleaver:my_interleaver" File: E:/asic/Wi_max_top.vhd Line: 85
Info (12128): Elaborating entity "modulator" for hierarchy "wimax:my_wimax|modulator:my_modulator" File: E:/asic/Wi_max_top.vhd Line: 95
Info (12128): Elaborating entity "Clock_100MHz" for hierarchy "Clock_100MHz:my_pll" File: E:/asic/Wi_max_top_wrapper.vhd Line: 95
Info (12128): Elaborating entity "Clock_100MHz_0002" for hierarchy "Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst" File: E:/asic/Clock_100MHz.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" File: E:/asic/Clock_100MHz/Clock_100MHz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" File: E:/asic/Clock_100MHz/Clock_100MHz_0002.v Line: 85
Info (12133): Instantiated megafunction "Clock_100MHz:my_pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/asic/Clock_100MHz/Clock_100MHz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12244): Starting Rapid Recompile for partition "Top"
Info (21057): Implemented 1405 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1400 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 729 megabytes
    Info: Processing ended: Wed Feb 27 21:31:41 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:28


