{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683307496833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683307496837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 12:24:56 2023 " "Processing started: Fri May 05 12:24:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683307496837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307496837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3D_Pong -c Lab6_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307496837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683307497832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683307497832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 1 1 " "Found 1 design units, including 1 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Row_to_clear row_to_clear Game_Logic.sv(13) " "Verilog HDL Declaration information at Game_Logic.sv(13): object \"Row_to_clear\" differs only in case from object \"row_to_clear\" in the same scope" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Num_rows_to_clear num_rows_to_clear Game_Logic.sv(12) " "Verilog HDL Declaration information at Game_Logic.sv(12): object \"Num_rows_to_clear\" differs only in case from object \"num_rows_to_clear\" in the same scope" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clear_row clear_row Game_Logic.sv(11) " "Verilog HDL Declaration information at Game_Logic.sv(11): object \"Clear_row\" differs only in case from object \"clear_row\" in the same scope" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Score_to_add score_to_add Game_Logic.sv(14) " "Verilog HDL Declaration information at Game_Logic.sv(14): object \"Score_to_add\" differs only in case from object \"score_to_add\" in the same scope" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Logic " "Found entity 1: Game_Logic" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tetris.sv 1 1 " "Found 1 design units, including 1 entities, in source file tetris.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tetris " "Found entity 1: tetris" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "v/Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683307504733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rw_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rw_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RW_Test " "Found entity 1: RW_Test" {  } { { "v/RW_Test.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "v/pll_test.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504807 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504822 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504827 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504957 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504957 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504957 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504957 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key lab62.sv(15) " "Verilog HDL Declaration information at lab62.sv(15): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683307504969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504973 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683307504975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307504994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307504994 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1683307505018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683307505199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "hex_digits_pio" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "jtag_uart_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307505459 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307505459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307505717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307505717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307505750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506034 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307506034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "key" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "keycode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "leds_pio" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "nios2_gen2_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307506917 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307506917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307506973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307506973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307506977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507114 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307507114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507394 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307507394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307507450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307507450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507616 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307507616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "onchip_memory2_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307507696 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307507696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mg1 " "Found entity 1: altsyncram_2mg1" {  } { { "db/altsyncram_2mg1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307507761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307507761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mg1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated " "Elaborating entity \"altsyncram_2mg1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307507765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307508525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307508525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_2mg1.tdf" "decode3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307508530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mux_93b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307508577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307508577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_2mg1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_2mg1.tdf" "mux2" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_2mg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307508581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "spi_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sysid_qsys_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "timer_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_gpx lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62_soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_gpx" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_rst" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "mm_interconnect_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "keys_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307509940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "irq_mapper" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller_001" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/lab62_soc.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0 sdram_pll0:pll " "Elaborating entity \"sdram_pll0\" for hierarchy \"sdram_pll0:pll\"" {  } { { "lab62.sv" "pll" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll0:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll0:pll\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "altpll_component" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll0:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll0:pll\|altpll:altpll_component\"" {  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll0:pll\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll0:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307510638 ""}  } { { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307510638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_altpll " "Found entity 1: sdram_pll0_altpll" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307510694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307510694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0_altpll sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated " "Elaborating entity \"sdram_pll0_altpll\" for hierarchy \"sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:sdram_controller " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:sdram_controller\"" {  } { { "lab62.sv" "sdram_controller" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(313) " "Verilog HDL assignment warning at Sdram_Control.v(313): truncated value with size 32 to match size of target (10)" {  } { { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307510719 "|lab62|Sdram_Control:sdram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:sdram_controller\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:sdram_controller\|control_interface:control1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "control1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307510770 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307510770 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "v/Sdram_Control/control_interface.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307510771 "|lab62|Sdram_Control:sdram_controller|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:sdram_controller\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:sdram_controller\|command:command1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "command1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510781 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683307510783 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683307510783 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683307510783 "|lab62|Sdram_Control:sdram_controller|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:sdram_controller\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:sdram_controller\|sdr_data_path:data_path1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "data_path1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "v/Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307510793 "|lab62|Sdram_Control:sdram_controller|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "write_fifo1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307510803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307511080 ""}  } { { "v/Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307511080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_54p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_54p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_54p1 " "Found entity 1: dcfifo_54p1" {  } { { "db/dcfifo_54p1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_54p1 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated " "Elaborating entity \"dcfifo_54p1\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ssa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ssa " "Found entity 1: a_gray2bin_ssa" {  } { { "db/a_gray2bin_ssa.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_gray2bin_ssa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ssa Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ssa\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rh6 " "Found entity 1: a_graycounter_rh6" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rh6 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p " "Elaborating entity \"a_graycounter_rh6\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_rh6:rdptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "rdptr_g1p" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nvb " "Found entity 1: a_graycounter_nvb" {  } { { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nvb Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p " "Elaborating entity \"a_graycounter_nvb\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|a_graycounter_nvb:wrptr_g1p\"" {  } { { "db/dcfifo_54p1.tdf" "wrptr_g1p" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b681 " "Found entity 1: altsyncram_b681" {  } { { "db/altsyncram_b681.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_b681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b681 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram " "Elaborating entity \"altsyncram_b681\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|altsyncram_b681:fifo_ram\"" {  } { { "db/dcfifo_54p1.tdf" "fifo_ram" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_brp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_54p1.tdf" "rs_dgwp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_54p1.tdf" "ws_dgrp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_di5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_di5 " "Found entity 1: cmpr_di5" {  } { { "db/cmpr_di5.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_di5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307511587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307511587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_di5 Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp " "Elaborating entity \"cmpr_di5\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_54p1:auto_generated\|cmpr_di5:rdempty_eq_comp\"" {  } { { "db/dcfifo_54p1.tdf" "rdempty_eq_comp" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/dcfifo_54p1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:sdram_controller\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "v/Sdram_Control/Sdram_Control.v" "read_fifo1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/Sdram_Control/Sdram_Control.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tetris tetris:tet " "Elaborating entity \"tetris\" for hierarchy \"tetris:tet\"" {  } { { "lab62.sv" "tet" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307511954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_counter tetris.sv(50) " "Verilog HDL or VHDL warning at tetris.sv(50): object \"read_counter\" assigned a value but never read" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683307511955 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tetris.sv(139) " "Verilog HDL assignment warning at tetris.sv(139): truncated value with size 32 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511956 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tetris.sv(172) " "Verilog HDL assignment warning at tetris.sv(172): truncated value with size 32 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511957 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tetris.sv(200) " "Verilog HDL assignment warning at tetris.sv(200): truncated value with size 32 to match size of target (8)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511957 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 8 tetris.sv(201) " "Verilog HDL assignment warning at tetris.sv(201): truncated value with size 25 to match size of target (8)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511957 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(461) " "Verilog HDL assignment warning at tetris.sv(461): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(462) " "Verilog HDL assignment warning at tetris.sv(462): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(463) " "Verilog HDL assignment warning at tetris.sv(463): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(464) " "Verilog HDL assignment warning at tetris.sv(464): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(466) " "Verilog HDL assignment warning at tetris.sv(466): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(467) " "Verilog HDL assignment warning at tetris.sv(467): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(468) " "Verilog HDL assignment warning at tetris.sv(468): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 25 tetris.sv(469) " "Verilog HDL assignment warning at tetris.sv(469): truncated value with size 50 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511963 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 25 tetris.sv(471) " "Verilog HDL assignment warning at tetris.sv(471): truncated value with size 49 to match size of target (25)" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307511964 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Red tetris.sv(39) " "Output port \"Red\" at tetris.sv(39) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Green tetris.sv(39) " "Output port \"Green\" at tetris.sv(39) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Blue tetris.sv(39) " "Output port \"Blue\" at tetris.sv(39) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_num_4 tetris.sv(40) " "Output port \"hex_num_4\" at tetris.sv(40) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_num_3 tetris.sv(40) " "Output port \"hex_num_3\" at tetris.sv(40) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_num_1 tetris.sv(40) " "Output port \"hex_num_1\" at tetris.sv(40) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex_num_0 tetris.sv(40) " "Output port \"hex_num_0\" at tetris.sv(40) has no driver" {  } { { "tetris.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/tetris.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683307511968 "|lab62|tetris:tet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Logic Game_Logic:game " "Elaborating entity \"Game_Logic\" for hierarchy \"Game_Logic:game\"" {  } { { "lab62.sv" "game" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "piece_rotation Game_Logic.sv(70) " "Verilog HDL or VHDL warning at Game_Logic.sv(70): object \"piece_rotation\" assigned a value but never read" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683307512045 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(96) " "Verilog HDL assignment warning at Game_Logic.sv(96): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512048 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(216) " "Verilog HDL assignment warning at Game_Logic.sv(216): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512051 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(221) " "Verilog HDL assignment warning at Game_Logic.sv(221): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512051 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Logic.sv(249) " "Verilog HDL assignment warning at Game_Logic.sv(249): truncated value with size 32 to match size of target (5)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512052 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_Logic.sv(257) " "Verilog HDL assignment warning at Game_Logic.sv(257): truncated value with size 32 to match size of target (4)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512052 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(282) " "Verilog HDL assignment warning at Game_Logic.sv(282): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512053 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(285) " "Verilog HDL assignment warning at Game_Logic.sv(285): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512053 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(288) " "Verilog HDL assignment warning at Game_Logic.sv(288): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512053 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(303) " "Verilog HDL assignment warning at Game_Logic.sv(303): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512054 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(306) " "Verilog HDL assignment warning at Game_Logic.sv(306): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512054 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(309) " "Verilog HDL assignment warning at Game_Logic.sv(309): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512054 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(323) " "Verilog HDL assignment warning at Game_Logic.sv(323): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512054 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(326) " "Verilog HDL assignment warning at Game_Logic.sv(326): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512055 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(329) " "Verilog HDL assignment warning at Game_Logic.sv(329): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512055 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(343) " "Verilog HDL assignment warning at Game_Logic.sv(343): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512055 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(346) " "Verilog HDL assignment warning at Game_Logic.sv(346): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512055 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Game_Logic.sv(349) " "Verilog HDL assignment warning at Game_Logic.sv(349): truncated value with size 32 to match size of target (7)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512056 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Game_Logic.sv(372) " "Verilog HDL assignment warning at Game_Logic.sv(372): truncated value with size 32 to match size of target (3)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512057 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Game_Logic.sv(386) " "Verilog HDL assignment warning at Game_Logic.sv(386): truncated value with size 32 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512058 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Game_Logic.sv(410) " "Verilog HDL assignment warning at Game_Logic.sv(410): truncated value with size 32 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512059 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Game_Logic.sv(519) " "Verilog HDL assignment warning at Game_Logic.sv(519): truncated value with size 32 to match size of target (4)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512070 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Logic.sv(533) " "Verilog HDL assignment warning at Game_Logic.sv(533): truncated value with size 32 to match size of target (5)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512071 "|lab62|Game_Logic:game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Game_Logic.sv(547) " "Verilog HDL assignment warning at Game_Logic.sv(547): truncated value with size 32 to match size of target (6)" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512071 "|lab62|Game_Logic:game"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Pieces " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Pieces\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1683307512269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colormap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colormap\"" {  } { { "lab62.sv" "colormap" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(22) " "Verilog HDL assignment warning at Color_Mapper.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512320 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Color_Mapper.sv(23) " "Verilog HDL assignment warning at Color_Mapper.sv(23): truncated value with size 32 to match size of target (10)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512320 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(179) " "Verilog HDL assignment warning at Color_Mapper.sv(179): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512322 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(181) " "Verilog HDL assignment warning at Color_Mapper.sv(181): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512322 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(183) " "Verilog HDL assignment warning at Color_Mapper.sv(183): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512322 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(185) " "Verilog HDL assignment warning at Color_Mapper.sv(185): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512323 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(204) " "Verilog HDL assignment warning at Color_Mapper.sv(204): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512323 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(206) " "Verilog HDL assignment warning at Color_Mapper.sv(206): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512323 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(208) " "Verilog HDL assignment warning at Color_Mapper.sv(208): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512323 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(210) " "Verilog HDL assignment warning at Color_Mapper.sv(210): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512323 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(229) " "Verilog HDL assignment warning at Color_Mapper.sv(229): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512324 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(231) " "Verilog HDL assignment warning at Color_Mapper.sv(231): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512324 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(233) " "Verilog HDL assignment warning at Color_Mapper.sv(233): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512324 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(274) " "Verilog HDL assignment warning at Color_Mapper.sv(274): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512325 "|lab62|color_mapper:colormap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(308) " "Verilog HDL assignment warning at Color_Mapper.sv(308): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512325 "|lab62|color_mapper:colormap"}
{ "Warning" "WSGN_SEARCH_FILE" "font_rom.sv 1 1 " "Using design file font_rom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307512365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683307512365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:colormap\|font_rom:font " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:colormap\|font_rom:font\"" {  } { { "Color_Mapper.sv" "font" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "lab62.sv" "vga_ctrl" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512429 "|lab62|vga_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512429 "|lab62|vga_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "lab62.sv" "timer" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(25) " "Verilog HDL assignment warning at timer.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/timer.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512437 "|lab62|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(38) " "Verilog HDL assignment warning at timer.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/timer.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512438 "|lab62|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(42) " "Verilog HDL assignment warning at timer.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/timer.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683307512438 "|lab62|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:score " "Elaborating entity \"score\" for hierarchy \"score:score\"" {  } { { "lab62.sv" "score" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307512444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5j14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5j14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5j14 " "Found entity 1: altsyncram_5j14" {  } { { "db/altsyncram_5j14.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_5j14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307521714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307521714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mth " "Found entity 1: cntr_mth" {  } { { "db/cntr_mth.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_mth.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_lrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307522989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307522989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307523115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307523115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307523176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307523176 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307523595 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683307523789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.05.12:25:26 Progress: Loading sldb845612e/alt_sld_fab_wrapper_hw.tcl " "2023.05.05.12:25:26 Progress: Loading sldb845612e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307526716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307528798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307528928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307531756 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1683307532455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb845612e/alt_sld_fab.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307532658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307532756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307532770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307532840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532930 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307532930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307532930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/ip/sldb845612e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307533005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307533005 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "tetris:tet\|row_reg_rtl_0 " "Inferred RAM node \"tetris:tet\|row_reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1683307538873 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tetris:tet\|row_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tetris:tet\|row_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1683307547385 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1683307547385 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683307547385 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:colormap\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:colormap\|Mult3\"" {  } { { "Color_Mapper.sv" "Mult3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Mod2\"" {  } { { "Color_Mapper.sv" "Mod2" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game_Logic:game\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game_Logic:game\|Mod0\"" {  } { { "Game_Logic.sv" "Mod0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 515 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:score\|Mod0\"" {  } { { "score.sv" "Mod0" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:score\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:score\|Mod1\"" {  } { { "score.sv" "Mod1" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:score\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:score\|Mod2\"" {  } { { "score.sv" "Mod2" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score:score\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score:score\|Mod3\"" {  } { { "score.sv" "Mod3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Mod3\"" {  } { { "Color_Mapper.sv" "Mod3" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 307 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:colormap\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:colormap\|Div4\"" {  } { { "Color_Mapper.sv" "Div4" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 308 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307547386 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1683307547386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tetris:tet\|altsyncram:row_reg_rtl_0 " "Elaborated megafunction instantiation \"tetris:tet\|altsyncram:row_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307547420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tetris:tet\|altsyncram:row_reg_rtl_0 " "Instantiated megafunction \"tetris:tet\|altsyncram:row_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307547420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6g1 " "Found entity 1: altsyncram_u6g1" {  } { { "db/altsyncram_u6g1.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/altsyncram_u6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307547479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307547479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307547587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_mult:Mult3 " "Instantiated megafunction \"color_mapper:colormap\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307547587 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307547587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core color_mapper:colormap\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307547739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder color_mapper:colormap\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307547820 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:colormap\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307547933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_1qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307547995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307547995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:colormap\|lpm_mult:Mult3\|altshift:external_latency_ffs color_mapper:colormap\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:colormap\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 233 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307548050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Mod0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307548125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548125 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307548125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Mod2\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307548496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Mod2 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548496 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307548496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307548716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548716 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307548716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Logic:game\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Game_Logic:game\|lpm_divide:Mod0\"" {  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 515 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307548870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Logic:game\|lpm_divide:Mod0 " "Instantiated megafunction \"Game_Logic:game\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307548870 ""}  } { { "Game_Logic.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Game_Logic.sv" 515 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307548870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_8kl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_u_div_oee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307548998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307548998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score:score\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score:score\|lpm_divide:Mod0\"" {  } { { "score.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307549075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score:score\|lpm_divide:Mod0 " "Instantiated megafunction \"score:score\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549075 ""}  } { { "score.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/score.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307549075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_9kl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_u_div_qee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Mod3\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 307 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307549556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Mod3 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549556 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 307 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307549556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nll " "Found entity 1: lpm_divide_nll" {  } { { "db/lpm_divide_nll.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_nll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:colormap\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"color_mapper:colormap\|lpm_divide:Div4\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 308 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307549774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:colormap\|lpm_divide:Div4 " "Instantiated megafunction \"color_mapper:colormap\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683307549774 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/Color_Mapper.sv" 308 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683307549774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683307549830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307549830 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683307551984 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1683307552171 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1683307552171 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1683307552171 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1683307552171 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1683307552171 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1683307552171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf" 32 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf" 32 2 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_rh6.tdf" 45 2 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/a_graycounter_nvb.tdf" 45 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683307552237 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683307552237 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307558380 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683307558380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683307558381 "|lab62|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683307558381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307558827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683307571152 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1683307571389 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1683307571389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg " "Generated suppressed messages file C:/Users/user1/Desktop/NES-on-FPGA/pong/output_files/Lab6_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307572005 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 863 865 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 863 of its 865 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1683307576403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683307576624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683307576624 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sdram_pll0:pll\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/db/sdram_pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "v/sdram_pll0.v" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/v/sdram_pll0.v" 107 0 0 } } { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 184 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1683307577018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/user1/Desktop/NES-on-FPGA/pong/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683307577693 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683307577693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18436 " "Implemented 18436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683307577694 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683307577694 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1683307577694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17583 " "Implemented 17583 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683307577694 ""} { "Info" "ICUT_CUT_TM_RAMS" "704 " "Implemented 704 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1683307577694 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1683307577694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683307577694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5114 " "Peak virtual memory: 5114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683307577784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 12:26:17 2023 " "Processing ended: Fri May 05 12:26:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683307577784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683307577784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683307577784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683307577784 ""}
