#ifndef CFO_AND_DTC_REGISTERS_H
#define CFO_AND_DTC_REGISTERS_H

//#include <bitset> // std::bitset
//#include <cstdint> // uint8_t, uint16_t
#include <functional>  // std::bind, std::function
#include <vector>      // std::vector
#include <optional>

#include "mu2edev.h"

#define DTCLIB_COMMON_REGISTERS \
	CFOandDTC_Register_DesignVersion = 0x9000, \
	CFOandDTC_Register_DesignDate = 0x9004, \
	CFOandDTC_Register_DesignStatus = 0x9008, \
	CFOandDTC_Register_VivadoVersion = 0x900C, \
	CFOandDTC_Register_FPGA_Temperature = 0x9010, \
	CFOandDTC_Register_FPGA_VCCINT = 0x9014, \
	CFOandDTC_Register_FPGA_VCCAUX = 0x9018, \
	CFOandDTC_Register_FPGA_VCCBRAM = 0x901C, \
	CFOandDTC_Register_FPGA_MonitorAlarm = 0x9020, \
	CFOandDTC_Register_Scratch = 0x9030,  \
	CFOandDTC_Register_Control = 0x9100,  \
	CFOandDTC_Register_DMATransferLength = 0x9104,  \
	CFOandDTC_Register_SERDES_LoopbackEnable = 0x9108, \
	CFOandDTC_Register_ClockOscillatorStatus = 0x910C, \
	CFOandDTC_Register_LinkEnable = 0x9114, \
	CFOandDTC_Register_SERDES_Reset = 0x9118, \
	CFOandDTC_Register_SERDES_RXDisparityError = 0x911C, \
	CFOandDTC_Register_SERDES_RXCharacterNotInTableError = 0x9120, \
	CFOandDTC_Register_SERDES_UnlockError = 0x9124, \
	CFOandDTC_Register_SERDES_PLLLocked = 0x9128, /* not in CFO (?) */ \
	CFOandDTC_Register_SERDES_PLLPowerDown = 0x912C, /* not in CFO (?) */ \
	CFOandDTC_Register_SERDES_CDRLockCommaCount = 0x9130,	 \
	CFOandDTC_Register_SERDES_RXStatus = 0x9134, \
	CFOandDTC_Register_SERDES_ResetDone = 0x9138, \
	CFOandDTC_Register_SERDESClock_IICBusLow = 0x9168, \
	CFOandDTC_Register_SERDESClock_IICBusHigh = 0x916C, \
	CFOandDTC_Register_FireflyTX_IICBusControl = 0x9284, \
	CFOandDTC_Register_FireflyTX_IICBusConfigLow = 0x9288, \
	CFOandDTC_Register_FireflyTX_IICBusConfigHigh = 0x928C, \
	CFOandDTC_Register_FireflyRX_IICBusControl = 0x9294, \
	CFOandDTC_Register_FireflyRX_IICBusConfigLow = 0x9298, \
	CFOandDTC_Register_FireflyRX_IICBusConfigHigh = 0x929C, \
	CFOandDTC_Register_FireflyTXRX_IICBusControl = 0x92A4, \
	CFOandDTC_Register_FireflyTXRX_IICBusConfigLow = 0x92A8, \
	CFOandDTC_Register_FireflyTXRX_IICBusConfigHigh = 0x92AC, \
	CFOandDTC_Register_FireFlyControlStatus = 0x93A0


namespace DTCLib {

	typedef uint16_t CFOandDTC_Register; //defined enum in CFOandDTC_Registers.cpp


/// <summary>
/// The RegisterFormatter class is used to print a DTC register in a human-readable format
/// </summary>
struct RegisterFormatter
{
	/// <summary>
	/// Default Constructor with zero values
	/// </summary>
	RegisterFormatter()
		: address(0), value(0), descWidth(28), description(""), vals() {}

	/// <summary>
	/// Default Copy Consturctor
	/// </summary>
	/// <param name="r">RegisterFormatter to copy</param>
	RegisterFormatter(const RegisterFormatter& r) = default;
	/// <summary>
	/// Default Move Constructor
	/// </summary>
	/// <param name="r">RegisterFormatter rvalue</param>
	RegisterFormatter(RegisterFormatter&& r) = default;
	uint16_t address;               ///< Address of the register
	uint32_t value;                 ///< Value of the register
	int descWidth;                  ///< Display width of description field
	std::string description;        ///< Description of the register (name)
	std::vector<std::string> vals;  ///< Human-readable descriptions of register values (bits, etc)

	/// <summary>
	/// Default Copy Assignment Operator
	/// </summary>
	/// <param name="r">RHS</param>
	/// <returns>RegisterFormatter regerence</returns>
	RegisterFormatter& operator=(const RegisterFormatter& r) = default;

	/// <summary>
	/// Write out the RegisterFormatter to the given stream. This function uses setw to make sure that fields for
	/// different registers still line up.
	/// Format is: "    0xADDR  | 0xVALUEXXX | DESCRIPTION: Variable size, minimum of 28 chars | Value 1
	///                                                                                        | Value 2 ..."
	/// </summary>
	/// <param name="stream">Stream to write register data to</param>
	/// <param name="reg">RegisterFormatter to write</param>
	/// <returns>Stream reference for continued streaming</returns>
	friend std::ostream& operator<<(std::ostream& stream, const RegisterFormatter& reg)
	{
		stream << std::hex << std::setfill('0');
		{ //move address to right-align with values
			std::string placeholder = "";
			placeholder.resize(reg.descWidth - 6, ' ');
			stream << placeholder;
		}
		stream << "0x" << std::setw(4) << static_cast<int>(reg.address) << " | 0x" << std::setw(8)
			   << static_cast<int>(reg.value) << " | ";
		auto tmp = reg.description;
		tmp.resize(reg.descWidth, ' ');
		stream << '\n' << tmp << " | ";

		if (!reg.vals.empty()) {
		auto first = true;
		for (auto i : reg.vals)
		{
			if (!first)
			{
				std::string placeholder = "";
				placeholder.resize(reg.descWidth, ' ');
				stream << //"                           " << 
					placeholder << " | ";
			}
			stream << i << std::endl;
			first = false;
		}
		}
		else
		{
			stream << std::endl;
		}

		return stream;
	}
}; // end RegisterFormatter class

/// <summary>
/// The CFOandDTC_Registers class represents the common CFO-and-DTC Register space, and all the methods necessary to read and write those
/// registers. Each register has, at the very least, a read method, a write method, and a RegisterFormatter method
/// which formats the register value in a human-readable way.
/// </summary>
class CFOandDTC_Registers
{
public:
	explicit CFOandDTC_Registers();

	virtual ~CFOandDTC_Registers();

	/// <summary>
	/// Get a pointer to the device handle
	/// </summary>
	/// <returns>mu2edev* pointer</returns>
	mu2edev* GetDevice() { return &device_; }

	/// <summary>
	/// Get the current DTC UID for this instance
	/// </summary>
	/// <returns>The current DTC UID for this instance</returns>
	std::string getDeviceUID() { return GetDevice()->getDeviceUID(); }

	std::string FormattedRegDump(int width, const std::vector<std::function<RegisterFormatter()>>& regVec);
	virtual const std::vector<std::function<RegisterFormatter()>>& getFormattedDumpFunctions() = 0; //pure virtual
	virtual const std::vector<std::function<RegisterFormatter()>>& getFormattedSimpleDumpFunctions() = 0; //pure virtual


	//
	// Register IO Functions ----------------
	//

	virtual void ResetPCIe() = 0; //pure virtual
	virtual void FlashLEDs() = 0; //pure virtual

	// Desgin Version/Date Registers
	std::string ReadDesignVersion();
	RegisterFormatter FormatDesignVersion();
	std::string ReadDesignDate(std::optional<uint32_t> val = std::nullopt);
    std::string ReadDesigFlavour(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatDesignDate();
	std::string ReadDesignVersionNumber(std::optional<uint32_t> val = std::nullopt);
	std::string ReadDesignLinkSpeed(std::optional<uint32_t> val = std::nullopt);
	std::string ReadDesignType(std::optional<uint32_t> val = std::nullopt);

	// Vivado Version Register
	virtual std::string ReadVivadoVersionNumber(std::optional<uint32_t> val = std::nullopt);
	virtual RegisterFormatter FormatVivadoVersion();

	// FPGA Temperature Register
	double ReadFPGATemperature(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatFPGATemperature();

	// FPGA VCCINT Voltage Register
	double ReadFPGAVCCINTVoltage(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatFPGAVCCINT();

	// FPGA VCCAUX Voltage Register
	double ReadFPGAVCCAUXVoltage(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatFPGAVCCAUX();

	// FPGA VCCBRAM Voltage Register
	double ReadFPGAVCCBRAMVoltage(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatFPGAVCCBRAM();

	// FPGA Monitor Alarm Register
	bool ReadFPGADieTemperatureAlarm(std::optional<uint32_t> val = std::nullopt);
	void ResetFPGADieTemperatureAlarm(std::optional<uint32_t> val = std::nullopt);
	bool ReadFPGAAlarms(std::optional<uint32_t> val = std::nullopt);
	void ResetFPGAAlarms(std::optional<uint32_t> val = std::nullopt);
	bool ReadVCCBRAMAlarm(std::optional<uint32_t> val = std::nullopt);
	void ResetVCCBRAMAlarm(std::optional<uint32_t> val = std::nullopt);
	bool ReadVCCAUXAlarm(std::optional<uint32_t> val = std::nullopt);
	void ResetVCCAUXAlarm(std::optional<uint32_t> val = std::nullopt);
	bool ReadVCCINTAlarm(std::optional<uint32_t> val = std::nullopt);
	void ResetVCCINTAlarm(std::optional<uint32_t> val = std::nullopt);
	bool ReadFPGAUserTemperatureAlarm(std::optional<uint32_t> val = std::nullopt);
	void ResetFPGAUserTemperatureAlarm(std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatFPGAAlarms();

	// CFO and DTC Control Register B31 is Soft Reset
	void SoftReset();             // B31
	bool ReadSoftReset(std::optional<uint32_t> val = std::nullopt);         // B31
	void HardReset();             // B31
	bool ReadHardReset(std::optional<uint32_t> val = std::nullopt);         // B0	
	void ClearControlRegister();   // 32-bit clear

	// Jitter Attenuator CSR Register
	virtual std::bitset<2> ReadJitterAttenuatorSelect(std::optional<uint32_t> val = std::nullopt) = 0; //pure virtual
	virtual void SetJitterAttenuatorSelect(std::bitset<2> data, bool alsoResetJA = false) = 0; //pure virtual
	virtual bool ReadJitterAttenuatorReset(std::optional<uint32_t> val = std::nullopt) = 0; //pure virtual
	virtual bool ReadJitterAttenuatorLocked(std::optional<uint32_t> val = std::nullopt) = 0; //pure virtual
	virtual void ResetJitterAttenuator() = 0; //pure virtual
	virtual RegisterFormatter FormatJitterAttenuatorCSR() = 0; //pure virtual

	std::bitset<2> ReadJitterAttenuatorSelect(CFOandDTC_Register JAreg, std::optional<uint32_t> val = std::nullopt);
	void SetJitterAttenuatorSelect(CFOandDTC_Register JAreg, std::bitset<2> data, bool alsoResetJA);
	bool ReadJitterAttenuatorReset(CFOandDTC_Register JAreg, std::optional<uint32_t> val = std::nullopt);
	bool ReadJitterAttenuatorLocked(CFOandDTC_Register JAreg, std::optional<uint32_t> val = std::nullopt);
	void ResetJitterAttenuator(CFOandDTC_Register JAreg, std::optional<uint32_t> val = std::nullopt);
	RegisterFormatter FormatJitterAttenuatorCSR(CFOandDTC_Register JAreg);
	// virtual void ConfigureJitterAttenuator() = 0; //pure virtual
	void ConfigureJitterAttenuator();

	void WriteSERDESIICInterface(DTC_IICSERDESBusAddress device, uint8_t address, uint8_t data);
	uint8_t ReadSERDESIICInterface(DTC_IICSERDESBusAddress device, uint8_t address);
	RegisterFormatter FormatSERDESOscillatorParameterLow();
	RegisterFormatter FormatSERDESOscillatorParameterHigh();

	// Firefly TX IIC Registers
	bool ReadFireflyTXIICInterfaceReset(std::optional<uint32_t> val = std::nullopt);
	void ResetFireflyTXIICInterface();
	void WriteFireflyTXIICInterface(uint8_t device, uint8_t address, uint8_t data);
	uint8_t ReadFireflyTXIICInterface(uint8_t device, uint8_t address);
	RegisterFormatter FormatFireflyTXIICControl();
	RegisterFormatter FormatFireflyTXIICParameterLow();
	RegisterFormatter FormatFireflyTXIICParameterHigh();

	// Firefly RX IIC Registers
	bool ReadFireflyRXIICInterfaceReset(std::optional<uint32_t> val = std::nullopt);
	void ResetFireflyRXIICInterface();
	void WriteFireflyRXIICInterface(uint8_t device, uint8_t address, uint8_t data);
	uint8_t ReadFireflyRXIICInterface(uint8_t device, uint8_t address);
	RegisterFormatter FormatFireflyRXIICControl();
	RegisterFormatter FormatFireflyRXIICParameterLow();
	RegisterFormatter FormatFireflyRXIICParameterHigh();

	// Firefly TXRX IIC Registers
	bool ReadFireflyTXRXIICInterfaceReset(std::optional<uint32_t> val = std::nullopt);
	void ResetFireflyTXRXIICInterface();
	void WriteFireflyTXRXIICInterface(uint8_t device, uint8_t address, uint8_t data);
	uint8_t ReadFireflyTXRXIICInterface(uint8_t device, uint8_t address);
	RegisterFormatter FormatFireflyTXRXIICControl();
	RegisterFormatter FormatFireflyTXRXIICParameterLow();
	RegisterFormatter FormatFireflyTXRXIICParameterHigh();

	// Firefly CSR Register
	bool ReadTXRXFireflyPresent(std::optional<uint32_t> val = std::nullopt);
	bool ReadRXFireflyPresent(std::optional<uint32_t> val = std::nullopt);
	bool ReadTXFireflyPresent(std::optional<uint32_t> val = std::nullopt);
	bool ReadTXRXFireflyInterrupt(std::optional<uint32_t> val = std::nullopt);
	bool ReadRXFireflyInterrupt(std::optional<uint32_t> val = std::nullopt);
	bool ReadTXFireflyInterrupt(std::optional<uint32_t> val = std::nullopt);
	bool ReadTXRXFireflySelect(std::optional<uint32_t> val = std::nullopt);
	void SetTXRXFireflySelect(bool select);
	bool ReadTXFireflySelect(std::optional<uint32_t> val = std::nullopt);
	void SetTXFireflySelect(bool select);
	bool ReadRXFireflySelect(std::optional<uint32_t> val = std::nullopt);
	void SetRXFireflySelect(bool select);
	bool ReadResetTXRXFirefly(std::optional<uint32_t> val = std::nullopt);
	void ResetTXRXFirefly();
	bool ReadResetTXFirefly(std::optional<uint32_t> val = std::nullopt);
	void ResetTXFirefly();
	bool ReadResetRXFirefly(std::optional<uint32_t> val = std::nullopt);
	void ResetRXFirefly();
	RegisterFormatter FormatFireflyCSR();

	

protected:
	uint32_t WriteRegister_(uint32_t data, const CFOandDTC_Register& address);
	uint32_t ReadRegister_(const CFOandDTC_Register& address);
	virtual void VerifyRegisterWrite_(const CFOandDTC_Register& address, uint32_t readbackValue, uint32_t dataToWrite) = 0;
	bool CFOandDTCVerifyRegisterWrite_(const CFOandDTC_Register& address, uint32_t readbackValue, uint32_t dataToWrite);

	/// <summary>
	/// Initializes a RegisterFormatter for the given CFOandDTC_Register
	/// </summary>
	/// <param name="address">Address of register to format</param>
	/// <returns>RegisterFormatter with address and raw value set</returns>
	RegisterFormatter CreateFormatter(const CFOandDTC_Register& address)
	{
		RegisterFormatter form;
		form.descWidth = formatterWidth_;
		form.address = address;
		form.value = ReadRegister_(address);
		return form;
	}

	
	bool GetBit_(const CFOandDTC_Register& address, size_t bit);
	void SetBit_(const CFOandDTC_Register& address, size_t bit, bool value);
	bool ToggleBit_(const CFOandDTC_Register& address, size_t bit)
	{
		auto val = GetBit_(address, bit);
		SetBit_(address, bit, !val);
		return !val;
	}

	mu2edev device_;                     ///< Device handle
	int formatterWidth_ = 28;            ///< Description field width, in characters (must be initialized or RegisterFormatter can resize to crazy large values!)


}; // end CFOandDTC_Registers class
}  // namespace DTCLib

#endif  // CFO_AND_DTC_REGISTERS_H
