module top_module (
    input clk,
    input areset, // active high asynchronous reset
    input [7:0] d,
    output reg [7:0] q
);

    // 8 D flip-flops with asynchronous reset
    always @(posedge clk or posedge areset) begin
        if (areset)
            q <= 8'b0;
        else
            q <= d;
    end

endmodule