{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648151147844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648151147854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 20:45:47 2022 " "Processing started: Thu Mar 24 20:45:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648151147854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151147854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E2 -c E2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off E2 -c E2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151147854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648151148945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648151148946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151162084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151162094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_MOD " "Found entity 1: DP_MOD" {  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151162104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 2 2 " "Found 2 design units, including 2 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162104 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem " "Found entity 2: rom_mem" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151162104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_mod_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_mod_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_MOD_wrap " "Found entity 1: DP_MOD_wrap" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151162114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151162114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP_MOD_wrap " "Elaborating entity \"DP_MOD_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648151162294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_MOD DP_MOD:D1 " "Elaborating entity \"DP_MOD\" for hierarchy \"DP_MOD:D1\"" {  } { { "DP_MOD_wrap.v" "D1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 DP_MOD.v(40) " "Verilog HDL assignment warning at DP_MOD.v(40): truncated value with size 25 to match size of target (24)" {  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648151162314 "|DP_MOD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DP_MOD.v(87) " "Verilog HDL assignment warning at DP_MOD.v(87): truncated value with size 32 to match size of target (17)" {  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648151162314 "|DP_MOD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 DP_MOD:D1\|mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"DP_MOD:D1\|mux2_1:m1\"" {  } { { "DP_MOD.v" "m1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DP_MOD:D1\|register:r1 " "Elaborating entity \"register\" for hierarchy \"DP_MOD:D1\|register:r1\"" {  } { { "DP_MOD.v" "r1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DP_MOD:D1\|register:r2 " "Elaborating entity \"register\" for hierarchy \"DP_MOD:D1\|register:r2\"" {  } { { "DP_MOD.v" "r2" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DP_MOD:D1\|register:r9 " "Elaborating entity \"register\" for hierarchy \"DP_MOD:D1\|register:r9\"" {  } { { "DP_MOD.v" "r9" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DP_MOD:D1\|DDS:D1 " "Elaborating entity \"DDS\" for hierarchy \"DP_MOD:D1\|DDS:D1\"" {  } { { "DP_MOD.v" "D1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DDS.v(64) " "Verilog HDL assignment warning at DDS.v(64): truncated value with size 32 to match size of target (16)" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648151162334 "|DP_MOD_wrap|DP_MOD:D1|DDS:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem DP_MOD:D1\|DDS:D1\|rom_mem:m1 " "Elaborating entity \"rom_mem\" for hierarchy \"DP_MOD:D1\|DDS:D1\|rom_mem:m1\"" {  } { { "DDS.v" "m1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162344 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DDS.v(77) " "Net \"rom.data_a\" at DDS.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648151162774 "|DP_MOD_wrap|DP_MOD:D1|DDS:D1|rom_mem:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DDS.v(77) " "Net \"rom.waddr_a\" at DDS.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648151162774 "|DP_MOD_wrap|DP_MOD:D1|DDS:D1|rom_mem:m1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DDS.v(77) " "Net \"rom.we_a\" at DDS.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1648151162774 "|DP_MOD_wrap|DP_MOD:D1|DDS:D1|rom_mem:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DP_MOD:D1\|DDS:D1\|register:ra1 " "Elaborating entity \"register\" for hierarchy \"DP_MOD:D1\|DDS:D1\|register:ra1\"" {  } { { "DDS.v" "ra1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DDS.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DP_MOD:D1\|register:r4 " "Elaborating entity \"register\" for hierarchy \"DP_MOD:D1\|register:r4\"" {  } { { "DP_MOD.v" "r4" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 DP_MOD:D1\|mux2_1:m2 " "Elaborating entity \"mux2_1\" for hierarchy \"DP_MOD:D1\|mux2_1:m2\"" {  } { { "DP_MOD.v" "m2" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151162814 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP_MOD:D1\|DDS:D1\|rom_mem:m1\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP_MOD:D1\|DDS:D1\|rom_mem:m1\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/E2.ram0_rom_mem_6cff8678.hdl.mif " "Parameter INIT_FILE set to db/E2.ram0_rom_mem_6cff8678.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1648151163195 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1648151163195 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648151163195 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_MOD:D1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_MOD:D1\|Mult2\"" {  } { { "DP_MOD.v" "Mult2" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151163195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_MOD:D1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_MOD:D1\|Mult1\"" {  } { { "DP_MOD.v" "Mult1" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151163195 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648151163195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_MOD:D1\|DDS:D1\|rom_mem:m1\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"DP_MOD:D1\|DDS:D1\|rom_mem:m1\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151163355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_MOD:D1\|DDS:D1\|rom_mem:m1\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"DP_MOD:D1\|DDS:D1\|rom_mem:m1\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/E2.ram0_rom_mem_6cff8678.hdl.mif " "Parameter \"INIT_FILE\" = \"db/E2.ram0_rom_mem_6cff8678.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648151163355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tg61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tg61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tg61 " "Found entity 1: altsyncram_tg61" {  } { { "db/altsyncram_tg61.tdf" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/db/altsyncram_tg61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151163465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151163465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_MOD:D1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DP_MOD:D1\|lpm_mult:Mult2\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151163633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_MOD:D1\|lpm_mult:Mult2 " "Instantiated megafunction \"DP_MOD:D1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163635 ""}  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648151163635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/db/mult_56t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648151163701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151163701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_MOD:D1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DP_MOD:D1\|lpm_mult:Mult1\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151163721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_MOD:D1\|lpm_mult:Mult1 " "Instantiated megafunction \"DP_MOD:D1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648151163721 ""}  } { { "DP_MOD.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648151163721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648151164058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648151164198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648151164798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648151164798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[0\] " "No output dependent on input pin \"im_fm\[0\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[1\] " "No output dependent on input pin \"im_fm\[1\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[2\] " "No output dependent on input pin \"im_fm\[2\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[3\] " "No output dependent on input pin \"im_fm\[3\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[4\] " "No output dependent on input pin \"im_fm\[4\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[5\] " "No output dependent on input pin \"im_fm\[5\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[6\] " "No output dependent on input pin \"im_fm\[6\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[7\] " "No output dependent on input pin \"im_fm\[7\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[8\] " "No output dependent on input pin \"im_fm\[8\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[9\] " "No output dependent on input pin \"im_fm\[9\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[10\] " "No output dependent on input pin \"im_fm\[10\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[11\] " "No output dependent on input pin \"im_fm\[11\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[12\] " "No output dependent on input pin \"im_fm\[12\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[13\] " "No output dependent on input pin \"im_fm\[13\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[14\] " "No output dependent on input pin \"im_fm\[14\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "im_fm\[15\] " "No output dependent on input pin \"im_fm\[15\]\"" {  } { { "DP_MOD_wrap.v" "" { Text "C:/Users/Usuario/Desktop/Procesado_Digital_de_la_Senyal_en_FPGA/P2/E2_Quartus/DP_MOD_wrap.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648151164908 "|DP_MOD_wrap|im_fm[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648151164908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648151164908 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648151164908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648151164908 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648151164908 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1648151164908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648151164908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648151164938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 20:46:04 2022 " "Processing ended: Thu Mar 24 20:46:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648151164938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648151164938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648151164938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648151164938 ""}
