// Seed: 3943444817
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output wand id_3
);
  wire id_5;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    input  supply0 id_0,
    output supply0 id_1
);
  localparam id_3 = 1;
  logic id_4;
  ;
  logic _id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire [1  *  -1  -  id_5 : 1] id_6;
  assign id_5 = id_4;
endmodule
module module_2 ();
  parameter id_1 = -1;
  assign module_3.id_15 = 0;
endmodule
program module_3 #(
    parameter id_20 = 32'd93,
    parameter id_7  = 32'd37
) (
    input tri1 id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    input uwire _id_7,
    input supply1 id_8,
    output supply0 id_9,
    output wand id_10,
    output tri0 id_11,
    output wire id_12,
    output tri id_13,
    input supply1 id_14,
    output uwire id_15,
    input tri0 id_16,
    output tri0 id_17,
    output logic id_18,
    input wor id_19,
    input supply0 _id_20,
    input tri1 id_21
);
  always_ff @(posedge id_21) id_18 <= 1;
  logic [7:0] id_23;
  assign id_15 = -1;
  assign id_23[(id_7)] = 1;
  wire id_24;
  wire id_25;
  ;
  logic [id_20 : -1] id_26;
  wire id_27;
  module_2 modCall_1 ();
  assign id_12 = id_7;
endprogram
