Archive Project report for DE1_SoC_Computer
Thu Feb 25 13:06:54 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Thu Feb 25 13:06:54 2016 ;
; Revision Name          ; DE1_SoC_Computer                      ;
; Top-level Entity Name  ; DE1_SoC_Computer                      ;
; Family                 ; Cyclone V                             ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: Archive will store files relative to the closest common parent directory
Info (13213): Using common directory C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer_640_480.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'DE1_SoC_Computer.archive.rpt'
Info (23030): Evaluation of Tcl script c:/altera_lite/15.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 759 megabytes
    Info: Processing ended: Thu Feb 25 13:06:55 2016
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:14


+-------------------------------------------------------------------------------------------------------------------------------------+
; Files Archived                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+
; alt_sld_fab_wrapper_hw.tcl                                                                                                          ;
; Computer_System/synthesis/../../Computer_System.qsys                                                                                ;
; Computer_System/synthesis/../../Computer_System.sopcinfo                                                                            ;
; Computer_System/synthesis/../Computer_System.cmp                                                                                    ;
; Computer_System/synthesis/Computer_System.debuginfo                                                                                 ;
; Computer_System/synthesis/Computer_System.qip                                                                                       ;
; Computer_System/synthesis/Computer_System.regmap                                                                                    ;
; Computer_System/synthesis/Computer_System.v                                                                                         ;
; Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd                                                                        ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                 ;
; Computer_System/synthesis/submodules/altera_address_span_extender.sv                                                                ;
; Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v                                                              ;
; Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                                        ;
; Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                                            ;
; Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                               ;
; Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                               ;
; Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v                                                                ;
; Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc                                                            ;
; Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v                                                              ;
; Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                                            ;
; Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                               ;
; Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                                             ;
; Computer_System/synthesis/submodules/altera_customins_master_translator.v                                                           ;
; Computer_System/synthesis/submodules/altera_customins_slave_translator.sv                                                           ;
; Computer_System/synthesis/submodules/altera_default_burst_converter.sv                                                              ;
; Computer_System/synthesis/submodules/altera_incr_burst_converter.sv                                                                 ;
; Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v                                                                     ;
; Computer_System/synthesis/submodules/altera_jtag_sld_node.v                                                                         ;
; Computer_System/synthesis/submodules/altera_jtag_streaming.v                                                                        ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                                  ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                           ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                                             ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                                  ;
; Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                                             ;
; Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                                                    ;
; Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                                                 ;
; Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                                                  ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                                                 ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                                            ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv                                                             ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                                          ;
; Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                            ;
; Computer_System/synthesis/submodules/altera_merlin_master_agent.sv                                                                  ;
; Computer_System/synthesis/submodules/altera_merlin_master_translator.sv                                                             ;
; Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv                                                                ;
; Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                                                   ;
; Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                                              ;
; Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                               ;
; Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                                                 ;
; Computer_System/synthesis/submodules/altera_reset_controller.sdc                                                                    ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                                                                      ;
; Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                                                    ;
; Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v                                                                  ;
; Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v                                                              ;
; Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v                                                               ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v                                                     ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v                                                     ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v                                                       ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                                                     ;
; Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v                                                     ;
; Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v                                                    ;
; Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v                                                                     ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                                                    ;
; Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v                                                   ;
; Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_clock_edge.v                                                                         ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v                                                 ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v                                           ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v                                                          ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v                                              ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v                                           ;
; Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v                                                      ;
; Computer_System/synthesis/submodules/altera_up_irda_counters.v                                                                      ;
; Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v                                                               ;
; Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_ps2.v                                                                                ;
; Computer_System/synthesis/submodules/altera_up_ps2_command_out.v                                                                    ;
; Computer_System/synthesis/submodules/altera_up_ps2_data_in.v                                                                        ;
; Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v                                                             ;
; Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v                                                               ;
; Computer_System/synthesis/submodules/altera_up_sync_fifo.v                                                                          ;
; Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v                                                         ;
; Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v                                                         ;
; Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v                                                               ;
; Computer_System/synthesis/submodules/altera_up_video_char_mode_rom_128.mif                                                          ;
; Computer_System/synthesis/submodules/altera_up_video_clipper_add.v                                                                  ;
; Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v                                                             ;
; Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v                                                                 ;
; Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v                                                      ;
; Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v                                                            ;
; Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v                                                              ;
; Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.mif                                                               ;
; Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v                                                                 ;
; Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v                                                              ;
; Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v                                                       ;
; Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v                                                        ;
; Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v                                                                ;
; Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v                                                             ;
; Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv                                                                 ;
; Computer_System/synthesis/submodules/Computer_System_ADC.v                                                                          ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                                                   ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                                                  ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                                            ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc                                                   ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v                                                              ;
; Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v                                                        ;
; Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip                                        ;
; Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v                                          ;
; Computer_System/synthesis/submodules/Computer_System_AV_Config.v                                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v                                                                ;
; Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v                                                                    ;
; Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v                                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v                                                               ;
; Computer_System/synthesis/submodules/Computer_System_IrDA.v                                                                         ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                                                  ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv                                                              ;
; Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v                                                          ;
; Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv                                              ;
; Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v                                                                    ;
; Computer_System/synthesis/submodules/Computer_System_LEDs.v                                                                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                                            ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                                          ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_023.v                                      ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_023_error_adapter_0.sv                     ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025.v                                      ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv                     ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                         ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                                                 ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                                                   ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_016.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_023.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_025.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                                                    ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                                                 ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_016.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_023.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_025.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv                                             ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                                                   ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_010.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv                                               ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                                            ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                                                 ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                                                   ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                                                    ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv                                                ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                                                 ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                                                   ;
; Computer_System/synthesis/submodules/Computer_System_Nios2.v                                                                        ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v                                                               ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.ocp                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v                                                           ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_bht_ram.mif                                                 ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v                                        ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v                                           ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v                                       ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_ic_tag_ram.mif                                              ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v                                                 ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.mif                                 ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.mif                                                ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.mif                                                ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v                                                ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.ocp                                                                  ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc                                                                  ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v                                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_bht_ram.mif                                                          ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v                                                 ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v                                                    ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v                                                ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif                                                       ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v                                                          ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif                                          ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv                              ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex                                                                ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                                                  ;
; Computer_System/synthesis/submodules/Computer_System_PS2_Port.v                                                                     ;
; Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v                                                                  ;
; Computer_System/synthesis/submodules/Computer_System_SDRAM.v                                                                        ;
; Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v                                                         ;
; Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v                                                              ;
; Computer_System/synthesis/submodules/Computer_System_SysID.v                                                                        ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                                                   ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip                                                         ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                                           ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v                                                                ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v                                              ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v                                                ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v                                                 ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v                                            ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v                                                  ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v                                                 ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v                                        ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v                                                        ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip                                            ;
; Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v                                              ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v                                                           ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v                                  ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v                    ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v                 ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v                   ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v              ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v            ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v                                                  ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v                                 ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v                                          ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v                                              ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v                                              ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v                                    ;
; Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v                                           ;
; Computer_System/synthesis/submodules/fpoint_hw_qsys.v                                                                               ;
; Computer_System/synthesis/submodules/fpoint_qsys.v                                                                                  ;
; Computer_System/synthesis/submodules/fpoint_wrapper.v                                                                               ;
; Computer_System/synthesis/submodules/hps.pre.xml                                                                                    ;
; Computer_System/synthesis/submodules/hps_AC_ROM.hex                                                                                 ;
; Computer_System/synthesis/submodules/hps_inst_ROM.hex                                                                               ;
; Computer_System/synthesis/submodules/hps_sdram.v                                                                                    ;
; Computer_System/synthesis/submodules/hps_sdram_p0.ppf                                                                               ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sdc                                                                               ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                                                ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                                          ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                                                ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                                                 ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                                         ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                                        ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                                            ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                                                    ;
; Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v                                                                       ;
; Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl                                                                    ;
; Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                                                        ;
; Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                                               ;
; Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                                                       ;
; Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                                                 ;
; Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                                                            ;
; Computer_System/synthesis/submodules/hps_sdram_p0_reset.v                                                                           ;
; Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v                                                                      ;
; Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl                                                                        ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                                               ;
; Computer_System/synthesis/submodules/sequencer/alt_types.pre.h                                                                      ;
; Computer_System/synthesis/submodules/sequencer/emif.pre.xml                                                                         ;
; Computer_System/synthesis/submodules/sequencer/sdram_io.pre.h                                                                       ;
; Computer_System/synthesis/submodules/sequencer/sequencer.pre.c                                                                      ;
; Computer_System/synthesis/submodules/sequencer/sequencer.pre.h                                                                      ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                                 ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                                         ;
; Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                                       ;
; Computer_System/synthesis/submodules/sequencer/sequencer_defines.pre.h                                                              ;
; Computer_System/synthesis/submodules/sequencer/system.pre.h                                                                         ;
; Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c                                                                         ;
; Computer_System/synthesis/submodules/sequencer/tclrpt.pre.h                                                                         ;
; DE1_SoC_Computer.qpf                                                                                                                ;
; DE1_SoC_Computer.qsf                                                                                                                ;
; DE1_SoC_Computer.sdc                                                                                                                ;
; DE1_SoC_Computer.v                                                                                                                  ;
; DE1_SoC_Computer_assignment_defaults.qdf                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+


