
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000073b0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004073b0  004073b0  000173b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004073b8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000049c  204009d0  00407d88  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400e6c  00408224  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402e70  0040a228  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   000297dd  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000059cd  00000000  00000000  0004a234  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000c774  00000000  00000000  0004fc01  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001250  00000000  00000000  0005c375  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001380  00000000  00000000  0005d5c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00027759  00000000  00000000  0005e945  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001960e  00000000  00000000  0008609e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00096cf9  00000000  00000000  0009f6ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000038b0  00000000  00000000  001363a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 2e 40 20 79 15 40 00 77 15 40 00 77 15 40 00     p.@ y.@.w.@.w.@.
  400010:	77 15 40 00 77 15 40 00 77 15 40 00 00 00 00 00     w.@.w.@.w.@.....
	...
  40002c:	51 19 40 00 77 15 40 00 00 00 00 00 f1 19 40 00     Q.@.w.@.......@.
  40003c:	59 1a 40 00 77 15 40 00 77 15 40 00 19 3c 40 00     Y.@.w.@.w.@..<@.
  40004c:	ed 3b 40 00 77 15 40 00 77 15 40 00 77 15 40 00     .;@.w.@.w.@.w.@.
  40005c:	77 15 40 00 77 15 40 00 00 00 00 00 69 12 40 00     w.@.w.@.....i.@.
  40006c:	7d 12 40 00 91 12 40 00 77 15 40 00 77 15 40 00     }.@...@.w.@.w.@.
  40007c:	77 15 40 00 a5 12 40 00 b9 12 40 00 77 15 40 00     w.@...@...@.w.@.
  40008c:	77 15 40 00 77 15 40 00 77 15 40 00 77 15 40 00     w.@.w.@.w.@.w.@.
  40009c:	77 15 40 00 bd 3b 40 00 77 15 40 00 77 15 40 00     w.@..;@.w.@.w.@.
  4000ac:	71 3c 40 00 77 15 40 00 77 15 40 00 77 15 40 00     q<@.w.@.w.@.w.@.
  4000bc:	77 15 40 00 77 15 40 00 77 15 40 00 77 15 40 00     w.@.w.@.w.@.w.@.
  4000cc:	77 15 40 00 00 00 00 00 77 15 40 00 00 00 00 00     w.@.....w.@.....
  4000dc:	77 15 40 00 77 15 40 00 77 15 40 00 77 15 40 00     w.@.w.@.w.@.w.@.
  4000ec:	77 15 40 00 77 15 40 00 77 15 40 00 77 15 40 00     w.@.w.@.w.@.w.@.
  4000fc:	77 15 40 00 77 15 40 00 77 15 40 00 77 15 40 00     w.@.w.@.w.@.w.@.
  40010c:	77 15 40 00 77 15 40 00 00 00 00 00 00 00 00 00     w.@.w.@.........
  40011c:	00 00 00 00 77 15 40 00 77 15 40 00 77 15 40 00     ....w.@.w.@.w.@.
  40012c:	77 15 40 00 77 15 40 00 00 00 00 00 77 15 40 00     w.@.w.@.....w.@.
  40013c:	77 15 40 00                                         w.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004073b8 	.word	0x004073b8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004073b8 	.word	0x004073b8
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004073b8 	.word	0x004073b8
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400344:	b4f0      	push	{r4, r5, r6, r7}
  400346:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400348:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40034a:	68c4      	ldr	r4, [r0, #12]
  40034c:	42a5      	cmp	r5, r4
  40034e:	d003      	beq.n	400358 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400350:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400352:	68c4      	ldr	r4, [r0, #12]
  400354:	42ac      	cmp	r4, r5
  400356:	d1fb      	bne.n	400350 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400358:	b199      	cbz	r1, 400382 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40035a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40035e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400362:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400366:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40036a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40036e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400372:	f004 000f 	and.w	r0, r4, #15
  400376:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40037a:	2564      	movs	r5, #100	; 0x64
  40037c:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400380:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400382:	b142      	cbz	r2, 400396 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400384:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400388:	0081      	lsls	r1, r0, #2
  40038a:	4408      	add	r0, r1
  40038c:	f3c4 4103 	ubfx	r1, r4, #16, #4
  400390:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  400394:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400396:	b143      	cbz	r3, 4003aa <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400398:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40039c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4003a0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4003a4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4003a8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4003aa:	b116      	cbz	r6, 4003b2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4003ac:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4003b0:	6034      	str	r4, [r6, #0]
	}
}
  4003b2:	bcf0      	pop	{r4, r5, r6, r7}
  4003b4:	4770      	bx	lr
	...

004003b8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4003b8:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003ba:	4d2a      	ldr	r5, [pc, #168]	; (400464 <rtc_set_date+0xac>)
  4003bc:	fba5 4603 	umull	r4, r6, r5, r3
  4003c0:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4003c2:	9c03      	ldr	r4, [sp, #12]
  4003c4:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003c6:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4003ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4003ce:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003d2:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4003d6:	fba5 6402 	umull	r6, r4, r5, r2
  4003da:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003dc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4003e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4003e4:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003e8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <rtc_set_date+0xb0>)
  4003ee:	fba3 4301 	umull	r4, r3, r3, r1
  4003f2:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003f4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4003f8:	4b1c      	ldr	r3, [pc, #112]	; (40046c <rtc_set_date+0xb4>)
  4003fa:	fba3 4301 	umull	r4, r3, r3, r1
  4003fe:	095b      	lsrs	r3, r3, #5
  400400:	fba5 6403 	umull	r6, r4, r5, r3
  400404:	08e4      	lsrs	r4, r4, #3
  400406:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40040a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40040e:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400410:	fba5 4301 	umull	r4, r3, r5, r1
  400414:	08db      	lsrs	r3, r3, #3
  400416:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40041a:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400422:	fba5 1503 	umull	r1, r5, r5, r3
  400426:	08ed      	lsrs	r5, r5, #3
  400428:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40042c:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400430:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400434:	6983      	ldr	r3, [r0, #24]
  400436:	f013 0f04 	tst.w	r3, #4
  40043a:	d0fb      	beq.n	400434 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40043c:	6803      	ldr	r3, [r0, #0]
  40043e:	f043 0302 	orr.w	r3, r3, #2
  400442:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400444:	6983      	ldr	r3, [r0, #24]
  400446:	f013 0f01 	tst.w	r3, #1
  40044a:	d0fb      	beq.n	400444 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40044c:	2301      	movs	r3, #1
  40044e:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400450:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400452:	6803      	ldr	r3, [r0, #0]
  400454:	f023 0302 	bic.w	r3, r3, #2
  400458:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40045a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40045c:	f000 0002 	and.w	r0, r0, #2
  400460:	bc70      	pop	{r4, r5, r6}
  400462:	4770      	bx	lr
  400464:	cccccccd 	.word	0xcccccccd
  400468:	10624dd3 	.word	0x10624dd3
  40046c:	51eb851f 	.word	0x51eb851f

00400470 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400470:	b430      	push	{r4, r5}
  400472:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400474:	460c      	mov	r4, r1
  400476:	b151      	cbz	r1, 40048e <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400478:	4c12      	ldr	r4, [pc, #72]	; (4004c4 <rtc_set_date_alarm+0x54>)
  40047a:	fba4 1402 	umull	r1, r4, r4, r2
  40047e:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400480:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400484:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400488:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40048a:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40048e:	b15b      	cbz	r3, 4004a8 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400490:	4a0c      	ldr	r2, [pc, #48]	; (4004c4 <rtc_set_date_alarm+0x54>)
  400492:	fba2 3205 	umull	r3, r2, r2, r5
  400496:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400498:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  40049c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  4004a0:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4004a2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  4004a6:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004a8:	6942      	ldr	r2, [r0, #20]
  4004aa:	4b07      	ldr	r3, [pc, #28]	; (4004c8 <rtc_set_date_alarm+0x58>)
  4004ac:	4013      	ands	r3, r2
  4004ae:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4004b0:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004b2:	6942      	ldr	r2, [r0, #20]
  4004b4:	4b05      	ldr	r3, [pc, #20]	; (4004cc <rtc_set_date_alarm+0x5c>)
  4004b6:	4313      	orrs	r3, r2
  4004b8:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4004ba:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4004bc:	f000 0008 	and.w	r0, r0, #8
  4004c0:	bc30      	pop	{r4, r5}
  4004c2:	4770      	bx	lr
  4004c4:	cccccccd 	.word	0xcccccccd
  4004c8:	7f7fffff 	.word	0x7f7fffff
  4004cc:	80800000 	.word	0x80800000

004004d0 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4004d0:	6980      	ldr	r0, [r0, #24]
}
  4004d2:	4770      	bx	lr

004004d4 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4004d4:	61c1      	str	r1, [r0, #28]
  4004d6:	4770      	bx	lr

004004d8 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <rtt_init+0x10>)
  4004da:	681b      	ldr	r3, [r3, #0]
  4004dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4004e0:	4319      	orrs	r1, r3
  4004e2:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4004e4:	2000      	movs	r0, #0
  4004e6:	4770      	bx	lr
  4004e8:	204009ec 	.word	0x204009ec

004004ec <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4004ec:	b941      	cbnz	r1, 400500 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <rtt_sel_source+0x28>)
  4004f0:	6813      	ldr	r3, [r2, #0]
  4004f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4004f6:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4004f8:	6802      	ldr	r2, [r0, #0]
  4004fa:	4313      	orrs	r3, r2
  4004fc:	6003      	str	r3, [r0, #0]
  4004fe:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400500:	4a04      	ldr	r2, [pc, #16]	; (400514 <rtt_sel_source+0x28>)
  400502:	6813      	ldr	r3, [r2, #0]
  400504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400508:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40050a:	6802      	ldr	r2, [r0, #0]
  40050c:	4313      	orrs	r3, r2
  40050e:	6003      	str	r3, [r0, #0]
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	204009ec 	.word	0x204009ec

00400518 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400518:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40051a:	4b03      	ldr	r3, [pc, #12]	; (400528 <rtt_enable_interrupt+0x10>)
  40051c:	681b      	ldr	r3, [r3, #0]
  40051e:	4319      	orrs	r1, r3
  400520:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  400522:	6001      	str	r1, [r0, #0]
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009ec 	.word	0x204009ec

0040052c <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  40052c:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  40052e:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400532:	4b02      	ldr	r3, [pc, #8]	; (40053c <rtt_disable_interrupt+0x10>)
  400534:	681b      	ldr	r3, [r3, #0]
  400536:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400538:	6001      	str	r1, [r0, #0]
  40053a:	4770      	bx	lr
  40053c:	204009ec 	.word	0x204009ec

00400540 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400540:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400542:	6883      	ldr	r3, [r0, #8]
  400544:	429a      	cmp	r2, r3
  400546:	d003      	beq.n	400550 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400548:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40054a:	6883      	ldr	r3, [r0, #8]
  40054c:	4293      	cmp	r3, r2
  40054e:	d1fb      	bne.n	400548 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400550:	4618      	mov	r0, r3
  400552:	4770      	bx	lr

00400554 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400554:	68c0      	ldr	r0, [r0, #12]
}
  400556:	4770      	bx	lr

00400558 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400558:	b570      	push	{r4, r5, r6, lr}
  40055a:	4606      	mov	r6, r0
  40055c:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40055e:	6804      	ldr	r4, [r0, #0]
  400560:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400564:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400568:	4809      	ldr	r0, [pc, #36]	; (400590 <rtt_write_alarm_time+0x38>)
  40056a:	4b0a      	ldr	r3, [pc, #40]	; (400594 <rtt_write_alarm_time+0x3c>)
  40056c:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40056e:	b92d      	cbnz	r5, 40057c <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400570:	f04f 33ff 	mov.w	r3, #4294967295
  400574:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400576:	b924      	cbnz	r4, 400582 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400578:	2000      	movs	r0, #0
  40057a:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40057c:	3d01      	subs	r5, #1
  40057e:	6075      	str	r5, [r6, #4]
  400580:	e7f9      	b.n	400576 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400582:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400586:	4802      	ldr	r0, [pc, #8]	; (400590 <rtt_write_alarm_time+0x38>)
  400588:	4b03      	ldr	r3, [pc, #12]	; (400598 <rtt_write_alarm_time+0x40>)
  40058a:	4798      	blx	r3
  40058c:	e7f4      	b.n	400578 <rtt_write_alarm_time+0x20>
  40058e:	bf00      	nop
  400590:	400e1830 	.word	0x400e1830
  400594:	0040052d 	.word	0x0040052d
  400598:	00400519 	.word	0x00400519

0040059c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40059c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40059e:	4b07      	ldr	r3, [pc, #28]	; (4005bc <spi_enable_clock+0x20>)
  4005a0:	4298      	cmp	r0, r3
  4005a2:	d003      	beq.n	4005ac <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4005a4:	4b06      	ldr	r3, [pc, #24]	; (4005c0 <spi_enable_clock+0x24>)
  4005a6:	4298      	cmp	r0, r3
  4005a8:	d004      	beq.n	4005b4 <spi_enable_clock+0x18>
  4005aa:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4005ac:	2015      	movs	r0, #21
  4005ae:	4b05      	ldr	r3, [pc, #20]	; (4005c4 <spi_enable_clock+0x28>)
  4005b0:	4798      	blx	r3
  4005b2:	bd08      	pop	{r3, pc}
  4005b4:	202a      	movs	r0, #42	; 0x2a
  4005b6:	4b03      	ldr	r3, [pc, #12]	; (4005c4 <spi_enable_clock+0x28>)
  4005b8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4005ba:	e7f6      	b.n	4005aa <spi_enable_clock+0xe>
  4005bc:	40008000 	.word	0x40008000
  4005c0:	40058000 	.word	0x40058000
  4005c4:	004013ed 	.word	0x004013ed

004005c8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4005c8:	6843      	ldr	r3, [r0, #4]
  4005ca:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4005ce:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4005d0:	6843      	ldr	r3, [r0, #4]
  4005d2:	0409      	lsls	r1, r1, #16
  4005d4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4005d8:	4319      	orrs	r1, r3
  4005da:	6041      	str	r1, [r0, #4]
  4005dc:	4770      	bx	lr

004005de <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4005de:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4005e0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4005e4:	6905      	ldr	r5, [r0, #16]
  4005e6:	f015 0f02 	tst.w	r5, #2
  4005ea:	d103      	bne.n	4005f4 <spi_write+0x16>
		if (!timeout--) {
  4005ec:	3c01      	subs	r4, #1
  4005ee:	d1f9      	bne.n	4005e4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4005f0:	2001      	movs	r0, #1
  4005f2:	e00c      	b.n	40060e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4005f4:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4005f6:	f014 0f02 	tst.w	r4, #2
  4005fa:	d006      	beq.n	40060a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4005fc:	0412      	lsls	r2, r2, #16
  4005fe:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400602:	4311      	orrs	r1, r2
		if (uc_last) {
  400604:	b10b      	cbz	r3, 40060a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400606:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40060a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40060c:	2000      	movs	r0, #0
}
  40060e:	bc30      	pop	{r4, r5}
  400610:	4770      	bx	lr

00400612 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400612:	b932      	cbnz	r2, 400622 <spi_set_clock_polarity+0x10>
  400614:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400618:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40061a:	f023 0301 	bic.w	r3, r3, #1
  40061e:	6303      	str	r3, [r0, #48]	; 0x30
  400620:	4770      	bx	lr
  400622:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400626:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400628:	f043 0301 	orr.w	r3, r3, #1
  40062c:	6303      	str	r3, [r0, #48]	; 0x30
  40062e:	4770      	bx	lr

00400630 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400630:	b932      	cbnz	r2, 400640 <spi_set_clock_phase+0x10>
  400632:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400636:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400638:	f023 0302 	bic.w	r3, r3, #2
  40063c:	6303      	str	r3, [r0, #48]	; 0x30
  40063e:	4770      	bx	lr
  400640:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400644:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400646:	f043 0302 	orr.w	r3, r3, #2
  40064a:	6303      	str	r3, [r0, #48]	; 0x30
  40064c:	4770      	bx	lr

0040064e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40064e:	2a04      	cmp	r2, #4
  400650:	d003      	beq.n	40065a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400652:	b16a      	cbz	r2, 400670 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400654:	2a08      	cmp	r2, #8
  400656:	d016      	beq.n	400686 <spi_configure_cs_behavior+0x38>
  400658:	4770      	bx	lr
  40065a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40065e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400660:	f023 0308 	bic.w	r3, r3, #8
  400664:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400666:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400668:	f043 0304 	orr.w	r3, r3, #4
  40066c:	6303      	str	r3, [r0, #48]	; 0x30
  40066e:	4770      	bx	lr
  400670:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400674:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400676:	f023 0308 	bic.w	r3, r3, #8
  40067a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40067c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40067e:	f023 0304 	bic.w	r3, r3, #4
  400682:	6303      	str	r3, [r0, #48]	; 0x30
  400684:	4770      	bx	lr
  400686:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40068a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40068c:	f043 0308 	orr.w	r3, r3, #8
  400690:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400692:	e7e1      	b.n	400658 <spi_configure_cs_behavior+0xa>

00400694 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400694:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400698:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40069a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40069e:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4006a0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006a2:	431a      	orrs	r2, r3
  4006a4:	630a      	str	r2, [r1, #48]	; 0x30
  4006a6:	4770      	bx	lr

004006a8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4006a8:	1e43      	subs	r3, r0, #1
  4006aa:	4419      	add	r1, r3
  4006ac:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4006b0:	1e43      	subs	r3, r0, #1
  4006b2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4006b4:	bf94      	ite	ls
  4006b6:	b200      	sxthls	r0, r0
		return -1;
  4006b8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4006bc:	4770      	bx	lr

004006be <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4006be:	b17a      	cbz	r2, 4006e0 <spi_set_baudrate_div+0x22>
{
  4006c0:	b410      	push	{r4}
  4006c2:	4614      	mov	r4, r2
  4006c4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4006c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4006ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4006ce:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006d0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4006d2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4006d6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4006d8:	2000      	movs	r0, #0
}
  4006da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006de:	4770      	bx	lr
        return -1;
  4006e0:	f04f 30ff 	mov.w	r0, #4294967295
  4006e4:	4770      	bx	lr

004006e6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006e8:	0189      	lsls	r1, r1, #6
  4006ea:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006ec:	2402      	movs	r4, #2
  4006ee:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006f0:	f04f 31ff 	mov.w	r1, #4294967295
  4006f4:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4006f6:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4006f8:	605a      	str	r2, [r3, #4]
}
  4006fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006fe:	4770      	bx	lr

00400700 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400700:	0189      	lsls	r1, r1, #6
  400702:	2305      	movs	r3, #5
  400704:	5043      	str	r3, [r0, r1]
  400706:	4770      	bx	lr

00400708 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400708:	0189      	lsls	r1, r1, #6
  40070a:	2302      	movs	r3, #2
  40070c:	5043      	str	r3, [r0, r1]
  40070e:	4770      	bx	lr

00400710 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400710:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400714:	61ca      	str	r2, [r1, #28]
  400716:	4770      	bx	lr

00400718 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400718:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40071c:	624a      	str	r2, [r1, #36]	; 0x24
  40071e:	4770      	bx	lr

00400720 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400720:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400724:	6a08      	ldr	r0, [r1, #32]
}
  400726:	4770      	bx	lr

00400728 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400728:	b4f0      	push	{r4, r5, r6, r7}
  40072a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40072c:	2402      	movs	r4, #2
  40072e:	9401      	str	r4, [sp, #4]
  400730:	2408      	movs	r4, #8
  400732:	9402      	str	r4, [sp, #8]
  400734:	2420      	movs	r4, #32
  400736:	9403      	str	r4, [sp, #12]
  400738:	2480      	movs	r4, #128	; 0x80
  40073a:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40073c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40073e:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400740:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400742:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400746:	d814      	bhi.n	400772 <tc_find_mck_divisor+0x4a>
  400748:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40074a:	42a0      	cmp	r0, r4
  40074c:	d217      	bcs.n	40077e <tc_find_mck_divisor+0x56>
  40074e:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400750:	af01      	add	r7, sp, #4
  400752:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400756:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40075a:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40075c:	4284      	cmp	r4, r0
  40075e:	d30a      	bcc.n	400776 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400760:	4286      	cmp	r6, r0
  400762:	d90d      	bls.n	400780 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400764:	3501      	adds	r5, #1
	for (ul_index = 0;
  400766:	2d05      	cmp	r5, #5
  400768:	d1f3      	bne.n	400752 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40076a:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40076c:	b006      	add	sp, #24
  40076e:	bcf0      	pop	{r4, r5, r6, r7}
  400770:	4770      	bx	lr
			return 0;
  400772:	2000      	movs	r0, #0
  400774:	e7fa      	b.n	40076c <tc_find_mck_divisor+0x44>
  400776:	2000      	movs	r0, #0
  400778:	e7f8      	b.n	40076c <tc_find_mck_divisor+0x44>
	return 1;
  40077a:	2001      	movs	r0, #1
  40077c:	e7f6      	b.n	40076c <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40077e:	2500      	movs	r5, #0
	if (p_uldiv) {
  400780:	b12a      	cbz	r2, 40078e <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400782:	a906      	add	r1, sp, #24
  400784:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400788:	f851 1c14 	ldr.w	r1, [r1, #-20]
  40078c:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40078e:	2b00      	cmp	r3, #0
  400790:	d0f3      	beq.n	40077a <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400792:	601d      	str	r5, [r3, #0]
	return 1;
  400794:	2001      	movs	r0, #1
  400796:	e7e9      	b.n	40076c <tc_find_mck_divisor+0x44>

00400798 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400798:	4b01      	ldr	r3, [pc, #4]	; (4007a0 <gfx_mono_set_framebuffer+0x8>)
  40079a:	6018      	str	r0, [r3, #0]
  40079c:	4770      	bx	lr
  40079e:	bf00      	nop
  4007a0:	204009f0 	.word	0x204009f0

004007a4 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4007a4:	4b02      	ldr	r3, [pc, #8]	; (4007b0 <gfx_mono_framebuffer_put_byte+0xc>)
  4007a6:	681b      	ldr	r3, [r3, #0]
  4007a8:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4007ac:	5442      	strb	r2, [r0, r1]
  4007ae:	4770      	bx	lr
  4007b0:	204009f0 	.word	0x204009f0

004007b4 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4007b4:	4b02      	ldr	r3, [pc, #8]	; (4007c0 <gfx_mono_framebuffer_get_byte+0xc>)
  4007b6:	681b      	ldr	r3, [r3, #0]
  4007b8:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4007bc:	5c40      	ldrb	r0, [r0, r1]
  4007be:	4770      	bx	lr
  4007c0:	204009f0 	.word	0x204009f0

004007c4 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4007c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4007c8:	1884      	adds	r4, r0, r2
  4007ca:	2c80      	cmp	r4, #128	; 0x80
  4007cc:	dd02      	ble.n	4007d4 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4007ce:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4007d2:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4007d4:	b322      	cbz	r2, 400820 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4007d6:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4007d8:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4007dc:	2601      	movs	r6, #1
  4007de:	fa06 f101 	lsl.w	r1, r6, r1
  4007e2:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4007e4:	2b01      	cmp	r3, #1
  4007e6:	d01d      	beq.n	400824 <gfx_mono_generic_draw_horizontal_line+0x60>
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d035      	beq.n	400858 <gfx_mono_generic_draw_horizontal_line+0x94>
  4007ec:	2b02      	cmp	r3, #2
  4007ee:	d117      	bne.n	400820 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4007f0:	3801      	subs	r0, #1
  4007f2:	b2c7      	uxtb	r7, r0
  4007f4:	19d4      	adds	r4, r2, r7
  4007f6:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4007f8:	f8df a090 	ldr.w	sl, [pc, #144]	; 40088c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4007fc:	f04f 0900 	mov.w	r9, #0
  400800:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400890 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400804:	4621      	mov	r1, r4
  400806:	4628      	mov	r0, r5
  400808:	47d0      	blx	sl
			temp ^= pixelmask;
  40080a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40080e:	464b      	mov	r3, r9
  400810:	b2d2      	uxtb	r2, r2
  400812:	4621      	mov	r1, r4
  400814:	4628      	mov	r0, r5
  400816:	47c0      	blx	r8
  400818:	3c01      	subs	r4, #1
  40081a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40081c:	42bc      	cmp	r4, r7
  40081e:	d1f1      	bne.n	400804 <gfx_mono_generic_draw_horizontal_line+0x40>
  400820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400824:	3801      	subs	r0, #1
  400826:	b2c7      	uxtb	r7, r0
  400828:	19d4      	adds	r4, r2, r7
  40082a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40082c:	f8df a05c 	ldr.w	sl, [pc, #92]	; 40088c <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400830:	f04f 0900 	mov.w	r9, #0
  400834:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400890 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400838:	4621      	mov	r1, r4
  40083a:	4628      	mov	r0, r5
  40083c:	47d0      	blx	sl
			temp |= pixelmask;
  40083e:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400842:	464b      	mov	r3, r9
  400844:	b2d2      	uxtb	r2, r2
  400846:	4621      	mov	r1, r4
  400848:	4628      	mov	r0, r5
  40084a:	47c0      	blx	r8
  40084c:	3c01      	subs	r4, #1
  40084e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400850:	42bc      	cmp	r4, r7
  400852:	d1f1      	bne.n	400838 <gfx_mono_generic_draw_horizontal_line+0x74>
  400854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400858:	3801      	subs	r0, #1
  40085a:	b2c7      	uxtb	r7, r0
  40085c:	19d4      	adds	r4, r2, r7
  40085e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400860:	f8df 8028 	ldr.w	r8, [pc, #40]	; 40088c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400864:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400866:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400890 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40086a:	4621      	mov	r1, r4
  40086c:	4628      	mov	r0, r5
  40086e:	47c0      	blx	r8
			temp &= ~pixelmask;
  400870:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400874:	2300      	movs	r3, #0
  400876:	b2d2      	uxtb	r2, r2
  400878:	4621      	mov	r1, r4
  40087a:	4628      	mov	r0, r5
  40087c:	47c8      	blx	r9
  40087e:	3c01      	subs	r4, #1
  400880:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400882:	42bc      	cmp	r4, r7
  400884:	d1f1      	bne.n	40086a <gfx_mono_generic_draw_horizontal_line+0xa6>
  400886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40088a:	bf00      	nop
  40088c:	00400ac5 	.word	0x00400ac5
  400890:	004009c1 	.word	0x004009c1

00400894 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400898:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40089c:	b18b      	cbz	r3, 4008c2 <gfx_mono_generic_draw_filled_rect+0x2e>
  40089e:	461c      	mov	r4, r3
  4008a0:	4690      	mov	r8, r2
  4008a2:	4606      	mov	r6, r0
  4008a4:	1e4d      	subs	r5, r1, #1
  4008a6:	b2ed      	uxtb	r5, r5
  4008a8:	442c      	add	r4, r5
  4008aa:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4008ac:	f8df 9018 	ldr.w	r9, [pc, #24]	; 4008c8 <gfx_mono_generic_draw_filled_rect+0x34>
  4008b0:	463b      	mov	r3, r7
  4008b2:	4642      	mov	r2, r8
  4008b4:	4621      	mov	r1, r4
  4008b6:	4630      	mov	r0, r6
  4008b8:	47c8      	blx	r9
  4008ba:	3c01      	subs	r4, #1
  4008bc:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  4008be:	42ac      	cmp	r4, r5
  4008c0:	d1f6      	bne.n	4008b0 <gfx_mono_generic_draw_filled_rect+0x1c>
  4008c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4008c6:	bf00      	nop
  4008c8:	004007c5 	.word	0x004007c5

004008cc <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4008cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4008d0:	b083      	sub	sp, #12
  4008d2:	4604      	mov	r4, r0
  4008d4:	4688      	mov	r8, r1
  4008d6:	4691      	mov	r9, r2
  4008d8:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4008da:	7a5b      	ldrb	r3, [r3, #9]
  4008dc:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4008e0:	2100      	movs	r1, #0
  4008e2:	9100      	str	r1, [sp, #0]
  4008e4:	4649      	mov	r1, r9
  4008e6:	4640      	mov	r0, r8
  4008e8:	4d21      	ldr	r5, [pc, #132]	; (400970 <gfx_mono_draw_char+0xa4>)
  4008ea:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4008ec:	f89b 3000 	ldrb.w	r3, [fp]
  4008f0:	b113      	cbz	r3, 4008f8 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4008f2:	b003      	add	sp, #12
  4008f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4008f8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4008fc:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4008fe:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400902:	bf18      	it	ne
  400904:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  400906:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40090a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40090e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400910:	fb17 f70a 	smulbb	r7, r7, sl
  400914:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  400918:	f8db 3004 	ldr.w	r3, [fp, #4]
  40091c:	fa13 f787 	uxtah	r7, r3, r7
  400920:	e01f      	b.n	400962 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400922:	0064      	lsls	r4, r4, #1
  400924:	b2e4      	uxtb	r4, r4
  400926:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400928:	b2eb      	uxtb	r3, r5
  40092a:	429e      	cmp	r6, r3
  40092c:	d910      	bls.n	400950 <gfx_mono_draw_char+0x84>
  40092e:	b2eb      	uxtb	r3, r5
  400930:	eb08 0003 	add.w	r0, r8, r3
  400934:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400936:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40093a:	bf08      	it	eq
  40093c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400940:	f014 0f80 	tst.w	r4, #128	; 0x80
  400944:	d0ed      	beq.n	400922 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400946:	2201      	movs	r2, #1
  400948:	4649      	mov	r1, r9
  40094a:	4b0a      	ldr	r3, [pc, #40]	; (400974 <gfx_mono_draw_char+0xa8>)
  40094c:	4798      	blx	r3
  40094e:	e7e8      	b.n	400922 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400950:	f109 0901 	add.w	r9, r9, #1
  400954:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400958:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  40095c:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400960:	d0c7      	beq.n	4008f2 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400962:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400966:	2e00      	cmp	r6, #0
  400968:	d0f2      	beq.n	400950 <gfx_mono_draw_char+0x84>
  40096a:	2500      	movs	r5, #0
  40096c:	462c      	mov	r4, r5
  40096e:	e7de      	b.n	40092e <gfx_mono_draw_char+0x62>
  400970:	00400895 	.word	0x00400895
  400974:	00400a61 	.word	0x00400a61

00400978 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40097c:	4604      	mov	r4, r0
  40097e:	4690      	mov	r8, r2
  400980:	461d      	mov	r5, r3
  400982:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400984:	4f0d      	ldr	r7, [pc, #52]	; (4009bc <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400986:	460e      	mov	r6, r1
  400988:	e008      	b.n	40099c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40098a:	7a6a      	ldrb	r2, [r5, #9]
  40098c:	3201      	adds	r2, #1
  40098e:	4442      	add	r2, r8
  400990:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400994:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400996:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40099a:	b16b      	cbz	r3, 4009b8 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40099c:	7820      	ldrb	r0, [r4, #0]
  40099e:	280a      	cmp	r0, #10
  4009a0:	d0f3      	beq.n	40098a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  4009a2:	280d      	cmp	r0, #13
  4009a4:	d0f7      	beq.n	400996 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  4009a6:	462b      	mov	r3, r5
  4009a8:	4642      	mov	r2, r8
  4009aa:	4649      	mov	r1, r9
  4009ac:	47b8      	blx	r7
			x += font->width;
  4009ae:	7a2b      	ldrb	r3, [r5, #8]
  4009b0:	4499      	add	r9, r3
  4009b2:	fa5f f989 	uxtb.w	r9, r9
  4009b6:	e7ee      	b.n	400996 <gfx_mono_draw_string+0x1e>
}
  4009b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009bc:	004008cd 	.word	0x004008cd

004009c0 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4009c0:	b570      	push	{r4, r5, r6, lr}
  4009c2:	4604      	mov	r4, r0
  4009c4:	460d      	mov	r5, r1
  4009c6:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4009c8:	b91b      	cbnz	r3, 4009d2 <gfx_mono_ssd1306_put_byte+0x12>
  4009ca:	4b0d      	ldr	r3, [pc, #52]	; (400a00 <gfx_mono_ssd1306_put_byte+0x40>)
  4009cc:	4798      	blx	r3
  4009ce:	42b0      	cmp	r0, r6
  4009d0:	d015      	beq.n	4009fe <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4009d2:	4632      	mov	r2, r6
  4009d4:	4629      	mov	r1, r5
  4009d6:	4620      	mov	r0, r4
  4009d8:	4b0a      	ldr	r3, [pc, #40]	; (400a04 <gfx_mono_ssd1306_put_byte+0x44>)
  4009da:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4009dc:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4009e0:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4009e4:	4c08      	ldr	r4, [pc, #32]	; (400a08 <gfx_mono_ssd1306_put_byte+0x48>)
  4009e6:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4009e8:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4009ec:	f040 0010 	orr.w	r0, r0, #16
  4009f0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4009f2:	f005 000f 	and.w	r0, r5, #15
  4009f6:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4009f8:	4630      	mov	r0, r6
  4009fa:	4b04      	ldr	r3, [pc, #16]	; (400a0c <gfx_mono_ssd1306_put_byte+0x4c>)
  4009fc:	4798      	blx	r3
  4009fe:	bd70      	pop	{r4, r5, r6, pc}
  400a00:	004007b5 	.word	0x004007b5
  400a04:	004007a5 	.word	0x004007a5
  400a08:	00400ad1 	.word	0x00400ad1
  400a0c:	00400cf1 	.word	0x00400cf1

00400a10 <gfx_mono_ssd1306_init>:
{
  400a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400a14:	480d      	ldr	r0, [pc, #52]	; (400a4c <gfx_mono_ssd1306_init+0x3c>)
  400a16:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <gfx_mono_ssd1306_init+0x40>)
  400a18:	4798      	blx	r3
	ssd1306_init();
  400a1a:	4b0e      	ldr	r3, [pc, #56]	; (400a54 <gfx_mono_ssd1306_init+0x44>)
  400a1c:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400a1e:	2040      	movs	r0, #64	; 0x40
  400a20:	4b0d      	ldr	r3, [pc, #52]	; (400a58 <gfx_mono_ssd1306_init+0x48>)
  400a22:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400a24:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400a26:	f04f 0801 	mov.w	r8, #1
  400a2a:	462f      	mov	r7, r5
  400a2c:	4e0b      	ldr	r6, [pc, #44]	; (400a5c <gfx_mono_ssd1306_init+0x4c>)
{
  400a2e:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400a30:	4643      	mov	r3, r8
  400a32:	463a      	mov	r2, r7
  400a34:	b2e1      	uxtb	r1, r4
  400a36:	4628      	mov	r0, r5
  400a38:	47b0      	blx	r6
  400a3a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400a3c:	2c80      	cmp	r4, #128	; 0x80
  400a3e:	d1f7      	bne.n	400a30 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400a40:	3501      	adds	r5, #1
  400a42:	b2ed      	uxtb	r5, r5
  400a44:	2d04      	cmp	r5, #4
  400a46:	d1f2      	bne.n	400a2e <gfx_mono_ssd1306_init+0x1e>
  400a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a4c:	204009f4 	.word	0x204009f4
  400a50:	00400799 	.word	0x00400799
  400a54:	00400b11 	.word	0x00400b11
  400a58:	00400ad1 	.word	0x00400ad1
  400a5c:	004009c1 	.word	0x004009c1

00400a60 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400a60:	09c3      	lsrs	r3, r0, #7
  400a62:	d12a      	bne.n	400aba <gfx_mono_ssd1306_draw_pixel+0x5a>
  400a64:	291f      	cmp	r1, #31
  400a66:	d828      	bhi.n	400aba <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a6c:	4614      	mov	r4, r2
  400a6e:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400a70:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400a72:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400a76:	2201      	movs	r2, #1
  400a78:	fa02 f701 	lsl.w	r7, r2, r1
  400a7c:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400a80:	4601      	mov	r1, r0
  400a82:	4630      	mov	r0, r6
  400a84:	4b0d      	ldr	r3, [pc, #52]	; (400abc <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400a86:	4798      	blx	r3
  400a88:	4602      	mov	r2, r0
	switch (color) {
  400a8a:	2c01      	cmp	r4, #1
  400a8c:	d009      	beq.n	400aa2 <gfx_mono_ssd1306_draw_pixel+0x42>
  400a8e:	b164      	cbz	r4, 400aaa <gfx_mono_ssd1306_draw_pixel+0x4a>
  400a90:	2c02      	cmp	r4, #2
  400a92:	d00e      	beq.n	400ab2 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400a94:	2300      	movs	r3, #0
  400a96:	4629      	mov	r1, r5
  400a98:	4630      	mov	r0, r6
  400a9a:	4c09      	ldr	r4, [pc, #36]	; (400ac0 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400a9c:	47a0      	blx	r4
  400a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400aa2:	ea48 0200 	orr.w	r2, r8, r0
  400aa6:	b2d2      	uxtb	r2, r2
		break;
  400aa8:	e7f4      	b.n	400a94 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400aaa:	ea20 0207 	bic.w	r2, r0, r7
  400aae:	b2d2      	uxtb	r2, r2
		break;
  400ab0:	e7f0      	b.n	400a94 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400ab2:	ea88 0200 	eor.w	r2, r8, r0
  400ab6:	b2d2      	uxtb	r2, r2
		break;
  400ab8:	e7ec      	b.n	400a94 <gfx_mono_ssd1306_draw_pixel+0x34>
  400aba:	4770      	bx	lr
  400abc:	004007b5 	.word	0x004007b5
  400ac0:	004009c1 	.word	0x004009c1

00400ac4 <gfx_mono_ssd1306_get_byte>:
{
  400ac4:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400ac6:	4b01      	ldr	r3, [pc, #4]	; (400acc <gfx_mono_ssd1306_get_byte+0x8>)
  400ac8:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400aca:	bd08      	pop	{r3, pc}
  400acc:	004007b5 	.word	0x004007b5

00400ad0 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400ad0:	b538      	push	{r3, r4, r5, lr}
  400ad2:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ad4:	2208      	movs	r2, #8
  400ad6:	4b09      	ldr	r3, [pc, #36]	; (400afc <ssd1306_write_command+0x2c>)
  400ad8:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400ada:	4c09      	ldr	r4, [pc, #36]	; (400b00 <ssd1306_write_command+0x30>)
  400adc:	2101      	movs	r1, #1
  400ade:	4620      	mov	r0, r4
  400ae0:	4b08      	ldr	r3, [pc, #32]	; (400b04 <ssd1306_write_command+0x34>)
  400ae2:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400ae4:	2301      	movs	r3, #1
  400ae6:	461a      	mov	r2, r3
  400ae8:	4629      	mov	r1, r5
  400aea:	4620      	mov	r0, r4
  400aec:	4c06      	ldr	r4, [pc, #24]	; (400b08 <ssd1306_write_command+0x38>)
  400aee:	47a0      	blx	r4
	delay_us(10);
  400af0:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400af4:	4b05      	ldr	r3, [pc, #20]	; (400b0c <ssd1306_write_command+0x3c>)
  400af6:	4798      	blx	r3
  400af8:	bd38      	pop	{r3, r4, r5, pc}
  400afa:	bf00      	nop
  400afc:	400e1000 	.word	0x400e1000
  400b00:	40008000 	.word	0x40008000
  400b04:	004005c9 	.word	0x004005c9
  400b08:	004005df 	.word	0x004005df
  400b0c:	20400001 	.word	0x20400001

00400b10 <ssd1306_init>:
{
  400b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b14:	4d66      	ldr	r5, [pc, #408]	; (400cb0 <ssd1306_init+0x1a0>)
  400b16:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400b1a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b1c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b20:	4b64      	ldr	r3, [pc, #400]	; (400cb4 <ssd1306_init+0x1a4>)
  400b22:	2708      	movs	r7, #8
  400b24:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b26:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b2a:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b2c:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b30:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b32:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b34:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b38:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400b3a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400b3e:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b40:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400b42:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400b46:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400b48:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b4a:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b4e:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b50:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b52:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b58:	f022 0208 	bic.w	r2, r2, #8
  400b5c:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b5e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b60:	f022 0208 	bic.w	r2, r2, #8
  400b64:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400b66:	601f      	str	r7, [r3, #0]
  400b68:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b6a:	631f      	str	r7, [r3, #48]	; 0x30
  400b6c:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b6e:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400cec <ssd1306_init+0x1dc>
  400b72:	2300      	movs	r3, #0
  400b74:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b78:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b7c:	4640      	mov	r0, r8
  400b7e:	4c4e      	ldr	r4, [pc, #312]	; (400cb8 <ssd1306_init+0x1a8>)
  400b80:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b82:	2300      	movs	r3, #0
  400b84:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b8c:	4640      	mov	r0, r8
  400b8e:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b90:	2300      	movs	r3, #0
  400b92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b96:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b9a:	4640      	mov	r0, r8
  400b9c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b9e:	2300      	movs	r3, #0
  400ba0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400ba4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ba8:	4640      	mov	r0, r8
  400baa:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400bac:	2300      	movs	r3, #0
  400bae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400bb2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bb6:	4640      	mov	r0, r8
  400bb8:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400bba:	2300      	movs	r3, #0
  400bbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400bc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bc4:	4640      	mov	r0, r8
  400bc6:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400bc8:	4c3c      	ldr	r4, [pc, #240]	; (400cbc <ssd1306_init+0x1ac>)
  400bca:	f04f 0902 	mov.w	r9, #2
  400bce:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400bd2:	f04f 0880 	mov.w	r8, #128	; 0x80
  400bd6:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400bda:	6863      	ldr	r3, [r4, #4]
  400bdc:	f043 0301 	orr.w	r3, r3, #1
  400be0:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400be2:	463a      	mov	r2, r7
  400be4:	2101      	movs	r1, #1
  400be6:	4620      	mov	r0, r4
  400be8:	4b35      	ldr	r3, [pc, #212]	; (400cc0 <ssd1306_init+0x1b0>)
  400bea:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400bec:	2200      	movs	r2, #0
  400bee:	2101      	movs	r1, #1
  400bf0:	4620      	mov	r0, r4
  400bf2:	4b34      	ldr	r3, [pc, #208]	; (400cc4 <ssd1306_init+0x1b4>)
  400bf4:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400bf6:	2200      	movs	r2, #0
  400bf8:	2101      	movs	r1, #1
  400bfa:	4620      	mov	r0, r4
  400bfc:	4b32      	ldr	r3, [pc, #200]	; (400cc8 <ssd1306_init+0x1b8>)
  400bfe:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400c00:	6863      	ldr	r3, [r4, #4]
  400c02:	f023 0302 	bic.w	r3, r3, #2
  400c06:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400c08:	2200      	movs	r2, #0
  400c0a:	2101      	movs	r1, #1
  400c0c:	4620      	mov	r0, r4
  400c0e:	4b2f      	ldr	r3, [pc, #188]	; (400ccc <ssd1306_init+0x1bc>)
  400c10:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400c12:	6863      	ldr	r3, [r4, #4]
  400c14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400c18:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400c1a:	6863      	ldr	r3, [r4, #4]
  400c1c:	f043 0310 	orr.w	r3, r3, #16
  400c20:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400c22:	492b      	ldr	r1, [pc, #172]	; (400cd0 <ssd1306_init+0x1c0>)
  400c24:	482b      	ldr	r0, [pc, #172]	; (400cd4 <ssd1306_init+0x1c4>)
  400c26:	4b2c      	ldr	r3, [pc, #176]	; (400cd8 <ssd1306_init+0x1c8>)
  400c28:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400c2a:	b2c2      	uxtb	r2, r0
  400c2c:	2101      	movs	r1, #1
  400c2e:	4620      	mov	r0, r4
  400c30:	4b2a      	ldr	r3, [pc, #168]	; (400cdc <ssd1306_init+0x1cc>)
  400c32:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400c34:	4620      	mov	r0, r4
  400c36:	4b2a      	ldr	r3, [pc, #168]	; (400ce0 <ssd1306_init+0x1d0>)
  400c38:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400c3a:	2301      	movs	r3, #1
  400c3c:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400c3e:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400c40:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400c44:	4c27      	ldr	r4, [pc, #156]	; (400ce4 <ssd1306_init+0x1d4>)
  400c46:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c48:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400c4a:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400c4e:	47a0      	blx	r4
  400c50:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400c52:	20a8      	movs	r0, #168	; 0xa8
  400c54:	4c24      	ldr	r4, [pc, #144]	; (400ce8 <ssd1306_init+0x1d8>)
  400c56:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400c58:	201f      	movs	r0, #31
  400c5a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400c5c:	20d3      	movs	r0, #211	; 0xd3
  400c5e:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400c60:	2000      	movs	r0, #0
  400c62:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400c64:	2040      	movs	r0, #64	; 0x40
  400c66:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400c68:	20a1      	movs	r0, #161	; 0xa1
  400c6a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400c6c:	20c8      	movs	r0, #200	; 0xc8
  400c6e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400c70:	20da      	movs	r0, #218	; 0xda
  400c72:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400c74:	4648      	mov	r0, r9
  400c76:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400c78:	2081      	movs	r0, #129	; 0x81
  400c7a:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400c7c:	208f      	movs	r0, #143	; 0x8f
  400c7e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400c80:	20a4      	movs	r0, #164	; 0xa4
  400c82:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400c84:	20a6      	movs	r0, #166	; 0xa6
  400c86:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400c88:	20d5      	movs	r0, #213	; 0xd5
  400c8a:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400c8c:	4640      	mov	r0, r8
  400c8e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400c90:	208d      	movs	r0, #141	; 0x8d
  400c92:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400c94:	2014      	movs	r0, #20
  400c96:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400c98:	20db      	movs	r0, #219	; 0xdb
  400c9a:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400c9c:	2040      	movs	r0, #64	; 0x40
  400c9e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400ca0:	20d9      	movs	r0, #217	; 0xd9
  400ca2:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400ca4:	20f1      	movs	r0, #241	; 0xf1
  400ca6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400ca8:	20af      	movs	r0, #175	; 0xaf
  400caa:	47a0      	blx	r4
  400cac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400cb0:	400e1200 	.word	0x400e1200
  400cb4:	400e1000 	.word	0x400e1000
  400cb8:	004010d9 	.word	0x004010d9
  400cbc:	40008000 	.word	0x40008000
  400cc0:	0040064f 	.word	0x0040064f
  400cc4:	00400613 	.word	0x00400613
  400cc8:	00400631 	.word	0x00400631
  400ccc:	00400695 	.word	0x00400695
  400cd0:	08f0d180 	.word	0x08f0d180
  400cd4:	001e8480 	.word	0x001e8480
  400cd8:	004006a9 	.word	0x004006a9
  400cdc:	004006bf 	.word	0x004006bf
  400ce0:	0040059d 	.word	0x0040059d
  400ce4:	20400001 	.word	0x20400001
  400ce8:	00400ad1 	.word	0x00400ad1
  400cec:	400e1400 	.word	0x400e1400

00400cf0 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400cf0:	b538      	push	{r3, r4, r5, lr}
  400cf2:	4605      	mov	r5, r0
  400cf4:	2208      	movs	r2, #8
  400cf6:	4b09      	ldr	r3, [pc, #36]	; (400d1c <ssd1306_write_data+0x2c>)
  400cf8:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400cfa:	4c09      	ldr	r4, [pc, #36]	; (400d20 <ssd1306_write_data+0x30>)
  400cfc:	2101      	movs	r1, #1
  400cfe:	4620      	mov	r0, r4
  400d00:	4b08      	ldr	r3, [pc, #32]	; (400d24 <ssd1306_write_data+0x34>)
  400d02:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400d04:	2301      	movs	r3, #1
  400d06:	461a      	mov	r2, r3
  400d08:	4629      	mov	r1, r5
  400d0a:	4620      	mov	r0, r4
  400d0c:	4c06      	ldr	r4, [pc, #24]	; (400d28 <ssd1306_write_data+0x38>)
  400d0e:	47a0      	blx	r4
	delay_us(10);
  400d10:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400d14:	4b05      	ldr	r3, [pc, #20]	; (400d2c <ssd1306_write_data+0x3c>)
  400d16:	4798      	blx	r3
  400d18:	bd38      	pop	{r3, r4, r5, pc}
  400d1a:	bf00      	nop
  400d1c:	400e1000 	.word	0x400e1000
  400d20:	40008000 	.word	0x40008000
  400d24:	004005c9 	.word	0x004005c9
  400d28:	004005df 	.word	0x004005df
  400d2c:	20400001 	.word	0x20400001

00400d30 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400d30:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400d32:	4810      	ldr	r0, [pc, #64]	; (400d74 <sysclk_init+0x44>)
  400d34:	4b10      	ldr	r3, [pc, #64]	; (400d78 <sysclk_init+0x48>)
  400d36:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d38:	213e      	movs	r1, #62	; 0x3e
  400d3a:	2000      	movs	r0, #0
  400d3c:	4b0f      	ldr	r3, [pc, #60]	; (400d7c <sysclk_init+0x4c>)
  400d3e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400d40:	4c0f      	ldr	r4, [pc, #60]	; (400d80 <sysclk_init+0x50>)
  400d42:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400d44:	2800      	cmp	r0, #0
  400d46:	d0fc      	beq.n	400d42 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400d48:	4b0e      	ldr	r3, [pc, #56]	; (400d84 <sysclk_init+0x54>)
  400d4a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d4c:	4a0e      	ldr	r2, [pc, #56]	; (400d88 <sysclk_init+0x58>)
  400d4e:	4b0f      	ldr	r3, [pc, #60]	; (400d8c <sysclk_init+0x5c>)
  400d50:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400d52:	4c0f      	ldr	r4, [pc, #60]	; (400d90 <sysclk_init+0x60>)
  400d54:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400d56:	2800      	cmp	r0, #0
  400d58:	d0fc      	beq.n	400d54 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400d5a:	2002      	movs	r0, #2
  400d5c:	4b0d      	ldr	r3, [pc, #52]	; (400d94 <sysclk_init+0x64>)
  400d5e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d60:	2000      	movs	r0, #0
  400d62:	4b0d      	ldr	r3, [pc, #52]	; (400d98 <sysclk_init+0x68>)
  400d64:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d66:	4b0d      	ldr	r3, [pc, #52]	; (400d9c <sysclk_init+0x6c>)
  400d68:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d6a:	4802      	ldr	r0, [pc, #8]	; (400d74 <sysclk_init+0x44>)
  400d6c:	4b02      	ldr	r3, [pc, #8]	; (400d78 <sysclk_init+0x48>)
  400d6e:	4798      	blx	r3
  400d70:	bd10      	pop	{r4, pc}
  400d72:	bf00      	nop
  400d74:	11e1a300 	.word	0x11e1a300
  400d78:	0040174d 	.word	0x0040174d
  400d7c:	00401369 	.word	0x00401369
  400d80:	004013bd 	.word	0x004013bd
  400d84:	004013cd 	.word	0x004013cd
  400d88:	20183f01 	.word	0x20183f01
  400d8c:	400e0600 	.word	0x400e0600
  400d90:	004013dd 	.word	0x004013dd
  400d94:	004012cd 	.word	0x004012cd
  400d98:	00401305 	.word	0x00401305
  400d9c:	00401641 	.word	0x00401641

00400da0 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400da4:	b980      	cbnz	r0, 400dc8 <_read+0x28>
  400da6:	460c      	mov	r4, r1
  400da8:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400daa:	2a00      	cmp	r2, #0
  400dac:	dd0f      	ble.n	400dce <_read+0x2e>
  400dae:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400db0:	4e08      	ldr	r6, [pc, #32]	; (400dd4 <_read+0x34>)
  400db2:	4d09      	ldr	r5, [pc, #36]	; (400dd8 <_read+0x38>)
  400db4:	6830      	ldr	r0, [r6, #0]
  400db6:	4621      	mov	r1, r4
  400db8:	682b      	ldr	r3, [r5, #0]
  400dba:	4798      	blx	r3
		ptr++;
  400dbc:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400dbe:	42bc      	cmp	r4, r7
  400dc0:	d1f8      	bne.n	400db4 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400dc2:	4640      	mov	r0, r8
  400dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400dc8:	f04f 38ff 	mov.w	r8, #4294967295
  400dcc:	e7f9      	b.n	400dc2 <_read+0x22>
	for (; len > 0; --len) {
  400dce:	4680      	mov	r8, r0
  400dd0:	e7f7      	b.n	400dc2 <_read+0x22>
  400dd2:	bf00      	nop
  400dd4:	20400e00 	.word	0x20400e00
  400dd8:	20400df8 	.word	0x20400df8

00400ddc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400ddc:	3801      	subs	r0, #1
  400dde:	2802      	cmp	r0, #2
  400de0:	d815      	bhi.n	400e0e <_write+0x32>
{
  400de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400de6:	460e      	mov	r6, r1
  400de8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400dea:	b19a      	cbz	r2, 400e14 <_write+0x38>
  400dec:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400dee:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400e28 <_write+0x4c>
  400df2:	4f0c      	ldr	r7, [pc, #48]	; (400e24 <_write+0x48>)
  400df4:	f8d8 0000 	ldr.w	r0, [r8]
  400df8:	f815 1b01 	ldrb.w	r1, [r5], #1
  400dfc:	683b      	ldr	r3, [r7, #0]
  400dfe:	4798      	blx	r3
  400e00:	2800      	cmp	r0, #0
  400e02:	db0a      	blt.n	400e1a <_write+0x3e>
  400e04:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400e06:	3c01      	subs	r4, #1
  400e08:	d1f4      	bne.n	400df4 <_write+0x18>
  400e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400e0e:	f04f 30ff 	mov.w	r0, #4294967295
  400e12:	4770      	bx	lr
	for (; len != 0; --len) {
  400e14:	4610      	mov	r0, r2
  400e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400e1a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e22:	bf00      	nop
  400e24:	20400dfc 	.word	0x20400dfc
  400e28:	20400e00 	.word	0x20400e00

00400e2c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400e2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e32:	4b5c      	ldr	r3, [pc, #368]	; (400fa4 <board_init+0x178>)
  400e34:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400e36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e3a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400e3e:	4b5a      	ldr	r3, [pc, #360]	; (400fa8 <board_init+0x17c>)
  400e40:	2200      	movs	r2, #0
  400e42:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400e46:	695a      	ldr	r2, [r3, #20]
  400e48:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400e4c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400e4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400e52:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400e56:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400e5a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400e5e:	f007 0007 	and.w	r0, r7, #7
  400e62:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400e64:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400e68:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400e6c:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400e70:	f3bf 8f4f 	dsb	sy
  400e74:	f04f 34ff 	mov.w	r4, #4294967295
  400e78:	fa04 fc00 	lsl.w	ip, r4, r0
  400e7c:	fa06 f000 	lsl.w	r0, r6, r0
  400e80:	fa04 f40e 	lsl.w	r4, r4, lr
  400e84:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400e88:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400e8a:	463a      	mov	r2, r7
  400e8c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400e8e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400e92:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400e96:	3a01      	subs	r2, #1
  400e98:	4423      	add	r3, r4
  400e9a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400e9e:	d1f6      	bne.n	400e8e <board_init+0x62>
        } while(sets--);
  400ea0:	3e01      	subs	r6, #1
  400ea2:	4460      	add	r0, ip
  400ea4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ea8:	d1ef      	bne.n	400e8a <board_init+0x5e>
  400eaa:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400eae:	4b3e      	ldr	r3, [pc, #248]	; (400fa8 <board_init+0x17c>)
  400eb0:	695a      	ldr	r2, [r3, #20]
  400eb2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400eb6:	615a      	str	r2, [r3, #20]
  400eb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ebc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ec0:	4a3a      	ldr	r2, [pc, #232]	; (400fac <board_init+0x180>)
  400ec2:	493b      	ldr	r1, [pc, #236]	; (400fb0 <board_init+0x184>)
  400ec4:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400ec6:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400eca:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400ecc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ed0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ed4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ed8:	f022 0201 	bic.w	r2, r2, #1
  400edc:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ee0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400ee4:	f022 0201 	bic.w	r2, r2, #1
  400ee8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400eec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ef0:	f3bf 8f6f 	isb	sy
  400ef4:	200a      	movs	r0, #10
  400ef6:	4c2f      	ldr	r4, [pc, #188]	; (400fb4 <board_init+0x188>)
  400ef8:	47a0      	blx	r4
  400efa:	200b      	movs	r0, #11
  400efc:	47a0      	blx	r4
  400efe:	200c      	movs	r0, #12
  400f00:	47a0      	blx	r4
  400f02:	2010      	movs	r0, #16
  400f04:	47a0      	blx	r4
  400f06:	2011      	movs	r0, #17
  400f08:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f0a:	4b2b      	ldr	r3, [pc, #172]	; (400fb8 <board_init+0x18c>)
  400f0c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400f10:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f12:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f16:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400f18:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400f1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f20:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400f26:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400f28:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f2c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400f2e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400f34:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f36:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400f3a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f3c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f3e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400f42:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400f44:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400f48:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400f4c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400f50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400f54:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f5a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f5c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f62:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f64:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f68:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f6a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f6c:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400f70:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f72:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400f74:	4a11      	ldr	r2, [pc, #68]	; (400fbc <board_init+0x190>)
  400f76:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400f7a:	f043 0310 	orr.w	r3, r3, #16
  400f7e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400f82:	4b0f      	ldr	r3, [pc, #60]	; (400fc0 <board_init+0x194>)
  400f84:	2210      	movs	r2, #16
  400f86:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f88:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f8c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f8e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400f94:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f96:	4311      	orrs	r1, r2
  400f98:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400f9a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f9c:	4311      	orrs	r1, r2
  400f9e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400fa0:	605a      	str	r2, [r3, #4]
  400fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fa4:	400e1850 	.word	0x400e1850
  400fa8:	e000ed00 	.word	0xe000ed00
  400fac:	400e0c00 	.word	0x400e0c00
  400fb0:	5a00080c 	.word	0x5a00080c
  400fb4:	004013ed 	.word	0x004013ed
  400fb8:	400e1200 	.word	0x400e1200
  400fbc:	40088000 	.word	0x40088000
  400fc0:	400e1000 	.word	0x400e1000

00400fc4 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400fc4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400fc8:	0053      	lsls	r3, r2, #1
  400fca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400fce:	fbb2 f2f3 	udiv	r2, r2, r3
  400fd2:	3a01      	subs	r2, #1
  400fd4:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400fd8:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400fdc:	4770      	bx	lr

00400fde <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400fde:	6301      	str	r1, [r0, #48]	; 0x30
  400fe0:	4770      	bx	lr

00400fe2 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400fe2:	6341      	str	r1, [r0, #52]	; 0x34
  400fe4:	4770      	bx	lr

00400fe6 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400fe6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400fe8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fec:	d03a      	beq.n	401064 <pio_set_peripheral+0x7e>
  400fee:	d813      	bhi.n	401018 <pio_set_peripheral+0x32>
  400ff0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ff4:	d025      	beq.n	401042 <pio_set_peripheral+0x5c>
  400ff6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ffa:	d10a      	bne.n	401012 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ffc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ffe:	4313      	orrs	r3, r2
  401000:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401002:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401004:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401006:	400b      	ands	r3, r1
  401008:	ea23 0302 	bic.w	r3, r3, r2
  40100c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40100e:	6042      	str	r2, [r0, #4]
  401010:	4770      	bx	lr
	switch (ul_type) {
  401012:	2900      	cmp	r1, #0
  401014:	d1fb      	bne.n	40100e <pio_set_peripheral+0x28>
  401016:	4770      	bx	lr
  401018:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40101c:	d021      	beq.n	401062 <pio_set_peripheral+0x7c>
  40101e:	d809      	bhi.n	401034 <pio_set_peripheral+0x4e>
  401020:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401024:	d1f3      	bne.n	40100e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401026:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401028:	4313      	orrs	r3, r2
  40102a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40102c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40102e:	4313      	orrs	r3, r2
  401030:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401032:	e7ec      	b.n	40100e <pio_set_peripheral+0x28>
	switch (ul_type) {
  401034:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401038:	d013      	beq.n	401062 <pio_set_peripheral+0x7c>
  40103a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40103e:	d010      	beq.n	401062 <pio_set_peripheral+0x7c>
  401040:	e7e5      	b.n	40100e <pio_set_peripheral+0x28>
{
  401042:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401044:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401046:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401048:	43d3      	mvns	r3, r2
  40104a:	4021      	ands	r1, r4
  40104c:	461c      	mov	r4, r3
  40104e:	4019      	ands	r1, r3
  401050:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401052:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401054:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401056:	400b      	ands	r3, r1
  401058:	4023      	ands	r3, r4
  40105a:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40105c:	6042      	str	r2, [r0, #4]
}
  40105e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401062:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401064:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401066:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401068:	400b      	ands	r3, r1
  40106a:	ea23 0302 	bic.w	r3, r3, r2
  40106e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401070:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401072:	4313      	orrs	r3, r2
  401074:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401076:	e7ca      	b.n	40100e <pio_set_peripheral+0x28>

00401078 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401078:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40107a:	f012 0f01 	tst.w	r2, #1
  40107e:	d10d      	bne.n	40109c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401080:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401082:	f012 0f0a 	tst.w	r2, #10
  401086:	d00b      	beq.n	4010a0 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401088:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  40108a:	f012 0f02 	tst.w	r2, #2
  40108e:	d109      	bne.n	4010a4 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401090:	f012 0f08 	tst.w	r2, #8
  401094:	d008      	beq.n	4010a8 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401096:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  40109a:	e005      	b.n	4010a8 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40109c:	6641      	str	r1, [r0, #100]	; 0x64
  40109e:	e7f0      	b.n	401082 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4010a0:	6241      	str	r1, [r0, #36]	; 0x24
  4010a2:	e7f2      	b.n	40108a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4010a4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4010a8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4010aa:	6001      	str	r1, [r0, #0]
  4010ac:	4770      	bx	lr

004010ae <pio_set_output>:
{
  4010ae:	b410      	push	{r4}
  4010b0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4010b2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4010b4:	b94c      	cbnz	r4, 4010ca <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4010b6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4010b8:	b14b      	cbz	r3, 4010ce <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4010ba:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4010bc:	b94a      	cbnz	r2, 4010d2 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4010be:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4010c0:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4010c2:	6001      	str	r1, [r0, #0]
}
  4010c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010c8:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4010ca:	6641      	str	r1, [r0, #100]	; 0x64
  4010cc:	e7f4      	b.n	4010b8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4010ce:	6541      	str	r1, [r0, #84]	; 0x54
  4010d0:	e7f4      	b.n	4010bc <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4010d2:	6301      	str	r1, [r0, #48]	; 0x30
  4010d4:	e7f4      	b.n	4010c0 <pio_set_output+0x12>
	...

004010d8 <pio_configure>:
{
  4010d8:	b570      	push	{r4, r5, r6, lr}
  4010da:	b082      	sub	sp, #8
  4010dc:	4605      	mov	r5, r0
  4010de:	4616      	mov	r6, r2
  4010e0:	461c      	mov	r4, r3
	switch (ul_type) {
  4010e2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4010e6:	d014      	beq.n	401112 <pio_configure+0x3a>
  4010e8:	d90a      	bls.n	401100 <pio_configure+0x28>
  4010ea:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4010ee:	d024      	beq.n	40113a <pio_configure+0x62>
  4010f0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4010f4:	d021      	beq.n	40113a <pio_configure+0x62>
  4010f6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4010fa:	d017      	beq.n	40112c <pio_configure+0x54>
		return 0;
  4010fc:	2000      	movs	r0, #0
  4010fe:	e01a      	b.n	401136 <pio_configure+0x5e>
	switch (ul_type) {
  401100:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401104:	d005      	beq.n	401112 <pio_configure+0x3a>
  401106:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40110a:	d002      	beq.n	401112 <pio_configure+0x3a>
  40110c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401110:	d1f4      	bne.n	4010fc <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401112:	4632      	mov	r2, r6
  401114:	4628      	mov	r0, r5
  401116:	4b11      	ldr	r3, [pc, #68]	; (40115c <pio_configure+0x84>)
  401118:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40111a:	f014 0f01 	tst.w	r4, #1
  40111e:	d102      	bne.n	401126 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  401120:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  401122:	2001      	movs	r0, #1
  401124:	e007      	b.n	401136 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401126:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401128:	2001      	movs	r0, #1
  40112a:	e004      	b.n	401136 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  40112c:	461a      	mov	r2, r3
  40112e:	4631      	mov	r1, r6
  401130:	4b0b      	ldr	r3, [pc, #44]	; (401160 <pio_configure+0x88>)
  401132:	4798      	blx	r3
	return 1;
  401134:	2001      	movs	r0, #1
}
  401136:	b002      	add	sp, #8
  401138:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40113a:	f004 0301 	and.w	r3, r4, #1
  40113e:	9300      	str	r3, [sp, #0]
  401140:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401144:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401148:	bf14      	ite	ne
  40114a:	2200      	movne	r2, #0
  40114c:	2201      	moveq	r2, #1
  40114e:	4631      	mov	r1, r6
  401150:	4628      	mov	r0, r5
  401152:	4c04      	ldr	r4, [pc, #16]	; (401164 <pio_configure+0x8c>)
  401154:	47a0      	blx	r4
	return 1;
  401156:	2001      	movs	r0, #1
		break;
  401158:	e7ed      	b.n	401136 <pio_configure+0x5e>
  40115a:	bf00      	nop
  40115c:	00400fe7 	.word	0x00400fe7
  401160:	00401079 	.word	0x00401079
  401164:	004010af 	.word	0x004010af

00401168 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401168:	f012 0f10 	tst.w	r2, #16
  40116c:	d012      	beq.n	401194 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  40116e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401172:	f012 0f20 	tst.w	r2, #32
  401176:	d007      	beq.n	401188 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401178:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  40117c:	f012 0f40 	tst.w	r2, #64	; 0x40
  401180:	d005      	beq.n	40118e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401182:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401186:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401188:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  40118c:	e7f6      	b.n	40117c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40118e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401192:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401194:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401198:	4770      	bx	lr

0040119a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40119a:	6401      	str	r1, [r0, #64]	; 0x40
  40119c:	4770      	bx	lr

0040119e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40119e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4011a0:	4770      	bx	lr

004011a2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4011a2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4011a4:	4770      	bx	lr
	...

004011a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4011a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011ac:	4604      	mov	r4, r0
  4011ae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4011b0:	4b0e      	ldr	r3, [pc, #56]	; (4011ec <pio_handler_process+0x44>)
  4011b2:	4798      	blx	r3
  4011b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4011b6:	4620      	mov	r0, r4
  4011b8:	4b0d      	ldr	r3, [pc, #52]	; (4011f0 <pio_handler_process+0x48>)
  4011ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4011bc:	4005      	ands	r5, r0
  4011be:	d013      	beq.n	4011e8 <pio_handler_process+0x40>
  4011c0:	4c0c      	ldr	r4, [pc, #48]	; (4011f4 <pio_handler_process+0x4c>)
  4011c2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4011c6:	e003      	b.n	4011d0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4011c8:	42b4      	cmp	r4, r6
  4011ca:	d00d      	beq.n	4011e8 <pio_handler_process+0x40>
  4011cc:	3410      	adds	r4, #16
		while (status != 0) {
  4011ce:	b15d      	cbz	r5, 4011e8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4011d0:	6820      	ldr	r0, [r4, #0]
  4011d2:	4540      	cmp	r0, r8
  4011d4:	d1f8      	bne.n	4011c8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4011d6:	6861      	ldr	r1, [r4, #4]
  4011d8:	4229      	tst	r1, r5
  4011da:	d0f5      	beq.n	4011c8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4011dc:	68e3      	ldr	r3, [r4, #12]
  4011de:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4011e0:	6863      	ldr	r3, [r4, #4]
  4011e2:	ea25 0503 	bic.w	r5, r5, r3
  4011e6:	e7ef      	b.n	4011c8 <pio_handler_process+0x20>
  4011e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011ec:	0040119f 	.word	0x0040119f
  4011f0:	004011a3 	.word	0x004011a3
  4011f4:	20400bf4 	.word	0x20400bf4

004011f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4011f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4011fa:	4c18      	ldr	r4, [pc, #96]	; (40125c <pio_handler_set+0x64>)
  4011fc:	6826      	ldr	r6, [r4, #0]
  4011fe:	2e06      	cmp	r6, #6
  401200:	d82a      	bhi.n	401258 <pio_handler_set+0x60>
  401202:	f04f 0c00 	mov.w	ip, #0
  401206:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401208:	4f15      	ldr	r7, [pc, #84]	; (401260 <pio_handler_set+0x68>)
  40120a:	e004      	b.n	401216 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40120c:	3401      	adds	r4, #1
  40120e:	b2e4      	uxtb	r4, r4
  401210:	46a4      	mov	ip, r4
  401212:	42a6      	cmp	r6, r4
  401214:	d309      	bcc.n	40122a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401216:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401218:	0125      	lsls	r5, r4, #4
  40121a:	597d      	ldr	r5, [r7, r5]
  40121c:	428d      	cmp	r5, r1
  40121e:	d1f5      	bne.n	40120c <pio_handler_set+0x14>
  401220:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401224:	686d      	ldr	r5, [r5, #4]
  401226:	4295      	cmp	r5, r2
  401228:	d1f0      	bne.n	40120c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40122a:	4d0d      	ldr	r5, [pc, #52]	; (401260 <pio_handler_set+0x68>)
  40122c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401230:	eb05 040e 	add.w	r4, r5, lr
  401234:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401238:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  40123a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  40123c:	9906      	ldr	r1, [sp, #24]
  40123e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401240:	3601      	adds	r6, #1
  401242:	4566      	cmp	r6, ip
  401244:	d005      	beq.n	401252 <pio_handler_set+0x5a>
  401246:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401248:	461a      	mov	r2, r3
  40124a:	4b06      	ldr	r3, [pc, #24]	; (401264 <pio_handler_set+0x6c>)
  40124c:	4798      	blx	r3

	return 0;
  40124e:	2000      	movs	r0, #0
  401250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401252:	4902      	ldr	r1, [pc, #8]	; (40125c <pio_handler_set+0x64>)
  401254:	600e      	str	r6, [r1, #0]
  401256:	e7f6      	b.n	401246 <pio_handler_set+0x4e>
		return 1;
  401258:	2001      	movs	r0, #1
}
  40125a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40125c:	20400c64 	.word	0x20400c64
  401260:	20400bf4 	.word	0x20400bf4
  401264:	00401169 	.word	0x00401169

00401268 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401268:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40126a:	210a      	movs	r1, #10
  40126c:	4801      	ldr	r0, [pc, #4]	; (401274 <PIOA_Handler+0xc>)
  40126e:	4b02      	ldr	r3, [pc, #8]	; (401278 <PIOA_Handler+0x10>)
  401270:	4798      	blx	r3
  401272:	bd08      	pop	{r3, pc}
  401274:	400e0e00 	.word	0x400e0e00
  401278:	004011a9 	.word	0x004011a9

0040127c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40127c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40127e:	210b      	movs	r1, #11
  401280:	4801      	ldr	r0, [pc, #4]	; (401288 <PIOB_Handler+0xc>)
  401282:	4b02      	ldr	r3, [pc, #8]	; (40128c <PIOB_Handler+0x10>)
  401284:	4798      	blx	r3
  401286:	bd08      	pop	{r3, pc}
  401288:	400e1000 	.word	0x400e1000
  40128c:	004011a9 	.word	0x004011a9

00401290 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401290:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401292:	210c      	movs	r1, #12
  401294:	4801      	ldr	r0, [pc, #4]	; (40129c <PIOC_Handler+0xc>)
  401296:	4b02      	ldr	r3, [pc, #8]	; (4012a0 <PIOC_Handler+0x10>)
  401298:	4798      	blx	r3
  40129a:	bd08      	pop	{r3, pc}
  40129c:	400e1200 	.word	0x400e1200
  4012a0:	004011a9 	.word	0x004011a9

004012a4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4012a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4012a6:	2110      	movs	r1, #16
  4012a8:	4801      	ldr	r0, [pc, #4]	; (4012b0 <PIOD_Handler+0xc>)
  4012aa:	4b02      	ldr	r3, [pc, #8]	; (4012b4 <PIOD_Handler+0x10>)
  4012ac:	4798      	blx	r3
  4012ae:	bd08      	pop	{r3, pc}
  4012b0:	400e1400 	.word	0x400e1400
  4012b4:	004011a9 	.word	0x004011a9

004012b8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4012b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4012ba:	2111      	movs	r1, #17
  4012bc:	4801      	ldr	r0, [pc, #4]	; (4012c4 <PIOE_Handler+0xc>)
  4012be:	4b02      	ldr	r3, [pc, #8]	; (4012c8 <PIOE_Handler+0x10>)
  4012c0:	4798      	blx	r3
  4012c2:	bd08      	pop	{r3, pc}
  4012c4:	400e1600 	.word	0x400e1600
  4012c8:	004011a9 	.word	0x004011a9

004012cc <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4012cc:	2803      	cmp	r0, #3
  4012ce:	d011      	beq.n	4012f4 <pmc_mck_set_division+0x28>
  4012d0:	2804      	cmp	r0, #4
  4012d2:	d012      	beq.n	4012fa <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4012d4:	2802      	cmp	r0, #2
  4012d6:	bf0c      	ite	eq
  4012d8:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4012dc:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4012de:	4a08      	ldr	r2, [pc, #32]	; (401300 <pmc_mck_set_division+0x34>)
  4012e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4012e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4012e6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4012e8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012ea:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012ec:	f013 0f08 	tst.w	r3, #8
  4012f0:	d0fb      	beq.n	4012ea <pmc_mck_set_division+0x1e>
}
  4012f2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4012f4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4012f8:	e7f1      	b.n	4012de <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4012fa:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4012fe:	e7ee      	b.n	4012de <pmc_mck_set_division+0x12>
  401300:	400e0600 	.word	0x400e0600

00401304 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401304:	4a17      	ldr	r2, [pc, #92]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  401306:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40130c:	4318      	orrs	r0, r3
  40130e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401310:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401312:	f013 0f08 	tst.w	r3, #8
  401316:	d10a      	bne.n	40132e <pmc_switch_mck_to_pllack+0x2a>
  401318:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40131c:	4911      	ldr	r1, [pc, #68]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  40131e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401320:	f012 0f08 	tst.w	r2, #8
  401324:	d103      	bne.n	40132e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401326:	3b01      	subs	r3, #1
  401328:	d1f9      	bne.n	40131e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40132a:	2001      	movs	r0, #1
  40132c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40132e:	4a0d      	ldr	r2, [pc, #52]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  401330:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401332:	f023 0303 	bic.w	r3, r3, #3
  401336:	f043 0302 	orr.w	r3, r3, #2
  40133a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40133c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40133e:	f013 0f08 	tst.w	r3, #8
  401342:	d10a      	bne.n	40135a <pmc_switch_mck_to_pllack+0x56>
  401344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401348:	4906      	ldr	r1, [pc, #24]	; (401364 <pmc_switch_mck_to_pllack+0x60>)
  40134a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40134c:	f012 0f08 	tst.w	r2, #8
  401350:	d105      	bne.n	40135e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401352:	3b01      	subs	r3, #1
  401354:	d1f9      	bne.n	40134a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401356:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401358:	4770      	bx	lr
	return 0;
  40135a:	2000      	movs	r0, #0
  40135c:	4770      	bx	lr
  40135e:	2000      	movs	r0, #0
  401360:	4770      	bx	lr
  401362:	bf00      	nop
  401364:	400e0600 	.word	0x400e0600

00401368 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401368:	b9a0      	cbnz	r0, 401394 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40136a:	480e      	ldr	r0, [pc, #56]	; (4013a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40136c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40136e:	0209      	lsls	r1, r1, #8
  401370:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401372:	4a0d      	ldr	r2, [pc, #52]	; (4013a8 <pmc_switch_mainck_to_xtal+0x40>)
  401374:	401a      	ands	r2, r3
  401376:	4b0d      	ldr	r3, [pc, #52]	; (4013ac <pmc_switch_mainck_to_xtal+0x44>)
  401378:	4313      	orrs	r3, r2
  40137a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40137c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40137e:	4602      	mov	r2, r0
  401380:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401382:	f013 0f01 	tst.w	r3, #1
  401386:	d0fb      	beq.n	401380 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401388:	4a06      	ldr	r2, [pc, #24]	; (4013a4 <pmc_switch_mainck_to_xtal+0x3c>)
  40138a:	6a11      	ldr	r1, [r2, #32]
  40138c:	4b08      	ldr	r3, [pc, #32]	; (4013b0 <pmc_switch_mainck_to_xtal+0x48>)
  40138e:	430b      	orrs	r3, r1
  401390:	6213      	str	r3, [r2, #32]
  401392:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401394:	4903      	ldr	r1, [pc, #12]	; (4013a4 <pmc_switch_mainck_to_xtal+0x3c>)
  401396:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401398:	4a06      	ldr	r2, [pc, #24]	; (4013b4 <pmc_switch_mainck_to_xtal+0x4c>)
  40139a:	401a      	ands	r2, r3
  40139c:	4b06      	ldr	r3, [pc, #24]	; (4013b8 <pmc_switch_mainck_to_xtal+0x50>)
  40139e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013a0:	620b      	str	r3, [r1, #32]
  4013a2:	4770      	bx	lr
  4013a4:	400e0600 	.word	0x400e0600
  4013a8:	ffc8fffc 	.word	0xffc8fffc
  4013ac:	00370001 	.word	0x00370001
  4013b0:	01370000 	.word	0x01370000
  4013b4:	fec8fffc 	.word	0xfec8fffc
  4013b8:	01370002 	.word	0x01370002

004013bc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4013bc:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <pmc_osc_is_ready_mainck+0xc>)
  4013be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4013c4:	4770      	bx	lr
  4013c6:	bf00      	nop
  4013c8:	400e0600 	.word	0x400e0600

004013cc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4013cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4013d0:	4b01      	ldr	r3, [pc, #4]	; (4013d8 <pmc_disable_pllack+0xc>)
  4013d2:	629a      	str	r2, [r3, #40]	; 0x28
  4013d4:	4770      	bx	lr
  4013d6:	bf00      	nop
  4013d8:	400e0600 	.word	0x400e0600

004013dc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4013dc:	4b02      	ldr	r3, [pc, #8]	; (4013e8 <pmc_is_locked_pllack+0xc>)
  4013de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4013e0:	f000 0002 	and.w	r0, r0, #2
  4013e4:	4770      	bx	lr
  4013e6:	bf00      	nop
  4013e8:	400e0600 	.word	0x400e0600

004013ec <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4013ec:	283f      	cmp	r0, #63	; 0x3f
  4013ee:	d81e      	bhi.n	40142e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4013f0:	281f      	cmp	r0, #31
  4013f2:	d80c      	bhi.n	40140e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4013f4:	4b11      	ldr	r3, [pc, #68]	; (40143c <pmc_enable_periph_clk+0x50>)
  4013f6:	699a      	ldr	r2, [r3, #24]
  4013f8:	2301      	movs	r3, #1
  4013fa:	4083      	lsls	r3, r0
  4013fc:	4393      	bics	r3, r2
  4013fe:	d018      	beq.n	401432 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401400:	2301      	movs	r3, #1
  401402:	fa03 f000 	lsl.w	r0, r3, r0
  401406:	4b0d      	ldr	r3, [pc, #52]	; (40143c <pmc_enable_periph_clk+0x50>)
  401408:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40140a:	2000      	movs	r0, #0
  40140c:	4770      	bx	lr
		ul_id -= 32;
  40140e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401410:	4b0a      	ldr	r3, [pc, #40]	; (40143c <pmc_enable_periph_clk+0x50>)
  401412:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401416:	2301      	movs	r3, #1
  401418:	4083      	lsls	r3, r0
  40141a:	4393      	bics	r3, r2
  40141c:	d00b      	beq.n	401436 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40141e:	2301      	movs	r3, #1
  401420:	fa03 f000 	lsl.w	r0, r3, r0
  401424:	4b05      	ldr	r3, [pc, #20]	; (40143c <pmc_enable_periph_clk+0x50>)
  401426:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40142a:	2000      	movs	r0, #0
  40142c:	4770      	bx	lr
		return 1;
  40142e:	2001      	movs	r0, #1
  401430:	4770      	bx	lr
	return 0;
  401432:	2000      	movs	r0, #0
  401434:	4770      	bx	lr
  401436:	2000      	movs	r0, #0
}
  401438:	4770      	bx	lr
  40143a:	bf00      	nop
  40143c:	400e0600 	.word	0x400e0600

00401440 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401440:	6943      	ldr	r3, [r0, #20]
  401442:	f013 0f02 	tst.w	r3, #2
  401446:	d002      	beq.n	40144e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401448:	61c1      	str	r1, [r0, #28]
	return 0;
  40144a:	2000      	movs	r0, #0
  40144c:	4770      	bx	lr
		return 1;
  40144e:	2001      	movs	r0, #1
}
  401450:	4770      	bx	lr

00401452 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401452:	6943      	ldr	r3, [r0, #20]
  401454:	f013 0f01 	tst.w	r3, #1
  401458:	d003      	beq.n	401462 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40145a:	6983      	ldr	r3, [r0, #24]
  40145c:	700b      	strb	r3, [r1, #0]
	return 0;
  40145e:	2000      	movs	r0, #0
  401460:	4770      	bx	lr
		return 1;
  401462:	2001      	movs	r0, #1
}
  401464:	4770      	bx	lr

00401466 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401466:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401468:	010b      	lsls	r3, r1, #4
  40146a:	4293      	cmp	r3, r2
  40146c:	d914      	bls.n	401498 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40146e:	00c9      	lsls	r1, r1, #3
  401470:	084b      	lsrs	r3, r1, #1
  401472:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401476:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40147a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40147c:	1e5c      	subs	r4, r3, #1
  40147e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401482:	428c      	cmp	r4, r1
  401484:	d901      	bls.n	40148a <usart_set_async_baudrate+0x24>
		return 1;
  401486:	2001      	movs	r0, #1
  401488:	e017      	b.n	4014ba <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40148a:	6841      	ldr	r1, [r0, #4]
  40148c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401490:	6041      	str	r1, [r0, #4]
  401492:	e00c      	b.n	4014ae <usart_set_async_baudrate+0x48>
		return 1;
  401494:	2001      	movs	r0, #1
  401496:	e010      	b.n	4014ba <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401498:	0859      	lsrs	r1, r3, #1
  40149a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40149e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4014a2:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4014a4:	1e5c      	subs	r4, r3, #1
  4014a6:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4014aa:	428c      	cmp	r4, r1
  4014ac:	d8f2      	bhi.n	401494 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4014ae:	0412      	lsls	r2, r2, #16
  4014b0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4014b4:	431a      	orrs	r2, r3
  4014b6:	6202      	str	r2, [r0, #32]

	return 0;
  4014b8:	2000      	movs	r0, #0
}
  4014ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4014be:	4770      	bx	lr

004014c0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4014c0:	4b08      	ldr	r3, [pc, #32]	; (4014e4 <usart_reset+0x24>)
  4014c2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4014c6:	2300      	movs	r3, #0
  4014c8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4014ca:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4014cc:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4014ce:	2388      	movs	r3, #136	; 0x88
  4014d0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4014d2:	2324      	movs	r3, #36	; 0x24
  4014d4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4014d6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4014da:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4014dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4014e0:	6003      	str	r3, [r0, #0]
  4014e2:	4770      	bx	lr
  4014e4:	55534100 	.word	0x55534100

004014e8 <usart_init_rs232>:
{
  4014e8:	b570      	push	{r4, r5, r6, lr}
  4014ea:	4605      	mov	r5, r0
  4014ec:	460c      	mov	r4, r1
  4014ee:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4014f0:	4b0f      	ldr	r3, [pc, #60]	; (401530 <usart_init_rs232+0x48>)
  4014f2:	4798      	blx	r3
	ul_reg_val = 0;
  4014f4:	2200      	movs	r2, #0
  4014f6:	4b0f      	ldr	r3, [pc, #60]	; (401534 <usart_init_rs232+0x4c>)
  4014f8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014fa:	b1a4      	cbz	r4, 401526 <usart_init_rs232+0x3e>
  4014fc:	4632      	mov	r2, r6
  4014fe:	6821      	ldr	r1, [r4, #0]
  401500:	4628      	mov	r0, r5
  401502:	4b0d      	ldr	r3, [pc, #52]	; (401538 <usart_init_rs232+0x50>)
  401504:	4798      	blx	r3
  401506:	4602      	mov	r2, r0
  401508:	b978      	cbnz	r0, 40152a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40150a:	6863      	ldr	r3, [r4, #4]
  40150c:	68a1      	ldr	r1, [r4, #8]
  40150e:	430b      	orrs	r3, r1
  401510:	6921      	ldr	r1, [r4, #16]
  401512:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401514:	68e1      	ldr	r1, [r4, #12]
  401516:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401518:	4906      	ldr	r1, [pc, #24]	; (401534 <usart_init_rs232+0x4c>)
  40151a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  40151c:	6869      	ldr	r1, [r5, #4]
  40151e:	430b      	orrs	r3, r1
  401520:	606b      	str	r3, [r5, #4]
}
  401522:	4610      	mov	r0, r2
  401524:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401526:	2201      	movs	r2, #1
  401528:	e7fb      	b.n	401522 <usart_init_rs232+0x3a>
  40152a:	2201      	movs	r2, #1
  40152c:	e7f9      	b.n	401522 <usart_init_rs232+0x3a>
  40152e:	bf00      	nop
  401530:	004014c1 	.word	0x004014c1
  401534:	20400c68 	.word	0x20400c68
  401538:	00401467 	.word	0x00401467

0040153c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40153c:	2340      	movs	r3, #64	; 0x40
  40153e:	6003      	str	r3, [r0, #0]
  401540:	4770      	bx	lr

00401542 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401542:	2310      	movs	r3, #16
  401544:	6003      	str	r3, [r0, #0]
  401546:	4770      	bx	lr

00401548 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401548:	6943      	ldr	r3, [r0, #20]
  40154a:	f013 0f02 	tst.w	r3, #2
  40154e:	d004      	beq.n	40155a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401550:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401554:	61c1      	str	r1, [r0, #28]
	return 0;
  401556:	2000      	movs	r0, #0
  401558:	4770      	bx	lr
		return 1;
  40155a:	2001      	movs	r0, #1
}
  40155c:	4770      	bx	lr

0040155e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40155e:	6943      	ldr	r3, [r0, #20]
  401560:	f013 0f01 	tst.w	r3, #1
  401564:	d005      	beq.n	401572 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401566:	6983      	ldr	r3, [r0, #24]
  401568:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40156c:	600b      	str	r3, [r1, #0]
	return 0;
  40156e:	2000      	movs	r0, #0
  401570:	4770      	bx	lr
		return 1;
  401572:	2001      	movs	r0, #1
}
  401574:	4770      	bx	lr

00401576 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401576:	e7fe      	b.n	401576 <Dummy_Handler>

00401578 <Reset_Handler>:
{
  401578:	b500      	push	{lr}
  40157a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40157c:	4b25      	ldr	r3, [pc, #148]	; (401614 <Reset_Handler+0x9c>)
  40157e:	4a26      	ldr	r2, [pc, #152]	; (401618 <Reset_Handler+0xa0>)
  401580:	429a      	cmp	r2, r3
  401582:	d010      	beq.n	4015a6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401584:	4b25      	ldr	r3, [pc, #148]	; (40161c <Reset_Handler+0xa4>)
  401586:	4a23      	ldr	r2, [pc, #140]	; (401614 <Reset_Handler+0x9c>)
  401588:	429a      	cmp	r2, r3
  40158a:	d20c      	bcs.n	4015a6 <Reset_Handler+0x2e>
  40158c:	3b01      	subs	r3, #1
  40158e:	1a9b      	subs	r3, r3, r2
  401590:	f023 0303 	bic.w	r3, r3, #3
  401594:	3304      	adds	r3, #4
  401596:	4413      	add	r3, r2
  401598:	491f      	ldr	r1, [pc, #124]	; (401618 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40159a:	f851 0b04 	ldr.w	r0, [r1], #4
  40159e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4015a2:	429a      	cmp	r2, r3
  4015a4:	d1f9      	bne.n	40159a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4015a6:	4b1e      	ldr	r3, [pc, #120]	; (401620 <Reset_Handler+0xa8>)
  4015a8:	4a1e      	ldr	r2, [pc, #120]	; (401624 <Reset_Handler+0xac>)
  4015aa:	429a      	cmp	r2, r3
  4015ac:	d20a      	bcs.n	4015c4 <Reset_Handler+0x4c>
  4015ae:	3b01      	subs	r3, #1
  4015b0:	1a9b      	subs	r3, r3, r2
  4015b2:	f023 0303 	bic.w	r3, r3, #3
  4015b6:	3304      	adds	r3, #4
  4015b8:	4413      	add	r3, r2
                *pDest++ = 0;
  4015ba:	2100      	movs	r1, #0
  4015bc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4015c0:	4293      	cmp	r3, r2
  4015c2:	d1fb      	bne.n	4015bc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4015c4:	4a18      	ldr	r2, [pc, #96]	; (401628 <Reset_Handler+0xb0>)
  4015c6:	4b19      	ldr	r3, [pc, #100]	; (40162c <Reset_Handler+0xb4>)
  4015c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4015cc:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4015ce:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4015d2:	fab3 f383 	clz	r3, r3
  4015d6:	095b      	lsrs	r3, r3, #5
  4015d8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4015da:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4015dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4015e0:	2200      	movs	r2, #0
  4015e2:	4b13      	ldr	r3, [pc, #76]	; (401630 <Reset_Handler+0xb8>)
  4015e4:	701a      	strb	r2, [r3, #0]
	return flags;
  4015e6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4015e8:	4a12      	ldr	r2, [pc, #72]	; (401634 <Reset_Handler+0xbc>)
  4015ea:	6813      	ldr	r3, [r2, #0]
  4015ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4015f0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4015f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4015f6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4015fa:	b129      	cbz	r1, 401608 <Reset_Handler+0x90>
		cpu_irq_enable();
  4015fc:	2201      	movs	r2, #1
  4015fe:	4b0c      	ldr	r3, [pc, #48]	; (401630 <Reset_Handler+0xb8>)
  401600:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401602:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401606:	b662      	cpsie	i
        __libc_init_array();
  401608:	4b0b      	ldr	r3, [pc, #44]	; (401638 <Reset_Handler+0xc0>)
  40160a:	4798      	blx	r3
        main();
  40160c:	4b0b      	ldr	r3, [pc, #44]	; (40163c <Reset_Handler+0xc4>)
  40160e:	4798      	blx	r3
  401610:	e7fe      	b.n	401610 <Reset_Handler+0x98>
  401612:	bf00      	nop
  401614:	20400000 	.word	0x20400000
  401618:	004073b8 	.word	0x004073b8
  40161c:	204009d0 	.word	0x204009d0
  401620:	20400e6c 	.word	0x20400e6c
  401624:	204009d0 	.word	0x204009d0
  401628:	e000ed00 	.word	0xe000ed00
  40162c:	00400000 	.word	0x00400000
  401630:	20400018 	.word	0x20400018
  401634:	e000ed88 	.word	0xe000ed88
  401638:	00403e8d 	.word	0x00403e8d
  40163c:	00403ca1 	.word	0x00403ca1

00401640 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401640:	4b3b      	ldr	r3, [pc, #236]	; (401730 <SystemCoreClockUpdate+0xf0>)
  401642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401644:	f003 0303 	and.w	r3, r3, #3
  401648:	2b01      	cmp	r3, #1
  40164a:	d01d      	beq.n	401688 <SystemCoreClockUpdate+0x48>
  40164c:	b183      	cbz	r3, 401670 <SystemCoreClockUpdate+0x30>
  40164e:	2b02      	cmp	r3, #2
  401650:	d036      	beq.n	4016c0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401652:	4b37      	ldr	r3, [pc, #220]	; (401730 <SystemCoreClockUpdate+0xf0>)
  401654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401656:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40165a:	2b70      	cmp	r3, #112	; 0x70
  40165c:	d05f      	beq.n	40171e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40165e:	4b34      	ldr	r3, [pc, #208]	; (401730 <SystemCoreClockUpdate+0xf0>)
  401660:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401662:	4934      	ldr	r1, [pc, #208]	; (401734 <SystemCoreClockUpdate+0xf4>)
  401664:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401668:	680b      	ldr	r3, [r1, #0]
  40166a:	40d3      	lsrs	r3, r2
  40166c:	600b      	str	r3, [r1, #0]
  40166e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401670:	4b31      	ldr	r3, [pc, #196]	; (401738 <SystemCoreClockUpdate+0xf8>)
  401672:	695b      	ldr	r3, [r3, #20]
  401674:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401678:	bf14      	ite	ne
  40167a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40167e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401682:	4b2c      	ldr	r3, [pc, #176]	; (401734 <SystemCoreClockUpdate+0xf4>)
  401684:	601a      	str	r2, [r3, #0]
  401686:	e7e4      	b.n	401652 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401688:	4b29      	ldr	r3, [pc, #164]	; (401730 <SystemCoreClockUpdate+0xf0>)
  40168a:	6a1b      	ldr	r3, [r3, #32]
  40168c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401690:	d003      	beq.n	40169a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401692:	4a2a      	ldr	r2, [pc, #168]	; (40173c <SystemCoreClockUpdate+0xfc>)
  401694:	4b27      	ldr	r3, [pc, #156]	; (401734 <SystemCoreClockUpdate+0xf4>)
  401696:	601a      	str	r2, [r3, #0]
  401698:	e7db      	b.n	401652 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40169a:	4a29      	ldr	r2, [pc, #164]	; (401740 <SystemCoreClockUpdate+0x100>)
  40169c:	4b25      	ldr	r3, [pc, #148]	; (401734 <SystemCoreClockUpdate+0xf4>)
  40169e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016a0:	4b23      	ldr	r3, [pc, #140]	; (401730 <SystemCoreClockUpdate+0xf0>)
  4016a2:	6a1b      	ldr	r3, [r3, #32]
  4016a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016a8:	2b10      	cmp	r3, #16
  4016aa:	d005      	beq.n	4016b8 <SystemCoreClockUpdate+0x78>
  4016ac:	2b20      	cmp	r3, #32
  4016ae:	d1d0      	bne.n	401652 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4016b0:	4a22      	ldr	r2, [pc, #136]	; (40173c <SystemCoreClockUpdate+0xfc>)
  4016b2:	4b20      	ldr	r3, [pc, #128]	; (401734 <SystemCoreClockUpdate+0xf4>)
  4016b4:	601a      	str	r2, [r3, #0]
          break;
  4016b6:	e7cc      	b.n	401652 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4016b8:	4a22      	ldr	r2, [pc, #136]	; (401744 <SystemCoreClockUpdate+0x104>)
  4016ba:	4b1e      	ldr	r3, [pc, #120]	; (401734 <SystemCoreClockUpdate+0xf4>)
  4016bc:	601a      	str	r2, [r3, #0]
          break;
  4016be:	e7c8      	b.n	401652 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016c0:	4b1b      	ldr	r3, [pc, #108]	; (401730 <SystemCoreClockUpdate+0xf0>)
  4016c2:	6a1b      	ldr	r3, [r3, #32]
  4016c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016c8:	d016      	beq.n	4016f8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4016ca:	4a1c      	ldr	r2, [pc, #112]	; (40173c <SystemCoreClockUpdate+0xfc>)
  4016cc:	4b19      	ldr	r3, [pc, #100]	; (401734 <SystemCoreClockUpdate+0xf4>)
  4016ce:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4016d0:	4b17      	ldr	r3, [pc, #92]	; (401730 <SystemCoreClockUpdate+0xf0>)
  4016d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016d4:	f003 0303 	and.w	r3, r3, #3
  4016d8:	2b02      	cmp	r3, #2
  4016da:	d1ba      	bne.n	401652 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4016dc:	4a14      	ldr	r2, [pc, #80]	; (401730 <SystemCoreClockUpdate+0xf0>)
  4016de:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4016e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4016e2:	4814      	ldr	r0, [pc, #80]	; (401734 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4016e4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4016e8:	6803      	ldr	r3, [r0, #0]
  4016ea:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4016ee:	b2d2      	uxtb	r2, r2
  4016f0:	fbb3 f3f2 	udiv	r3, r3, r2
  4016f4:	6003      	str	r3, [r0, #0]
  4016f6:	e7ac      	b.n	401652 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016f8:	4a11      	ldr	r2, [pc, #68]	; (401740 <SystemCoreClockUpdate+0x100>)
  4016fa:	4b0e      	ldr	r3, [pc, #56]	; (401734 <SystemCoreClockUpdate+0xf4>)
  4016fc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016fe:	4b0c      	ldr	r3, [pc, #48]	; (401730 <SystemCoreClockUpdate+0xf0>)
  401700:	6a1b      	ldr	r3, [r3, #32]
  401702:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401706:	2b10      	cmp	r3, #16
  401708:	d005      	beq.n	401716 <SystemCoreClockUpdate+0xd6>
  40170a:	2b20      	cmp	r3, #32
  40170c:	d1e0      	bne.n	4016d0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40170e:	4a0b      	ldr	r2, [pc, #44]	; (40173c <SystemCoreClockUpdate+0xfc>)
  401710:	4b08      	ldr	r3, [pc, #32]	; (401734 <SystemCoreClockUpdate+0xf4>)
  401712:	601a      	str	r2, [r3, #0]
          break;
  401714:	e7dc      	b.n	4016d0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401716:	4a0b      	ldr	r2, [pc, #44]	; (401744 <SystemCoreClockUpdate+0x104>)
  401718:	4b06      	ldr	r3, [pc, #24]	; (401734 <SystemCoreClockUpdate+0xf4>)
  40171a:	601a      	str	r2, [r3, #0]
          break;
  40171c:	e7d8      	b.n	4016d0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40171e:	4a05      	ldr	r2, [pc, #20]	; (401734 <SystemCoreClockUpdate+0xf4>)
  401720:	6813      	ldr	r3, [r2, #0]
  401722:	4909      	ldr	r1, [pc, #36]	; (401748 <SystemCoreClockUpdate+0x108>)
  401724:	fba1 1303 	umull	r1, r3, r1, r3
  401728:	085b      	lsrs	r3, r3, #1
  40172a:	6013      	str	r3, [r2, #0]
  40172c:	4770      	bx	lr
  40172e:	bf00      	nop
  401730:	400e0600 	.word	0x400e0600
  401734:	2040001c 	.word	0x2040001c
  401738:	400e1810 	.word	0x400e1810
  40173c:	00b71b00 	.word	0x00b71b00
  401740:	003d0900 	.word	0x003d0900
  401744:	007a1200 	.word	0x007a1200
  401748:	aaaaaaab 	.word	0xaaaaaaab

0040174c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40174c:	4b16      	ldr	r3, [pc, #88]	; (4017a8 <system_init_flash+0x5c>)
  40174e:	4298      	cmp	r0, r3
  401750:	d913      	bls.n	40177a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401752:	4b16      	ldr	r3, [pc, #88]	; (4017ac <system_init_flash+0x60>)
  401754:	4298      	cmp	r0, r3
  401756:	d915      	bls.n	401784 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401758:	4b15      	ldr	r3, [pc, #84]	; (4017b0 <system_init_flash+0x64>)
  40175a:	4298      	cmp	r0, r3
  40175c:	d916      	bls.n	40178c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40175e:	4b15      	ldr	r3, [pc, #84]	; (4017b4 <system_init_flash+0x68>)
  401760:	4298      	cmp	r0, r3
  401762:	d917      	bls.n	401794 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401764:	4b14      	ldr	r3, [pc, #80]	; (4017b8 <system_init_flash+0x6c>)
  401766:	4298      	cmp	r0, r3
  401768:	d918      	bls.n	40179c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40176a:	4b14      	ldr	r3, [pc, #80]	; (4017bc <system_init_flash+0x70>)
  40176c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40176e:	bf94      	ite	ls
  401770:	4a13      	ldrls	r2, [pc, #76]	; (4017c0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401772:	4a14      	ldrhi	r2, [pc, #80]	; (4017c4 <system_init_flash+0x78>)
  401774:	4b14      	ldr	r3, [pc, #80]	; (4017c8 <system_init_flash+0x7c>)
  401776:	601a      	str	r2, [r3, #0]
  401778:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40177a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40177e:	4b12      	ldr	r3, [pc, #72]	; (4017c8 <system_init_flash+0x7c>)
  401780:	601a      	str	r2, [r3, #0]
  401782:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401784:	4a11      	ldr	r2, [pc, #68]	; (4017cc <system_init_flash+0x80>)
  401786:	4b10      	ldr	r3, [pc, #64]	; (4017c8 <system_init_flash+0x7c>)
  401788:	601a      	str	r2, [r3, #0]
  40178a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40178c:	4a10      	ldr	r2, [pc, #64]	; (4017d0 <system_init_flash+0x84>)
  40178e:	4b0e      	ldr	r3, [pc, #56]	; (4017c8 <system_init_flash+0x7c>)
  401790:	601a      	str	r2, [r3, #0]
  401792:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401794:	4a0f      	ldr	r2, [pc, #60]	; (4017d4 <system_init_flash+0x88>)
  401796:	4b0c      	ldr	r3, [pc, #48]	; (4017c8 <system_init_flash+0x7c>)
  401798:	601a      	str	r2, [r3, #0]
  40179a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40179c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4017a0:	4b09      	ldr	r3, [pc, #36]	; (4017c8 <system_init_flash+0x7c>)
  4017a2:	601a      	str	r2, [r3, #0]
  4017a4:	4770      	bx	lr
  4017a6:	bf00      	nop
  4017a8:	015ef3bf 	.word	0x015ef3bf
  4017ac:	02bde77f 	.word	0x02bde77f
  4017b0:	041cdb3f 	.word	0x041cdb3f
  4017b4:	057bceff 	.word	0x057bceff
  4017b8:	06dac2bf 	.word	0x06dac2bf
  4017bc:	0839b67f 	.word	0x0839b67f
  4017c0:	04000500 	.word	0x04000500
  4017c4:	04000600 	.word	0x04000600
  4017c8:	400e0c00 	.word	0x400e0c00
  4017cc:	04000100 	.word	0x04000100
  4017d0:	04000200 	.word	0x04000200
  4017d4:	04000300 	.word	0x04000300

004017d8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4017d8:	4b0a      	ldr	r3, [pc, #40]	; (401804 <_sbrk+0x2c>)
  4017da:	681b      	ldr	r3, [r3, #0]
  4017dc:	b153      	cbz	r3, 4017f4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4017de:	4b09      	ldr	r3, [pc, #36]	; (401804 <_sbrk+0x2c>)
  4017e0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4017e2:	181a      	adds	r2, r3, r0
  4017e4:	4908      	ldr	r1, [pc, #32]	; (401808 <_sbrk+0x30>)
  4017e6:	4291      	cmp	r1, r2
  4017e8:	db08      	blt.n	4017fc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4017ea:	4610      	mov	r0, r2
  4017ec:	4a05      	ldr	r2, [pc, #20]	; (401804 <_sbrk+0x2c>)
  4017ee:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4017f0:	4618      	mov	r0, r3
  4017f2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4017f4:	4a05      	ldr	r2, [pc, #20]	; (40180c <_sbrk+0x34>)
  4017f6:	4b03      	ldr	r3, [pc, #12]	; (401804 <_sbrk+0x2c>)
  4017f8:	601a      	str	r2, [r3, #0]
  4017fa:	e7f0      	b.n	4017de <_sbrk+0x6>
		return (caddr_t) -1;	
  4017fc:	f04f 30ff 	mov.w	r0, #4294967295
}
  401800:	4770      	bx	lr
  401802:	bf00      	nop
  401804:	20400c6c 	.word	0x20400c6c
  401808:	2045fffc 	.word	0x2045fffc
  40180c:	20403070 	.word	0x20403070

00401810 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401810:	f04f 30ff 	mov.w	r0, #4294967295
  401814:	4770      	bx	lr

00401816 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401816:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40181a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40181c:	2000      	movs	r0, #0
  40181e:	4770      	bx	lr

00401820 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401820:	2001      	movs	r0, #1
  401822:	4770      	bx	lr

00401824 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401824:	2000      	movs	r0, #0
  401826:	4770      	bx	lr

00401828 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401828:	f100 0308 	add.w	r3, r0, #8
  40182c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40182e:	f04f 32ff 	mov.w	r2, #4294967295
  401832:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401834:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401836:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401838:	2300      	movs	r3, #0
  40183a:	6003      	str	r3, [r0, #0]
  40183c:	4770      	bx	lr

0040183e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40183e:	2300      	movs	r3, #0
  401840:	6103      	str	r3, [r0, #16]
  401842:	4770      	bx	lr

00401844 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401844:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401846:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401848:	689a      	ldr	r2, [r3, #8]
  40184a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40184c:	689a      	ldr	r2, [r3, #8]
  40184e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401850:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401852:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401854:	6803      	ldr	r3, [r0, #0]
  401856:	3301      	adds	r3, #1
  401858:	6003      	str	r3, [r0, #0]
  40185a:	4770      	bx	lr

0040185c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40185c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  40185e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401860:	f1b5 3fff 	cmp.w	r5, #4294967295
  401864:	d002      	beq.n	40186c <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401866:	f100 0208 	add.w	r2, r0, #8
  40186a:	e002      	b.n	401872 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  40186c:	6902      	ldr	r2, [r0, #16]
  40186e:	e004      	b.n	40187a <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401870:	461a      	mov	r2, r3
  401872:	6853      	ldr	r3, [r2, #4]
  401874:	681c      	ldr	r4, [r3, #0]
  401876:	42a5      	cmp	r5, r4
  401878:	d2fa      	bcs.n	401870 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40187a:	6853      	ldr	r3, [r2, #4]
  40187c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  40187e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401880:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401882:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401884:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401886:	6803      	ldr	r3, [r0, #0]
  401888:	3301      	adds	r3, #1
  40188a:	6003      	str	r3, [r0, #0]
}
  40188c:	bc30      	pop	{r4, r5}
  40188e:	4770      	bx	lr

00401890 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401890:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401892:	6842      	ldr	r2, [r0, #4]
  401894:	6881      	ldr	r1, [r0, #8]
  401896:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401898:	6882      	ldr	r2, [r0, #8]
  40189a:	6841      	ldr	r1, [r0, #4]
  40189c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40189e:	685a      	ldr	r2, [r3, #4]
  4018a0:	4290      	cmp	r0, r2
  4018a2:	d005      	beq.n	4018b0 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4018a4:	2200      	movs	r2, #0
  4018a6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4018a8:	6818      	ldr	r0, [r3, #0]
  4018aa:	3801      	subs	r0, #1
  4018ac:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4018ae:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4018b0:	6882      	ldr	r2, [r0, #8]
  4018b2:	605a      	str	r2, [r3, #4]
  4018b4:	e7f6      	b.n	4018a4 <uxListRemove+0x14>
	...

004018b8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4018b8:	4b0d      	ldr	r3, [pc, #52]	; (4018f0 <prvTaskExitError+0x38>)
  4018ba:	681b      	ldr	r3, [r3, #0]
  4018bc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018c0:	d00a      	beq.n	4018d8 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4018c2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018c6:	b672      	cpsid	i
  4018c8:	f383 8811 	msr	BASEPRI, r3
  4018cc:	f3bf 8f6f 	isb	sy
  4018d0:	f3bf 8f4f 	dsb	sy
  4018d4:	b662      	cpsie	i
  4018d6:	e7fe      	b.n	4018d6 <prvTaskExitError+0x1e>
  4018d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018dc:	b672      	cpsid	i
  4018de:	f383 8811 	msr	BASEPRI, r3
  4018e2:	f3bf 8f6f 	isb	sy
  4018e6:	f3bf 8f4f 	dsb	sy
  4018ea:	b662      	cpsie	i
  4018ec:	e7fe      	b.n	4018ec <prvTaskExitError+0x34>
  4018ee:	bf00      	nop
  4018f0:	20400020 	.word	0x20400020

004018f4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4018f4:	4806      	ldr	r0, [pc, #24]	; (401910 <prvPortStartFirstTask+0x1c>)
  4018f6:	6800      	ldr	r0, [r0, #0]
  4018f8:	6800      	ldr	r0, [r0, #0]
  4018fa:	f380 8808 	msr	MSP, r0
  4018fe:	b662      	cpsie	i
  401900:	b661      	cpsie	f
  401902:	f3bf 8f4f 	dsb	sy
  401906:	f3bf 8f6f 	isb	sy
  40190a:	df00      	svc	0
  40190c:	bf00      	nop
  40190e:	0000      	.short	0x0000
  401910:	e000ed08 	.word	0xe000ed08

00401914 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401914:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401924 <vPortEnableVFP+0x10>
  401918:	6801      	ldr	r1, [r0, #0]
  40191a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40191e:	6001      	str	r1, [r0, #0]
  401920:	4770      	bx	lr
  401922:	0000      	.short	0x0000
  401924:	e000ed88 	.word	0xe000ed88

00401928 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401928:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40192c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401930:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401934:	4b05      	ldr	r3, [pc, #20]	; (40194c <pxPortInitialiseStack+0x24>)
  401936:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40193a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40193e:	f06f 0302 	mvn.w	r3, #2
  401942:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401946:	3844      	subs	r0, #68	; 0x44
  401948:	4770      	bx	lr
  40194a:	bf00      	nop
  40194c:	004018b9 	.word	0x004018b9

00401950 <SVC_Handler>:
	__asm volatile (
  401950:	4b06      	ldr	r3, [pc, #24]	; (40196c <pxCurrentTCBConst2>)
  401952:	6819      	ldr	r1, [r3, #0]
  401954:	6808      	ldr	r0, [r1, #0]
  401956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40195a:	f380 8809 	msr	PSP, r0
  40195e:	f3bf 8f6f 	isb	sy
  401962:	f04f 0000 	mov.w	r0, #0
  401966:	f380 8811 	msr	BASEPRI, r0
  40196a:	4770      	bx	lr

0040196c <pxCurrentTCBConst2>:
  40196c:	20400c78 	.word	0x20400c78
  401970:	4770      	bx	lr
  401972:	bf00      	nop

00401974 <vPortEnterCritical>:
  401974:	f04f 0380 	mov.w	r3, #128	; 0x80
  401978:	b672      	cpsid	i
  40197a:	f383 8811 	msr	BASEPRI, r3
  40197e:	f3bf 8f6f 	isb	sy
  401982:	f3bf 8f4f 	dsb	sy
  401986:	b662      	cpsie	i
	uxCriticalNesting++;
  401988:	4a0b      	ldr	r2, [pc, #44]	; (4019b8 <vPortEnterCritical+0x44>)
  40198a:	6813      	ldr	r3, [r2, #0]
  40198c:	3301      	adds	r3, #1
  40198e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401990:	2b01      	cmp	r3, #1
  401992:	d10f      	bne.n	4019b4 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401994:	4b09      	ldr	r3, [pc, #36]	; (4019bc <vPortEnterCritical+0x48>)
  401996:	681b      	ldr	r3, [r3, #0]
  401998:	f013 0fff 	tst.w	r3, #255	; 0xff
  40199c:	d00a      	beq.n	4019b4 <vPortEnterCritical+0x40>
  40199e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019a2:	b672      	cpsid	i
  4019a4:	f383 8811 	msr	BASEPRI, r3
  4019a8:	f3bf 8f6f 	isb	sy
  4019ac:	f3bf 8f4f 	dsb	sy
  4019b0:	b662      	cpsie	i
  4019b2:	e7fe      	b.n	4019b2 <vPortEnterCritical+0x3e>
  4019b4:	4770      	bx	lr
  4019b6:	bf00      	nop
  4019b8:	20400020 	.word	0x20400020
  4019bc:	e000ed04 	.word	0xe000ed04

004019c0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4019c0:	4b0a      	ldr	r3, [pc, #40]	; (4019ec <vPortExitCritical+0x2c>)
  4019c2:	681b      	ldr	r3, [r3, #0]
  4019c4:	b953      	cbnz	r3, 4019dc <vPortExitCritical+0x1c>
  4019c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019ca:	b672      	cpsid	i
  4019cc:	f383 8811 	msr	BASEPRI, r3
  4019d0:	f3bf 8f6f 	isb	sy
  4019d4:	f3bf 8f4f 	dsb	sy
  4019d8:	b662      	cpsie	i
  4019da:	e7fe      	b.n	4019da <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4019dc:	3b01      	subs	r3, #1
  4019de:	4a03      	ldr	r2, [pc, #12]	; (4019ec <vPortExitCritical+0x2c>)
  4019e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4019e2:	b90b      	cbnz	r3, 4019e8 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4019e4:	f383 8811 	msr	BASEPRI, r3
  4019e8:	4770      	bx	lr
  4019ea:	bf00      	nop
  4019ec:	20400020 	.word	0x20400020

004019f0 <PendSV_Handler>:
	__asm volatile
  4019f0:	f3ef 8009 	mrs	r0, PSP
  4019f4:	f3bf 8f6f 	isb	sy
  4019f8:	4b15      	ldr	r3, [pc, #84]	; (401a50 <pxCurrentTCBConst>)
  4019fa:	681a      	ldr	r2, [r3, #0]
  4019fc:	f01e 0f10 	tst.w	lr, #16
  401a00:	bf08      	it	eq
  401a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a0a:	6010      	str	r0, [r2, #0]
  401a0c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401a10:	f04f 0080 	mov.w	r0, #128	; 0x80
  401a14:	b672      	cpsid	i
  401a16:	f380 8811 	msr	BASEPRI, r0
  401a1a:	f3bf 8f4f 	dsb	sy
  401a1e:	f3bf 8f6f 	isb	sy
  401a22:	b662      	cpsie	i
  401a24:	f001 f8b8 	bl	402b98 <vTaskSwitchContext>
  401a28:	f04f 0000 	mov.w	r0, #0
  401a2c:	f380 8811 	msr	BASEPRI, r0
  401a30:	bc08      	pop	{r3}
  401a32:	6819      	ldr	r1, [r3, #0]
  401a34:	6808      	ldr	r0, [r1, #0]
  401a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a3a:	f01e 0f10 	tst.w	lr, #16
  401a3e:	bf08      	it	eq
  401a40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401a44:	f380 8809 	msr	PSP, r0
  401a48:	f3bf 8f6f 	isb	sy
  401a4c:	4770      	bx	lr
  401a4e:	bf00      	nop

00401a50 <pxCurrentTCBConst>:
  401a50:	20400c78 	.word	0x20400c78
  401a54:	4770      	bx	lr
  401a56:	bf00      	nop

00401a58 <SysTick_Handler>:
{
  401a58:	b508      	push	{r3, lr}
	__asm volatile
  401a5a:	f3ef 8311 	mrs	r3, BASEPRI
  401a5e:	f04f 0280 	mov.w	r2, #128	; 0x80
  401a62:	b672      	cpsid	i
  401a64:	f382 8811 	msr	BASEPRI, r2
  401a68:	f3bf 8f6f 	isb	sy
  401a6c:	f3bf 8f4f 	dsb	sy
  401a70:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401a72:	4b05      	ldr	r3, [pc, #20]	; (401a88 <SysTick_Handler+0x30>)
  401a74:	4798      	blx	r3
  401a76:	b118      	cbz	r0, 401a80 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a7c:	4b03      	ldr	r3, [pc, #12]	; (401a8c <SysTick_Handler+0x34>)
  401a7e:	601a      	str	r2, [r3, #0]
	__asm volatile
  401a80:	2300      	movs	r3, #0
  401a82:	f383 8811 	msr	BASEPRI, r3
  401a86:	bd08      	pop	{r3, pc}
  401a88:	00402895 	.word	0x00402895
  401a8c:	e000ed04 	.word	0xe000ed04

00401a90 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401a90:	4a03      	ldr	r2, [pc, #12]	; (401aa0 <vPortSetupTimerInterrupt+0x10>)
  401a92:	4b04      	ldr	r3, [pc, #16]	; (401aa4 <vPortSetupTimerInterrupt+0x14>)
  401a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401a96:	2207      	movs	r2, #7
  401a98:	3b04      	subs	r3, #4
  401a9a:	601a      	str	r2, [r3, #0]
  401a9c:	4770      	bx	lr
  401a9e:	bf00      	nop
  401aa0:	000927bf 	.word	0x000927bf
  401aa4:	e000e014 	.word	0xe000e014

00401aa8 <xPortStartScheduler>:
{
  401aa8:	b500      	push	{lr}
  401aaa:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401aac:	4b25      	ldr	r3, [pc, #148]	; (401b44 <xPortStartScheduler+0x9c>)
  401aae:	781a      	ldrb	r2, [r3, #0]
  401ab0:	b2d2      	uxtb	r2, r2
  401ab2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401ab4:	22ff      	movs	r2, #255	; 0xff
  401ab6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401ab8:	781b      	ldrb	r3, [r3, #0]
  401aba:	b2db      	uxtb	r3, r3
  401abc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401ac0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ac8:	4a1f      	ldr	r2, [pc, #124]	; (401b48 <xPortStartScheduler+0xa0>)
  401aca:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401acc:	2207      	movs	r2, #7
  401ace:	4b1f      	ldr	r3, [pc, #124]	; (401b4c <xPortStartScheduler+0xa4>)
  401ad0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401ad2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401ad6:	f013 0f80 	tst.w	r3, #128	; 0x80
  401ada:	d010      	beq.n	401afe <xPortStartScheduler+0x56>
  401adc:	2206      	movs	r2, #6
  401ade:	e000      	b.n	401ae2 <xPortStartScheduler+0x3a>
  401ae0:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401ae2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401ae6:	005b      	lsls	r3, r3, #1
  401ae8:	b2db      	uxtb	r3, r3
  401aea:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401aee:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401af2:	1e51      	subs	r1, r2, #1
  401af4:	f013 0f80 	tst.w	r3, #128	; 0x80
  401af8:	d1f2      	bne.n	401ae0 <xPortStartScheduler+0x38>
  401afa:	4b14      	ldr	r3, [pc, #80]	; (401b4c <xPortStartScheduler+0xa4>)
  401afc:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401afe:	4a13      	ldr	r2, [pc, #76]	; (401b4c <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401b00:	6813      	ldr	r3, [r2, #0]
  401b02:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401b04:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401b08:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401b0a:	9b01      	ldr	r3, [sp, #4]
  401b0c:	b2db      	uxtb	r3, r3
  401b0e:	4a0d      	ldr	r2, [pc, #52]	; (401b44 <xPortStartScheduler+0x9c>)
  401b10:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401b12:	4b0f      	ldr	r3, [pc, #60]	; (401b50 <xPortStartScheduler+0xa8>)
  401b14:	681a      	ldr	r2, [r3, #0]
  401b16:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401b1a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401b1c:	681a      	ldr	r2, [r3, #0]
  401b1e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401b22:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401b24:	4b0b      	ldr	r3, [pc, #44]	; (401b54 <xPortStartScheduler+0xac>)
  401b26:	4798      	blx	r3
	uxCriticalNesting = 0;
  401b28:	2200      	movs	r2, #0
  401b2a:	4b0b      	ldr	r3, [pc, #44]	; (401b58 <xPortStartScheduler+0xb0>)
  401b2c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401b2e:	4b0b      	ldr	r3, [pc, #44]	; (401b5c <xPortStartScheduler+0xb4>)
  401b30:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401b32:	4a0b      	ldr	r2, [pc, #44]	; (401b60 <xPortStartScheduler+0xb8>)
  401b34:	6813      	ldr	r3, [r2, #0]
  401b36:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401b3a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401b3c:	4b09      	ldr	r3, [pc, #36]	; (401b64 <xPortStartScheduler+0xbc>)
  401b3e:	4798      	blx	r3
	prvTaskExitError();
  401b40:	4b09      	ldr	r3, [pc, #36]	; (401b68 <xPortStartScheduler+0xc0>)
  401b42:	4798      	blx	r3
  401b44:	e000e400 	.word	0xe000e400
  401b48:	20400c70 	.word	0x20400c70
  401b4c:	20400c74 	.word	0x20400c74
  401b50:	e000ed20 	.word	0xe000ed20
  401b54:	00401a91 	.word	0x00401a91
  401b58:	20400020 	.word	0x20400020
  401b5c:	00401915 	.word	0x00401915
  401b60:	e000ef34 	.word	0xe000ef34
  401b64:	004018f5 	.word	0x004018f5
  401b68:	004018b9 	.word	0x004018b9

00401b6c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401b6c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401b70:	2b0f      	cmp	r3, #15
  401b72:	d911      	bls.n	401b98 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401b74:	4a12      	ldr	r2, [pc, #72]	; (401bc0 <vPortValidateInterruptPriority+0x54>)
  401b76:	5c9b      	ldrb	r3, [r3, r2]
  401b78:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401b7a:	4a12      	ldr	r2, [pc, #72]	; (401bc4 <vPortValidateInterruptPriority+0x58>)
  401b7c:	7812      	ldrb	r2, [r2, #0]
  401b7e:	429a      	cmp	r2, r3
  401b80:	d90a      	bls.n	401b98 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401b82:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b86:	b672      	cpsid	i
  401b88:	f383 8811 	msr	BASEPRI, r3
  401b8c:	f3bf 8f6f 	isb	sy
  401b90:	f3bf 8f4f 	dsb	sy
  401b94:	b662      	cpsie	i
  401b96:	e7fe      	b.n	401b96 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401b98:	4b0b      	ldr	r3, [pc, #44]	; (401bc8 <vPortValidateInterruptPriority+0x5c>)
  401b9a:	681b      	ldr	r3, [r3, #0]
  401b9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401ba0:	4a0a      	ldr	r2, [pc, #40]	; (401bcc <vPortValidateInterruptPriority+0x60>)
  401ba2:	6812      	ldr	r2, [r2, #0]
  401ba4:	4293      	cmp	r3, r2
  401ba6:	d90a      	bls.n	401bbe <vPortValidateInterruptPriority+0x52>
  401ba8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bac:	b672      	cpsid	i
  401bae:	f383 8811 	msr	BASEPRI, r3
  401bb2:	f3bf 8f6f 	isb	sy
  401bb6:	f3bf 8f4f 	dsb	sy
  401bba:	b662      	cpsie	i
  401bbc:	e7fe      	b.n	401bbc <vPortValidateInterruptPriority+0x50>
  401bbe:	4770      	bx	lr
  401bc0:	e000e3f0 	.word	0xe000e3f0
  401bc4:	20400c70 	.word	0x20400c70
  401bc8:	e000ed0c 	.word	0xe000ed0c
  401bcc:	20400c74 	.word	0x20400c74

00401bd0 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401bd0:	b510      	push	{r4, lr}
  401bd2:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401bd4:	4b06      	ldr	r3, [pc, #24]	; (401bf0 <pvPortMalloc+0x20>)
  401bd6:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401bd8:	4620      	mov	r0, r4
  401bda:	4b06      	ldr	r3, [pc, #24]	; (401bf4 <pvPortMalloc+0x24>)
  401bdc:	4798      	blx	r3
  401bde:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401be0:	4b05      	ldr	r3, [pc, #20]	; (401bf8 <pvPortMalloc+0x28>)
  401be2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401be4:	b10c      	cbz	r4, 401bea <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401be6:	4620      	mov	r0, r4
  401be8:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401bea:	4b04      	ldr	r3, [pc, #16]	; (401bfc <pvPortMalloc+0x2c>)
  401bec:	4798      	blx	r3
	return pvReturn;
  401bee:	e7fa      	b.n	401be6 <pvPortMalloc+0x16>
  401bf0:	00402879 	.word	0x00402879
  401bf4:	00403f05 	.word	0x00403f05
  401bf8:	004029e1 	.word	0x004029e1
  401bfc:	00403ba7 	.word	0x00403ba7

00401c00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401c00:	b148      	cbz	r0, 401c16 <vPortFree+0x16>
{
  401c02:	b510      	push	{r4, lr}
  401c04:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401c06:	4b04      	ldr	r3, [pc, #16]	; (401c18 <vPortFree+0x18>)
  401c08:	4798      	blx	r3
		{
			free( pv );
  401c0a:	4620      	mov	r0, r4
  401c0c:	4b03      	ldr	r3, [pc, #12]	; (401c1c <vPortFree+0x1c>)
  401c0e:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401c10:	4b03      	ldr	r3, [pc, #12]	; (401c20 <vPortFree+0x20>)
  401c12:	4798      	blx	r3
  401c14:	bd10      	pop	{r4, pc}
  401c16:	4770      	bx	lr
  401c18:	00402879 	.word	0x00402879
  401c1c:	00403f15 	.word	0x00403f15
  401c20:	004029e1 	.word	0x004029e1

00401c24 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401c24:	b538      	push	{r3, r4, r5, lr}
  401c26:	4604      	mov	r4, r0
  401c28:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401c2a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401c2c:	b95a      	cbnz	r2, 401c46 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401c2e:	6803      	ldr	r3, [r0, #0]
  401c30:	2b00      	cmp	r3, #0
  401c32:	d12e      	bne.n	401c92 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401c34:	6840      	ldr	r0, [r0, #4]
  401c36:	4b1b      	ldr	r3, [pc, #108]	; (401ca4 <prvCopyDataToQueue+0x80>)
  401c38:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401c3a:	2300      	movs	r3, #0
  401c3c:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401c3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401c40:	3301      	adds	r3, #1
  401c42:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401c44:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401c46:	b96d      	cbnz	r5, 401c64 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401c48:	6880      	ldr	r0, [r0, #8]
  401c4a:	4b17      	ldr	r3, [pc, #92]	; (401ca8 <prvCopyDataToQueue+0x84>)
  401c4c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401c4e:	68a3      	ldr	r3, [r4, #8]
  401c50:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401c52:	4413      	add	r3, r2
  401c54:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401c56:	6862      	ldr	r2, [r4, #4]
  401c58:	4293      	cmp	r3, r2
  401c5a:	d31c      	bcc.n	401c96 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401c5c:	6823      	ldr	r3, [r4, #0]
  401c5e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401c60:	2000      	movs	r0, #0
  401c62:	e7ec      	b.n	401c3e <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c64:	68c0      	ldr	r0, [r0, #12]
  401c66:	4b10      	ldr	r3, [pc, #64]	; (401ca8 <prvCopyDataToQueue+0x84>)
  401c68:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401c6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401c6c:	425b      	negs	r3, r3
  401c6e:	68e2      	ldr	r2, [r4, #12]
  401c70:	441a      	add	r2, r3
  401c72:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401c74:	6821      	ldr	r1, [r4, #0]
  401c76:	428a      	cmp	r2, r1
  401c78:	d202      	bcs.n	401c80 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401c7a:	6862      	ldr	r2, [r4, #4]
  401c7c:	4413      	add	r3, r2
  401c7e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401c80:	2d02      	cmp	r5, #2
  401c82:	d10a      	bne.n	401c9a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401c84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401c86:	b153      	cbz	r3, 401c9e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401c88:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401c8a:	3b01      	subs	r3, #1
  401c8c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401c8e:	2000      	movs	r0, #0
  401c90:	e7d5      	b.n	401c3e <prvCopyDataToQueue+0x1a>
  401c92:	2000      	movs	r0, #0
  401c94:	e7d3      	b.n	401c3e <prvCopyDataToQueue+0x1a>
  401c96:	2000      	movs	r0, #0
  401c98:	e7d1      	b.n	401c3e <prvCopyDataToQueue+0x1a>
  401c9a:	2000      	movs	r0, #0
  401c9c:	e7cf      	b.n	401c3e <prvCopyDataToQueue+0x1a>
  401c9e:	2000      	movs	r0, #0
  401ca0:	e7cd      	b.n	401c3e <prvCopyDataToQueue+0x1a>
  401ca2:	bf00      	nop
  401ca4:	00402f99 	.word	0x00402f99
  401ca8:	00404485 	.word	0x00404485

00401cac <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401cac:	b530      	push	{r4, r5, lr}
  401cae:	b083      	sub	sp, #12
  401cb0:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401cb2:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401cb4:	b174      	cbz	r4, 401cd4 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401cb6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401cb8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401cba:	429a      	cmp	r2, r3
  401cbc:	d315      	bcc.n	401cea <prvNotifyQueueSetContainer+0x3e>
  401cbe:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cc2:	b672      	cpsid	i
  401cc4:	f383 8811 	msr	BASEPRI, r3
  401cc8:	f3bf 8f6f 	isb	sy
  401ccc:	f3bf 8f4f 	dsb	sy
  401cd0:	b662      	cpsie	i
  401cd2:	e7fe      	b.n	401cd2 <prvNotifyQueueSetContainer+0x26>
  401cd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cd8:	b672      	cpsid	i
  401cda:	f383 8811 	msr	BASEPRI, r3
  401cde:	f3bf 8f6f 	isb	sy
  401ce2:	f3bf 8f4f 	dsb	sy
  401ce6:	b662      	cpsie	i
  401ce8:	e7fe      	b.n	401ce8 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401cea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401cec:	4293      	cmp	r3, r2
  401cee:	d803      	bhi.n	401cf8 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401cf0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401cf2:	4628      	mov	r0, r5
  401cf4:	b003      	add	sp, #12
  401cf6:	bd30      	pop	{r4, r5, pc}
  401cf8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401cfa:	a901      	add	r1, sp, #4
  401cfc:	4620      	mov	r0, r4
  401cfe:	4b0b      	ldr	r3, [pc, #44]	; (401d2c <prvNotifyQueueSetContainer+0x80>)
  401d00:	4798      	blx	r3
  401d02:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401d04:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d06:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d0a:	d10a      	bne.n	401d22 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401d0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d0e:	2b00      	cmp	r3, #0
  401d10:	d0ef      	beq.n	401cf2 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401d12:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d16:	4b06      	ldr	r3, [pc, #24]	; (401d30 <prvNotifyQueueSetContainer+0x84>)
  401d18:	4798      	blx	r3
  401d1a:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401d1c:	bf18      	it	ne
  401d1e:	2501      	movne	r5, #1
  401d20:	e7e7      	b.n	401cf2 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401d22:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d24:	3301      	adds	r3, #1
  401d26:	64a3      	str	r3, [r4, #72]	; 0x48
  401d28:	e7e3      	b.n	401cf2 <prvNotifyQueueSetContainer+0x46>
  401d2a:	bf00      	nop
  401d2c:	00401c25 	.word	0x00401c25
  401d30:	00402d6d 	.word	0x00402d6d

00401d34 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401d34:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401d36:	b172      	cbz	r2, 401d56 <prvCopyDataFromQueue+0x22>
{
  401d38:	b510      	push	{r4, lr}
  401d3a:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401d3c:	68c4      	ldr	r4, [r0, #12]
  401d3e:	4414      	add	r4, r2
  401d40:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401d42:	6840      	ldr	r0, [r0, #4]
  401d44:	4284      	cmp	r4, r0
  401d46:	d301      	bcc.n	401d4c <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401d48:	6818      	ldr	r0, [r3, #0]
  401d4a:	60d8      	str	r0, [r3, #12]
  401d4c:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401d4e:	68d9      	ldr	r1, [r3, #12]
  401d50:	4b01      	ldr	r3, [pc, #4]	; (401d58 <prvCopyDataFromQueue+0x24>)
  401d52:	4798      	blx	r3
  401d54:	bd10      	pop	{r4, pc}
  401d56:	4770      	bx	lr
  401d58:	00404485 	.word	0x00404485

00401d5c <prvUnlockQueue>:
{
  401d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d5e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401d60:	4b22      	ldr	r3, [pc, #136]	; (401dec <prvUnlockQueue+0x90>)
  401d62:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401d64:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d66:	2b00      	cmp	r3, #0
  401d68:	dd1b      	ble.n	401da2 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401d6a:	4d21      	ldr	r5, [pc, #132]	; (401df0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401d6c:	4f21      	ldr	r7, [pc, #132]	; (401df4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401d6e:	4e22      	ldr	r6, [pc, #136]	; (401df8 <prvUnlockQueue+0x9c>)
  401d70:	e00b      	b.n	401d8a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401d74:	b1ab      	cbz	r3, 401da2 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401d76:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401d7a:	47b0      	blx	r6
  401d7c:	b978      	cbnz	r0, 401d9e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401d7e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d80:	3b01      	subs	r3, #1
  401d82:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401d84:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d86:	2b00      	cmp	r3, #0
  401d88:	dd0b      	ble.n	401da2 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401d8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401d8c:	2b00      	cmp	r3, #0
  401d8e:	d0f0      	beq.n	401d72 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401d90:	2100      	movs	r1, #0
  401d92:	4620      	mov	r0, r4
  401d94:	47a8      	blx	r5
  401d96:	2801      	cmp	r0, #1
  401d98:	d1f1      	bne.n	401d7e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401d9a:	47b8      	blx	r7
  401d9c:	e7ef      	b.n	401d7e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401d9e:	47b8      	blx	r7
  401da0:	e7ed      	b.n	401d7e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401da2:	f04f 33ff 	mov.w	r3, #4294967295
  401da6:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401da8:	4b14      	ldr	r3, [pc, #80]	; (401dfc <prvUnlockQueue+0xa0>)
  401daa:	4798      	blx	r3
	taskENTER_CRITICAL();
  401dac:	4b0f      	ldr	r3, [pc, #60]	; (401dec <prvUnlockQueue+0x90>)
  401dae:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401db0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401db2:	2b00      	cmp	r3, #0
  401db4:	dd14      	ble.n	401de0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401db6:	6923      	ldr	r3, [r4, #16]
  401db8:	b193      	cbz	r3, 401de0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401dba:	f104 0610 	add.w	r6, r4, #16
  401dbe:	4d0e      	ldr	r5, [pc, #56]	; (401df8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401dc0:	4f0c      	ldr	r7, [pc, #48]	; (401df4 <prvUnlockQueue+0x98>)
  401dc2:	e007      	b.n	401dd4 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401dc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401dc6:	3b01      	subs	r3, #1
  401dc8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401dca:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401dcc:	2b00      	cmp	r3, #0
  401dce:	dd07      	ble.n	401de0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401dd0:	6923      	ldr	r3, [r4, #16]
  401dd2:	b12b      	cbz	r3, 401de0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401dd4:	4630      	mov	r0, r6
  401dd6:	47a8      	blx	r5
  401dd8:	2800      	cmp	r0, #0
  401dda:	d0f3      	beq.n	401dc4 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401ddc:	47b8      	blx	r7
  401dde:	e7f1      	b.n	401dc4 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401de0:	f04f 33ff 	mov.w	r3, #4294967295
  401de4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401de6:	4b05      	ldr	r3, [pc, #20]	; (401dfc <prvUnlockQueue+0xa0>)
  401de8:	4798      	blx	r3
  401dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401dec:	00401975 	.word	0x00401975
  401df0:	00401cad 	.word	0x00401cad
  401df4:	00402ec9 	.word	0x00402ec9
  401df8:	00402d6d 	.word	0x00402d6d
  401dfc:	004019c1 	.word	0x004019c1

00401e00 <xQueueGenericReset>:
{
  401e00:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401e02:	b308      	cbz	r0, 401e48 <xQueueGenericReset+0x48>
  401e04:	4604      	mov	r4, r0
  401e06:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401e08:	4b1d      	ldr	r3, [pc, #116]	; (401e80 <xQueueGenericReset+0x80>)
  401e0a:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401e0c:	6822      	ldr	r2, [r4, #0]
  401e0e:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401e10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e12:	fb03 f301 	mul.w	r3, r3, r1
  401e16:	18d0      	adds	r0, r2, r3
  401e18:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401e1a:	2000      	movs	r0, #0
  401e1c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401e1e:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401e20:	1a5b      	subs	r3, r3, r1
  401e22:	4413      	add	r3, r2
  401e24:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401e26:	f04f 33ff 	mov.w	r3, #4294967295
  401e2a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401e2c:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401e2e:	b9fd      	cbnz	r5, 401e70 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401e30:	6923      	ldr	r3, [r4, #16]
  401e32:	b12b      	cbz	r3, 401e40 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401e34:	f104 0010 	add.w	r0, r4, #16
  401e38:	4b12      	ldr	r3, [pc, #72]	; (401e84 <xQueueGenericReset+0x84>)
  401e3a:	4798      	blx	r3
  401e3c:	2801      	cmp	r0, #1
  401e3e:	d00e      	beq.n	401e5e <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401e40:	4b11      	ldr	r3, [pc, #68]	; (401e88 <xQueueGenericReset+0x88>)
  401e42:	4798      	blx	r3
}
  401e44:	2001      	movs	r0, #1
  401e46:	bd38      	pop	{r3, r4, r5, pc}
  401e48:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e4c:	b672      	cpsid	i
  401e4e:	f383 8811 	msr	BASEPRI, r3
  401e52:	f3bf 8f6f 	isb	sy
  401e56:	f3bf 8f4f 	dsb	sy
  401e5a:	b662      	cpsie	i
  401e5c:	e7fe      	b.n	401e5c <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401e62:	4b0a      	ldr	r3, [pc, #40]	; (401e8c <xQueueGenericReset+0x8c>)
  401e64:	601a      	str	r2, [r3, #0]
  401e66:	f3bf 8f4f 	dsb	sy
  401e6a:	f3bf 8f6f 	isb	sy
  401e6e:	e7e7      	b.n	401e40 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401e70:	f104 0010 	add.w	r0, r4, #16
  401e74:	4d06      	ldr	r5, [pc, #24]	; (401e90 <xQueueGenericReset+0x90>)
  401e76:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401e78:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401e7c:	47a8      	blx	r5
  401e7e:	e7df      	b.n	401e40 <xQueueGenericReset+0x40>
  401e80:	00401975 	.word	0x00401975
  401e84:	00402d6d 	.word	0x00402d6d
  401e88:	004019c1 	.word	0x004019c1
  401e8c:	e000ed04 	.word	0xe000ed04
  401e90:	00401829 	.word	0x00401829

00401e94 <xQueueGenericCreate>:
{
  401e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401e96:	b950      	cbnz	r0, 401eae <xQueueGenericCreate+0x1a>
  401e98:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e9c:	b672      	cpsid	i
  401e9e:	f383 8811 	msr	BASEPRI, r3
  401ea2:	f3bf 8f6f 	isb	sy
  401ea6:	f3bf 8f4f 	dsb	sy
  401eaa:	b662      	cpsie	i
  401eac:	e7fe      	b.n	401eac <xQueueGenericCreate+0x18>
  401eae:	4606      	mov	r6, r0
  401eb0:	4617      	mov	r7, r2
  401eb2:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401eb4:	b189      	cbz	r1, 401eda <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401eb6:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401eba:	3059      	adds	r0, #89	; 0x59
  401ebc:	4b12      	ldr	r3, [pc, #72]	; (401f08 <xQueueGenericCreate+0x74>)
  401ebe:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401ec0:	4604      	mov	r4, r0
  401ec2:	b9e8      	cbnz	r0, 401f00 <xQueueGenericCreate+0x6c>
  401ec4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ec8:	b672      	cpsid	i
  401eca:	f383 8811 	msr	BASEPRI, r3
  401ece:	f3bf 8f6f 	isb	sy
  401ed2:	f3bf 8f4f 	dsb	sy
  401ed6:	b662      	cpsie	i
  401ed8:	e7fe      	b.n	401ed8 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401eda:	2058      	movs	r0, #88	; 0x58
  401edc:	4b0a      	ldr	r3, [pc, #40]	; (401f08 <xQueueGenericCreate+0x74>)
  401ede:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401ee0:	4604      	mov	r4, r0
  401ee2:	2800      	cmp	r0, #0
  401ee4:	d0ee      	beq.n	401ec4 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401ee6:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401ee8:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401eea:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401eec:	2101      	movs	r1, #1
  401eee:	4620      	mov	r0, r4
  401ef0:	4b06      	ldr	r3, [pc, #24]	; (401f0c <xQueueGenericCreate+0x78>)
  401ef2:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401ef4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401ef8:	2300      	movs	r3, #0
  401efa:	6563      	str	r3, [r4, #84]	; 0x54
}
  401efc:	4620      	mov	r0, r4
  401efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401f00:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401f04:	6003      	str	r3, [r0, #0]
  401f06:	e7ef      	b.n	401ee8 <xQueueGenericCreate+0x54>
  401f08:	00401bd1 	.word	0x00401bd1
  401f0c:	00401e01 	.word	0x00401e01

00401f10 <xQueueGenericSend>:
{
  401f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f14:	b085      	sub	sp, #20
  401f16:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401f18:	b1b8      	cbz	r0, 401f4a <xQueueGenericSend+0x3a>
  401f1a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f1c:	b301      	cbz	r1, 401f60 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401f1e:	2b02      	cmp	r3, #2
  401f20:	d02c      	beq.n	401f7c <xQueueGenericSend+0x6c>
  401f22:	461d      	mov	r5, r3
  401f24:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401f26:	4b66      	ldr	r3, [pc, #408]	; (4020c0 <xQueueGenericSend+0x1b0>)
  401f28:	4798      	blx	r3
  401f2a:	2800      	cmp	r0, #0
  401f2c:	d134      	bne.n	401f98 <xQueueGenericSend+0x88>
  401f2e:	9b01      	ldr	r3, [sp, #4]
  401f30:	2b00      	cmp	r3, #0
  401f32:	d038      	beq.n	401fa6 <xQueueGenericSend+0x96>
  401f34:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f38:	b672      	cpsid	i
  401f3a:	f383 8811 	msr	BASEPRI, r3
  401f3e:	f3bf 8f6f 	isb	sy
  401f42:	f3bf 8f4f 	dsb	sy
  401f46:	b662      	cpsie	i
  401f48:	e7fe      	b.n	401f48 <xQueueGenericSend+0x38>
  401f4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f4e:	b672      	cpsid	i
  401f50:	f383 8811 	msr	BASEPRI, r3
  401f54:	f3bf 8f6f 	isb	sy
  401f58:	f3bf 8f4f 	dsb	sy
  401f5c:	b662      	cpsie	i
  401f5e:	e7fe      	b.n	401f5e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f60:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401f62:	2a00      	cmp	r2, #0
  401f64:	d0db      	beq.n	401f1e <xQueueGenericSend+0xe>
  401f66:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f6a:	b672      	cpsid	i
  401f6c:	f383 8811 	msr	BASEPRI, r3
  401f70:	f3bf 8f6f 	isb	sy
  401f74:	f3bf 8f4f 	dsb	sy
  401f78:	b662      	cpsie	i
  401f7a:	e7fe      	b.n	401f7a <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401f7c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401f7e:	2a01      	cmp	r2, #1
  401f80:	d0cf      	beq.n	401f22 <xQueueGenericSend+0x12>
  401f82:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f86:	b672      	cpsid	i
  401f88:	f383 8811 	msr	BASEPRI, r3
  401f8c:	f3bf 8f6f 	isb	sy
  401f90:	f3bf 8f4f 	dsb	sy
  401f94:	b662      	cpsie	i
  401f96:	e7fe      	b.n	401f96 <xQueueGenericSend+0x86>
  401f98:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401f9a:	4e4a      	ldr	r6, [pc, #296]	; (4020c4 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401f9c:	f8df a150 	ldr.w	sl, [pc, #336]	; 4020f0 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401fa0:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4020d0 <xQueueGenericSend+0x1c0>
  401fa4:	e042      	b.n	40202c <xQueueGenericSend+0x11c>
  401fa6:	2700      	movs	r7, #0
  401fa8:	e7f7      	b.n	401f9a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401faa:	462a      	mov	r2, r5
  401fac:	4641      	mov	r1, r8
  401fae:	4620      	mov	r0, r4
  401fb0:	4b45      	ldr	r3, [pc, #276]	; (4020c8 <xQueueGenericSend+0x1b8>)
  401fb2:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401fb4:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401fb6:	b19b      	cbz	r3, 401fe0 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401fb8:	4629      	mov	r1, r5
  401fba:	4620      	mov	r0, r4
  401fbc:	4b43      	ldr	r3, [pc, #268]	; (4020cc <xQueueGenericSend+0x1bc>)
  401fbe:	4798      	blx	r3
  401fc0:	2801      	cmp	r0, #1
  401fc2:	d107      	bne.n	401fd4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401fc8:	4b41      	ldr	r3, [pc, #260]	; (4020d0 <xQueueGenericSend+0x1c0>)
  401fca:	601a      	str	r2, [r3, #0]
  401fcc:	f3bf 8f4f 	dsb	sy
  401fd0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401fd4:	4b3f      	ldr	r3, [pc, #252]	; (4020d4 <xQueueGenericSend+0x1c4>)
  401fd6:	4798      	blx	r3
				return pdPASS;
  401fd8:	2001      	movs	r0, #1
}
  401fda:	b005      	add	sp, #20
  401fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401fe2:	b173      	cbz	r3, 402002 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401fe4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401fe8:	4b3b      	ldr	r3, [pc, #236]	; (4020d8 <xQueueGenericSend+0x1c8>)
  401fea:	4798      	blx	r3
  401fec:	2801      	cmp	r0, #1
  401fee:	d1f1      	bne.n	401fd4 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401ff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401ff4:	4b36      	ldr	r3, [pc, #216]	; (4020d0 <xQueueGenericSend+0x1c0>)
  401ff6:	601a      	str	r2, [r3, #0]
  401ff8:	f3bf 8f4f 	dsb	sy
  401ffc:	f3bf 8f6f 	isb	sy
  402000:	e7e8      	b.n	401fd4 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402002:	2800      	cmp	r0, #0
  402004:	d0e6      	beq.n	401fd4 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40200a:	4b31      	ldr	r3, [pc, #196]	; (4020d0 <xQueueGenericSend+0x1c0>)
  40200c:	601a      	str	r2, [r3, #0]
  40200e:	f3bf 8f4f 	dsb	sy
  402012:	f3bf 8f6f 	isb	sy
  402016:	e7dd      	b.n	401fd4 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  402018:	4b2e      	ldr	r3, [pc, #184]	; (4020d4 <xQueueGenericSend+0x1c4>)
  40201a:	4798      	blx	r3
					return errQUEUE_FULL;
  40201c:	2000      	movs	r0, #0
  40201e:	e7dc      	b.n	401fda <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402020:	4620      	mov	r0, r4
  402022:	4b2e      	ldr	r3, [pc, #184]	; (4020dc <xQueueGenericSend+0x1cc>)
  402024:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402026:	4b2e      	ldr	r3, [pc, #184]	; (4020e0 <xQueueGenericSend+0x1d0>)
  402028:	4798      	blx	r3
  40202a:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  40202c:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40202e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402030:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402032:	429a      	cmp	r2, r3
  402034:	d3b9      	bcc.n	401faa <xQueueGenericSend+0x9a>
  402036:	2d02      	cmp	r5, #2
  402038:	d0b7      	beq.n	401faa <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40203a:	9b01      	ldr	r3, [sp, #4]
  40203c:	2b00      	cmp	r3, #0
  40203e:	d0eb      	beq.n	402018 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402040:	b90f      	cbnz	r7, 402046 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402042:	a802      	add	r0, sp, #8
  402044:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402046:	4b23      	ldr	r3, [pc, #140]	; (4020d4 <xQueueGenericSend+0x1c4>)
  402048:	4798      	blx	r3
		vTaskSuspendAll();
  40204a:	4b26      	ldr	r3, [pc, #152]	; (4020e4 <xQueueGenericSend+0x1d4>)
  40204c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40204e:	47b0      	blx	r6
  402050:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402052:	f1b3 3fff 	cmp.w	r3, #4294967295
  402056:	d101      	bne.n	40205c <xQueueGenericSend+0x14c>
  402058:	2300      	movs	r3, #0
  40205a:	6463      	str	r3, [r4, #68]	; 0x44
  40205c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40205e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402062:	d101      	bne.n	402068 <xQueueGenericSend+0x158>
  402064:	2300      	movs	r3, #0
  402066:	64a3      	str	r3, [r4, #72]	; 0x48
  402068:	4b1a      	ldr	r3, [pc, #104]	; (4020d4 <xQueueGenericSend+0x1c4>)
  40206a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40206c:	a901      	add	r1, sp, #4
  40206e:	a802      	add	r0, sp, #8
  402070:	4b1d      	ldr	r3, [pc, #116]	; (4020e8 <xQueueGenericSend+0x1d8>)
  402072:	4798      	blx	r3
  402074:	b9e0      	cbnz	r0, 4020b0 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  402076:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402078:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  40207c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  40207e:	4b15      	ldr	r3, [pc, #84]	; (4020d4 <xQueueGenericSend+0x1c4>)
  402080:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402082:	45bb      	cmp	fp, r7
  402084:	d1cc      	bne.n	402020 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402086:	9901      	ldr	r1, [sp, #4]
  402088:	f104 0010 	add.w	r0, r4, #16
  40208c:	4b17      	ldr	r3, [pc, #92]	; (4020ec <xQueueGenericSend+0x1dc>)
  40208e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402090:	4620      	mov	r0, r4
  402092:	4b12      	ldr	r3, [pc, #72]	; (4020dc <xQueueGenericSend+0x1cc>)
  402094:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402096:	4b12      	ldr	r3, [pc, #72]	; (4020e0 <xQueueGenericSend+0x1d0>)
  402098:	4798      	blx	r3
  40209a:	2800      	cmp	r0, #0
  40209c:	d1c5      	bne.n	40202a <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  40209e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4020a2:	f8c9 3000 	str.w	r3, [r9]
  4020a6:	f3bf 8f4f 	dsb	sy
  4020aa:	f3bf 8f6f 	isb	sy
  4020ae:	e7bc      	b.n	40202a <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4020b0:	4620      	mov	r0, r4
  4020b2:	4b0a      	ldr	r3, [pc, #40]	; (4020dc <xQueueGenericSend+0x1cc>)
  4020b4:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4020b6:	4b0a      	ldr	r3, [pc, #40]	; (4020e0 <xQueueGenericSend+0x1d0>)
  4020b8:	4798      	blx	r3
			return errQUEUE_FULL;
  4020ba:	2000      	movs	r0, #0
  4020bc:	e78d      	b.n	401fda <xQueueGenericSend+0xca>
  4020be:	bf00      	nop
  4020c0:	00402ed5 	.word	0x00402ed5
  4020c4:	00401975 	.word	0x00401975
  4020c8:	00401c25 	.word	0x00401c25
  4020cc:	00401cad 	.word	0x00401cad
  4020d0:	e000ed04 	.word	0xe000ed04
  4020d4:	004019c1 	.word	0x004019c1
  4020d8:	00402d6d 	.word	0x00402d6d
  4020dc:	00401d5d 	.word	0x00401d5d
  4020e0:	004029e1 	.word	0x004029e1
  4020e4:	00402879 	.word	0x00402879
  4020e8:	00402e35 	.word	0x00402e35
  4020ec:	00402c69 	.word	0x00402c69
  4020f0:	00402e05 	.word	0x00402e05

004020f4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  4020f4:	2800      	cmp	r0, #0
  4020f6:	d036      	beq.n	402166 <xQueueGenericSendFromISR+0x72>
{
  4020f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4020fc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4020fe:	2900      	cmp	r1, #0
  402100:	d03c      	beq.n	40217c <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402102:	2b02      	cmp	r3, #2
  402104:	d048      	beq.n	402198 <xQueueGenericSendFromISR+0xa4>
  402106:	461e      	mov	r6, r3
  402108:	4615      	mov	r5, r2
  40210a:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  40210c:	4b35      	ldr	r3, [pc, #212]	; (4021e4 <xQueueGenericSendFromISR+0xf0>)
  40210e:	4798      	blx	r3
	__asm volatile
  402110:	f3ef 8711 	mrs	r7, BASEPRI
  402114:	f04f 0380 	mov.w	r3, #128	; 0x80
  402118:	b672      	cpsid	i
  40211a:	f383 8811 	msr	BASEPRI, r3
  40211e:	f3bf 8f6f 	isb	sy
  402122:	f3bf 8f4f 	dsb	sy
  402126:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402128:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40212a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40212c:	429a      	cmp	r2, r3
  40212e:	d301      	bcc.n	402134 <xQueueGenericSendFromISR+0x40>
  402130:	2e02      	cmp	r6, #2
  402132:	d14f      	bne.n	4021d4 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402134:	4632      	mov	r2, r6
  402136:	4641      	mov	r1, r8
  402138:	4620      	mov	r0, r4
  40213a:	4b2b      	ldr	r3, [pc, #172]	; (4021e8 <xQueueGenericSendFromISR+0xf4>)
  40213c:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  40213e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402140:	f1b3 3fff 	cmp.w	r3, #4294967295
  402144:	d141      	bne.n	4021ca <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402146:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402148:	2b00      	cmp	r3, #0
  40214a:	d033      	beq.n	4021b4 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40214c:	4631      	mov	r1, r6
  40214e:	4620      	mov	r0, r4
  402150:	4b26      	ldr	r3, [pc, #152]	; (4021ec <xQueueGenericSendFromISR+0xf8>)
  402152:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402154:	2d00      	cmp	r5, #0
  402156:	d03f      	beq.n	4021d8 <xQueueGenericSendFromISR+0xe4>
  402158:	2801      	cmp	r0, #1
  40215a:	d13d      	bne.n	4021d8 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  40215c:	6028      	str	r0, [r5, #0]
	__asm volatile
  40215e:	f387 8811 	msr	BASEPRI, r7
}
  402162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402166:	f04f 0380 	mov.w	r3, #128	; 0x80
  40216a:	b672      	cpsid	i
  40216c:	f383 8811 	msr	BASEPRI, r3
  402170:	f3bf 8f6f 	isb	sy
  402174:	f3bf 8f4f 	dsb	sy
  402178:	b662      	cpsie	i
  40217a:	e7fe      	b.n	40217a <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40217c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  40217e:	2800      	cmp	r0, #0
  402180:	d0bf      	beq.n	402102 <xQueueGenericSendFromISR+0xe>
  402182:	f04f 0380 	mov.w	r3, #128	; 0x80
  402186:	b672      	cpsid	i
  402188:	f383 8811 	msr	BASEPRI, r3
  40218c:	f3bf 8f6f 	isb	sy
  402190:	f3bf 8f4f 	dsb	sy
  402194:	b662      	cpsie	i
  402196:	e7fe      	b.n	402196 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402198:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  40219a:	2801      	cmp	r0, #1
  40219c:	d0b3      	beq.n	402106 <xQueueGenericSendFromISR+0x12>
  40219e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021a2:	b672      	cpsid	i
  4021a4:	f383 8811 	msr	BASEPRI, r3
  4021a8:	f3bf 8f6f 	isb	sy
  4021ac:	f3bf 8f4f 	dsb	sy
  4021b0:	b662      	cpsie	i
  4021b2:	e7fe      	b.n	4021b2 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4021b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4021b6:	b18b      	cbz	r3, 4021dc <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4021b8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4021bc:	4b0c      	ldr	r3, [pc, #48]	; (4021f0 <xQueueGenericSendFromISR+0xfc>)
  4021be:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4021c0:	b175      	cbz	r5, 4021e0 <xQueueGenericSendFromISR+0xec>
  4021c2:	b168      	cbz	r0, 4021e0 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4021c4:	2001      	movs	r0, #1
  4021c6:	6028      	str	r0, [r5, #0]
  4021c8:	e7c9      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  4021ca:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4021cc:	3301      	adds	r3, #1
  4021ce:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4021d0:	2001      	movs	r0, #1
  4021d2:	e7c4      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  4021d4:	2000      	movs	r0, #0
  4021d6:	e7c2      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4021d8:	2001      	movs	r0, #1
  4021da:	e7c0      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
  4021dc:	2001      	movs	r0, #1
  4021de:	e7be      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
  4021e0:	2001      	movs	r0, #1
  4021e2:	e7bc      	b.n	40215e <xQueueGenericSendFromISR+0x6a>
  4021e4:	00401b6d 	.word	0x00401b6d
  4021e8:	00401c25 	.word	0x00401c25
  4021ec:	00401cad 	.word	0x00401cad
  4021f0:	00402d6d 	.word	0x00402d6d

004021f4 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  4021f4:	b170      	cbz	r0, 402214 <xQueueGiveFromISR+0x20>
{
  4021f6:	b570      	push	{r4, r5, r6, lr}
  4021f8:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  4021fa:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4021fc:	b1ab      	cbz	r3, 40222a <xQueueGiveFromISR+0x36>
  4021fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402202:	b672      	cpsid	i
  402204:	f383 8811 	msr	BASEPRI, r3
  402208:	f3bf 8f6f 	isb	sy
  40220c:	f3bf 8f4f 	dsb	sy
  402210:	b662      	cpsie	i
  402212:	e7fe      	b.n	402212 <xQueueGiveFromISR+0x1e>
  402214:	f04f 0380 	mov.w	r3, #128	; 0x80
  402218:	b672      	cpsid	i
  40221a:	f383 8811 	msr	BASEPRI, r3
  40221e:	f3bf 8f6f 	isb	sy
  402222:	f3bf 8f4f 	dsb	sy
  402226:	b662      	cpsie	i
  402228:	e7fe      	b.n	402228 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  40222a:	6803      	ldr	r3, [r0, #0]
  40222c:	b333      	cbz	r3, 40227c <xQueueGiveFromISR+0x88>
  40222e:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402230:	4b25      	ldr	r3, [pc, #148]	; (4022c8 <xQueueGiveFromISR+0xd4>)
  402232:	4798      	blx	r3
	__asm volatile
  402234:	f3ef 8611 	mrs	r6, BASEPRI
  402238:	f04f 0380 	mov.w	r3, #128	; 0x80
  40223c:	b672      	cpsid	i
  40223e:	f383 8811 	msr	BASEPRI, r3
  402242:	f3bf 8f6f 	isb	sy
  402246:	f3bf 8f4f 	dsb	sy
  40224a:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  40224c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40224e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402250:	429a      	cmp	r2, r3
  402252:	d231      	bcs.n	4022b8 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  402254:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402256:	3301      	adds	r3, #1
  402258:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  40225a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40225c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402260:	d125      	bne.n	4022ae <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  402262:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402264:	b1c3      	cbz	r3, 402298 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402266:	2100      	movs	r1, #0
  402268:	4620      	mov	r0, r4
  40226a:	4b18      	ldr	r3, [pc, #96]	; (4022cc <xQueueGiveFromISR+0xd8>)
  40226c:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  40226e:	b32d      	cbz	r5, 4022bc <xQueueGiveFromISR+0xc8>
  402270:	2801      	cmp	r0, #1
  402272:	d123      	bne.n	4022bc <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402274:	6028      	str	r0, [r5, #0]
	__asm volatile
  402276:	f386 8811 	msr	BASEPRI, r6
}
  40227a:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  40227c:	6843      	ldr	r3, [r0, #4]
  40227e:	2b00      	cmp	r3, #0
  402280:	d0d5      	beq.n	40222e <xQueueGiveFromISR+0x3a>
	__asm volatile
  402282:	f04f 0380 	mov.w	r3, #128	; 0x80
  402286:	b672      	cpsid	i
  402288:	f383 8811 	msr	BASEPRI, r3
  40228c:	f3bf 8f6f 	isb	sy
  402290:	f3bf 8f4f 	dsb	sy
  402294:	b662      	cpsie	i
  402296:	e7fe      	b.n	402296 <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402298:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40229a:	b18b      	cbz	r3, 4022c0 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40229c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4022a0:	4b0b      	ldr	r3, [pc, #44]	; (4022d0 <xQueueGiveFromISR+0xdc>)
  4022a2:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4022a4:	b175      	cbz	r5, 4022c4 <xQueueGiveFromISR+0xd0>
  4022a6:	b168      	cbz	r0, 4022c4 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4022a8:	2001      	movs	r0, #1
  4022aa:	6028      	str	r0, [r5, #0]
  4022ac:	e7e3      	b.n	402276 <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  4022ae:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4022b0:	3301      	adds	r3, #1
  4022b2:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4022b4:	2001      	movs	r0, #1
  4022b6:	e7de      	b.n	402276 <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  4022b8:	2000      	movs	r0, #0
  4022ba:	e7dc      	b.n	402276 <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  4022bc:	2001      	movs	r0, #1
  4022be:	e7da      	b.n	402276 <xQueueGiveFromISR+0x82>
  4022c0:	2001      	movs	r0, #1
  4022c2:	e7d8      	b.n	402276 <xQueueGiveFromISR+0x82>
  4022c4:	2001      	movs	r0, #1
  4022c6:	e7d6      	b.n	402276 <xQueueGiveFromISR+0x82>
  4022c8:	00401b6d 	.word	0x00401b6d
  4022cc:	00401cad 	.word	0x00401cad
  4022d0:	00402d6d 	.word	0x00402d6d

004022d4 <xQueueGenericReceive>:
{
  4022d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022d8:	b084      	sub	sp, #16
  4022da:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4022dc:	b198      	cbz	r0, 402306 <xQueueGenericReceive+0x32>
  4022de:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4022e0:	b1e1      	cbz	r1, 40231c <xQueueGenericReceive+0x48>
  4022e2:	4698      	mov	r8, r3
  4022e4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4022e6:	4b61      	ldr	r3, [pc, #388]	; (40246c <xQueueGenericReceive+0x198>)
  4022e8:	4798      	blx	r3
  4022ea:	bb28      	cbnz	r0, 402338 <xQueueGenericReceive+0x64>
  4022ec:	9b01      	ldr	r3, [sp, #4]
  4022ee:	b353      	cbz	r3, 402346 <xQueueGenericReceive+0x72>
  4022f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022f4:	b672      	cpsid	i
  4022f6:	f383 8811 	msr	BASEPRI, r3
  4022fa:	f3bf 8f6f 	isb	sy
  4022fe:	f3bf 8f4f 	dsb	sy
  402302:	b662      	cpsie	i
  402304:	e7fe      	b.n	402304 <xQueueGenericReceive+0x30>
  402306:	f04f 0380 	mov.w	r3, #128	; 0x80
  40230a:	b672      	cpsid	i
  40230c:	f383 8811 	msr	BASEPRI, r3
  402310:	f3bf 8f6f 	isb	sy
  402314:	f3bf 8f4f 	dsb	sy
  402318:	b662      	cpsie	i
  40231a:	e7fe      	b.n	40231a <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40231c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40231e:	2a00      	cmp	r2, #0
  402320:	d0df      	beq.n	4022e2 <xQueueGenericReceive+0xe>
  402322:	f04f 0380 	mov.w	r3, #128	; 0x80
  402326:	b672      	cpsid	i
  402328:	f383 8811 	msr	BASEPRI, r3
  40232c:	f3bf 8f6f 	isb	sy
  402330:	f3bf 8f4f 	dsb	sy
  402334:	b662      	cpsie	i
  402336:	e7fe      	b.n	402336 <xQueueGenericReceive+0x62>
  402338:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  40233a:	4d4d      	ldr	r5, [pc, #308]	; (402470 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  40233c:	f8df a160 	ldr.w	sl, [pc, #352]	; 4024a0 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402340:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402480 <xQueueGenericReceive+0x1ac>
  402344:	e04b      	b.n	4023de <xQueueGenericReceive+0x10a>
  402346:	2600      	movs	r6, #0
  402348:	e7f7      	b.n	40233a <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40234a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  40234c:	4639      	mov	r1, r7
  40234e:	4620      	mov	r0, r4
  402350:	4b48      	ldr	r3, [pc, #288]	; (402474 <xQueueGenericReceive+0x1a0>)
  402352:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402354:	f1b8 0f00 	cmp.w	r8, #0
  402358:	d11d      	bne.n	402396 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  40235a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40235c:	3b01      	subs	r3, #1
  40235e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402360:	6823      	ldr	r3, [r4, #0]
  402362:	b913      	cbnz	r3, 40236a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402364:	4b44      	ldr	r3, [pc, #272]	; (402478 <xQueueGenericReceive+0x1a4>)
  402366:	4798      	blx	r3
  402368:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40236a:	6923      	ldr	r3, [r4, #16]
  40236c:	b16b      	cbz	r3, 40238a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40236e:	f104 0010 	add.w	r0, r4, #16
  402372:	4b42      	ldr	r3, [pc, #264]	; (40247c <xQueueGenericReceive+0x1a8>)
  402374:	4798      	blx	r3
  402376:	2801      	cmp	r0, #1
  402378:	d107      	bne.n	40238a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  40237a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40237e:	4b40      	ldr	r3, [pc, #256]	; (402480 <xQueueGenericReceive+0x1ac>)
  402380:	601a      	str	r2, [r3, #0]
  402382:	f3bf 8f4f 	dsb	sy
  402386:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  40238a:	4b3e      	ldr	r3, [pc, #248]	; (402484 <xQueueGenericReceive+0x1b0>)
  40238c:	4798      	blx	r3
				return pdPASS;
  40238e:	2001      	movs	r0, #1
}
  402390:	b004      	add	sp, #16
  402392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402396:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402398:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40239a:	2b00      	cmp	r3, #0
  40239c:	d0f5      	beq.n	40238a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40239e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4023a2:	4b36      	ldr	r3, [pc, #216]	; (40247c <xQueueGenericReceive+0x1a8>)
  4023a4:	4798      	blx	r3
  4023a6:	2800      	cmp	r0, #0
  4023a8:	d0ef      	beq.n	40238a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4023aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023ae:	4b34      	ldr	r3, [pc, #208]	; (402480 <xQueueGenericReceive+0x1ac>)
  4023b0:	601a      	str	r2, [r3, #0]
  4023b2:	f3bf 8f4f 	dsb	sy
  4023b6:	f3bf 8f6f 	isb	sy
  4023ba:	e7e6      	b.n	40238a <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4023bc:	4b31      	ldr	r3, [pc, #196]	; (402484 <xQueueGenericReceive+0x1b0>)
  4023be:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4023c0:	2000      	movs	r0, #0
  4023c2:	e7e5      	b.n	402390 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4023c4:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4023c6:	6860      	ldr	r0, [r4, #4]
  4023c8:	4b2f      	ldr	r3, [pc, #188]	; (402488 <xQueueGenericReceive+0x1b4>)
  4023ca:	4798      	blx	r3
						taskEXIT_CRITICAL();
  4023cc:	4b2d      	ldr	r3, [pc, #180]	; (402484 <xQueueGenericReceive+0x1b0>)
  4023ce:	4798      	blx	r3
  4023d0:	e030      	b.n	402434 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  4023d2:	4620      	mov	r0, r4
  4023d4:	4b2d      	ldr	r3, [pc, #180]	; (40248c <xQueueGenericReceive+0x1b8>)
  4023d6:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4023d8:	4b2d      	ldr	r3, [pc, #180]	; (402490 <xQueueGenericReceive+0x1bc>)
  4023da:	4798      	blx	r3
  4023dc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  4023de:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4023e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4023e2:	2b00      	cmp	r3, #0
  4023e4:	d1b1      	bne.n	40234a <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  4023e6:	9b01      	ldr	r3, [sp, #4]
  4023e8:	2b00      	cmp	r3, #0
  4023ea:	d0e7      	beq.n	4023bc <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  4023ec:	b90e      	cbnz	r6, 4023f2 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  4023ee:	a802      	add	r0, sp, #8
  4023f0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4023f2:	4b24      	ldr	r3, [pc, #144]	; (402484 <xQueueGenericReceive+0x1b0>)
  4023f4:	4798      	blx	r3
		vTaskSuspendAll();
  4023f6:	4b27      	ldr	r3, [pc, #156]	; (402494 <xQueueGenericReceive+0x1c0>)
  4023f8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4023fa:	47a8      	blx	r5
  4023fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4023fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  402402:	d101      	bne.n	402408 <xQueueGenericReceive+0x134>
  402404:	2300      	movs	r3, #0
  402406:	6463      	str	r3, [r4, #68]	; 0x44
  402408:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40240a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40240e:	d101      	bne.n	402414 <xQueueGenericReceive+0x140>
  402410:	2300      	movs	r3, #0
  402412:	64a3      	str	r3, [r4, #72]	; 0x48
  402414:	4b1b      	ldr	r3, [pc, #108]	; (402484 <xQueueGenericReceive+0x1b0>)
  402416:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402418:	a901      	add	r1, sp, #4
  40241a:	a802      	add	r0, sp, #8
  40241c:	4b1e      	ldr	r3, [pc, #120]	; (402498 <xQueueGenericReceive+0x1c4>)
  40241e:	4798      	blx	r3
  402420:	b9e8      	cbnz	r0, 40245e <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402422:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402424:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402426:	4b17      	ldr	r3, [pc, #92]	; (402484 <xQueueGenericReceive+0x1b0>)
  402428:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40242a:	2e00      	cmp	r6, #0
  40242c:	d1d1      	bne.n	4023d2 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40242e:	6823      	ldr	r3, [r4, #0]
  402430:	2b00      	cmp	r3, #0
  402432:	d0c7      	beq.n	4023c4 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402434:	9901      	ldr	r1, [sp, #4]
  402436:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40243a:	4b18      	ldr	r3, [pc, #96]	; (40249c <xQueueGenericReceive+0x1c8>)
  40243c:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  40243e:	4620      	mov	r0, r4
  402440:	4b12      	ldr	r3, [pc, #72]	; (40248c <xQueueGenericReceive+0x1b8>)
  402442:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402444:	4b12      	ldr	r3, [pc, #72]	; (402490 <xQueueGenericReceive+0x1bc>)
  402446:	4798      	blx	r3
  402448:	2800      	cmp	r0, #0
  40244a:	d1c7      	bne.n	4023dc <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  40244c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402450:	f8c9 3000 	str.w	r3, [r9]
  402454:	f3bf 8f4f 	dsb	sy
  402458:	f3bf 8f6f 	isb	sy
  40245c:	e7be      	b.n	4023dc <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  40245e:	4620      	mov	r0, r4
  402460:	4b0a      	ldr	r3, [pc, #40]	; (40248c <xQueueGenericReceive+0x1b8>)
  402462:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402464:	4b0a      	ldr	r3, [pc, #40]	; (402490 <xQueueGenericReceive+0x1bc>)
  402466:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402468:	2000      	movs	r0, #0
  40246a:	e791      	b.n	402390 <xQueueGenericReceive+0xbc>
  40246c:	00402ed5 	.word	0x00402ed5
  402470:	00401975 	.word	0x00401975
  402474:	00401d35 	.word	0x00401d35
  402478:	00403055 	.word	0x00403055
  40247c:	00402d6d 	.word	0x00402d6d
  402480:	e000ed04 	.word	0xe000ed04
  402484:	004019c1 	.word	0x004019c1
  402488:	00402ef5 	.word	0x00402ef5
  40248c:	00401d5d 	.word	0x00401d5d
  402490:	004029e1 	.word	0x004029e1
  402494:	00402879 	.word	0x00402879
  402498:	00402e35 	.word	0x00402e35
  40249c:	00402c69 	.word	0x00402c69
  4024a0:	00402e05 	.word	0x00402e05

004024a4 <vQueueAddToRegistry>:
	{
  4024a4:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4024a6:	4b0b      	ldr	r3, [pc, #44]	; (4024d4 <vQueueAddToRegistry+0x30>)
  4024a8:	681b      	ldr	r3, [r3, #0]
  4024aa:	b153      	cbz	r3, 4024c2 <vQueueAddToRegistry+0x1e>
  4024ac:	2301      	movs	r3, #1
  4024ae:	4c09      	ldr	r4, [pc, #36]	; (4024d4 <vQueueAddToRegistry+0x30>)
  4024b0:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4024b4:	b132      	cbz	r2, 4024c4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4024b6:	3301      	adds	r3, #1
  4024b8:	2b08      	cmp	r3, #8
  4024ba:	d1f9      	bne.n	4024b0 <vQueueAddToRegistry+0xc>
	}
  4024bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4024c0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4024c2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4024c4:	4a03      	ldr	r2, [pc, #12]	; (4024d4 <vQueueAddToRegistry+0x30>)
  4024c6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4024ca:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4024ce:	6058      	str	r0, [r3, #4]
				break;
  4024d0:	e7f4      	b.n	4024bc <vQueueAddToRegistry+0x18>
  4024d2:	bf00      	nop
  4024d4:	20400e04 	.word	0x20400e04

004024d8 <vQueueWaitForMessageRestricted>:
	{
  4024d8:	b570      	push	{r4, r5, r6, lr}
  4024da:	4604      	mov	r4, r0
  4024dc:	460d      	mov	r5, r1
  4024de:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4024e0:	4b0f      	ldr	r3, [pc, #60]	; (402520 <vQueueWaitForMessageRestricted+0x48>)
  4024e2:	4798      	blx	r3
  4024e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4024e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4024ea:	d00b      	beq.n	402504 <vQueueWaitForMessageRestricted+0x2c>
  4024ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4024ee:	f1b3 3fff 	cmp.w	r3, #4294967295
  4024f2:	d00a      	beq.n	40250a <vQueueWaitForMessageRestricted+0x32>
  4024f4:	4b0b      	ldr	r3, [pc, #44]	; (402524 <vQueueWaitForMessageRestricted+0x4c>)
  4024f6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4024f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4024fa:	b14b      	cbz	r3, 402510 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4024fc:	4620      	mov	r0, r4
  4024fe:	4b0a      	ldr	r3, [pc, #40]	; (402528 <vQueueWaitForMessageRestricted+0x50>)
  402500:	4798      	blx	r3
  402502:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402504:	2300      	movs	r3, #0
  402506:	6463      	str	r3, [r4, #68]	; 0x44
  402508:	e7f0      	b.n	4024ec <vQueueWaitForMessageRestricted+0x14>
  40250a:	2300      	movs	r3, #0
  40250c:	64a3      	str	r3, [r4, #72]	; 0x48
  40250e:	e7f1      	b.n	4024f4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402510:	4632      	mov	r2, r6
  402512:	4629      	mov	r1, r5
  402514:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402518:	4b04      	ldr	r3, [pc, #16]	; (40252c <vQueueWaitForMessageRestricted+0x54>)
  40251a:	4798      	blx	r3
  40251c:	e7ee      	b.n	4024fc <vQueueWaitForMessageRestricted+0x24>
  40251e:	bf00      	nop
  402520:	00401975 	.word	0x00401975
  402524:	004019c1 	.word	0x004019c1
  402528:	00401d5d 	.word	0x00401d5d
  40252c:	00402ced 	.word	0x00402ced

00402530 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402530:	4b08      	ldr	r3, [pc, #32]	; (402554 <prvResetNextTaskUnblockTime+0x24>)
  402532:	681b      	ldr	r3, [r3, #0]
  402534:	681b      	ldr	r3, [r3, #0]
  402536:	b13b      	cbz	r3, 402548 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402538:	4b06      	ldr	r3, [pc, #24]	; (402554 <prvResetNextTaskUnblockTime+0x24>)
  40253a:	681b      	ldr	r3, [r3, #0]
  40253c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40253e:	68db      	ldr	r3, [r3, #12]
  402540:	685a      	ldr	r2, [r3, #4]
  402542:	4b05      	ldr	r3, [pc, #20]	; (402558 <prvResetNextTaskUnblockTime+0x28>)
  402544:	601a      	str	r2, [r3, #0]
  402546:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402548:	f04f 32ff 	mov.w	r2, #4294967295
  40254c:	4b02      	ldr	r3, [pc, #8]	; (402558 <prvResetNextTaskUnblockTime+0x28>)
  40254e:	601a      	str	r2, [r3, #0]
  402550:	4770      	bx	lr
  402552:	bf00      	nop
  402554:	20400c7c 	.word	0x20400c7c
  402558:	20400d28 	.word	0x20400d28

0040255c <prvAddCurrentTaskToDelayedList>:
{
  40255c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40255e:	4b0f      	ldr	r3, [pc, #60]	; (40259c <prvAddCurrentTaskToDelayedList+0x40>)
  402560:	681b      	ldr	r3, [r3, #0]
  402562:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402564:	4b0e      	ldr	r3, [pc, #56]	; (4025a0 <prvAddCurrentTaskToDelayedList+0x44>)
  402566:	681b      	ldr	r3, [r3, #0]
  402568:	4298      	cmp	r0, r3
  40256a:	d30e      	bcc.n	40258a <prvAddCurrentTaskToDelayedList+0x2e>
  40256c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40256e:	4b0d      	ldr	r3, [pc, #52]	; (4025a4 <prvAddCurrentTaskToDelayedList+0x48>)
  402570:	6818      	ldr	r0, [r3, #0]
  402572:	4b0a      	ldr	r3, [pc, #40]	; (40259c <prvAddCurrentTaskToDelayedList+0x40>)
  402574:	6819      	ldr	r1, [r3, #0]
  402576:	3104      	adds	r1, #4
  402578:	4b0b      	ldr	r3, [pc, #44]	; (4025a8 <prvAddCurrentTaskToDelayedList+0x4c>)
  40257a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  40257c:	4b0b      	ldr	r3, [pc, #44]	; (4025ac <prvAddCurrentTaskToDelayedList+0x50>)
  40257e:	681b      	ldr	r3, [r3, #0]
  402580:	429c      	cmp	r4, r3
  402582:	d201      	bcs.n	402588 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402584:	4b09      	ldr	r3, [pc, #36]	; (4025ac <prvAddCurrentTaskToDelayedList+0x50>)
  402586:	601c      	str	r4, [r3, #0]
  402588:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40258a:	4b09      	ldr	r3, [pc, #36]	; (4025b0 <prvAddCurrentTaskToDelayedList+0x54>)
  40258c:	6818      	ldr	r0, [r3, #0]
  40258e:	4b03      	ldr	r3, [pc, #12]	; (40259c <prvAddCurrentTaskToDelayedList+0x40>)
  402590:	6819      	ldr	r1, [r3, #0]
  402592:	3104      	adds	r1, #4
  402594:	4b04      	ldr	r3, [pc, #16]	; (4025a8 <prvAddCurrentTaskToDelayedList+0x4c>)
  402596:	4798      	blx	r3
  402598:	bd10      	pop	{r4, pc}
  40259a:	bf00      	nop
  40259c:	20400c78 	.word	0x20400c78
  4025a0:	20400d70 	.word	0x20400d70
  4025a4:	20400c7c 	.word	0x20400c7c
  4025a8:	0040185d 	.word	0x0040185d
  4025ac:	20400d28 	.word	0x20400d28
  4025b0:	20400c80 	.word	0x20400c80

004025b4 <xTaskGenericCreate>:
{
  4025b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4025b8:	b083      	sub	sp, #12
  4025ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4025bc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4025c0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4025c2:	b160      	cbz	r0, 4025de <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4025c4:	2d04      	cmp	r5, #4
  4025c6:	d915      	bls.n	4025f4 <xTaskGenericCreate+0x40>
  4025c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025cc:	b672      	cpsid	i
  4025ce:	f383 8811 	msr	BASEPRI, r3
  4025d2:	f3bf 8f6f 	isb	sy
  4025d6:	f3bf 8f4f 	dsb	sy
  4025da:	b662      	cpsie	i
  4025dc:	e7fe      	b.n	4025dc <xTaskGenericCreate+0x28>
  4025de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4025e2:	b672      	cpsid	i
  4025e4:	f383 8811 	msr	BASEPRI, r3
  4025e8:	f3bf 8f6f 	isb	sy
  4025ec:	f3bf 8f4f 	dsb	sy
  4025f0:	b662      	cpsie	i
  4025f2:	e7fe      	b.n	4025f2 <xTaskGenericCreate+0x3e>
  4025f4:	9001      	str	r0, [sp, #4]
  4025f6:	4698      	mov	r8, r3
  4025f8:	4691      	mov	r9, r2
  4025fa:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025fc:	b936      	cbnz	r6, 40260c <xTaskGenericCreate+0x58>
  4025fe:	0090      	lsls	r0, r2, #2
  402600:	4b62      	ldr	r3, [pc, #392]	; (40278c <xTaskGenericCreate+0x1d8>)
  402602:	4798      	blx	r3
		if( pxStack != NULL )
  402604:	4606      	mov	r6, r0
  402606:	2800      	cmp	r0, #0
  402608:	f000 809e 	beq.w	402748 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  40260c:	2058      	movs	r0, #88	; 0x58
  40260e:	4b5f      	ldr	r3, [pc, #380]	; (40278c <xTaskGenericCreate+0x1d8>)
  402610:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402612:	4604      	mov	r4, r0
  402614:	2800      	cmp	r0, #0
  402616:	f000 8094 	beq.w	402742 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  40261a:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  40261c:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402620:	21a5      	movs	r1, #165	; 0xa5
  402622:	4630      	mov	r0, r6
  402624:	4b5a      	ldr	r3, [pc, #360]	; (402790 <xTaskGenericCreate+0x1dc>)
  402626:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402628:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  40262c:	444e      	add	r6, r9
  40262e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402630:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402634:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402638:	783b      	ldrb	r3, [r7, #0]
  40263a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  40263e:	783b      	ldrb	r3, [r7, #0]
  402640:	2b00      	cmp	r3, #0
  402642:	f040 8084 	bne.w	40274e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402646:	2700      	movs	r7, #0
  402648:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  40264c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  40264e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402650:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402652:	f104 0904 	add.w	r9, r4, #4
  402656:	4648      	mov	r0, r9
  402658:	f8df b184 	ldr.w	fp, [pc, #388]	; 4027e0 <xTaskGenericCreate+0x22c>
  40265c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40265e:	f104 0018 	add.w	r0, r4, #24
  402662:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402664:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402666:	f1c5 0305 	rsb	r3, r5, #5
  40266a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40266c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40266e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402670:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402674:	4642      	mov	r2, r8
  402676:	9901      	ldr	r1, [sp, #4]
  402678:	4630      	mov	r0, r6
  40267a:	4b46      	ldr	r3, [pc, #280]	; (402794 <xTaskGenericCreate+0x1e0>)
  40267c:	4798      	blx	r3
  40267e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402680:	f1ba 0f00 	cmp.w	sl, #0
  402684:	d001      	beq.n	40268a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402686:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40268a:	4b43      	ldr	r3, [pc, #268]	; (402798 <xTaskGenericCreate+0x1e4>)
  40268c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40268e:	4a43      	ldr	r2, [pc, #268]	; (40279c <xTaskGenericCreate+0x1e8>)
  402690:	6813      	ldr	r3, [r2, #0]
  402692:	3301      	adds	r3, #1
  402694:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402696:	4b42      	ldr	r3, [pc, #264]	; (4027a0 <xTaskGenericCreate+0x1ec>)
  402698:	681b      	ldr	r3, [r3, #0]
  40269a:	2b00      	cmp	r3, #0
  40269c:	d166      	bne.n	40276c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  40269e:	4b40      	ldr	r3, [pc, #256]	; (4027a0 <xTaskGenericCreate+0x1ec>)
  4026a0:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4026a2:	6813      	ldr	r3, [r2, #0]
  4026a4:	2b01      	cmp	r3, #1
  4026a6:	d121      	bne.n	4026ec <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4026a8:	4f3e      	ldr	r7, [pc, #248]	; (4027a4 <xTaskGenericCreate+0x1f0>)
  4026aa:	4638      	mov	r0, r7
  4026ac:	4e3e      	ldr	r6, [pc, #248]	; (4027a8 <xTaskGenericCreate+0x1f4>)
  4026ae:	47b0      	blx	r6
  4026b0:	f107 0014 	add.w	r0, r7, #20
  4026b4:	47b0      	blx	r6
  4026b6:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4026ba:	47b0      	blx	r6
  4026bc:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4026c0:	47b0      	blx	r6
  4026c2:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4026c6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4026c8:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4027e4 <xTaskGenericCreate+0x230>
  4026cc:	4640      	mov	r0, r8
  4026ce:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4026d0:	4f36      	ldr	r7, [pc, #216]	; (4027ac <xTaskGenericCreate+0x1f8>)
  4026d2:	4638      	mov	r0, r7
  4026d4:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4026d6:	4836      	ldr	r0, [pc, #216]	; (4027b0 <xTaskGenericCreate+0x1fc>)
  4026d8:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4026da:	4836      	ldr	r0, [pc, #216]	; (4027b4 <xTaskGenericCreate+0x200>)
  4026dc:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4026de:	4836      	ldr	r0, [pc, #216]	; (4027b8 <xTaskGenericCreate+0x204>)
  4026e0:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4026e2:	4b36      	ldr	r3, [pc, #216]	; (4027bc <xTaskGenericCreate+0x208>)
  4026e4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4026e8:	4b35      	ldr	r3, [pc, #212]	; (4027c0 <xTaskGenericCreate+0x20c>)
  4026ea:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4026ec:	4a35      	ldr	r2, [pc, #212]	; (4027c4 <xTaskGenericCreate+0x210>)
  4026ee:	6813      	ldr	r3, [r2, #0]
  4026f0:	3301      	adds	r3, #1
  4026f2:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4026f4:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4026f6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4026f8:	4a33      	ldr	r2, [pc, #204]	; (4027c8 <xTaskGenericCreate+0x214>)
  4026fa:	6811      	ldr	r1, [r2, #0]
  4026fc:	2301      	movs	r3, #1
  4026fe:	4083      	lsls	r3, r0
  402700:	430b      	orrs	r3, r1
  402702:	6013      	str	r3, [r2, #0]
  402704:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402708:	4649      	mov	r1, r9
  40270a:	4b26      	ldr	r3, [pc, #152]	; (4027a4 <xTaskGenericCreate+0x1f0>)
  40270c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402710:	4b2e      	ldr	r3, [pc, #184]	; (4027cc <xTaskGenericCreate+0x218>)
  402712:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402714:	4b2e      	ldr	r3, [pc, #184]	; (4027d0 <xTaskGenericCreate+0x21c>)
  402716:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402718:	4b2e      	ldr	r3, [pc, #184]	; (4027d4 <xTaskGenericCreate+0x220>)
  40271a:	681b      	ldr	r3, [r3, #0]
  40271c:	2b00      	cmp	r3, #0
  40271e:	d031      	beq.n	402784 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402720:	4b1f      	ldr	r3, [pc, #124]	; (4027a0 <xTaskGenericCreate+0x1ec>)
  402722:	681b      	ldr	r3, [r3, #0]
  402724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402726:	429d      	cmp	r5, r3
  402728:	d92e      	bls.n	402788 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  40272a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40272e:	4b2a      	ldr	r3, [pc, #168]	; (4027d8 <xTaskGenericCreate+0x224>)
  402730:	601a      	str	r2, [r3, #0]
  402732:	f3bf 8f4f 	dsb	sy
  402736:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  40273a:	2001      	movs	r0, #1
}
  40273c:	b003      	add	sp, #12
  40273e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402742:	4630      	mov	r0, r6
  402744:	4b25      	ldr	r3, [pc, #148]	; (4027dc <xTaskGenericCreate+0x228>)
  402746:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402748:	f04f 30ff 	mov.w	r0, #4294967295
  40274c:	e7f6      	b.n	40273c <xTaskGenericCreate+0x188>
  40274e:	463b      	mov	r3, r7
  402750:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402754:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402756:	7859      	ldrb	r1, [r3, #1]
  402758:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  40275c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402760:	2900      	cmp	r1, #0
  402762:	f43f af70 	beq.w	402646 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  402766:	42bb      	cmp	r3, r7
  402768:	d1f5      	bne.n	402756 <xTaskGenericCreate+0x1a2>
  40276a:	e76c      	b.n	402646 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  40276c:	4b19      	ldr	r3, [pc, #100]	; (4027d4 <xTaskGenericCreate+0x220>)
  40276e:	681b      	ldr	r3, [r3, #0]
  402770:	2b00      	cmp	r3, #0
  402772:	d1bb      	bne.n	4026ec <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402774:	4b0a      	ldr	r3, [pc, #40]	; (4027a0 <xTaskGenericCreate+0x1ec>)
  402776:	681b      	ldr	r3, [r3, #0]
  402778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40277a:	429d      	cmp	r5, r3
  40277c:	d3b6      	bcc.n	4026ec <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40277e:	4b08      	ldr	r3, [pc, #32]	; (4027a0 <xTaskGenericCreate+0x1ec>)
  402780:	601c      	str	r4, [r3, #0]
  402782:	e7b3      	b.n	4026ec <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  402784:	2001      	movs	r0, #1
  402786:	e7d9      	b.n	40273c <xTaskGenericCreate+0x188>
  402788:	2001      	movs	r0, #1
	return xReturn;
  40278a:	e7d7      	b.n	40273c <xTaskGenericCreate+0x188>
  40278c:	00401bd1 	.word	0x00401bd1
  402790:	004045b9 	.word	0x004045b9
  402794:	00401929 	.word	0x00401929
  402798:	00401975 	.word	0x00401975
  40279c:	20400ce8 	.word	0x20400ce8
  4027a0:	20400c78 	.word	0x20400c78
  4027a4:	20400c84 	.word	0x20400c84
  4027a8:	00401829 	.word	0x00401829
  4027ac:	20400d14 	.word	0x20400d14
  4027b0:	20400d30 	.word	0x20400d30
  4027b4:	20400d5c 	.word	0x20400d5c
  4027b8:	20400d48 	.word	0x20400d48
  4027bc:	20400c7c 	.word	0x20400c7c
  4027c0:	20400c80 	.word	0x20400c80
  4027c4:	20400cf4 	.word	0x20400cf4
  4027c8:	20400cfc 	.word	0x20400cfc
  4027cc:	00401845 	.word	0x00401845
  4027d0:	004019c1 	.word	0x004019c1
  4027d4:	20400d44 	.word	0x20400d44
  4027d8:	e000ed04 	.word	0xe000ed04
  4027dc:	00401c01 	.word	0x00401c01
  4027e0:	0040183f 	.word	0x0040183f
  4027e4:	20400d00 	.word	0x20400d00

004027e8 <vTaskStartScheduler>:
{
  4027e8:	b510      	push	{r4, lr}
  4027ea:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4027ec:	2300      	movs	r3, #0
  4027ee:	9303      	str	r3, [sp, #12]
  4027f0:	9302      	str	r3, [sp, #8]
  4027f2:	9301      	str	r3, [sp, #4]
  4027f4:	9300      	str	r3, [sp, #0]
  4027f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4027fa:	4917      	ldr	r1, [pc, #92]	; (402858 <vTaskStartScheduler+0x70>)
  4027fc:	4817      	ldr	r0, [pc, #92]	; (40285c <vTaskStartScheduler+0x74>)
  4027fe:	4c18      	ldr	r4, [pc, #96]	; (402860 <vTaskStartScheduler+0x78>)
  402800:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402802:	2801      	cmp	r0, #1
  402804:	d00b      	beq.n	40281e <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  402806:	bb20      	cbnz	r0, 402852 <vTaskStartScheduler+0x6a>
  402808:	f04f 0380 	mov.w	r3, #128	; 0x80
  40280c:	b672      	cpsid	i
  40280e:	f383 8811 	msr	BASEPRI, r3
  402812:	f3bf 8f6f 	isb	sy
  402816:	f3bf 8f4f 	dsb	sy
  40281a:	b662      	cpsie	i
  40281c:	e7fe      	b.n	40281c <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  40281e:	4b11      	ldr	r3, [pc, #68]	; (402864 <vTaskStartScheduler+0x7c>)
  402820:	4798      	blx	r3
	if( xReturn == pdPASS )
  402822:	2801      	cmp	r0, #1
  402824:	d1ef      	bne.n	402806 <vTaskStartScheduler+0x1e>
  402826:	f04f 0380 	mov.w	r3, #128	; 0x80
  40282a:	b672      	cpsid	i
  40282c:	f383 8811 	msr	BASEPRI, r3
  402830:	f3bf 8f6f 	isb	sy
  402834:	f3bf 8f4f 	dsb	sy
  402838:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  40283a:	f04f 32ff 	mov.w	r2, #4294967295
  40283e:	4b0a      	ldr	r3, [pc, #40]	; (402868 <vTaskStartScheduler+0x80>)
  402840:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402842:	2201      	movs	r2, #1
  402844:	4b09      	ldr	r3, [pc, #36]	; (40286c <vTaskStartScheduler+0x84>)
  402846:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402848:	2200      	movs	r2, #0
  40284a:	4b09      	ldr	r3, [pc, #36]	; (402870 <vTaskStartScheduler+0x88>)
  40284c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40284e:	4b09      	ldr	r3, [pc, #36]	; (402874 <vTaskStartScheduler+0x8c>)
  402850:	4798      	blx	r3
}
  402852:	b004      	add	sp, #16
  402854:	bd10      	pop	{r4, pc}
  402856:	bf00      	nop
  402858:	004070ac 	.word	0x004070ac
  40285c:	00402b01 	.word	0x00402b01
  402860:	004025b5 	.word	0x004025b5
  402864:	00403141 	.word	0x00403141
  402868:	20400d28 	.word	0x20400d28
  40286c:	20400d44 	.word	0x20400d44
  402870:	20400d70 	.word	0x20400d70
  402874:	00401aa9 	.word	0x00401aa9

00402878 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402878:	4a02      	ldr	r2, [pc, #8]	; (402884 <vTaskSuspendAll+0xc>)
  40287a:	6813      	ldr	r3, [r2, #0]
  40287c:	3301      	adds	r3, #1
  40287e:	6013      	str	r3, [r2, #0]
  402880:	4770      	bx	lr
  402882:	bf00      	nop
  402884:	20400cf0 	.word	0x20400cf0

00402888 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402888:	4b01      	ldr	r3, [pc, #4]	; (402890 <xTaskGetTickCount+0x8>)
  40288a:	6818      	ldr	r0, [r3, #0]
}
  40288c:	4770      	bx	lr
  40288e:	bf00      	nop
  402890:	20400d70 	.word	0x20400d70

00402894 <xTaskIncrementTick>:
{
  402894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402898:	4b42      	ldr	r3, [pc, #264]	; (4029a4 <xTaskIncrementTick+0x110>)
  40289a:	681b      	ldr	r3, [r3, #0]
  40289c:	2b00      	cmp	r3, #0
  40289e:	d178      	bne.n	402992 <xTaskIncrementTick+0xfe>
		++xTickCount;
  4028a0:	4b41      	ldr	r3, [pc, #260]	; (4029a8 <xTaskIncrementTick+0x114>)
  4028a2:	681a      	ldr	r2, [r3, #0]
  4028a4:	3201      	adds	r2, #1
  4028a6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4028a8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4028aa:	b9d6      	cbnz	r6, 4028e2 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4028ac:	4b3f      	ldr	r3, [pc, #252]	; (4029ac <xTaskIncrementTick+0x118>)
  4028ae:	681b      	ldr	r3, [r3, #0]
  4028b0:	681b      	ldr	r3, [r3, #0]
  4028b2:	b153      	cbz	r3, 4028ca <xTaskIncrementTick+0x36>
  4028b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028b8:	b672      	cpsid	i
  4028ba:	f383 8811 	msr	BASEPRI, r3
  4028be:	f3bf 8f6f 	isb	sy
  4028c2:	f3bf 8f4f 	dsb	sy
  4028c6:	b662      	cpsie	i
  4028c8:	e7fe      	b.n	4028c8 <xTaskIncrementTick+0x34>
  4028ca:	4a38      	ldr	r2, [pc, #224]	; (4029ac <xTaskIncrementTick+0x118>)
  4028cc:	6811      	ldr	r1, [r2, #0]
  4028ce:	4b38      	ldr	r3, [pc, #224]	; (4029b0 <xTaskIncrementTick+0x11c>)
  4028d0:	6818      	ldr	r0, [r3, #0]
  4028d2:	6010      	str	r0, [r2, #0]
  4028d4:	6019      	str	r1, [r3, #0]
  4028d6:	4a37      	ldr	r2, [pc, #220]	; (4029b4 <xTaskIncrementTick+0x120>)
  4028d8:	6813      	ldr	r3, [r2, #0]
  4028da:	3301      	adds	r3, #1
  4028dc:	6013      	str	r3, [r2, #0]
  4028de:	4b36      	ldr	r3, [pc, #216]	; (4029b8 <xTaskIncrementTick+0x124>)
  4028e0:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4028e2:	4b36      	ldr	r3, [pc, #216]	; (4029bc <xTaskIncrementTick+0x128>)
  4028e4:	681b      	ldr	r3, [r3, #0]
  4028e6:	429e      	cmp	r6, r3
  4028e8:	d218      	bcs.n	40291c <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4028ea:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4028ec:	4b34      	ldr	r3, [pc, #208]	; (4029c0 <xTaskIncrementTick+0x12c>)
  4028ee:	681b      	ldr	r3, [r3, #0]
  4028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4028f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4028f6:	4a33      	ldr	r2, [pc, #204]	; (4029c4 <xTaskIncrementTick+0x130>)
  4028f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4028fc:	2b02      	cmp	r3, #2
  4028fe:	bf28      	it	cs
  402900:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402902:	4b31      	ldr	r3, [pc, #196]	; (4029c8 <xTaskIncrementTick+0x134>)
  402904:	681b      	ldr	r3, [r3, #0]
  402906:	b90b      	cbnz	r3, 40290c <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  402908:	4b30      	ldr	r3, [pc, #192]	; (4029cc <xTaskIncrementTick+0x138>)
  40290a:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  40290c:	4b30      	ldr	r3, [pc, #192]	; (4029d0 <xTaskIncrementTick+0x13c>)
  40290e:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402910:	2b00      	cmp	r3, #0
}
  402912:	bf0c      	ite	eq
  402914:	4620      	moveq	r0, r4
  402916:	2001      	movne	r0, #1
  402918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40291c:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40291e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4029ac <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402922:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4029dc <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  402926:	4f2b      	ldr	r7, [pc, #172]	; (4029d4 <xTaskIncrementTick+0x140>)
  402928:	e01f      	b.n	40296a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40292a:	f04f 32ff 	mov.w	r2, #4294967295
  40292e:	4b23      	ldr	r3, [pc, #140]	; (4029bc <xTaskIncrementTick+0x128>)
  402930:	601a      	str	r2, [r3, #0]
						break;
  402932:	e7db      	b.n	4028ec <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402934:	4a21      	ldr	r2, [pc, #132]	; (4029bc <xTaskIncrementTick+0x128>)
  402936:	6013      	str	r3, [r2, #0]
							break;
  402938:	e7d8      	b.n	4028ec <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40293a:	f105 0018 	add.w	r0, r5, #24
  40293e:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402940:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402942:	683a      	ldr	r2, [r7, #0]
  402944:	2301      	movs	r3, #1
  402946:	4083      	lsls	r3, r0
  402948:	4313      	orrs	r3, r2
  40294a:	603b      	str	r3, [r7, #0]
  40294c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402950:	4651      	mov	r1, sl
  402952:	4b1c      	ldr	r3, [pc, #112]	; (4029c4 <xTaskIncrementTick+0x130>)
  402954:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402958:	4b1f      	ldr	r3, [pc, #124]	; (4029d8 <xTaskIncrementTick+0x144>)
  40295a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40295c:	4b18      	ldr	r3, [pc, #96]	; (4029c0 <xTaskIncrementTick+0x12c>)
  40295e:	681b      	ldr	r3, [r3, #0]
  402960:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402964:	429a      	cmp	r2, r3
  402966:	bf28      	it	cs
  402968:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40296a:	f8d9 3000 	ldr.w	r3, [r9]
  40296e:	681b      	ldr	r3, [r3, #0]
  402970:	2b00      	cmp	r3, #0
  402972:	d0da      	beq.n	40292a <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402974:	f8d9 3000 	ldr.w	r3, [r9]
  402978:	68db      	ldr	r3, [r3, #12]
  40297a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40297c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40297e:	429e      	cmp	r6, r3
  402980:	d3d8      	bcc.n	402934 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402982:	f105 0a04 	add.w	sl, r5, #4
  402986:	4650      	mov	r0, sl
  402988:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40298a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40298c:	2b00      	cmp	r3, #0
  40298e:	d1d4      	bne.n	40293a <xTaskIncrementTick+0xa6>
  402990:	e7d6      	b.n	402940 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  402992:	4a0d      	ldr	r2, [pc, #52]	; (4029c8 <xTaskIncrementTick+0x134>)
  402994:	6813      	ldr	r3, [r2, #0]
  402996:	3301      	adds	r3, #1
  402998:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40299a:	4b0c      	ldr	r3, [pc, #48]	; (4029cc <xTaskIncrementTick+0x138>)
  40299c:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40299e:	2400      	movs	r4, #0
  4029a0:	e7b4      	b.n	40290c <xTaskIncrementTick+0x78>
  4029a2:	bf00      	nop
  4029a4:	20400cf0 	.word	0x20400cf0
  4029a8:	20400d70 	.word	0x20400d70
  4029ac:	20400c7c 	.word	0x20400c7c
  4029b0:	20400c80 	.word	0x20400c80
  4029b4:	20400d2c 	.word	0x20400d2c
  4029b8:	00402531 	.word	0x00402531
  4029bc:	20400d28 	.word	0x20400d28
  4029c0:	20400c78 	.word	0x20400c78
  4029c4:	20400c84 	.word	0x20400c84
  4029c8:	20400cec 	.word	0x20400cec
  4029cc:	00403ba5 	.word	0x00403ba5
  4029d0:	20400d74 	.word	0x20400d74
  4029d4:	20400cfc 	.word	0x20400cfc
  4029d8:	00401845 	.word	0x00401845
  4029dc:	00401891 	.word	0x00401891

004029e0 <xTaskResumeAll>:
{
  4029e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4029e4:	4b38      	ldr	r3, [pc, #224]	; (402ac8 <xTaskResumeAll+0xe8>)
  4029e6:	681b      	ldr	r3, [r3, #0]
  4029e8:	b953      	cbnz	r3, 402a00 <xTaskResumeAll+0x20>
  4029ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029ee:	b672      	cpsid	i
  4029f0:	f383 8811 	msr	BASEPRI, r3
  4029f4:	f3bf 8f6f 	isb	sy
  4029f8:	f3bf 8f4f 	dsb	sy
  4029fc:	b662      	cpsie	i
  4029fe:	e7fe      	b.n	4029fe <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402a00:	4b32      	ldr	r3, [pc, #200]	; (402acc <xTaskResumeAll+0xec>)
  402a02:	4798      	blx	r3
		--uxSchedulerSuspended;
  402a04:	4b30      	ldr	r3, [pc, #192]	; (402ac8 <xTaskResumeAll+0xe8>)
  402a06:	681a      	ldr	r2, [r3, #0]
  402a08:	3a01      	subs	r2, #1
  402a0a:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402a0c:	681b      	ldr	r3, [r3, #0]
  402a0e:	2b00      	cmp	r3, #0
  402a10:	d155      	bne.n	402abe <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402a12:	4b2f      	ldr	r3, [pc, #188]	; (402ad0 <xTaskResumeAll+0xf0>)
  402a14:	681b      	ldr	r3, [r3, #0]
  402a16:	2b00      	cmp	r3, #0
  402a18:	d132      	bne.n	402a80 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402a1a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402a1c:	4b2d      	ldr	r3, [pc, #180]	; (402ad4 <xTaskResumeAll+0xf4>)
  402a1e:	4798      	blx	r3
}
  402a20:	4620      	mov	r0, r4
  402a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402a26:	68fb      	ldr	r3, [r7, #12]
  402a28:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402a2a:	f104 0018 	add.w	r0, r4, #24
  402a2e:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402a30:	f104 0804 	add.w	r8, r4, #4
  402a34:	4640      	mov	r0, r8
  402a36:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402a38:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a3a:	682a      	ldr	r2, [r5, #0]
  402a3c:	2301      	movs	r3, #1
  402a3e:	4083      	lsls	r3, r0
  402a40:	4313      	orrs	r3, r2
  402a42:	602b      	str	r3, [r5, #0]
  402a44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a48:	4641      	mov	r1, r8
  402a4a:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402a4e:	4b22      	ldr	r3, [pc, #136]	; (402ad8 <xTaskResumeAll+0xf8>)
  402a50:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402a52:	4b22      	ldr	r3, [pc, #136]	; (402adc <xTaskResumeAll+0xfc>)
  402a54:	681b      	ldr	r3, [r3, #0]
  402a56:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a5a:	429a      	cmp	r2, r3
  402a5c:	d20c      	bcs.n	402a78 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402a5e:	683b      	ldr	r3, [r7, #0]
  402a60:	2b00      	cmp	r3, #0
  402a62:	d1e0      	bne.n	402a26 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402a64:	4b1e      	ldr	r3, [pc, #120]	; (402ae0 <xTaskResumeAll+0x100>)
  402a66:	681b      	ldr	r3, [r3, #0]
  402a68:	b1db      	cbz	r3, 402aa2 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402a6a:	4b1d      	ldr	r3, [pc, #116]	; (402ae0 <xTaskResumeAll+0x100>)
  402a6c:	681b      	ldr	r3, [r3, #0]
  402a6e:	b1c3      	cbz	r3, 402aa2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402a70:	4e1c      	ldr	r6, [pc, #112]	; (402ae4 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402a72:	4d1d      	ldr	r5, [pc, #116]	; (402ae8 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402a74:	4c1a      	ldr	r4, [pc, #104]	; (402ae0 <xTaskResumeAll+0x100>)
  402a76:	e00e      	b.n	402a96 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402a78:	2201      	movs	r2, #1
  402a7a:	4b1b      	ldr	r3, [pc, #108]	; (402ae8 <xTaskResumeAll+0x108>)
  402a7c:	601a      	str	r2, [r3, #0]
  402a7e:	e7ee      	b.n	402a5e <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402a80:	4f1a      	ldr	r7, [pc, #104]	; (402aec <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402a82:	4e1b      	ldr	r6, [pc, #108]	; (402af0 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402a84:	4d1b      	ldr	r5, [pc, #108]	; (402af4 <xTaskResumeAll+0x114>)
  402a86:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402afc <xTaskResumeAll+0x11c>
  402a8a:	e7e8      	b.n	402a5e <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402a8c:	6823      	ldr	r3, [r4, #0]
  402a8e:	3b01      	subs	r3, #1
  402a90:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402a92:	6823      	ldr	r3, [r4, #0]
  402a94:	b12b      	cbz	r3, 402aa2 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402a96:	47b0      	blx	r6
  402a98:	2800      	cmp	r0, #0
  402a9a:	d0f7      	beq.n	402a8c <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402a9c:	2301      	movs	r3, #1
  402a9e:	602b      	str	r3, [r5, #0]
  402aa0:	e7f4      	b.n	402a8c <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402aa2:	4b11      	ldr	r3, [pc, #68]	; (402ae8 <xTaskResumeAll+0x108>)
  402aa4:	681b      	ldr	r3, [r3, #0]
  402aa6:	2b01      	cmp	r3, #1
  402aa8:	d10b      	bne.n	402ac2 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402aae:	4b12      	ldr	r3, [pc, #72]	; (402af8 <xTaskResumeAll+0x118>)
  402ab0:	601a      	str	r2, [r3, #0]
  402ab2:	f3bf 8f4f 	dsb	sy
  402ab6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402aba:	2401      	movs	r4, #1
  402abc:	e7ae      	b.n	402a1c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402abe:	2400      	movs	r4, #0
  402ac0:	e7ac      	b.n	402a1c <xTaskResumeAll+0x3c>
  402ac2:	2400      	movs	r4, #0
  402ac4:	e7aa      	b.n	402a1c <xTaskResumeAll+0x3c>
  402ac6:	bf00      	nop
  402ac8:	20400cf0 	.word	0x20400cf0
  402acc:	00401975 	.word	0x00401975
  402ad0:	20400ce8 	.word	0x20400ce8
  402ad4:	004019c1 	.word	0x004019c1
  402ad8:	00401845 	.word	0x00401845
  402adc:	20400c78 	.word	0x20400c78
  402ae0:	20400cec 	.word	0x20400cec
  402ae4:	00402895 	.word	0x00402895
  402ae8:	20400d74 	.word	0x20400d74
  402aec:	20400d30 	.word	0x20400d30
  402af0:	00401891 	.word	0x00401891
  402af4:	20400cfc 	.word	0x20400cfc
  402af8:	e000ed04 	.word	0xe000ed04
  402afc:	20400c84 	.word	0x20400c84

00402b00 <prvIdleTask>:
{
  402b00:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  402b02:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402b8c <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402b06:	4e19      	ldr	r6, [pc, #100]	; (402b6c <prvIdleTask+0x6c>)
				taskYIELD();
  402b08:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402b90 <prvIdleTask+0x90>
  402b0c:	e02a      	b.n	402b64 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  402b0e:	4b18      	ldr	r3, [pc, #96]	; (402b70 <prvIdleTask+0x70>)
  402b10:	681b      	ldr	r3, [r3, #0]
  402b12:	2b01      	cmp	r3, #1
  402b14:	d81e      	bhi.n	402b54 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402b16:	682b      	ldr	r3, [r5, #0]
  402b18:	2b00      	cmp	r3, #0
  402b1a:	d0f8      	beq.n	402b0e <prvIdleTask+0xe>
			vTaskSuspendAll();
  402b1c:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402b1e:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402b20:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402b22:	2c00      	cmp	r4, #0
  402b24:	d0f7      	beq.n	402b16 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402b26:	4b13      	ldr	r3, [pc, #76]	; (402b74 <prvIdleTask+0x74>)
  402b28:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402b2a:	68f3      	ldr	r3, [r6, #12]
  402b2c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402b2e:	1d20      	adds	r0, r4, #4
  402b30:	4b11      	ldr	r3, [pc, #68]	; (402b78 <prvIdleTask+0x78>)
  402b32:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402b34:	4a11      	ldr	r2, [pc, #68]	; (402b7c <prvIdleTask+0x7c>)
  402b36:	6813      	ldr	r3, [r2, #0]
  402b38:	3b01      	subs	r3, #1
  402b3a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402b3c:	682b      	ldr	r3, [r5, #0]
  402b3e:	3b01      	subs	r3, #1
  402b40:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402b42:	4b0f      	ldr	r3, [pc, #60]	; (402b80 <prvIdleTask+0x80>)
  402b44:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402b46:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402b48:	f8df a048 	ldr.w	sl, [pc, #72]	; 402b94 <prvIdleTask+0x94>
  402b4c:	47d0      	blx	sl
		vPortFree( pxTCB );
  402b4e:	4620      	mov	r0, r4
  402b50:	47d0      	blx	sl
  402b52:	e7e0      	b.n	402b16 <prvIdleTask+0x16>
				taskYIELD();
  402b54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402b58:	f8c9 3000 	str.w	r3, [r9]
  402b5c:	f3bf 8f4f 	dsb	sy
  402b60:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402b64:	4d07      	ldr	r5, [pc, #28]	; (402b84 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402b66:	4f08      	ldr	r7, [pc, #32]	; (402b88 <prvIdleTask+0x88>)
  402b68:	e7d5      	b.n	402b16 <prvIdleTask+0x16>
  402b6a:	bf00      	nop
  402b6c:	20400d5c 	.word	0x20400d5c
  402b70:	20400c84 	.word	0x20400c84
  402b74:	00401975 	.word	0x00401975
  402b78:	00401891 	.word	0x00401891
  402b7c:	20400ce8 	.word	0x20400ce8
  402b80:	004019c1 	.word	0x004019c1
  402b84:	20400cf8 	.word	0x20400cf8
  402b88:	004029e1 	.word	0x004029e1
  402b8c:	00402879 	.word	0x00402879
  402b90:	e000ed04 	.word	0xe000ed04
  402b94:	00401c01 	.word	0x00401c01

00402b98 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402b98:	4b2d      	ldr	r3, [pc, #180]	; (402c50 <vTaskSwitchContext+0xb8>)
  402b9a:	681b      	ldr	r3, [r3, #0]
  402b9c:	2b00      	cmp	r3, #0
  402b9e:	d12c      	bne.n	402bfa <vTaskSwitchContext+0x62>
{
  402ba0:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402ba2:	2200      	movs	r2, #0
  402ba4:	4b2b      	ldr	r3, [pc, #172]	; (402c54 <vTaskSwitchContext+0xbc>)
  402ba6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402ba8:	4b2b      	ldr	r3, [pc, #172]	; (402c58 <vTaskSwitchContext+0xc0>)
  402baa:	681b      	ldr	r3, [r3, #0]
  402bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402bae:	681a      	ldr	r2, [r3, #0]
  402bb0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402bb4:	d103      	bne.n	402bbe <vTaskSwitchContext+0x26>
  402bb6:	685a      	ldr	r2, [r3, #4]
  402bb8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402bbc:	d021      	beq.n	402c02 <vTaskSwitchContext+0x6a>
  402bbe:	4b26      	ldr	r3, [pc, #152]	; (402c58 <vTaskSwitchContext+0xc0>)
  402bc0:	6818      	ldr	r0, [r3, #0]
  402bc2:	6819      	ldr	r1, [r3, #0]
  402bc4:	3134      	adds	r1, #52	; 0x34
  402bc6:	4b25      	ldr	r3, [pc, #148]	; (402c5c <vTaskSwitchContext+0xc4>)
  402bc8:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402bca:	4b25      	ldr	r3, [pc, #148]	; (402c60 <vTaskSwitchContext+0xc8>)
  402bcc:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402bce:	fab3 f383 	clz	r3, r3
  402bd2:	b2db      	uxtb	r3, r3
  402bd4:	f1c3 031f 	rsb	r3, r3, #31
  402bd8:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402bdc:	4a21      	ldr	r2, [pc, #132]	; (402c64 <vTaskSwitchContext+0xcc>)
  402bde:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402be2:	b9ba      	cbnz	r2, 402c14 <vTaskSwitchContext+0x7c>
	__asm volatile
  402be4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402be8:	b672      	cpsid	i
  402bea:	f383 8811 	msr	BASEPRI, r3
  402bee:	f3bf 8f6f 	isb	sy
  402bf2:	f3bf 8f4f 	dsb	sy
  402bf6:	b662      	cpsie	i
  402bf8:	e7fe      	b.n	402bf8 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402bfa:	2201      	movs	r2, #1
  402bfc:	4b15      	ldr	r3, [pc, #84]	; (402c54 <vTaskSwitchContext+0xbc>)
  402bfe:	601a      	str	r2, [r3, #0]
  402c00:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402c02:	689a      	ldr	r2, [r3, #8]
  402c04:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402c08:	d1d9      	bne.n	402bbe <vTaskSwitchContext+0x26>
  402c0a:	68db      	ldr	r3, [r3, #12]
  402c0c:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402c10:	d1d5      	bne.n	402bbe <vTaskSwitchContext+0x26>
  402c12:	e7da      	b.n	402bca <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402c14:	4a13      	ldr	r2, [pc, #76]	; (402c64 <vTaskSwitchContext+0xcc>)
  402c16:	0099      	lsls	r1, r3, #2
  402c18:	18c8      	adds	r0, r1, r3
  402c1a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402c1e:	6844      	ldr	r4, [r0, #4]
  402c20:	6864      	ldr	r4, [r4, #4]
  402c22:	6044      	str	r4, [r0, #4]
  402c24:	4419      	add	r1, r3
  402c26:	4602      	mov	r2, r0
  402c28:	3208      	adds	r2, #8
  402c2a:	4294      	cmp	r4, r2
  402c2c:	d009      	beq.n	402c42 <vTaskSwitchContext+0xaa>
  402c2e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402c32:	4a0c      	ldr	r2, [pc, #48]	; (402c64 <vTaskSwitchContext+0xcc>)
  402c34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402c38:	685b      	ldr	r3, [r3, #4]
  402c3a:	68da      	ldr	r2, [r3, #12]
  402c3c:	4b06      	ldr	r3, [pc, #24]	; (402c58 <vTaskSwitchContext+0xc0>)
  402c3e:	601a      	str	r2, [r3, #0]
  402c40:	bd10      	pop	{r4, pc}
  402c42:	6860      	ldr	r0, [r4, #4]
  402c44:	4a07      	ldr	r2, [pc, #28]	; (402c64 <vTaskSwitchContext+0xcc>)
  402c46:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402c4a:	6050      	str	r0, [r2, #4]
  402c4c:	e7ef      	b.n	402c2e <vTaskSwitchContext+0x96>
  402c4e:	bf00      	nop
  402c50:	20400cf0 	.word	0x20400cf0
  402c54:	20400d74 	.word	0x20400d74
  402c58:	20400c78 	.word	0x20400c78
  402c5c:	00403b8d 	.word	0x00403b8d
  402c60:	20400cfc 	.word	0x20400cfc
  402c64:	20400c84 	.word	0x20400c84

00402c68 <vTaskPlaceOnEventList>:
{
  402c68:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402c6a:	b1e0      	cbz	r0, 402ca6 <vTaskPlaceOnEventList+0x3e>
  402c6c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402c6e:	4d17      	ldr	r5, [pc, #92]	; (402ccc <vTaskPlaceOnEventList+0x64>)
  402c70:	6829      	ldr	r1, [r5, #0]
  402c72:	3118      	adds	r1, #24
  402c74:	4b16      	ldr	r3, [pc, #88]	; (402cd0 <vTaskPlaceOnEventList+0x68>)
  402c76:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402c78:	6828      	ldr	r0, [r5, #0]
  402c7a:	3004      	adds	r0, #4
  402c7c:	4b15      	ldr	r3, [pc, #84]	; (402cd4 <vTaskPlaceOnEventList+0x6c>)
  402c7e:	4798      	blx	r3
  402c80:	b940      	cbnz	r0, 402c94 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402c82:	682a      	ldr	r2, [r5, #0]
  402c84:	4914      	ldr	r1, [pc, #80]	; (402cd8 <vTaskPlaceOnEventList+0x70>)
  402c86:	680b      	ldr	r3, [r1, #0]
  402c88:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402c8a:	2201      	movs	r2, #1
  402c8c:	4082      	lsls	r2, r0
  402c8e:	ea23 0302 	bic.w	r3, r3, r2
  402c92:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402c94:	f1b4 3fff 	cmp.w	r4, #4294967295
  402c98:	d010      	beq.n	402cbc <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402c9a:	4b10      	ldr	r3, [pc, #64]	; (402cdc <vTaskPlaceOnEventList+0x74>)
  402c9c:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402c9e:	4420      	add	r0, r4
  402ca0:	4b0f      	ldr	r3, [pc, #60]	; (402ce0 <vTaskPlaceOnEventList+0x78>)
  402ca2:	4798      	blx	r3
  402ca4:	bd38      	pop	{r3, r4, r5, pc}
  402ca6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402caa:	b672      	cpsid	i
  402cac:	f383 8811 	msr	BASEPRI, r3
  402cb0:	f3bf 8f6f 	isb	sy
  402cb4:	f3bf 8f4f 	dsb	sy
  402cb8:	b662      	cpsie	i
  402cba:	e7fe      	b.n	402cba <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402cbc:	4b03      	ldr	r3, [pc, #12]	; (402ccc <vTaskPlaceOnEventList+0x64>)
  402cbe:	6819      	ldr	r1, [r3, #0]
  402cc0:	3104      	adds	r1, #4
  402cc2:	4808      	ldr	r0, [pc, #32]	; (402ce4 <vTaskPlaceOnEventList+0x7c>)
  402cc4:	4b08      	ldr	r3, [pc, #32]	; (402ce8 <vTaskPlaceOnEventList+0x80>)
  402cc6:	4798      	blx	r3
  402cc8:	bd38      	pop	{r3, r4, r5, pc}
  402cca:	bf00      	nop
  402ccc:	20400c78 	.word	0x20400c78
  402cd0:	0040185d 	.word	0x0040185d
  402cd4:	00401891 	.word	0x00401891
  402cd8:	20400cfc 	.word	0x20400cfc
  402cdc:	20400d70 	.word	0x20400d70
  402ce0:	0040255d 	.word	0x0040255d
  402ce4:	20400d48 	.word	0x20400d48
  402ce8:	00401845 	.word	0x00401845

00402cec <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402cec:	b1e8      	cbz	r0, 402d2a <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402cee:	b570      	push	{r4, r5, r6, lr}
  402cf0:	4615      	mov	r5, r2
  402cf2:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402cf4:	4e16      	ldr	r6, [pc, #88]	; (402d50 <vTaskPlaceOnEventListRestricted+0x64>)
  402cf6:	6831      	ldr	r1, [r6, #0]
  402cf8:	3118      	adds	r1, #24
  402cfa:	4b16      	ldr	r3, [pc, #88]	; (402d54 <vTaskPlaceOnEventListRestricted+0x68>)
  402cfc:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402cfe:	6830      	ldr	r0, [r6, #0]
  402d00:	3004      	adds	r0, #4
  402d02:	4b15      	ldr	r3, [pc, #84]	; (402d58 <vTaskPlaceOnEventListRestricted+0x6c>)
  402d04:	4798      	blx	r3
  402d06:	b940      	cbnz	r0, 402d1a <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402d08:	6832      	ldr	r2, [r6, #0]
  402d0a:	4914      	ldr	r1, [pc, #80]	; (402d5c <vTaskPlaceOnEventListRestricted+0x70>)
  402d0c:	680b      	ldr	r3, [r1, #0]
  402d0e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402d10:	2201      	movs	r2, #1
  402d12:	4082      	lsls	r2, r0
  402d14:	ea23 0302 	bic.w	r3, r3, r2
  402d18:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402d1a:	2d01      	cmp	r5, #1
  402d1c:	d010      	beq.n	402d40 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402d1e:	4b10      	ldr	r3, [pc, #64]	; (402d60 <vTaskPlaceOnEventListRestricted+0x74>)
  402d20:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402d22:	4420      	add	r0, r4
  402d24:	4b0f      	ldr	r3, [pc, #60]	; (402d64 <vTaskPlaceOnEventListRestricted+0x78>)
  402d26:	4798      	blx	r3
  402d28:	bd70      	pop	{r4, r5, r6, pc}
  402d2a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d2e:	b672      	cpsid	i
  402d30:	f383 8811 	msr	BASEPRI, r3
  402d34:	f3bf 8f6f 	isb	sy
  402d38:	f3bf 8f4f 	dsb	sy
  402d3c:	b662      	cpsie	i
  402d3e:	e7fe      	b.n	402d3e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402d40:	4b03      	ldr	r3, [pc, #12]	; (402d50 <vTaskPlaceOnEventListRestricted+0x64>)
  402d42:	6819      	ldr	r1, [r3, #0]
  402d44:	3104      	adds	r1, #4
  402d46:	4808      	ldr	r0, [pc, #32]	; (402d68 <vTaskPlaceOnEventListRestricted+0x7c>)
  402d48:	4b02      	ldr	r3, [pc, #8]	; (402d54 <vTaskPlaceOnEventListRestricted+0x68>)
  402d4a:	4798      	blx	r3
  402d4c:	bd70      	pop	{r4, r5, r6, pc}
  402d4e:	bf00      	nop
  402d50:	20400c78 	.word	0x20400c78
  402d54:	00401845 	.word	0x00401845
  402d58:	00401891 	.word	0x00401891
  402d5c:	20400cfc 	.word	0x20400cfc
  402d60:	20400d70 	.word	0x20400d70
  402d64:	0040255d 	.word	0x0040255d
  402d68:	20400d48 	.word	0x20400d48

00402d6c <xTaskRemoveFromEventList>:
{
  402d6c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402d6e:	68c3      	ldr	r3, [r0, #12]
  402d70:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402d72:	b324      	cbz	r4, 402dbe <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402d74:	f104 0518 	add.w	r5, r4, #24
  402d78:	4628      	mov	r0, r5
  402d7a:	4b1a      	ldr	r3, [pc, #104]	; (402de4 <xTaskRemoveFromEventList+0x78>)
  402d7c:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402d7e:	4b1a      	ldr	r3, [pc, #104]	; (402de8 <xTaskRemoveFromEventList+0x7c>)
  402d80:	681b      	ldr	r3, [r3, #0]
  402d82:	bb3b      	cbnz	r3, 402dd4 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402d84:	1d25      	adds	r5, r4, #4
  402d86:	4628      	mov	r0, r5
  402d88:	4b16      	ldr	r3, [pc, #88]	; (402de4 <xTaskRemoveFromEventList+0x78>)
  402d8a:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402d8c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402d8e:	4a17      	ldr	r2, [pc, #92]	; (402dec <xTaskRemoveFromEventList+0x80>)
  402d90:	6811      	ldr	r1, [r2, #0]
  402d92:	2301      	movs	r3, #1
  402d94:	4083      	lsls	r3, r0
  402d96:	430b      	orrs	r3, r1
  402d98:	6013      	str	r3, [r2, #0]
  402d9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402d9e:	4629      	mov	r1, r5
  402da0:	4b13      	ldr	r3, [pc, #76]	; (402df0 <xTaskRemoveFromEventList+0x84>)
  402da2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402da6:	4b13      	ldr	r3, [pc, #76]	; (402df4 <xTaskRemoveFromEventList+0x88>)
  402da8:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402daa:	4b13      	ldr	r3, [pc, #76]	; (402df8 <xTaskRemoveFromEventList+0x8c>)
  402dac:	681b      	ldr	r3, [r3, #0]
  402dae:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402db2:	429a      	cmp	r2, r3
  402db4:	d913      	bls.n	402dde <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402db6:	2001      	movs	r0, #1
  402db8:	4b10      	ldr	r3, [pc, #64]	; (402dfc <xTaskRemoveFromEventList+0x90>)
  402dba:	6018      	str	r0, [r3, #0]
  402dbc:	bd38      	pop	{r3, r4, r5, pc}
  402dbe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402dc2:	b672      	cpsid	i
  402dc4:	f383 8811 	msr	BASEPRI, r3
  402dc8:	f3bf 8f6f 	isb	sy
  402dcc:	f3bf 8f4f 	dsb	sy
  402dd0:	b662      	cpsie	i
  402dd2:	e7fe      	b.n	402dd2 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402dd4:	4629      	mov	r1, r5
  402dd6:	480a      	ldr	r0, [pc, #40]	; (402e00 <xTaskRemoveFromEventList+0x94>)
  402dd8:	4b06      	ldr	r3, [pc, #24]	; (402df4 <xTaskRemoveFromEventList+0x88>)
  402dda:	4798      	blx	r3
  402ddc:	e7e5      	b.n	402daa <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402dde:	2000      	movs	r0, #0
}
  402de0:	bd38      	pop	{r3, r4, r5, pc}
  402de2:	bf00      	nop
  402de4:	00401891 	.word	0x00401891
  402de8:	20400cf0 	.word	0x20400cf0
  402dec:	20400cfc 	.word	0x20400cfc
  402df0:	20400c84 	.word	0x20400c84
  402df4:	00401845 	.word	0x00401845
  402df8:	20400c78 	.word	0x20400c78
  402dfc:	20400d74 	.word	0x20400d74
  402e00:	20400d30 	.word	0x20400d30

00402e04 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402e04:	b130      	cbz	r0, 402e14 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402e06:	4a09      	ldr	r2, [pc, #36]	; (402e2c <vTaskSetTimeOutState+0x28>)
  402e08:	6812      	ldr	r2, [r2, #0]
  402e0a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402e0c:	4a08      	ldr	r2, [pc, #32]	; (402e30 <vTaskSetTimeOutState+0x2c>)
  402e0e:	6812      	ldr	r2, [r2, #0]
  402e10:	6042      	str	r2, [r0, #4]
  402e12:	4770      	bx	lr
  402e14:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e18:	b672      	cpsid	i
  402e1a:	f383 8811 	msr	BASEPRI, r3
  402e1e:	f3bf 8f6f 	isb	sy
  402e22:	f3bf 8f4f 	dsb	sy
  402e26:	b662      	cpsie	i
  402e28:	e7fe      	b.n	402e28 <vTaskSetTimeOutState+0x24>
  402e2a:	bf00      	nop
  402e2c:	20400d2c 	.word	0x20400d2c
  402e30:	20400d70 	.word	0x20400d70

00402e34 <xTaskCheckForTimeOut>:
{
  402e34:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402e36:	b1c0      	cbz	r0, 402e6a <xTaskCheckForTimeOut+0x36>
  402e38:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402e3a:	b309      	cbz	r1, 402e80 <xTaskCheckForTimeOut+0x4c>
  402e3c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402e3e:	4b1d      	ldr	r3, [pc, #116]	; (402eb4 <xTaskCheckForTimeOut+0x80>)
  402e40:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402e42:	4b1d      	ldr	r3, [pc, #116]	; (402eb8 <xTaskCheckForTimeOut+0x84>)
  402e44:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402e46:	682b      	ldr	r3, [r5, #0]
  402e48:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e4c:	d02e      	beq.n	402eac <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402e4e:	491b      	ldr	r1, [pc, #108]	; (402ebc <xTaskCheckForTimeOut+0x88>)
  402e50:	6809      	ldr	r1, [r1, #0]
  402e52:	6820      	ldr	r0, [r4, #0]
  402e54:	4288      	cmp	r0, r1
  402e56:	d002      	beq.n	402e5e <xTaskCheckForTimeOut+0x2a>
  402e58:	6861      	ldr	r1, [r4, #4]
  402e5a:	428a      	cmp	r2, r1
  402e5c:	d228      	bcs.n	402eb0 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402e5e:	6861      	ldr	r1, [r4, #4]
  402e60:	1a50      	subs	r0, r2, r1
  402e62:	4283      	cmp	r3, r0
  402e64:	d817      	bhi.n	402e96 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402e66:	2401      	movs	r4, #1
  402e68:	e01c      	b.n	402ea4 <xTaskCheckForTimeOut+0x70>
  402e6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e6e:	b672      	cpsid	i
  402e70:	f383 8811 	msr	BASEPRI, r3
  402e74:	f3bf 8f6f 	isb	sy
  402e78:	f3bf 8f4f 	dsb	sy
  402e7c:	b662      	cpsie	i
  402e7e:	e7fe      	b.n	402e7e <xTaskCheckForTimeOut+0x4a>
  402e80:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e84:	b672      	cpsid	i
  402e86:	f383 8811 	msr	BASEPRI, r3
  402e8a:	f3bf 8f6f 	isb	sy
  402e8e:	f3bf 8f4f 	dsb	sy
  402e92:	b662      	cpsie	i
  402e94:	e7fe      	b.n	402e94 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402e96:	1a9b      	subs	r3, r3, r2
  402e98:	440b      	add	r3, r1
  402e9a:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402e9c:	4620      	mov	r0, r4
  402e9e:	4b08      	ldr	r3, [pc, #32]	; (402ec0 <xTaskCheckForTimeOut+0x8c>)
  402ea0:	4798      	blx	r3
			xReturn = pdFALSE;
  402ea2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402ea4:	4b07      	ldr	r3, [pc, #28]	; (402ec4 <xTaskCheckForTimeOut+0x90>)
  402ea6:	4798      	blx	r3
}
  402ea8:	4620      	mov	r0, r4
  402eaa:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402eac:	2400      	movs	r4, #0
  402eae:	e7f9      	b.n	402ea4 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402eb0:	2401      	movs	r4, #1
  402eb2:	e7f7      	b.n	402ea4 <xTaskCheckForTimeOut+0x70>
  402eb4:	00401975 	.word	0x00401975
  402eb8:	20400d70 	.word	0x20400d70
  402ebc:	20400d2c 	.word	0x20400d2c
  402ec0:	00402e05 	.word	0x00402e05
  402ec4:	004019c1 	.word	0x004019c1

00402ec8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402ec8:	2201      	movs	r2, #1
  402eca:	4b01      	ldr	r3, [pc, #4]	; (402ed0 <vTaskMissedYield+0x8>)
  402ecc:	601a      	str	r2, [r3, #0]
  402ece:	4770      	bx	lr
  402ed0:	20400d74 	.word	0x20400d74

00402ed4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402ed4:	4b05      	ldr	r3, [pc, #20]	; (402eec <xTaskGetSchedulerState+0x18>)
  402ed6:	681b      	ldr	r3, [r3, #0]
  402ed8:	b133      	cbz	r3, 402ee8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402eda:	4b05      	ldr	r3, [pc, #20]	; (402ef0 <xTaskGetSchedulerState+0x1c>)
  402edc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402ede:	2b00      	cmp	r3, #0
  402ee0:	bf0c      	ite	eq
  402ee2:	2002      	moveq	r0, #2
  402ee4:	2000      	movne	r0, #0
  402ee6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402ee8:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402eea:	4770      	bx	lr
  402eec:	20400d44 	.word	0x20400d44
  402ef0:	20400cf0 	.word	0x20400cf0

00402ef4 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402ef4:	2800      	cmp	r0, #0
  402ef6:	d044      	beq.n	402f82 <vTaskPriorityInherit+0x8e>
	{
  402ef8:	b538      	push	{r3, r4, r5, lr}
  402efa:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402efc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402efe:	4921      	ldr	r1, [pc, #132]	; (402f84 <vTaskPriorityInherit+0x90>)
  402f00:	6809      	ldr	r1, [r1, #0]
  402f02:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402f04:	428a      	cmp	r2, r1
  402f06:	d214      	bcs.n	402f32 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402f08:	6981      	ldr	r1, [r0, #24]
  402f0a:	2900      	cmp	r1, #0
  402f0c:	db05      	blt.n	402f1a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402f0e:	491d      	ldr	r1, [pc, #116]	; (402f84 <vTaskPriorityInherit+0x90>)
  402f10:	6809      	ldr	r1, [r1, #0]
  402f12:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402f14:	f1c1 0105 	rsb	r1, r1, #5
  402f18:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402f1a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402f1e:	491a      	ldr	r1, [pc, #104]	; (402f88 <vTaskPriorityInherit+0x94>)
  402f20:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402f24:	6961      	ldr	r1, [r4, #20]
  402f26:	4291      	cmp	r1, r2
  402f28:	d004      	beq.n	402f34 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402f2a:	4a16      	ldr	r2, [pc, #88]	; (402f84 <vTaskPriorityInherit+0x90>)
  402f2c:	6812      	ldr	r2, [r2, #0]
  402f2e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402f30:	62e2      	str	r2, [r4, #44]	; 0x2c
  402f32:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402f34:	1d25      	adds	r5, r4, #4
  402f36:	4628      	mov	r0, r5
  402f38:	4b14      	ldr	r3, [pc, #80]	; (402f8c <vTaskPriorityInherit+0x98>)
  402f3a:	4798      	blx	r3
  402f3c:	b970      	cbnz	r0, 402f5c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402f3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402f40:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402f44:	4a10      	ldr	r2, [pc, #64]	; (402f88 <vTaskPriorityInherit+0x94>)
  402f46:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402f4a:	b93a      	cbnz	r2, 402f5c <vTaskPriorityInherit+0x68>
  402f4c:	4810      	ldr	r0, [pc, #64]	; (402f90 <vTaskPriorityInherit+0x9c>)
  402f4e:	6802      	ldr	r2, [r0, #0]
  402f50:	2101      	movs	r1, #1
  402f52:	fa01 f303 	lsl.w	r3, r1, r3
  402f56:	ea22 0303 	bic.w	r3, r2, r3
  402f5a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402f5c:	4b09      	ldr	r3, [pc, #36]	; (402f84 <vTaskPriorityInherit+0x90>)
  402f5e:	681b      	ldr	r3, [r3, #0]
  402f60:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402f62:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402f64:	4a0a      	ldr	r2, [pc, #40]	; (402f90 <vTaskPriorityInherit+0x9c>)
  402f66:	6811      	ldr	r1, [r2, #0]
  402f68:	2301      	movs	r3, #1
  402f6a:	4083      	lsls	r3, r0
  402f6c:	430b      	orrs	r3, r1
  402f6e:	6013      	str	r3, [r2, #0]
  402f70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402f74:	4629      	mov	r1, r5
  402f76:	4b04      	ldr	r3, [pc, #16]	; (402f88 <vTaskPriorityInherit+0x94>)
  402f78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402f7c:	4b05      	ldr	r3, [pc, #20]	; (402f94 <vTaskPriorityInherit+0xa0>)
  402f7e:	4798      	blx	r3
  402f80:	bd38      	pop	{r3, r4, r5, pc}
  402f82:	4770      	bx	lr
  402f84:	20400c78 	.word	0x20400c78
  402f88:	20400c84 	.word	0x20400c84
  402f8c:	00401891 	.word	0x00401891
  402f90:	20400cfc 	.word	0x20400cfc
  402f94:	00401845 	.word	0x00401845

00402f98 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402f98:	2800      	cmp	r0, #0
  402f9a:	d04d      	beq.n	403038 <xTaskPriorityDisinherit+0xa0>
	{
  402f9c:	b538      	push	{r3, r4, r5, lr}
  402f9e:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402fa0:	4a27      	ldr	r2, [pc, #156]	; (403040 <xTaskPriorityDisinherit+0xa8>)
  402fa2:	6812      	ldr	r2, [r2, #0]
  402fa4:	4290      	cmp	r0, r2
  402fa6:	d00a      	beq.n	402fbe <xTaskPriorityDisinherit+0x26>
  402fa8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fac:	b672      	cpsid	i
  402fae:	f383 8811 	msr	BASEPRI, r3
  402fb2:	f3bf 8f6f 	isb	sy
  402fb6:	f3bf 8f4f 	dsb	sy
  402fba:	b662      	cpsie	i
  402fbc:	e7fe      	b.n	402fbc <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402fbe:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402fc0:	b952      	cbnz	r2, 402fd8 <xTaskPriorityDisinherit+0x40>
  402fc2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fc6:	b672      	cpsid	i
  402fc8:	f383 8811 	msr	BASEPRI, r3
  402fcc:	f3bf 8f6f 	isb	sy
  402fd0:	f3bf 8f4f 	dsb	sy
  402fd4:	b662      	cpsie	i
  402fd6:	e7fe      	b.n	402fd6 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402fd8:	3a01      	subs	r2, #1
  402fda:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402fdc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402fde:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402fe0:	4288      	cmp	r0, r1
  402fe2:	d02b      	beq.n	40303c <xTaskPriorityDisinherit+0xa4>
  402fe4:	bb52      	cbnz	r2, 40303c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402fe6:	1d25      	adds	r5, r4, #4
  402fe8:	4628      	mov	r0, r5
  402fea:	4b16      	ldr	r3, [pc, #88]	; (403044 <xTaskPriorityDisinherit+0xac>)
  402fec:	4798      	blx	r3
  402fee:	b968      	cbnz	r0, 40300c <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402ff0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402ff2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402ff6:	4b14      	ldr	r3, [pc, #80]	; (403048 <xTaskPriorityDisinherit+0xb0>)
  402ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ffc:	b933      	cbnz	r3, 40300c <xTaskPriorityDisinherit+0x74>
  402ffe:	4813      	ldr	r0, [pc, #76]	; (40304c <xTaskPriorityDisinherit+0xb4>)
  403000:	6803      	ldr	r3, [r0, #0]
  403002:	2201      	movs	r2, #1
  403004:	408a      	lsls	r2, r1
  403006:	ea23 0302 	bic.w	r3, r3, r2
  40300a:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40300c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  40300e:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403010:	f1c0 0305 	rsb	r3, r0, #5
  403014:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  403016:	4a0d      	ldr	r2, [pc, #52]	; (40304c <xTaskPriorityDisinherit+0xb4>)
  403018:	6811      	ldr	r1, [r2, #0]
  40301a:	2401      	movs	r4, #1
  40301c:	fa04 f300 	lsl.w	r3, r4, r0
  403020:	430b      	orrs	r3, r1
  403022:	6013      	str	r3, [r2, #0]
  403024:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403028:	4629      	mov	r1, r5
  40302a:	4b07      	ldr	r3, [pc, #28]	; (403048 <xTaskPriorityDisinherit+0xb0>)
  40302c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403030:	4b07      	ldr	r3, [pc, #28]	; (403050 <xTaskPriorityDisinherit+0xb8>)
  403032:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403034:	4620      	mov	r0, r4
  403036:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403038:	2000      	movs	r0, #0
  40303a:	4770      	bx	lr
  40303c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40303e:	bd38      	pop	{r3, r4, r5, pc}
  403040:	20400c78 	.word	0x20400c78
  403044:	00401891 	.word	0x00401891
  403048:	20400c84 	.word	0x20400c84
  40304c:	20400cfc 	.word	0x20400cfc
  403050:	00401845 	.word	0x00401845

00403054 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403054:	4b05      	ldr	r3, [pc, #20]	; (40306c <pvTaskIncrementMutexHeldCount+0x18>)
  403056:	681b      	ldr	r3, [r3, #0]
  403058:	b123      	cbz	r3, 403064 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40305a:	4b04      	ldr	r3, [pc, #16]	; (40306c <pvTaskIncrementMutexHeldCount+0x18>)
  40305c:	681a      	ldr	r2, [r3, #0]
  40305e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403060:	3301      	adds	r3, #1
  403062:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403064:	4b01      	ldr	r3, [pc, #4]	; (40306c <pvTaskIncrementMutexHeldCount+0x18>)
  403066:	6818      	ldr	r0, [r3, #0]
	}
  403068:	4770      	bx	lr
  40306a:	bf00      	nop
  40306c:	20400c78 	.word	0x20400c78

00403070 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403070:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403072:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403074:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403076:	4291      	cmp	r1, r2
  403078:	d80c      	bhi.n	403094 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40307a:	1ad2      	subs	r2, r2, r3
  40307c:	6983      	ldr	r3, [r0, #24]
  40307e:	429a      	cmp	r2, r3
  403080:	d301      	bcc.n	403086 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403082:	2001      	movs	r0, #1
  403084:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403086:	1d01      	adds	r1, r0, #4
  403088:	4b09      	ldr	r3, [pc, #36]	; (4030b0 <prvInsertTimerInActiveList+0x40>)
  40308a:	6818      	ldr	r0, [r3, #0]
  40308c:	4b09      	ldr	r3, [pc, #36]	; (4030b4 <prvInsertTimerInActiveList+0x44>)
  40308e:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403090:	2000      	movs	r0, #0
  403092:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403094:	429a      	cmp	r2, r3
  403096:	d203      	bcs.n	4030a0 <prvInsertTimerInActiveList+0x30>
  403098:	4299      	cmp	r1, r3
  40309a:	d301      	bcc.n	4030a0 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40309c:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  40309e:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4030a0:	1d01      	adds	r1, r0, #4
  4030a2:	4b05      	ldr	r3, [pc, #20]	; (4030b8 <prvInsertTimerInActiveList+0x48>)
  4030a4:	6818      	ldr	r0, [r3, #0]
  4030a6:	4b03      	ldr	r3, [pc, #12]	; (4030b4 <prvInsertTimerInActiveList+0x44>)
  4030a8:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4030aa:	2000      	movs	r0, #0
  4030ac:	bd08      	pop	{r3, pc}
  4030ae:	bf00      	nop
  4030b0:	20400d7c 	.word	0x20400d7c
  4030b4:	0040185d 	.word	0x0040185d
  4030b8:	20400d78 	.word	0x20400d78

004030bc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4030bc:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4030be:	4b15      	ldr	r3, [pc, #84]	; (403114 <prvCheckForValidListAndQueue+0x58>)
  4030c0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4030c2:	4b15      	ldr	r3, [pc, #84]	; (403118 <prvCheckForValidListAndQueue+0x5c>)
  4030c4:	681b      	ldr	r3, [r3, #0]
  4030c6:	b113      	cbz	r3, 4030ce <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4030c8:	4b14      	ldr	r3, [pc, #80]	; (40311c <prvCheckForValidListAndQueue+0x60>)
  4030ca:	4798      	blx	r3
  4030cc:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4030ce:	4d14      	ldr	r5, [pc, #80]	; (403120 <prvCheckForValidListAndQueue+0x64>)
  4030d0:	4628      	mov	r0, r5
  4030d2:	4e14      	ldr	r6, [pc, #80]	; (403124 <prvCheckForValidListAndQueue+0x68>)
  4030d4:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  4030d6:	4c14      	ldr	r4, [pc, #80]	; (403128 <prvCheckForValidListAndQueue+0x6c>)
  4030d8:	4620      	mov	r0, r4
  4030da:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4030dc:	4b13      	ldr	r3, [pc, #76]	; (40312c <prvCheckForValidListAndQueue+0x70>)
  4030de:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4030e0:	4b13      	ldr	r3, [pc, #76]	; (403130 <prvCheckForValidListAndQueue+0x74>)
  4030e2:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4030e4:	2200      	movs	r2, #0
  4030e6:	2110      	movs	r1, #16
  4030e8:	2005      	movs	r0, #5
  4030ea:	4b12      	ldr	r3, [pc, #72]	; (403134 <prvCheckForValidListAndQueue+0x78>)
  4030ec:	4798      	blx	r3
  4030ee:	4b0a      	ldr	r3, [pc, #40]	; (403118 <prvCheckForValidListAndQueue+0x5c>)
  4030f0:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4030f2:	b118      	cbz	r0, 4030fc <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4030f4:	4910      	ldr	r1, [pc, #64]	; (403138 <prvCheckForValidListAndQueue+0x7c>)
  4030f6:	4b11      	ldr	r3, [pc, #68]	; (40313c <prvCheckForValidListAndQueue+0x80>)
  4030f8:	4798      	blx	r3
  4030fa:	e7e5      	b.n	4030c8 <prvCheckForValidListAndQueue+0xc>
  4030fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  403100:	b672      	cpsid	i
  403102:	f383 8811 	msr	BASEPRI, r3
  403106:	f3bf 8f6f 	isb	sy
  40310a:	f3bf 8f4f 	dsb	sy
  40310e:	b662      	cpsie	i
  403110:	e7fe      	b.n	403110 <prvCheckForValidListAndQueue+0x54>
  403112:	bf00      	nop
  403114:	00401975 	.word	0x00401975
  403118:	20400dac 	.word	0x20400dac
  40311c:	004019c1 	.word	0x004019c1
  403120:	20400d80 	.word	0x20400d80
  403124:	00401829 	.word	0x00401829
  403128:	20400d94 	.word	0x20400d94
  40312c:	20400d78 	.word	0x20400d78
  403130:	20400d7c 	.word	0x20400d7c
  403134:	00401e95 	.word	0x00401e95
  403138:	004070b4 	.word	0x004070b4
  40313c:	004024a5 	.word	0x004024a5

00403140 <xTimerCreateTimerTask>:
{
  403140:	b510      	push	{r4, lr}
  403142:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403144:	4b0f      	ldr	r3, [pc, #60]	; (403184 <xTimerCreateTimerTask+0x44>)
  403146:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403148:	4b0f      	ldr	r3, [pc, #60]	; (403188 <xTimerCreateTimerTask+0x48>)
  40314a:	681b      	ldr	r3, [r3, #0]
  40314c:	b173      	cbz	r3, 40316c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40314e:	2300      	movs	r3, #0
  403150:	9303      	str	r3, [sp, #12]
  403152:	9302      	str	r3, [sp, #8]
  403154:	9301      	str	r3, [sp, #4]
  403156:	2204      	movs	r2, #4
  403158:	9200      	str	r2, [sp, #0]
  40315a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40315e:	490b      	ldr	r1, [pc, #44]	; (40318c <xTimerCreateTimerTask+0x4c>)
  403160:	480b      	ldr	r0, [pc, #44]	; (403190 <xTimerCreateTimerTask+0x50>)
  403162:	4c0c      	ldr	r4, [pc, #48]	; (403194 <xTimerCreateTimerTask+0x54>)
  403164:	47a0      	blx	r4
	configASSERT( xReturn );
  403166:	b108      	cbz	r0, 40316c <xTimerCreateTimerTask+0x2c>
}
  403168:	b004      	add	sp, #16
  40316a:	bd10      	pop	{r4, pc}
  40316c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403170:	b672      	cpsid	i
  403172:	f383 8811 	msr	BASEPRI, r3
  403176:	f3bf 8f6f 	isb	sy
  40317a:	f3bf 8f4f 	dsb	sy
  40317e:	b662      	cpsie	i
  403180:	e7fe      	b.n	403180 <xTimerCreateTimerTask+0x40>
  403182:	bf00      	nop
  403184:	004030bd 	.word	0x004030bd
  403188:	20400dac 	.word	0x20400dac
  40318c:	004070bc 	.word	0x004070bc
  403190:	004032c1 	.word	0x004032c1
  403194:	004025b5 	.word	0x004025b5

00403198 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403198:	b1d8      	cbz	r0, 4031d2 <xTimerGenericCommand+0x3a>
{
  40319a:	b530      	push	{r4, r5, lr}
  40319c:	b085      	sub	sp, #20
  40319e:	4615      	mov	r5, r2
  4031a0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  4031a2:	4a15      	ldr	r2, [pc, #84]	; (4031f8 <xTimerGenericCommand+0x60>)
  4031a4:	6810      	ldr	r0, [r2, #0]
  4031a6:	b320      	cbz	r0, 4031f2 <xTimerGenericCommand+0x5a>
  4031a8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  4031aa:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4031ac:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4031ae:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4031b0:	2905      	cmp	r1, #5
  4031b2:	dc19      	bgt.n	4031e8 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4031b4:	4b11      	ldr	r3, [pc, #68]	; (4031fc <xTimerGenericCommand+0x64>)
  4031b6:	4798      	blx	r3
  4031b8:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  4031ba:	f04f 0300 	mov.w	r3, #0
  4031be:	bf0c      	ite	eq
  4031c0:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  4031c2:	461a      	movne	r2, r3
  4031c4:	4669      	mov	r1, sp
  4031c6:	480c      	ldr	r0, [pc, #48]	; (4031f8 <xTimerGenericCommand+0x60>)
  4031c8:	6800      	ldr	r0, [r0, #0]
  4031ca:	4c0d      	ldr	r4, [pc, #52]	; (403200 <xTimerGenericCommand+0x68>)
  4031cc:	47a0      	blx	r4
}
  4031ce:	b005      	add	sp, #20
  4031d0:	bd30      	pop	{r4, r5, pc}
  4031d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031d6:	b672      	cpsid	i
  4031d8:	f383 8811 	msr	BASEPRI, r3
  4031dc:	f3bf 8f6f 	isb	sy
  4031e0:	f3bf 8f4f 	dsb	sy
  4031e4:	b662      	cpsie	i
  4031e6:	e7fe      	b.n	4031e6 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4031e8:	2300      	movs	r3, #0
  4031ea:	4669      	mov	r1, sp
  4031ec:	4c05      	ldr	r4, [pc, #20]	; (403204 <xTimerGenericCommand+0x6c>)
  4031ee:	47a0      	blx	r4
  4031f0:	e7ed      	b.n	4031ce <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  4031f2:	2000      	movs	r0, #0
	return xReturn;
  4031f4:	e7eb      	b.n	4031ce <xTimerGenericCommand+0x36>
  4031f6:	bf00      	nop
  4031f8:	20400dac 	.word	0x20400dac
  4031fc:	00402ed5 	.word	0x00402ed5
  403200:	00401f11 	.word	0x00401f11
  403204:	004020f5 	.word	0x004020f5

00403208 <prvSampleTimeNow>:
{
  403208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40320c:	b082      	sub	sp, #8
  40320e:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403210:	4b24      	ldr	r3, [pc, #144]	; (4032a4 <prvSampleTimeNow+0x9c>)
  403212:	4798      	blx	r3
  403214:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403216:	4b24      	ldr	r3, [pc, #144]	; (4032a8 <prvSampleTimeNow+0xa0>)
  403218:	681b      	ldr	r3, [r3, #0]
  40321a:	4298      	cmp	r0, r3
  40321c:	d31b      	bcc.n	403256 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  40321e:	2300      	movs	r3, #0
  403220:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403224:	4b20      	ldr	r3, [pc, #128]	; (4032a8 <prvSampleTimeNow+0xa0>)
  403226:	601f      	str	r7, [r3, #0]
}
  403228:	4638      	mov	r0, r7
  40322a:	b002      	add	sp, #8
  40322c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403230:	2100      	movs	r1, #0
  403232:	9100      	str	r1, [sp, #0]
  403234:	460b      	mov	r3, r1
  403236:	4652      	mov	r2, sl
  403238:	4620      	mov	r0, r4
  40323a:	4c1c      	ldr	r4, [pc, #112]	; (4032ac <prvSampleTimeNow+0xa4>)
  40323c:	47a0      	blx	r4
				configASSERT( xResult );
  40323e:	b960      	cbnz	r0, 40325a <prvSampleTimeNow+0x52>
  403240:	f04f 0380 	mov.w	r3, #128	; 0x80
  403244:	b672      	cpsid	i
  403246:	f383 8811 	msr	BASEPRI, r3
  40324a:	f3bf 8f6f 	isb	sy
  40324e:	f3bf 8f4f 	dsb	sy
  403252:	b662      	cpsie	i
  403254:	e7fe      	b.n	403254 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403256:	4d16      	ldr	r5, [pc, #88]	; (4032b0 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403258:	4e16      	ldr	r6, [pc, #88]	; (4032b4 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40325a:	682b      	ldr	r3, [r5, #0]
  40325c:	681a      	ldr	r2, [r3, #0]
  40325e:	b1c2      	cbz	r2, 403292 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403260:	68db      	ldr	r3, [r3, #12]
  403262:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403266:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403268:	f104 0904 	add.w	r9, r4, #4
  40326c:	4648      	mov	r0, r9
  40326e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403270:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403272:	4620      	mov	r0, r4
  403274:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403276:	69e3      	ldr	r3, [r4, #28]
  403278:	2b01      	cmp	r3, #1
  40327a:	d1ee      	bne.n	40325a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  40327c:	69a3      	ldr	r3, [r4, #24]
  40327e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403280:	459a      	cmp	sl, r3
  403282:	d2d5      	bcs.n	403230 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403284:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403286:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403288:	4649      	mov	r1, r9
  40328a:	6828      	ldr	r0, [r5, #0]
  40328c:	4b0a      	ldr	r3, [pc, #40]	; (4032b8 <prvSampleTimeNow+0xb0>)
  40328e:	4798      	blx	r3
  403290:	e7e3      	b.n	40325a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403292:	4a0a      	ldr	r2, [pc, #40]	; (4032bc <prvSampleTimeNow+0xb4>)
  403294:	6810      	ldr	r0, [r2, #0]
  403296:	4906      	ldr	r1, [pc, #24]	; (4032b0 <prvSampleTimeNow+0xa8>)
  403298:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40329a:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  40329c:	2301      	movs	r3, #1
  40329e:	f8c8 3000 	str.w	r3, [r8]
  4032a2:	e7bf      	b.n	403224 <prvSampleTimeNow+0x1c>
  4032a4:	00402889 	.word	0x00402889
  4032a8:	20400da8 	.word	0x20400da8
  4032ac:	00403199 	.word	0x00403199
  4032b0:	20400d78 	.word	0x20400d78
  4032b4:	00401891 	.word	0x00401891
  4032b8:	0040185d 	.word	0x0040185d
  4032bc:	20400d7c 	.word	0x20400d7c

004032c0 <prvTimerTask>:
{
  4032c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4032c4:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4032c6:	4e75      	ldr	r6, [pc, #468]	; (40349c <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  4032c8:	4f75      	ldr	r7, [pc, #468]	; (4034a0 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  4032ca:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4034c8 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4032ce:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4034cc <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4032d2:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  4032d4:	681a      	ldr	r2, [r3, #0]
  4032d6:	2a00      	cmp	r2, #0
  4032d8:	f000 80ce 	beq.w	403478 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4032dc:	68db      	ldr	r3, [r3, #12]
  4032de:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4032e0:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4032e2:	a804      	add	r0, sp, #16
  4032e4:	4b6f      	ldr	r3, [pc, #444]	; (4034a4 <prvTimerTask+0x1e4>)
  4032e6:	4798      	blx	r3
  4032e8:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4032ea:	9b04      	ldr	r3, [sp, #16]
  4032ec:	2b00      	cmp	r3, #0
  4032ee:	d144      	bne.n	40337a <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4032f0:	42a0      	cmp	r0, r4
  4032f2:	d212      	bcs.n	40331a <prvTimerTask+0x5a>
  4032f4:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4032f6:	1b61      	subs	r1, r4, r5
  4032f8:	4b6b      	ldr	r3, [pc, #428]	; (4034a8 <prvTimerTask+0x1e8>)
  4032fa:	6818      	ldr	r0, [r3, #0]
  4032fc:	4b6b      	ldr	r3, [pc, #428]	; (4034ac <prvTimerTask+0x1ec>)
  4032fe:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403300:	4b6b      	ldr	r3, [pc, #428]	; (4034b0 <prvTimerTask+0x1f0>)
  403302:	4798      	blx	r3
  403304:	2800      	cmp	r0, #0
  403306:	d13a      	bne.n	40337e <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403308:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40330c:	f8c9 3000 	str.w	r3, [r9]
  403310:	f3bf 8f4f 	dsb	sy
  403314:	f3bf 8f6f 	isb	sy
  403318:	e031      	b.n	40337e <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  40331a:	4b65      	ldr	r3, [pc, #404]	; (4034b0 <prvTimerTask+0x1f0>)
  40331c:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40331e:	6833      	ldr	r3, [r6, #0]
  403320:	68db      	ldr	r3, [r3, #12]
  403322:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403326:	f10a 0004 	add.w	r0, sl, #4
  40332a:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40332c:	f8da 301c 	ldr.w	r3, [sl, #28]
  403330:	2b01      	cmp	r3, #1
  403332:	d004      	beq.n	40333e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403334:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403338:	4650      	mov	r0, sl
  40333a:	4798      	blx	r3
  40333c:	e01f      	b.n	40337e <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40333e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403342:	4623      	mov	r3, r4
  403344:	462a      	mov	r2, r5
  403346:	4421      	add	r1, r4
  403348:	4650      	mov	r0, sl
  40334a:	4d5a      	ldr	r5, [pc, #360]	; (4034b4 <prvTimerTask+0x1f4>)
  40334c:	47a8      	blx	r5
  40334e:	2801      	cmp	r0, #1
  403350:	d1f0      	bne.n	403334 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403352:	2100      	movs	r1, #0
  403354:	9100      	str	r1, [sp, #0]
  403356:	460b      	mov	r3, r1
  403358:	4622      	mov	r2, r4
  40335a:	4650      	mov	r0, sl
  40335c:	4c56      	ldr	r4, [pc, #344]	; (4034b8 <prvTimerTask+0x1f8>)
  40335e:	47a0      	blx	r4
			configASSERT( xResult );
  403360:	2800      	cmp	r0, #0
  403362:	d1e7      	bne.n	403334 <prvTimerTask+0x74>
  403364:	f04f 0380 	mov.w	r3, #128	; 0x80
  403368:	b672      	cpsid	i
  40336a:	f383 8811 	msr	BASEPRI, r3
  40336e:	f3bf 8f6f 	isb	sy
  403372:	f3bf 8f4f 	dsb	sy
  403376:	b662      	cpsie	i
  403378:	e7fe      	b.n	403378 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40337a:	4b4d      	ldr	r3, [pc, #308]	; (4034b0 <prvTimerTask+0x1f0>)
  40337c:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  40337e:	4d4a      	ldr	r5, [pc, #296]	; (4034a8 <prvTimerTask+0x1e8>)
  403380:	4c4e      	ldr	r4, [pc, #312]	; (4034bc <prvTimerTask+0x1fc>)
  403382:	e006      	b.n	403392 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403384:	9907      	ldr	r1, [sp, #28]
  403386:	9806      	ldr	r0, [sp, #24]
  403388:	9b05      	ldr	r3, [sp, #20]
  40338a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  40338c:	9b04      	ldr	r3, [sp, #16]
  40338e:	2b00      	cmp	r3, #0
  403390:	da09      	bge.n	4033a6 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403392:	2300      	movs	r3, #0
  403394:	461a      	mov	r2, r3
  403396:	a904      	add	r1, sp, #16
  403398:	6828      	ldr	r0, [r5, #0]
  40339a:	47a0      	blx	r4
  40339c:	2800      	cmp	r0, #0
  40339e:	d098      	beq.n	4032d2 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  4033a0:	9b04      	ldr	r3, [sp, #16]
  4033a2:	2b00      	cmp	r3, #0
  4033a4:	dbee      	blt.n	403384 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  4033a6:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4033aa:	f8da 3014 	ldr.w	r3, [sl, #20]
  4033ae:	b113      	cbz	r3, 4033b6 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4033b0:	f10a 0004 	add.w	r0, sl, #4
  4033b4:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4033b6:	a803      	add	r0, sp, #12
  4033b8:	4b3a      	ldr	r3, [pc, #232]	; (4034a4 <prvTimerTask+0x1e4>)
  4033ba:	4798      	blx	r3
			switch( xMessage.xMessageID )
  4033bc:	9b04      	ldr	r3, [sp, #16]
  4033be:	2b09      	cmp	r3, #9
  4033c0:	d8e7      	bhi.n	403392 <prvTimerTask+0xd2>
  4033c2:	a201      	add	r2, pc, #4	; (adr r2, 4033c8 <prvTimerTask+0x108>)
  4033c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4033c8:	004033f1 	.word	0x004033f1
  4033cc:	004033f1 	.word	0x004033f1
  4033d0:	004033f1 	.word	0x004033f1
  4033d4:	00403393 	.word	0x00403393
  4033d8:	00403445 	.word	0x00403445
  4033dc:	00403471 	.word	0x00403471
  4033e0:	004033f1 	.word	0x004033f1
  4033e4:	004033f1 	.word	0x004033f1
  4033e8:	00403393 	.word	0x00403393
  4033ec:	00403445 	.word	0x00403445
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4033f0:	9c05      	ldr	r4, [sp, #20]
  4033f2:	f8da 1018 	ldr.w	r1, [sl, #24]
  4033f6:	4623      	mov	r3, r4
  4033f8:	4602      	mov	r2, r0
  4033fa:	4421      	add	r1, r4
  4033fc:	4650      	mov	r0, sl
  4033fe:	4c2d      	ldr	r4, [pc, #180]	; (4034b4 <prvTimerTask+0x1f4>)
  403400:	47a0      	blx	r4
  403402:	2801      	cmp	r0, #1
  403404:	d1bc      	bne.n	403380 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403406:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40340a:	4650      	mov	r0, sl
  40340c:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40340e:	f8da 301c 	ldr.w	r3, [sl, #28]
  403412:	2b01      	cmp	r3, #1
  403414:	d1b4      	bne.n	403380 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403416:	f8da 2018 	ldr.w	r2, [sl, #24]
  40341a:	2100      	movs	r1, #0
  40341c:	9100      	str	r1, [sp, #0]
  40341e:	460b      	mov	r3, r1
  403420:	9805      	ldr	r0, [sp, #20]
  403422:	4402      	add	r2, r0
  403424:	4650      	mov	r0, sl
  403426:	4c24      	ldr	r4, [pc, #144]	; (4034b8 <prvTimerTask+0x1f8>)
  403428:	47a0      	blx	r4
							configASSERT( xResult );
  40342a:	2800      	cmp	r0, #0
  40342c:	d1a8      	bne.n	403380 <prvTimerTask+0xc0>
  40342e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403432:	b672      	cpsid	i
  403434:	f383 8811 	msr	BASEPRI, r3
  403438:	f3bf 8f6f 	isb	sy
  40343c:	f3bf 8f4f 	dsb	sy
  403440:	b662      	cpsie	i
  403442:	e7fe      	b.n	403442 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403444:	9905      	ldr	r1, [sp, #20]
  403446:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40344a:	b131      	cbz	r1, 40345a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40344c:	4603      	mov	r3, r0
  40344e:	4602      	mov	r2, r0
  403450:	4401      	add	r1, r0
  403452:	4650      	mov	r0, sl
  403454:	4c17      	ldr	r4, [pc, #92]	; (4034b4 <prvTimerTask+0x1f4>)
  403456:	47a0      	blx	r4
  403458:	e792      	b.n	403380 <prvTimerTask+0xc0>
  40345a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40345e:	b672      	cpsid	i
  403460:	f383 8811 	msr	BASEPRI, r3
  403464:	f3bf 8f6f 	isb	sy
  403468:	f3bf 8f4f 	dsb	sy
  40346c:	b662      	cpsie	i
  40346e:	e7fe      	b.n	40346e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403470:	4650      	mov	r0, sl
  403472:	4b13      	ldr	r3, [pc, #76]	; (4034c0 <prvTimerTask+0x200>)
  403474:	4798      	blx	r3
  403476:	e783      	b.n	403380 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403478:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40347a:	a804      	add	r0, sp, #16
  40347c:	4b09      	ldr	r3, [pc, #36]	; (4034a4 <prvTimerTask+0x1e4>)
  40347e:	4798      	blx	r3
  403480:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403482:	9b04      	ldr	r3, [sp, #16]
  403484:	2b00      	cmp	r3, #0
  403486:	f47f af78 	bne.w	40337a <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40348a:	4b0e      	ldr	r3, [pc, #56]	; (4034c4 <prvTimerTask+0x204>)
  40348c:	681b      	ldr	r3, [r3, #0]
  40348e:	681a      	ldr	r2, [r3, #0]
  403490:	fab2 f282 	clz	r2, r2
  403494:	0952      	lsrs	r2, r2, #5
  403496:	2400      	movs	r4, #0
  403498:	e72d      	b.n	4032f6 <prvTimerTask+0x36>
  40349a:	bf00      	nop
  40349c:	20400d78 	.word	0x20400d78
  4034a0:	00402879 	.word	0x00402879
  4034a4:	00403209 	.word	0x00403209
  4034a8:	20400dac 	.word	0x20400dac
  4034ac:	004024d9 	.word	0x004024d9
  4034b0:	004029e1 	.word	0x004029e1
  4034b4:	00403071 	.word	0x00403071
  4034b8:	00403199 	.word	0x00403199
  4034bc:	004022d5 	.word	0x004022d5
  4034c0:	00401c01 	.word	0x00401c01
  4034c4:	20400d7c 	.word	0x20400d7c
  4034c8:	e000ed04 	.word	0xe000ed04
  4034cc:	00401891 	.word	0x00401891

004034d0 <but1_callback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

static void but1_callback(void) {
  4034d0:	b500      	push	{lr}
  4034d2:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  4034d4:	a902      	add	r1, sp, #8
  4034d6:	2300      	movs	r3, #0
  4034d8:	f841 3d04 	str.w	r3, [r1, #-4]!
	xSemaphoreGiveFromISR(xSemaphoreBut1, &xHigherPriorityTaskWoken);
  4034dc:	4b03      	ldr	r3, [pc, #12]	; (4034ec <but1_callback+0x1c>)
  4034de:	6818      	ldr	r0, [r3, #0]
  4034e0:	4b03      	ldr	r3, [pc, #12]	; (4034f0 <but1_callback+0x20>)
  4034e2:	4798      	blx	r3
}
  4034e4:	b003      	add	sp, #12
  4034e6:	f85d fb04 	ldr.w	pc, [sp], #4
  4034ea:	bf00      	nop
  4034ec:	20400db0 	.word	0x20400db0
  4034f0:	004021f5 	.word	0x004021f5

004034f4 <TC_init>:
*	TC0 : ID_TC0, ID_TC1, ID_TC2
*	TC1 : ID_TC3, ID_TC4, ID_TC5
*	TC2 : ID_TC6, ID_TC7, ID_TC8
*
**/
static void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4034f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4034f8:	b085      	sub	sp, #20
  4034fa:	4606      	mov	r6, r0
  4034fc:	460c      	mov	r4, r1
  4034fe:	4617      	mov	r7, r2
  403500:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  403502:	4608      	mov	r0, r1
  403504:	4b1c      	ldr	r3, [pc, #112]	; (403578 <TC_init+0x84>)
  403506:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  403508:	4d1c      	ldr	r5, [pc, #112]	; (40357c <TC_init+0x88>)
  40350a:	9500      	str	r5, [sp, #0]
  40350c:	ab02      	add	r3, sp, #8
  40350e:	aa03      	add	r2, sp, #12
  403510:	4629      	mov	r1, r5
  403512:	4640      	mov	r0, r8
  403514:	f8df 9080 	ldr.w	r9, [pc, #128]	; 403598 <TC_init+0xa4>
  403518:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40351a:	9a02      	ldr	r2, [sp, #8]
  40351c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  403520:	4639      	mov	r1, r7
  403522:	4630      	mov	r0, r6
  403524:	4b16      	ldr	r3, [pc, #88]	; (403580 <TC_init+0x8c>)
  403526:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  403528:	9a03      	ldr	r2, [sp, #12]
  40352a:	fbb5 f2f2 	udiv	r2, r5, r2
  40352e:	fbb2 f2f8 	udiv	r2, r2, r8
  403532:	4639      	mov	r1, r7
  403534:	4630      	mov	r0, r6
  403536:	4b13      	ldr	r3, [pc, #76]	; (403584 <TC_init+0x90>)
  403538:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40353a:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  40353c:	2b00      	cmp	r3, #0
  40353e:	db13      	blt.n	403568 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403540:	4a11      	ldr	r2, [pc, #68]	; (403588 <TC_init+0x94>)
  403542:	2180      	movs	r1, #128	; 0x80
  403544:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403546:	095b      	lsrs	r3, r3, #5
  403548:	f004 041f 	and.w	r4, r4, #31
  40354c:	2201      	movs	r2, #1
  40354e:	fa02 f404 	lsl.w	r4, r2, r4
  403552:	4a0e      	ldr	r2, [pc, #56]	; (40358c <TC_init+0x98>)
  403554:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  403558:	2210      	movs	r2, #16
  40355a:	4639      	mov	r1, r7
  40355c:	4630      	mov	r0, r6
  40355e:	4b0c      	ldr	r3, [pc, #48]	; (403590 <TC_init+0x9c>)
  403560:	4798      	blx	r3
}
  403562:	b005      	add	sp, #20
  403564:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403568:	f004 010f 	and.w	r1, r4, #15
  40356c:	4a09      	ldr	r2, [pc, #36]	; (403594 <TC_init+0xa0>)
  40356e:	440a      	add	r2, r1
  403570:	2180      	movs	r1, #128	; 0x80
  403572:	7611      	strb	r1, [r2, #24]
  403574:	e7e7      	b.n	403546 <TC_init+0x52>
  403576:	bf00      	nop
  403578:	004013ed 	.word	0x004013ed
  40357c:	11e1a300 	.word	0x11e1a300
  403580:	004006e7 	.word	0x004006e7
  403584:	00400711 	.word	0x00400711
  403588:	e000e400 	.word	0xe000e400
  40358c:	e000e100 	.word	0xe000e100
  403590:	00400719 	.word	0x00400719
  403594:	e000ecfc 	.word	0xe000ecfc
  403598:	00400729 	.word	0x00400729

0040359c <task_rtc>:
static void task_rtc(void *pvParameters) {
  40359c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035a0:	b091      	sub	sp, #68	; 0x44
	datetime_t now = {
  4035a2:	ac09      	add	r4, sp, #36	; 0x24
  4035a4:	4d73      	ldr	r5, [pc, #460]	; (403774 <task_rtc+0x1d8>)
  4035a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4035a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4035aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4035ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	pmc_enable_periph_clk(LED3_PIO_ID);
  4035b2:	200b      	movs	r0, #11
  4035b4:	4d70      	ldr	r5, [pc, #448]	; (403778 <task_rtc+0x1dc>)
  4035b6:	47a8      	blx	r5
	pio_set_output(LED3_PIO, LED3_PIO_PIN_MASK, HIGH, DISABLE, ENABLE);
  4035b8:	2601      	movs	r6, #1
  4035ba:	9600      	str	r6, [sp, #0]
  4035bc:	2300      	movs	r3, #0
  4035be:	4632      	mov	r2, r6
  4035c0:	2104      	movs	r1, #4
  4035c2:	486e      	ldr	r0, [pc, #440]	; (40377c <task_rtc+0x1e0>)
  4035c4:	4c6e      	ldr	r4, [pc, #440]	; (403780 <task_rtc+0x1e4>)
  4035c6:	47a0      	blx	r4
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4035c8:	4c6e      	ldr	r4, [pc, #440]	; (403784 <task_rtc+0x1e8>)
  4035ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  4035ce:	6023      	str	r3, [r4, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4035d0:	2780      	movs	r7, #128	; 0x80
  4035d2:	f884 7310 	strb.w	r7, [r4, #784]	; 0x310
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4035d6:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4037d4 <task_rtc+0x238>
  4035da:	2309      	movs	r3, #9
  4035dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4035e0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4035e4:	4640      	mov	r0, r8
  4035e6:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 4037d8 <task_rtc+0x23c>
  4035ea:	47c8      	blx	r9
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_PIN_MASK, 60);
  4035ec:	223c      	movs	r2, #60	; 0x3c
  4035ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4035f2:	4640      	mov	r0, r8
  4035f4:	4b64      	ldr	r3, [pc, #400]	; (403788 <task_rtc+0x1ec>)
  4035f6:	4798      	blx	r3
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_PIN_MASK);
  4035f8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4035fc:	4640      	mov	r0, r8
  4035fe:	4b63      	ldr	r3, [pc, #396]	; (40378c <task_rtc+0x1f0>)
  403600:	4798      	blx	r3
	pio_handler_set(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but1_callback);
  403602:	4b63      	ldr	r3, [pc, #396]	; (403790 <task_rtc+0x1f4>)
  403604:	9300      	str	r3, [sp, #0]
  403606:	2350      	movs	r3, #80	; 0x50
  403608:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40360c:	2110      	movs	r1, #16
  40360e:	4640      	mov	r0, r8
  403610:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 4037dc <task_rtc+0x240>
  403614:	47c0      	blx	r8
	gfx_mono_ssd1306_init();
  403616:	4b5f      	ldr	r3, [pc, #380]	; (403794 <task_rtc+0x1f8>)
  403618:	4798      	blx	r3
  40361a:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  40361e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403620:	9305      	str	r3, [sp, #20]
  403622:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403624:	9106      	str	r1, [sp, #24]
  403626:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40362a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40362c:	9007      	str	r0, [sp, #28]
  40362e:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
  403632:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
		  
}

static void RTC_init(Rtc *rtc, uint32_t id_rtc, datetime_t t, uint32_t irq_type) {
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  403636:	2002      	movs	r0, #2
  403638:	47a8      	blx	r5

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  40363a:	4d57      	ldr	r5, [pc, #348]	; (403798 <task_rtc+0x1fc>)
  40363c:	2100      	movs	r1, #0
  40363e:	4628      	mov	r0, r5
  403640:	4b56      	ldr	r3, [pc, #344]	; (40379c <task_rtc+0x200>)
  403642:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  403644:	f8cd b000 	str.w	fp, [sp]
  403648:	9b06      	ldr	r3, [sp, #24]
  40364a:	9a05      	ldr	r2, [sp, #20]
  40364c:	4651      	mov	r1, sl
  40364e:	4628      	mov	r0, r5
  403650:	f8df a18c 	ldr.w	sl, [pc, #396]	; 4037e0 <task_rtc+0x244>
  403654:	47d0      	blx	sl
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  403656:	464b      	mov	r3, r9
  403658:	4642      	mov	r2, r8
  40365a:	9907      	ldr	r1, [sp, #28]
  40365c:	4628      	mov	r0, r5
  40365e:	f8df 8184 	ldr.w	r8, [pc, #388]	; 4037e4 <task_rtc+0x248>
  403662:	47c0      	blx	r8
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403664:	f04f 0804 	mov.w	r8, #4
  403668:	f8c4 8080 	str.w	r8, [r4, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40366c:	f8c4 8180 	str.w	r8, [r4, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403670:	f884 7302 	strb.w	r7, [r4, #770]	; 0x302
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403674:	f8c4 8000 	str.w	r8, [r4]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  403678:	2102      	movs	r1, #2
  40367a:	4628      	mov	r0, r5
  40367c:	4b48      	ldr	r3, [pc, #288]	; (4037a0 <task_rtc+0x204>)
  40367e:	4798      	blx	r3
	TC_init(LED3_TC, LED3_TC_ID, LED3_TC_CHANNEL, 4);
  403680:	4643      	mov	r3, r8
  403682:	4632      	mov	r2, r6
  403684:	211b      	movs	r1, #27
  403686:	4847      	ldr	r0, [pc, #284]	; (4037a4 <task_rtc+0x208>)
  403688:	4c47      	ldr	r4, [pc, #284]	; (4037a8 <task_rtc+0x20c>)
  40368a:	47a0      	blx	r4
	int led_state = LOW;
  40368c:	2700      	movs	r7, #0
	int blink_state = LOW;
  40368e:	46ba      	mov	sl, r7
		if (xSemaphoreTake(xSemaphoreBut1, 50)) {
  403690:	f8df 9154 	ldr.w	r9, [pc, #340]	; 4037e8 <task_rtc+0x24c>
  403694:	463e      	mov	r6, r7
  403696:	2532      	movs	r5, #50	; 0x32
  403698:	4c44      	ldr	r4, [pc, #272]	; (4037ac <task_rtc+0x210>)
			rtc_get_date(RTC, &now.year, &now.month, &now.day, &now.week);
  40369a:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 403798 <task_rtc+0x1fc>
  40369e:	e049      	b.n	403734 <task_rtc+0x198>
			gfx_mono_draw_string("Botao 1 pressionado", 8, 14, &sysfont);
  4036a0:	4b43      	ldr	r3, [pc, #268]	; (4037b0 <task_rtc+0x214>)
  4036a2:	220e      	movs	r2, #14
  4036a4:	2108      	movs	r1, #8
  4036a6:	4843      	ldr	r0, [pc, #268]	; (4037b4 <task_rtc+0x218>)
  4036a8:	f8df b140 	ldr.w	fp, [pc, #320]	; 4037ec <task_rtc+0x250>
  4036ac:	47d8      	blx	fp
			rtc_get_date(RTC, &now.year, &now.month, &now.day, &now.week);
  4036ae:	ab0c      	add	r3, sp, #48	; 0x30
  4036b0:	9300      	str	r3, [sp, #0]
  4036b2:	ab0b      	add	r3, sp, #44	; 0x2c
  4036b4:	aa0a      	add	r2, sp, #40	; 0x28
  4036b6:	a909      	add	r1, sp, #36	; 0x24
  4036b8:	4640      	mov	r0, r8
  4036ba:	f8df b134 	ldr.w	fp, [pc, #308]	; 4037f0 <task_rtc+0x254>
  4036be:	47d8      	blx	fp
			rtc_get_time(RTC, &now.hour, &now.minute, &now.second);
  4036c0:	ab0f      	add	r3, sp, #60	; 0x3c
  4036c2:	aa0e      	add	r2, sp, #56	; 0x38
  4036c4:	a90d      	add	r1, sp, #52	; 0x34
  4036c6:	4640      	mov	r0, r8
  4036c8:	f8df b128 	ldr.w	fp, [pc, #296]	; 4037f4 <task_rtc+0x258>
  4036cc:	47d8      	blx	fp
			rtc_set_date_alarm(RTC, 1, now.month, 1, now.day);
  4036ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4036d0:	9300      	str	r3, [sp, #0]
  4036d2:	2301      	movs	r3, #1
  4036d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036d6:	4619      	mov	r1, r3
  4036d8:	4640      	mov	r0, r8
  4036da:	f8df b11c 	ldr.w	fp, [pc, #284]	; 4037f8 <task_rtc+0x25c>
  4036de:	47d8      	blx	fp
			rtc_set_time_alarm(RTC, 1, now.hour, 1, now.minute, 1, now.second+2);
  4036e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4036e2:	3302      	adds	r3, #2
  4036e4:	9302      	str	r3, [sp, #8]
  4036e6:	2101      	movs	r1, #1
  4036e8:	9101      	str	r1, [sp, #4]
  4036ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036ec:	9300      	str	r3, [sp, #0]
  4036ee:	460b      	mov	r3, r1
  4036f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4036f2:	4640      	mov	r0, r8
  4036f4:	f8df b104 	ldr.w	fp, [pc, #260]	; 4037fc <task_rtc+0x260>
  4036f8:	47d8      	blx	fp
  4036fa:	e023      	b.n	403744 <task_rtc+0x1a8>
			gfx_mono_draw_string("                   ", 8, 14, &sysfont);
  4036fc:	4b2c      	ldr	r3, [pc, #176]	; (4037b0 <task_rtc+0x214>)
  4036fe:	220e      	movs	r2, #14
  403700:	2108      	movs	r1, #8
  403702:	482d      	ldr	r0, [pc, #180]	; (4037b8 <task_rtc+0x21c>)
  403704:	f8df b0e4 	ldr.w	fp, [pc, #228]	; 4037ec <task_rtc+0x250>
  403708:	47d8      	blx	fp
			if (blink_state)
  40370a:	f1ba 0f00 	cmp.w	sl, #0
  40370e:	d006      	beq.n	40371e <task_rtc+0x182>
				tc_stop(LED3_TC, LED3_TC_CHANNEL);
  403710:	2101      	movs	r1, #1
  403712:	4824      	ldr	r0, [pc, #144]	; (4037a4 <task_rtc+0x208>)
  403714:	4b29      	ldr	r3, [pc, #164]	; (4037bc <task_rtc+0x220>)
  403716:	4798      	blx	r3
			blink_state = !blink_state;
  403718:	f08a 0a01 	eor.w	sl, sl, #1
  40371c:	e01a      	b.n	403754 <task_rtc+0x1b8>
				tc_start(LED3_TC, LED3_TC_CHANNEL);
  40371e:	2101      	movs	r1, #1
  403720:	4820      	ldr	r0, [pc, #128]	; (4037a4 <task_rtc+0x208>)
  403722:	4b27      	ldr	r3, [pc, #156]	; (4037c0 <task_rtc+0x224>)
  403724:	4798      	blx	r3
  403726:	e7f7      	b.n	403718 <task_rtc+0x17c>
				pio_set(LED3_PIO, LED3_PIO_PIN_MASK);
  403728:	2104      	movs	r1, #4
  40372a:	4814      	ldr	r0, [pc, #80]	; (40377c <task_rtc+0x1e0>)
  40372c:	4b25      	ldr	r3, [pc, #148]	; (4037c4 <task_rtc+0x228>)
  40372e:	4798      	blx	r3
			led_state = !led_state;
  403730:	f087 0701 	eor.w	r7, r7, #1
		if (xSemaphoreTake(xSemaphoreBut1, 50)) {
  403734:	4633      	mov	r3, r6
  403736:	462a      	mov	r2, r5
  403738:	4631      	mov	r1, r6
  40373a:	f8d9 0000 	ldr.w	r0, [r9]
  40373e:	47a0      	blx	r4
  403740:	2800      	cmp	r0, #0
  403742:	d1ad      	bne.n	4036a0 <task_rtc+0x104>
		if (xSemaphoreTake(xSemaphoreRTC, 50)) {
  403744:	4633      	mov	r3, r6
  403746:	462a      	mov	r2, r5
  403748:	4631      	mov	r1, r6
  40374a:	481f      	ldr	r0, [pc, #124]	; (4037c8 <task_rtc+0x22c>)
  40374c:	6800      	ldr	r0, [r0, #0]
  40374e:	47a0      	blx	r4
  403750:	2800      	cmp	r0, #0
  403752:	d1d3      	bne.n	4036fc <task_rtc+0x160>
		if (xSemaphoreTake(xSemaphoreTC2, 50)) {
  403754:	4633      	mov	r3, r6
  403756:	462a      	mov	r2, r5
  403758:	4631      	mov	r1, r6
  40375a:	481c      	ldr	r0, [pc, #112]	; (4037cc <task_rtc+0x230>)
  40375c:	6800      	ldr	r0, [r0, #0]
  40375e:	47a0      	blx	r4
  403760:	2800      	cmp	r0, #0
  403762:	d0e7      	beq.n	403734 <task_rtc+0x198>
			if (led_state)
  403764:	2f00      	cmp	r7, #0
  403766:	d0df      	beq.n	403728 <task_rtc+0x18c>
				pio_clear(LED3_PIO, LED3_PIO_PIN_MASK);
  403768:	2104      	movs	r1, #4
  40376a:	4804      	ldr	r0, [pc, #16]	; (40377c <task_rtc+0x1e0>)
  40376c:	4b18      	ldr	r3, [pc, #96]	; (4037d0 <task_rtc+0x234>)
  40376e:	4798      	blx	r3
  403770:	e7de      	b.n	403730 <task_rtc+0x194>
  403772:	bf00      	nop
  403774:	004070c4 	.word	0x004070c4
  403778:	004013ed 	.word	0x004013ed
  40377c:	400e1000 	.word	0x400e1000
  403780:	004010af 	.word	0x004010af
  403784:	e000e100 	.word	0xe000e100
  403788:	00400fc5 	.word	0x00400fc5
  40378c:	0040119b 	.word	0x0040119b
  403790:	004034d1 	.word	0x004034d1
  403794:	00400a11 	.word	0x00400a11
  403798:	400e1860 	.word	0x400e1860
  40379c:	004001ad 	.word	0x004001ad
  4037a0:	004001c3 	.word	0x004001c3
  4037a4:	40010000 	.word	0x40010000
  4037a8:	004034f5 	.word	0x004034f5
  4037ac:	004022d5 	.word	0x004022d5
  4037b0:	2040000c 	.word	0x2040000c
  4037b4:	004071e4 	.word	0x004071e4
  4037b8:	004071f8 	.word	0x004071f8
  4037bc:	00400709 	.word	0x00400709
  4037c0:	00400701 	.word	0x00400701
  4037c4:	00400fdf 	.word	0x00400fdf
  4037c8:	20400db4 	.word	0x20400db4
  4037cc:	20400dc0 	.word	0x20400dc0
  4037d0:	00400fe3 	.word	0x00400fe3
  4037d4:	400e1400 	.word	0x400e1400
  4037d8:	004010d9 	.word	0x004010d9
  4037dc:	004011f9 	.word	0x004011f9
  4037e0:	004003b9 	.word	0x004003b9
  4037e4:	00400221 	.word	0x00400221
  4037e8:	20400db0 	.word	0x20400db0
  4037ec:	00400979 	.word	0x00400979
  4037f0:	00400345 	.word	0x00400345
  4037f4:	004001c7 	.word	0x004001c7
  4037f8:	00400471 	.word	0x00400471
  4037fc:	004002b1 	.word	0x004002b1

00403800 <task_tc>:
static void task_tc(void *pvParameters) {
  403800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403804:	b082      	sub	sp, #8
	pmc_enable_periph_clk(LED1_PIO_ID);
  403806:	200a      	movs	r0, #10
  403808:	4b17      	ldr	r3, [pc, #92]	; (403868 <task_tc+0x68>)
  40380a:	4798      	blx	r3
	pio_set_output(LED1_PIO, LED1_PIO_PIN_MASK, HIGH, DISABLE, ENABLE);
  40380c:	2401      	movs	r4, #1
  40380e:	9400      	str	r4, [sp, #0]
  403810:	2300      	movs	r3, #0
  403812:	4622      	mov	r2, r4
  403814:	4621      	mov	r1, r4
  403816:	4815      	ldr	r0, [pc, #84]	; (40386c <task_tc+0x6c>)
  403818:	4d15      	ldr	r5, [pc, #84]	; (403870 <task_tc+0x70>)
  40381a:	47a8      	blx	r5
	TC_init(LED1_TC, LED1_TC_ID, LED1_TC_CHANNEL, 4);
  40381c:	4d15      	ldr	r5, [pc, #84]	; (403874 <task_tc+0x74>)
  40381e:	2304      	movs	r3, #4
  403820:	4622      	mov	r2, r4
  403822:	2118      	movs	r1, #24
  403824:	4628      	mov	r0, r5
  403826:	4e14      	ldr	r6, [pc, #80]	; (403878 <task_tc+0x78>)
  403828:	47b0      	blx	r6
	tc_start(LED1_TC, LED1_TC_CHANNEL);
  40382a:	4621      	mov	r1, r4
  40382c:	4628      	mov	r0, r5
  40382e:	4b13      	ldr	r3, [pc, #76]	; (40387c <task_tc+0x7c>)
  403830:	4798      	blx	r3
	int led_state = LOW;
  403832:	2700      	movs	r7, #0
		if (xSemaphoreTake(xSemaphoreTC1, 0)) {
  403834:	4e12      	ldr	r6, [pc, #72]	; (403880 <task_tc+0x80>)
  403836:	4d13      	ldr	r5, [pc, #76]	; (403884 <task_tc+0x84>)
				pio_set(LED1_PIO, LED1_PIO_PIN_MASK);
  403838:	f8df 8030 	ldr.w	r8, [pc, #48]	; 40386c <task_tc+0x6c>
  40383c:	e005      	b.n	40384a <task_tc+0x4a>
  40383e:	2101      	movs	r1, #1
  403840:	4640      	mov	r0, r8
  403842:	4b11      	ldr	r3, [pc, #68]	; (403888 <task_tc+0x88>)
  403844:	4798      	blx	r3
			led_state = !led_state;
  403846:	f087 0701 	eor.w	r7, r7, #1
		if (xSemaphoreTake(xSemaphoreTC1, 0)) {
  40384a:	2400      	movs	r4, #0
  40384c:	4623      	mov	r3, r4
  40384e:	4622      	mov	r2, r4
  403850:	4621      	mov	r1, r4
  403852:	6830      	ldr	r0, [r6, #0]
  403854:	47a8      	blx	r5
  403856:	2800      	cmp	r0, #0
  403858:	d0f8      	beq.n	40384c <task_tc+0x4c>
			if (led_state)
  40385a:	2f00      	cmp	r7, #0
  40385c:	d0ef      	beq.n	40383e <task_tc+0x3e>
				pio_clear(LED1_PIO, LED1_PIO_PIN_MASK);
  40385e:	2101      	movs	r1, #1
  403860:	4640      	mov	r0, r8
  403862:	4b0a      	ldr	r3, [pc, #40]	; (40388c <task_tc+0x8c>)
  403864:	4798      	blx	r3
  403866:	e7ee      	b.n	403846 <task_tc+0x46>
  403868:	004013ed 	.word	0x004013ed
  40386c:	400e0e00 	.word	0x400e0e00
  403870:	004010af 	.word	0x004010af
  403874:	4000c000 	.word	0x4000c000
  403878:	004034f5 	.word	0x004034f5
  40387c:	00400701 	.word	0x00400701
  403880:	20400dbc 	.word	0x20400dbc
  403884:	004022d5 	.word	0x004022d5
  403888:	00400fdf 	.word	0x00400fdf
  40388c:	00400fe3 	.word	0x00400fe3

00403890 <RTT_init>:
static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403894:	ed2d 8b02 	vpush	{d8}
  403898:	b082      	sub	sp, #8
  40389a:	eeb0 8a40 	vmov.f32	s16, s0
  40389e:	4680      	mov	r8, r0
  4038a0:	460f      	mov	r7, r1
  rtt_sel_source(RTT, false);
  4038a2:	4c20      	ldr	r4, [pc, #128]	; (403924 <RTT_init+0x94>)
  4038a4:	2100      	movs	r1, #0
  4038a6:	4620      	mov	r0, r4
  4038a8:	4b1f      	ldr	r3, [pc, #124]	; (403928 <RTT_init+0x98>)
  4038aa:	4798      	blx	r3
  uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  4038ac:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 40392c <RTT_init+0x9c>
  4038b0:	eec7 7a08 	vdiv.f32	s15, s14, s16
  4038b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4038b8:	edcd 7a01 	vstr	s15, [sp, #4]
  rtt_init(RTT, pllPreScale);
  4038bc:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  4038c0:	4620      	mov	r0, r4
  4038c2:	4b1b      	ldr	r3, [pc, #108]	; (403930 <RTT_init+0xa0>)
  4038c4:	4798      	blx	r3
  if (rttIRQSource & RTT_MR_ALMIEN) {
  4038c6:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  4038ca:	d116      	bne.n	4038fa <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4038cc:	4b19      	ldr	r3, [pc, #100]	; (403934 <RTT_init+0xa4>)
  4038ce:	2208      	movs	r2, #8
  4038d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4038d4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4038d8:	2180      	movs	r1, #128	; 0x80
  4038da:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4038de:	601a      	str	r2, [r3, #0]
  if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4038e0:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  4038e4:	d119      	bne.n	40391a <RTT_init+0x8a>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4038e6:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4038ea:	480e      	ldr	r0, [pc, #56]	; (403924 <RTT_init+0x94>)
  4038ec:	4b12      	ldr	r3, [pc, #72]	; (403938 <RTT_init+0xa8>)
  4038ee:	4798      	blx	r3
}
  4038f0:	b002      	add	sp, #8
  4038f2:	ecbd 8b02 	vpop	{d8}
  4038f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  	ul_previous_time = rtt_read_timer_value(RTT);
  4038fa:	4620      	mov	r0, r4
  4038fc:	4b0f      	ldr	r3, [pc, #60]	; (40393c <RTT_init+0xac>)
  4038fe:	4798      	blx	r3
  403900:	4604      	mov	r4, r0
  	while (ul_previous_time == rtt_read_timer_value(RTT));
  403902:	4e08      	ldr	r6, [pc, #32]	; (403924 <RTT_init+0x94>)
  403904:	4d0d      	ldr	r5, [pc, #52]	; (40393c <RTT_init+0xac>)
  403906:	4630      	mov	r0, r6
  403908:	47a8      	blx	r5
  40390a:	4284      	cmp	r4, r0
  40390c:	d0fb      	beq.n	403906 <RTT_init+0x76>
  	rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  40390e:	eb04 0108 	add.w	r1, r4, r8
  403912:	4804      	ldr	r0, [pc, #16]	; (403924 <RTT_init+0x94>)
  403914:	4b0a      	ldr	r3, [pc, #40]	; (403940 <RTT_init+0xb0>)
  403916:	4798      	blx	r3
  403918:	e7d8      	b.n	4038cc <RTT_init+0x3c>
	rtt_enable_interrupt(RTT, rttIRQSource);
  40391a:	4639      	mov	r1, r7
  40391c:	4801      	ldr	r0, [pc, #4]	; (403924 <RTT_init+0x94>)
  40391e:	4b09      	ldr	r3, [pc, #36]	; (403944 <RTT_init+0xb4>)
  403920:	4798      	blx	r3
  403922:	e7e5      	b.n	4038f0 <RTT_init+0x60>
  403924:	400e1830 	.word	0x400e1830
  403928:	004004ed 	.word	0x004004ed
  40392c:	47000000 	.word	0x47000000
  403930:	004004d9 	.word	0x004004d9
  403934:	e000e100 	.word	0xe000e100
  403938:	0040052d 	.word	0x0040052d
  40393c:	00400541 	.word	0x00400541
  403940:	00400559 	.word	0x00400559
  403944:	00400519 	.word	0x00400519

00403948 <task_rtt>:
static void task_rtt(void *pvParameters) {
  403948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40394c:	b082      	sub	sp, #8
	pmc_enable_periph_clk(LED2_PIO_ID);
  40394e:	200c      	movs	r0, #12
  403950:	4b1a      	ldr	r3, [pc, #104]	; (4039bc <task_rtt+0x74>)
  403952:	4798      	blx	r3
	pio_set_output(LED2_PIO, LED2_PIO_PIN_MASK, HIGH, DISABLE, ENABLE);
  403954:	2201      	movs	r2, #1
  403956:	9200      	str	r2, [sp, #0]
  403958:	2300      	movs	r3, #0
  40395a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40395e:	4818      	ldr	r0, [pc, #96]	; (4039c0 <task_rtt+0x78>)
  403960:	4c18      	ldr	r4, [pc, #96]	; (4039c4 <task_rtt+0x7c>)
  403962:	47a0      	blx	r4
	RTT_init(4, 16, RTT_MR_ALMIEN);
  403964:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403968:	2010      	movs	r0, #16
  40396a:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  40396e:	4b16      	ldr	r3, [pc, #88]	; (4039c8 <task_rtt+0x80>)
  403970:	4798      	blx	r3
	int led_state = LOW;
  403972:	2700      	movs	r7, #0
		if (xSemaphoreTake(xSemaphoreRTT, 0)) {
  403974:	4e15      	ldr	r6, [pc, #84]	; (4039cc <task_rtt+0x84>)
  403976:	4d16      	ldr	r5, [pc, #88]	; (4039d0 <task_rtt+0x88>)
				pio_set(LED2_PIO, LED2_PIO_PIN_MASK);
  403978:	f8df 8044 	ldr.w	r8, [pc, #68]	; 4039c0 <task_rtt+0x78>
  40397c:	e00d      	b.n	40399a <task_rtt+0x52>
  40397e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403982:	4640      	mov	r0, r8
  403984:	4b13      	ldr	r3, [pc, #76]	; (4039d4 <task_rtt+0x8c>)
  403986:	4798      	blx	r3
			led_state = !led_state;
  403988:	f087 0701 	eor.w	r7, r7, #1
			RTT_init(4, 16, RTT_MR_ALMIEN);
  40398c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  403990:	2010      	movs	r0, #16
  403992:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
  403996:	4b0c      	ldr	r3, [pc, #48]	; (4039c8 <task_rtt+0x80>)
  403998:	4798      	blx	r3
		if (xSemaphoreTake(xSemaphoreRTT, 0)) {
  40399a:	2400      	movs	r4, #0
  40399c:	4623      	mov	r3, r4
  40399e:	4622      	mov	r2, r4
  4039a0:	4621      	mov	r1, r4
  4039a2:	6830      	ldr	r0, [r6, #0]
  4039a4:	47a8      	blx	r5
  4039a6:	2800      	cmp	r0, #0
  4039a8:	d0f8      	beq.n	40399c <task_rtt+0x54>
			if (led_state)
  4039aa:	2f00      	cmp	r7, #0
  4039ac:	d0e7      	beq.n	40397e <task_rtt+0x36>
				pio_clear(LED2_PIO, LED2_PIO_PIN_MASK);
  4039ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4039b2:	4640      	mov	r0, r8
  4039b4:	4b08      	ldr	r3, [pc, #32]	; (4039d8 <task_rtt+0x90>)
  4039b6:	4798      	blx	r3
  4039b8:	e7e6      	b.n	403988 <task_rtt+0x40>
  4039ba:	bf00      	nop
  4039bc:	004013ed 	.word	0x004013ed
  4039c0:	400e1200 	.word	0x400e1200
  4039c4:	004010af 	.word	0x004010af
  4039c8:	00403891 	.word	0x00403891
  4039cc:	20400db8 	.word	0x20400db8
  4039d0:	004022d5 	.word	0x004022d5
  4039d4:	00400fdf 	.word	0x00400fdf
  4039d8:	00400fe3 	.word	0x00400fe3

004039dc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4039dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4039de:	b083      	sub	sp, #12
  4039e0:	4605      	mov	r5, r0
  4039e2:	460c      	mov	r4, r1
	uint32_t val = 0;
  4039e4:	2300      	movs	r3, #0
  4039e6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4039e8:	4b2a      	ldr	r3, [pc, #168]	; (403a94 <usart_serial_getchar+0xb8>)
  4039ea:	4298      	cmp	r0, r3
  4039ec:	d013      	beq.n	403a16 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4039ee:	4b2a      	ldr	r3, [pc, #168]	; (403a98 <usart_serial_getchar+0xbc>)
  4039f0:	4298      	cmp	r0, r3
  4039f2:	d018      	beq.n	403a26 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4039f4:	4b29      	ldr	r3, [pc, #164]	; (403a9c <usart_serial_getchar+0xc0>)
  4039f6:	4298      	cmp	r0, r3
  4039f8:	d01d      	beq.n	403a36 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4039fa:	4b29      	ldr	r3, [pc, #164]	; (403aa0 <usart_serial_getchar+0xc4>)
  4039fc:	429d      	cmp	r5, r3
  4039fe:	d022      	beq.n	403a46 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403a00:	4b28      	ldr	r3, [pc, #160]	; (403aa4 <usart_serial_getchar+0xc8>)
  403a02:	429d      	cmp	r5, r3
  403a04:	d027      	beq.n	403a56 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403a06:	4b28      	ldr	r3, [pc, #160]	; (403aa8 <usart_serial_getchar+0xcc>)
  403a08:	429d      	cmp	r5, r3
  403a0a:	d02e      	beq.n	403a6a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403a0c:	4b27      	ldr	r3, [pc, #156]	; (403aac <usart_serial_getchar+0xd0>)
  403a0e:	429d      	cmp	r5, r3
  403a10:	d035      	beq.n	403a7e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403a12:	b003      	add	sp, #12
  403a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403a16:	461f      	mov	r7, r3
  403a18:	4e25      	ldr	r6, [pc, #148]	; (403ab0 <usart_serial_getchar+0xd4>)
  403a1a:	4621      	mov	r1, r4
  403a1c:	4638      	mov	r0, r7
  403a1e:	47b0      	blx	r6
  403a20:	2800      	cmp	r0, #0
  403a22:	d1fa      	bne.n	403a1a <usart_serial_getchar+0x3e>
  403a24:	e7e9      	b.n	4039fa <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403a26:	461f      	mov	r7, r3
  403a28:	4e21      	ldr	r6, [pc, #132]	; (403ab0 <usart_serial_getchar+0xd4>)
  403a2a:	4621      	mov	r1, r4
  403a2c:	4638      	mov	r0, r7
  403a2e:	47b0      	blx	r6
  403a30:	2800      	cmp	r0, #0
  403a32:	d1fa      	bne.n	403a2a <usart_serial_getchar+0x4e>
  403a34:	e7e4      	b.n	403a00 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403a36:	461f      	mov	r7, r3
  403a38:	4e1d      	ldr	r6, [pc, #116]	; (403ab0 <usart_serial_getchar+0xd4>)
  403a3a:	4621      	mov	r1, r4
  403a3c:	4638      	mov	r0, r7
  403a3e:	47b0      	blx	r6
  403a40:	2800      	cmp	r0, #0
  403a42:	d1fa      	bne.n	403a3a <usart_serial_getchar+0x5e>
  403a44:	e7df      	b.n	403a06 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403a46:	461f      	mov	r7, r3
  403a48:	4e19      	ldr	r6, [pc, #100]	; (403ab0 <usart_serial_getchar+0xd4>)
  403a4a:	4621      	mov	r1, r4
  403a4c:	4638      	mov	r0, r7
  403a4e:	47b0      	blx	r6
  403a50:	2800      	cmp	r0, #0
  403a52:	d1fa      	bne.n	403a4a <usart_serial_getchar+0x6e>
  403a54:	e7da      	b.n	403a0c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403a56:	461e      	mov	r6, r3
  403a58:	4d16      	ldr	r5, [pc, #88]	; (403ab4 <usart_serial_getchar+0xd8>)
  403a5a:	a901      	add	r1, sp, #4
  403a5c:	4630      	mov	r0, r6
  403a5e:	47a8      	blx	r5
  403a60:	2800      	cmp	r0, #0
  403a62:	d1fa      	bne.n	403a5a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403a64:	9b01      	ldr	r3, [sp, #4]
  403a66:	7023      	strb	r3, [r4, #0]
  403a68:	e7d3      	b.n	403a12 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403a6a:	461e      	mov	r6, r3
  403a6c:	4d11      	ldr	r5, [pc, #68]	; (403ab4 <usart_serial_getchar+0xd8>)
  403a6e:	a901      	add	r1, sp, #4
  403a70:	4630      	mov	r0, r6
  403a72:	47a8      	blx	r5
  403a74:	2800      	cmp	r0, #0
  403a76:	d1fa      	bne.n	403a6e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403a78:	9b01      	ldr	r3, [sp, #4]
  403a7a:	7023      	strb	r3, [r4, #0]
  403a7c:	e7c9      	b.n	403a12 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403a7e:	461e      	mov	r6, r3
  403a80:	4d0c      	ldr	r5, [pc, #48]	; (403ab4 <usart_serial_getchar+0xd8>)
  403a82:	a901      	add	r1, sp, #4
  403a84:	4630      	mov	r0, r6
  403a86:	47a8      	blx	r5
  403a88:	2800      	cmp	r0, #0
  403a8a:	d1fa      	bne.n	403a82 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403a8c:	9b01      	ldr	r3, [sp, #4]
  403a8e:	7023      	strb	r3, [r4, #0]
}
  403a90:	e7bf      	b.n	403a12 <usart_serial_getchar+0x36>
  403a92:	bf00      	nop
  403a94:	400e0800 	.word	0x400e0800
  403a98:	400e0a00 	.word	0x400e0a00
  403a9c:	400e1a00 	.word	0x400e1a00
  403aa0:	400e1c00 	.word	0x400e1c00
  403aa4:	40024000 	.word	0x40024000
  403aa8:	40028000 	.word	0x40028000
  403aac:	4002c000 	.word	0x4002c000
  403ab0:	00401453 	.word	0x00401453
  403ab4:	0040155f 	.word	0x0040155f

00403ab8 <usart_serial_putchar>:
{
  403ab8:	b570      	push	{r4, r5, r6, lr}
  403aba:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403abc:	4b2a      	ldr	r3, [pc, #168]	; (403b68 <usart_serial_putchar+0xb0>)
  403abe:	4298      	cmp	r0, r3
  403ac0:	d013      	beq.n	403aea <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403ac2:	4b2a      	ldr	r3, [pc, #168]	; (403b6c <usart_serial_putchar+0xb4>)
  403ac4:	4298      	cmp	r0, r3
  403ac6:	d019      	beq.n	403afc <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403ac8:	4b29      	ldr	r3, [pc, #164]	; (403b70 <usart_serial_putchar+0xb8>)
  403aca:	4298      	cmp	r0, r3
  403acc:	d01f      	beq.n	403b0e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403ace:	4b29      	ldr	r3, [pc, #164]	; (403b74 <usart_serial_putchar+0xbc>)
  403ad0:	4298      	cmp	r0, r3
  403ad2:	d025      	beq.n	403b20 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403ad4:	4b28      	ldr	r3, [pc, #160]	; (403b78 <usart_serial_putchar+0xc0>)
  403ad6:	4298      	cmp	r0, r3
  403ad8:	d02b      	beq.n	403b32 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403ada:	4b28      	ldr	r3, [pc, #160]	; (403b7c <usart_serial_putchar+0xc4>)
  403adc:	4298      	cmp	r0, r3
  403ade:	d031      	beq.n	403b44 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403ae0:	4b27      	ldr	r3, [pc, #156]	; (403b80 <usart_serial_putchar+0xc8>)
  403ae2:	4298      	cmp	r0, r3
  403ae4:	d037      	beq.n	403b56 <usart_serial_putchar+0x9e>
	return 0;
  403ae6:	2000      	movs	r0, #0
}
  403ae8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403aea:	461e      	mov	r6, r3
  403aec:	4d25      	ldr	r5, [pc, #148]	; (403b84 <usart_serial_putchar+0xcc>)
  403aee:	4621      	mov	r1, r4
  403af0:	4630      	mov	r0, r6
  403af2:	47a8      	blx	r5
  403af4:	2800      	cmp	r0, #0
  403af6:	d1fa      	bne.n	403aee <usart_serial_putchar+0x36>
		return 1;
  403af8:	2001      	movs	r0, #1
  403afa:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403afc:	461e      	mov	r6, r3
  403afe:	4d21      	ldr	r5, [pc, #132]	; (403b84 <usart_serial_putchar+0xcc>)
  403b00:	4621      	mov	r1, r4
  403b02:	4630      	mov	r0, r6
  403b04:	47a8      	blx	r5
  403b06:	2800      	cmp	r0, #0
  403b08:	d1fa      	bne.n	403b00 <usart_serial_putchar+0x48>
		return 1;
  403b0a:	2001      	movs	r0, #1
  403b0c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403b0e:	461e      	mov	r6, r3
  403b10:	4d1c      	ldr	r5, [pc, #112]	; (403b84 <usart_serial_putchar+0xcc>)
  403b12:	4621      	mov	r1, r4
  403b14:	4630      	mov	r0, r6
  403b16:	47a8      	blx	r5
  403b18:	2800      	cmp	r0, #0
  403b1a:	d1fa      	bne.n	403b12 <usart_serial_putchar+0x5a>
		return 1;
  403b1c:	2001      	movs	r0, #1
  403b1e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403b20:	461e      	mov	r6, r3
  403b22:	4d18      	ldr	r5, [pc, #96]	; (403b84 <usart_serial_putchar+0xcc>)
  403b24:	4621      	mov	r1, r4
  403b26:	4630      	mov	r0, r6
  403b28:	47a8      	blx	r5
  403b2a:	2800      	cmp	r0, #0
  403b2c:	d1fa      	bne.n	403b24 <usart_serial_putchar+0x6c>
		return 1;
  403b2e:	2001      	movs	r0, #1
  403b30:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403b32:	461e      	mov	r6, r3
  403b34:	4d14      	ldr	r5, [pc, #80]	; (403b88 <usart_serial_putchar+0xd0>)
  403b36:	4621      	mov	r1, r4
  403b38:	4630      	mov	r0, r6
  403b3a:	47a8      	blx	r5
  403b3c:	2800      	cmp	r0, #0
  403b3e:	d1fa      	bne.n	403b36 <usart_serial_putchar+0x7e>
		return 1;
  403b40:	2001      	movs	r0, #1
  403b42:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403b44:	461e      	mov	r6, r3
  403b46:	4d10      	ldr	r5, [pc, #64]	; (403b88 <usart_serial_putchar+0xd0>)
  403b48:	4621      	mov	r1, r4
  403b4a:	4630      	mov	r0, r6
  403b4c:	47a8      	blx	r5
  403b4e:	2800      	cmp	r0, #0
  403b50:	d1fa      	bne.n	403b48 <usart_serial_putchar+0x90>
		return 1;
  403b52:	2001      	movs	r0, #1
  403b54:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403b56:	461e      	mov	r6, r3
  403b58:	4d0b      	ldr	r5, [pc, #44]	; (403b88 <usart_serial_putchar+0xd0>)
  403b5a:	4621      	mov	r1, r4
  403b5c:	4630      	mov	r0, r6
  403b5e:	47a8      	blx	r5
  403b60:	2800      	cmp	r0, #0
  403b62:	d1fa      	bne.n	403b5a <usart_serial_putchar+0xa2>
		return 1;
  403b64:	2001      	movs	r0, #1
  403b66:	bd70      	pop	{r4, r5, r6, pc}
  403b68:	400e0800 	.word	0x400e0800
  403b6c:	400e0a00 	.word	0x400e0a00
  403b70:	400e1a00 	.word	0x400e1a00
  403b74:	400e1c00 	.word	0x400e1c00
  403b78:	40024000 	.word	0x40024000
  403b7c:	40028000 	.word	0x40028000
  403b80:	4002c000 	.word	0x4002c000
  403b84:	00401441 	.word	0x00401441
  403b88:	00401549 	.word	0x00401549

00403b8c <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  403b8c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403b8e:	460a      	mov	r2, r1
  403b90:	4601      	mov	r1, r0
  403b92:	4802      	ldr	r0, [pc, #8]	; (403b9c <vApplicationStackOverflowHook+0x10>)
  403b94:	4b02      	ldr	r3, [pc, #8]	; (403ba0 <vApplicationStackOverflowHook+0x14>)
  403b96:	4798      	blx	r3
  403b98:	e7fe      	b.n	403b98 <vApplicationStackOverflowHook+0xc>
  403b9a:	bf00      	nop
  403b9c:	0040720c 	.word	0x0040720c
  403ba0:	00403edd 	.word	0x00403edd

00403ba4 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  403ba4:	4770      	bx	lr

00403ba6 <vApplicationMallocFailedHook>:
  403ba6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403baa:	b672      	cpsid	i
  403bac:	f383 8811 	msr	BASEPRI, r3
  403bb0:	f3bf 8f6f 	isb	sy
  403bb4:	f3bf 8f4f 	dsb	sy
  403bb8:	b662      	cpsie	i
  403bba:	e7fe      	b.n	403bba <vApplicationMallocFailedHook+0x14>

00403bbc <TC1_Handler>:
void TC1_Handler(void) {
  403bbc:	b500      	push	{lr}
  403bbe:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(LED1_TC, LED1_TC_CHANNEL);
  403bc0:	2101      	movs	r1, #1
  403bc2:	4806      	ldr	r0, [pc, #24]	; (403bdc <TC1_Handler+0x20>)
  403bc4:	4b06      	ldr	r3, [pc, #24]	; (403be0 <TC1_Handler+0x24>)
  403bc6:	4798      	blx	r3
  403bc8:	9001      	str	r0, [sp, #4]
	xSemaphoreGiveFromISR(xSemaphoreTC1, pdFALSE);
  403bca:	2100      	movs	r1, #0
  403bcc:	4b05      	ldr	r3, [pc, #20]	; (403be4 <TC1_Handler+0x28>)
  403bce:	6818      	ldr	r0, [r3, #0]
  403bd0:	4b05      	ldr	r3, [pc, #20]	; (403be8 <TC1_Handler+0x2c>)
  403bd2:	4798      	blx	r3
}
  403bd4:	b003      	add	sp, #12
  403bd6:	f85d fb04 	ldr.w	pc, [sp], #4
  403bda:	bf00      	nop
  403bdc:	4000c000 	.word	0x4000c000
  403be0:	00400721 	.word	0x00400721
  403be4:	20400dbc 	.word	0x20400dbc
  403be8:	004021f5 	.word	0x004021f5

00403bec <RTT_Handler>:
void RTT_Handler(void) {
  403bec:	b508      	push	{r3, lr}
	uint32_t ul_status = rtt_get_status(RTT);
  403bee:	4806      	ldr	r0, [pc, #24]	; (403c08 <RTT_Handler+0x1c>)
  403bf0:	4b06      	ldr	r3, [pc, #24]	; (403c0c <RTT_Handler+0x20>)
  403bf2:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  403bf4:	f010 0f01 	tst.w	r0, #1
  403bf8:	d100      	bne.n	403bfc <RTT_Handler+0x10>
  403bfa:	bd08      	pop	{r3, pc}
		xSemaphoreGiveFromISR(xSemaphoreRTT, pdFALSE);
  403bfc:	2100      	movs	r1, #0
  403bfe:	4b04      	ldr	r3, [pc, #16]	; (403c10 <RTT_Handler+0x24>)
  403c00:	6818      	ldr	r0, [r3, #0]
  403c02:	4b04      	ldr	r3, [pc, #16]	; (403c14 <RTT_Handler+0x28>)
  403c04:	4798      	blx	r3
}
  403c06:	e7f8      	b.n	403bfa <RTT_Handler+0xe>
  403c08:	400e1830 	.word	0x400e1830
  403c0c:	00400555 	.word	0x00400555
  403c10:	20400db8 	.word	0x20400db8
  403c14:	004021f5 	.word	0x004021f5

00403c18 <RTC_Handler>:
void RTC_Handler(void) {
  403c18:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  403c1a:	4810      	ldr	r0, [pc, #64]	; (403c5c <RTC_Handler+0x44>)
  403c1c:	4b10      	ldr	r3, [pc, #64]	; (403c60 <RTC_Handler+0x48>)
  403c1e:	4798      	blx	r3
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  403c20:	f010 0f02 	tst.w	r0, #2
  403c24:	d114      	bne.n	403c50 <RTC_Handler+0x38>
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  403c26:	4d0d      	ldr	r5, [pc, #52]	; (403c5c <RTC_Handler+0x44>)
  403c28:	2104      	movs	r1, #4
  403c2a:	4628      	mov	r0, r5
  403c2c:	4c0d      	ldr	r4, [pc, #52]	; (403c64 <RTC_Handler+0x4c>)
  403c2e:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  403c30:	2102      	movs	r1, #2
  403c32:	4628      	mov	r0, r5
  403c34:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  403c36:	2101      	movs	r1, #1
  403c38:	4628      	mov	r0, r5
  403c3a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  403c3c:	2108      	movs	r1, #8
  403c3e:	4628      	mov	r0, r5
  403c40:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  403c42:	2110      	movs	r1, #16
  403c44:	4628      	mov	r0, r5
  403c46:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  403c48:	2120      	movs	r1, #32
  403c4a:	4628      	mov	r0, r5
  403c4c:	47a0      	blx	r4
  403c4e:	bd38      	pop	{r3, r4, r5, pc}
		xSemaphoreGiveFromISR(xSemaphoreRTC, pdFALSE);
  403c50:	2100      	movs	r1, #0
  403c52:	4b05      	ldr	r3, [pc, #20]	; (403c68 <RTC_Handler+0x50>)
  403c54:	6818      	ldr	r0, [r3, #0]
  403c56:	4b05      	ldr	r3, [pc, #20]	; (403c6c <RTC_Handler+0x54>)
  403c58:	4798      	blx	r3
  403c5a:	e7e4      	b.n	403c26 <RTC_Handler+0xe>
  403c5c:	400e1860 	.word	0x400e1860
  403c60:	004004d1 	.word	0x004004d1
  403c64:	004004d5 	.word	0x004004d5
  403c68:	20400db4 	.word	0x20400db4
  403c6c:	004021f5 	.word	0x004021f5

00403c70 <TC4_Handler>:
void TC4_Handler(void) {
  403c70:	b500      	push	{lr}
  403c72:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(LED3_TC, LED3_TC_CHANNEL);
  403c74:	2101      	movs	r1, #1
  403c76:	4806      	ldr	r0, [pc, #24]	; (403c90 <TC4_Handler+0x20>)
  403c78:	4b06      	ldr	r3, [pc, #24]	; (403c94 <TC4_Handler+0x24>)
  403c7a:	4798      	blx	r3
  403c7c:	9001      	str	r0, [sp, #4]
	xSemaphoreGiveFromISR(xSemaphoreTC2, pdFALSE);
  403c7e:	2100      	movs	r1, #0
  403c80:	4b05      	ldr	r3, [pc, #20]	; (403c98 <TC4_Handler+0x28>)
  403c82:	6818      	ldr	r0, [r3, #0]
  403c84:	4b05      	ldr	r3, [pc, #20]	; (403c9c <TC4_Handler+0x2c>)
  403c86:	4798      	blx	r3
}
  403c88:	b003      	add	sp, #12
  403c8a:	f85d fb04 	ldr.w	pc, [sp], #4
  403c8e:	bf00      	nop
  403c90:	40010000 	.word	0x40010000
  403c94:	00400721 	.word	0x00400721
  403c98:	20400dc0 	.word	0x20400dc0
  403c9c:	004021f5 	.word	0x004021f5

00403ca0 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void) {
  403ca0:	b500      	push	{lr}
  403ca2:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403ca4:	4b53      	ldr	r3, [pc, #332]	; (403df4 <main+0x154>)
  403ca6:	4798      	blx	r3
	board_init();
  403ca8:	4b53      	ldr	r3, [pc, #332]	; (403df8 <main+0x158>)
  403caa:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403cac:	4d53      	ldr	r5, [pc, #332]	; (403dfc <main+0x15c>)
  403cae:	4b54      	ldr	r3, [pc, #336]	; (403e00 <main+0x160>)
  403cb0:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403cb2:	4a54      	ldr	r2, [pc, #336]	; (403e04 <main+0x164>)
  403cb4:	4b54      	ldr	r3, [pc, #336]	; (403e08 <main+0x168>)
  403cb6:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403cb8:	4a54      	ldr	r2, [pc, #336]	; (403e0c <main+0x16c>)
  403cba:	4b55      	ldr	r3, [pc, #340]	; (403e10 <main+0x170>)
  403cbc:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403cbe:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403cc2:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403cc4:	23c0      	movs	r3, #192	; 0xc0
  403cc6:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403cc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403ccc:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403cce:	2400      	movs	r4, #0
  403cd0:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403cd2:	9408      	str	r4, [sp, #32]
  403cd4:	200e      	movs	r0, #14
  403cd6:	4b4f      	ldr	r3, [pc, #316]	; (403e14 <main+0x174>)
  403cd8:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403cda:	4a4f      	ldr	r2, [pc, #316]	; (403e18 <main+0x178>)
  403cdc:	a904      	add	r1, sp, #16
  403cde:	4628      	mov	r0, r5
  403ce0:	4b4e      	ldr	r3, [pc, #312]	; (403e1c <main+0x17c>)
  403ce2:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403ce4:	4628      	mov	r0, r5
  403ce6:	4b4e      	ldr	r3, [pc, #312]	; (403e20 <main+0x180>)
  403ce8:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403cea:	4628      	mov	r0, r5
  403cec:	4b4d      	ldr	r3, [pc, #308]	; (403e24 <main+0x184>)
  403cee:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403cf0:	4e4d      	ldr	r6, [pc, #308]	; (403e28 <main+0x188>)
  403cf2:	6833      	ldr	r3, [r6, #0]
  403cf4:	4621      	mov	r1, r4
  403cf6:	6898      	ldr	r0, [r3, #8]
  403cf8:	4d4c      	ldr	r5, [pc, #304]	; (403e2c <main+0x18c>)
  403cfa:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403cfc:	6833      	ldr	r3, [r6, #0]
  403cfe:	4621      	mov	r1, r4
  403d00:	6858      	ldr	r0, [r3, #4]
  403d02:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403d04:	6833      	ldr	r3, [r6, #0]
  403d06:	4621      	mov	r1, r4
  403d08:	6898      	ldr	r0, [r3, #8]
  403d0a:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();

	xSemaphoreTC1 = xSemaphoreCreateBinary();
  403d0c:	2203      	movs	r2, #3
  403d0e:	4621      	mov	r1, r4
  403d10:	2001      	movs	r0, #1
  403d12:	4b47      	ldr	r3, [pc, #284]	; (403e30 <main+0x190>)
  403d14:	4798      	blx	r3
  403d16:	4b47      	ldr	r3, [pc, #284]	; (403e34 <main+0x194>)
  403d18:	6018      	str	r0, [r3, #0]
	if (xSemaphoreTC1 == NULL) {
  403d1a:	2800      	cmp	r0, #0
  403d1c:	d056      	beq.n	403dcc <main+0x12c>
		printf("Failed to create TC1 semaphore\n");
	}

	xSemaphoreRTT = xSemaphoreCreateBinary();
  403d1e:	2203      	movs	r2, #3
  403d20:	2100      	movs	r1, #0
  403d22:	2001      	movs	r0, #1
  403d24:	4b42      	ldr	r3, [pc, #264]	; (403e30 <main+0x190>)
  403d26:	4798      	blx	r3
  403d28:	4b43      	ldr	r3, [pc, #268]	; (403e38 <main+0x198>)
  403d2a:	6018      	str	r0, [r3, #0]
	if (xSemaphoreRTT == NULL) {
  403d2c:	2800      	cmp	r0, #0
  403d2e:	d051      	beq.n	403dd4 <main+0x134>
		printf("Failed to create RTT semaphore\n");
	}

	xSemaphoreRTC = xSemaphoreCreateBinary();
  403d30:	2203      	movs	r2, #3
  403d32:	2100      	movs	r1, #0
  403d34:	2001      	movs	r0, #1
  403d36:	4b3e      	ldr	r3, [pc, #248]	; (403e30 <main+0x190>)
  403d38:	4798      	blx	r3
  403d3a:	4b40      	ldr	r3, [pc, #256]	; (403e3c <main+0x19c>)
  403d3c:	6018      	str	r0, [r3, #0]
	if (xSemaphoreRTC == NULL) {
  403d3e:	2800      	cmp	r0, #0
  403d40:	d04c      	beq.n	403ddc <main+0x13c>
		printf("Failed to create RTC semaphore\n");
	}

	xSemaphoreTC2 = xSemaphoreCreateBinary();
  403d42:	2203      	movs	r2, #3
  403d44:	2100      	movs	r1, #0
  403d46:	2001      	movs	r0, #1
  403d48:	4b39      	ldr	r3, [pc, #228]	; (403e30 <main+0x190>)
  403d4a:	4798      	blx	r3
  403d4c:	4b3c      	ldr	r3, [pc, #240]	; (403e40 <main+0x1a0>)
  403d4e:	6018      	str	r0, [r3, #0]
	if (xSemaphoreTC2 == NULL) {
  403d50:	2800      	cmp	r0, #0
  403d52:	d047      	beq.n	403de4 <main+0x144>
		printf("Failed to create TC2 semaphore\n");
	}

	xSemaphoreBut1 = xSemaphoreCreateBinary();
  403d54:	2203      	movs	r2, #3
  403d56:	2100      	movs	r1, #0
  403d58:	2001      	movs	r0, #1
  403d5a:	4b35      	ldr	r3, [pc, #212]	; (403e30 <main+0x190>)
  403d5c:	4798      	blx	r3
  403d5e:	4b39      	ldr	r3, [pc, #228]	; (403e44 <main+0x1a4>)
  403d60:	6018      	str	r0, [r3, #0]
	if (xSemaphoreBut1 == NULL) {
  403d62:	2800      	cmp	r0, #0
  403d64:	d042      	beq.n	403dec <main+0x14c>
		printf("Failed to create But1 semaphore\n");
	}

	if (xTaskCreate(task_tc, "TC", TASK_TC_STACK_SIZE, NULL, TASK_TC_STACK_PRIORITY, NULL) != pdPASS) {
  403d66:	2300      	movs	r3, #0
  403d68:	9303      	str	r3, [sp, #12]
  403d6a:	9302      	str	r3, [sp, #8]
  403d6c:	9301      	str	r3, [sp, #4]
  403d6e:	9300      	str	r3, [sp, #0]
  403d70:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403d74:	4934      	ldr	r1, [pc, #208]	; (403e48 <main+0x1a8>)
  403d76:	4835      	ldr	r0, [pc, #212]	; (403e4c <main+0x1ac>)
  403d78:	4c35      	ldr	r4, [pc, #212]	; (403e50 <main+0x1b0>)
  403d7a:	47a0      	blx	r4
  403d7c:	2801      	cmp	r0, #1
  403d7e:	d002      	beq.n	403d86 <main+0xe6>
		printf("Failed to create TC task\n");
  403d80:	4834      	ldr	r0, [pc, #208]	; (403e54 <main+0x1b4>)
  403d82:	4b35      	ldr	r3, [pc, #212]	; (403e58 <main+0x1b8>)
  403d84:	4798      	blx	r3
	}

	if (xTaskCreate(task_rtt, "RTT", TASK_RTT_STACK_SIZE, NULL, TASK_RTT_STACK_PRIORITY, NULL) != pdPASS) {
  403d86:	2300      	movs	r3, #0
  403d88:	9303      	str	r3, [sp, #12]
  403d8a:	9302      	str	r3, [sp, #8]
  403d8c:	9301      	str	r3, [sp, #4]
  403d8e:	9300      	str	r3, [sp, #0]
  403d90:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403d94:	4931      	ldr	r1, [pc, #196]	; (403e5c <main+0x1bc>)
  403d96:	4832      	ldr	r0, [pc, #200]	; (403e60 <main+0x1c0>)
  403d98:	4c2d      	ldr	r4, [pc, #180]	; (403e50 <main+0x1b0>)
  403d9a:	47a0      	blx	r4
  403d9c:	2801      	cmp	r0, #1
  403d9e:	d002      	beq.n	403da6 <main+0x106>
		printf("Failed to create RTT task\n");
  403da0:	4830      	ldr	r0, [pc, #192]	; (403e64 <main+0x1c4>)
  403da2:	4b2d      	ldr	r3, [pc, #180]	; (403e58 <main+0x1b8>)
  403da4:	4798      	blx	r3
	}

	if (xTaskCreate(task_rtc, "RTC", TASK_RTC_STACK_SIZE, NULL, TASK_RTC_STACK_PRIORITY, NULL) != pdPASS) {
  403da6:	2300      	movs	r3, #0
  403da8:	9303      	str	r3, [sp, #12]
  403daa:	9302      	str	r3, [sp, #8]
  403dac:	9301      	str	r3, [sp, #4]
  403dae:	9300      	str	r3, [sp, #0]
  403db0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403db4:	492c      	ldr	r1, [pc, #176]	; (403e68 <main+0x1c8>)
  403db6:	482d      	ldr	r0, [pc, #180]	; (403e6c <main+0x1cc>)
  403db8:	4c25      	ldr	r4, [pc, #148]	; (403e50 <main+0x1b0>)
  403dba:	47a0      	blx	r4
  403dbc:	2801      	cmp	r0, #1
  403dbe:	d002      	beq.n	403dc6 <main+0x126>
		printf("Failed to create RTC task\n");
  403dc0:	482b      	ldr	r0, [pc, #172]	; (403e70 <main+0x1d0>)
  403dc2:	4b25      	ldr	r3, [pc, #148]	; (403e58 <main+0x1b8>)
  403dc4:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  403dc6:	4b2b      	ldr	r3, [pc, #172]	; (403e74 <main+0x1d4>)
  403dc8:	4798      	blx	r3
  403dca:	e7fe      	b.n	403dca <main+0x12a>
		printf("Failed to create TC1 semaphore\n");
  403dcc:	482a      	ldr	r0, [pc, #168]	; (403e78 <main+0x1d8>)
  403dce:	4b22      	ldr	r3, [pc, #136]	; (403e58 <main+0x1b8>)
  403dd0:	4798      	blx	r3
  403dd2:	e7a4      	b.n	403d1e <main+0x7e>
		printf("Failed to create RTT semaphore\n");
  403dd4:	4829      	ldr	r0, [pc, #164]	; (403e7c <main+0x1dc>)
  403dd6:	4b20      	ldr	r3, [pc, #128]	; (403e58 <main+0x1b8>)
  403dd8:	4798      	blx	r3
  403dda:	e7a9      	b.n	403d30 <main+0x90>
		printf("Failed to create RTC semaphore\n");
  403ddc:	4828      	ldr	r0, [pc, #160]	; (403e80 <main+0x1e0>)
  403dde:	4b1e      	ldr	r3, [pc, #120]	; (403e58 <main+0x1b8>)
  403de0:	4798      	blx	r3
  403de2:	e7ae      	b.n	403d42 <main+0xa2>
		printf("Failed to create TC2 semaphore\n");
  403de4:	4827      	ldr	r0, [pc, #156]	; (403e84 <main+0x1e4>)
  403de6:	4b1c      	ldr	r3, [pc, #112]	; (403e58 <main+0x1b8>)
  403de8:	4798      	blx	r3
  403dea:	e7b3      	b.n	403d54 <main+0xb4>
		printf("Failed to create But1 semaphore\n");
  403dec:	4826      	ldr	r0, [pc, #152]	; (403e88 <main+0x1e8>)
  403dee:	4b1a      	ldr	r3, [pc, #104]	; (403e58 <main+0x1b8>)
  403df0:	4798      	blx	r3
  403df2:	e7b8      	b.n	403d66 <main+0xc6>
  403df4:	00400d31 	.word	0x00400d31
  403df8:	00400e2d 	.word	0x00400e2d
  403dfc:	40028000 	.word	0x40028000
  403e00:	20400e00 	.word	0x20400e00
  403e04:	00403ab9 	.word	0x00403ab9
  403e08:	20400dfc 	.word	0x20400dfc
  403e0c:	004039dd 	.word	0x004039dd
  403e10:	20400df8 	.word	0x20400df8
  403e14:	004013ed 	.word	0x004013ed
  403e18:	08f0d180 	.word	0x08f0d180
  403e1c:	004014e9 	.word	0x004014e9
  403e20:	0040153d 	.word	0x0040153d
  403e24:	00401543 	.word	0x00401543
  403e28:	20400024 	.word	0x20400024
  403e2c:	00404691 	.word	0x00404691
  403e30:	00401e95 	.word	0x00401e95
  403e34:	20400dbc 	.word	0x20400dbc
  403e38:	20400db8 	.word	0x20400db8
  403e3c:	20400db4 	.word	0x20400db4
  403e40:	20400dc0 	.word	0x20400dc0
  403e44:	20400db0 	.word	0x20400db0
  403e48:	00407184 	.word	0x00407184
  403e4c:	00403801 	.word	0x00403801
  403e50:	004025b5 	.word	0x004025b5
  403e54:	00407188 	.word	0x00407188
  403e58:	00403edd 	.word	0x00403edd
  403e5c:	004071a4 	.word	0x004071a4
  403e60:	00403949 	.word	0x00403949
  403e64:	004071a8 	.word	0x004071a8
  403e68:	004071c4 	.word	0x004071c4
  403e6c:	0040359d 	.word	0x0040359d
  403e70:	004071c8 	.word	0x004071c8
  403e74:	004027e9 	.word	0x004027e9
  403e78:	004070e0 	.word	0x004070e0
  403e7c:	00407100 	.word	0x00407100
  403e80:	00407120 	.word	0x00407120
  403e84:	00407140 	.word	0x00407140
  403e88:	00407160 	.word	0x00407160

00403e8c <__libc_init_array>:
  403e8c:	b570      	push	{r4, r5, r6, lr}
  403e8e:	4e0f      	ldr	r6, [pc, #60]	; (403ecc <__libc_init_array+0x40>)
  403e90:	4d0f      	ldr	r5, [pc, #60]	; (403ed0 <__libc_init_array+0x44>)
  403e92:	1b76      	subs	r6, r6, r5
  403e94:	10b6      	asrs	r6, r6, #2
  403e96:	bf18      	it	ne
  403e98:	2400      	movne	r4, #0
  403e9a:	d005      	beq.n	403ea8 <__libc_init_array+0x1c>
  403e9c:	3401      	adds	r4, #1
  403e9e:	f855 3b04 	ldr.w	r3, [r5], #4
  403ea2:	4798      	blx	r3
  403ea4:	42a6      	cmp	r6, r4
  403ea6:	d1f9      	bne.n	403e9c <__libc_init_array+0x10>
  403ea8:	4e0a      	ldr	r6, [pc, #40]	; (403ed4 <__libc_init_array+0x48>)
  403eaa:	4d0b      	ldr	r5, [pc, #44]	; (403ed8 <__libc_init_array+0x4c>)
  403eac:	1b76      	subs	r6, r6, r5
  403eae:	f003 fa6d 	bl	40738c <_init>
  403eb2:	10b6      	asrs	r6, r6, #2
  403eb4:	bf18      	it	ne
  403eb6:	2400      	movne	r4, #0
  403eb8:	d006      	beq.n	403ec8 <__libc_init_array+0x3c>
  403eba:	3401      	adds	r4, #1
  403ebc:	f855 3b04 	ldr.w	r3, [r5], #4
  403ec0:	4798      	blx	r3
  403ec2:	42a6      	cmp	r6, r4
  403ec4:	d1f9      	bne.n	403eba <__libc_init_array+0x2e>
  403ec6:	bd70      	pop	{r4, r5, r6, pc}
  403ec8:	bd70      	pop	{r4, r5, r6, pc}
  403eca:	bf00      	nop
  403ecc:	00407398 	.word	0x00407398
  403ed0:	00407398 	.word	0x00407398
  403ed4:	004073a0 	.word	0x004073a0
  403ed8:	00407398 	.word	0x00407398

00403edc <iprintf>:
  403edc:	b40f      	push	{r0, r1, r2, r3}
  403ede:	b500      	push	{lr}
  403ee0:	4907      	ldr	r1, [pc, #28]	; (403f00 <iprintf+0x24>)
  403ee2:	b083      	sub	sp, #12
  403ee4:	ab04      	add	r3, sp, #16
  403ee6:	6808      	ldr	r0, [r1, #0]
  403ee8:	f853 2b04 	ldr.w	r2, [r3], #4
  403eec:	6881      	ldr	r1, [r0, #8]
  403eee:	9301      	str	r3, [sp, #4]
  403ef0:	f000 fd54 	bl	40499c <_vfiprintf_r>
  403ef4:	b003      	add	sp, #12
  403ef6:	f85d eb04 	ldr.w	lr, [sp], #4
  403efa:	b004      	add	sp, #16
  403efc:	4770      	bx	lr
  403efe:	bf00      	nop
  403f00:	20400024 	.word	0x20400024

00403f04 <malloc>:
  403f04:	4b02      	ldr	r3, [pc, #8]	; (403f10 <malloc+0xc>)
  403f06:	4601      	mov	r1, r0
  403f08:	6818      	ldr	r0, [r3, #0]
  403f0a:	f000 b80b 	b.w	403f24 <_malloc_r>
  403f0e:	bf00      	nop
  403f10:	20400024 	.word	0x20400024

00403f14 <free>:
  403f14:	4b02      	ldr	r3, [pc, #8]	; (403f20 <free+0xc>)
  403f16:	4601      	mov	r1, r0
  403f18:	6818      	ldr	r0, [r3, #0]
  403f1a:	f001 be5b 	b.w	405bd4 <_free_r>
  403f1e:	bf00      	nop
  403f20:	20400024 	.word	0x20400024

00403f24 <_malloc_r>:
  403f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f28:	f101 060b 	add.w	r6, r1, #11
  403f2c:	2e16      	cmp	r6, #22
  403f2e:	b083      	sub	sp, #12
  403f30:	4605      	mov	r5, r0
  403f32:	f240 809e 	bls.w	404072 <_malloc_r+0x14e>
  403f36:	f036 0607 	bics.w	r6, r6, #7
  403f3a:	f100 80bd 	bmi.w	4040b8 <_malloc_r+0x194>
  403f3e:	42b1      	cmp	r1, r6
  403f40:	f200 80ba 	bhi.w	4040b8 <_malloc_r+0x194>
  403f44:	f000 fb86 	bl	404654 <__malloc_lock>
  403f48:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403f4c:	f0c0 8293 	bcc.w	404476 <_malloc_r+0x552>
  403f50:	0a73      	lsrs	r3, r6, #9
  403f52:	f000 80b8 	beq.w	4040c6 <_malloc_r+0x1a2>
  403f56:	2b04      	cmp	r3, #4
  403f58:	f200 8179 	bhi.w	40424e <_malloc_r+0x32a>
  403f5c:	09b3      	lsrs	r3, r6, #6
  403f5e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403f62:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403f66:	00c3      	lsls	r3, r0, #3
  403f68:	4fbf      	ldr	r7, [pc, #764]	; (404268 <_malloc_r+0x344>)
  403f6a:	443b      	add	r3, r7
  403f6c:	f1a3 0108 	sub.w	r1, r3, #8
  403f70:	685c      	ldr	r4, [r3, #4]
  403f72:	42a1      	cmp	r1, r4
  403f74:	d106      	bne.n	403f84 <_malloc_r+0x60>
  403f76:	e00c      	b.n	403f92 <_malloc_r+0x6e>
  403f78:	2a00      	cmp	r2, #0
  403f7a:	f280 80aa 	bge.w	4040d2 <_malloc_r+0x1ae>
  403f7e:	68e4      	ldr	r4, [r4, #12]
  403f80:	42a1      	cmp	r1, r4
  403f82:	d006      	beq.n	403f92 <_malloc_r+0x6e>
  403f84:	6863      	ldr	r3, [r4, #4]
  403f86:	f023 0303 	bic.w	r3, r3, #3
  403f8a:	1b9a      	subs	r2, r3, r6
  403f8c:	2a0f      	cmp	r2, #15
  403f8e:	ddf3      	ble.n	403f78 <_malloc_r+0x54>
  403f90:	4670      	mov	r0, lr
  403f92:	693c      	ldr	r4, [r7, #16]
  403f94:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40427c <_malloc_r+0x358>
  403f98:	4574      	cmp	r4, lr
  403f9a:	f000 81ab 	beq.w	4042f4 <_malloc_r+0x3d0>
  403f9e:	6863      	ldr	r3, [r4, #4]
  403fa0:	f023 0303 	bic.w	r3, r3, #3
  403fa4:	1b9a      	subs	r2, r3, r6
  403fa6:	2a0f      	cmp	r2, #15
  403fa8:	f300 8190 	bgt.w	4042cc <_malloc_r+0x3a8>
  403fac:	2a00      	cmp	r2, #0
  403fae:	f8c7 e014 	str.w	lr, [r7, #20]
  403fb2:	f8c7 e010 	str.w	lr, [r7, #16]
  403fb6:	f280 809d 	bge.w	4040f4 <_malloc_r+0x1d0>
  403fba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403fbe:	f080 8161 	bcs.w	404284 <_malloc_r+0x360>
  403fc2:	08db      	lsrs	r3, r3, #3
  403fc4:	f103 0c01 	add.w	ip, r3, #1
  403fc8:	1099      	asrs	r1, r3, #2
  403fca:	687a      	ldr	r2, [r7, #4]
  403fcc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403fd0:	f8c4 8008 	str.w	r8, [r4, #8]
  403fd4:	2301      	movs	r3, #1
  403fd6:	408b      	lsls	r3, r1
  403fd8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403fdc:	4313      	orrs	r3, r2
  403fde:	3908      	subs	r1, #8
  403fe0:	60e1      	str	r1, [r4, #12]
  403fe2:	607b      	str	r3, [r7, #4]
  403fe4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403fe8:	f8c8 400c 	str.w	r4, [r8, #12]
  403fec:	1082      	asrs	r2, r0, #2
  403fee:	2401      	movs	r4, #1
  403ff0:	4094      	lsls	r4, r2
  403ff2:	429c      	cmp	r4, r3
  403ff4:	f200 808b 	bhi.w	40410e <_malloc_r+0x1ea>
  403ff8:	421c      	tst	r4, r3
  403ffa:	d106      	bne.n	40400a <_malloc_r+0xe6>
  403ffc:	f020 0003 	bic.w	r0, r0, #3
  404000:	0064      	lsls	r4, r4, #1
  404002:	421c      	tst	r4, r3
  404004:	f100 0004 	add.w	r0, r0, #4
  404008:	d0fa      	beq.n	404000 <_malloc_r+0xdc>
  40400a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40400e:	46cc      	mov	ip, r9
  404010:	4680      	mov	r8, r0
  404012:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404016:	459c      	cmp	ip, r3
  404018:	d107      	bne.n	40402a <_malloc_r+0x106>
  40401a:	e16d      	b.n	4042f8 <_malloc_r+0x3d4>
  40401c:	2a00      	cmp	r2, #0
  40401e:	f280 817b 	bge.w	404318 <_malloc_r+0x3f4>
  404022:	68db      	ldr	r3, [r3, #12]
  404024:	459c      	cmp	ip, r3
  404026:	f000 8167 	beq.w	4042f8 <_malloc_r+0x3d4>
  40402a:	6859      	ldr	r1, [r3, #4]
  40402c:	f021 0103 	bic.w	r1, r1, #3
  404030:	1b8a      	subs	r2, r1, r6
  404032:	2a0f      	cmp	r2, #15
  404034:	ddf2      	ble.n	40401c <_malloc_r+0xf8>
  404036:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40403a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40403e:	9300      	str	r3, [sp, #0]
  404040:	199c      	adds	r4, r3, r6
  404042:	4628      	mov	r0, r5
  404044:	f046 0601 	orr.w	r6, r6, #1
  404048:	f042 0501 	orr.w	r5, r2, #1
  40404c:	605e      	str	r6, [r3, #4]
  40404e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404052:	f8cc 8008 	str.w	r8, [ip, #8]
  404056:	617c      	str	r4, [r7, #20]
  404058:	613c      	str	r4, [r7, #16]
  40405a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40405e:	f8c4 e008 	str.w	lr, [r4, #8]
  404062:	6065      	str	r5, [r4, #4]
  404064:	505a      	str	r2, [r3, r1]
  404066:	f000 fafb 	bl	404660 <__malloc_unlock>
  40406a:	9b00      	ldr	r3, [sp, #0]
  40406c:	f103 0408 	add.w	r4, r3, #8
  404070:	e01e      	b.n	4040b0 <_malloc_r+0x18c>
  404072:	2910      	cmp	r1, #16
  404074:	d820      	bhi.n	4040b8 <_malloc_r+0x194>
  404076:	f000 faed 	bl	404654 <__malloc_lock>
  40407a:	2610      	movs	r6, #16
  40407c:	2318      	movs	r3, #24
  40407e:	2002      	movs	r0, #2
  404080:	4f79      	ldr	r7, [pc, #484]	; (404268 <_malloc_r+0x344>)
  404082:	443b      	add	r3, r7
  404084:	f1a3 0208 	sub.w	r2, r3, #8
  404088:	685c      	ldr	r4, [r3, #4]
  40408a:	4294      	cmp	r4, r2
  40408c:	f000 813d 	beq.w	40430a <_malloc_r+0x3e6>
  404090:	6863      	ldr	r3, [r4, #4]
  404092:	68e1      	ldr	r1, [r4, #12]
  404094:	68a6      	ldr	r6, [r4, #8]
  404096:	f023 0303 	bic.w	r3, r3, #3
  40409a:	4423      	add	r3, r4
  40409c:	4628      	mov	r0, r5
  40409e:	685a      	ldr	r2, [r3, #4]
  4040a0:	60f1      	str	r1, [r6, #12]
  4040a2:	f042 0201 	orr.w	r2, r2, #1
  4040a6:	608e      	str	r6, [r1, #8]
  4040a8:	605a      	str	r2, [r3, #4]
  4040aa:	f000 fad9 	bl	404660 <__malloc_unlock>
  4040ae:	3408      	adds	r4, #8
  4040b0:	4620      	mov	r0, r4
  4040b2:	b003      	add	sp, #12
  4040b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040b8:	2400      	movs	r4, #0
  4040ba:	230c      	movs	r3, #12
  4040bc:	4620      	mov	r0, r4
  4040be:	602b      	str	r3, [r5, #0]
  4040c0:	b003      	add	sp, #12
  4040c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040c6:	2040      	movs	r0, #64	; 0x40
  4040c8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4040cc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4040d0:	e74a      	b.n	403f68 <_malloc_r+0x44>
  4040d2:	4423      	add	r3, r4
  4040d4:	68e1      	ldr	r1, [r4, #12]
  4040d6:	685a      	ldr	r2, [r3, #4]
  4040d8:	68a6      	ldr	r6, [r4, #8]
  4040da:	f042 0201 	orr.w	r2, r2, #1
  4040de:	60f1      	str	r1, [r6, #12]
  4040e0:	4628      	mov	r0, r5
  4040e2:	608e      	str	r6, [r1, #8]
  4040e4:	605a      	str	r2, [r3, #4]
  4040e6:	f000 fabb 	bl	404660 <__malloc_unlock>
  4040ea:	3408      	adds	r4, #8
  4040ec:	4620      	mov	r0, r4
  4040ee:	b003      	add	sp, #12
  4040f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040f4:	4423      	add	r3, r4
  4040f6:	4628      	mov	r0, r5
  4040f8:	685a      	ldr	r2, [r3, #4]
  4040fa:	f042 0201 	orr.w	r2, r2, #1
  4040fe:	605a      	str	r2, [r3, #4]
  404100:	f000 faae 	bl	404660 <__malloc_unlock>
  404104:	3408      	adds	r4, #8
  404106:	4620      	mov	r0, r4
  404108:	b003      	add	sp, #12
  40410a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40410e:	68bc      	ldr	r4, [r7, #8]
  404110:	6863      	ldr	r3, [r4, #4]
  404112:	f023 0803 	bic.w	r8, r3, #3
  404116:	45b0      	cmp	r8, r6
  404118:	d304      	bcc.n	404124 <_malloc_r+0x200>
  40411a:	eba8 0306 	sub.w	r3, r8, r6
  40411e:	2b0f      	cmp	r3, #15
  404120:	f300 8085 	bgt.w	40422e <_malloc_r+0x30a>
  404124:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404280 <_malloc_r+0x35c>
  404128:	4b50      	ldr	r3, [pc, #320]	; (40426c <_malloc_r+0x348>)
  40412a:	f8d9 2000 	ldr.w	r2, [r9]
  40412e:	681b      	ldr	r3, [r3, #0]
  404130:	3201      	adds	r2, #1
  404132:	4433      	add	r3, r6
  404134:	eb04 0a08 	add.w	sl, r4, r8
  404138:	f000 8155 	beq.w	4043e6 <_malloc_r+0x4c2>
  40413c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404140:	330f      	adds	r3, #15
  404142:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404146:	f02b 0b0f 	bic.w	fp, fp, #15
  40414a:	4659      	mov	r1, fp
  40414c:	4628      	mov	r0, r5
  40414e:	f000 fa8d 	bl	40466c <_sbrk_r>
  404152:	1c41      	adds	r1, r0, #1
  404154:	4602      	mov	r2, r0
  404156:	f000 80fc 	beq.w	404352 <_malloc_r+0x42e>
  40415a:	4582      	cmp	sl, r0
  40415c:	f200 80f7 	bhi.w	40434e <_malloc_r+0x42a>
  404160:	4b43      	ldr	r3, [pc, #268]	; (404270 <_malloc_r+0x34c>)
  404162:	6819      	ldr	r1, [r3, #0]
  404164:	4459      	add	r1, fp
  404166:	6019      	str	r1, [r3, #0]
  404168:	f000 814d 	beq.w	404406 <_malloc_r+0x4e2>
  40416c:	f8d9 0000 	ldr.w	r0, [r9]
  404170:	3001      	adds	r0, #1
  404172:	bf1b      	ittet	ne
  404174:	eba2 0a0a 	subne.w	sl, r2, sl
  404178:	4451      	addne	r1, sl
  40417a:	f8c9 2000 	streq.w	r2, [r9]
  40417e:	6019      	strne	r1, [r3, #0]
  404180:	f012 0107 	ands.w	r1, r2, #7
  404184:	f000 8115 	beq.w	4043b2 <_malloc_r+0x48e>
  404188:	f1c1 0008 	rsb	r0, r1, #8
  40418c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404190:	4402      	add	r2, r0
  404192:	3108      	adds	r1, #8
  404194:	eb02 090b 	add.w	r9, r2, fp
  404198:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40419c:	eba1 0909 	sub.w	r9, r1, r9
  4041a0:	4649      	mov	r1, r9
  4041a2:	4628      	mov	r0, r5
  4041a4:	9301      	str	r3, [sp, #4]
  4041a6:	9200      	str	r2, [sp, #0]
  4041a8:	f000 fa60 	bl	40466c <_sbrk_r>
  4041ac:	1c43      	adds	r3, r0, #1
  4041ae:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4041b2:	f000 8143 	beq.w	40443c <_malloc_r+0x518>
  4041b6:	1a80      	subs	r0, r0, r2
  4041b8:	4448      	add	r0, r9
  4041ba:	f040 0001 	orr.w	r0, r0, #1
  4041be:	6819      	ldr	r1, [r3, #0]
  4041c0:	60ba      	str	r2, [r7, #8]
  4041c2:	4449      	add	r1, r9
  4041c4:	42bc      	cmp	r4, r7
  4041c6:	6050      	str	r0, [r2, #4]
  4041c8:	6019      	str	r1, [r3, #0]
  4041ca:	d017      	beq.n	4041fc <_malloc_r+0x2d8>
  4041cc:	f1b8 0f0f 	cmp.w	r8, #15
  4041d0:	f240 80fb 	bls.w	4043ca <_malloc_r+0x4a6>
  4041d4:	6860      	ldr	r0, [r4, #4]
  4041d6:	f1a8 020c 	sub.w	r2, r8, #12
  4041da:	f022 0207 	bic.w	r2, r2, #7
  4041de:	eb04 0e02 	add.w	lr, r4, r2
  4041e2:	f000 0001 	and.w	r0, r0, #1
  4041e6:	f04f 0c05 	mov.w	ip, #5
  4041ea:	4310      	orrs	r0, r2
  4041ec:	2a0f      	cmp	r2, #15
  4041ee:	6060      	str	r0, [r4, #4]
  4041f0:	f8ce c004 	str.w	ip, [lr, #4]
  4041f4:	f8ce c008 	str.w	ip, [lr, #8]
  4041f8:	f200 8117 	bhi.w	40442a <_malloc_r+0x506>
  4041fc:	4b1d      	ldr	r3, [pc, #116]	; (404274 <_malloc_r+0x350>)
  4041fe:	68bc      	ldr	r4, [r7, #8]
  404200:	681a      	ldr	r2, [r3, #0]
  404202:	4291      	cmp	r1, r2
  404204:	bf88      	it	hi
  404206:	6019      	strhi	r1, [r3, #0]
  404208:	4b1b      	ldr	r3, [pc, #108]	; (404278 <_malloc_r+0x354>)
  40420a:	681a      	ldr	r2, [r3, #0]
  40420c:	4291      	cmp	r1, r2
  40420e:	6862      	ldr	r2, [r4, #4]
  404210:	bf88      	it	hi
  404212:	6019      	strhi	r1, [r3, #0]
  404214:	f022 0203 	bic.w	r2, r2, #3
  404218:	4296      	cmp	r6, r2
  40421a:	eba2 0306 	sub.w	r3, r2, r6
  40421e:	d801      	bhi.n	404224 <_malloc_r+0x300>
  404220:	2b0f      	cmp	r3, #15
  404222:	dc04      	bgt.n	40422e <_malloc_r+0x30a>
  404224:	4628      	mov	r0, r5
  404226:	f000 fa1b 	bl	404660 <__malloc_unlock>
  40422a:	2400      	movs	r4, #0
  40422c:	e740      	b.n	4040b0 <_malloc_r+0x18c>
  40422e:	19a2      	adds	r2, r4, r6
  404230:	f043 0301 	orr.w	r3, r3, #1
  404234:	f046 0601 	orr.w	r6, r6, #1
  404238:	6066      	str	r6, [r4, #4]
  40423a:	4628      	mov	r0, r5
  40423c:	60ba      	str	r2, [r7, #8]
  40423e:	6053      	str	r3, [r2, #4]
  404240:	f000 fa0e 	bl	404660 <__malloc_unlock>
  404244:	3408      	adds	r4, #8
  404246:	4620      	mov	r0, r4
  404248:	b003      	add	sp, #12
  40424a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40424e:	2b14      	cmp	r3, #20
  404250:	d971      	bls.n	404336 <_malloc_r+0x412>
  404252:	2b54      	cmp	r3, #84	; 0x54
  404254:	f200 80a3 	bhi.w	40439e <_malloc_r+0x47a>
  404258:	0b33      	lsrs	r3, r6, #12
  40425a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40425e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404262:	00c3      	lsls	r3, r0, #3
  404264:	e680      	b.n	403f68 <_malloc_r+0x44>
  404266:	bf00      	nop
  404268:	20400450 	.word	0x20400450
  40426c:	20400df4 	.word	0x20400df4
  404270:	20400dc4 	.word	0x20400dc4
  404274:	20400dec 	.word	0x20400dec
  404278:	20400df0 	.word	0x20400df0
  40427c:	20400458 	.word	0x20400458
  404280:	20400858 	.word	0x20400858
  404284:	0a5a      	lsrs	r2, r3, #9
  404286:	2a04      	cmp	r2, #4
  404288:	d95b      	bls.n	404342 <_malloc_r+0x41e>
  40428a:	2a14      	cmp	r2, #20
  40428c:	f200 80ae 	bhi.w	4043ec <_malloc_r+0x4c8>
  404290:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404294:	00c9      	lsls	r1, r1, #3
  404296:	325b      	adds	r2, #91	; 0x5b
  404298:	eb07 0c01 	add.w	ip, r7, r1
  40429c:	5879      	ldr	r1, [r7, r1]
  40429e:	f1ac 0c08 	sub.w	ip, ip, #8
  4042a2:	458c      	cmp	ip, r1
  4042a4:	f000 8088 	beq.w	4043b8 <_malloc_r+0x494>
  4042a8:	684a      	ldr	r2, [r1, #4]
  4042aa:	f022 0203 	bic.w	r2, r2, #3
  4042ae:	4293      	cmp	r3, r2
  4042b0:	d273      	bcs.n	40439a <_malloc_r+0x476>
  4042b2:	6889      	ldr	r1, [r1, #8]
  4042b4:	458c      	cmp	ip, r1
  4042b6:	d1f7      	bne.n	4042a8 <_malloc_r+0x384>
  4042b8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4042bc:	687b      	ldr	r3, [r7, #4]
  4042be:	60e2      	str	r2, [r4, #12]
  4042c0:	f8c4 c008 	str.w	ip, [r4, #8]
  4042c4:	6094      	str	r4, [r2, #8]
  4042c6:	f8cc 400c 	str.w	r4, [ip, #12]
  4042ca:	e68f      	b.n	403fec <_malloc_r+0xc8>
  4042cc:	19a1      	adds	r1, r4, r6
  4042ce:	f046 0c01 	orr.w	ip, r6, #1
  4042d2:	f042 0601 	orr.w	r6, r2, #1
  4042d6:	f8c4 c004 	str.w	ip, [r4, #4]
  4042da:	4628      	mov	r0, r5
  4042dc:	6179      	str	r1, [r7, #20]
  4042de:	6139      	str	r1, [r7, #16]
  4042e0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4042e4:	f8c1 e008 	str.w	lr, [r1, #8]
  4042e8:	604e      	str	r6, [r1, #4]
  4042ea:	50e2      	str	r2, [r4, r3]
  4042ec:	f000 f9b8 	bl	404660 <__malloc_unlock>
  4042f0:	3408      	adds	r4, #8
  4042f2:	e6dd      	b.n	4040b0 <_malloc_r+0x18c>
  4042f4:	687b      	ldr	r3, [r7, #4]
  4042f6:	e679      	b.n	403fec <_malloc_r+0xc8>
  4042f8:	f108 0801 	add.w	r8, r8, #1
  4042fc:	f018 0f03 	tst.w	r8, #3
  404300:	f10c 0c08 	add.w	ip, ip, #8
  404304:	f47f ae85 	bne.w	404012 <_malloc_r+0xee>
  404308:	e02d      	b.n	404366 <_malloc_r+0x442>
  40430a:	68dc      	ldr	r4, [r3, #12]
  40430c:	42a3      	cmp	r3, r4
  40430e:	bf08      	it	eq
  404310:	3002      	addeq	r0, #2
  404312:	f43f ae3e 	beq.w	403f92 <_malloc_r+0x6e>
  404316:	e6bb      	b.n	404090 <_malloc_r+0x16c>
  404318:	4419      	add	r1, r3
  40431a:	461c      	mov	r4, r3
  40431c:	684a      	ldr	r2, [r1, #4]
  40431e:	68db      	ldr	r3, [r3, #12]
  404320:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404324:	f042 0201 	orr.w	r2, r2, #1
  404328:	604a      	str	r2, [r1, #4]
  40432a:	4628      	mov	r0, r5
  40432c:	60f3      	str	r3, [r6, #12]
  40432e:	609e      	str	r6, [r3, #8]
  404330:	f000 f996 	bl	404660 <__malloc_unlock>
  404334:	e6bc      	b.n	4040b0 <_malloc_r+0x18c>
  404336:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40433a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40433e:	00c3      	lsls	r3, r0, #3
  404340:	e612      	b.n	403f68 <_malloc_r+0x44>
  404342:	099a      	lsrs	r2, r3, #6
  404344:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404348:	00c9      	lsls	r1, r1, #3
  40434a:	3238      	adds	r2, #56	; 0x38
  40434c:	e7a4      	b.n	404298 <_malloc_r+0x374>
  40434e:	42bc      	cmp	r4, r7
  404350:	d054      	beq.n	4043fc <_malloc_r+0x4d8>
  404352:	68bc      	ldr	r4, [r7, #8]
  404354:	6862      	ldr	r2, [r4, #4]
  404356:	f022 0203 	bic.w	r2, r2, #3
  40435a:	e75d      	b.n	404218 <_malloc_r+0x2f4>
  40435c:	f859 3908 	ldr.w	r3, [r9], #-8
  404360:	4599      	cmp	r9, r3
  404362:	f040 8086 	bne.w	404472 <_malloc_r+0x54e>
  404366:	f010 0f03 	tst.w	r0, #3
  40436a:	f100 30ff 	add.w	r0, r0, #4294967295
  40436e:	d1f5      	bne.n	40435c <_malloc_r+0x438>
  404370:	687b      	ldr	r3, [r7, #4]
  404372:	ea23 0304 	bic.w	r3, r3, r4
  404376:	607b      	str	r3, [r7, #4]
  404378:	0064      	lsls	r4, r4, #1
  40437a:	429c      	cmp	r4, r3
  40437c:	f63f aec7 	bhi.w	40410e <_malloc_r+0x1ea>
  404380:	2c00      	cmp	r4, #0
  404382:	f43f aec4 	beq.w	40410e <_malloc_r+0x1ea>
  404386:	421c      	tst	r4, r3
  404388:	4640      	mov	r0, r8
  40438a:	f47f ae3e 	bne.w	40400a <_malloc_r+0xe6>
  40438e:	0064      	lsls	r4, r4, #1
  404390:	421c      	tst	r4, r3
  404392:	f100 0004 	add.w	r0, r0, #4
  404396:	d0fa      	beq.n	40438e <_malloc_r+0x46a>
  404398:	e637      	b.n	40400a <_malloc_r+0xe6>
  40439a:	468c      	mov	ip, r1
  40439c:	e78c      	b.n	4042b8 <_malloc_r+0x394>
  40439e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4043a2:	d815      	bhi.n	4043d0 <_malloc_r+0x4ac>
  4043a4:	0bf3      	lsrs	r3, r6, #15
  4043a6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4043aa:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4043ae:	00c3      	lsls	r3, r0, #3
  4043b0:	e5da      	b.n	403f68 <_malloc_r+0x44>
  4043b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4043b6:	e6ed      	b.n	404194 <_malloc_r+0x270>
  4043b8:	687b      	ldr	r3, [r7, #4]
  4043ba:	1092      	asrs	r2, r2, #2
  4043bc:	2101      	movs	r1, #1
  4043be:	fa01 f202 	lsl.w	r2, r1, r2
  4043c2:	4313      	orrs	r3, r2
  4043c4:	607b      	str	r3, [r7, #4]
  4043c6:	4662      	mov	r2, ip
  4043c8:	e779      	b.n	4042be <_malloc_r+0x39a>
  4043ca:	2301      	movs	r3, #1
  4043cc:	6053      	str	r3, [r2, #4]
  4043ce:	e729      	b.n	404224 <_malloc_r+0x300>
  4043d0:	f240 5254 	movw	r2, #1364	; 0x554
  4043d4:	4293      	cmp	r3, r2
  4043d6:	d822      	bhi.n	40441e <_malloc_r+0x4fa>
  4043d8:	0cb3      	lsrs	r3, r6, #18
  4043da:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4043de:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4043e2:	00c3      	lsls	r3, r0, #3
  4043e4:	e5c0      	b.n	403f68 <_malloc_r+0x44>
  4043e6:	f103 0b10 	add.w	fp, r3, #16
  4043ea:	e6ae      	b.n	40414a <_malloc_r+0x226>
  4043ec:	2a54      	cmp	r2, #84	; 0x54
  4043ee:	d829      	bhi.n	404444 <_malloc_r+0x520>
  4043f0:	0b1a      	lsrs	r2, r3, #12
  4043f2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4043f6:	00c9      	lsls	r1, r1, #3
  4043f8:	326e      	adds	r2, #110	; 0x6e
  4043fa:	e74d      	b.n	404298 <_malloc_r+0x374>
  4043fc:	4b20      	ldr	r3, [pc, #128]	; (404480 <_malloc_r+0x55c>)
  4043fe:	6819      	ldr	r1, [r3, #0]
  404400:	4459      	add	r1, fp
  404402:	6019      	str	r1, [r3, #0]
  404404:	e6b2      	b.n	40416c <_malloc_r+0x248>
  404406:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40440a:	2800      	cmp	r0, #0
  40440c:	f47f aeae 	bne.w	40416c <_malloc_r+0x248>
  404410:	eb08 030b 	add.w	r3, r8, fp
  404414:	68ba      	ldr	r2, [r7, #8]
  404416:	f043 0301 	orr.w	r3, r3, #1
  40441a:	6053      	str	r3, [r2, #4]
  40441c:	e6ee      	b.n	4041fc <_malloc_r+0x2d8>
  40441e:	207f      	movs	r0, #127	; 0x7f
  404420:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404424:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404428:	e59e      	b.n	403f68 <_malloc_r+0x44>
  40442a:	f104 0108 	add.w	r1, r4, #8
  40442e:	4628      	mov	r0, r5
  404430:	9300      	str	r3, [sp, #0]
  404432:	f001 fbcf 	bl	405bd4 <_free_r>
  404436:	9b00      	ldr	r3, [sp, #0]
  404438:	6819      	ldr	r1, [r3, #0]
  40443a:	e6df      	b.n	4041fc <_malloc_r+0x2d8>
  40443c:	2001      	movs	r0, #1
  40443e:	f04f 0900 	mov.w	r9, #0
  404442:	e6bc      	b.n	4041be <_malloc_r+0x29a>
  404444:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404448:	d805      	bhi.n	404456 <_malloc_r+0x532>
  40444a:	0bda      	lsrs	r2, r3, #15
  40444c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404450:	00c9      	lsls	r1, r1, #3
  404452:	3277      	adds	r2, #119	; 0x77
  404454:	e720      	b.n	404298 <_malloc_r+0x374>
  404456:	f240 5154 	movw	r1, #1364	; 0x554
  40445a:	428a      	cmp	r2, r1
  40445c:	d805      	bhi.n	40446a <_malloc_r+0x546>
  40445e:	0c9a      	lsrs	r2, r3, #18
  404460:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404464:	00c9      	lsls	r1, r1, #3
  404466:	327c      	adds	r2, #124	; 0x7c
  404468:	e716      	b.n	404298 <_malloc_r+0x374>
  40446a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40446e:	227e      	movs	r2, #126	; 0x7e
  404470:	e712      	b.n	404298 <_malloc_r+0x374>
  404472:	687b      	ldr	r3, [r7, #4]
  404474:	e780      	b.n	404378 <_malloc_r+0x454>
  404476:	08f0      	lsrs	r0, r6, #3
  404478:	f106 0308 	add.w	r3, r6, #8
  40447c:	e600      	b.n	404080 <_malloc_r+0x15c>
  40447e:	bf00      	nop
  404480:	20400dc4 	.word	0x20400dc4

00404484 <memcpy>:
  404484:	4684      	mov	ip, r0
  404486:	ea41 0300 	orr.w	r3, r1, r0
  40448a:	f013 0303 	ands.w	r3, r3, #3
  40448e:	d16d      	bne.n	40456c <memcpy+0xe8>
  404490:	3a40      	subs	r2, #64	; 0x40
  404492:	d341      	bcc.n	404518 <memcpy+0x94>
  404494:	f851 3b04 	ldr.w	r3, [r1], #4
  404498:	f840 3b04 	str.w	r3, [r0], #4
  40449c:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a0:	f840 3b04 	str.w	r3, [r0], #4
  4044a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a8:	f840 3b04 	str.w	r3, [r0], #4
  4044ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b0:	f840 3b04 	str.w	r3, [r0], #4
  4044b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b8:	f840 3b04 	str.w	r3, [r0], #4
  4044bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4044c0:	f840 3b04 	str.w	r3, [r0], #4
  4044c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044c8:	f840 3b04 	str.w	r3, [r0], #4
  4044cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4044d0:	f840 3b04 	str.w	r3, [r0], #4
  4044d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044d8:	f840 3b04 	str.w	r3, [r0], #4
  4044dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4044e0:	f840 3b04 	str.w	r3, [r0], #4
  4044e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044e8:	f840 3b04 	str.w	r3, [r0], #4
  4044ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4044f0:	f840 3b04 	str.w	r3, [r0], #4
  4044f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044f8:	f840 3b04 	str.w	r3, [r0], #4
  4044fc:	f851 3b04 	ldr.w	r3, [r1], #4
  404500:	f840 3b04 	str.w	r3, [r0], #4
  404504:	f851 3b04 	ldr.w	r3, [r1], #4
  404508:	f840 3b04 	str.w	r3, [r0], #4
  40450c:	f851 3b04 	ldr.w	r3, [r1], #4
  404510:	f840 3b04 	str.w	r3, [r0], #4
  404514:	3a40      	subs	r2, #64	; 0x40
  404516:	d2bd      	bcs.n	404494 <memcpy+0x10>
  404518:	3230      	adds	r2, #48	; 0x30
  40451a:	d311      	bcc.n	404540 <memcpy+0xbc>
  40451c:	f851 3b04 	ldr.w	r3, [r1], #4
  404520:	f840 3b04 	str.w	r3, [r0], #4
  404524:	f851 3b04 	ldr.w	r3, [r1], #4
  404528:	f840 3b04 	str.w	r3, [r0], #4
  40452c:	f851 3b04 	ldr.w	r3, [r1], #4
  404530:	f840 3b04 	str.w	r3, [r0], #4
  404534:	f851 3b04 	ldr.w	r3, [r1], #4
  404538:	f840 3b04 	str.w	r3, [r0], #4
  40453c:	3a10      	subs	r2, #16
  40453e:	d2ed      	bcs.n	40451c <memcpy+0x98>
  404540:	320c      	adds	r2, #12
  404542:	d305      	bcc.n	404550 <memcpy+0xcc>
  404544:	f851 3b04 	ldr.w	r3, [r1], #4
  404548:	f840 3b04 	str.w	r3, [r0], #4
  40454c:	3a04      	subs	r2, #4
  40454e:	d2f9      	bcs.n	404544 <memcpy+0xc0>
  404550:	3204      	adds	r2, #4
  404552:	d008      	beq.n	404566 <memcpy+0xe2>
  404554:	07d2      	lsls	r2, r2, #31
  404556:	bf1c      	itt	ne
  404558:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40455c:	f800 3b01 	strbne.w	r3, [r0], #1
  404560:	d301      	bcc.n	404566 <memcpy+0xe2>
  404562:	880b      	ldrh	r3, [r1, #0]
  404564:	8003      	strh	r3, [r0, #0]
  404566:	4660      	mov	r0, ip
  404568:	4770      	bx	lr
  40456a:	bf00      	nop
  40456c:	2a08      	cmp	r2, #8
  40456e:	d313      	bcc.n	404598 <memcpy+0x114>
  404570:	078b      	lsls	r3, r1, #30
  404572:	d08d      	beq.n	404490 <memcpy+0xc>
  404574:	f010 0303 	ands.w	r3, r0, #3
  404578:	d08a      	beq.n	404490 <memcpy+0xc>
  40457a:	f1c3 0304 	rsb	r3, r3, #4
  40457e:	1ad2      	subs	r2, r2, r3
  404580:	07db      	lsls	r3, r3, #31
  404582:	bf1c      	itt	ne
  404584:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404588:	f800 3b01 	strbne.w	r3, [r0], #1
  40458c:	d380      	bcc.n	404490 <memcpy+0xc>
  40458e:	f831 3b02 	ldrh.w	r3, [r1], #2
  404592:	f820 3b02 	strh.w	r3, [r0], #2
  404596:	e77b      	b.n	404490 <memcpy+0xc>
  404598:	3a04      	subs	r2, #4
  40459a:	d3d9      	bcc.n	404550 <memcpy+0xcc>
  40459c:	3a01      	subs	r2, #1
  40459e:	f811 3b01 	ldrb.w	r3, [r1], #1
  4045a2:	f800 3b01 	strb.w	r3, [r0], #1
  4045a6:	d2f9      	bcs.n	40459c <memcpy+0x118>
  4045a8:	780b      	ldrb	r3, [r1, #0]
  4045aa:	7003      	strb	r3, [r0, #0]
  4045ac:	784b      	ldrb	r3, [r1, #1]
  4045ae:	7043      	strb	r3, [r0, #1]
  4045b0:	788b      	ldrb	r3, [r1, #2]
  4045b2:	7083      	strb	r3, [r0, #2]
  4045b4:	4660      	mov	r0, ip
  4045b6:	4770      	bx	lr

004045b8 <memset>:
  4045b8:	b470      	push	{r4, r5, r6}
  4045ba:	0786      	lsls	r6, r0, #30
  4045bc:	d046      	beq.n	40464c <memset+0x94>
  4045be:	1e54      	subs	r4, r2, #1
  4045c0:	2a00      	cmp	r2, #0
  4045c2:	d041      	beq.n	404648 <memset+0x90>
  4045c4:	b2ca      	uxtb	r2, r1
  4045c6:	4603      	mov	r3, r0
  4045c8:	e002      	b.n	4045d0 <memset+0x18>
  4045ca:	f114 34ff 	adds.w	r4, r4, #4294967295
  4045ce:	d33b      	bcc.n	404648 <memset+0x90>
  4045d0:	f803 2b01 	strb.w	r2, [r3], #1
  4045d4:	079d      	lsls	r5, r3, #30
  4045d6:	d1f8      	bne.n	4045ca <memset+0x12>
  4045d8:	2c03      	cmp	r4, #3
  4045da:	d92e      	bls.n	40463a <memset+0x82>
  4045dc:	b2cd      	uxtb	r5, r1
  4045de:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4045e2:	2c0f      	cmp	r4, #15
  4045e4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4045e8:	d919      	bls.n	40461e <memset+0x66>
  4045ea:	f103 0210 	add.w	r2, r3, #16
  4045ee:	4626      	mov	r6, r4
  4045f0:	3e10      	subs	r6, #16
  4045f2:	2e0f      	cmp	r6, #15
  4045f4:	f842 5c10 	str.w	r5, [r2, #-16]
  4045f8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4045fc:	f842 5c08 	str.w	r5, [r2, #-8]
  404600:	f842 5c04 	str.w	r5, [r2, #-4]
  404604:	f102 0210 	add.w	r2, r2, #16
  404608:	d8f2      	bhi.n	4045f0 <memset+0x38>
  40460a:	f1a4 0210 	sub.w	r2, r4, #16
  40460e:	f022 020f 	bic.w	r2, r2, #15
  404612:	f004 040f 	and.w	r4, r4, #15
  404616:	3210      	adds	r2, #16
  404618:	2c03      	cmp	r4, #3
  40461a:	4413      	add	r3, r2
  40461c:	d90d      	bls.n	40463a <memset+0x82>
  40461e:	461e      	mov	r6, r3
  404620:	4622      	mov	r2, r4
  404622:	3a04      	subs	r2, #4
  404624:	2a03      	cmp	r2, #3
  404626:	f846 5b04 	str.w	r5, [r6], #4
  40462a:	d8fa      	bhi.n	404622 <memset+0x6a>
  40462c:	1f22      	subs	r2, r4, #4
  40462e:	f022 0203 	bic.w	r2, r2, #3
  404632:	3204      	adds	r2, #4
  404634:	4413      	add	r3, r2
  404636:	f004 0403 	and.w	r4, r4, #3
  40463a:	b12c      	cbz	r4, 404648 <memset+0x90>
  40463c:	b2c9      	uxtb	r1, r1
  40463e:	441c      	add	r4, r3
  404640:	f803 1b01 	strb.w	r1, [r3], #1
  404644:	429c      	cmp	r4, r3
  404646:	d1fb      	bne.n	404640 <memset+0x88>
  404648:	bc70      	pop	{r4, r5, r6}
  40464a:	4770      	bx	lr
  40464c:	4614      	mov	r4, r2
  40464e:	4603      	mov	r3, r0
  404650:	e7c2      	b.n	4045d8 <memset+0x20>
  404652:	bf00      	nop

00404654 <__malloc_lock>:
  404654:	4801      	ldr	r0, [pc, #4]	; (40465c <__malloc_lock+0x8>)
  404656:	f001 bd57 	b.w	406108 <__retarget_lock_acquire_recursive>
  40465a:	bf00      	nop
  40465c:	20400e54 	.word	0x20400e54

00404660 <__malloc_unlock>:
  404660:	4801      	ldr	r0, [pc, #4]	; (404668 <__malloc_unlock+0x8>)
  404662:	f001 bd53 	b.w	40610c <__retarget_lock_release_recursive>
  404666:	bf00      	nop
  404668:	20400e54 	.word	0x20400e54

0040466c <_sbrk_r>:
  40466c:	b538      	push	{r3, r4, r5, lr}
  40466e:	4c07      	ldr	r4, [pc, #28]	; (40468c <_sbrk_r+0x20>)
  404670:	2300      	movs	r3, #0
  404672:	4605      	mov	r5, r0
  404674:	4608      	mov	r0, r1
  404676:	6023      	str	r3, [r4, #0]
  404678:	f7fd f8ae 	bl	4017d8 <_sbrk>
  40467c:	1c43      	adds	r3, r0, #1
  40467e:	d000      	beq.n	404682 <_sbrk_r+0x16>
  404680:	bd38      	pop	{r3, r4, r5, pc}
  404682:	6823      	ldr	r3, [r4, #0]
  404684:	2b00      	cmp	r3, #0
  404686:	d0fb      	beq.n	404680 <_sbrk_r+0x14>
  404688:	602b      	str	r3, [r5, #0]
  40468a:	bd38      	pop	{r3, r4, r5, pc}
  40468c:	20400e68 	.word	0x20400e68

00404690 <setbuf>:
  404690:	2900      	cmp	r1, #0
  404692:	bf0c      	ite	eq
  404694:	2202      	moveq	r2, #2
  404696:	2200      	movne	r2, #0
  404698:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40469c:	f000 b800 	b.w	4046a0 <setvbuf>

004046a0 <setvbuf>:
  4046a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4046a4:	4c61      	ldr	r4, [pc, #388]	; (40482c <setvbuf+0x18c>)
  4046a6:	6825      	ldr	r5, [r4, #0]
  4046a8:	b083      	sub	sp, #12
  4046aa:	4604      	mov	r4, r0
  4046ac:	460f      	mov	r7, r1
  4046ae:	4690      	mov	r8, r2
  4046b0:	461e      	mov	r6, r3
  4046b2:	b115      	cbz	r5, 4046ba <setvbuf+0x1a>
  4046b4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4046b6:	2b00      	cmp	r3, #0
  4046b8:	d064      	beq.n	404784 <setvbuf+0xe4>
  4046ba:	f1b8 0f02 	cmp.w	r8, #2
  4046be:	d006      	beq.n	4046ce <setvbuf+0x2e>
  4046c0:	f1b8 0f01 	cmp.w	r8, #1
  4046c4:	f200 809f 	bhi.w	404806 <setvbuf+0x166>
  4046c8:	2e00      	cmp	r6, #0
  4046ca:	f2c0 809c 	blt.w	404806 <setvbuf+0x166>
  4046ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4046d0:	07d8      	lsls	r0, r3, #31
  4046d2:	d534      	bpl.n	40473e <setvbuf+0x9e>
  4046d4:	4621      	mov	r1, r4
  4046d6:	4628      	mov	r0, r5
  4046d8:	f001 f8fe 	bl	4058d8 <_fflush_r>
  4046dc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4046de:	b141      	cbz	r1, 4046f2 <setvbuf+0x52>
  4046e0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4046e4:	4299      	cmp	r1, r3
  4046e6:	d002      	beq.n	4046ee <setvbuf+0x4e>
  4046e8:	4628      	mov	r0, r5
  4046ea:	f001 fa73 	bl	405bd4 <_free_r>
  4046ee:	2300      	movs	r3, #0
  4046f0:	6323      	str	r3, [r4, #48]	; 0x30
  4046f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4046f6:	2200      	movs	r2, #0
  4046f8:	61a2      	str	r2, [r4, #24]
  4046fa:	6062      	str	r2, [r4, #4]
  4046fc:	061a      	lsls	r2, r3, #24
  4046fe:	d43a      	bmi.n	404776 <setvbuf+0xd6>
  404700:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404704:	f023 0303 	bic.w	r3, r3, #3
  404708:	f1b8 0f02 	cmp.w	r8, #2
  40470c:	81a3      	strh	r3, [r4, #12]
  40470e:	d01d      	beq.n	40474c <setvbuf+0xac>
  404710:	ab01      	add	r3, sp, #4
  404712:	466a      	mov	r2, sp
  404714:	4621      	mov	r1, r4
  404716:	4628      	mov	r0, r5
  404718:	f001 fcfa 	bl	406110 <__swhatbuf_r>
  40471c:	89a3      	ldrh	r3, [r4, #12]
  40471e:	4318      	orrs	r0, r3
  404720:	81a0      	strh	r0, [r4, #12]
  404722:	2e00      	cmp	r6, #0
  404724:	d132      	bne.n	40478c <setvbuf+0xec>
  404726:	9e00      	ldr	r6, [sp, #0]
  404728:	4630      	mov	r0, r6
  40472a:	f7ff fbeb 	bl	403f04 <malloc>
  40472e:	4607      	mov	r7, r0
  404730:	2800      	cmp	r0, #0
  404732:	d06b      	beq.n	40480c <setvbuf+0x16c>
  404734:	89a3      	ldrh	r3, [r4, #12]
  404736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40473a:	81a3      	strh	r3, [r4, #12]
  40473c:	e028      	b.n	404790 <setvbuf+0xf0>
  40473e:	89a3      	ldrh	r3, [r4, #12]
  404740:	0599      	lsls	r1, r3, #22
  404742:	d4c7      	bmi.n	4046d4 <setvbuf+0x34>
  404744:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404746:	f001 fcdf 	bl	406108 <__retarget_lock_acquire_recursive>
  40474a:	e7c3      	b.n	4046d4 <setvbuf+0x34>
  40474c:	2500      	movs	r5, #0
  40474e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404750:	2600      	movs	r6, #0
  404752:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404756:	f043 0302 	orr.w	r3, r3, #2
  40475a:	2001      	movs	r0, #1
  40475c:	60a6      	str	r6, [r4, #8]
  40475e:	07ce      	lsls	r6, r1, #31
  404760:	81a3      	strh	r3, [r4, #12]
  404762:	6022      	str	r2, [r4, #0]
  404764:	6122      	str	r2, [r4, #16]
  404766:	6160      	str	r0, [r4, #20]
  404768:	d401      	bmi.n	40476e <setvbuf+0xce>
  40476a:	0598      	lsls	r0, r3, #22
  40476c:	d53e      	bpl.n	4047ec <setvbuf+0x14c>
  40476e:	4628      	mov	r0, r5
  404770:	b003      	add	sp, #12
  404772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404776:	6921      	ldr	r1, [r4, #16]
  404778:	4628      	mov	r0, r5
  40477a:	f001 fa2b 	bl	405bd4 <_free_r>
  40477e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404782:	e7bd      	b.n	404700 <setvbuf+0x60>
  404784:	4628      	mov	r0, r5
  404786:	f001 f8ff 	bl	405988 <__sinit>
  40478a:	e796      	b.n	4046ba <setvbuf+0x1a>
  40478c:	2f00      	cmp	r7, #0
  40478e:	d0cb      	beq.n	404728 <setvbuf+0x88>
  404790:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404792:	2b00      	cmp	r3, #0
  404794:	d033      	beq.n	4047fe <setvbuf+0x15e>
  404796:	9b00      	ldr	r3, [sp, #0]
  404798:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40479c:	6027      	str	r7, [r4, #0]
  40479e:	429e      	cmp	r6, r3
  4047a0:	bf1c      	itt	ne
  4047a2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4047a6:	81a2      	strhne	r2, [r4, #12]
  4047a8:	f1b8 0f01 	cmp.w	r8, #1
  4047ac:	bf04      	itt	eq
  4047ae:	f042 0201 	orreq.w	r2, r2, #1
  4047b2:	81a2      	strheq	r2, [r4, #12]
  4047b4:	b292      	uxth	r2, r2
  4047b6:	f012 0308 	ands.w	r3, r2, #8
  4047ba:	6127      	str	r7, [r4, #16]
  4047bc:	6166      	str	r6, [r4, #20]
  4047be:	d00e      	beq.n	4047de <setvbuf+0x13e>
  4047c0:	07d1      	lsls	r1, r2, #31
  4047c2:	d51a      	bpl.n	4047fa <setvbuf+0x15a>
  4047c4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4047c6:	4276      	negs	r6, r6
  4047c8:	2300      	movs	r3, #0
  4047ca:	f015 0501 	ands.w	r5, r5, #1
  4047ce:	61a6      	str	r6, [r4, #24]
  4047d0:	60a3      	str	r3, [r4, #8]
  4047d2:	d009      	beq.n	4047e8 <setvbuf+0x148>
  4047d4:	2500      	movs	r5, #0
  4047d6:	4628      	mov	r0, r5
  4047d8:	b003      	add	sp, #12
  4047da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4047de:	60a3      	str	r3, [r4, #8]
  4047e0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4047e2:	f015 0501 	ands.w	r5, r5, #1
  4047e6:	d1f5      	bne.n	4047d4 <setvbuf+0x134>
  4047e8:	0593      	lsls	r3, r2, #22
  4047ea:	d4c0      	bmi.n	40476e <setvbuf+0xce>
  4047ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4047ee:	f001 fc8d 	bl	40610c <__retarget_lock_release_recursive>
  4047f2:	4628      	mov	r0, r5
  4047f4:	b003      	add	sp, #12
  4047f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4047fa:	60a6      	str	r6, [r4, #8]
  4047fc:	e7f0      	b.n	4047e0 <setvbuf+0x140>
  4047fe:	4628      	mov	r0, r5
  404800:	f001 f8c2 	bl	405988 <__sinit>
  404804:	e7c7      	b.n	404796 <setvbuf+0xf6>
  404806:	f04f 35ff 	mov.w	r5, #4294967295
  40480a:	e7b0      	b.n	40476e <setvbuf+0xce>
  40480c:	f8dd 9000 	ldr.w	r9, [sp]
  404810:	45b1      	cmp	r9, r6
  404812:	d004      	beq.n	40481e <setvbuf+0x17e>
  404814:	4648      	mov	r0, r9
  404816:	f7ff fb75 	bl	403f04 <malloc>
  40481a:	4607      	mov	r7, r0
  40481c:	b920      	cbnz	r0, 404828 <setvbuf+0x188>
  40481e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404822:	f04f 35ff 	mov.w	r5, #4294967295
  404826:	e792      	b.n	40474e <setvbuf+0xae>
  404828:	464e      	mov	r6, r9
  40482a:	e783      	b.n	404734 <setvbuf+0x94>
  40482c:	20400024 	.word	0x20400024
	...

00404840 <strlen>:
  404840:	f890 f000 	pld	[r0]
  404844:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404848:	f020 0107 	bic.w	r1, r0, #7
  40484c:	f06f 0c00 	mvn.w	ip, #0
  404850:	f010 0407 	ands.w	r4, r0, #7
  404854:	f891 f020 	pld	[r1, #32]
  404858:	f040 8049 	bne.w	4048ee <strlen+0xae>
  40485c:	f04f 0400 	mov.w	r4, #0
  404860:	f06f 0007 	mvn.w	r0, #7
  404864:	e9d1 2300 	ldrd	r2, r3, [r1]
  404868:	f891 f040 	pld	[r1, #64]	; 0x40
  40486c:	f100 0008 	add.w	r0, r0, #8
  404870:	fa82 f24c 	uadd8	r2, r2, ip
  404874:	faa4 f28c 	sel	r2, r4, ip
  404878:	fa83 f34c 	uadd8	r3, r3, ip
  40487c:	faa2 f38c 	sel	r3, r2, ip
  404880:	bb4b      	cbnz	r3, 4048d6 <strlen+0x96>
  404882:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404886:	fa82 f24c 	uadd8	r2, r2, ip
  40488a:	f100 0008 	add.w	r0, r0, #8
  40488e:	faa4 f28c 	sel	r2, r4, ip
  404892:	fa83 f34c 	uadd8	r3, r3, ip
  404896:	faa2 f38c 	sel	r3, r2, ip
  40489a:	b9e3      	cbnz	r3, 4048d6 <strlen+0x96>
  40489c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4048a0:	fa82 f24c 	uadd8	r2, r2, ip
  4048a4:	f100 0008 	add.w	r0, r0, #8
  4048a8:	faa4 f28c 	sel	r2, r4, ip
  4048ac:	fa83 f34c 	uadd8	r3, r3, ip
  4048b0:	faa2 f38c 	sel	r3, r2, ip
  4048b4:	b97b      	cbnz	r3, 4048d6 <strlen+0x96>
  4048b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4048ba:	f101 0120 	add.w	r1, r1, #32
  4048be:	fa82 f24c 	uadd8	r2, r2, ip
  4048c2:	f100 0008 	add.w	r0, r0, #8
  4048c6:	faa4 f28c 	sel	r2, r4, ip
  4048ca:	fa83 f34c 	uadd8	r3, r3, ip
  4048ce:	faa2 f38c 	sel	r3, r2, ip
  4048d2:	2b00      	cmp	r3, #0
  4048d4:	d0c6      	beq.n	404864 <strlen+0x24>
  4048d6:	2a00      	cmp	r2, #0
  4048d8:	bf04      	itt	eq
  4048da:	3004      	addeq	r0, #4
  4048dc:	461a      	moveq	r2, r3
  4048de:	ba12      	rev	r2, r2
  4048e0:	fab2 f282 	clz	r2, r2
  4048e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4048e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4048ec:	4770      	bx	lr
  4048ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4048f2:	f004 0503 	and.w	r5, r4, #3
  4048f6:	f1c4 0000 	rsb	r0, r4, #0
  4048fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4048fe:	f014 0f04 	tst.w	r4, #4
  404902:	f891 f040 	pld	[r1, #64]	; 0x40
  404906:	fa0c f505 	lsl.w	r5, ip, r5
  40490a:	ea62 0205 	orn	r2, r2, r5
  40490e:	bf1c      	itt	ne
  404910:	ea63 0305 	ornne	r3, r3, r5
  404914:	4662      	movne	r2, ip
  404916:	f04f 0400 	mov.w	r4, #0
  40491a:	e7a9      	b.n	404870 <strlen+0x30>

0040491c <__sprint_r.part.0>:
  40491c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404920:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404922:	049c      	lsls	r4, r3, #18
  404924:	4693      	mov	fp, r2
  404926:	d52f      	bpl.n	404988 <__sprint_r.part.0+0x6c>
  404928:	6893      	ldr	r3, [r2, #8]
  40492a:	6812      	ldr	r2, [r2, #0]
  40492c:	b353      	cbz	r3, 404984 <__sprint_r.part.0+0x68>
  40492e:	460e      	mov	r6, r1
  404930:	4607      	mov	r7, r0
  404932:	f102 0908 	add.w	r9, r2, #8
  404936:	e919 0420 	ldmdb	r9, {r5, sl}
  40493a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40493e:	d017      	beq.n	404970 <__sprint_r.part.0+0x54>
  404940:	3d04      	subs	r5, #4
  404942:	2400      	movs	r4, #0
  404944:	e001      	b.n	40494a <__sprint_r.part.0+0x2e>
  404946:	45a0      	cmp	r8, r4
  404948:	d010      	beq.n	40496c <__sprint_r.part.0+0x50>
  40494a:	4632      	mov	r2, r6
  40494c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404950:	4638      	mov	r0, r7
  404952:	f001 f8bb 	bl	405acc <_fputwc_r>
  404956:	1c43      	adds	r3, r0, #1
  404958:	f104 0401 	add.w	r4, r4, #1
  40495c:	d1f3      	bne.n	404946 <__sprint_r.part.0+0x2a>
  40495e:	2300      	movs	r3, #0
  404960:	f8cb 3008 	str.w	r3, [fp, #8]
  404964:	f8cb 3004 	str.w	r3, [fp, #4]
  404968:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40496c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404970:	f02a 0a03 	bic.w	sl, sl, #3
  404974:	eba3 030a 	sub.w	r3, r3, sl
  404978:	f8cb 3008 	str.w	r3, [fp, #8]
  40497c:	f109 0908 	add.w	r9, r9, #8
  404980:	2b00      	cmp	r3, #0
  404982:	d1d8      	bne.n	404936 <__sprint_r.part.0+0x1a>
  404984:	2000      	movs	r0, #0
  404986:	e7ea      	b.n	40495e <__sprint_r.part.0+0x42>
  404988:	f001 fa0a 	bl	405da0 <__sfvwrite_r>
  40498c:	2300      	movs	r3, #0
  40498e:	f8cb 3008 	str.w	r3, [fp, #8]
  404992:	f8cb 3004 	str.w	r3, [fp, #4]
  404996:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40499a:	bf00      	nop

0040499c <_vfiprintf_r>:
  40499c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4049a0:	b0ad      	sub	sp, #180	; 0xb4
  4049a2:	461d      	mov	r5, r3
  4049a4:	468b      	mov	fp, r1
  4049a6:	4690      	mov	r8, r2
  4049a8:	9307      	str	r3, [sp, #28]
  4049aa:	9006      	str	r0, [sp, #24]
  4049ac:	b118      	cbz	r0, 4049b6 <_vfiprintf_r+0x1a>
  4049ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4049b0:	2b00      	cmp	r3, #0
  4049b2:	f000 80f3 	beq.w	404b9c <_vfiprintf_r+0x200>
  4049b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4049ba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4049be:	07df      	lsls	r7, r3, #31
  4049c0:	b281      	uxth	r1, r0
  4049c2:	d402      	bmi.n	4049ca <_vfiprintf_r+0x2e>
  4049c4:	058e      	lsls	r6, r1, #22
  4049c6:	f140 80fc 	bpl.w	404bc2 <_vfiprintf_r+0x226>
  4049ca:	048c      	lsls	r4, r1, #18
  4049cc:	d40a      	bmi.n	4049e4 <_vfiprintf_r+0x48>
  4049ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4049d2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4049d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4049da:	f8ab 100c 	strh.w	r1, [fp, #12]
  4049de:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4049e2:	b289      	uxth	r1, r1
  4049e4:	0708      	lsls	r0, r1, #28
  4049e6:	f140 80b3 	bpl.w	404b50 <_vfiprintf_r+0x1b4>
  4049ea:	f8db 3010 	ldr.w	r3, [fp, #16]
  4049ee:	2b00      	cmp	r3, #0
  4049f0:	f000 80ae 	beq.w	404b50 <_vfiprintf_r+0x1b4>
  4049f4:	f001 031a 	and.w	r3, r1, #26
  4049f8:	2b0a      	cmp	r3, #10
  4049fa:	f000 80b5 	beq.w	404b68 <_vfiprintf_r+0x1cc>
  4049fe:	2300      	movs	r3, #0
  404a00:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404a04:	930b      	str	r3, [sp, #44]	; 0x2c
  404a06:	9311      	str	r3, [sp, #68]	; 0x44
  404a08:	9310      	str	r3, [sp, #64]	; 0x40
  404a0a:	9303      	str	r3, [sp, #12]
  404a0c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404a10:	46ca      	mov	sl, r9
  404a12:	f8cd b010 	str.w	fp, [sp, #16]
  404a16:	f898 3000 	ldrb.w	r3, [r8]
  404a1a:	4644      	mov	r4, r8
  404a1c:	b1fb      	cbz	r3, 404a5e <_vfiprintf_r+0xc2>
  404a1e:	2b25      	cmp	r3, #37	; 0x25
  404a20:	d102      	bne.n	404a28 <_vfiprintf_r+0x8c>
  404a22:	e01c      	b.n	404a5e <_vfiprintf_r+0xc2>
  404a24:	2b25      	cmp	r3, #37	; 0x25
  404a26:	d003      	beq.n	404a30 <_vfiprintf_r+0x94>
  404a28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404a2c:	2b00      	cmp	r3, #0
  404a2e:	d1f9      	bne.n	404a24 <_vfiprintf_r+0x88>
  404a30:	eba4 0508 	sub.w	r5, r4, r8
  404a34:	b19d      	cbz	r5, 404a5e <_vfiprintf_r+0xc2>
  404a36:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404a38:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404a3a:	f8ca 8000 	str.w	r8, [sl]
  404a3e:	3301      	adds	r3, #1
  404a40:	442a      	add	r2, r5
  404a42:	2b07      	cmp	r3, #7
  404a44:	f8ca 5004 	str.w	r5, [sl, #4]
  404a48:	9211      	str	r2, [sp, #68]	; 0x44
  404a4a:	9310      	str	r3, [sp, #64]	; 0x40
  404a4c:	dd7a      	ble.n	404b44 <_vfiprintf_r+0x1a8>
  404a4e:	2a00      	cmp	r2, #0
  404a50:	f040 84b0 	bne.w	4053b4 <_vfiprintf_r+0xa18>
  404a54:	9b03      	ldr	r3, [sp, #12]
  404a56:	9210      	str	r2, [sp, #64]	; 0x40
  404a58:	442b      	add	r3, r5
  404a5a:	46ca      	mov	sl, r9
  404a5c:	9303      	str	r3, [sp, #12]
  404a5e:	7823      	ldrb	r3, [r4, #0]
  404a60:	2b00      	cmp	r3, #0
  404a62:	f000 83e0 	beq.w	405226 <_vfiprintf_r+0x88a>
  404a66:	2000      	movs	r0, #0
  404a68:	f04f 0300 	mov.w	r3, #0
  404a6c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404a70:	f104 0801 	add.w	r8, r4, #1
  404a74:	7862      	ldrb	r2, [r4, #1]
  404a76:	4605      	mov	r5, r0
  404a78:	4606      	mov	r6, r0
  404a7a:	4603      	mov	r3, r0
  404a7c:	f04f 34ff 	mov.w	r4, #4294967295
  404a80:	f108 0801 	add.w	r8, r8, #1
  404a84:	f1a2 0120 	sub.w	r1, r2, #32
  404a88:	2958      	cmp	r1, #88	; 0x58
  404a8a:	f200 82de 	bhi.w	40504a <_vfiprintf_r+0x6ae>
  404a8e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404a92:	0221      	.short	0x0221
  404a94:	02dc02dc 	.word	0x02dc02dc
  404a98:	02dc0229 	.word	0x02dc0229
  404a9c:	02dc02dc 	.word	0x02dc02dc
  404aa0:	02dc02dc 	.word	0x02dc02dc
  404aa4:	028902dc 	.word	0x028902dc
  404aa8:	02dc0295 	.word	0x02dc0295
  404aac:	02bd00a2 	.word	0x02bd00a2
  404ab0:	019f02dc 	.word	0x019f02dc
  404ab4:	01a401a4 	.word	0x01a401a4
  404ab8:	01a401a4 	.word	0x01a401a4
  404abc:	01a401a4 	.word	0x01a401a4
  404ac0:	01a401a4 	.word	0x01a401a4
  404ac4:	02dc01a4 	.word	0x02dc01a4
  404ac8:	02dc02dc 	.word	0x02dc02dc
  404acc:	02dc02dc 	.word	0x02dc02dc
  404ad0:	02dc02dc 	.word	0x02dc02dc
  404ad4:	02dc02dc 	.word	0x02dc02dc
  404ad8:	01b202dc 	.word	0x01b202dc
  404adc:	02dc02dc 	.word	0x02dc02dc
  404ae0:	02dc02dc 	.word	0x02dc02dc
  404ae4:	02dc02dc 	.word	0x02dc02dc
  404ae8:	02dc02dc 	.word	0x02dc02dc
  404aec:	02dc02dc 	.word	0x02dc02dc
  404af0:	02dc0197 	.word	0x02dc0197
  404af4:	02dc02dc 	.word	0x02dc02dc
  404af8:	02dc02dc 	.word	0x02dc02dc
  404afc:	02dc019b 	.word	0x02dc019b
  404b00:	025302dc 	.word	0x025302dc
  404b04:	02dc02dc 	.word	0x02dc02dc
  404b08:	02dc02dc 	.word	0x02dc02dc
  404b0c:	02dc02dc 	.word	0x02dc02dc
  404b10:	02dc02dc 	.word	0x02dc02dc
  404b14:	02dc02dc 	.word	0x02dc02dc
  404b18:	021b025a 	.word	0x021b025a
  404b1c:	02dc02dc 	.word	0x02dc02dc
  404b20:	026e02dc 	.word	0x026e02dc
  404b24:	02dc021b 	.word	0x02dc021b
  404b28:	027302dc 	.word	0x027302dc
  404b2c:	01f502dc 	.word	0x01f502dc
  404b30:	02090182 	.word	0x02090182
  404b34:	02dc02d7 	.word	0x02dc02d7
  404b38:	02dc029a 	.word	0x02dc029a
  404b3c:	02dc00a7 	.word	0x02dc00a7
  404b40:	022e02dc 	.word	0x022e02dc
  404b44:	f10a 0a08 	add.w	sl, sl, #8
  404b48:	9b03      	ldr	r3, [sp, #12]
  404b4a:	442b      	add	r3, r5
  404b4c:	9303      	str	r3, [sp, #12]
  404b4e:	e786      	b.n	404a5e <_vfiprintf_r+0xc2>
  404b50:	4659      	mov	r1, fp
  404b52:	9806      	ldr	r0, [sp, #24]
  404b54:	f000 fdac 	bl	4056b0 <__swsetup_r>
  404b58:	bb18      	cbnz	r0, 404ba2 <_vfiprintf_r+0x206>
  404b5a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404b5e:	f001 031a 	and.w	r3, r1, #26
  404b62:	2b0a      	cmp	r3, #10
  404b64:	f47f af4b 	bne.w	4049fe <_vfiprintf_r+0x62>
  404b68:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	f6ff af46 	blt.w	4049fe <_vfiprintf_r+0x62>
  404b72:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b76:	07db      	lsls	r3, r3, #31
  404b78:	d405      	bmi.n	404b86 <_vfiprintf_r+0x1ea>
  404b7a:	058f      	lsls	r7, r1, #22
  404b7c:	d403      	bmi.n	404b86 <_vfiprintf_r+0x1ea>
  404b7e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404b82:	f001 fac3 	bl	40610c <__retarget_lock_release_recursive>
  404b86:	462b      	mov	r3, r5
  404b88:	4642      	mov	r2, r8
  404b8a:	4659      	mov	r1, fp
  404b8c:	9806      	ldr	r0, [sp, #24]
  404b8e:	f000 fd4d 	bl	40562c <__sbprintf>
  404b92:	9003      	str	r0, [sp, #12]
  404b94:	9803      	ldr	r0, [sp, #12]
  404b96:	b02d      	add	sp, #180	; 0xb4
  404b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b9c:	f000 fef4 	bl	405988 <__sinit>
  404ba0:	e709      	b.n	4049b6 <_vfiprintf_r+0x1a>
  404ba2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404ba6:	07d9      	lsls	r1, r3, #31
  404ba8:	d404      	bmi.n	404bb4 <_vfiprintf_r+0x218>
  404baa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404bae:	059a      	lsls	r2, r3, #22
  404bb0:	f140 84aa 	bpl.w	405508 <_vfiprintf_r+0xb6c>
  404bb4:	f04f 33ff 	mov.w	r3, #4294967295
  404bb8:	9303      	str	r3, [sp, #12]
  404bba:	9803      	ldr	r0, [sp, #12]
  404bbc:	b02d      	add	sp, #180	; 0xb4
  404bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bc2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404bc6:	f001 fa9f 	bl	406108 <__retarget_lock_acquire_recursive>
  404bca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404bce:	b281      	uxth	r1, r0
  404bd0:	e6fb      	b.n	4049ca <_vfiprintf_r+0x2e>
  404bd2:	4276      	negs	r6, r6
  404bd4:	9207      	str	r2, [sp, #28]
  404bd6:	f043 0304 	orr.w	r3, r3, #4
  404bda:	f898 2000 	ldrb.w	r2, [r8]
  404bde:	e74f      	b.n	404a80 <_vfiprintf_r+0xe4>
  404be0:	9608      	str	r6, [sp, #32]
  404be2:	069e      	lsls	r6, r3, #26
  404be4:	f100 8450 	bmi.w	405488 <_vfiprintf_r+0xaec>
  404be8:	9907      	ldr	r1, [sp, #28]
  404bea:	06dd      	lsls	r5, r3, #27
  404bec:	460a      	mov	r2, r1
  404bee:	f100 83ef 	bmi.w	4053d0 <_vfiprintf_r+0xa34>
  404bf2:	0658      	lsls	r0, r3, #25
  404bf4:	f140 83ec 	bpl.w	4053d0 <_vfiprintf_r+0xa34>
  404bf8:	880e      	ldrh	r6, [r1, #0]
  404bfa:	3104      	adds	r1, #4
  404bfc:	2700      	movs	r7, #0
  404bfe:	2201      	movs	r2, #1
  404c00:	9107      	str	r1, [sp, #28]
  404c02:	f04f 0100 	mov.w	r1, #0
  404c06:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404c0a:	2500      	movs	r5, #0
  404c0c:	1c61      	adds	r1, r4, #1
  404c0e:	f000 8116 	beq.w	404e3e <_vfiprintf_r+0x4a2>
  404c12:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404c16:	9102      	str	r1, [sp, #8]
  404c18:	ea56 0107 	orrs.w	r1, r6, r7
  404c1c:	f040 8114 	bne.w	404e48 <_vfiprintf_r+0x4ac>
  404c20:	2c00      	cmp	r4, #0
  404c22:	f040 835c 	bne.w	4052de <_vfiprintf_r+0x942>
  404c26:	2a00      	cmp	r2, #0
  404c28:	f040 83b7 	bne.w	40539a <_vfiprintf_r+0x9fe>
  404c2c:	f013 0301 	ands.w	r3, r3, #1
  404c30:	9305      	str	r3, [sp, #20]
  404c32:	f000 8457 	beq.w	4054e4 <_vfiprintf_r+0xb48>
  404c36:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404c3a:	2330      	movs	r3, #48	; 0x30
  404c3c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404c40:	9b05      	ldr	r3, [sp, #20]
  404c42:	42a3      	cmp	r3, r4
  404c44:	bfb8      	it	lt
  404c46:	4623      	movlt	r3, r4
  404c48:	9301      	str	r3, [sp, #4]
  404c4a:	b10d      	cbz	r5, 404c50 <_vfiprintf_r+0x2b4>
  404c4c:	3301      	adds	r3, #1
  404c4e:	9301      	str	r3, [sp, #4]
  404c50:	9b02      	ldr	r3, [sp, #8]
  404c52:	f013 0302 	ands.w	r3, r3, #2
  404c56:	9309      	str	r3, [sp, #36]	; 0x24
  404c58:	d002      	beq.n	404c60 <_vfiprintf_r+0x2c4>
  404c5a:	9b01      	ldr	r3, [sp, #4]
  404c5c:	3302      	adds	r3, #2
  404c5e:	9301      	str	r3, [sp, #4]
  404c60:	9b02      	ldr	r3, [sp, #8]
  404c62:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404c66:	930a      	str	r3, [sp, #40]	; 0x28
  404c68:	f040 8217 	bne.w	40509a <_vfiprintf_r+0x6fe>
  404c6c:	9b08      	ldr	r3, [sp, #32]
  404c6e:	9a01      	ldr	r2, [sp, #4]
  404c70:	1a9d      	subs	r5, r3, r2
  404c72:	2d00      	cmp	r5, #0
  404c74:	f340 8211 	ble.w	40509a <_vfiprintf_r+0x6fe>
  404c78:	2d10      	cmp	r5, #16
  404c7a:	f340 8490 	ble.w	40559e <_vfiprintf_r+0xc02>
  404c7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404c80:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c82:	4ec4      	ldr	r6, [pc, #784]	; (404f94 <_vfiprintf_r+0x5f8>)
  404c84:	46d6      	mov	lr, sl
  404c86:	2710      	movs	r7, #16
  404c88:	46a2      	mov	sl, r4
  404c8a:	4619      	mov	r1, r3
  404c8c:	9c06      	ldr	r4, [sp, #24]
  404c8e:	e007      	b.n	404ca0 <_vfiprintf_r+0x304>
  404c90:	f101 0c02 	add.w	ip, r1, #2
  404c94:	f10e 0e08 	add.w	lr, lr, #8
  404c98:	4601      	mov	r1, r0
  404c9a:	3d10      	subs	r5, #16
  404c9c:	2d10      	cmp	r5, #16
  404c9e:	dd11      	ble.n	404cc4 <_vfiprintf_r+0x328>
  404ca0:	1c48      	adds	r0, r1, #1
  404ca2:	3210      	adds	r2, #16
  404ca4:	2807      	cmp	r0, #7
  404ca6:	9211      	str	r2, [sp, #68]	; 0x44
  404ca8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404cac:	9010      	str	r0, [sp, #64]	; 0x40
  404cae:	ddef      	ble.n	404c90 <_vfiprintf_r+0x2f4>
  404cb0:	2a00      	cmp	r2, #0
  404cb2:	f040 81e4 	bne.w	40507e <_vfiprintf_r+0x6e2>
  404cb6:	3d10      	subs	r5, #16
  404cb8:	2d10      	cmp	r5, #16
  404cba:	4611      	mov	r1, r2
  404cbc:	f04f 0c01 	mov.w	ip, #1
  404cc0:	46ce      	mov	lr, r9
  404cc2:	dced      	bgt.n	404ca0 <_vfiprintf_r+0x304>
  404cc4:	4654      	mov	r4, sl
  404cc6:	4661      	mov	r1, ip
  404cc8:	46f2      	mov	sl, lr
  404cca:	442a      	add	r2, r5
  404ccc:	2907      	cmp	r1, #7
  404cce:	9211      	str	r2, [sp, #68]	; 0x44
  404cd0:	f8ca 6000 	str.w	r6, [sl]
  404cd4:	f8ca 5004 	str.w	r5, [sl, #4]
  404cd8:	9110      	str	r1, [sp, #64]	; 0x40
  404cda:	f300 82ec 	bgt.w	4052b6 <_vfiprintf_r+0x91a>
  404cde:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ce2:	f10a 0a08 	add.w	sl, sl, #8
  404ce6:	1c48      	adds	r0, r1, #1
  404ce8:	2d00      	cmp	r5, #0
  404cea:	f040 81de 	bne.w	4050aa <_vfiprintf_r+0x70e>
  404cee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404cf0:	2b00      	cmp	r3, #0
  404cf2:	f000 81f8 	beq.w	4050e6 <_vfiprintf_r+0x74a>
  404cf6:	3202      	adds	r2, #2
  404cf8:	a90e      	add	r1, sp, #56	; 0x38
  404cfa:	2302      	movs	r3, #2
  404cfc:	2807      	cmp	r0, #7
  404cfe:	9211      	str	r2, [sp, #68]	; 0x44
  404d00:	9010      	str	r0, [sp, #64]	; 0x40
  404d02:	e88a 000a 	stmia.w	sl, {r1, r3}
  404d06:	f340 81ea 	ble.w	4050de <_vfiprintf_r+0x742>
  404d0a:	2a00      	cmp	r2, #0
  404d0c:	f040 838c 	bne.w	405428 <_vfiprintf_r+0xa8c>
  404d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d12:	2b80      	cmp	r3, #128	; 0x80
  404d14:	f04f 0001 	mov.w	r0, #1
  404d18:	4611      	mov	r1, r2
  404d1a:	46ca      	mov	sl, r9
  404d1c:	f040 81e7 	bne.w	4050ee <_vfiprintf_r+0x752>
  404d20:	9b08      	ldr	r3, [sp, #32]
  404d22:	9d01      	ldr	r5, [sp, #4]
  404d24:	1b5e      	subs	r6, r3, r5
  404d26:	2e00      	cmp	r6, #0
  404d28:	f340 81e1 	ble.w	4050ee <_vfiprintf_r+0x752>
  404d2c:	2e10      	cmp	r6, #16
  404d2e:	4d9a      	ldr	r5, [pc, #616]	; (404f98 <_vfiprintf_r+0x5fc>)
  404d30:	f340 8450 	ble.w	4055d4 <_vfiprintf_r+0xc38>
  404d34:	46d4      	mov	ip, sl
  404d36:	2710      	movs	r7, #16
  404d38:	46a2      	mov	sl, r4
  404d3a:	9c06      	ldr	r4, [sp, #24]
  404d3c:	e007      	b.n	404d4e <_vfiprintf_r+0x3b2>
  404d3e:	f101 0e02 	add.w	lr, r1, #2
  404d42:	f10c 0c08 	add.w	ip, ip, #8
  404d46:	4601      	mov	r1, r0
  404d48:	3e10      	subs	r6, #16
  404d4a:	2e10      	cmp	r6, #16
  404d4c:	dd11      	ble.n	404d72 <_vfiprintf_r+0x3d6>
  404d4e:	1c48      	adds	r0, r1, #1
  404d50:	3210      	adds	r2, #16
  404d52:	2807      	cmp	r0, #7
  404d54:	9211      	str	r2, [sp, #68]	; 0x44
  404d56:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404d5a:	9010      	str	r0, [sp, #64]	; 0x40
  404d5c:	ddef      	ble.n	404d3e <_vfiprintf_r+0x3a2>
  404d5e:	2a00      	cmp	r2, #0
  404d60:	f040 829d 	bne.w	40529e <_vfiprintf_r+0x902>
  404d64:	3e10      	subs	r6, #16
  404d66:	2e10      	cmp	r6, #16
  404d68:	f04f 0e01 	mov.w	lr, #1
  404d6c:	4611      	mov	r1, r2
  404d6e:	46cc      	mov	ip, r9
  404d70:	dced      	bgt.n	404d4e <_vfiprintf_r+0x3b2>
  404d72:	4654      	mov	r4, sl
  404d74:	46e2      	mov	sl, ip
  404d76:	4432      	add	r2, r6
  404d78:	f1be 0f07 	cmp.w	lr, #7
  404d7c:	9211      	str	r2, [sp, #68]	; 0x44
  404d7e:	e88a 0060 	stmia.w	sl, {r5, r6}
  404d82:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404d86:	f300 8369 	bgt.w	40545c <_vfiprintf_r+0xac0>
  404d8a:	f10a 0a08 	add.w	sl, sl, #8
  404d8e:	f10e 0001 	add.w	r0, lr, #1
  404d92:	4671      	mov	r1, lr
  404d94:	e1ab      	b.n	4050ee <_vfiprintf_r+0x752>
  404d96:	9608      	str	r6, [sp, #32]
  404d98:	f013 0220 	ands.w	r2, r3, #32
  404d9c:	f040 838c 	bne.w	4054b8 <_vfiprintf_r+0xb1c>
  404da0:	f013 0110 	ands.w	r1, r3, #16
  404da4:	f040 831a 	bne.w	4053dc <_vfiprintf_r+0xa40>
  404da8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404dac:	f000 8316 	beq.w	4053dc <_vfiprintf_r+0xa40>
  404db0:	9807      	ldr	r0, [sp, #28]
  404db2:	460a      	mov	r2, r1
  404db4:	4601      	mov	r1, r0
  404db6:	3104      	adds	r1, #4
  404db8:	8806      	ldrh	r6, [r0, #0]
  404dba:	9107      	str	r1, [sp, #28]
  404dbc:	2700      	movs	r7, #0
  404dbe:	e720      	b.n	404c02 <_vfiprintf_r+0x266>
  404dc0:	9608      	str	r6, [sp, #32]
  404dc2:	f043 0310 	orr.w	r3, r3, #16
  404dc6:	e7e7      	b.n	404d98 <_vfiprintf_r+0x3fc>
  404dc8:	9608      	str	r6, [sp, #32]
  404dca:	f043 0310 	orr.w	r3, r3, #16
  404dce:	e708      	b.n	404be2 <_vfiprintf_r+0x246>
  404dd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404dd4:	f898 2000 	ldrb.w	r2, [r8]
  404dd8:	e652      	b.n	404a80 <_vfiprintf_r+0xe4>
  404dda:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404dde:	2600      	movs	r6, #0
  404de0:	f818 2b01 	ldrb.w	r2, [r8], #1
  404de4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404de8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404dec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404df0:	2909      	cmp	r1, #9
  404df2:	d9f5      	bls.n	404de0 <_vfiprintf_r+0x444>
  404df4:	e646      	b.n	404a84 <_vfiprintf_r+0xe8>
  404df6:	9608      	str	r6, [sp, #32]
  404df8:	2800      	cmp	r0, #0
  404dfa:	f040 8408 	bne.w	40560e <_vfiprintf_r+0xc72>
  404dfe:	f043 0310 	orr.w	r3, r3, #16
  404e02:	069e      	lsls	r6, r3, #26
  404e04:	f100 834c 	bmi.w	4054a0 <_vfiprintf_r+0xb04>
  404e08:	06dd      	lsls	r5, r3, #27
  404e0a:	f100 82f3 	bmi.w	4053f4 <_vfiprintf_r+0xa58>
  404e0e:	0658      	lsls	r0, r3, #25
  404e10:	f140 82f0 	bpl.w	4053f4 <_vfiprintf_r+0xa58>
  404e14:	9d07      	ldr	r5, [sp, #28]
  404e16:	f9b5 6000 	ldrsh.w	r6, [r5]
  404e1a:	462a      	mov	r2, r5
  404e1c:	17f7      	asrs	r7, r6, #31
  404e1e:	3204      	adds	r2, #4
  404e20:	4630      	mov	r0, r6
  404e22:	4639      	mov	r1, r7
  404e24:	9207      	str	r2, [sp, #28]
  404e26:	2800      	cmp	r0, #0
  404e28:	f171 0200 	sbcs.w	r2, r1, #0
  404e2c:	f2c0 835d 	blt.w	4054ea <_vfiprintf_r+0xb4e>
  404e30:	1c61      	adds	r1, r4, #1
  404e32:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404e36:	f04f 0201 	mov.w	r2, #1
  404e3a:	f47f aeea 	bne.w	404c12 <_vfiprintf_r+0x276>
  404e3e:	ea56 0107 	orrs.w	r1, r6, r7
  404e42:	f000 824d 	beq.w	4052e0 <_vfiprintf_r+0x944>
  404e46:	9302      	str	r3, [sp, #8]
  404e48:	2a01      	cmp	r2, #1
  404e4a:	f000 828c 	beq.w	405366 <_vfiprintf_r+0x9ca>
  404e4e:	2a02      	cmp	r2, #2
  404e50:	f040 825c 	bne.w	40530c <_vfiprintf_r+0x970>
  404e54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404e56:	46cb      	mov	fp, r9
  404e58:	0933      	lsrs	r3, r6, #4
  404e5a:	f006 010f 	and.w	r1, r6, #15
  404e5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404e62:	093a      	lsrs	r2, r7, #4
  404e64:	461e      	mov	r6, r3
  404e66:	4617      	mov	r7, r2
  404e68:	5c43      	ldrb	r3, [r0, r1]
  404e6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404e6e:	ea56 0307 	orrs.w	r3, r6, r7
  404e72:	d1f1      	bne.n	404e58 <_vfiprintf_r+0x4bc>
  404e74:	eba9 030b 	sub.w	r3, r9, fp
  404e78:	9305      	str	r3, [sp, #20]
  404e7a:	e6e1      	b.n	404c40 <_vfiprintf_r+0x2a4>
  404e7c:	2800      	cmp	r0, #0
  404e7e:	f040 83c0 	bne.w	405602 <_vfiprintf_r+0xc66>
  404e82:	0699      	lsls	r1, r3, #26
  404e84:	f100 8367 	bmi.w	405556 <_vfiprintf_r+0xbba>
  404e88:	06da      	lsls	r2, r3, #27
  404e8a:	f100 80f1 	bmi.w	405070 <_vfiprintf_r+0x6d4>
  404e8e:	065b      	lsls	r3, r3, #25
  404e90:	f140 80ee 	bpl.w	405070 <_vfiprintf_r+0x6d4>
  404e94:	9a07      	ldr	r2, [sp, #28]
  404e96:	6813      	ldr	r3, [r2, #0]
  404e98:	3204      	adds	r2, #4
  404e9a:	9207      	str	r2, [sp, #28]
  404e9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404ea0:	801a      	strh	r2, [r3, #0]
  404ea2:	e5b8      	b.n	404a16 <_vfiprintf_r+0x7a>
  404ea4:	9807      	ldr	r0, [sp, #28]
  404ea6:	4a3d      	ldr	r2, [pc, #244]	; (404f9c <_vfiprintf_r+0x600>)
  404ea8:	9608      	str	r6, [sp, #32]
  404eaa:	920b      	str	r2, [sp, #44]	; 0x2c
  404eac:	6806      	ldr	r6, [r0, #0]
  404eae:	2278      	movs	r2, #120	; 0x78
  404eb0:	2130      	movs	r1, #48	; 0x30
  404eb2:	3004      	adds	r0, #4
  404eb4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404eb8:	f043 0302 	orr.w	r3, r3, #2
  404ebc:	9007      	str	r0, [sp, #28]
  404ebe:	2700      	movs	r7, #0
  404ec0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404ec4:	2202      	movs	r2, #2
  404ec6:	e69c      	b.n	404c02 <_vfiprintf_r+0x266>
  404ec8:	9608      	str	r6, [sp, #32]
  404eca:	2800      	cmp	r0, #0
  404ecc:	d099      	beq.n	404e02 <_vfiprintf_r+0x466>
  404ece:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404ed2:	e796      	b.n	404e02 <_vfiprintf_r+0x466>
  404ed4:	f898 2000 	ldrb.w	r2, [r8]
  404ed8:	2d00      	cmp	r5, #0
  404eda:	f47f add1 	bne.w	404a80 <_vfiprintf_r+0xe4>
  404ede:	2001      	movs	r0, #1
  404ee0:	2520      	movs	r5, #32
  404ee2:	e5cd      	b.n	404a80 <_vfiprintf_r+0xe4>
  404ee4:	f043 0301 	orr.w	r3, r3, #1
  404ee8:	f898 2000 	ldrb.w	r2, [r8]
  404eec:	e5c8      	b.n	404a80 <_vfiprintf_r+0xe4>
  404eee:	9608      	str	r6, [sp, #32]
  404ef0:	2800      	cmp	r0, #0
  404ef2:	f040 8393 	bne.w	40561c <_vfiprintf_r+0xc80>
  404ef6:	4929      	ldr	r1, [pc, #164]	; (404f9c <_vfiprintf_r+0x600>)
  404ef8:	910b      	str	r1, [sp, #44]	; 0x2c
  404efa:	069f      	lsls	r7, r3, #26
  404efc:	f100 82e8 	bmi.w	4054d0 <_vfiprintf_r+0xb34>
  404f00:	9807      	ldr	r0, [sp, #28]
  404f02:	06de      	lsls	r6, r3, #27
  404f04:	4601      	mov	r1, r0
  404f06:	f100 8270 	bmi.w	4053ea <_vfiprintf_r+0xa4e>
  404f0a:	065d      	lsls	r5, r3, #25
  404f0c:	f140 826d 	bpl.w	4053ea <_vfiprintf_r+0xa4e>
  404f10:	3104      	adds	r1, #4
  404f12:	8806      	ldrh	r6, [r0, #0]
  404f14:	9107      	str	r1, [sp, #28]
  404f16:	2700      	movs	r7, #0
  404f18:	07d8      	lsls	r0, r3, #31
  404f1a:	f140 8222 	bpl.w	405362 <_vfiprintf_r+0x9c6>
  404f1e:	ea56 0107 	orrs.w	r1, r6, r7
  404f22:	f000 821e 	beq.w	405362 <_vfiprintf_r+0x9c6>
  404f26:	2130      	movs	r1, #48	; 0x30
  404f28:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404f2c:	f043 0302 	orr.w	r3, r3, #2
  404f30:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404f34:	2202      	movs	r2, #2
  404f36:	e664      	b.n	404c02 <_vfiprintf_r+0x266>
  404f38:	9608      	str	r6, [sp, #32]
  404f3a:	2800      	cmp	r0, #0
  404f3c:	f040 836b 	bne.w	405616 <_vfiprintf_r+0xc7a>
  404f40:	4917      	ldr	r1, [pc, #92]	; (404fa0 <_vfiprintf_r+0x604>)
  404f42:	910b      	str	r1, [sp, #44]	; 0x2c
  404f44:	e7d9      	b.n	404efa <_vfiprintf_r+0x55e>
  404f46:	9907      	ldr	r1, [sp, #28]
  404f48:	9608      	str	r6, [sp, #32]
  404f4a:	680a      	ldr	r2, [r1, #0]
  404f4c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404f50:	f04f 0000 	mov.w	r0, #0
  404f54:	460a      	mov	r2, r1
  404f56:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404f5a:	3204      	adds	r2, #4
  404f5c:	2001      	movs	r0, #1
  404f5e:	9001      	str	r0, [sp, #4]
  404f60:	9207      	str	r2, [sp, #28]
  404f62:	9005      	str	r0, [sp, #20]
  404f64:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404f68:	9302      	str	r3, [sp, #8]
  404f6a:	2400      	movs	r4, #0
  404f6c:	e670      	b.n	404c50 <_vfiprintf_r+0x2b4>
  404f6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404f72:	f898 2000 	ldrb.w	r2, [r8]
  404f76:	e583      	b.n	404a80 <_vfiprintf_r+0xe4>
  404f78:	f898 2000 	ldrb.w	r2, [r8]
  404f7c:	2a6c      	cmp	r2, #108	; 0x6c
  404f7e:	bf03      	ittte	eq
  404f80:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404f84:	f043 0320 	orreq.w	r3, r3, #32
  404f88:	f108 0801 	addeq.w	r8, r8, #1
  404f8c:	f043 0310 	orrne.w	r3, r3, #16
  404f90:	e576      	b.n	404a80 <_vfiprintf_r+0xe4>
  404f92:	bf00      	nop
  404f94:	00407258 	.word	0x00407258
  404f98:	00407268 	.word	0x00407268
  404f9c:	0040723c 	.word	0x0040723c
  404fa0:	00407228 	.word	0x00407228
  404fa4:	9907      	ldr	r1, [sp, #28]
  404fa6:	680e      	ldr	r6, [r1, #0]
  404fa8:	460a      	mov	r2, r1
  404faa:	2e00      	cmp	r6, #0
  404fac:	f102 0204 	add.w	r2, r2, #4
  404fb0:	f6ff ae0f 	blt.w	404bd2 <_vfiprintf_r+0x236>
  404fb4:	9207      	str	r2, [sp, #28]
  404fb6:	f898 2000 	ldrb.w	r2, [r8]
  404fba:	e561      	b.n	404a80 <_vfiprintf_r+0xe4>
  404fbc:	f898 2000 	ldrb.w	r2, [r8]
  404fc0:	2001      	movs	r0, #1
  404fc2:	252b      	movs	r5, #43	; 0x2b
  404fc4:	e55c      	b.n	404a80 <_vfiprintf_r+0xe4>
  404fc6:	9907      	ldr	r1, [sp, #28]
  404fc8:	9608      	str	r6, [sp, #32]
  404fca:	f8d1 b000 	ldr.w	fp, [r1]
  404fce:	f04f 0200 	mov.w	r2, #0
  404fd2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404fd6:	1d0e      	adds	r6, r1, #4
  404fd8:	f1bb 0f00 	cmp.w	fp, #0
  404fdc:	f000 82e5 	beq.w	4055aa <_vfiprintf_r+0xc0e>
  404fe0:	1c67      	adds	r7, r4, #1
  404fe2:	f000 82c4 	beq.w	40556e <_vfiprintf_r+0xbd2>
  404fe6:	4622      	mov	r2, r4
  404fe8:	2100      	movs	r1, #0
  404fea:	4658      	mov	r0, fp
  404fec:	9301      	str	r3, [sp, #4]
  404fee:	f001 f91f 	bl	406230 <memchr>
  404ff2:	9b01      	ldr	r3, [sp, #4]
  404ff4:	2800      	cmp	r0, #0
  404ff6:	f000 82e5 	beq.w	4055c4 <_vfiprintf_r+0xc28>
  404ffa:	eba0 020b 	sub.w	r2, r0, fp
  404ffe:	9205      	str	r2, [sp, #20]
  405000:	9607      	str	r6, [sp, #28]
  405002:	9302      	str	r3, [sp, #8]
  405004:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405008:	2400      	movs	r4, #0
  40500a:	e619      	b.n	404c40 <_vfiprintf_r+0x2a4>
  40500c:	f898 2000 	ldrb.w	r2, [r8]
  405010:	2a2a      	cmp	r2, #42	; 0x2a
  405012:	f108 0701 	add.w	r7, r8, #1
  405016:	f000 82e9 	beq.w	4055ec <_vfiprintf_r+0xc50>
  40501a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40501e:	2909      	cmp	r1, #9
  405020:	46b8      	mov	r8, r7
  405022:	f04f 0400 	mov.w	r4, #0
  405026:	f63f ad2d 	bhi.w	404a84 <_vfiprintf_r+0xe8>
  40502a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40502e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405032:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405036:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40503a:	2909      	cmp	r1, #9
  40503c:	d9f5      	bls.n	40502a <_vfiprintf_r+0x68e>
  40503e:	e521      	b.n	404a84 <_vfiprintf_r+0xe8>
  405040:	f043 0320 	orr.w	r3, r3, #32
  405044:	f898 2000 	ldrb.w	r2, [r8]
  405048:	e51a      	b.n	404a80 <_vfiprintf_r+0xe4>
  40504a:	9608      	str	r6, [sp, #32]
  40504c:	2800      	cmp	r0, #0
  40504e:	f040 82db 	bne.w	405608 <_vfiprintf_r+0xc6c>
  405052:	2a00      	cmp	r2, #0
  405054:	f000 80e7 	beq.w	405226 <_vfiprintf_r+0x88a>
  405058:	2101      	movs	r1, #1
  40505a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40505e:	f04f 0200 	mov.w	r2, #0
  405062:	9101      	str	r1, [sp, #4]
  405064:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405068:	9105      	str	r1, [sp, #20]
  40506a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40506e:	e77b      	b.n	404f68 <_vfiprintf_r+0x5cc>
  405070:	9a07      	ldr	r2, [sp, #28]
  405072:	6813      	ldr	r3, [r2, #0]
  405074:	3204      	adds	r2, #4
  405076:	9207      	str	r2, [sp, #28]
  405078:	9a03      	ldr	r2, [sp, #12]
  40507a:	601a      	str	r2, [r3, #0]
  40507c:	e4cb      	b.n	404a16 <_vfiprintf_r+0x7a>
  40507e:	aa0f      	add	r2, sp, #60	; 0x3c
  405080:	9904      	ldr	r1, [sp, #16]
  405082:	4620      	mov	r0, r4
  405084:	f7ff fc4a 	bl	40491c <__sprint_r.part.0>
  405088:	2800      	cmp	r0, #0
  40508a:	f040 8139 	bne.w	405300 <_vfiprintf_r+0x964>
  40508e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405090:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405092:	f101 0c01 	add.w	ip, r1, #1
  405096:	46ce      	mov	lr, r9
  405098:	e5ff      	b.n	404c9a <_vfiprintf_r+0x2fe>
  40509a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40509c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40509e:	1c48      	adds	r0, r1, #1
  4050a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4050a4:	2d00      	cmp	r5, #0
  4050a6:	f43f ae22 	beq.w	404cee <_vfiprintf_r+0x352>
  4050aa:	3201      	adds	r2, #1
  4050ac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4050b0:	2101      	movs	r1, #1
  4050b2:	2807      	cmp	r0, #7
  4050b4:	9211      	str	r2, [sp, #68]	; 0x44
  4050b6:	9010      	str	r0, [sp, #64]	; 0x40
  4050b8:	f8ca 5000 	str.w	r5, [sl]
  4050bc:	f8ca 1004 	str.w	r1, [sl, #4]
  4050c0:	f340 8108 	ble.w	4052d4 <_vfiprintf_r+0x938>
  4050c4:	2a00      	cmp	r2, #0
  4050c6:	f040 81bc 	bne.w	405442 <_vfiprintf_r+0xaa6>
  4050ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4050cc:	2b00      	cmp	r3, #0
  4050ce:	f43f ae1f 	beq.w	404d10 <_vfiprintf_r+0x374>
  4050d2:	ab0e      	add	r3, sp, #56	; 0x38
  4050d4:	2202      	movs	r2, #2
  4050d6:	4608      	mov	r0, r1
  4050d8:	931c      	str	r3, [sp, #112]	; 0x70
  4050da:	921d      	str	r2, [sp, #116]	; 0x74
  4050dc:	46ca      	mov	sl, r9
  4050de:	4601      	mov	r1, r0
  4050e0:	f10a 0a08 	add.w	sl, sl, #8
  4050e4:	3001      	adds	r0, #1
  4050e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050e8:	2b80      	cmp	r3, #128	; 0x80
  4050ea:	f43f ae19 	beq.w	404d20 <_vfiprintf_r+0x384>
  4050ee:	9b05      	ldr	r3, [sp, #20]
  4050f0:	1ae4      	subs	r4, r4, r3
  4050f2:	2c00      	cmp	r4, #0
  4050f4:	dd2e      	ble.n	405154 <_vfiprintf_r+0x7b8>
  4050f6:	2c10      	cmp	r4, #16
  4050f8:	4db3      	ldr	r5, [pc, #716]	; (4053c8 <_vfiprintf_r+0xa2c>)
  4050fa:	dd1e      	ble.n	40513a <_vfiprintf_r+0x79e>
  4050fc:	46d6      	mov	lr, sl
  4050fe:	2610      	movs	r6, #16
  405100:	9f06      	ldr	r7, [sp, #24]
  405102:	f8dd a010 	ldr.w	sl, [sp, #16]
  405106:	e006      	b.n	405116 <_vfiprintf_r+0x77a>
  405108:	1c88      	adds	r0, r1, #2
  40510a:	f10e 0e08 	add.w	lr, lr, #8
  40510e:	4619      	mov	r1, r3
  405110:	3c10      	subs	r4, #16
  405112:	2c10      	cmp	r4, #16
  405114:	dd10      	ble.n	405138 <_vfiprintf_r+0x79c>
  405116:	1c4b      	adds	r3, r1, #1
  405118:	3210      	adds	r2, #16
  40511a:	2b07      	cmp	r3, #7
  40511c:	9211      	str	r2, [sp, #68]	; 0x44
  40511e:	e88e 0060 	stmia.w	lr, {r5, r6}
  405122:	9310      	str	r3, [sp, #64]	; 0x40
  405124:	ddf0      	ble.n	405108 <_vfiprintf_r+0x76c>
  405126:	2a00      	cmp	r2, #0
  405128:	d165      	bne.n	4051f6 <_vfiprintf_r+0x85a>
  40512a:	3c10      	subs	r4, #16
  40512c:	2c10      	cmp	r4, #16
  40512e:	f04f 0001 	mov.w	r0, #1
  405132:	4611      	mov	r1, r2
  405134:	46ce      	mov	lr, r9
  405136:	dcee      	bgt.n	405116 <_vfiprintf_r+0x77a>
  405138:	46f2      	mov	sl, lr
  40513a:	4422      	add	r2, r4
  40513c:	2807      	cmp	r0, #7
  40513e:	9211      	str	r2, [sp, #68]	; 0x44
  405140:	f8ca 5000 	str.w	r5, [sl]
  405144:	f8ca 4004 	str.w	r4, [sl, #4]
  405148:	9010      	str	r0, [sp, #64]	; 0x40
  40514a:	f300 8085 	bgt.w	405258 <_vfiprintf_r+0x8bc>
  40514e:	f10a 0a08 	add.w	sl, sl, #8
  405152:	3001      	adds	r0, #1
  405154:	9905      	ldr	r1, [sp, #20]
  405156:	f8ca b000 	str.w	fp, [sl]
  40515a:	440a      	add	r2, r1
  40515c:	2807      	cmp	r0, #7
  40515e:	9211      	str	r2, [sp, #68]	; 0x44
  405160:	f8ca 1004 	str.w	r1, [sl, #4]
  405164:	9010      	str	r0, [sp, #64]	; 0x40
  405166:	f340 8082 	ble.w	40526e <_vfiprintf_r+0x8d2>
  40516a:	2a00      	cmp	r2, #0
  40516c:	f040 8118 	bne.w	4053a0 <_vfiprintf_r+0xa04>
  405170:	9b02      	ldr	r3, [sp, #8]
  405172:	9210      	str	r2, [sp, #64]	; 0x40
  405174:	0758      	lsls	r0, r3, #29
  405176:	d535      	bpl.n	4051e4 <_vfiprintf_r+0x848>
  405178:	9b08      	ldr	r3, [sp, #32]
  40517a:	9901      	ldr	r1, [sp, #4]
  40517c:	1a5c      	subs	r4, r3, r1
  40517e:	2c00      	cmp	r4, #0
  405180:	f340 80e7 	ble.w	405352 <_vfiprintf_r+0x9b6>
  405184:	46ca      	mov	sl, r9
  405186:	2c10      	cmp	r4, #16
  405188:	f340 8218 	ble.w	4055bc <_vfiprintf_r+0xc20>
  40518c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40518e:	4e8f      	ldr	r6, [pc, #572]	; (4053cc <_vfiprintf_r+0xa30>)
  405190:	9f06      	ldr	r7, [sp, #24]
  405192:	f8dd b010 	ldr.w	fp, [sp, #16]
  405196:	2510      	movs	r5, #16
  405198:	e006      	b.n	4051a8 <_vfiprintf_r+0x80c>
  40519a:	1c88      	adds	r0, r1, #2
  40519c:	f10a 0a08 	add.w	sl, sl, #8
  4051a0:	4619      	mov	r1, r3
  4051a2:	3c10      	subs	r4, #16
  4051a4:	2c10      	cmp	r4, #16
  4051a6:	dd11      	ble.n	4051cc <_vfiprintf_r+0x830>
  4051a8:	1c4b      	adds	r3, r1, #1
  4051aa:	3210      	adds	r2, #16
  4051ac:	2b07      	cmp	r3, #7
  4051ae:	9211      	str	r2, [sp, #68]	; 0x44
  4051b0:	f8ca 6000 	str.w	r6, [sl]
  4051b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4051b8:	9310      	str	r3, [sp, #64]	; 0x40
  4051ba:	ddee      	ble.n	40519a <_vfiprintf_r+0x7fe>
  4051bc:	bb42      	cbnz	r2, 405210 <_vfiprintf_r+0x874>
  4051be:	3c10      	subs	r4, #16
  4051c0:	2c10      	cmp	r4, #16
  4051c2:	f04f 0001 	mov.w	r0, #1
  4051c6:	4611      	mov	r1, r2
  4051c8:	46ca      	mov	sl, r9
  4051ca:	dced      	bgt.n	4051a8 <_vfiprintf_r+0x80c>
  4051cc:	4422      	add	r2, r4
  4051ce:	2807      	cmp	r0, #7
  4051d0:	9211      	str	r2, [sp, #68]	; 0x44
  4051d2:	f8ca 6000 	str.w	r6, [sl]
  4051d6:	f8ca 4004 	str.w	r4, [sl, #4]
  4051da:	9010      	str	r0, [sp, #64]	; 0x40
  4051dc:	dd51      	ble.n	405282 <_vfiprintf_r+0x8e6>
  4051de:	2a00      	cmp	r2, #0
  4051e0:	f040 819b 	bne.w	40551a <_vfiprintf_r+0xb7e>
  4051e4:	9b03      	ldr	r3, [sp, #12]
  4051e6:	9a08      	ldr	r2, [sp, #32]
  4051e8:	9901      	ldr	r1, [sp, #4]
  4051ea:	428a      	cmp	r2, r1
  4051ec:	bfac      	ite	ge
  4051ee:	189b      	addge	r3, r3, r2
  4051f0:	185b      	addlt	r3, r3, r1
  4051f2:	9303      	str	r3, [sp, #12]
  4051f4:	e04e      	b.n	405294 <_vfiprintf_r+0x8f8>
  4051f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4051f8:	4651      	mov	r1, sl
  4051fa:	4638      	mov	r0, r7
  4051fc:	f7ff fb8e 	bl	40491c <__sprint_r.part.0>
  405200:	2800      	cmp	r0, #0
  405202:	f040 813f 	bne.w	405484 <_vfiprintf_r+0xae8>
  405206:	9910      	ldr	r1, [sp, #64]	; 0x40
  405208:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40520a:	1c48      	adds	r0, r1, #1
  40520c:	46ce      	mov	lr, r9
  40520e:	e77f      	b.n	405110 <_vfiprintf_r+0x774>
  405210:	aa0f      	add	r2, sp, #60	; 0x3c
  405212:	4659      	mov	r1, fp
  405214:	4638      	mov	r0, r7
  405216:	f7ff fb81 	bl	40491c <__sprint_r.part.0>
  40521a:	b960      	cbnz	r0, 405236 <_vfiprintf_r+0x89a>
  40521c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40521e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405220:	1c48      	adds	r0, r1, #1
  405222:	46ca      	mov	sl, r9
  405224:	e7bd      	b.n	4051a2 <_vfiprintf_r+0x806>
  405226:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405228:	f8dd b010 	ldr.w	fp, [sp, #16]
  40522c:	2b00      	cmp	r3, #0
  40522e:	f040 81d4 	bne.w	4055da <_vfiprintf_r+0xc3e>
  405232:	2300      	movs	r3, #0
  405234:	9310      	str	r3, [sp, #64]	; 0x40
  405236:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40523a:	f013 0f01 	tst.w	r3, #1
  40523e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405242:	d102      	bne.n	40524a <_vfiprintf_r+0x8ae>
  405244:	059a      	lsls	r2, r3, #22
  405246:	f140 80de 	bpl.w	405406 <_vfiprintf_r+0xa6a>
  40524a:	065b      	lsls	r3, r3, #25
  40524c:	f53f acb2 	bmi.w	404bb4 <_vfiprintf_r+0x218>
  405250:	9803      	ldr	r0, [sp, #12]
  405252:	b02d      	add	sp, #180	; 0xb4
  405254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405258:	2a00      	cmp	r2, #0
  40525a:	f040 8106 	bne.w	40546a <_vfiprintf_r+0xace>
  40525e:	9a05      	ldr	r2, [sp, #20]
  405260:	921d      	str	r2, [sp, #116]	; 0x74
  405262:	2301      	movs	r3, #1
  405264:	9211      	str	r2, [sp, #68]	; 0x44
  405266:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40526a:	9310      	str	r3, [sp, #64]	; 0x40
  40526c:	46ca      	mov	sl, r9
  40526e:	f10a 0a08 	add.w	sl, sl, #8
  405272:	9b02      	ldr	r3, [sp, #8]
  405274:	0759      	lsls	r1, r3, #29
  405276:	d504      	bpl.n	405282 <_vfiprintf_r+0x8e6>
  405278:	9b08      	ldr	r3, [sp, #32]
  40527a:	9901      	ldr	r1, [sp, #4]
  40527c:	1a5c      	subs	r4, r3, r1
  40527e:	2c00      	cmp	r4, #0
  405280:	dc81      	bgt.n	405186 <_vfiprintf_r+0x7ea>
  405282:	9b03      	ldr	r3, [sp, #12]
  405284:	9908      	ldr	r1, [sp, #32]
  405286:	9801      	ldr	r0, [sp, #4]
  405288:	4281      	cmp	r1, r0
  40528a:	bfac      	ite	ge
  40528c:	185b      	addge	r3, r3, r1
  40528e:	181b      	addlt	r3, r3, r0
  405290:	9303      	str	r3, [sp, #12]
  405292:	bb72      	cbnz	r2, 4052f2 <_vfiprintf_r+0x956>
  405294:	2300      	movs	r3, #0
  405296:	9310      	str	r3, [sp, #64]	; 0x40
  405298:	46ca      	mov	sl, r9
  40529a:	f7ff bbbc 	b.w	404a16 <_vfiprintf_r+0x7a>
  40529e:	aa0f      	add	r2, sp, #60	; 0x3c
  4052a0:	9904      	ldr	r1, [sp, #16]
  4052a2:	4620      	mov	r0, r4
  4052a4:	f7ff fb3a 	bl	40491c <__sprint_r.part.0>
  4052a8:	bb50      	cbnz	r0, 405300 <_vfiprintf_r+0x964>
  4052aa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052ae:	f101 0e01 	add.w	lr, r1, #1
  4052b2:	46cc      	mov	ip, r9
  4052b4:	e548      	b.n	404d48 <_vfiprintf_r+0x3ac>
  4052b6:	2a00      	cmp	r2, #0
  4052b8:	f040 8140 	bne.w	40553c <_vfiprintf_r+0xba0>
  4052bc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4052c0:	2900      	cmp	r1, #0
  4052c2:	f000 811b 	beq.w	4054fc <_vfiprintf_r+0xb60>
  4052c6:	2201      	movs	r2, #1
  4052c8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4052cc:	4610      	mov	r0, r2
  4052ce:	921d      	str	r2, [sp, #116]	; 0x74
  4052d0:	911c      	str	r1, [sp, #112]	; 0x70
  4052d2:	46ca      	mov	sl, r9
  4052d4:	4601      	mov	r1, r0
  4052d6:	f10a 0a08 	add.w	sl, sl, #8
  4052da:	3001      	adds	r0, #1
  4052dc:	e507      	b.n	404cee <_vfiprintf_r+0x352>
  4052de:	9b02      	ldr	r3, [sp, #8]
  4052e0:	2a01      	cmp	r2, #1
  4052e2:	f000 8098 	beq.w	405416 <_vfiprintf_r+0xa7a>
  4052e6:	2a02      	cmp	r2, #2
  4052e8:	d10d      	bne.n	405306 <_vfiprintf_r+0x96a>
  4052ea:	9302      	str	r3, [sp, #8]
  4052ec:	2600      	movs	r6, #0
  4052ee:	2700      	movs	r7, #0
  4052f0:	e5b0      	b.n	404e54 <_vfiprintf_r+0x4b8>
  4052f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4052f4:	9904      	ldr	r1, [sp, #16]
  4052f6:	9806      	ldr	r0, [sp, #24]
  4052f8:	f7ff fb10 	bl	40491c <__sprint_r.part.0>
  4052fc:	2800      	cmp	r0, #0
  4052fe:	d0c9      	beq.n	405294 <_vfiprintf_r+0x8f8>
  405300:	f8dd b010 	ldr.w	fp, [sp, #16]
  405304:	e797      	b.n	405236 <_vfiprintf_r+0x89a>
  405306:	9302      	str	r3, [sp, #8]
  405308:	2600      	movs	r6, #0
  40530a:	2700      	movs	r7, #0
  40530c:	4649      	mov	r1, r9
  40530e:	e000      	b.n	405312 <_vfiprintf_r+0x976>
  405310:	4659      	mov	r1, fp
  405312:	08f2      	lsrs	r2, r6, #3
  405314:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405318:	08f8      	lsrs	r0, r7, #3
  40531a:	f006 0307 	and.w	r3, r6, #7
  40531e:	4607      	mov	r7, r0
  405320:	4616      	mov	r6, r2
  405322:	3330      	adds	r3, #48	; 0x30
  405324:	ea56 0207 	orrs.w	r2, r6, r7
  405328:	f801 3c01 	strb.w	r3, [r1, #-1]
  40532c:	f101 3bff 	add.w	fp, r1, #4294967295
  405330:	d1ee      	bne.n	405310 <_vfiprintf_r+0x974>
  405332:	9a02      	ldr	r2, [sp, #8]
  405334:	07d6      	lsls	r6, r2, #31
  405336:	f57f ad9d 	bpl.w	404e74 <_vfiprintf_r+0x4d8>
  40533a:	2b30      	cmp	r3, #48	; 0x30
  40533c:	f43f ad9a 	beq.w	404e74 <_vfiprintf_r+0x4d8>
  405340:	3902      	subs	r1, #2
  405342:	2330      	movs	r3, #48	; 0x30
  405344:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405348:	eba9 0301 	sub.w	r3, r9, r1
  40534c:	9305      	str	r3, [sp, #20]
  40534e:	468b      	mov	fp, r1
  405350:	e476      	b.n	404c40 <_vfiprintf_r+0x2a4>
  405352:	9b03      	ldr	r3, [sp, #12]
  405354:	9a08      	ldr	r2, [sp, #32]
  405356:	428a      	cmp	r2, r1
  405358:	bfac      	ite	ge
  40535a:	189b      	addge	r3, r3, r2
  40535c:	185b      	addlt	r3, r3, r1
  40535e:	9303      	str	r3, [sp, #12]
  405360:	e798      	b.n	405294 <_vfiprintf_r+0x8f8>
  405362:	2202      	movs	r2, #2
  405364:	e44d      	b.n	404c02 <_vfiprintf_r+0x266>
  405366:	2f00      	cmp	r7, #0
  405368:	bf08      	it	eq
  40536a:	2e0a      	cmpeq	r6, #10
  40536c:	d352      	bcc.n	405414 <_vfiprintf_r+0xa78>
  40536e:	46cb      	mov	fp, r9
  405370:	4630      	mov	r0, r6
  405372:	4639      	mov	r1, r7
  405374:	220a      	movs	r2, #10
  405376:	2300      	movs	r3, #0
  405378:	f001 fbc6 	bl	406b08 <__aeabi_uldivmod>
  40537c:	3230      	adds	r2, #48	; 0x30
  40537e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405382:	4630      	mov	r0, r6
  405384:	4639      	mov	r1, r7
  405386:	2300      	movs	r3, #0
  405388:	220a      	movs	r2, #10
  40538a:	f001 fbbd 	bl	406b08 <__aeabi_uldivmod>
  40538e:	4606      	mov	r6, r0
  405390:	460f      	mov	r7, r1
  405392:	ea56 0307 	orrs.w	r3, r6, r7
  405396:	d1eb      	bne.n	405370 <_vfiprintf_r+0x9d4>
  405398:	e56c      	b.n	404e74 <_vfiprintf_r+0x4d8>
  40539a:	9405      	str	r4, [sp, #20]
  40539c:	46cb      	mov	fp, r9
  40539e:	e44f      	b.n	404c40 <_vfiprintf_r+0x2a4>
  4053a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4053a2:	9904      	ldr	r1, [sp, #16]
  4053a4:	9806      	ldr	r0, [sp, #24]
  4053a6:	f7ff fab9 	bl	40491c <__sprint_r.part.0>
  4053aa:	2800      	cmp	r0, #0
  4053ac:	d1a8      	bne.n	405300 <_vfiprintf_r+0x964>
  4053ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053b0:	46ca      	mov	sl, r9
  4053b2:	e75e      	b.n	405272 <_vfiprintf_r+0x8d6>
  4053b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4053b6:	9904      	ldr	r1, [sp, #16]
  4053b8:	9806      	ldr	r0, [sp, #24]
  4053ba:	f7ff faaf 	bl	40491c <__sprint_r.part.0>
  4053be:	2800      	cmp	r0, #0
  4053c0:	d19e      	bne.n	405300 <_vfiprintf_r+0x964>
  4053c2:	46ca      	mov	sl, r9
  4053c4:	f7ff bbc0 	b.w	404b48 <_vfiprintf_r+0x1ac>
  4053c8:	00407268 	.word	0x00407268
  4053cc:	00407258 	.word	0x00407258
  4053d0:	3104      	adds	r1, #4
  4053d2:	6816      	ldr	r6, [r2, #0]
  4053d4:	9107      	str	r1, [sp, #28]
  4053d6:	2201      	movs	r2, #1
  4053d8:	2700      	movs	r7, #0
  4053da:	e412      	b.n	404c02 <_vfiprintf_r+0x266>
  4053dc:	9807      	ldr	r0, [sp, #28]
  4053de:	4601      	mov	r1, r0
  4053e0:	3104      	adds	r1, #4
  4053e2:	6806      	ldr	r6, [r0, #0]
  4053e4:	9107      	str	r1, [sp, #28]
  4053e6:	2700      	movs	r7, #0
  4053e8:	e40b      	b.n	404c02 <_vfiprintf_r+0x266>
  4053ea:	680e      	ldr	r6, [r1, #0]
  4053ec:	3104      	adds	r1, #4
  4053ee:	9107      	str	r1, [sp, #28]
  4053f0:	2700      	movs	r7, #0
  4053f2:	e591      	b.n	404f18 <_vfiprintf_r+0x57c>
  4053f4:	9907      	ldr	r1, [sp, #28]
  4053f6:	680e      	ldr	r6, [r1, #0]
  4053f8:	460a      	mov	r2, r1
  4053fa:	17f7      	asrs	r7, r6, #31
  4053fc:	3204      	adds	r2, #4
  4053fe:	9207      	str	r2, [sp, #28]
  405400:	4630      	mov	r0, r6
  405402:	4639      	mov	r1, r7
  405404:	e50f      	b.n	404e26 <_vfiprintf_r+0x48a>
  405406:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40540a:	f000 fe7f 	bl	40610c <__retarget_lock_release_recursive>
  40540e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405412:	e71a      	b.n	40524a <_vfiprintf_r+0x8ae>
  405414:	9b02      	ldr	r3, [sp, #8]
  405416:	9302      	str	r3, [sp, #8]
  405418:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40541c:	3630      	adds	r6, #48	; 0x30
  40541e:	2301      	movs	r3, #1
  405420:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405424:	9305      	str	r3, [sp, #20]
  405426:	e40b      	b.n	404c40 <_vfiprintf_r+0x2a4>
  405428:	aa0f      	add	r2, sp, #60	; 0x3c
  40542a:	9904      	ldr	r1, [sp, #16]
  40542c:	9806      	ldr	r0, [sp, #24]
  40542e:	f7ff fa75 	bl	40491c <__sprint_r.part.0>
  405432:	2800      	cmp	r0, #0
  405434:	f47f af64 	bne.w	405300 <_vfiprintf_r+0x964>
  405438:	9910      	ldr	r1, [sp, #64]	; 0x40
  40543a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40543c:	1c48      	adds	r0, r1, #1
  40543e:	46ca      	mov	sl, r9
  405440:	e651      	b.n	4050e6 <_vfiprintf_r+0x74a>
  405442:	aa0f      	add	r2, sp, #60	; 0x3c
  405444:	9904      	ldr	r1, [sp, #16]
  405446:	9806      	ldr	r0, [sp, #24]
  405448:	f7ff fa68 	bl	40491c <__sprint_r.part.0>
  40544c:	2800      	cmp	r0, #0
  40544e:	f47f af57 	bne.w	405300 <_vfiprintf_r+0x964>
  405452:	9910      	ldr	r1, [sp, #64]	; 0x40
  405454:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405456:	1c48      	adds	r0, r1, #1
  405458:	46ca      	mov	sl, r9
  40545a:	e448      	b.n	404cee <_vfiprintf_r+0x352>
  40545c:	2a00      	cmp	r2, #0
  40545e:	f040 8091 	bne.w	405584 <_vfiprintf_r+0xbe8>
  405462:	2001      	movs	r0, #1
  405464:	4611      	mov	r1, r2
  405466:	46ca      	mov	sl, r9
  405468:	e641      	b.n	4050ee <_vfiprintf_r+0x752>
  40546a:	aa0f      	add	r2, sp, #60	; 0x3c
  40546c:	9904      	ldr	r1, [sp, #16]
  40546e:	9806      	ldr	r0, [sp, #24]
  405470:	f7ff fa54 	bl	40491c <__sprint_r.part.0>
  405474:	2800      	cmp	r0, #0
  405476:	f47f af43 	bne.w	405300 <_vfiprintf_r+0x964>
  40547a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40547c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40547e:	3001      	adds	r0, #1
  405480:	46ca      	mov	sl, r9
  405482:	e667      	b.n	405154 <_vfiprintf_r+0x7b8>
  405484:	46d3      	mov	fp, sl
  405486:	e6d6      	b.n	405236 <_vfiprintf_r+0x89a>
  405488:	9e07      	ldr	r6, [sp, #28]
  40548a:	3607      	adds	r6, #7
  40548c:	f026 0207 	bic.w	r2, r6, #7
  405490:	f102 0108 	add.w	r1, r2, #8
  405494:	e9d2 6700 	ldrd	r6, r7, [r2]
  405498:	9107      	str	r1, [sp, #28]
  40549a:	2201      	movs	r2, #1
  40549c:	f7ff bbb1 	b.w	404c02 <_vfiprintf_r+0x266>
  4054a0:	9e07      	ldr	r6, [sp, #28]
  4054a2:	3607      	adds	r6, #7
  4054a4:	f026 0607 	bic.w	r6, r6, #7
  4054a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4054ac:	f106 0208 	add.w	r2, r6, #8
  4054b0:	9207      	str	r2, [sp, #28]
  4054b2:	4606      	mov	r6, r0
  4054b4:	460f      	mov	r7, r1
  4054b6:	e4b6      	b.n	404e26 <_vfiprintf_r+0x48a>
  4054b8:	9e07      	ldr	r6, [sp, #28]
  4054ba:	3607      	adds	r6, #7
  4054bc:	f026 0207 	bic.w	r2, r6, #7
  4054c0:	f102 0108 	add.w	r1, r2, #8
  4054c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4054c8:	9107      	str	r1, [sp, #28]
  4054ca:	2200      	movs	r2, #0
  4054cc:	f7ff bb99 	b.w	404c02 <_vfiprintf_r+0x266>
  4054d0:	9e07      	ldr	r6, [sp, #28]
  4054d2:	3607      	adds	r6, #7
  4054d4:	f026 0107 	bic.w	r1, r6, #7
  4054d8:	f101 0008 	add.w	r0, r1, #8
  4054dc:	9007      	str	r0, [sp, #28]
  4054de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4054e2:	e519      	b.n	404f18 <_vfiprintf_r+0x57c>
  4054e4:	46cb      	mov	fp, r9
  4054e6:	f7ff bbab 	b.w	404c40 <_vfiprintf_r+0x2a4>
  4054ea:	252d      	movs	r5, #45	; 0x2d
  4054ec:	4276      	negs	r6, r6
  4054ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4054f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4054f6:	2201      	movs	r2, #1
  4054f8:	f7ff bb88 	b.w	404c0c <_vfiprintf_r+0x270>
  4054fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054fe:	b9b3      	cbnz	r3, 40552e <_vfiprintf_r+0xb92>
  405500:	4611      	mov	r1, r2
  405502:	2001      	movs	r0, #1
  405504:	46ca      	mov	sl, r9
  405506:	e5f2      	b.n	4050ee <_vfiprintf_r+0x752>
  405508:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40550c:	f000 fdfe 	bl	40610c <__retarget_lock_release_recursive>
  405510:	f04f 33ff 	mov.w	r3, #4294967295
  405514:	9303      	str	r3, [sp, #12]
  405516:	f7ff bb50 	b.w	404bba <_vfiprintf_r+0x21e>
  40551a:	aa0f      	add	r2, sp, #60	; 0x3c
  40551c:	9904      	ldr	r1, [sp, #16]
  40551e:	9806      	ldr	r0, [sp, #24]
  405520:	f7ff f9fc 	bl	40491c <__sprint_r.part.0>
  405524:	2800      	cmp	r0, #0
  405526:	f47f aeeb 	bne.w	405300 <_vfiprintf_r+0x964>
  40552a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40552c:	e6a9      	b.n	405282 <_vfiprintf_r+0x8e6>
  40552e:	ab0e      	add	r3, sp, #56	; 0x38
  405530:	2202      	movs	r2, #2
  405532:	931c      	str	r3, [sp, #112]	; 0x70
  405534:	921d      	str	r2, [sp, #116]	; 0x74
  405536:	2001      	movs	r0, #1
  405538:	46ca      	mov	sl, r9
  40553a:	e5d0      	b.n	4050de <_vfiprintf_r+0x742>
  40553c:	aa0f      	add	r2, sp, #60	; 0x3c
  40553e:	9904      	ldr	r1, [sp, #16]
  405540:	9806      	ldr	r0, [sp, #24]
  405542:	f7ff f9eb 	bl	40491c <__sprint_r.part.0>
  405546:	2800      	cmp	r0, #0
  405548:	f47f aeda 	bne.w	405300 <_vfiprintf_r+0x964>
  40554c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40554e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405550:	1c48      	adds	r0, r1, #1
  405552:	46ca      	mov	sl, r9
  405554:	e5a4      	b.n	4050a0 <_vfiprintf_r+0x704>
  405556:	9a07      	ldr	r2, [sp, #28]
  405558:	9903      	ldr	r1, [sp, #12]
  40555a:	6813      	ldr	r3, [r2, #0]
  40555c:	17cd      	asrs	r5, r1, #31
  40555e:	4608      	mov	r0, r1
  405560:	3204      	adds	r2, #4
  405562:	4629      	mov	r1, r5
  405564:	9207      	str	r2, [sp, #28]
  405566:	e9c3 0100 	strd	r0, r1, [r3]
  40556a:	f7ff ba54 	b.w	404a16 <_vfiprintf_r+0x7a>
  40556e:	4658      	mov	r0, fp
  405570:	9607      	str	r6, [sp, #28]
  405572:	9302      	str	r3, [sp, #8]
  405574:	f7ff f964 	bl	404840 <strlen>
  405578:	2400      	movs	r4, #0
  40557a:	9005      	str	r0, [sp, #20]
  40557c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405580:	f7ff bb5e 	b.w	404c40 <_vfiprintf_r+0x2a4>
  405584:	aa0f      	add	r2, sp, #60	; 0x3c
  405586:	9904      	ldr	r1, [sp, #16]
  405588:	9806      	ldr	r0, [sp, #24]
  40558a:	f7ff f9c7 	bl	40491c <__sprint_r.part.0>
  40558e:	2800      	cmp	r0, #0
  405590:	f47f aeb6 	bne.w	405300 <_vfiprintf_r+0x964>
  405594:	9910      	ldr	r1, [sp, #64]	; 0x40
  405596:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405598:	1c48      	adds	r0, r1, #1
  40559a:	46ca      	mov	sl, r9
  40559c:	e5a7      	b.n	4050ee <_vfiprintf_r+0x752>
  40559e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4055a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055a2:	4e20      	ldr	r6, [pc, #128]	; (405624 <_vfiprintf_r+0xc88>)
  4055a4:	3101      	adds	r1, #1
  4055a6:	f7ff bb90 	b.w	404cca <_vfiprintf_r+0x32e>
  4055aa:	2c06      	cmp	r4, #6
  4055ac:	bf28      	it	cs
  4055ae:	2406      	movcs	r4, #6
  4055b0:	9405      	str	r4, [sp, #20]
  4055b2:	9607      	str	r6, [sp, #28]
  4055b4:	9401      	str	r4, [sp, #4]
  4055b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 405628 <_vfiprintf_r+0xc8c>
  4055ba:	e4d5      	b.n	404f68 <_vfiprintf_r+0x5cc>
  4055bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4055be:	4e19      	ldr	r6, [pc, #100]	; (405624 <_vfiprintf_r+0xc88>)
  4055c0:	3001      	adds	r0, #1
  4055c2:	e603      	b.n	4051cc <_vfiprintf_r+0x830>
  4055c4:	9405      	str	r4, [sp, #20]
  4055c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4055ca:	9607      	str	r6, [sp, #28]
  4055cc:	9302      	str	r3, [sp, #8]
  4055ce:	4604      	mov	r4, r0
  4055d0:	f7ff bb36 	b.w	404c40 <_vfiprintf_r+0x2a4>
  4055d4:	4686      	mov	lr, r0
  4055d6:	f7ff bbce 	b.w	404d76 <_vfiprintf_r+0x3da>
  4055da:	9806      	ldr	r0, [sp, #24]
  4055dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4055de:	4659      	mov	r1, fp
  4055e0:	f7ff f99c 	bl	40491c <__sprint_r.part.0>
  4055e4:	2800      	cmp	r0, #0
  4055e6:	f43f ae24 	beq.w	405232 <_vfiprintf_r+0x896>
  4055ea:	e624      	b.n	405236 <_vfiprintf_r+0x89a>
  4055ec:	9907      	ldr	r1, [sp, #28]
  4055ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4055f2:	680c      	ldr	r4, [r1, #0]
  4055f4:	3104      	adds	r1, #4
  4055f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4055fa:	46b8      	mov	r8, r7
  4055fc:	9107      	str	r1, [sp, #28]
  4055fe:	f7ff ba3f 	b.w	404a80 <_vfiprintf_r+0xe4>
  405602:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405606:	e43c      	b.n	404e82 <_vfiprintf_r+0x4e6>
  405608:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40560c:	e521      	b.n	405052 <_vfiprintf_r+0x6b6>
  40560e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405612:	f7ff bbf4 	b.w	404dfe <_vfiprintf_r+0x462>
  405616:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40561a:	e491      	b.n	404f40 <_vfiprintf_r+0x5a4>
  40561c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405620:	e469      	b.n	404ef6 <_vfiprintf_r+0x55a>
  405622:	bf00      	nop
  405624:	00407258 	.word	0x00407258
  405628:	00407250 	.word	0x00407250

0040562c <__sbprintf>:
  40562c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405630:	460c      	mov	r4, r1
  405632:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405636:	8989      	ldrh	r1, [r1, #12]
  405638:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40563a:	89e5      	ldrh	r5, [r4, #14]
  40563c:	9619      	str	r6, [sp, #100]	; 0x64
  40563e:	f021 0102 	bic.w	r1, r1, #2
  405642:	4606      	mov	r6, r0
  405644:	69e0      	ldr	r0, [r4, #28]
  405646:	f8ad 100c 	strh.w	r1, [sp, #12]
  40564a:	4617      	mov	r7, r2
  40564c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405650:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405652:	f8ad 500e 	strh.w	r5, [sp, #14]
  405656:	4698      	mov	r8, r3
  405658:	ad1a      	add	r5, sp, #104	; 0x68
  40565a:	2300      	movs	r3, #0
  40565c:	9007      	str	r0, [sp, #28]
  40565e:	a816      	add	r0, sp, #88	; 0x58
  405660:	9209      	str	r2, [sp, #36]	; 0x24
  405662:	9306      	str	r3, [sp, #24]
  405664:	9500      	str	r5, [sp, #0]
  405666:	9504      	str	r5, [sp, #16]
  405668:	9102      	str	r1, [sp, #8]
  40566a:	9105      	str	r1, [sp, #20]
  40566c:	f000 fd48 	bl	406100 <__retarget_lock_init_recursive>
  405670:	4643      	mov	r3, r8
  405672:	463a      	mov	r2, r7
  405674:	4669      	mov	r1, sp
  405676:	4630      	mov	r0, r6
  405678:	f7ff f990 	bl	40499c <_vfiprintf_r>
  40567c:	1e05      	subs	r5, r0, #0
  40567e:	db07      	blt.n	405690 <__sbprintf+0x64>
  405680:	4630      	mov	r0, r6
  405682:	4669      	mov	r1, sp
  405684:	f000 f928 	bl	4058d8 <_fflush_r>
  405688:	2800      	cmp	r0, #0
  40568a:	bf18      	it	ne
  40568c:	f04f 35ff 	movne.w	r5, #4294967295
  405690:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405694:	065b      	lsls	r3, r3, #25
  405696:	d503      	bpl.n	4056a0 <__sbprintf+0x74>
  405698:	89a3      	ldrh	r3, [r4, #12]
  40569a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40569e:	81a3      	strh	r3, [r4, #12]
  4056a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4056a2:	f000 fd2f 	bl	406104 <__retarget_lock_close_recursive>
  4056a6:	4628      	mov	r0, r5
  4056a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4056ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004056b0 <__swsetup_r>:
  4056b0:	b538      	push	{r3, r4, r5, lr}
  4056b2:	4b30      	ldr	r3, [pc, #192]	; (405774 <__swsetup_r+0xc4>)
  4056b4:	681b      	ldr	r3, [r3, #0]
  4056b6:	4605      	mov	r5, r0
  4056b8:	460c      	mov	r4, r1
  4056ba:	b113      	cbz	r3, 4056c2 <__swsetup_r+0x12>
  4056bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4056be:	2a00      	cmp	r2, #0
  4056c0:	d038      	beq.n	405734 <__swsetup_r+0x84>
  4056c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4056c6:	b293      	uxth	r3, r2
  4056c8:	0718      	lsls	r0, r3, #28
  4056ca:	d50c      	bpl.n	4056e6 <__swsetup_r+0x36>
  4056cc:	6920      	ldr	r0, [r4, #16]
  4056ce:	b1a8      	cbz	r0, 4056fc <__swsetup_r+0x4c>
  4056d0:	f013 0201 	ands.w	r2, r3, #1
  4056d4:	d01e      	beq.n	405714 <__swsetup_r+0x64>
  4056d6:	6963      	ldr	r3, [r4, #20]
  4056d8:	2200      	movs	r2, #0
  4056da:	425b      	negs	r3, r3
  4056dc:	61a3      	str	r3, [r4, #24]
  4056de:	60a2      	str	r2, [r4, #8]
  4056e0:	b1f0      	cbz	r0, 405720 <__swsetup_r+0x70>
  4056e2:	2000      	movs	r0, #0
  4056e4:	bd38      	pop	{r3, r4, r5, pc}
  4056e6:	06d9      	lsls	r1, r3, #27
  4056e8:	d53c      	bpl.n	405764 <__swsetup_r+0xb4>
  4056ea:	0758      	lsls	r0, r3, #29
  4056ec:	d426      	bmi.n	40573c <__swsetup_r+0x8c>
  4056ee:	6920      	ldr	r0, [r4, #16]
  4056f0:	f042 0308 	orr.w	r3, r2, #8
  4056f4:	81a3      	strh	r3, [r4, #12]
  4056f6:	b29b      	uxth	r3, r3
  4056f8:	2800      	cmp	r0, #0
  4056fa:	d1e9      	bne.n	4056d0 <__swsetup_r+0x20>
  4056fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405700:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405704:	d0e4      	beq.n	4056d0 <__swsetup_r+0x20>
  405706:	4628      	mov	r0, r5
  405708:	4621      	mov	r1, r4
  40570a:	f000 fd2f 	bl	40616c <__smakebuf_r>
  40570e:	89a3      	ldrh	r3, [r4, #12]
  405710:	6920      	ldr	r0, [r4, #16]
  405712:	e7dd      	b.n	4056d0 <__swsetup_r+0x20>
  405714:	0799      	lsls	r1, r3, #30
  405716:	bf58      	it	pl
  405718:	6962      	ldrpl	r2, [r4, #20]
  40571a:	60a2      	str	r2, [r4, #8]
  40571c:	2800      	cmp	r0, #0
  40571e:	d1e0      	bne.n	4056e2 <__swsetup_r+0x32>
  405720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405724:	061a      	lsls	r2, r3, #24
  405726:	d5dd      	bpl.n	4056e4 <__swsetup_r+0x34>
  405728:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40572c:	81a3      	strh	r3, [r4, #12]
  40572e:	f04f 30ff 	mov.w	r0, #4294967295
  405732:	bd38      	pop	{r3, r4, r5, pc}
  405734:	4618      	mov	r0, r3
  405736:	f000 f927 	bl	405988 <__sinit>
  40573a:	e7c2      	b.n	4056c2 <__swsetup_r+0x12>
  40573c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40573e:	b151      	cbz	r1, 405756 <__swsetup_r+0xa6>
  405740:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405744:	4299      	cmp	r1, r3
  405746:	d004      	beq.n	405752 <__swsetup_r+0xa2>
  405748:	4628      	mov	r0, r5
  40574a:	f000 fa43 	bl	405bd4 <_free_r>
  40574e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405752:	2300      	movs	r3, #0
  405754:	6323      	str	r3, [r4, #48]	; 0x30
  405756:	2300      	movs	r3, #0
  405758:	6920      	ldr	r0, [r4, #16]
  40575a:	6063      	str	r3, [r4, #4]
  40575c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405760:	6020      	str	r0, [r4, #0]
  405762:	e7c5      	b.n	4056f0 <__swsetup_r+0x40>
  405764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405768:	2309      	movs	r3, #9
  40576a:	602b      	str	r3, [r5, #0]
  40576c:	f04f 30ff 	mov.w	r0, #4294967295
  405770:	81a2      	strh	r2, [r4, #12]
  405772:	bd38      	pop	{r3, r4, r5, pc}
  405774:	20400024 	.word	0x20400024

00405778 <register_fini>:
  405778:	4b02      	ldr	r3, [pc, #8]	; (405784 <register_fini+0xc>)
  40577a:	b113      	cbz	r3, 405782 <register_fini+0xa>
  40577c:	4802      	ldr	r0, [pc, #8]	; (405788 <register_fini+0x10>)
  40577e:	f000 b805 	b.w	40578c <atexit>
  405782:	4770      	bx	lr
  405784:	00000000 	.word	0x00000000
  405788:	004059f9 	.word	0x004059f9

0040578c <atexit>:
  40578c:	2300      	movs	r3, #0
  40578e:	4601      	mov	r1, r0
  405790:	461a      	mov	r2, r3
  405792:	4618      	mov	r0, r3
  405794:	f001 b890 	b.w	4068b8 <__register_exitproc>

00405798 <__sflush_r>:
  405798:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40579c:	b29a      	uxth	r2, r3
  40579e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057a2:	460d      	mov	r5, r1
  4057a4:	0711      	lsls	r1, r2, #28
  4057a6:	4680      	mov	r8, r0
  4057a8:	d43a      	bmi.n	405820 <__sflush_r+0x88>
  4057aa:	686a      	ldr	r2, [r5, #4]
  4057ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4057b0:	2a00      	cmp	r2, #0
  4057b2:	81ab      	strh	r3, [r5, #12]
  4057b4:	dd6f      	ble.n	405896 <__sflush_r+0xfe>
  4057b6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4057b8:	2c00      	cmp	r4, #0
  4057ba:	d049      	beq.n	405850 <__sflush_r+0xb8>
  4057bc:	2200      	movs	r2, #0
  4057be:	b29b      	uxth	r3, r3
  4057c0:	f8d8 6000 	ldr.w	r6, [r8]
  4057c4:	f8c8 2000 	str.w	r2, [r8]
  4057c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4057cc:	d067      	beq.n	40589e <__sflush_r+0x106>
  4057ce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4057d0:	075f      	lsls	r7, r3, #29
  4057d2:	d505      	bpl.n	4057e0 <__sflush_r+0x48>
  4057d4:	6869      	ldr	r1, [r5, #4]
  4057d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4057d8:	1a52      	subs	r2, r2, r1
  4057da:	b10b      	cbz	r3, 4057e0 <__sflush_r+0x48>
  4057dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4057de:	1ad2      	subs	r2, r2, r3
  4057e0:	2300      	movs	r3, #0
  4057e2:	69e9      	ldr	r1, [r5, #28]
  4057e4:	4640      	mov	r0, r8
  4057e6:	47a0      	blx	r4
  4057e8:	1c44      	adds	r4, r0, #1
  4057ea:	d03c      	beq.n	405866 <__sflush_r+0xce>
  4057ec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4057f0:	692a      	ldr	r2, [r5, #16]
  4057f2:	602a      	str	r2, [r5, #0]
  4057f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4057f8:	2200      	movs	r2, #0
  4057fa:	81ab      	strh	r3, [r5, #12]
  4057fc:	04db      	lsls	r3, r3, #19
  4057fe:	606a      	str	r2, [r5, #4]
  405800:	d447      	bmi.n	405892 <__sflush_r+0xfa>
  405802:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405804:	f8c8 6000 	str.w	r6, [r8]
  405808:	b311      	cbz	r1, 405850 <__sflush_r+0xb8>
  40580a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40580e:	4299      	cmp	r1, r3
  405810:	d002      	beq.n	405818 <__sflush_r+0x80>
  405812:	4640      	mov	r0, r8
  405814:	f000 f9de 	bl	405bd4 <_free_r>
  405818:	2000      	movs	r0, #0
  40581a:	6328      	str	r0, [r5, #48]	; 0x30
  40581c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405820:	692e      	ldr	r6, [r5, #16]
  405822:	b1ae      	cbz	r6, 405850 <__sflush_r+0xb8>
  405824:	682c      	ldr	r4, [r5, #0]
  405826:	602e      	str	r6, [r5, #0]
  405828:	0791      	lsls	r1, r2, #30
  40582a:	bf0c      	ite	eq
  40582c:	696b      	ldreq	r3, [r5, #20]
  40582e:	2300      	movne	r3, #0
  405830:	1ba4      	subs	r4, r4, r6
  405832:	60ab      	str	r3, [r5, #8]
  405834:	e00a      	b.n	40584c <__sflush_r+0xb4>
  405836:	4623      	mov	r3, r4
  405838:	4632      	mov	r2, r6
  40583a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40583c:	69e9      	ldr	r1, [r5, #28]
  40583e:	4640      	mov	r0, r8
  405840:	47b8      	blx	r7
  405842:	2800      	cmp	r0, #0
  405844:	eba4 0400 	sub.w	r4, r4, r0
  405848:	4406      	add	r6, r0
  40584a:	dd04      	ble.n	405856 <__sflush_r+0xbe>
  40584c:	2c00      	cmp	r4, #0
  40584e:	dcf2      	bgt.n	405836 <__sflush_r+0x9e>
  405850:	2000      	movs	r0, #0
  405852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405856:	89ab      	ldrh	r3, [r5, #12]
  405858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40585c:	81ab      	strh	r3, [r5, #12]
  40585e:	f04f 30ff 	mov.w	r0, #4294967295
  405862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405866:	f8d8 4000 	ldr.w	r4, [r8]
  40586a:	2c1d      	cmp	r4, #29
  40586c:	d8f3      	bhi.n	405856 <__sflush_r+0xbe>
  40586e:	4b19      	ldr	r3, [pc, #100]	; (4058d4 <__sflush_r+0x13c>)
  405870:	40e3      	lsrs	r3, r4
  405872:	43db      	mvns	r3, r3
  405874:	f013 0301 	ands.w	r3, r3, #1
  405878:	d1ed      	bne.n	405856 <__sflush_r+0xbe>
  40587a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40587e:	606b      	str	r3, [r5, #4]
  405880:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405884:	6929      	ldr	r1, [r5, #16]
  405886:	81ab      	strh	r3, [r5, #12]
  405888:	04da      	lsls	r2, r3, #19
  40588a:	6029      	str	r1, [r5, #0]
  40588c:	d5b9      	bpl.n	405802 <__sflush_r+0x6a>
  40588e:	2c00      	cmp	r4, #0
  405890:	d1b7      	bne.n	405802 <__sflush_r+0x6a>
  405892:	6528      	str	r0, [r5, #80]	; 0x50
  405894:	e7b5      	b.n	405802 <__sflush_r+0x6a>
  405896:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405898:	2a00      	cmp	r2, #0
  40589a:	dc8c      	bgt.n	4057b6 <__sflush_r+0x1e>
  40589c:	e7d8      	b.n	405850 <__sflush_r+0xb8>
  40589e:	2301      	movs	r3, #1
  4058a0:	69e9      	ldr	r1, [r5, #28]
  4058a2:	4640      	mov	r0, r8
  4058a4:	47a0      	blx	r4
  4058a6:	1c43      	adds	r3, r0, #1
  4058a8:	4602      	mov	r2, r0
  4058aa:	d002      	beq.n	4058b2 <__sflush_r+0x11a>
  4058ac:	89ab      	ldrh	r3, [r5, #12]
  4058ae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4058b0:	e78e      	b.n	4057d0 <__sflush_r+0x38>
  4058b2:	f8d8 3000 	ldr.w	r3, [r8]
  4058b6:	2b00      	cmp	r3, #0
  4058b8:	d0f8      	beq.n	4058ac <__sflush_r+0x114>
  4058ba:	2b1d      	cmp	r3, #29
  4058bc:	d001      	beq.n	4058c2 <__sflush_r+0x12a>
  4058be:	2b16      	cmp	r3, #22
  4058c0:	d102      	bne.n	4058c8 <__sflush_r+0x130>
  4058c2:	f8c8 6000 	str.w	r6, [r8]
  4058c6:	e7c3      	b.n	405850 <__sflush_r+0xb8>
  4058c8:	89ab      	ldrh	r3, [r5, #12]
  4058ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058ce:	81ab      	strh	r3, [r5, #12]
  4058d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4058d4:	20400001 	.word	0x20400001

004058d8 <_fflush_r>:
  4058d8:	b538      	push	{r3, r4, r5, lr}
  4058da:	460d      	mov	r5, r1
  4058dc:	4604      	mov	r4, r0
  4058de:	b108      	cbz	r0, 4058e4 <_fflush_r+0xc>
  4058e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4058e2:	b1bb      	cbz	r3, 405914 <_fflush_r+0x3c>
  4058e4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4058e8:	b188      	cbz	r0, 40590e <_fflush_r+0x36>
  4058ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4058ec:	07db      	lsls	r3, r3, #31
  4058ee:	d401      	bmi.n	4058f4 <_fflush_r+0x1c>
  4058f0:	0581      	lsls	r1, r0, #22
  4058f2:	d517      	bpl.n	405924 <_fflush_r+0x4c>
  4058f4:	4620      	mov	r0, r4
  4058f6:	4629      	mov	r1, r5
  4058f8:	f7ff ff4e 	bl	405798 <__sflush_r>
  4058fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4058fe:	07da      	lsls	r2, r3, #31
  405900:	4604      	mov	r4, r0
  405902:	d402      	bmi.n	40590a <_fflush_r+0x32>
  405904:	89ab      	ldrh	r3, [r5, #12]
  405906:	059b      	lsls	r3, r3, #22
  405908:	d507      	bpl.n	40591a <_fflush_r+0x42>
  40590a:	4620      	mov	r0, r4
  40590c:	bd38      	pop	{r3, r4, r5, pc}
  40590e:	4604      	mov	r4, r0
  405910:	4620      	mov	r0, r4
  405912:	bd38      	pop	{r3, r4, r5, pc}
  405914:	f000 f838 	bl	405988 <__sinit>
  405918:	e7e4      	b.n	4058e4 <_fflush_r+0xc>
  40591a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40591c:	f000 fbf6 	bl	40610c <__retarget_lock_release_recursive>
  405920:	4620      	mov	r0, r4
  405922:	bd38      	pop	{r3, r4, r5, pc}
  405924:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405926:	f000 fbef 	bl	406108 <__retarget_lock_acquire_recursive>
  40592a:	e7e3      	b.n	4058f4 <_fflush_r+0x1c>

0040592c <_cleanup_r>:
  40592c:	4901      	ldr	r1, [pc, #4]	; (405934 <_cleanup_r+0x8>)
  40592e:	f000 bbaf 	b.w	406090 <_fwalk_reent>
  405932:	bf00      	nop
  405934:	004069a1 	.word	0x004069a1

00405938 <std.isra.0>:
  405938:	b510      	push	{r4, lr}
  40593a:	2300      	movs	r3, #0
  40593c:	4604      	mov	r4, r0
  40593e:	8181      	strh	r1, [r0, #12]
  405940:	81c2      	strh	r2, [r0, #14]
  405942:	6003      	str	r3, [r0, #0]
  405944:	6043      	str	r3, [r0, #4]
  405946:	6083      	str	r3, [r0, #8]
  405948:	6643      	str	r3, [r0, #100]	; 0x64
  40594a:	6103      	str	r3, [r0, #16]
  40594c:	6143      	str	r3, [r0, #20]
  40594e:	6183      	str	r3, [r0, #24]
  405950:	4619      	mov	r1, r3
  405952:	2208      	movs	r2, #8
  405954:	305c      	adds	r0, #92	; 0x5c
  405956:	f7fe fe2f 	bl	4045b8 <memset>
  40595a:	4807      	ldr	r0, [pc, #28]	; (405978 <std.isra.0+0x40>)
  40595c:	4907      	ldr	r1, [pc, #28]	; (40597c <std.isra.0+0x44>)
  40595e:	4a08      	ldr	r2, [pc, #32]	; (405980 <std.isra.0+0x48>)
  405960:	4b08      	ldr	r3, [pc, #32]	; (405984 <std.isra.0+0x4c>)
  405962:	6220      	str	r0, [r4, #32]
  405964:	61e4      	str	r4, [r4, #28]
  405966:	6261      	str	r1, [r4, #36]	; 0x24
  405968:	62a2      	str	r2, [r4, #40]	; 0x28
  40596a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40596c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405974:	f000 bbc4 	b.w	406100 <__retarget_lock_init_recursive>
  405978:	004066e5 	.word	0x004066e5
  40597c:	00406709 	.word	0x00406709
  405980:	00406745 	.word	0x00406745
  405984:	00406765 	.word	0x00406765

00405988 <__sinit>:
  405988:	b510      	push	{r4, lr}
  40598a:	4604      	mov	r4, r0
  40598c:	4812      	ldr	r0, [pc, #72]	; (4059d8 <__sinit+0x50>)
  40598e:	f000 fbbb 	bl	406108 <__retarget_lock_acquire_recursive>
  405992:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405994:	b9d2      	cbnz	r2, 4059cc <__sinit+0x44>
  405996:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40599a:	4810      	ldr	r0, [pc, #64]	; (4059dc <__sinit+0x54>)
  40599c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4059a0:	2103      	movs	r1, #3
  4059a2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4059a6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4059a8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4059ac:	6860      	ldr	r0, [r4, #4]
  4059ae:	2104      	movs	r1, #4
  4059b0:	f7ff ffc2 	bl	405938 <std.isra.0>
  4059b4:	2201      	movs	r2, #1
  4059b6:	2109      	movs	r1, #9
  4059b8:	68a0      	ldr	r0, [r4, #8]
  4059ba:	f7ff ffbd 	bl	405938 <std.isra.0>
  4059be:	2202      	movs	r2, #2
  4059c0:	2112      	movs	r1, #18
  4059c2:	68e0      	ldr	r0, [r4, #12]
  4059c4:	f7ff ffb8 	bl	405938 <std.isra.0>
  4059c8:	2301      	movs	r3, #1
  4059ca:	63a3      	str	r3, [r4, #56]	; 0x38
  4059cc:	4802      	ldr	r0, [pc, #8]	; (4059d8 <__sinit+0x50>)
  4059ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4059d2:	f000 bb9b 	b.w	40610c <__retarget_lock_release_recursive>
  4059d6:	bf00      	nop
  4059d8:	20400e50 	.word	0x20400e50
  4059dc:	0040592d 	.word	0x0040592d

004059e0 <__sfp_lock_acquire>:
  4059e0:	4801      	ldr	r0, [pc, #4]	; (4059e8 <__sfp_lock_acquire+0x8>)
  4059e2:	f000 bb91 	b.w	406108 <__retarget_lock_acquire_recursive>
  4059e6:	bf00      	nop
  4059e8:	20400e64 	.word	0x20400e64

004059ec <__sfp_lock_release>:
  4059ec:	4801      	ldr	r0, [pc, #4]	; (4059f4 <__sfp_lock_release+0x8>)
  4059ee:	f000 bb8d 	b.w	40610c <__retarget_lock_release_recursive>
  4059f2:	bf00      	nop
  4059f4:	20400e64 	.word	0x20400e64

004059f8 <__libc_fini_array>:
  4059f8:	b538      	push	{r3, r4, r5, lr}
  4059fa:	4c0a      	ldr	r4, [pc, #40]	; (405a24 <__libc_fini_array+0x2c>)
  4059fc:	4d0a      	ldr	r5, [pc, #40]	; (405a28 <__libc_fini_array+0x30>)
  4059fe:	1b64      	subs	r4, r4, r5
  405a00:	10a4      	asrs	r4, r4, #2
  405a02:	d00a      	beq.n	405a1a <__libc_fini_array+0x22>
  405a04:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405a08:	3b01      	subs	r3, #1
  405a0a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405a0e:	3c01      	subs	r4, #1
  405a10:	f855 3904 	ldr.w	r3, [r5], #-4
  405a14:	4798      	blx	r3
  405a16:	2c00      	cmp	r4, #0
  405a18:	d1f9      	bne.n	405a0e <__libc_fini_array+0x16>
  405a1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405a1e:	f001 bcbf 	b.w	4073a0 <_fini>
  405a22:	bf00      	nop
  405a24:	004073b0 	.word	0x004073b0
  405a28:	004073ac 	.word	0x004073ac

00405a2c <__fputwc>:
  405a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405a30:	b082      	sub	sp, #8
  405a32:	4680      	mov	r8, r0
  405a34:	4689      	mov	r9, r1
  405a36:	4614      	mov	r4, r2
  405a38:	f000 fb54 	bl	4060e4 <__locale_mb_cur_max>
  405a3c:	2801      	cmp	r0, #1
  405a3e:	d036      	beq.n	405aae <__fputwc+0x82>
  405a40:	464a      	mov	r2, r9
  405a42:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405a46:	a901      	add	r1, sp, #4
  405a48:	4640      	mov	r0, r8
  405a4a:	f000 fee7 	bl	40681c <_wcrtomb_r>
  405a4e:	1c42      	adds	r2, r0, #1
  405a50:	4606      	mov	r6, r0
  405a52:	d025      	beq.n	405aa0 <__fputwc+0x74>
  405a54:	b3a8      	cbz	r0, 405ac2 <__fputwc+0x96>
  405a56:	f89d e004 	ldrb.w	lr, [sp, #4]
  405a5a:	2500      	movs	r5, #0
  405a5c:	f10d 0a04 	add.w	sl, sp, #4
  405a60:	e009      	b.n	405a76 <__fputwc+0x4a>
  405a62:	6823      	ldr	r3, [r4, #0]
  405a64:	1c5a      	adds	r2, r3, #1
  405a66:	6022      	str	r2, [r4, #0]
  405a68:	f883 e000 	strb.w	lr, [r3]
  405a6c:	3501      	adds	r5, #1
  405a6e:	42b5      	cmp	r5, r6
  405a70:	d227      	bcs.n	405ac2 <__fputwc+0x96>
  405a72:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405a76:	68a3      	ldr	r3, [r4, #8]
  405a78:	3b01      	subs	r3, #1
  405a7a:	2b00      	cmp	r3, #0
  405a7c:	60a3      	str	r3, [r4, #8]
  405a7e:	daf0      	bge.n	405a62 <__fputwc+0x36>
  405a80:	69a7      	ldr	r7, [r4, #24]
  405a82:	42bb      	cmp	r3, r7
  405a84:	4671      	mov	r1, lr
  405a86:	4622      	mov	r2, r4
  405a88:	4640      	mov	r0, r8
  405a8a:	db02      	blt.n	405a92 <__fputwc+0x66>
  405a8c:	f1be 0f0a 	cmp.w	lr, #10
  405a90:	d1e7      	bne.n	405a62 <__fputwc+0x36>
  405a92:	f000 fe6b 	bl	40676c <__swbuf_r>
  405a96:	1c43      	adds	r3, r0, #1
  405a98:	d1e8      	bne.n	405a6c <__fputwc+0x40>
  405a9a:	b002      	add	sp, #8
  405a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405aa0:	89a3      	ldrh	r3, [r4, #12]
  405aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405aa6:	81a3      	strh	r3, [r4, #12]
  405aa8:	b002      	add	sp, #8
  405aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405aae:	f109 33ff 	add.w	r3, r9, #4294967295
  405ab2:	2bfe      	cmp	r3, #254	; 0xfe
  405ab4:	d8c4      	bhi.n	405a40 <__fputwc+0x14>
  405ab6:	fa5f fe89 	uxtb.w	lr, r9
  405aba:	4606      	mov	r6, r0
  405abc:	f88d e004 	strb.w	lr, [sp, #4]
  405ac0:	e7cb      	b.n	405a5a <__fputwc+0x2e>
  405ac2:	4648      	mov	r0, r9
  405ac4:	b002      	add	sp, #8
  405ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405aca:	bf00      	nop

00405acc <_fputwc_r>:
  405acc:	b530      	push	{r4, r5, lr}
  405ace:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405ad0:	f013 0f01 	tst.w	r3, #1
  405ad4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405ad8:	4614      	mov	r4, r2
  405ada:	b083      	sub	sp, #12
  405adc:	4605      	mov	r5, r0
  405ade:	b29a      	uxth	r2, r3
  405ae0:	d101      	bne.n	405ae6 <_fputwc_r+0x1a>
  405ae2:	0590      	lsls	r0, r2, #22
  405ae4:	d51c      	bpl.n	405b20 <_fputwc_r+0x54>
  405ae6:	0490      	lsls	r0, r2, #18
  405ae8:	d406      	bmi.n	405af8 <_fputwc_r+0x2c>
  405aea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405aec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405af0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405af4:	81a3      	strh	r3, [r4, #12]
  405af6:	6662      	str	r2, [r4, #100]	; 0x64
  405af8:	4628      	mov	r0, r5
  405afa:	4622      	mov	r2, r4
  405afc:	f7ff ff96 	bl	405a2c <__fputwc>
  405b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405b02:	07da      	lsls	r2, r3, #31
  405b04:	4605      	mov	r5, r0
  405b06:	d402      	bmi.n	405b0e <_fputwc_r+0x42>
  405b08:	89a3      	ldrh	r3, [r4, #12]
  405b0a:	059b      	lsls	r3, r3, #22
  405b0c:	d502      	bpl.n	405b14 <_fputwc_r+0x48>
  405b0e:	4628      	mov	r0, r5
  405b10:	b003      	add	sp, #12
  405b12:	bd30      	pop	{r4, r5, pc}
  405b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405b16:	f000 faf9 	bl	40610c <__retarget_lock_release_recursive>
  405b1a:	4628      	mov	r0, r5
  405b1c:	b003      	add	sp, #12
  405b1e:	bd30      	pop	{r4, r5, pc}
  405b20:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405b22:	9101      	str	r1, [sp, #4]
  405b24:	f000 faf0 	bl	406108 <__retarget_lock_acquire_recursive>
  405b28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b2c:	9901      	ldr	r1, [sp, #4]
  405b2e:	b29a      	uxth	r2, r3
  405b30:	e7d9      	b.n	405ae6 <_fputwc_r+0x1a>
  405b32:	bf00      	nop

00405b34 <_malloc_trim_r>:
  405b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405b36:	4f24      	ldr	r7, [pc, #144]	; (405bc8 <_malloc_trim_r+0x94>)
  405b38:	460c      	mov	r4, r1
  405b3a:	4606      	mov	r6, r0
  405b3c:	f7fe fd8a 	bl	404654 <__malloc_lock>
  405b40:	68bb      	ldr	r3, [r7, #8]
  405b42:	685d      	ldr	r5, [r3, #4]
  405b44:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405b48:	310f      	adds	r1, #15
  405b4a:	f025 0503 	bic.w	r5, r5, #3
  405b4e:	4429      	add	r1, r5
  405b50:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405b54:	f021 010f 	bic.w	r1, r1, #15
  405b58:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405b5c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405b60:	db07      	blt.n	405b72 <_malloc_trim_r+0x3e>
  405b62:	2100      	movs	r1, #0
  405b64:	4630      	mov	r0, r6
  405b66:	f7fe fd81 	bl	40466c <_sbrk_r>
  405b6a:	68bb      	ldr	r3, [r7, #8]
  405b6c:	442b      	add	r3, r5
  405b6e:	4298      	cmp	r0, r3
  405b70:	d004      	beq.n	405b7c <_malloc_trim_r+0x48>
  405b72:	4630      	mov	r0, r6
  405b74:	f7fe fd74 	bl	404660 <__malloc_unlock>
  405b78:	2000      	movs	r0, #0
  405b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405b7c:	4261      	negs	r1, r4
  405b7e:	4630      	mov	r0, r6
  405b80:	f7fe fd74 	bl	40466c <_sbrk_r>
  405b84:	3001      	adds	r0, #1
  405b86:	d00d      	beq.n	405ba4 <_malloc_trim_r+0x70>
  405b88:	4b10      	ldr	r3, [pc, #64]	; (405bcc <_malloc_trim_r+0x98>)
  405b8a:	68ba      	ldr	r2, [r7, #8]
  405b8c:	6819      	ldr	r1, [r3, #0]
  405b8e:	1b2d      	subs	r5, r5, r4
  405b90:	f045 0501 	orr.w	r5, r5, #1
  405b94:	4630      	mov	r0, r6
  405b96:	1b09      	subs	r1, r1, r4
  405b98:	6055      	str	r5, [r2, #4]
  405b9a:	6019      	str	r1, [r3, #0]
  405b9c:	f7fe fd60 	bl	404660 <__malloc_unlock>
  405ba0:	2001      	movs	r0, #1
  405ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405ba4:	2100      	movs	r1, #0
  405ba6:	4630      	mov	r0, r6
  405ba8:	f7fe fd60 	bl	40466c <_sbrk_r>
  405bac:	68ba      	ldr	r2, [r7, #8]
  405bae:	1a83      	subs	r3, r0, r2
  405bb0:	2b0f      	cmp	r3, #15
  405bb2:	ddde      	ble.n	405b72 <_malloc_trim_r+0x3e>
  405bb4:	4c06      	ldr	r4, [pc, #24]	; (405bd0 <_malloc_trim_r+0x9c>)
  405bb6:	4905      	ldr	r1, [pc, #20]	; (405bcc <_malloc_trim_r+0x98>)
  405bb8:	6824      	ldr	r4, [r4, #0]
  405bba:	f043 0301 	orr.w	r3, r3, #1
  405bbe:	1b00      	subs	r0, r0, r4
  405bc0:	6053      	str	r3, [r2, #4]
  405bc2:	6008      	str	r0, [r1, #0]
  405bc4:	e7d5      	b.n	405b72 <_malloc_trim_r+0x3e>
  405bc6:	bf00      	nop
  405bc8:	20400450 	.word	0x20400450
  405bcc:	20400dc4 	.word	0x20400dc4
  405bd0:	20400858 	.word	0x20400858

00405bd4 <_free_r>:
  405bd4:	2900      	cmp	r1, #0
  405bd6:	d044      	beq.n	405c62 <_free_r+0x8e>
  405bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405bdc:	460d      	mov	r5, r1
  405bde:	4680      	mov	r8, r0
  405be0:	f7fe fd38 	bl	404654 <__malloc_lock>
  405be4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405be8:	4969      	ldr	r1, [pc, #420]	; (405d90 <_free_r+0x1bc>)
  405bea:	f027 0301 	bic.w	r3, r7, #1
  405bee:	f1a5 0408 	sub.w	r4, r5, #8
  405bf2:	18e2      	adds	r2, r4, r3
  405bf4:	688e      	ldr	r6, [r1, #8]
  405bf6:	6850      	ldr	r0, [r2, #4]
  405bf8:	42b2      	cmp	r2, r6
  405bfa:	f020 0003 	bic.w	r0, r0, #3
  405bfe:	d05e      	beq.n	405cbe <_free_r+0xea>
  405c00:	07fe      	lsls	r6, r7, #31
  405c02:	6050      	str	r0, [r2, #4]
  405c04:	d40b      	bmi.n	405c1e <_free_r+0x4a>
  405c06:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405c0a:	1be4      	subs	r4, r4, r7
  405c0c:	f101 0e08 	add.w	lr, r1, #8
  405c10:	68a5      	ldr	r5, [r4, #8]
  405c12:	4575      	cmp	r5, lr
  405c14:	443b      	add	r3, r7
  405c16:	d06d      	beq.n	405cf4 <_free_r+0x120>
  405c18:	68e7      	ldr	r7, [r4, #12]
  405c1a:	60ef      	str	r7, [r5, #12]
  405c1c:	60bd      	str	r5, [r7, #8]
  405c1e:	1815      	adds	r5, r2, r0
  405c20:	686d      	ldr	r5, [r5, #4]
  405c22:	07ed      	lsls	r5, r5, #31
  405c24:	d53e      	bpl.n	405ca4 <_free_r+0xd0>
  405c26:	f043 0201 	orr.w	r2, r3, #1
  405c2a:	6062      	str	r2, [r4, #4]
  405c2c:	50e3      	str	r3, [r4, r3]
  405c2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405c32:	d217      	bcs.n	405c64 <_free_r+0x90>
  405c34:	08db      	lsrs	r3, r3, #3
  405c36:	1c58      	adds	r0, r3, #1
  405c38:	109a      	asrs	r2, r3, #2
  405c3a:	684d      	ldr	r5, [r1, #4]
  405c3c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405c40:	60a7      	str	r7, [r4, #8]
  405c42:	2301      	movs	r3, #1
  405c44:	4093      	lsls	r3, r2
  405c46:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405c4a:	432b      	orrs	r3, r5
  405c4c:	3a08      	subs	r2, #8
  405c4e:	60e2      	str	r2, [r4, #12]
  405c50:	604b      	str	r3, [r1, #4]
  405c52:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405c56:	60fc      	str	r4, [r7, #12]
  405c58:	4640      	mov	r0, r8
  405c5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405c5e:	f7fe bcff 	b.w	404660 <__malloc_unlock>
  405c62:	4770      	bx	lr
  405c64:	0a5a      	lsrs	r2, r3, #9
  405c66:	2a04      	cmp	r2, #4
  405c68:	d852      	bhi.n	405d10 <_free_r+0x13c>
  405c6a:	099a      	lsrs	r2, r3, #6
  405c6c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405c70:	00ff      	lsls	r7, r7, #3
  405c72:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405c76:	19c8      	adds	r0, r1, r7
  405c78:	59ca      	ldr	r2, [r1, r7]
  405c7a:	3808      	subs	r0, #8
  405c7c:	4290      	cmp	r0, r2
  405c7e:	d04f      	beq.n	405d20 <_free_r+0x14c>
  405c80:	6851      	ldr	r1, [r2, #4]
  405c82:	f021 0103 	bic.w	r1, r1, #3
  405c86:	428b      	cmp	r3, r1
  405c88:	d232      	bcs.n	405cf0 <_free_r+0x11c>
  405c8a:	6892      	ldr	r2, [r2, #8]
  405c8c:	4290      	cmp	r0, r2
  405c8e:	d1f7      	bne.n	405c80 <_free_r+0xac>
  405c90:	68c3      	ldr	r3, [r0, #12]
  405c92:	60a0      	str	r0, [r4, #8]
  405c94:	60e3      	str	r3, [r4, #12]
  405c96:	609c      	str	r4, [r3, #8]
  405c98:	60c4      	str	r4, [r0, #12]
  405c9a:	4640      	mov	r0, r8
  405c9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ca0:	f7fe bcde 	b.w	404660 <__malloc_unlock>
  405ca4:	6895      	ldr	r5, [r2, #8]
  405ca6:	4f3b      	ldr	r7, [pc, #236]	; (405d94 <_free_r+0x1c0>)
  405ca8:	42bd      	cmp	r5, r7
  405caa:	4403      	add	r3, r0
  405cac:	d040      	beq.n	405d30 <_free_r+0x15c>
  405cae:	68d0      	ldr	r0, [r2, #12]
  405cb0:	60e8      	str	r0, [r5, #12]
  405cb2:	f043 0201 	orr.w	r2, r3, #1
  405cb6:	6085      	str	r5, [r0, #8]
  405cb8:	6062      	str	r2, [r4, #4]
  405cba:	50e3      	str	r3, [r4, r3]
  405cbc:	e7b7      	b.n	405c2e <_free_r+0x5a>
  405cbe:	07ff      	lsls	r7, r7, #31
  405cc0:	4403      	add	r3, r0
  405cc2:	d407      	bmi.n	405cd4 <_free_r+0x100>
  405cc4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405cc8:	1aa4      	subs	r4, r4, r2
  405cca:	4413      	add	r3, r2
  405ccc:	68a0      	ldr	r0, [r4, #8]
  405cce:	68e2      	ldr	r2, [r4, #12]
  405cd0:	60c2      	str	r2, [r0, #12]
  405cd2:	6090      	str	r0, [r2, #8]
  405cd4:	4a30      	ldr	r2, [pc, #192]	; (405d98 <_free_r+0x1c4>)
  405cd6:	6812      	ldr	r2, [r2, #0]
  405cd8:	f043 0001 	orr.w	r0, r3, #1
  405cdc:	4293      	cmp	r3, r2
  405cde:	6060      	str	r0, [r4, #4]
  405ce0:	608c      	str	r4, [r1, #8]
  405ce2:	d3b9      	bcc.n	405c58 <_free_r+0x84>
  405ce4:	4b2d      	ldr	r3, [pc, #180]	; (405d9c <_free_r+0x1c8>)
  405ce6:	4640      	mov	r0, r8
  405ce8:	6819      	ldr	r1, [r3, #0]
  405cea:	f7ff ff23 	bl	405b34 <_malloc_trim_r>
  405cee:	e7b3      	b.n	405c58 <_free_r+0x84>
  405cf0:	4610      	mov	r0, r2
  405cf2:	e7cd      	b.n	405c90 <_free_r+0xbc>
  405cf4:	1811      	adds	r1, r2, r0
  405cf6:	6849      	ldr	r1, [r1, #4]
  405cf8:	07c9      	lsls	r1, r1, #31
  405cfa:	d444      	bmi.n	405d86 <_free_r+0x1b2>
  405cfc:	6891      	ldr	r1, [r2, #8]
  405cfe:	68d2      	ldr	r2, [r2, #12]
  405d00:	60ca      	str	r2, [r1, #12]
  405d02:	4403      	add	r3, r0
  405d04:	f043 0001 	orr.w	r0, r3, #1
  405d08:	6091      	str	r1, [r2, #8]
  405d0a:	6060      	str	r0, [r4, #4]
  405d0c:	50e3      	str	r3, [r4, r3]
  405d0e:	e7a3      	b.n	405c58 <_free_r+0x84>
  405d10:	2a14      	cmp	r2, #20
  405d12:	d816      	bhi.n	405d42 <_free_r+0x16e>
  405d14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405d18:	00ff      	lsls	r7, r7, #3
  405d1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405d1e:	e7aa      	b.n	405c76 <_free_r+0xa2>
  405d20:	10aa      	asrs	r2, r5, #2
  405d22:	2301      	movs	r3, #1
  405d24:	684d      	ldr	r5, [r1, #4]
  405d26:	4093      	lsls	r3, r2
  405d28:	432b      	orrs	r3, r5
  405d2a:	604b      	str	r3, [r1, #4]
  405d2c:	4603      	mov	r3, r0
  405d2e:	e7b0      	b.n	405c92 <_free_r+0xbe>
  405d30:	f043 0201 	orr.w	r2, r3, #1
  405d34:	614c      	str	r4, [r1, #20]
  405d36:	610c      	str	r4, [r1, #16]
  405d38:	60e5      	str	r5, [r4, #12]
  405d3a:	60a5      	str	r5, [r4, #8]
  405d3c:	6062      	str	r2, [r4, #4]
  405d3e:	50e3      	str	r3, [r4, r3]
  405d40:	e78a      	b.n	405c58 <_free_r+0x84>
  405d42:	2a54      	cmp	r2, #84	; 0x54
  405d44:	d806      	bhi.n	405d54 <_free_r+0x180>
  405d46:	0b1a      	lsrs	r2, r3, #12
  405d48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405d4c:	00ff      	lsls	r7, r7, #3
  405d4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405d52:	e790      	b.n	405c76 <_free_r+0xa2>
  405d54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405d58:	d806      	bhi.n	405d68 <_free_r+0x194>
  405d5a:	0bda      	lsrs	r2, r3, #15
  405d5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405d60:	00ff      	lsls	r7, r7, #3
  405d62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405d66:	e786      	b.n	405c76 <_free_r+0xa2>
  405d68:	f240 5054 	movw	r0, #1364	; 0x554
  405d6c:	4282      	cmp	r2, r0
  405d6e:	d806      	bhi.n	405d7e <_free_r+0x1aa>
  405d70:	0c9a      	lsrs	r2, r3, #18
  405d72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405d76:	00ff      	lsls	r7, r7, #3
  405d78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405d7c:	e77b      	b.n	405c76 <_free_r+0xa2>
  405d7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405d82:	257e      	movs	r5, #126	; 0x7e
  405d84:	e777      	b.n	405c76 <_free_r+0xa2>
  405d86:	f043 0101 	orr.w	r1, r3, #1
  405d8a:	6061      	str	r1, [r4, #4]
  405d8c:	6013      	str	r3, [r2, #0]
  405d8e:	e763      	b.n	405c58 <_free_r+0x84>
  405d90:	20400450 	.word	0x20400450
  405d94:	20400458 	.word	0x20400458
  405d98:	2040085c 	.word	0x2040085c
  405d9c:	20400df4 	.word	0x20400df4

00405da0 <__sfvwrite_r>:
  405da0:	6893      	ldr	r3, [r2, #8]
  405da2:	2b00      	cmp	r3, #0
  405da4:	d073      	beq.n	405e8e <__sfvwrite_r+0xee>
  405da6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405daa:	898b      	ldrh	r3, [r1, #12]
  405dac:	b083      	sub	sp, #12
  405dae:	460c      	mov	r4, r1
  405db0:	0719      	lsls	r1, r3, #28
  405db2:	9000      	str	r0, [sp, #0]
  405db4:	4616      	mov	r6, r2
  405db6:	d526      	bpl.n	405e06 <__sfvwrite_r+0x66>
  405db8:	6922      	ldr	r2, [r4, #16]
  405dba:	b322      	cbz	r2, 405e06 <__sfvwrite_r+0x66>
  405dbc:	f013 0002 	ands.w	r0, r3, #2
  405dc0:	6835      	ldr	r5, [r6, #0]
  405dc2:	d02c      	beq.n	405e1e <__sfvwrite_r+0x7e>
  405dc4:	f04f 0900 	mov.w	r9, #0
  405dc8:	4fb0      	ldr	r7, [pc, #704]	; (40608c <__sfvwrite_r+0x2ec>)
  405dca:	46c8      	mov	r8, r9
  405dcc:	46b2      	mov	sl, r6
  405dce:	45b8      	cmp	r8, r7
  405dd0:	4643      	mov	r3, r8
  405dd2:	464a      	mov	r2, r9
  405dd4:	bf28      	it	cs
  405dd6:	463b      	movcs	r3, r7
  405dd8:	9800      	ldr	r0, [sp, #0]
  405dda:	f1b8 0f00 	cmp.w	r8, #0
  405dde:	d050      	beq.n	405e82 <__sfvwrite_r+0xe2>
  405de0:	69e1      	ldr	r1, [r4, #28]
  405de2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405de4:	47b0      	blx	r6
  405de6:	2800      	cmp	r0, #0
  405de8:	dd58      	ble.n	405e9c <__sfvwrite_r+0xfc>
  405dea:	f8da 3008 	ldr.w	r3, [sl, #8]
  405dee:	1a1b      	subs	r3, r3, r0
  405df0:	4481      	add	r9, r0
  405df2:	eba8 0800 	sub.w	r8, r8, r0
  405df6:	f8ca 3008 	str.w	r3, [sl, #8]
  405dfa:	2b00      	cmp	r3, #0
  405dfc:	d1e7      	bne.n	405dce <__sfvwrite_r+0x2e>
  405dfe:	2000      	movs	r0, #0
  405e00:	b003      	add	sp, #12
  405e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e06:	4621      	mov	r1, r4
  405e08:	9800      	ldr	r0, [sp, #0]
  405e0a:	f7ff fc51 	bl	4056b0 <__swsetup_r>
  405e0e:	2800      	cmp	r0, #0
  405e10:	f040 8133 	bne.w	40607a <__sfvwrite_r+0x2da>
  405e14:	89a3      	ldrh	r3, [r4, #12]
  405e16:	6835      	ldr	r5, [r6, #0]
  405e18:	f013 0002 	ands.w	r0, r3, #2
  405e1c:	d1d2      	bne.n	405dc4 <__sfvwrite_r+0x24>
  405e1e:	f013 0901 	ands.w	r9, r3, #1
  405e22:	d145      	bne.n	405eb0 <__sfvwrite_r+0x110>
  405e24:	464f      	mov	r7, r9
  405e26:	9601      	str	r6, [sp, #4]
  405e28:	b337      	cbz	r7, 405e78 <__sfvwrite_r+0xd8>
  405e2a:	059a      	lsls	r2, r3, #22
  405e2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405e30:	f140 8083 	bpl.w	405f3a <__sfvwrite_r+0x19a>
  405e34:	4547      	cmp	r7, r8
  405e36:	46c3      	mov	fp, r8
  405e38:	f0c0 80ab 	bcc.w	405f92 <__sfvwrite_r+0x1f2>
  405e3c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405e40:	f040 80ac 	bne.w	405f9c <__sfvwrite_r+0x1fc>
  405e44:	6820      	ldr	r0, [r4, #0]
  405e46:	46ba      	mov	sl, r7
  405e48:	465a      	mov	r2, fp
  405e4a:	4649      	mov	r1, r9
  405e4c:	f000 fa40 	bl	4062d0 <memmove>
  405e50:	68a2      	ldr	r2, [r4, #8]
  405e52:	6823      	ldr	r3, [r4, #0]
  405e54:	eba2 0208 	sub.w	r2, r2, r8
  405e58:	445b      	add	r3, fp
  405e5a:	60a2      	str	r2, [r4, #8]
  405e5c:	6023      	str	r3, [r4, #0]
  405e5e:	9a01      	ldr	r2, [sp, #4]
  405e60:	6893      	ldr	r3, [r2, #8]
  405e62:	eba3 030a 	sub.w	r3, r3, sl
  405e66:	44d1      	add	r9, sl
  405e68:	eba7 070a 	sub.w	r7, r7, sl
  405e6c:	6093      	str	r3, [r2, #8]
  405e6e:	2b00      	cmp	r3, #0
  405e70:	d0c5      	beq.n	405dfe <__sfvwrite_r+0x5e>
  405e72:	89a3      	ldrh	r3, [r4, #12]
  405e74:	2f00      	cmp	r7, #0
  405e76:	d1d8      	bne.n	405e2a <__sfvwrite_r+0x8a>
  405e78:	f8d5 9000 	ldr.w	r9, [r5]
  405e7c:	686f      	ldr	r7, [r5, #4]
  405e7e:	3508      	adds	r5, #8
  405e80:	e7d2      	b.n	405e28 <__sfvwrite_r+0x88>
  405e82:	f8d5 9000 	ldr.w	r9, [r5]
  405e86:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405e8a:	3508      	adds	r5, #8
  405e8c:	e79f      	b.n	405dce <__sfvwrite_r+0x2e>
  405e8e:	2000      	movs	r0, #0
  405e90:	4770      	bx	lr
  405e92:	4621      	mov	r1, r4
  405e94:	9800      	ldr	r0, [sp, #0]
  405e96:	f7ff fd1f 	bl	4058d8 <_fflush_r>
  405e9a:	b370      	cbz	r0, 405efa <__sfvwrite_r+0x15a>
  405e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405ea4:	f04f 30ff 	mov.w	r0, #4294967295
  405ea8:	81a3      	strh	r3, [r4, #12]
  405eaa:	b003      	add	sp, #12
  405eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405eb0:	4681      	mov	r9, r0
  405eb2:	4633      	mov	r3, r6
  405eb4:	464e      	mov	r6, r9
  405eb6:	46a8      	mov	r8, r5
  405eb8:	469a      	mov	sl, r3
  405eba:	464d      	mov	r5, r9
  405ebc:	b34e      	cbz	r6, 405f12 <__sfvwrite_r+0x172>
  405ebe:	b380      	cbz	r0, 405f22 <__sfvwrite_r+0x182>
  405ec0:	6820      	ldr	r0, [r4, #0]
  405ec2:	6923      	ldr	r3, [r4, #16]
  405ec4:	6962      	ldr	r2, [r4, #20]
  405ec6:	45b1      	cmp	r9, r6
  405ec8:	46cb      	mov	fp, r9
  405eca:	bf28      	it	cs
  405ecc:	46b3      	movcs	fp, r6
  405ece:	4298      	cmp	r0, r3
  405ed0:	465f      	mov	r7, fp
  405ed2:	d904      	bls.n	405ede <__sfvwrite_r+0x13e>
  405ed4:	68a3      	ldr	r3, [r4, #8]
  405ed6:	4413      	add	r3, r2
  405ed8:	459b      	cmp	fp, r3
  405eda:	f300 80a6 	bgt.w	40602a <__sfvwrite_r+0x28a>
  405ede:	4593      	cmp	fp, r2
  405ee0:	db4b      	blt.n	405f7a <__sfvwrite_r+0x1da>
  405ee2:	4613      	mov	r3, r2
  405ee4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405ee6:	69e1      	ldr	r1, [r4, #28]
  405ee8:	9800      	ldr	r0, [sp, #0]
  405eea:	462a      	mov	r2, r5
  405eec:	47b8      	blx	r7
  405eee:	1e07      	subs	r7, r0, #0
  405ef0:	ddd4      	ble.n	405e9c <__sfvwrite_r+0xfc>
  405ef2:	ebb9 0907 	subs.w	r9, r9, r7
  405ef6:	d0cc      	beq.n	405e92 <__sfvwrite_r+0xf2>
  405ef8:	2001      	movs	r0, #1
  405efa:	f8da 3008 	ldr.w	r3, [sl, #8]
  405efe:	1bdb      	subs	r3, r3, r7
  405f00:	443d      	add	r5, r7
  405f02:	1bf6      	subs	r6, r6, r7
  405f04:	f8ca 3008 	str.w	r3, [sl, #8]
  405f08:	2b00      	cmp	r3, #0
  405f0a:	f43f af78 	beq.w	405dfe <__sfvwrite_r+0x5e>
  405f0e:	2e00      	cmp	r6, #0
  405f10:	d1d5      	bne.n	405ebe <__sfvwrite_r+0x11e>
  405f12:	f108 0308 	add.w	r3, r8, #8
  405f16:	e913 0060 	ldmdb	r3, {r5, r6}
  405f1a:	4698      	mov	r8, r3
  405f1c:	3308      	adds	r3, #8
  405f1e:	2e00      	cmp	r6, #0
  405f20:	d0f9      	beq.n	405f16 <__sfvwrite_r+0x176>
  405f22:	4632      	mov	r2, r6
  405f24:	210a      	movs	r1, #10
  405f26:	4628      	mov	r0, r5
  405f28:	f000 f982 	bl	406230 <memchr>
  405f2c:	2800      	cmp	r0, #0
  405f2e:	f000 80a1 	beq.w	406074 <__sfvwrite_r+0x2d4>
  405f32:	3001      	adds	r0, #1
  405f34:	eba0 0905 	sub.w	r9, r0, r5
  405f38:	e7c2      	b.n	405ec0 <__sfvwrite_r+0x120>
  405f3a:	6820      	ldr	r0, [r4, #0]
  405f3c:	6923      	ldr	r3, [r4, #16]
  405f3e:	4298      	cmp	r0, r3
  405f40:	d802      	bhi.n	405f48 <__sfvwrite_r+0x1a8>
  405f42:	6963      	ldr	r3, [r4, #20]
  405f44:	429f      	cmp	r7, r3
  405f46:	d25d      	bcs.n	406004 <__sfvwrite_r+0x264>
  405f48:	45b8      	cmp	r8, r7
  405f4a:	bf28      	it	cs
  405f4c:	46b8      	movcs	r8, r7
  405f4e:	4642      	mov	r2, r8
  405f50:	4649      	mov	r1, r9
  405f52:	f000 f9bd 	bl	4062d0 <memmove>
  405f56:	68a3      	ldr	r3, [r4, #8]
  405f58:	6822      	ldr	r2, [r4, #0]
  405f5a:	eba3 0308 	sub.w	r3, r3, r8
  405f5e:	4442      	add	r2, r8
  405f60:	60a3      	str	r3, [r4, #8]
  405f62:	6022      	str	r2, [r4, #0]
  405f64:	b10b      	cbz	r3, 405f6a <__sfvwrite_r+0x1ca>
  405f66:	46c2      	mov	sl, r8
  405f68:	e779      	b.n	405e5e <__sfvwrite_r+0xbe>
  405f6a:	4621      	mov	r1, r4
  405f6c:	9800      	ldr	r0, [sp, #0]
  405f6e:	f7ff fcb3 	bl	4058d8 <_fflush_r>
  405f72:	2800      	cmp	r0, #0
  405f74:	d192      	bne.n	405e9c <__sfvwrite_r+0xfc>
  405f76:	46c2      	mov	sl, r8
  405f78:	e771      	b.n	405e5e <__sfvwrite_r+0xbe>
  405f7a:	465a      	mov	r2, fp
  405f7c:	4629      	mov	r1, r5
  405f7e:	f000 f9a7 	bl	4062d0 <memmove>
  405f82:	68a2      	ldr	r2, [r4, #8]
  405f84:	6823      	ldr	r3, [r4, #0]
  405f86:	eba2 020b 	sub.w	r2, r2, fp
  405f8a:	445b      	add	r3, fp
  405f8c:	60a2      	str	r2, [r4, #8]
  405f8e:	6023      	str	r3, [r4, #0]
  405f90:	e7af      	b.n	405ef2 <__sfvwrite_r+0x152>
  405f92:	6820      	ldr	r0, [r4, #0]
  405f94:	46b8      	mov	r8, r7
  405f96:	46ba      	mov	sl, r7
  405f98:	46bb      	mov	fp, r7
  405f9a:	e755      	b.n	405e48 <__sfvwrite_r+0xa8>
  405f9c:	6962      	ldr	r2, [r4, #20]
  405f9e:	6820      	ldr	r0, [r4, #0]
  405fa0:	6921      	ldr	r1, [r4, #16]
  405fa2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405fa6:	eba0 0a01 	sub.w	sl, r0, r1
  405faa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405fae:	f10a 0001 	add.w	r0, sl, #1
  405fb2:	ea4f 0868 	mov.w	r8, r8, asr #1
  405fb6:	4438      	add	r0, r7
  405fb8:	4540      	cmp	r0, r8
  405fba:	4642      	mov	r2, r8
  405fbc:	bf84      	itt	hi
  405fbe:	4680      	movhi	r8, r0
  405fc0:	4642      	movhi	r2, r8
  405fc2:	055b      	lsls	r3, r3, #21
  405fc4:	d544      	bpl.n	406050 <__sfvwrite_r+0x2b0>
  405fc6:	4611      	mov	r1, r2
  405fc8:	9800      	ldr	r0, [sp, #0]
  405fca:	f7fd ffab 	bl	403f24 <_malloc_r>
  405fce:	4683      	mov	fp, r0
  405fd0:	2800      	cmp	r0, #0
  405fd2:	d055      	beq.n	406080 <__sfvwrite_r+0x2e0>
  405fd4:	4652      	mov	r2, sl
  405fd6:	6921      	ldr	r1, [r4, #16]
  405fd8:	f7fe fa54 	bl	404484 <memcpy>
  405fdc:	89a3      	ldrh	r3, [r4, #12]
  405fde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405fe6:	81a3      	strh	r3, [r4, #12]
  405fe8:	eb0b 000a 	add.w	r0, fp, sl
  405fec:	eba8 030a 	sub.w	r3, r8, sl
  405ff0:	f8c4 b010 	str.w	fp, [r4, #16]
  405ff4:	f8c4 8014 	str.w	r8, [r4, #20]
  405ff8:	6020      	str	r0, [r4, #0]
  405ffa:	60a3      	str	r3, [r4, #8]
  405ffc:	46b8      	mov	r8, r7
  405ffe:	46ba      	mov	sl, r7
  406000:	46bb      	mov	fp, r7
  406002:	e721      	b.n	405e48 <__sfvwrite_r+0xa8>
  406004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406008:	42b9      	cmp	r1, r7
  40600a:	bf28      	it	cs
  40600c:	4639      	movcs	r1, r7
  40600e:	464a      	mov	r2, r9
  406010:	fb91 f1f3 	sdiv	r1, r1, r3
  406014:	9800      	ldr	r0, [sp, #0]
  406016:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406018:	fb03 f301 	mul.w	r3, r3, r1
  40601c:	69e1      	ldr	r1, [r4, #28]
  40601e:	47b0      	blx	r6
  406020:	f1b0 0a00 	subs.w	sl, r0, #0
  406024:	f73f af1b 	bgt.w	405e5e <__sfvwrite_r+0xbe>
  406028:	e738      	b.n	405e9c <__sfvwrite_r+0xfc>
  40602a:	461a      	mov	r2, r3
  40602c:	4629      	mov	r1, r5
  40602e:	9301      	str	r3, [sp, #4]
  406030:	f000 f94e 	bl	4062d0 <memmove>
  406034:	6822      	ldr	r2, [r4, #0]
  406036:	9b01      	ldr	r3, [sp, #4]
  406038:	9800      	ldr	r0, [sp, #0]
  40603a:	441a      	add	r2, r3
  40603c:	6022      	str	r2, [r4, #0]
  40603e:	4621      	mov	r1, r4
  406040:	f7ff fc4a 	bl	4058d8 <_fflush_r>
  406044:	9b01      	ldr	r3, [sp, #4]
  406046:	2800      	cmp	r0, #0
  406048:	f47f af28 	bne.w	405e9c <__sfvwrite_r+0xfc>
  40604c:	461f      	mov	r7, r3
  40604e:	e750      	b.n	405ef2 <__sfvwrite_r+0x152>
  406050:	9800      	ldr	r0, [sp, #0]
  406052:	f000 f9a1 	bl	406398 <_realloc_r>
  406056:	4683      	mov	fp, r0
  406058:	2800      	cmp	r0, #0
  40605a:	d1c5      	bne.n	405fe8 <__sfvwrite_r+0x248>
  40605c:	9d00      	ldr	r5, [sp, #0]
  40605e:	6921      	ldr	r1, [r4, #16]
  406060:	4628      	mov	r0, r5
  406062:	f7ff fdb7 	bl	405bd4 <_free_r>
  406066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40606a:	220c      	movs	r2, #12
  40606c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406070:	602a      	str	r2, [r5, #0]
  406072:	e715      	b.n	405ea0 <__sfvwrite_r+0x100>
  406074:	f106 0901 	add.w	r9, r6, #1
  406078:	e722      	b.n	405ec0 <__sfvwrite_r+0x120>
  40607a:	f04f 30ff 	mov.w	r0, #4294967295
  40607e:	e6bf      	b.n	405e00 <__sfvwrite_r+0x60>
  406080:	9a00      	ldr	r2, [sp, #0]
  406082:	230c      	movs	r3, #12
  406084:	6013      	str	r3, [r2, #0]
  406086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40608a:	e709      	b.n	405ea0 <__sfvwrite_r+0x100>
  40608c:	7ffffc00 	.word	0x7ffffc00

00406090 <_fwalk_reent>:
  406090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406094:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406098:	d01f      	beq.n	4060da <_fwalk_reent+0x4a>
  40609a:	4688      	mov	r8, r1
  40609c:	4606      	mov	r6, r0
  40609e:	f04f 0900 	mov.w	r9, #0
  4060a2:	687d      	ldr	r5, [r7, #4]
  4060a4:	68bc      	ldr	r4, [r7, #8]
  4060a6:	3d01      	subs	r5, #1
  4060a8:	d411      	bmi.n	4060ce <_fwalk_reent+0x3e>
  4060aa:	89a3      	ldrh	r3, [r4, #12]
  4060ac:	2b01      	cmp	r3, #1
  4060ae:	f105 35ff 	add.w	r5, r5, #4294967295
  4060b2:	d908      	bls.n	4060c6 <_fwalk_reent+0x36>
  4060b4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4060b8:	3301      	adds	r3, #1
  4060ba:	4621      	mov	r1, r4
  4060bc:	4630      	mov	r0, r6
  4060be:	d002      	beq.n	4060c6 <_fwalk_reent+0x36>
  4060c0:	47c0      	blx	r8
  4060c2:	ea49 0900 	orr.w	r9, r9, r0
  4060c6:	1c6b      	adds	r3, r5, #1
  4060c8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4060cc:	d1ed      	bne.n	4060aa <_fwalk_reent+0x1a>
  4060ce:	683f      	ldr	r7, [r7, #0]
  4060d0:	2f00      	cmp	r7, #0
  4060d2:	d1e6      	bne.n	4060a2 <_fwalk_reent+0x12>
  4060d4:	4648      	mov	r0, r9
  4060d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4060da:	46b9      	mov	r9, r7
  4060dc:	4648      	mov	r0, r9
  4060de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4060e2:	bf00      	nop

004060e4 <__locale_mb_cur_max>:
  4060e4:	4b04      	ldr	r3, [pc, #16]	; (4060f8 <__locale_mb_cur_max+0x14>)
  4060e6:	4a05      	ldr	r2, [pc, #20]	; (4060fc <__locale_mb_cur_max+0x18>)
  4060e8:	681b      	ldr	r3, [r3, #0]
  4060ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4060ec:	2b00      	cmp	r3, #0
  4060ee:	bf08      	it	eq
  4060f0:	4613      	moveq	r3, r2
  4060f2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4060f6:	4770      	bx	lr
  4060f8:	20400024 	.word	0x20400024
  4060fc:	20400864 	.word	0x20400864

00406100 <__retarget_lock_init_recursive>:
  406100:	4770      	bx	lr
  406102:	bf00      	nop

00406104 <__retarget_lock_close_recursive>:
  406104:	4770      	bx	lr
  406106:	bf00      	nop

00406108 <__retarget_lock_acquire_recursive>:
  406108:	4770      	bx	lr
  40610a:	bf00      	nop

0040610c <__retarget_lock_release_recursive>:
  40610c:	4770      	bx	lr
  40610e:	bf00      	nop

00406110 <__swhatbuf_r>:
  406110:	b570      	push	{r4, r5, r6, lr}
  406112:	460c      	mov	r4, r1
  406114:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406118:	2900      	cmp	r1, #0
  40611a:	b090      	sub	sp, #64	; 0x40
  40611c:	4615      	mov	r5, r2
  40611e:	461e      	mov	r6, r3
  406120:	db14      	blt.n	40614c <__swhatbuf_r+0x3c>
  406122:	aa01      	add	r2, sp, #4
  406124:	f000 fc9e 	bl	406a64 <_fstat_r>
  406128:	2800      	cmp	r0, #0
  40612a:	db0f      	blt.n	40614c <__swhatbuf_r+0x3c>
  40612c:	9a02      	ldr	r2, [sp, #8]
  40612e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406132:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406136:	fab2 f282 	clz	r2, r2
  40613a:	0952      	lsrs	r2, r2, #5
  40613c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406140:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406144:	6032      	str	r2, [r6, #0]
  406146:	602b      	str	r3, [r5, #0]
  406148:	b010      	add	sp, #64	; 0x40
  40614a:	bd70      	pop	{r4, r5, r6, pc}
  40614c:	89a2      	ldrh	r2, [r4, #12]
  40614e:	2300      	movs	r3, #0
  406150:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406154:	6033      	str	r3, [r6, #0]
  406156:	d004      	beq.n	406162 <__swhatbuf_r+0x52>
  406158:	2240      	movs	r2, #64	; 0x40
  40615a:	4618      	mov	r0, r3
  40615c:	602a      	str	r2, [r5, #0]
  40615e:	b010      	add	sp, #64	; 0x40
  406160:	bd70      	pop	{r4, r5, r6, pc}
  406162:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406166:	602b      	str	r3, [r5, #0]
  406168:	b010      	add	sp, #64	; 0x40
  40616a:	bd70      	pop	{r4, r5, r6, pc}

0040616c <__smakebuf_r>:
  40616c:	898a      	ldrh	r2, [r1, #12]
  40616e:	0792      	lsls	r2, r2, #30
  406170:	460b      	mov	r3, r1
  406172:	d506      	bpl.n	406182 <__smakebuf_r+0x16>
  406174:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406178:	2101      	movs	r1, #1
  40617a:	601a      	str	r2, [r3, #0]
  40617c:	611a      	str	r2, [r3, #16]
  40617e:	6159      	str	r1, [r3, #20]
  406180:	4770      	bx	lr
  406182:	b5f0      	push	{r4, r5, r6, r7, lr}
  406184:	b083      	sub	sp, #12
  406186:	ab01      	add	r3, sp, #4
  406188:	466a      	mov	r2, sp
  40618a:	460c      	mov	r4, r1
  40618c:	4606      	mov	r6, r0
  40618e:	f7ff ffbf 	bl	406110 <__swhatbuf_r>
  406192:	9900      	ldr	r1, [sp, #0]
  406194:	4605      	mov	r5, r0
  406196:	4630      	mov	r0, r6
  406198:	f7fd fec4 	bl	403f24 <_malloc_r>
  40619c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4061a0:	b1d8      	cbz	r0, 4061da <__smakebuf_r+0x6e>
  4061a2:	9a01      	ldr	r2, [sp, #4]
  4061a4:	4f15      	ldr	r7, [pc, #84]	; (4061fc <__smakebuf_r+0x90>)
  4061a6:	9900      	ldr	r1, [sp, #0]
  4061a8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4061aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4061ae:	81a3      	strh	r3, [r4, #12]
  4061b0:	6020      	str	r0, [r4, #0]
  4061b2:	6120      	str	r0, [r4, #16]
  4061b4:	6161      	str	r1, [r4, #20]
  4061b6:	b91a      	cbnz	r2, 4061c0 <__smakebuf_r+0x54>
  4061b8:	432b      	orrs	r3, r5
  4061ba:	81a3      	strh	r3, [r4, #12]
  4061bc:	b003      	add	sp, #12
  4061be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4061c0:	4630      	mov	r0, r6
  4061c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4061c6:	f000 fc61 	bl	406a8c <_isatty_r>
  4061ca:	b1a0      	cbz	r0, 4061f6 <__smakebuf_r+0x8a>
  4061cc:	89a3      	ldrh	r3, [r4, #12]
  4061ce:	f023 0303 	bic.w	r3, r3, #3
  4061d2:	f043 0301 	orr.w	r3, r3, #1
  4061d6:	b21b      	sxth	r3, r3
  4061d8:	e7ee      	b.n	4061b8 <__smakebuf_r+0x4c>
  4061da:	059a      	lsls	r2, r3, #22
  4061dc:	d4ee      	bmi.n	4061bc <__smakebuf_r+0x50>
  4061de:	f023 0303 	bic.w	r3, r3, #3
  4061e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4061e6:	f043 0302 	orr.w	r3, r3, #2
  4061ea:	2101      	movs	r1, #1
  4061ec:	81a3      	strh	r3, [r4, #12]
  4061ee:	6022      	str	r2, [r4, #0]
  4061f0:	6122      	str	r2, [r4, #16]
  4061f2:	6161      	str	r1, [r4, #20]
  4061f4:	e7e2      	b.n	4061bc <__smakebuf_r+0x50>
  4061f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4061fa:	e7dd      	b.n	4061b8 <__smakebuf_r+0x4c>
  4061fc:	0040592d 	.word	0x0040592d

00406200 <__ascii_mbtowc>:
  406200:	b082      	sub	sp, #8
  406202:	b149      	cbz	r1, 406218 <__ascii_mbtowc+0x18>
  406204:	b15a      	cbz	r2, 40621e <__ascii_mbtowc+0x1e>
  406206:	b16b      	cbz	r3, 406224 <__ascii_mbtowc+0x24>
  406208:	7813      	ldrb	r3, [r2, #0]
  40620a:	600b      	str	r3, [r1, #0]
  40620c:	7812      	ldrb	r2, [r2, #0]
  40620e:	1c10      	adds	r0, r2, #0
  406210:	bf18      	it	ne
  406212:	2001      	movne	r0, #1
  406214:	b002      	add	sp, #8
  406216:	4770      	bx	lr
  406218:	a901      	add	r1, sp, #4
  40621a:	2a00      	cmp	r2, #0
  40621c:	d1f3      	bne.n	406206 <__ascii_mbtowc+0x6>
  40621e:	4610      	mov	r0, r2
  406220:	b002      	add	sp, #8
  406222:	4770      	bx	lr
  406224:	f06f 0001 	mvn.w	r0, #1
  406228:	e7f4      	b.n	406214 <__ascii_mbtowc+0x14>
  40622a:	bf00      	nop
  40622c:	0000      	movs	r0, r0
	...

00406230 <memchr>:
  406230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406234:	2a10      	cmp	r2, #16
  406236:	db2b      	blt.n	406290 <memchr+0x60>
  406238:	f010 0f07 	tst.w	r0, #7
  40623c:	d008      	beq.n	406250 <memchr+0x20>
  40623e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406242:	3a01      	subs	r2, #1
  406244:	428b      	cmp	r3, r1
  406246:	d02d      	beq.n	4062a4 <memchr+0x74>
  406248:	f010 0f07 	tst.w	r0, #7
  40624c:	b342      	cbz	r2, 4062a0 <memchr+0x70>
  40624e:	d1f6      	bne.n	40623e <memchr+0xe>
  406250:	b4f0      	push	{r4, r5, r6, r7}
  406252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40625a:	f022 0407 	bic.w	r4, r2, #7
  40625e:	f07f 0700 	mvns.w	r7, #0
  406262:	2300      	movs	r3, #0
  406264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406268:	3c08      	subs	r4, #8
  40626a:	ea85 0501 	eor.w	r5, r5, r1
  40626e:	ea86 0601 	eor.w	r6, r6, r1
  406272:	fa85 f547 	uadd8	r5, r5, r7
  406276:	faa3 f587 	sel	r5, r3, r7
  40627a:	fa86 f647 	uadd8	r6, r6, r7
  40627e:	faa5 f687 	sel	r6, r5, r7
  406282:	b98e      	cbnz	r6, 4062a8 <memchr+0x78>
  406284:	d1ee      	bne.n	406264 <memchr+0x34>
  406286:	bcf0      	pop	{r4, r5, r6, r7}
  406288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40628c:	f002 0207 	and.w	r2, r2, #7
  406290:	b132      	cbz	r2, 4062a0 <memchr+0x70>
  406292:	f810 3b01 	ldrb.w	r3, [r0], #1
  406296:	3a01      	subs	r2, #1
  406298:	ea83 0301 	eor.w	r3, r3, r1
  40629c:	b113      	cbz	r3, 4062a4 <memchr+0x74>
  40629e:	d1f8      	bne.n	406292 <memchr+0x62>
  4062a0:	2000      	movs	r0, #0
  4062a2:	4770      	bx	lr
  4062a4:	3801      	subs	r0, #1
  4062a6:	4770      	bx	lr
  4062a8:	2d00      	cmp	r5, #0
  4062aa:	bf06      	itte	eq
  4062ac:	4635      	moveq	r5, r6
  4062ae:	3803      	subeq	r0, #3
  4062b0:	3807      	subne	r0, #7
  4062b2:	f015 0f01 	tst.w	r5, #1
  4062b6:	d107      	bne.n	4062c8 <memchr+0x98>
  4062b8:	3001      	adds	r0, #1
  4062ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4062be:	bf02      	ittt	eq
  4062c0:	3001      	addeq	r0, #1
  4062c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4062c6:	3001      	addeq	r0, #1
  4062c8:	bcf0      	pop	{r4, r5, r6, r7}
  4062ca:	3801      	subs	r0, #1
  4062cc:	4770      	bx	lr
  4062ce:	bf00      	nop

004062d0 <memmove>:
  4062d0:	4288      	cmp	r0, r1
  4062d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4062d4:	d90d      	bls.n	4062f2 <memmove+0x22>
  4062d6:	188b      	adds	r3, r1, r2
  4062d8:	4298      	cmp	r0, r3
  4062da:	d20a      	bcs.n	4062f2 <memmove+0x22>
  4062dc:	1884      	adds	r4, r0, r2
  4062de:	2a00      	cmp	r2, #0
  4062e0:	d051      	beq.n	406386 <memmove+0xb6>
  4062e2:	4622      	mov	r2, r4
  4062e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4062e8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4062ec:	4299      	cmp	r1, r3
  4062ee:	d1f9      	bne.n	4062e4 <memmove+0x14>
  4062f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4062f2:	2a0f      	cmp	r2, #15
  4062f4:	d948      	bls.n	406388 <memmove+0xb8>
  4062f6:	ea41 0300 	orr.w	r3, r1, r0
  4062fa:	079b      	lsls	r3, r3, #30
  4062fc:	d146      	bne.n	40638c <memmove+0xbc>
  4062fe:	f100 0410 	add.w	r4, r0, #16
  406302:	f101 0310 	add.w	r3, r1, #16
  406306:	4615      	mov	r5, r2
  406308:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40630c:	f844 6c10 	str.w	r6, [r4, #-16]
  406310:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406314:	f844 6c0c 	str.w	r6, [r4, #-12]
  406318:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40631c:	f844 6c08 	str.w	r6, [r4, #-8]
  406320:	3d10      	subs	r5, #16
  406322:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406326:	f844 6c04 	str.w	r6, [r4, #-4]
  40632a:	2d0f      	cmp	r5, #15
  40632c:	f103 0310 	add.w	r3, r3, #16
  406330:	f104 0410 	add.w	r4, r4, #16
  406334:	d8e8      	bhi.n	406308 <memmove+0x38>
  406336:	f1a2 0310 	sub.w	r3, r2, #16
  40633a:	f023 030f 	bic.w	r3, r3, #15
  40633e:	f002 0e0f 	and.w	lr, r2, #15
  406342:	3310      	adds	r3, #16
  406344:	f1be 0f03 	cmp.w	lr, #3
  406348:	4419      	add	r1, r3
  40634a:	4403      	add	r3, r0
  40634c:	d921      	bls.n	406392 <memmove+0xc2>
  40634e:	1f1e      	subs	r6, r3, #4
  406350:	460d      	mov	r5, r1
  406352:	4674      	mov	r4, lr
  406354:	3c04      	subs	r4, #4
  406356:	f855 7b04 	ldr.w	r7, [r5], #4
  40635a:	f846 7f04 	str.w	r7, [r6, #4]!
  40635e:	2c03      	cmp	r4, #3
  406360:	d8f8      	bhi.n	406354 <memmove+0x84>
  406362:	f1ae 0404 	sub.w	r4, lr, #4
  406366:	f024 0403 	bic.w	r4, r4, #3
  40636a:	3404      	adds	r4, #4
  40636c:	4421      	add	r1, r4
  40636e:	4423      	add	r3, r4
  406370:	f002 0203 	and.w	r2, r2, #3
  406374:	b162      	cbz	r2, 406390 <memmove+0xc0>
  406376:	3b01      	subs	r3, #1
  406378:	440a      	add	r2, r1
  40637a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40637e:	f803 4f01 	strb.w	r4, [r3, #1]!
  406382:	428a      	cmp	r2, r1
  406384:	d1f9      	bne.n	40637a <memmove+0xaa>
  406386:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406388:	4603      	mov	r3, r0
  40638a:	e7f3      	b.n	406374 <memmove+0xa4>
  40638c:	4603      	mov	r3, r0
  40638e:	e7f2      	b.n	406376 <memmove+0xa6>
  406390:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406392:	4672      	mov	r2, lr
  406394:	e7ee      	b.n	406374 <memmove+0xa4>
  406396:	bf00      	nop

00406398 <_realloc_r>:
  406398:	2900      	cmp	r1, #0
  40639a:	f000 8095 	beq.w	4064c8 <_realloc_r+0x130>
  40639e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063a2:	460d      	mov	r5, r1
  4063a4:	4616      	mov	r6, r2
  4063a6:	b083      	sub	sp, #12
  4063a8:	4680      	mov	r8, r0
  4063aa:	f106 070b 	add.w	r7, r6, #11
  4063ae:	f7fe f951 	bl	404654 <__malloc_lock>
  4063b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4063b6:	2f16      	cmp	r7, #22
  4063b8:	f02e 0403 	bic.w	r4, lr, #3
  4063bc:	f1a5 0908 	sub.w	r9, r5, #8
  4063c0:	d83c      	bhi.n	40643c <_realloc_r+0xa4>
  4063c2:	2210      	movs	r2, #16
  4063c4:	4617      	mov	r7, r2
  4063c6:	42be      	cmp	r6, r7
  4063c8:	d83d      	bhi.n	406446 <_realloc_r+0xae>
  4063ca:	4294      	cmp	r4, r2
  4063cc:	da43      	bge.n	406456 <_realloc_r+0xbe>
  4063ce:	4bc4      	ldr	r3, [pc, #784]	; (4066e0 <_realloc_r+0x348>)
  4063d0:	6899      	ldr	r1, [r3, #8]
  4063d2:	eb09 0004 	add.w	r0, r9, r4
  4063d6:	4288      	cmp	r0, r1
  4063d8:	f000 80b4 	beq.w	406544 <_realloc_r+0x1ac>
  4063dc:	6843      	ldr	r3, [r0, #4]
  4063de:	f023 0101 	bic.w	r1, r3, #1
  4063e2:	4401      	add	r1, r0
  4063e4:	6849      	ldr	r1, [r1, #4]
  4063e6:	07c9      	lsls	r1, r1, #31
  4063e8:	d54c      	bpl.n	406484 <_realloc_r+0xec>
  4063ea:	f01e 0f01 	tst.w	lr, #1
  4063ee:	f000 809b 	beq.w	406528 <_realloc_r+0x190>
  4063f2:	4631      	mov	r1, r6
  4063f4:	4640      	mov	r0, r8
  4063f6:	f7fd fd95 	bl	403f24 <_malloc_r>
  4063fa:	4606      	mov	r6, r0
  4063fc:	2800      	cmp	r0, #0
  4063fe:	d03a      	beq.n	406476 <_realloc_r+0xde>
  406400:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406404:	f023 0301 	bic.w	r3, r3, #1
  406408:	444b      	add	r3, r9
  40640a:	f1a0 0208 	sub.w	r2, r0, #8
  40640e:	429a      	cmp	r2, r3
  406410:	f000 8121 	beq.w	406656 <_realloc_r+0x2be>
  406414:	1f22      	subs	r2, r4, #4
  406416:	2a24      	cmp	r2, #36	; 0x24
  406418:	f200 8107 	bhi.w	40662a <_realloc_r+0x292>
  40641c:	2a13      	cmp	r2, #19
  40641e:	f200 80db 	bhi.w	4065d8 <_realloc_r+0x240>
  406422:	4603      	mov	r3, r0
  406424:	462a      	mov	r2, r5
  406426:	6811      	ldr	r1, [r2, #0]
  406428:	6019      	str	r1, [r3, #0]
  40642a:	6851      	ldr	r1, [r2, #4]
  40642c:	6059      	str	r1, [r3, #4]
  40642e:	6892      	ldr	r2, [r2, #8]
  406430:	609a      	str	r2, [r3, #8]
  406432:	4629      	mov	r1, r5
  406434:	4640      	mov	r0, r8
  406436:	f7ff fbcd 	bl	405bd4 <_free_r>
  40643a:	e01c      	b.n	406476 <_realloc_r+0xde>
  40643c:	f027 0707 	bic.w	r7, r7, #7
  406440:	2f00      	cmp	r7, #0
  406442:	463a      	mov	r2, r7
  406444:	dabf      	bge.n	4063c6 <_realloc_r+0x2e>
  406446:	2600      	movs	r6, #0
  406448:	230c      	movs	r3, #12
  40644a:	4630      	mov	r0, r6
  40644c:	f8c8 3000 	str.w	r3, [r8]
  406450:	b003      	add	sp, #12
  406452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406456:	462e      	mov	r6, r5
  406458:	1be3      	subs	r3, r4, r7
  40645a:	2b0f      	cmp	r3, #15
  40645c:	d81e      	bhi.n	40649c <_realloc_r+0x104>
  40645e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406462:	f003 0301 	and.w	r3, r3, #1
  406466:	4323      	orrs	r3, r4
  406468:	444c      	add	r4, r9
  40646a:	f8c9 3004 	str.w	r3, [r9, #4]
  40646e:	6863      	ldr	r3, [r4, #4]
  406470:	f043 0301 	orr.w	r3, r3, #1
  406474:	6063      	str	r3, [r4, #4]
  406476:	4640      	mov	r0, r8
  406478:	f7fe f8f2 	bl	404660 <__malloc_unlock>
  40647c:	4630      	mov	r0, r6
  40647e:	b003      	add	sp, #12
  406480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406484:	f023 0303 	bic.w	r3, r3, #3
  406488:	18e1      	adds	r1, r4, r3
  40648a:	4291      	cmp	r1, r2
  40648c:	db1f      	blt.n	4064ce <_realloc_r+0x136>
  40648e:	68c3      	ldr	r3, [r0, #12]
  406490:	6882      	ldr	r2, [r0, #8]
  406492:	462e      	mov	r6, r5
  406494:	60d3      	str	r3, [r2, #12]
  406496:	460c      	mov	r4, r1
  406498:	609a      	str	r2, [r3, #8]
  40649a:	e7dd      	b.n	406458 <_realloc_r+0xc0>
  40649c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4064a0:	eb09 0107 	add.w	r1, r9, r7
  4064a4:	f002 0201 	and.w	r2, r2, #1
  4064a8:	444c      	add	r4, r9
  4064aa:	f043 0301 	orr.w	r3, r3, #1
  4064ae:	4317      	orrs	r7, r2
  4064b0:	f8c9 7004 	str.w	r7, [r9, #4]
  4064b4:	604b      	str	r3, [r1, #4]
  4064b6:	6863      	ldr	r3, [r4, #4]
  4064b8:	f043 0301 	orr.w	r3, r3, #1
  4064bc:	3108      	adds	r1, #8
  4064be:	6063      	str	r3, [r4, #4]
  4064c0:	4640      	mov	r0, r8
  4064c2:	f7ff fb87 	bl	405bd4 <_free_r>
  4064c6:	e7d6      	b.n	406476 <_realloc_r+0xde>
  4064c8:	4611      	mov	r1, r2
  4064ca:	f7fd bd2b 	b.w	403f24 <_malloc_r>
  4064ce:	f01e 0f01 	tst.w	lr, #1
  4064d2:	d18e      	bne.n	4063f2 <_realloc_r+0x5a>
  4064d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4064d8:	eba9 0a01 	sub.w	sl, r9, r1
  4064dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4064e0:	f021 0103 	bic.w	r1, r1, #3
  4064e4:	440b      	add	r3, r1
  4064e6:	4423      	add	r3, r4
  4064e8:	4293      	cmp	r3, r2
  4064ea:	db25      	blt.n	406538 <_realloc_r+0x1a0>
  4064ec:	68c2      	ldr	r2, [r0, #12]
  4064ee:	6881      	ldr	r1, [r0, #8]
  4064f0:	4656      	mov	r6, sl
  4064f2:	60ca      	str	r2, [r1, #12]
  4064f4:	6091      	str	r1, [r2, #8]
  4064f6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4064fa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4064fe:	1f22      	subs	r2, r4, #4
  406500:	2a24      	cmp	r2, #36	; 0x24
  406502:	60c1      	str	r1, [r0, #12]
  406504:	6088      	str	r0, [r1, #8]
  406506:	f200 8094 	bhi.w	406632 <_realloc_r+0x29a>
  40650a:	2a13      	cmp	r2, #19
  40650c:	d96f      	bls.n	4065ee <_realloc_r+0x256>
  40650e:	6829      	ldr	r1, [r5, #0]
  406510:	f8ca 1008 	str.w	r1, [sl, #8]
  406514:	6869      	ldr	r1, [r5, #4]
  406516:	f8ca 100c 	str.w	r1, [sl, #12]
  40651a:	2a1b      	cmp	r2, #27
  40651c:	f200 80a2 	bhi.w	406664 <_realloc_r+0x2cc>
  406520:	3508      	adds	r5, #8
  406522:	f10a 0210 	add.w	r2, sl, #16
  406526:	e063      	b.n	4065f0 <_realloc_r+0x258>
  406528:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40652c:	eba9 0a03 	sub.w	sl, r9, r3
  406530:	f8da 1004 	ldr.w	r1, [sl, #4]
  406534:	f021 0103 	bic.w	r1, r1, #3
  406538:	1863      	adds	r3, r4, r1
  40653a:	4293      	cmp	r3, r2
  40653c:	f6ff af59 	blt.w	4063f2 <_realloc_r+0x5a>
  406540:	4656      	mov	r6, sl
  406542:	e7d8      	b.n	4064f6 <_realloc_r+0x15e>
  406544:	6841      	ldr	r1, [r0, #4]
  406546:	f021 0b03 	bic.w	fp, r1, #3
  40654a:	44a3      	add	fp, r4
  40654c:	f107 0010 	add.w	r0, r7, #16
  406550:	4583      	cmp	fp, r0
  406552:	da56      	bge.n	406602 <_realloc_r+0x26a>
  406554:	f01e 0f01 	tst.w	lr, #1
  406558:	f47f af4b 	bne.w	4063f2 <_realloc_r+0x5a>
  40655c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406560:	eba9 0a01 	sub.w	sl, r9, r1
  406564:	f8da 1004 	ldr.w	r1, [sl, #4]
  406568:	f021 0103 	bic.w	r1, r1, #3
  40656c:	448b      	add	fp, r1
  40656e:	4558      	cmp	r0, fp
  406570:	dce2      	bgt.n	406538 <_realloc_r+0x1a0>
  406572:	4656      	mov	r6, sl
  406574:	f8da 100c 	ldr.w	r1, [sl, #12]
  406578:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40657c:	1f22      	subs	r2, r4, #4
  40657e:	2a24      	cmp	r2, #36	; 0x24
  406580:	60c1      	str	r1, [r0, #12]
  406582:	6088      	str	r0, [r1, #8]
  406584:	f200 808f 	bhi.w	4066a6 <_realloc_r+0x30e>
  406588:	2a13      	cmp	r2, #19
  40658a:	f240 808a 	bls.w	4066a2 <_realloc_r+0x30a>
  40658e:	6829      	ldr	r1, [r5, #0]
  406590:	f8ca 1008 	str.w	r1, [sl, #8]
  406594:	6869      	ldr	r1, [r5, #4]
  406596:	f8ca 100c 	str.w	r1, [sl, #12]
  40659a:	2a1b      	cmp	r2, #27
  40659c:	f200 808a 	bhi.w	4066b4 <_realloc_r+0x31c>
  4065a0:	3508      	adds	r5, #8
  4065a2:	f10a 0210 	add.w	r2, sl, #16
  4065a6:	6829      	ldr	r1, [r5, #0]
  4065a8:	6011      	str	r1, [r2, #0]
  4065aa:	6869      	ldr	r1, [r5, #4]
  4065ac:	6051      	str	r1, [r2, #4]
  4065ae:	68a9      	ldr	r1, [r5, #8]
  4065b0:	6091      	str	r1, [r2, #8]
  4065b2:	eb0a 0107 	add.w	r1, sl, r7
  4065b6:	ebab 0207 	sub.w	r2, fp, r7
  4065ba:	f042 0201 	orr.w	r2, r2, #1
  4065be:	6099      	str	r1, [r3, #8]
  4065c0:	604a      	str	r2, [r1, #4]
  4065c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4065c6:	f003 0301 	and.w	r3, r3, #1
  4065ca:	431f      	orrs	r7, r3
  4065cc:	4640      	mov	r0, r8
  4065ce:	f8ca 7004 	str.w	r7, [sl, #4]
  4065d2:	f7fe f845 	bl	404660 <__malloc_unlock>
  4065d6:	e751      	b.n	40647c <_realloc_r+0xe4>
  4065d8:	682b      	ldr	r3, [r5, #0]
  4065da:	6003      	str	r3, [r0, #0]
  4065dc:	686b      	ldr	r3, [r5, #4]
  4065de:	6043      	str	r3, [r0, #4]
  4065e0:	2a1b      	cmp	r2, #27
  4065e2:	d82d      	bhi.n	406640 <_realloc_r+0x2a8>
  4065e4:	f100 0308 	add.w	r3, r0, #8
  4065e8:	f105 0208 	add.w	r2, r5, #8
  4065ec:	e71b      	b.n	406426 <_realloc_r+0x8e>
  4065ee:	4632      	mov	r2, r6
  4065f0:	6829      	ldr	r1, [r5, #0]
  4065f2:	6011      	str	r1, [r2, #0]
  4065f4:	6869      	ldr	r1, [r5, #4]
  4065f6:	6051      	str	r1, [r2, #4]
  4065f8:	68a9      	ldr	r1, [r5, #8]
  4065fa:	6091      	str	r1, [r2, #8]
  4065fc:	461c      	mov	r4, r3
  4065fe:	46d1      	mov	r9, sl
  406600:	e72a      	b.n	406458 <_realloc_r+0xc0>
  406602:	eb09 0107 	add.w	r1, r9, r7
  406606:	ebab 0b07 	sub.w	fp, fp, r7
  40660a:	f04b 0201 	orr.w	r2, fp, #1
  40660e:	6099      	str	r1, [r3, #8]
  406610:	604a      	str	r2, [r1, #4]
  406612:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406616:	f003 0301 	and.w	r3, r3, #1
  40661a:	431f      	orrs	r7, r3
  40661c:	4640      	mov	r0, r8
  40661e:	f845 7c04 	str.w	r7, [r5, #-4]
  406622:	f7fe f81d 	bl	404660 <__malloc_unlock>
  406626:	462e      	mov	r6, r5
  406628:	e728      	b.n	40647c <_realloc_r+0xe4>
  40662a:	4629      	mov	r1, r5
  40662c:	f7ff fe50 	bl	4062d0 <memmove>
  406630:	e6ff      	b.n	406432 <_realloc_r+0x9a>
  406632:	4629      	mov	r1, r5
  406634:	4630      	mov	r0, r6
  406636:	461c      	mov	r4, r3
  406638:	46d1      	mov	r9, sl
  40663a:	f7ff fe49 	bl	4062d0 <memmove>
  40663e:	e70b      	b.n	406458 <_realloc_r+0xc0>
  406640:	68ab      	ldr	r3, [r5, #8]
  406642:	6083      	str	r3, [r0, #8]
  406644:	68eb      	ldr	r3, [r5, #12]
  406646:	60c3      	str	r3, [r0, #12]
  406648:	2a24      	cmp	r2, #36	; 0x24
  40664a:	d017      	beq.n	40667c <_realloc_r+0x2e4>
  40664c:	f100 0310 	add.w	r3, r0, #16
  406650:	f105 0210 	add.w	r2, r5, #16
  406654:	e6e7      	b.n	406426 <_realloc_r+0x8e>
  406656:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40665a:	f023 0303 	bic.w	r3, r3, #3
  40665e:	441c      	add	r4, r3
  406660:	462e      	mov	r6, r5
  406662:	e6f9      	b.n	406458 <_realloc_r+0xc0>
  406664:	68a9      	ldr	r1, [r5, #8]
  406666:	f8ca 1010 	str.w	r1, [sl, #16]
  40666a:	68e9      	ldr	r1, [r5, #12]
  40666c:	f8ca 1014 	str.w	r1, [sl, #20]
  406670:	2a24      	cmp	r2, #36	; 0x24
  406672:	d00c      	beq.n	40668e <_realloc_r+0x2f6>
  406674:	3510      	adds	r5, #16
  406676:	f10a 0218 	add.w	r2, sl, #24
  40667a:	e7b9      	b.n	4065f0 <_realloc_r+0x258>
  40667c:	692b      	ldr	r3, [r5, #16]
  40667e:	6103      	str	r3, [r0, #16]
  406680:	696b      	ldr	r3, [r5, #20]
  406682:	6143      	str	r3, [r0, #20]
  406684:	f105 0218 	add.w	r2, r5, #24
  406688:	f100 0318 	add.w	r3, r0, #24
  40668c:	e6cb      	b.n	406426 <_realloc_r+0x8e>
  40668e:	692a      	ldr	r2, [r5, #16]
  406690:	f8ca 2018 	str.w	r2, [sl, #24]
  406694:	696a      	ldr	r2, [r5, #20]
  406696:	f8ca 201c 	str.w	r2, [sl, #28]
  40669a:	3518      	adds	r5, #24
  40669c:	f10a 0220 	add.w	r2, sl, #32
  4066a0:	e7a6      	b.n	4065f0 <_realloc_r+0x258>
  4066a2:	4632      	mov	r2, r6
  4066a4:	e77f      	b.n	4065a6 <_realloc_r+0x20e>
  4066a6:	4629      	mov	r1, r5
  4066a8:	4630      	mov	r0, r6
  4066aa:	9301      	str	r3, [sp, #4]
  4066ac:	f7ff fe10 	bl	4062d0 <memmove>
  4066b0:	9b01      	ldr	r3, [sp, #4]
  4066b2:	e77e      	b.n	4065b2 <_realloc_r+0x21a>
  4066b4:	68a9      	ldr	r1, [r5, #8]
  4066b6:	f8ca 1010 	str.w	r1, [sl, #16]
  4066ba:	68e9      	ldr	r1, [r5, #12]
  4066bc:	f8ca 1014 	str.w	r1, [sl, #20]
  4066c0:	2a24      	cmp	r2, #36	; 0x24
  4066c2:	d003      	beq.n	4066cc <_realloc_r+0x334>
  4066c4:	3510      	adds	r5, #16
  4066c6:	f10a 0218 	add.w	r2, sl, #24
  4066ca:	e76c      	b.n	4065a6 <_realloc_r+0x20e>
  4066cc:	692a      	ldr	r2, [r5, #16]
  4066ce:	f8ca 2018 	str.w	r2, [sl, #24]
  4066d2:	696a      	ldr	r2, [r5, #20]
  4066d4:	f8ca 201c 	str.w	r2, [sl, #28]
  4066d8:	3518      	adds	r5, #24
  4066da:	f10a 0220 	add.w	r2, sl, #32
  4066de:	e762      	b.n	4065a6 <_realloc_r+0x20e>
  4066e0:	20400450 	.word	0x20400450

004066e4 <__sread>:
  4066e4:	b510      	push	{r4, lr}
  4066e6:	460c      	mov	r4, r1
  4066e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066ec:	f000 f9f6 	bl	406adc <_read_r>
  4066f0:	2800      	cmp	r0, #0
  4066f2:	db03      	blt.n	4066fc <__sread+0x18>
  4066f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4066f6:	4403      	add	r3, r0
  4066f8:	6523      	str	r3, [r4, #80]	; 0x50
  4066fa:	bd10      	pop	{r4, pc}
  4066fc:	89a3      	ldrh	r3, [r4, #12]
  4066fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406702:	81a3      	strh	r3, [r4, #12]
  406704:	bd10      	pop	{r4, pc}
  406706:	bf00      	nop

00406708 <__swrite>:
  406708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40670c:	4616      	mov	r6, r2
  40670e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406712:	461f      	mov	r7, r3
  406714:	05d3      	lsls	r3, r2, #23
  406716:	460c      	mov	r4, r1
  406718:	4605      	mov	r5, r0
  40671a:	d507      	bpl.n	40672c <__swrite+0x24>
  40671c:	2200      	movs	r2, #0
  40671e:	2302      	movs	r3, #2
  406720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406724:	f000 f9c4 	bl	406ab0 <_lseek_r>
  406728:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40672c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406730:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406734:	81a2      	strh	r2, [r4, #12]
  406736:	463b      	mov	r3, r7
  406738:	4632      	mov	r2, r6
  40673a:	4628      	mov	r0, r5
  40673c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406740:	f000 b8a4 	b.w	40688c <_write_r>

00406744 <__sseek>:
  406744:	b510      	push	{r4, lr}
  406746:	460c      	mov	r4, r1
  406748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40674c:	f000 f9b0 	bl	406ab0 <_lseek_r>
  406750:	89a3      	ldrh	r3, [r4, #12]
  406752:	1c42      	adds	r2, r0, #1
  406754:	bf0e      	itee	eq
  406756:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40675a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40675e:	6520      	strne	r0, [r4, #80]	; 0x50
  406760:	81a3      	strh	r3, [r4, #12]
  406762:	bd10      	pop	{r4, pc}

00406764 <__sclose>:
  406764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406768:	f000 b908 	b.w	40697c <_close_r>

0040676c <__swbuf_r>:
  40676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40676e:	460d      	mov	r5, r1
  406770:	4614      	mov	r4, r2
  406772:	4606      	mov	r6, r0
  406774:	b110      	cbz	r0, 40677c <__swbuf_r+0x10>
  406776:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406778:	2b00      	cmp	r3, #0
  40677a:	d04b      	beq.n	406814 <__swbuf_r+0xa8>
  40677c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406780:	69a3      	ldr	r3, [r4, #24]
  406782:	60a3      	str	r3, [r4, #8]
  406784:	b291      	uxth	r1, r2
  406786:	0708      	lsls	r0, r1, #28
  406788:	d539      	bpl.n	4067fe <__swbuf_r+0x92>
  40678a:	6923      	ldr	r3, [r4, #16]
  40678c:	2b00      	cmp	r3, #0
  40678e:	d036      	beq.n	4067fe <__swbuf_r+0x92>
  406790:	b2ed      	uxtb	r5, r5
  406792:	0489      	lsls	r1, r1, #18
  406794:	462f      	mov	r7, r5
  406796:	d515      	bpl.n	4067c4 <__swbuf_r+0x58>
  406798:	6822      	ldr	r2, [r4, #0]
  40679a:	6961      	ldr	r1, [r4, #20]
  40679c:	1ad3      	subs	r3, r2, r3
  40679e:	428b      	cmp	r3, r1
  4067a0:	da1c      	bge.n	4067dc <__swbuf_r+0x70>
  4067a2:	3301      	adds	r3, #1
  4067a4:	68a1      	ldr	r1, [r4, #8]
  4067a6:	1c50      	adds	r0, r2, #1
  4067a8:	3901      	subs	r1, #1
  4067aa:	60a1      	str	r1, [r4, #8]
  4067ac:	6020      	str	r0, [r4, #0]
  4067ae:	7015      	strb	r5, [r2, #0]
  4067b0:	6962      	ldr	r2, [r4, #20]
  4067b2:	429a      	cmp	r2, r3
  4067b4:	d01a      	beq.n	4067ec <__swbuf_r+0x80>
  4067b6:	89a3      	ldrh	r3, [r4, #12]
  4067b8:	07db      	lsls	r3, r3, #31
  4067ba:	d501      	bpl.n	4067c0 <__swbuf_r+0x54>
  4067bc:	2d0a      	cmp	r5, #10
  4067be:	d015      	beq.n	4067ec <__swbuf_r+0x80>
  4067c0:	4638      	mov	r0, r7
  4067c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4067c4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4067c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4067ca:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4067ce:	81a2      	strh	r2, [r4, #12]
  4067d0:	6822      	ldr	r2, [r4, #0]
  4067d2:	6661      	str	r1, [r4, #100]	; 0x64
  4067d4:	6961      	ldr	r1, [r4, #20]
  4067d6:	1ad3      	subs	r3, r2, r3
  4067d8:	428b      	cmp	r3, r1
  4067da:	dbe2      	blt.n	4067a2 <__swbuf_r+0x36>
  4067dc:	4621      	mov	r1, r4
  4067de:	4630      	mov	r0, r6
  4067e0:	f7ff f87a 	bl	4058d8 <_fflush_r>
  4067e4:	b940      	cbnz	r0, 4067f8 <__swbuf_r+0x8c>
  4067e6:	6822      	ldr	r2, [r4, #0]
  4067e8:	2301      	movs	r3, #1
  4067ea:	e7db      	b.n	4067a4 <__swbuf_r+0x38>
  4067ec:	4621      	mov	r1, r4
  4067ee:	4630      	mov	r0, r6
  4067f0:	f7ff f872 	bl	4058d8 <_fflush_r>
  4067f4:	2800      	cmp	r0, #0
  4067f6:	d0e3      	beq.n	4067c0 <__swbuf_r+0x54>
  4067f8:	f04f 37ff 	mov.w	r7, #4294967295
  4067fc:	e7e0      	b.n	4067c0 <__swbuf_r+0x54>
  4067fe:	4621      	mov	r1, r4
  406800:	4630      	mov	r0, r6
  406802:	f7fe ff55 	bl	4056b0 <__swsetup_r>
  406806:	2800      	cmp	r0, #0
  406808:	d1f6      	bne.n	4067f8 <__swbuf_r+0x8c>
  40680a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40680e:	6923      	ldr	r3, [r4, #16]
  406810:	b291      	uxth	r1, r2
  406812:	e7bd      	b.n	406790 <__swbuf_r+0x24>
  406814:	f7ff f8b8 	bl	405988 <__sinit>
  406818:	e7b0      	b.n	40677c <__swbuf_r+0x10>
  40681a:	bf00      	nop

0040681c <_wcrtomb_r>:
  40681c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40681e:	4606      	mov	r6, r0
  406820:	b085      	sub	sp, #20
  406822:	461f      	mov	r7, r3
  406824:	b189      	cbz	r1, 40684a <_wcrtomb_r+0x2e>
  406826:	4c10      	ldr	r4, [pc, #64]	; (406868 <_wcrtomb_r+0x4c>)
  406828:	4d10      	ldr	r5, [pc, #64]	; (40686c <_wcrtomb_r+0x50>)
  40682a:	6824      	ldr	r4, [r4, #0]
  40682c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40682e:	2c00      	cmp	r4, #0
  406830:	bf08      	it	eq
  406832:	462c      	moveq	r4, r5
  406834:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406838:	47a0      	blx	r4
  40683a:	1c43      	adds	r3, r0, #1
  40683c:	d103      	bne.n	406846 <_wcrtomb_r+0x2a>
  40683e:	2200      	movs	r2, #0
  406840:	238a      	movs	r3, #138	; 0x8a
  406842:	603a      	str	r2, [r7, #0]
  406844:	6033      	str	r3, [r6, #0]
  406846:	b005      	add	sp, #20
  406848:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40684a:	460c      	mov	r4, r1
  40684c:	4906      	ldr	r1, [pc, #24]	; (406868 <_wcrtomb_r+0x4c>)
  40684e:	4a07      	ldr	r2, [pc, #28]	; (40686c <_wcrtomb_r+0x50>)
  406850:	6809      	ldr	r1, [r1, #0]
  406852:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406854:	2900      	cmp	r1, #0
  406856:	bf08      	it	eq
  406858:	4611      	moveq	r1, r2
  40685a:	4622      	mov	r2, r4
  40685c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406860:	a901      	add	r1, sp, #4
  406862:	47a0      	blx	r4
  406864:	e7e9      	b.n	40683a <_wcrtomb_r+0x1e>
  406866:	bf00      	nop
  406868:	20400024 	.word	0x20400024
  40686c:	20400864 	.word	0x20400864

00406870 <__ascii_wctomb>:
  406870:	b121      	cbz	r1, 40687c <__ascii_wctomb+0xc>
  406872:	2aff      	cmp	r2, #255	; 0xff
  406874:	d804      	bhi.n	406880 <__ascii_wctomb+0x10>
  406876:	700a      	strb	r2, [r1, #0]
  406878:	2001      	movs	r0, #1
  40687a:	4770      	bx	lr
  40687c:	4608      	mov	r0, r1
  40687e:	4770      	bx	lr
  406880:	238a      	movs	r3, #138	; 0x8a
  406882:	6003      	str	r3, [r0, #0]
  406884:	f04f 30ff 	mov.w	r0, #4294967295
  406888:	4770      	bx	lr
  40688a:	bf00      	nop

0040688c <_write_r>:
  40688c:	b570      	push	{r4, r5, r6, lr}
  40688e:	460d      	mov	r5, r1
  406890:	4c08      	ldr	r4, [pc, #32]	; (4068b4 <_write_r+0x28>)
  406892:	4611      	mov	r1, r2
  406894:	4606      	mov	r6, r0
  406896:	461a      	mov	r2, r3
  406898:	4628      	mov	r0, r5
  40689a:	2300      	movs	r3, #0
  40689c:	6023      	str	r3, [r4, #0]
  40689e:	f7fa fa9d 	bl	400ddc <_write>
  4068a2:	1c43      	adds	r3, r0, #1
  4068a4:	d000      	beq.n	4068a8 <_write_r+0x1c>
  4068a6:	bd70      	pop	{r4, r5, r6, pc}
  4068a8:	6823      	ldr	r3, [r4, #0]
  4068aa:	2b00      	cmp	r3, #0
  4068ac:	d0fb      	beq.n	4068a6 <_write_r+0x1a>
  4068ae:	6033      	str	r3, [r6, #0]
  4068b0:	bd70      	pop	{r4, r5, r6, pc}
  4068b2:	bf00      	nop
  4068b4:	20400e68 	.word	0x20400e68

004068b8 <__register_exitproc>:
  4068b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4068bc:	4d2c      	ldr	r5, [pc, #176]	; (406970 <__register_exitproc+0xb8>)
  4068be:	4606      	mov	r6, r0
  4068c0:	6828      	ldr	r0, [r5, #0]
  4068c2:	4698      	mov	r8, r3
  4068c4:	460f      	mov	r7, r1
  4068c6:	4691      	mov	r9, r2
  4068c8:	f7ff fc1e 	bl	406108 <__retarget_lock_acquire_recursive>
  4068cc:	4b29      	ldr	r3, [pc, #164]	; (406974 <__register_exitproc+0xbc>)
  4068ce:	681c      	ldr	r4, [r3, #0]
  4068d0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4068d4:	2b00      	cmp	r3, #0
  4068d6:	d03e      	beq.n	406956 <__register_exitproc+0x9e>
  4068d8:	685a      	ldr	r2, [r3, #4]
  4068da:	2a1f      	cmp	r2, #31
  4068dc:	dc1c      	bgt.n	406918 <__register_exitproc+0x60>
  4068de:	f102 0e01 	add.w	lr, r2, #1
  4068e2:	b176      	cbz	r6, 406902 <__register_exitproc+0x4a>
  4068e4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4068e8:	2401      	movs	r4, #1
  4068ea:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4068ee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4068f2:	4094      	lsls	r4, r2
  4068f4:	4320      	orrs	r0, r4
  4068f6:	2e02      	cmp	r6, #2
  4068f8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4068fc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406900:	d023      	beq.n	40694a <__register_exitproc+0x92>
  406902:	3202      	adds	r2, #2
  406904:	f8c3 e004 	str.w	lr, [r3, #4]
  406908:	6828      	ldr	r0, [r5, #0]
  40690a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40690e:	f7ff fbfd 	bl	40610c <__retarget_lock_release_recursive>
  406912:	2000      	movs	r0, #0
  406914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406918:	4b17      	ldr	r3, [pc, #92]	; (406978 <__register_exitproc+0xc0>)
  40691a:	b30b      	cbz	r3, 406960 <__register_exitproc+0xa8>
  40691c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406920:	f7fd faf0 	bl	403f04 <malloc>
  406924:	4603      	mov	r3, r0
  406926:	b1d8      	cbz	r0, 406960 <__register_exitproc+0xa8>
  406928:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40692c:	6002      	str	r2, [r0, #0]
  40692e:	2100      	movs	r1, #0
  406930:	6041      	str	r1, [r0, #4]
  406932:	460a      	mov	r2, r1
  406934:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406938:	f04f 0e01 	mov.w	lr, #1
  40693c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406940:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406944:	2e00      	cmp	r6, #0
  406946:	d0dc      	beq.n	406902 <__register_exitproc+0x4a>
  406948:	e7cc      	b.n	4068e4 <__register_exitproc+0x2c>
  40694a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40694e:	430c      	orrs	r4, r1
  406950:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406954:	e7d5      	b.n	406902 <__register_exitproc+0x4a>
  406956:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40695a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40695e:	e7bb      	b.n	4068d8 <__register_exitproc+0x20>
  406960:	6828      	ldr	r0, [r5, #0]
  406962:	f7ff fbd3 	bl	40610c <__retarget_lock_release_recursive>
  406966:	f04f 30ff 	mov.w	r0, #4294967295
  40696a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40696e:	bf00      	nop
  406970:	20400860 	.word	0x20400860
  406974:	00407224 	.word	0x00407224
  406978:	00403f05 	.word	0x00403f05

0040697c <_close_r>:
  40697c:	b538      	push	{r3, r4, r5, lr}
  40697e:	4c07      	ldr	r4, [pc, #28]	; (40699c <_close_r+0x20>)
  406980:	2300      	movs	r3, #0
  406982:	4605      	mov	r5, r0
  406984:	4608      	mov	r0, r1
  406986:	6023      	str	r3, [r4, #0]
  406988:	f7fa ff42 	bl	401810 <_close>
  40698c:	1c43      	adds	r3, r0, #1
  40698e:	d000      	beq.n	406992 <_close_r+0x16>
  406990:	bd38      	pop	{r3, r4, r5, pc}
  406992:	6823      	ldr	r3, [r4, #0]
  406994:	2b00      	cmp	r3, #0
  406996:	d0fb      	beq.n	406990 <_close_r+0x14>
  406998:	602b      	str	r3, [r5, #0]
  40699a:	bd38      	pop	{r3, r4, r5, pc}
  40699c:	20400e68 	.word	0x20400e68

004069a0 <_fclose_r>:
  4069a0:	b570      	push	{r4, r5, r6, lr}
  4069a2:	b159      	cbz	r1, 4069bc <_fclose_r+0x1c>
  4069a4:	4605      	mov	r5, r0
  4069a6:	460c      	mov	r4, r1
  4069a8:	b110      	cbz	r0, 4069b0 <_fclose_r+0x10>
  4069aa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069ac:	2b00      	cmp	r3, #0
  4069ae:	d03c      	beq.n	406a2a <_fclose_r+0x8a>
  4069b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4069b2:	07d8      	lsls	r0, r3, #31
  4069b4:	d505      	bpl.n	4069c2 <_fclose_r+0x22>
  4069b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069ba:	b92b      	cbnz	r3, 4069c8 <_fclose_r+0x28>
  4069bc:	2600      	movs	r6, #0
  4069be:	4630      	mov	r0, r6
  4069c0:	bd70      	pop	{r4, r5, r6, pc}
  4069c2:	89a3      	ldrh	r3, [r4, #12]
  4069c4:	0599      	lsls	r1, r3, #22
  4069c6:	d53c      	bpl.n	406a42 <_fclose_r+0xa2>
  4069c8:	4621      	mov	r1, r4
  4069ca:	4628      	mov	r0, r5
  4069cc:	f7fe fee4 	bl	405798 <__sflush_r>
  4069d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4069d2:	4606      	mov	r6, r0
  4069d4:	b133      	cbz	r3, 4069e4 <_fclose_r+0x44>
  4069d6:	69e1      	ldr	r1, [r4, #28]
  4069d8:	4628      	mov	r0, r5
  4069da:	4798      	blx	r3
  4069dc:	2800      	cmp	r0, #0
  4069de:	bfb8      	it	lt
  4069e0:	f04f 36ff 	movlt.w	r6, #4294967295
  4069e4:	89a3      	ldrh	r3, [r4, #12]
  4069e6:	061a      	lsls	r2, r3, #24
  4069e8:	d422      	bmi.n	406a30 <_fclose_r+0x90>
  4069ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4069ec:	b141      	cbz	r1, 406a00 <_fclose_r+0x60>
  4069ee:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4069f2:	4299      	cmp	r1, r3
  4069f4:	d002      	beq.n	4069fc <_fclose_r+0x5c>
  4069f6:	4628      	mov	r0, r5
  4069f8:	f7ff f8ec 	bl	405bd4 <_free_r>
  4069fc:	2300      	movs	r3, #0
  4069fe:	6323      	str	r3, [r4, #48]	; 0x30
  406a00:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406a02:	b121      	cbz	r1, 406a0e <_fclose_r+0x6e>
  406a04:	4628      	mov	r0, r5
  406a06:	f7ff f8e5 	bl	405bd4 <_free_r>
  406a0a:	2300      	movs	r3, #0
  406a0c:	6463      	str	r3, [r4, #68]	; 0x44
  406a0e:	f7fe ffe7 	bl	4059e0 <__sfp_lock_acquire>
  406a12:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406a14:	2200      	movs	r2, #0
  406a16:	07db      	lsls	r3, r3, #31
  406a18:	81a2      	strh	r2, [r4, #12]
  406a1a:	d50e      	bpl.n	406a3a <_fclose_r+0x9a>
  406a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a1e:	f7ff fb71 	bl	406104 <__retarget_lock_close_recursive>
  406a22:	f7fe ffe3 	bl	4059ec <__sfp_lock_release>
  406a26:	4630      	mov	r0, r6
  406a28:	bd70      	pop	{r4, r5, r6, pc}
  406a2a:	f7fe ffad 	bl	405988 <__sinit>
  406a2e:	e7bf      	b.n	4069b0 <_fclose_r+0x10>
  406a30:	6921      	ldr	r1, [r4, #16]
  406a32:	4628      	mov	r0, r5
  406a34:	f7ff f8ce 	bl	405bd4 <_free_r>
  406a38:	e7d7      	b.n	4069ea <_fclose_r+0x4a>
  406a3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a3c:	f7ff fb66 	bl	40610c <__retarget_lock_release_recursive>
  406a40:	e7ec      	b.n	406a1c <_fclose_r+0x7c>
  406a42:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a44:	f7ff fb60 	bl	406108 <__retarget_lock_acquire_recursive>
  406a48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a4c:	2b00      	cmp	r3, #0
  406a4e:	d1bb      	bne.n	4069c8 <_fclose_r+0x28>
  406a50:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406a52:	f016 0601 	ands.w	r6, r6, #1
  406a56:	d1b1      	bne.n	4069bc <_fclose_r+0x1c>
  406a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406a5a:	f7ff fb57 	bl	40610c <__retarget_lock_release_recursive>
  406a5e:	4630      	mov	r0, r6
  406a60:	bd70      	pop	{r4, r5, r6, pc}
  406a62:	bf00      	nop

00406a64 <_fstat_r>:
  406a64:	b538      	push	{r3, r4, r5, lr}
  406a66:	460b      	mov	r3, r1
  406a68:	4c07      	ldr	r4, [pc, #28]	; (406a88 <_fstat_r+0x24>)
  406a6a:	4605      	mov	r5, r0
  406a6c:	4611      	mov	r1, r2
  406a6e:	4618      	mov	r0, r3
  406a70:	2300      	movs	r3, #0
  406a72:	6023      	str	r3, [r4, #0]
  406a74:	f7fa fecf 	bl	401816 <_fstat>
  406a78:	1c43      	adds	r3, r0, #1
  406a7a:	d000      	beq.n	406a7e <_fstat_r+0x1a>
  406a7c:	bd38      	pop	{r3, r4, r5, pc}
  406a7e:	6823      	ldr	r3, [r4, #0]
  406a80:	2b00      	cmp	r3, #0
  406a82:	d0fb      	beq.n	406a7c <_fstat_r+0x18>
  406a84:	602b      	str	r3, [r5, #0]
  406a86:	bd38      	pop	{r3, r4, r5, pc}
  406a88:	20400e68 	.word	0x20400e68

00406a8c <_isatty_r>:
  406a8c:	b538      	push	{r3, r4, r5, lr}
  406a8e:	4c07      	ldr	r4, [pc, #28]	; (406aac <_isatty_r+0x20>)
  406a90:	2300      	movs	r3, #0
  406a92:	4605      	mov	r5, r0
  406a94:	4608      	mov	r0, r1
  406a96:	6023      	str	r3, [r4, #0]
  406a98:	f7fa fec2 	bl	401820 <_isatty>
  406a9c:	1c43      	adds	r3, r0, #1
  406a9e:	d000      	beq.n	406aa2 <_isatty_r+0x16>
  406aa0:	bd38      	pop	{r3, r4, r5, pc}
  406aa2:	6823      	ldr	r3, [r4, #0]
  406aa4:	2b00      	cmp	r3, #0
  406aa6:	d0fb      	beq.n	406aa0 <_isatty_r+0x14>
  406aa8:	602b      	str	r3, [r5, #0]
  406aaa:	bd38      	pop	{r3, r4, r5, pc}
  406aac:	20400e68 	.word	0x20400e68

00406ab0 <_lseek_r>:
  406ab0:	b570      	push	{r4, r5, r6, lr}
  406ab2:	460d      	mov	r5, r1
  406ab4:	4c08      	ldr	r4, [pc, #32]	; (406ad8 <_lseek_r+0x28>)
  406ab6:	4611      	mov	r1, r2
  406ab8:	4606      	mov	r6, r0
  406aba:	461a      	mov	r2, r3
  406abc:	4628      	mov	r0, r5
  406abe:	2300      	movs	r3, #0
  406ac0:	6023      	str	r3, [r4, #0]
  406ac2:	f7fa feaf 	bl	401824 <_lseek>
  406ac6:	1c43      	adds	r3, r0, #1
  406ac8:	d000      	beq.n	406acc <_lseek_r+0x1c>
  406aca:	bd70      	pop	{r4, r5, r6, pc}
  406acc:	6823      	ldr	r3, [r4, #0]
  406ace:	2b00      	cmp	r3, #0
  406ad0:	d0fb      	beq.n	406aca <_lseek_r+0x1a>
  406ad2:	6033      	str	r3, [r6, #0]
  406ad4:	bd70      	pop	{r4, r5, r6, pc}
  406ad6:	bf00      	nop
  406ad8:	20400e68 	.word	0x20400e68

00406adc <_read_r>:
  406adc:	b570      	push	{r4, r5, r6, lr}
  406ade:	460d      	mov	r5, r1
  406ae0:	4c08      	ldr	r4, [pc, #32]	; (406b04 <_read_r+0x28>)
  406ae2:	4611      	mov	r1, r2
  406ae4:	4606      	mov	r6, r0
  406ae6:	461a      	mov	r2, r3
  406ae8:	4628      	mov	r0, r5
  406aea:	2300      	movs	r3, #0
  406aec:	6023      	str	r3, [r4, #0]
  406aee:	f7fa f957 	bl	400da0 <_read>
  406af2:	1c43      	adds	r3, r0, #1
  406af4:	d000      	beq.n	406af8 <_read_r+0x1c>
  406af6:	bd70      	pop	{r4, r5, r6, pc}
  406af8:	6823      	ldr	r3, [r4, #0]
  406afa:	2b00      	cmp	r3, #0
  406afc:	d0fb      	beq.n	406af6 <_read_r+0x1a>
  406afe:	6033      	str	r3, [r6, #0]
  406b00:	bd70      	pop	{r4, r5, r6, pc}
  406b02:	bf00      	nop
  406b04:	20400e68 	.word	0x20400e68

00406b08 <__aeabi_uldivmod>:
  406b08:	b953      	cbnz	r3, 406b20 <__aeabi_uldivmod+0x18>
  406b0a:	b94a      	cbnz	r2, 406b20 <__aeabi_uldivmod+0x18>
  406b0c:	2900      	cmp	r1, #0
  406b0e:	bf08      	it	eq
  406b10:	2800      	cmpeq	r0, #0
  406b12:	bf1c      	itt	ne
  406b14:	f04f 31ff 	movne.w	r1, #4294967295
  406b18:	f04f 30ff 	movne.w	r0, #4294967295
  406b1c:	f000 b97a 	b.w	406e14 <__aeabi_idiv0>
  406b20:	f1ad 0c08 	sub.w	ip, sp, #8
  406b24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406b28:	f000 f806 	bl	406b38 <__udivmoddi4>
  406b2c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406b30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406b34:	b004      	add	sp, #16
  406b36:	4770      	bx	lr

00406b38 <__udivmoddi4>:
  406b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406b3c:	468c      	mov	ip, r1
  406b3e:	460d      	mov	r5, r1
  406b40:	4604      	mov	r4, r0
  406b42:	9e08      	ldr	r6, [sp, #32]
  406b44:	2b00      	cmp	r3, #0
  406b46:	d151      	bne.n	406bec <__udivmoddi4+0xb4>
  406b48:	428a      	cmp	r2, r1
  406b4a:	4617      	mov	r7, r2
  406b4c:	d96d      	bls.n	406c2a <__udivmoddi4+0xf2>
  406b4e:	fab2 fe82 	clz	lr, r2
  406b52:	f1be 0f00 	cmp.w	lr, #0
  406b56:	d00b      	beq.n	406b70 <__udivmoddi4+0x38>
  406b58:	f1ce 0c20 	rsb	ip, lr, #32
  406b5c:	fa01 f50e 	lsl.w	r5, r1, lr
  406b60:	fa20 fc0c 	lsr.w	ip, r0, ip
  406b64:	fa02 f70e 	lsl.w	r7, r2, lr
  406b68:	ea4c 0c05 	orr.w	ip, ip, r5
  406b6c:	fa00 f40e 	lsl.w	r4, r0, lr
  406b70:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406b74:	0c25      	lsrs	r5, r4, #16
  406b76:	fbbc f8fa 	udiv	r8, ip, sl
  406b7a:	fa1f f987 	uxth.w	r9, r7
  406b7e:	fb0a cc18 	mls	ip, sl, r8, ip
  406b82:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406b86:	fb08 f309 	mul.w	r3, r8, r9
  406b8a:	42ab      	cmp	r3, r5
  406b8c:	d90a      	bls.n	406ba4 <__udivmoddi4+0x6c>
  406b8e:	19ed      	adds	r5, r5, r7
  406b90:	f108 32ff 	add.w	r2, r8, #4294967295
  406b94:	f080 8123 	bcs.w	406dde <__udivmoddi4+0x2a6>
  406b98:	42ab      	cmp	r3, r5
  406b9a:	f240 8120 	bls.w	406dde <__udivmoddi4+0x2a6>
  406b9e:	f1a8 0802 	sub.w	r8, r8, #2
  406ba2:	443d      	add	r5, r7
  406ba4:	1aed      	subs	r5, r5, r3
  406ba6:	b2a4      	uxth	r4, r4
  406ba8:	fbb5 f0fa 	udiv	r0, r5, sl
  406bac:	fb0a 5510 	mls	r5, sl, r0, r5
  406bb0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406bb4:	fb00 f909 	mul.w	r9, r0, r9
  406bb8:	45a1      	cmp	r9, r4
  406bba:	d909      	bls.n	406bd0 <__udivmoddi4+0x98>
  406bbc:	19e4      	adds	r4, r4, r7
  406bbe:	f100 33ff 	add.w	r3, r0, #4294967295
  406bc2:	f080 810a 	bcs.w	406dda <__udivmoddi4+0x2a2>
  406bc6:	45a1      	cmp	r9, r4
  406bc8:	f240 8107 	bls.w	406dda <__udivmoddi4+0x2a2>
  406bcc:	3802      	subs	r0, #2
  406bce:	443c      	add	r4, r7
  406bd0:	eba4 0409 	sub.w	r4, r4, r9
  406bd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406bd8:	2100      	movs	r1, #0
  406bda:	2e00      	cmp	r6, #0
  406bdc:	d061      	beq.n	406ca2 <__udivmoddi4+0x16a>
  406bde:	fa24 f40e 	lsr.w	r4, r4, lr
  406be2:	2300      	movs	r3, #0
  406be4:	6034      	str	r4, [r6, #0]
  406be6:	6073      	str	r3, [r6, #4]
  406be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406bec:	428b      	cmp	r3, r1
  406bee:	d907      	bls.n	406c00 <__udivmoddi4+0xc8>
  406bf0:	2e00      	cmp	r6, #0
  406bf2:	d054      	beq.n	406c9e <__udivmoddi4+0x166>
  406bf4:	2100      	movs	r1, #0
  406bf6:	e886 0021 	stmia.w	r6, {r0, r5}
  406bfa:	4608      	mov	r0, r1
  406bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c00:	fab3 f183 	clz	r1, r3
  406c04:	2900      	cmp	r1, #0
  406c06:	f040 808e 	bne.w	406d26 <__udivmoddi4+0x1ee>
  406c0a:	42ab      	cmp	r3, r5
  406c0c:	d302      	bcc.n	406c14 <__udivmoddi4+0xdc>
  406c0e:	4282      	cmp	r2, r0
  406c10:	f200 80fa 	bhi.w	406e08 <__udivmoddi4+0x2d0>
  406c14:	1a84      	subs	r4, r0, r2
  406c16:	eb65 0503 	sbc.w	r5, r5, r3
  406c1a:	2001      	movs	r0, #1
  406c1c:	46ac      	mov	ip, r5
  406c1e:	2e00      	cmp	r6, #0
  406c20:	d03f      	beq.n	406ca2 <__udivmoddi4+0x16a>
  406c22:	e886 1010 	stmia.w	r6, {r4, ip}
  406c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c2a:	b912      	cbnz	r2, 406c32 <__udivmoddi4+0xfa>
  406c2c:	2701      	movs	r7, #1
  406c2e:	fbb7 f7f2 	udiv	r7, r7, r2
  406c32:	fab7 fe87 	clz	lr, r7
  406c36:	f1be 0f00 	cmp.w	lr, #0
  406c3a:	d134      	bne.n	406ca6 <__udivmoddi4+0x16e>
  406c3c:	1beb      	subs	r3, r5, r7
  406c3e:	0c3a      	lsrs	r2, r7, #16
  406c40:	fa1f fc87 	uxth.w	ip, r7
  406c44:	2101      	movs	r1, #1
  406c46:	fbb3 f8f2 	udiv	r8, r3, r2
  406c4a:	0c25      	lsrs	r5, r4, #16
  406c4c:	fb02 3318 	mls	r3, r2, r8, r3
  406c50:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406c54:	fb0c f308 	mul.w	r3, ip, r8
  406c58:	42ab      	cmp	r3, r5
  406c5a:	d907      	bls.n	406c6c <__udivmoddi4+0x134>
  406c5c:	19ed      	adds	r5, r5, r7
  406c5e:	f108 30ff 	add.w	r0, r8, #4294967295
  406c62:	d202      	bcs.n	406c6a <__udivmoddi4+0x132>
  406c64:	42ab      	cmp	r3, r5
  406c66:	f200 80d1 	bhi.w	406e0c <__udivmoddi4+0x2d4>
  406c6a:	4680      	mov	r8, r0
  406c6c:	1aed      	subs	r5, r5, r3
  406c6e:	b2a3      	uxth	r3, r4
  406c70:	fbb5 f0f2 	udiv	r0, r5, r2
  406c74:	fb02 5510 	mls	r5, r2, r0, r5
  406c78:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406c7c:	fb0c fc00 	mul.w	ip, ip, r0
  406c80:	45a4      	cmp	ip, r4
  406c82:	d907      	bls.n	406c94 <__udivmoddi4+0x15c>
  406c84:	19e4      	adds	r4, r4, r7
  406c86:	f100 33ff 	add.w	r3, r0, #4294967295
  406c8a:	d202      	bcs.n	406c92 <__udivmoddi4+0x15a>
  406c8c:	45a4      	cmp	ip, r4
  406c8e:	f200 80b8 	bhi.w	406e02 <__udivmoddi4+0x2ca>
  406c92:	4618      	mov	r0, r3
  406c94:	eba4 040c 	sub.w	r4, r4, ip
  406c98:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406c9c:	e79d      	b.n	406bda <__udivmoddi4+0xa2>
  406c9e:	4631      	mov	r1, r6
  406ca0:	4630      	mov	r0, r6
  406ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ca6:	f1ce 0420 	rsb	r4, lr, #32
  406caa:	fa05 f30e 	lsl.w	r3, r5, lr
  406cae:	fa07 f70e 	lsl.w	r7, r7, lr
  406cb2:	fa20 f804 	lsr.w	r8, r0, r4
  406cb6:	0c3a      	lsrs	r2, r7, #16
  406cb8:	fa25 f404 	lsr.w	r4, r5, r4
  406cbc:	ea48 0803 	orr.w	r8, r8, r3
  406cc0:	fbb4 f1f2 	udiv	r1, r4, r2
  406cc4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406cc8:	fb02 4411 	mls	r4, r2, r1, r4
  406ccc:	fa1f fc87 	uxth.w	ip, r7
  406cd0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406cd4:	fb01 f30c 	mul.w	r3, r1, ip
  406cd8:	42ab      	cmp	r3, r5
  406cda:	fa00 f40e 	lsl.w	r4, r0, lr
  406cde:	d909      	bls.n	406cf4 <__udivmoddi4+0x1bc>
  406ce0:	19ed      	adds	r5, r5, r7
  406ce2:	f101 30ff 	add.w	r0, r1, #4294967295
  406ce6:	f080 808a 	bcs.w	406dfe <__udivmoddi4+0x2c6>
  406cea:	42ab      	cmp	r3, r5
  406cec:	f240 8087 	bls.w	406dfe <__udivmoddi4+0x2c6>
  406cf0:	3902      	subs	r1, #2
  406cf2:	443d      	add	r5, r7
  406cf4:	1aeb      	subs	r3, r5, r3
  406cf6:	fa1f f588 	uxth.w	r5, r8
  406cfa:	fbb3 f0f2 	udiv	r0, r3, r2
  406cfe:	fb02 3310 	mls	r3, r2, r0, r3
  406d02:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406d06:	fb00 f30c 	mul.w	r3, r0, ip
  406d0a:	42ab      	cmp	r3, r5
  406d0c:	d907      	bls.n	406d1e <__udivmoddi4+0x1e6>
  406d0e:	19ed      	adds	r5, r5, r7
  406d10:	f100 38ff 	add.w	r8, r0, #4294967295
  406d14:	d26f      	bcs.n	406df6 <__udivmoddi4+0x2be>
  406d16:	42ab      	cmp	r3, r5
  406d18:	d96d      	bls.n	406df6 <__udivmoddi4+0x2be>
  406d1a:	3802      	subs	r0, #2
  406d1c:	443d      	add	r5, r7
  406d1e:	1aeb      	subs	r3, r5, r3
  406d20:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406d24:	e78f      	b.n	406c46 <__udivmoddi4+0x10e>
  406d26:	f1c1 0720 	rsb	r7, r1, #32
  406d2a:	fa22 f807 	lsr.w	r8, r2, r7
  406d2e:	408b      	lsls	r3, r1
  406d30:	fa05 f401 	lsl.w	r4, r5, r1
  406d34:	ea48 0303 	orr.w	r3, r8, r3
  406d38:	fa20 fe07 	lsr.w	lr, r0, r7
  406d3c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406d40:	40fd      	lsrs	r5, r7
  406d42:	ea4e 0e04 	orr.w	lr, lr, r4
  406d46:	fbb5 f9fc 	udiv	r9, r5, ip
  406d4a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406d4e:	fb0c 5519 	mls	r5, ip, r9, r5
  406d52:	fa1f f883 	uxth.w	r8, r3
  406d56:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406d5a:	fb09 f408 	mul.w	r4, r9, r8
  406d5e:	42ac      	cmp	r4, r5
  406d60:	fa02 f201 	lsl.w	r2, r2, r1
  406d64:	fa00 fa01 	lsl.w	sl, r0, r1
  406d68:	d908      	bls.n	406d7c <__udivmoddi4+0x244>
  406d6a:	18ed      	adds	r5, r5, r3
  406d6c:	f109 30ff 	add.w	r0, r9, #4294967295
  406d70:	d243      	bcs.n	406dfa <__udivmoddi4+0x2c2>
  406d72:	42ac      	cmp	r4, r5
  406d74:	d941      	bls.n	406dfa <__udivmoddi4+0x2c2>
  406d76:	f1a9 0902 	sub.w	r9, r9, #2
  406d7a:	441d      	add	r5, r3
  406d7c:	1b2d      	subs	r5, r5, r4
  406d7e:	fa1f fe8e 	uxth.w	lr, lr
  406d82:	fbb5 f0fc 	udiv	r0, r5, ip
  406d86:	fb0c 5510 	mls	r5, ip, r0, r5
  406d8a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406d8e:	fb00 f808 	mul.w	r8, r0, r8
  406d92:	45a0      	cmp	r8, r4
  406d94:	d907      	bls.n	406da6 <__udivmoddi4+0x26e>
  406d96:	18e4      	adds	r4, r4, r3
  406d98:	f100 35ff 	add.w	r5, r0, #4294967295
  406d9c:	d229      	bcs.n	406df2 <__udivmoddi4+0x2ba>
  406d9e:	45a0      	cmp	r8, r4
  406da0:	d927      	bls.n	406df2 <__udivmoddi4+0x2ba>
  406da2:	3802      	subs	r0, #2
  406da4:	441c      	add	r4, r3
  406da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406daa:	eba4 0408 	sub.w	r4, r4, r8
  406dae:	fba0 8902 	umull	r8, r9, r0, r2
  406db2:	454c      	cmp	r4, r9
  406db4:	46c6      	mov	lr, r8
  406db6:	464d      	mov	r5, r9
  406db8:	d315      	bcc.n	406de6 <__udivmoddi4+0x2ae>
  406dba:	d012      	beq.n	406de2 <__udivmoddi4+0x2aa>
  406dbc:	b156      	cbz	r6, 406dd4 <__udivmoddi4+0x29c>
  406dbe:	ebba 030e 	subs.w	r3, sl, lr
  406dc2:	eb64 0405 	sbc.w	r4, r4, r5
  406dc6:	fa04 f707 	lsl.w	r7, r4, r7
  406dca:	40cb      	lsrs	r3, r1
  406dcc:	431f      	orrs	r7, r3
  406dce:	40cc      	lsrs	r4, r1
  406dd0:	6037      	str	r7, [r6, #0]
  406dd2:	6074      	str	r4, [r6, #4]
  406dd4:	2100      	movs	r1, #0
  406dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406dda:	4618      	mov	r0, r3
  406ddc:	e6f8      	b.n	406bd0 <__udivmoddi4+0x98>
  406dde:	4690      	mov	r8, r2
  406de0:	e6e0      	b.n	406ba4 <__udivmoddi4+0x6c>
  406de2:	45c2      	cmp	sl, r8
  406de4:	d2ea      	bcs.n	406dbc <__udivmoddi4+0x284>
  406de6:	ebb8 0e02 	subs.w	lr, r8, r2
  406dea:	eb69 0503 	sbc.w	r5, r9, r3
  406dee:	3801      	subs	r0, #1
  406df0:	e7e4      	b.n	406dbc <__udivmoddi4+0x284>
  406df2:	4628      	mov	r0, r5
  406df4:	e7d7      	b.n	406da6 <__udivmoddi4+0x26e>
  406df6:	4640      	mov	r0, r8
  406df8:	e791      	b.n	406d1e <__udivmoddi4+0x1e6>
  406dfa:	4681      	mov	r9, r0
  406dfc:	e7be      	b.n	406d7c <__udivmoddi4+0x244>
  406dfe:	4601      	mov	r1, r0
  406e00:	e778      	b.n	406cf4 <__udivmoddi4+0x1bc>
  406e02:	3802      	subs	r0, #2
  406e04:	443c      	add	r4, r7
  406e06:	e745      	b.n	406c94 <__udivmoddi4+0x15c>
  406e08:	4608      	mov	r0, r1
  406e0a:	e708      	b.n	406c1e <__udivmoddi4+0xe6>
  406e0c:	f1a8 0802 	sub.w	r8, r8, #2
  406e10:	443d      	add	r5, r7
  406e12:	e72b      	b.n	406c6c <__udivmoddi4+0x134>

00406e14 <__aeabi_idiv0>:
  406e14:	4770      	bx	lr
  406e16:	bf00      	nop

00406e18 <sysfont_glyphs>:
  406e18:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
  406e28:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
  406e38:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
  406e48:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
  406e58:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
  406e68:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
  406e78:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
  406e88:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
  406e98:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
  406ea8:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
  406eb8:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
  406ec8:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
  406ed8:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
  406ee8:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
  406ef8:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
  406f08:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
  406f18:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
  406f28:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
  406f38:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
  406f48:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
  406f58:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
  406f68:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
  406f78:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
  406f88:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
  406f98:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
  406fa8:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
  406fb8:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
  406fc8:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
  406fd8:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
  406fe8:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
  406ff8:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
  407008:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
  407018:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
  407028:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
  407038:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
  407048:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
  407058:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
  407068:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
  407078:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
  407088:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
  407098:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
  4070a8:	4020 0000 4449 454c 0000 0000 6d54 5172      @..IDLE....TmrQ
  4070b8:	0000 0000 6d54 2072 7653 0063 07e6 0000     ....Tmr Svc.....
  4070c8:	000b 0000 0014 0000 0000 0000 000c 0000     ................
	...
  4070e0:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  4070f0:	5420 3143 7320 6d65 7061 6f68 6572 000a      TC1 semaphore..
  407100:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  407110:	5220 5454 7320 6d65 7061 6f68 6572 000a      RTT semaphore..
  407120:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  407130:	5220 4354 7320 6d65 7061 6f68 6572 000a      RTC semaphore..
  407140:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  407150:	5420 3243 7320 6d65 7061 6f68 6572 000a      TC2 semaphore..
  407160:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  407170:	4220 7475 2031 6573 616d 6870 726f 0a65      But1 semaphore.
  407180:	0000 0000 4354 0000 6146 6c69 6465 7420     ....TC..Failed t
  407190:	206f 7263 6165 6574 5420 2043 6174 6b73     o create TC task
  4071a0:	000a 0000 5452 0054 6146 6c69 6465 7420     ....RTT.Failed t
  4071b0:	206f 7263 6165 6574 5220 5454 7420 7361     o create RTT tas
  4071c0:	0a6b 0000 5452 0043 6146 6c69 6465 7420     k...RTC.Failed t
  4071d0:	206f 7263 6165 6574 5220 4354 7420 7361     o create RTC tas
  4071e0:	0a6b 0000 6f42 6174 206f 2031 7270 7365     k...Botao 1 pres
  4071f0:	6973 6e6f 6461 006f 2020 2020 2020 2020     sionado.        
  407200:	2020 2020 2020 2020 2020 0020 7473 6361                .stac
  407210:	206b 766f 7265 6c66 776f 2520 2078 7325     k overflow %x %s
  407220:	0a0d 0000                                   ....

00407224 <_global_impure_ptr>:
  407224:	0028 2040 3130 3332 3534 3736 3938 4241     (.@ 0123456789AB
  407234:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407244:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407254:	296c 0000                                   l)..

00407258 <blanks.7217>:
  407258:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407268 <zeroes.7218>:
  407268:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407278:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00407288 <_ctype_>:
  407288:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407298:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4072a8:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4072b8:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4072c8:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4072d8:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4072e8:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4072f8:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407308:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0040738c <_init>:
  40738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40738e:	bf00      	nop
  407390:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407392:	bc08      	pop	{r3}
  407394:	469e      	mov	lr, r3
  407396:	4770      	bx	lr

00407398 <__init_array_start>:
  407398:	00405779 	.word	0x00405779

0040739c <__frame_dummy_init_array_entry>:
  40739c:	00400165                                e.@.

004073a0 <_fini>:
  4073a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4073a2:	bf00      	nop
  4073a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4073a6:	bc08      	pop	{r3}
  4073a8:	469e      	mov	lr, r3
  4073aa:	4770      	bx	lr

004073ac <__fini_array_start>:
  4073ac:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6e18 0040 0706 7d20               .....n@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__malloc_av_>:
	...
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 

20400858 <__malloc_sbrk_base>:
20400858:	ffff ffff                                   ....

2040085c <__malloc_trim_threshold>:
2040085c:	0000 0002                                   ....

20400860 <__atexit_recursive_mutex>:
20400860:	0e44 2040                                   D.@ 

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	6871 0040 6201 0040 0000 0000 7288 0040     qh@..b@......r@.
20400954:	7284 0040 7180 0040 7180 0040 7180 0040     .r@..q@..q@..q@.
20400964:	7180 0040 7180 0040 7180 0040 7180 0040     .q@..q@..q@..q@.
20400974:	7180 0040 7180 0040 ffff ffff ffff ffff     .q@..q@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
