use work.bv_arithmetic.all;
use work.dlx_types.all; 

entity dlx_register is
	generic(prop_delay: Time := 10 ns);
	port(in_val: in dlx_word; clock: in bit; out_val: out dlx_word);
end entity dlx_register;

architecture behavior01 of dlx_register is
begin
	dlx_register: process(in_val, clock) is
	begin 
		if (clock = '1') then 
			out_val <= in_val after prop_delay;
		else
		--does anything go here ?
		end if;
	end process dlx_register;
end architecture behavior01;
		


entity pcplusone is
	generic(prop_delay: Time := 5 ns);
	port (input: in dlx_word; clock: in bit; output: out dlx_word);
end entity pcplusone;


		


	 
