<stg><name>lab7_z3</name>


<trans_list>

<trans id="447" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_2, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_3, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_4, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_5, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_6, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_7, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_8, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_9, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_10, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_11, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_12, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_13, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_14, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_15, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_2, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_3, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_4, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_5, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_6, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_7, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_8, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_9, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_10, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_11, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_12, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_13, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_14, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_15, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_0, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_1, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_2, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_3, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_4, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:75 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_5, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:77 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_6, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:79 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_7, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:81 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_8, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_9, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:85 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_10, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:87 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_11, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:89 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_12, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:91 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_13, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:93 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_14, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:95 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_15, void @empty_15, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:97 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:98 %store_ln8 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:99 %br_ln8 = br void %arrayidx43.case.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx43.case.0:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
arrayidx43.case.0:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx43.case.0:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx43.case.0:3 %br_ln8 = br i1 %tmp, void %fpga_resource_hint.arrayidx43.case.0.15, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:3 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %i_1, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:4 %zext_ln10 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:5 %b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:6 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:8 %c_0_addr = getelementptr i64 %c_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:9 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:18 %b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:19 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:21 %c_1_addr = getelementptr i64 %c_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:22 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:31 %b_2_addr = getelementptr i64 %b_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:32 %b_2_load = load i3 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:34 %c_2_addr = getelementptr i64 %c_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:35 %c_2_load = load i3 %c_2_addr

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:44 %b_3_addr = getelementptr i64 %b_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:45 %b_3_load = load i3 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:47 %c_3_addr = getelementptr i64 %c_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:48 %c_3_load = load i3 %c_3_addr

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:57 %b_4_addr = getelementptr i64 %b_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:58 %b_4_load = load i3 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:60 %c_4_addr = getelementptr i64 %c_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_4_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:61 %c_4_load = load i3 %c_4_addr

]]></Node>
<StgValue><ssdm name="c_4_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:70 %b_5_addr = getelementptr i64 %b_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:71 %b_5_load = load i3 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:73 %c_5_addr = getelementptr i64 %c_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_5_addr"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:74 %c_5_load = load i3 %c_5_addr

]]></Node>
<StgValue><ssdm name="c_5_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:83 %b_6_addr = getelementptr i64 %b_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:84 %b_6_load = load i3 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:86 %c_6_addr = getelementptr i64 %c_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_6_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:87 %c_6_load = load i3 %c_6_addr

]]></Node>
<StgValue><ssdm name="c_6_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:96 %b_7_addr = getelementptr i64 %b_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:97 %b_7_load = load i3 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:99 %c_7_addr = getelementptr i64 %c_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_7_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:100 %c_7_load = load i3 %c_7_addr

]]></Node>
<StgValue><ssdm name="c_7_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:109 %b_8_addr = getelementptr i64 %b_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_8_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:110 %b_8_load = load i3 %b_8_addr

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:112 %c_8_addr = getelementptr i64 %c_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_8_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:113 %c_8_load = load i3 %c_8_addr

]]></Node>
<StgValue><ssdm name="c_8_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:122 %b_9_addr = getelementptr i64 %b_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_9_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:123 %b_9_load = load i3 %b_9_addr

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:125 %c_9_addr = getelementptr i64 %c_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_9_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:126 %c_9_load = load i3 %c_9_addr

]]></Node>
<StgValue><ssdm name="c_9_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:135 %b_10_addr = getelementptr i64 %b_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_10_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:136 %b_10_load = load i3 %b_10_addr

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:138 %c_10_addr = getelementptr i64 %c_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_10_addr"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:139 %c_10_load = load i3 %c_10_addr

]]></Node>
<StgValue><ssdm name="c_10_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:148 %b_11_addr = getelementptr i64 %b_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_11_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:149 %b_11_load = load i3 %b_11_addr

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:151 %c_11_addr = getelementptr i64 %c_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_11_addr"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:152 %c_11_load = load i3 %c_11_addr

]]></Node>
<StgValue><ssdm name="c_11_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:161 %b_12_addr = getelementptr i64 %b_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_12_addr"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:162 %b_12_load = load i3 %b_12_addr

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:164 %c_12_addr = getelementptr i64 %c_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_12_addr"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:165 %c_12_load = load i3 %c_12_addr

]]></Node>
<StgValue><ssdm name="c_12_load"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:174 %b_13_addr = getelementptr i64 %b_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_13_addr"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:175 %b_13_load = load i3 %b_13_addr

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:177 %c_13_addr = getelementptr i64 %c_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_13_addr"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:178 %c_13_load = load i3 %c_13_addr

]]></Node>
<StgValue><ssdm name="c_13_load"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:187 %b_14_addr = getelementptr i64 %b_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_14_addr"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:188 %b_14_load = load i3 %b_14_addr

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:190 %c_14_addr = getelementptr i64 %c_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_14_addr"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:191 %c_14_load = load i3 %c_14_addr

]]></Node>
<StgValue><ssdm name="c_14_load"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:200 %b_15_addr = getelementptr i64 %b_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="b_15_addr"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:201 %b_15_load = load i3 %b_15_addr

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:203 %c_15_addr = getelementptr i64 %c_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="c_15_addr"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:204 %c_15_load = load i3 %c_15_addr

]]></Node>
<StgValue><ssdm name="c_15_load"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:212 %add_ln8 = add i8 %i_1, i8 16

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:213 %store_ln8 = store i8 %add_ln8, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:6 %b_0_load = load i3 %b_0_addr

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:9 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:19 %b_1_load = load i3 %b_1_addr

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:22 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:32 %b_2_load = load i3 %b_2_addr

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:35 %c_2_load = load i3 %c_2_addr

]]></Node>
<StgValue><ssdm name="c_2_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:45 %b_3_load = load i3 %b_3_addr

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:48 %c_3_load = load i3 %c_3_addr

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:58 %b_4_load = load i3 %b_4_addr

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:61 %c_4_load = load i3 %c_4_addr

]]></Node>
<StgValue><ssdm name="c_4_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:71 %b_5_load = load i3 %b_5_addr

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:74 %c_5_load = load i3 %c_5_addr

]]></Node>
<StgValue><ssdm name="c_5_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:84 %b_6_load = load i3 %b_6_addr

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:87 %c_6_load = load i3 %c_6_addr

]]></Node>
<StgValue><ssdm name="c_6_load"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:97 %b_7_load = load i3 %b_7_addr

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:100 %c_7_load = load i3 %c_7_addr

]]></Node>
<StgValue><ssdm name="c_7_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:110 %b_8_load = load i3 %b_8_addr

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:113 %c_8_load = load i3 %c_8_addr

]]></Node>
<StgValue><ssdm name="c_8_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:123 %b_9_load = load i3 %b_9_addr

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:126 %c_9_load = load i3 %c_9_addr

]]></Node>
<StgValue><ssdm name="c_9_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:136 %b_10_load = load i3 %b_10_addr

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:139 %c_10_load = load i3 %c_10_addr

]]></Node>
<StgValue><ssdm name="c_10_load"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:149 %b_11_load = load i3 %b_11_addr

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:152 %c_11_load = load i3 %c_11_addr

]]></Node>
<StgValue><ssdm name="c_11_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:162 %b_12_load = load i3 %b_12_addr

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:165 %c_12_load = load i3 %c_12_addr

]]></Node>
<StgValue><ssdm name="c_12_load"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:175 %b_13_load = load i3 %b_13_addr

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:178 %c_13_load = load i3 %c_13_addr

]]></Node>
<StgValue><ssdm name="c_13_load"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:188 %b_14_load = load i3 %b_14_addr

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:191 %c_14_load = load i3 %c_14_addr

]]></Node>
<StgValue><ssdm name="c_14_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:201 %b_15_load = load i3 %b_15_addr

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:204 %c_15_load = load i3 %c_15_addr

]]></Node>
<StgValue><ssdm name="c_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:7 %bitcast_ln10 = bitcast i64 %b_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:10 %bitcast_ln10_1 = bitcast i64 %c_0_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:11 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:20 %bitcast_ln10_2 = bitcast i64 %b_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_2"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:23 %bitcast_ln10_3 = bitcast i64 %c_1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_3"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:24 %temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3

]]></Node>
<StgValue><ssdm name="temp_mult_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:33 %bitcast_ln10_4 = bitcast i64 %b_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_4"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:36 %bitcast_ln10_5 = bitcast i64 %c_2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_5"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:37 %temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5

]]></Node>
<StgValue><ssdm name="temp_mult_2"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:46 %bitcast_ln10_6 = bitcast i64 %b_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_6"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:49 %bitcast_ln10_7 = bitcast i64 %c_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_7"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:50 %temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7

]]></Node>
<StgValue><ssdm name="temp_mult_3"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:59 %bitcast_ln10_8 = bitcast i64 %b_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_8"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:62 %bitcast_ln10_9 = bitcast i64 %c_4_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_9"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:63 %temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9

]]></Node>
<StgValue><ssdm name="temp_mult_4"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:72 %bitcast_ln10_10 = bitcast i64 %b_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_10"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:75 %bitcast_ln10_11 = bitcast i64 %c_5_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_11"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:76 %temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11

]]></Node>
<StgValue><ssdm name="temp_mult_5"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:85 %bitcast_ln10_12 = bitcast i64 %b_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_12"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:88 %bitcast_ln10_13 = bitcast i64 %c_6_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_13"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:89 %temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13

]]></Node>
<StgValue><ssdm name="temp_mult_6"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:98 %bitcast_ln10_14 = bitcast i64 %b_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_14"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:101 %bitcast_ln10_15 = bitcast i64 %c_7_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_15"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:102 %temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15

]]></Node>
<StgValue><ssdm name="temp_mult_7"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:111 %bitcast_ln10_16 = bitcast i64 %b_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_16"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:114 %bitcast_ln10_17 = bitcast i64 %c_8_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_17"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:115 %temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17

]]></Node>
<StgValue><ssdm name="temp_mult_8"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:124 %bitcast_ln10_18 = bitcast i64 %b_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_18"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:127 %bitcast_ln10_19 = bitcast i64 %c_9_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_19"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:128 %temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19

]]></Node>
<StgValue><ssdm name="temp_mult_9"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:137 %bitcast_ln10_20 = bitcast i64 %b_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_20"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:140 %bitcast_ln10_21 = bitcast i64 %c_10_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_21"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:141 %temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21

]]></Node>
<StgValue><ssdm name="temp_mult_10"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:150 %bitcast_ln10_22 = bitcast i64 %b_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_22"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:153 %bitcast_ln10_23 = bitcast i64 %c_11_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_23"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:154 %temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23

]]></Node>
<StgValue><ssdm name="temp_mult_11"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:163 %bitcast_ln10_24 = bitcast i64 %b_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_24"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:166 %bitcast_ln10_25 = bitcast i64 %c_12_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_25"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:167 %temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25

]]></Node>
<StgValue><ssdm name="temp_mult_12"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:176 %bitcast_ln10_26 = bitcast i64 %b_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_26"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:179 %bitcast_ln10_27 = bitcast i64 %c_13_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_27"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:180 %temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27

]]></Node>
<StgValue><ssdm name="temp_mult_13"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:189 %bitcast_ln10_28 = bitcast i64 %b_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_28"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:192 %bitcast_ln10_29 = bitcast i64 %c_14_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_29"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:193 %temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29

]]></Node>
<StgValue><ssdm name="temp_mult_14"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:202 %bitcast_ln10_30 = bitcast i64 %b_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_30"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:205 %bitcast_ln10_31 = bitcast i64 %c_15_load

]]></Node>
<StgValue><ssdm name="bitcast_ln10_31"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:206 %temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31

]]></Node>
<StgValue><ssdm name="temp_mult_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="263" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:11 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:24 %temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3

]]></Node>
<StgValue><ssdm name="temp_mult_1"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:37 %temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5

]]></Node>
<StgValue><ssdm name="temp_mult_2"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:50 %temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7

]]></Node>
<StgValue><ssdm name="temp_mult_3"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:63 %temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9

]]></Node>
<StgValue><ssdm name="temp_mult_4"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:76 %temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11

]]></Node>
<StgValue><ssdm name="temp_mult_5"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:89 %temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13

]]></Node>
<StgValue><ssdm name="temp_mult_6"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:102 %temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15

]]></Node>
<StgValue><ssdm name="temp_mult_7"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:115 %temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17

]]></Node>
<StgValue><ssdm name="temp_mult_8"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:128 %temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19

]]></Node>
<StgValue><ssdm name="temp_mult_9"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:141 %temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21

]]></Node>
<StgValue><ssdm name="temp_mult_10"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:154 %temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23

]]></Node>
<StgValue><ssdm name="temp_mult_11"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:167 %temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25

]]></Node>
<StgValue><ssdm name="temp_mult_12"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:180 %temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27

]]></Node>
<StgValue><ssdm name="temp_mult_13"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:193 %temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29

]]></Node>
<StgValue><ssdm name="temp_mult_14"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:206 %temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31

]]></Node>
<StgValue><ssdm name="temp_mult_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="279" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:11 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:24 %temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3

]]></Node>
<StgValue><ssdm name="temp_mult_1"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:37 %temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5

]]></Node>
<StgValue><ssdm name="temp_mult_2"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:50 %temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7

]]></Node>
<StgValue><ssdm name="temp_mult_3"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:63 %temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9

]]></Node>
<StgValue><ssdm name="temp_mult_4"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:76 %temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11

]]></Node>
<StgValue><ssdm name="temp_mult_5"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:89 %temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13

]]></Node>
<StgValue><ssdm name="temp_mult_6"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:102 %temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15

]]></Node>
<StgValue><ssdm name="temp_mult_7"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:115 %temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17

]]></Node>
<StgValue><ssdm name="temp_mult_8"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:128 %temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19

]]></Node>
<StgValue><ssdm name="temp_mult_9"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:141 %temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21

]]></Node>
<StgValue><ssdm name="temp_mult_10"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:154 %temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23

]]></Node>
<StgValue><ssdm name="temp_mult_11"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:167 %temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25

]]></Node>
<StgValue><ssdm name="temp_mult_12"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:180 %temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27

]]></Node>
<StgValue><ssdm name="temp_mult_13"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:193 %temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29

]]></Node>
<StgValue><ssdm name="temp_mult_14"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:206 %temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31

]]></Node>
<StgValue><ssdm name="temp_mult_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="295" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:11 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:24 %temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3

]]></Node>
<StgValue><ssdm name="temp_mult_1"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:37 %temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5

]]></Node>
<StgValue><ssdm name="temp_mult_2"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:50 %temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7

]]></Node>
<StgValue><ssdm name="temp_mult_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:63 %temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9

]]></Node>
<StgValue><ssdm name="temp_mult_4"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:76 %temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11

]]></Node>
<StgValue><ssdm name="temp_mult_5"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:89 %temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13

]]></Node>
<StgValue><ssdm name="temp_mult_6"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:102 %temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15

]]></Node>
<StgValue><ssdm name="temp_mult_7"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:115 %temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17

]]></Node>
<StgValue><ssdm name="temp_mult_8"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:128 %temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19

]]></Node>
<StgValue><ssdm name="temp_mult_9"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:141 %temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21

]]></Node>
<StgValue><ssdm name="temp_mult_10"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:154 %temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23

]]></Node>
<StgValue><ssdm name="temp_mult_11"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:167 %temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25

]]></Node>
<StgValue><ssdm name="temp_mult_12"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:180 %temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27

]]></Node>
<StgValue><ssdm name="temp_mult_13"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:193 %temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29

]]></Node>
<StgValue><ssdm name="temp_mult_14"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:206 %temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31

]]></Node>
<StgValue><ssdm name="temp_mult_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="311" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:11 %temp_mult = dmul i64 %bitcast_ln10, i64 %bitcast_ln10_1

]]></Node>
<StgValue><ssdm name="temp_mult"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:12 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:24 %temp_mult_1 = dmul i64 %bitcast_ln10_2, i64 %bitcast_ln10_3

]]></Node>
<StgValue><ssdm name="temp_mult_1"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:25 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_1, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:37 %temp_mult_2 = dmul i64 %bitcast_ln10_4, i64 %bitcast_ln10_5

]]></Node>
<StgValue><ssdm name="temp_mult_2"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:38 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_2, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:50 %temp_mult_3 = dmul i64 %bitcast_ln10_6, i64 %bitcast_ln10_7

]]></Node>
<StgValue><ssdm name="temp_mult_3"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:51 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_3, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:63 %temp_mult_4 = dmul i64 %bitcast_ln10_8, i64 %bitcast_ln10_9

]]></Node>
<StgValue><ssdm name="temp_mult_4"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:64 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_4, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:76 %temp_mult_5 = dmul i64 %bitcast_ln10_10, i64 %bitcast_ln10_11

]]></Node>
<StgValue><ssdm name="temp_mult_5"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:77 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_5, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:89 %temp_mult_6 = dmul i64 %bitcast_ln10_12, i64 %bitcast_ln10_13

]]></Node>
<StgValue><ssdm name="temp_mult_6"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:90 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_6, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:102 %temp_mult_7 = dmul i64 %bitcast_ln10_14, i64 %bitcast_ln10_15

]]></Node>
<StgValue><ssdm name="temp_mult_7"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:103 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_7, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:115 %temp_mult_8 = dmul i64 %bitcast_ln10_16, i64 %bitcast_ln10_17

]]></Node>
<StgValue><ssdm name="temp_mult_8"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:116 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_8, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:128 %temp_mult_9 = dmul i64 %bitcast_ln10_18, i64 %bitcast_ln10_19

]]></Node>
<StgValue><ssdm name="temp_mult_9"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:129 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_9, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:141 %temp_mult_10 = dmul i64 %bitcast_ln10_20, i64 %bitcast_ln10_21

]]></Node>
<StgValue><ssdm name="temp_mult_10"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:142 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_10, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:154 %temp_mult_11 = dmul i64 %bitcast_ln10_22, i64 %bitcast_ln10_23

]]></Node>
<StgValue><ssdm name="temp_mult_11"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:155 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_11, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:167 %temp_mult_12 = dmul i64 %bitcast_ln10_24, i64 %bitcast_ln10_25

]]></Node>
<StgValue><ssdm name="temp_mult_12"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:168 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_12, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:180 %temp_mult_13 = dmul i64 %bitcast_ln10_26, i64 %bitcast_ln10_27

]]></Node>
<StgValue><ssdm name="temp_mult_13"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:181 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_13, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:193 %temp_mult_14 = dmul i64 %bitcast_ln10_28, i64 %bitcast_ln10_29

]]></Node>
<StgValue><ssdm name="temp_mult_14"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:194 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_14, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:206 %temp_mult_15 = dmul i64 %bitcast_ln10_30, i64 %bitcast_ln10_31

]]></Node>
<StgValue><ssdm name="temp_mult_15"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:207 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_mult_15, i64 510, i64 14, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:2 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:13 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:14 %bitcast_ln11 = bitcast i64 %temp_mult

]]></Node>
<StgValue><ssdm name="bitcast_ln11"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:15 %a_0_addr = getelementptr i64 %a_0, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:16 %store_ln11 = store i64 %bitcast_ln11, i3 %a_0_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:17 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:26 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:27 %bitcast_ln11_1 = bitcast i64 %temp_mult_1

]]></Node>
<StgValue><ssdm name="bitcast_ln11_1"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:28 %a_1_addr = getelementptr i64 %a_1, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:29 %store_ln11 = store i64 %bitcast_ln11_1, i3 %a_1_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:30 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:39 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:40 %bitcast_ln11_2 = bitcast i64 %temp_mult_2

]]></Node>
<StgValue><ssdm name="bitcast_ln11_2"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:41 %a_2_addr = getelementptr i64 %a_2, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:42 %store_ln11 = store i64 %bitcast_ln11_2, i3 %a_2_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:43 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:52 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:53 %bitcast_ln11_3 = bitcast i64 %temp_mult_3

]]></Node>
<StgValue><ssdm name="bitcast_ln11_3"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:54 %a_3_addr = getelementptr i64 %a_3, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:55 %store_ln11 = store i64 %bitcast_ln11_3, i3 %a_3_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:56 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:65 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:66 %bitcast_ln11_4 = bitcast i64 %temp_mult_4

]]></Node>
<StgValue><ssdm name="bitcast_ln11_4"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:67 %a_4_addr = getelementptr i64 %a_4, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:68 %store_ln11 = store i64 %bitcast_ln11_4, i3 %a_4_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:69 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:78 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:79 %bitcast_ln11_5 = bitcast i64 %temp_mult_5

]]></Node>
<StgValue><ssdm name="bitcast_ln11_5"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:80 %a_5_addr = getelementptr i64 %a_5, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:81 %store_ln11 = store i64 %bitcast_ln11_5, i3 %a_5_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:82 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:91 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:92 %bitcast_ln11_6 = bitcast i64 %temp_mult_6

]]></Node>
<StgValue><ssdm name="bitcast_ln11_6"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:93 %a_6_addr = getelementptr i64 %a_6, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:94 %store_ln11 = store i64 %bitcast_ln11_6, i3 %a_6_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:95 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:104 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:105 %bitcast_ln11_7 = bitcast i64 %temp_mult_7

]]></Node>
<StgValue><ssdm name="bitcast_ln11_7"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:106 %a_7_addr = getelementptr i64 %a_7, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:107 %store_ln11 = store i64 %bitcast_ln11_7, i3 %a_7_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:108 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:117 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:118 %bitcast_ln11_8 = bitcast i64 %temp_mult_8

]]></Node>
<StgValue><ssdm name="bitcast_ln11_8"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:119 %a_8_addr = getelementptr i64 %a_8, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:120 %store_ln11 = store i64 %bitcast_ln11_8, i3 %a_8_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:121 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:130 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:131 %bitcast_ln11_9 = bitcast i64 %temp_mult_9

]]></Node>
<StgValue><ssdm name="bitcast_ln11_9"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:132 %a_9_addr = getelementptr i64 %a_9, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:133 %store_ln11 = store i64 %bitcast_ln11_9, i3 %a_9_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:134 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:143 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:144 %bitcast_ln11_10 = bitcast i64 %temp_mult_10

]]></Node>
<StgValue><ssdm name="bitcast_ln11_10"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:145 %a_10_addr = getelementptr i64 %a_10, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_10_addr"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:146 %store_ln11 = store i64 %bitcast_ln11_10, i3 %a_10_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:147 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:156 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:157 %bitcast_ln11_11 = bitcast i64 %temp_mult_11

]]></Node>
<StgValue><ssdm name="bitcast_ln11_11"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:158 %a_11_addr = getelementptr i64 %a_11, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_11_addr"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:159 %store_ln11 = store i64 %bitcast_ln11_11, i3 %a_11_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:160 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:169 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:170 %bitcast_ln11_12 = bitcast i64 %temp_mult_12

]]></Node>
<StgValue><ssdm name="bitcast_ln11_12"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:171 %a_12_addr = getelementptr i64 %a_12, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_12_addr"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:172 %store_ln11 = store i64 %bitcast_ln11_12, i3 %a_12_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:173 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:182 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:183 %bitcast_ln11_13 = bitcast i64 %temp_mult_13

]]></Node>
<StgValue><ssdm name="bitcast_ln11_13"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:184 %a_13_addr = getelementptr i64 %a_13, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_13_addr"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:185 %store_ln11 = store i64 %bitcast_ln11_13, i3 %a_13_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:186 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:195 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:196 %bitcast_ln11_14 = bitcast i64 %temp_mult_14

]]></Node>
<StgValue><ssdm name="bitcast_ln11_14"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:197 %a_14_addr = getelementptr i64 %a_14, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_14_addr"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:198 %store_ln11 = store i64 %bitcast_ln11_14, i3 %a_14_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:199 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:208 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:209 %bitcast_ln11_15 = bitcast i64 %temp_mult_15

]]></Node>
<StgValue><ssdm name="bitcast_ln11_15"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:210 %a_15_addr = getelementptr i64 %a_15, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="a_15_addr"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:211 %store_ln11 = store i64 %bitcast_ln11_15, i3 %a_15_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx43.case.0.15:214 %br_ln0 = br void %arrayidx43.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
