
---------- Begin Simulation Statistics ----------
final_tick                                   55430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676712                       # Number of bytes of host memory used
host_op_rate                                   341809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                              427516228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       39519                       # Number of instructions simulated
sim_ops                                         44313                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000055                       # Number of seconds simulated
sim_ticks                                    55430000                       # Number of ticks simulated
system.cpu.committedInsts                       39519                       # Number of instructions committed
system.cpu.committedOps                         44313                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.805233                       # CPI: cycles per instruction
system.cpu.discardedOps                          2826                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           53947                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.356477                       # IPC: instructions per cycle
system.cpu.numCycles                           110860                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   32714     73.82%     73.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                    544      1.23%     75.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.05%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6277     14.17%     89.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  4757     10.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    44313                       # Class of committed instruction
system.cpu.tickCycles                           56913                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          173                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::WritebackClean          151                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            473                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           111                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         1097                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          356                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1453                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        39936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   51328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               651                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.041475                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.199539                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     624     95.85%     95.85% # Request fanout histogram
system.membus.snoop_fanout::1                      27      4.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 651                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1507000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2463820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             943610                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000056135932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        146                       # Number of write requests accepted
system.mem_ctrls.readBursts                       651                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      146                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.345876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.215222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2     40.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   41664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    751.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      55421500                       # Total gap between requests
system.mem_ctrls.avgGap                      69537.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        27200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        11392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 490709002.345300376415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 205520476.276384621859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 92368753.382644772530                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          473                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          178                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          146                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10286180                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4686662                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    586199630                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     21746.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26329.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4015065.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        11392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         41664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    546130254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    205520476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        751650731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    546130254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    546130254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    546130254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    205520476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       751650731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  603                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  80                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4817116                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2262456                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           14972842                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7988.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24830.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 482                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 65                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   321.432836                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   216.300413                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   297.658998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           29     21.64%     21.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           39     29.10%     50.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           29     21.64%     72.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            8      5.97%     78.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            6      4.48%     82.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      3.73%     86.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      2.99%     89.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.49%     91.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           12      8.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 38592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              696.229479                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               92.368753                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    790171.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    384820.128000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2091454.848000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  218771.616000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4512260.256000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 22037762.208000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 6079241.784000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  36114482.040000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   651.533142                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     13526670                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     40083330                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    642672.576000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    312016.320000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1899517.536000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  188245.344000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4512260.256000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 21266140.896000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6728105.160000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  35548958.088000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   641.330653                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     14961770                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     38648230                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.thread30022.numInsts                 39519                       # Number of Instructions committed
system.cpu.thread30022.numOps                   44313                       # Number of Ops committed
system.cpu.thread30022.numMemRefs                   0                       # Number of Memory References
system.cpu.icache.demand_hits::.cpu.inst        14718                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14718                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14718                       # number of overall hits
system.cpu.icache.overall_hits::total           14718                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          473                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            473                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          473                       # number of overall misses
system.cpu.icache.overall_misses::total           473                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25276500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25276500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25276500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25276500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031137                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031137                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031137                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031137                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53438.689218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53438.689218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53438.689218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53438.689218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          151                       # number of writebacks
system.cpu.icache.writebacks::total               151                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          473                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24803500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24803500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031137                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031137                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031137                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031137                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52438.689218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52438.689218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52438.689218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52438.689218                       # average overall mshr miss latency
system.cpu.icache.replacements                    151                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14718                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14718                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          473                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           473                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25276500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031137                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53438.689218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53438.689218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24803500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24803500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031137                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52438.689218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52438.689218                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           224.255243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.116279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   224.255243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.437999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.437999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30855                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30855                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10476                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10497                       # number of overall hits
system.cpu.dcache.overall_hits::total           10497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          218                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            218                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          231                       # number of overall misses
system.cpu.dcache.overall_misses::total           231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12820500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12820500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10694                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58809.633028                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58809.633028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        55500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        55500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           49                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9821500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10352500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10352500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015803                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015803                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016592                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58115.384615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58115.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58160.112360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58160.112360                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6281000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6061                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58700.934579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58700.934579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5944000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016829                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58274.509804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58274.509804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6539500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6539500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58914.414414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58914.414414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3877500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57873.134328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57873.134328                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           34                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           34                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.382353                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.382353                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       531000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       531000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.264706                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.264706                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        59000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        59000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.725330                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10751                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.398876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            139000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.725330                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.122779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.122779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21786                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    9990                       # Number of BP lookups
system.cpu.branchPred.condPredicted              6071                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 4038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    3074                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             76.126795                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    1350                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                440                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              243                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          184                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions               29874                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               6109                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              2668                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     55430000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
