

================================================================
== Vivado HLS Report for 'dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s'
================================================================
* Date:           Sun Nov 14 10:24:40 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |   22|   23|   20|   20| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |   22|   22|         4|          1|          1|    20|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    303|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    325|    -|
|Memory           |        0|      -|      26|      9|    -|
|Multiplexer      |        -|      -|       -|    984|    -|
|Register         |        0|      -|     772|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     798|   1653|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_14_1_1_U2148  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_164_14_1_1_U2149  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_164_14_1_1_U2150  |myproject_axi_mux_164_14_1_1  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_42_14_1_1_U2151   |myproject_axi_mux_42_14_1_1   |        0|      0|  0|  65|    0|
    |myproject_axi_mux_53_6_1_1_U2147    |myproject_axi_mux_53_6_1_1    |        0|      0|  0|  65|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0| 325|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_outb0s  |        0|   2|   1|    0|    20|    2|     1|           40|
    |w22_V_U   |dense_wrapper_ap_fixed_ap_fixed_14_6_5_3_0_config22_s_w22_V   |        0|  24|   8|    0|    20|   24|     1|          480|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        0|  26|   9|    0|    40|   26|     2|          520|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_24_fu_969_p2   |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_25_fu_1036_p2  |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_26_fu_1110_p2  |     *    |      0|  0|  26|           6|           6|
    |mul_ln1118_fu_947_p2      |     *    |      0|  0|  26|           6|           6|
    |acc_0_V_fu_1190_p2        |     +    |      0|  0|  19|          14|          14|
    |acc_12_V_fu_1168_p2       |     +    |      0|  0|  19|          14|          14|
    |acc_4_V_fu_1027_p2        |     +    |      0|  0|  19|          14|          14|
    |acc_8_V_fu_1101_p2        |     +    |      0|  0|  19|          14|          14|
    |in_index_fu_863_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_857_p2         |     +    |      0|  0|  15|           1|           5|
    |ap_condition_217          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_242          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_41           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_875_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln168_fu_869_p2      |   icmp   |      0|  0|  18|          32|           3|
    |select_ln168_fu_935_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 303|         155|         100|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                           |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_0_1_phi_fu_567_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_10_1_phi_fu_747_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_11_1_phi_fu_765_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_12_1_phi_fu_783_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_13_1_phi_fu_801_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_14_1_phi_fu_819_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_15_1_phi_fu_837_p8               |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_1_1_phi_fu_585_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_2_1_phi_fu_603_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_3_1_phi_fu_621_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_4_1_phi_fu_639_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_5_1_phi_fu_657_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_6_1_phi_fu_675_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_7_1_phi_fu_693_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_8_1_phi_fu_711_p8                |  15|          3|   14|         42|
    |ap_phi_mux_acc_V_9_1_phi_fu_729_p8                |  15|          3|   14|         42|
    |ap_phi_mux_data_0_V_read51_phi_phi_fu_271_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_0_V_read51_rewind_phi_fu_201_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_1_V_read52_phi_phi_fu_283_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_1_V_read52_rewind_phi_fu_215_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_2_V_read53_phi_phi_fu_295_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_2_V_read53_rewind_phi_fu_229_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_3_V_read54_phi_phi_fu_307_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_3_V_read54_rewind_phi_fu_243_p6   |   9|          2|    6|         12|
    |ap_phi_mux_data_4_V_read55_phi_phi_fu_319_p4      |   9|          2|    6|         12|
    |ap_phi_mux_data_4_V_read55_rewind_phi_fu_257_p6   |   9|          2|    6|         12|
    |ap_phi_mux_do_init_phi_fu_156_p6                  |  15|          3|    1|          3|
    |ap_phi_mux_in_index_0_i_i50_phi_fu_172_p6         |  15|          3|   32|         96|
    |ap_phi_mux_res_10_V_write_assign38_phi_fu_406_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_11_V_write_assign40_phi_fu_391_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_12_V_write_assign42_phi_fu_376_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_13_V_write_assign44_phi_fu_361_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_14_V_write_assign46_phi_fu_346_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_15_V_write_assign48_phi_fu_331_p6  |  15|          3|   14|         42|
    |ap_phi_mux_res_4_V_write_assign26_phi_fu_496_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_5_V_write_assign28_phi_fu_481_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_6_V_write_assign30_phi_fu_466_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_7_V_write_assign32_phi_fu_451_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_8_V_write_assign34_phi_fu_436_p6   |  15|          3|   14|         42|
    |ap_phi_mux_res_9_V_write_assign36_phi_fu_421_p6   |  15|          3|   14|         42|
    |ap_phi_mux_w_index49_phi_fu_187_p6                |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315  |   9|          2|    6|         12|
    |ap_return_0                                       |   9|          2|   14|         28|
    |ap_return_1                                       |   9|          2|   14|         28|
    |ap_return_10                                      |   9|          2|   14|         28|
    |ap_return_11                                      |   9|          2|   14|         28|
    |ap_return_12                                      |   9|          2|   14|         28|
    |ap_return_13                                      |   9|          2|   14|         28|
    |ap_return_14                                      |   9|          2|   14|         28|
    |ap_return_15                                      |   9|          2|   14|         28|
    |ap_return_2                                       |   9|          2|   14|         28|
    |ap_return_3                                       |   9|          2|   14|         28|
    |ap_return_4                                       |   9|          2|   14|         28|
    |ap_return_5                                       |   9|          2|   14|         28|
    |ap_return_6                                       |   9|          2|   14|         28|
    |ap_return_7                                       |   9|          2|   14|         28|
    |ap_return_8                                       |   9|          2|   14|         28|
    |ap_return_9                                       |   9|          2|   14|         28|
    |data_0_V_read51_phi_reg_267                       |   9|          2|    6|         12|
    |data_1_V_read52_phi_reg_279                       |   9|          2|    6|         12|
    |data_2_V_read53_phi_reg_291                       |   9|          2|    6|         12|
    |data_3_V_read54_phi_reg_303                       |   9|          2|    6|         12|
    |data_4_V_read55_phi_reg_315                       |   9|          2|    6|         12|
    |in_index_0_i_i50_reg_168                          |   9|          2|   32|         64|
    |res_0_V_write_assign18_reg_549                    |   9|          2|   14|         28|
    |res_10_V_write_assign38_reg_402                   |   9|          2|   14|         28|
    |res_11_V_write_assign40_reg_387                   |   9|          2|   14|         28|
    |res_12_V_write_assign42_reg_372                   |   9|          2|   14|         28|
    |res_13_V_write_assign44_reg_357                   |   9|          2|   14|         28|
    |res_14_V_write_assign46_reg_342                   |   9|          2|   14|         28|
    |res_15_V_write_assign48_reg_327                   |   9|          2|   14|         28|
    |res_1_V_write_assign20_reg_535                    |   9|          2|   14|         28|
    |res_2_V_write_assign22_reg_521                    |   9|          2|   14|         28|
    |res_3_V_write_assign24_reg_507                    |   9|          2|   14|         28|
    |res_4_V_write_assign26_reg_492                    |   9|          2|   14|         28|
    |res_5_V_write_assign28_reg_477                    |   9|          2|   14|         28|
    |res_6_V_write_assign30_reg_462                    |   9|          2|   14|         28|
    |res_7_V_write_assign32_reg_447                    |   9|          2|   14|         28|
    |res_8_V_write_assign34_reg_432                    |   9|          2|   14|         28|
    |res_9_V_write_assign36_reg_417                    |   9|          2|   14|         28|
    |w_index49_reg_183                                 |   9|          2|    5|         10|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 984|        208| 1038|       2507|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |acc_12_V_reg_1416                                 |  14|   0|   14|          0|
    |acc_4_V_reg_1396                                  |  14|   0|   14|          0|
    |acc_8_V_reg_1408                                  |  14|   0|   14|          0|
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_267  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_279  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_291  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_303  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_315  |   6|   0|    6|          0|
    |ap_return_0_preg                                  |  14|   0|   14|          0|
    |ap_return_10_preg                                 |  14|   0|   14|          0|
    |ap_return_11_preg                                 |  14|   0|   14|          0|
    |ap_return_12_preg                                 |  14|   0|   14|          0|
    |ap_return_13_preg                                 |  14|   0|   14|          0|
    |ap_return_14_preg                                 |  14|   0|   14|          0|
    |ap_return_15_preg                                 |  14|   0|   14|          0|
    |ap_return_1_preg                                  |  14|   0|   14|          0|
    |ap_return_2_preg                                  |  14|   0|   14|          0|
    |ap_return_3_preg                                  |  14|   0|   14|          0|
    |ap_return_4_preg                                  |  14|   0|   14|          0|
    |ap_return_5_preg                                  |  14|   0|   14|          0|
    |ap_return_6_preg                                  |  14|   0|   14|          0|
    |ap_return_7_preg                                  |  14|   0|   14|          0|
    |ap_return_8_preg                                  |  14|   0|   14|          0|
    |ap_return_9_preg                                  |  14|   0|   14|          0|
    |data_0_V_read51_phi_reg_267                       |   6|   0|    6|          0|
    |data_0_V_read51_rewind_reg_197                    |   6|   0|    6|          0|
    |data_1_V_read52_phi_reg_279                       |   6|   0|    6|          0|
    |data_1_V_read52_rewind_reg_211                    |   6|   0|    6|          0|
    |data_2_V_read53_phi_reg_291                       |   6|   0|    6|          0|
    |data_2_V_read53_rewind_reg_225                    |   6|   0|    6|          0|
    |data_3_V_read54_phi_reg_303                       |   6|   0|    6|          0|
    |data_3_V_read54_rewind_reg_239                    |   6|   0|    6|          0|
    |data_4_V_read55_phi_reg_315                       |   6|   0|    6|          0|
    |data_4_V_read55_rewind_reg_253                    |   6|   0|    6|          0|
    |do_init_reg_152                                   |   1|   0|    1|          0|
    |icmp_ln151_reg_1350                               |   1|   0|    1|          0|
    |icmp_ln168_reg_1345                               |   1|   0|    1|          0|
    |in_index_0_i_i50_reg_168                          |  32|   0|   32|          0|
    |in_index_reg_1340                                 |  32|   0|   32|          0|
    |or_ln_reg_1404                                    |   2|   0|    4|          2|
    |out_index_reg_1354                                |   2|   0|    2|          0|
    |out_index_reg_1354_pp0_iter2_reg                  |   2|   0|    2|          0|
    |res_0_V_write_assign18_reg_549                    |  14|   0|   14|          0|
    |res_10_V_write_assign38_reg_402                   |  14|   0|   14|          0|
    |res_11_V_write_assign40_reg_387                   |  14|   0|   14|          0|
    |res_12_V_write_assign42_reg_372                   |  14|   0|   14|          0|
    |res_13_V_write_assign44_reg_357                   |  14|   0|   14|          0|
    |res_14_V_write_assign46_reg_342                   |  14|   0|   14|          0|
    |res_15_V_write_assign48_reg_327                   |  14|   0|   14|          0|
    |res_1_V_write_assign20_reg_535                    |  14|   0|   14|          0|
    |res_2_V_write_assign22_reg_521                    |  14|   0|   14|          0|
    |res_3_V_write_assign24_reg_507                    |  14|   0|   14|          0|
    |res_4_V_write_assign26_reg_492                    |  14|   0|   14|          0|
    |res_5_V_write_assign28_reg_477                    |  14|   0|   14|          0|
    |res_6_V_write_assign30_reg_462                    |  14|   0|   14|          0|
    |res_7_V_write_assign32_reg_447                    |  14|   0|   14|          0|
    |res_8_V_write_assign34_reg_432                    |  14|   0|   14|          0|
    |res_9_V_write_assign36_reg_417                    |  14|   0|   14|          0|
    |tmp_2_reg_1371                                    |   6|   0|    6|          0|
    |tmp_3_reg_1376                                    |   6|   0|    6|          0|
    |tmp_4_reg_1381                                    |   6|   0|    6|          0|
    |tmp_6_reg_1361                                    |   6|   0|    6|          0|
    |trunc_ln160_1_reg_1366                            |   6|   0|    6|          0|
    |trunc_ln8_reg_1391                                |  10|   0|   10|          0|
    |w_index49_reg_183                                 |   5|   0|    5|          0|
    |w_index_reg_1335                                  |   5|   0|    5|          0|
    |icmp_ln151_reg_1350                               |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 772|  32|  711|          2|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_0    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_1    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_2    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_3    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_4    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_5    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_6    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_7    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_8    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_9    | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_10   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_11   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_12   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_13   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_14   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|ap_return_15   | out |   14| ap_ctrl_hs | dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> | return value |
|data_0_V_read  |  in |    6|   ap_none  |                     data_0_V_read                     |    scalar    |
|data_1_V_read  |  in |    6|   ap_none  |                     data_1_V_read                     |    scalar    |
|data_2_V_read  |  in |    6|   ap_none  |                     data_2_V_read                     |    scalar    |
|data_3_V_read  |  in |    6|   ap_none  |                     data_3_V_read                     |    scalar    |
|data_4_V_read  |  in |    6|   ap_none  |                     data_4_V_read                     |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([133 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_6_MC_AC_1_MC_AC_2) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 6 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ false, %ReuseLoop_end ], [ true, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%in_index_0_i_i50 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %select_ln168, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 9 'phi' 'in_index_0_i_i50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%w_index49 = phi i5 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %w_index, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]"   --->   Operation 10 'phi' 'w_index49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 11 'read' 'data_4_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 12 'read' 'data_3_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 13 'read' 'data_2_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 14 'read' 'data_1_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_0_V_read51 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 15 'read' 'data_0_V_read51' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 16 'br' <Predicate = (do_init)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i5 %w_index49 to i64" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 17 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [20 x i2]* @outidx, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 18 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 19 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 20> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%w22_V_addr = getelementptr [20 x i24]* @w22_V, i64 0, i64 %zext_ln155" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 20 'getelementptr' 'w22_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%w22_V_load = load i24* %w22_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 21 'load' 'w22_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 20> <ROM>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%w_index = add i5 1, %w_index49" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 22 'add' 'w_index' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i50, 1" [firmware/nnet_utils/nnet_dense_resource.h:167->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 23 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln168 = icmp sgt i32 %in_index, 4" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 24 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln151 = icmp eq i5 %w_index49, -13" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 25 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 27 'br' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_V_read51_rewind = phi i6 [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %data_0_V_read51_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 28 'phi' 'data_0_V_read51_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_V_read52_rewind = phi i6 [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %data_1_V_read52_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 29 'phi' 'data_1_V_read52_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data_2_V_read53_rewind = phi i6 [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %data_2_V_read53_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 30 'phi' 'data_2_V_read53_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%data_3_V_read54_rewind = phi i6 [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %data_3_V_read54_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 31 'phi' 'data_3_V_read54_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%data_4_V_read55_rewind = phi i6 [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %data_4_V_read55_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 32 'phi' 'data_4_V_read55_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%data_0_V_read51_phi = phi i6 [ %data_0_V_read51, %rewind_init ], [ %data_0_V_read51_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 34 'phi' 'data_0_V_read51_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_1_V_read52_phi = phi i6 [ %data_1_V_read_2, %rewind_init ], [ %data_1_V_read52_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 35 'phi' 'data_1_V_read52_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_2_V_read53_phi = phi i6 [ %data_2_V_read_2, %rewind_init ], [ %data_2_V_read53_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 36 'phi' 'data_2_V_read53_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_3_V_read54_phi = phi i6 [ %data_3_V_read_2, %rewind_init ], [ %data_3_V_read54_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 37 'phi' 'data_3_V_read54_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_4_V_read55_phi = phi i6 [ %data_4_V_read_2, %rewind_init ], [ %data_4_V_read55_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 38 'phi' 'data_4_V_read55_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:155->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 39 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 20> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i32 %in_index_0_i_i50 to i3" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 40 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.14ns)   --->   "%tmp_6 = call i6 @_ssdm_op_Mux.ap_auto.5i6.i3(i6 %data_0_V_read51_phi, i6 %data_1_V_read52_phi, i6 %data_2_V_read53_phi, i6 %data_3_V_read54_phi, i6 %data_4_V_read55_phi, i3 %trunc_ln160)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 41 'mux' 'tmp_6' <Predicate = true> <Delay = 2.14> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%w22_V_load = load i24* %w22_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 42 'load' 'w22_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 20> <ROM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln160_1 = trunc i24 %w22_V_load to i6" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 43 'trunc' 'trunc_ln160_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w22_V_load, i32 6, i32 11)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 44 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w22_V_load, i32 12, i32 17)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 45 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w22_V_load, i32 18, i32 23)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.69ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:168->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 47 'select' 'select_ln168' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%res_15_V_write_assign48 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_15_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 48 'phi' 'res_15_V_write_assign48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%res_14_V_write_assign46 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_14_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 49 'phi' 'res_14_V_write_assign46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%res_13_V_write_assign44 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_13_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 50 'phi' 'res_13_V_write_assign44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%res_12_V_write_assign42 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_12_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 51 'phi' 'res_12_V_write_assign42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%res_11_V_write_assign40 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_11_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 52 'phi' 'res_11_V_write_assign40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%res_10_V_write_assign38 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_10_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 53 'phi' 'res_10_V_write_assign38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%res_9_V_write_assign36 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_9_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 54 'phi' 'res_9_V_write_assign36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%res_8_V_write_assign34 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_8_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 55 'phi' 'res_8_V_write_assign34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%res_7_V_write_assign32 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_7_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 56 'phi' 'res_7_V_write_assign32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%res_6_V_write_assign30 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_6_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 57 'phi' 'res_6_V_write_assign30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%res_5_V_write_assign28 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_5_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 58 'phi' 'res_5_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%res_4_V_write_assign26 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_4_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 59 'phi' 'res_4_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i6 %tmp_6 to i12" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 60 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i6 %trunc_ln160_1 to i12" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 61 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.78ns)   --->   "%mul_ln1118 = mul i12 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 62 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118, i32 2, i32 11)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 63 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i2 %out_index to i4" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 64 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i6 %tmp_2 to i12" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 65 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (3.78ns)   --->   "%mul_ln1118_24 = mul i12 %sext_ln1116, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 66 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_24, i32 2, i32 11)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 67 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i10 %trunc_ln708_s to i14" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 68 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.06ns)   --->   "%phi_ln1265_1 = call i14 @_ssdm_op_Mux.ap_auto.16i14.i4(i14 %res_4_V_write_assign26, i14 %res_5_V_write_assign28, i14 %res_6_V_write_assign30, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i14 %res_7_V_write_assign32, i4 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 69 'mux' 'phi_ln1265_1' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.81ns)   --->   "%acc_4_V = add i14 %phi_ln1265_1, %sext_ln708_1" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 70 'add' 'acc_4_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i6 %tmp_3 to i12" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 71 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.78ns)   --->   "%mul_ln1118_25 = mul i12 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 72 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_25, i32 2, i32 11)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 73 'partselect' 'trunc_ln708_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i10 %trunc_ln708_61 to i14" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 74 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 -2, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 75 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.06ns)   --->   "%phi_ln1265_2 = call i14 @_ssdm_op_Mux.ap_auto.16i14.i4(i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_8_V_write_assign34, i14 %res_9_V_write_assign36, i14 %res_10_V_write_assign38, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i14 %res_11_V_write_assign40, i4 %or_ln)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 76 'mux' 'phi_ln1265_2' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.81ns)   --->   "%acc_8_V = add i14 %phi_ln1265_2, %sext_ln708_2" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 77 'add' 'acc_8_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i6 %tmp_4 to i12" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 78 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.78ns)   --->   "%mul_ln1118_26 = mul i12 %sext_ln1116, %sext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 79 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %mul_ln1118_26, i32 2, i32 11)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 80 'partselect' 'trunc_ln708_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln708_3 = sext i10 %trunc_ln708_62 to i14" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 81 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.06ns)   --->   "%phi_ln1265_3 = call i14 @_ssdm_op_Mux.ap_auto.16i14.i4(i14 %res_12_V_write_assign42, i14 %res_13_V_write_assign44, i14 %res_14_V_write_assign46, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i14 %res_15_V_write_assign48, i4 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 82 'mux' 'phi_ln1265_3' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.81ns)   --->   "%acc_12_V = add i14 %phi_ln1265_3, %sext_ln708_3" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 83 'add' 'acc_12_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.64>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%res_3_V_write_assign24 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_3_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 84 'phi' 'res_3_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%res_2_V_write_assign22 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_2_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 85 'phi' 'res_2_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%res_1_V_write_assign20 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_1_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 86 'phi' 'res_1_V_write_assign20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%res_0_V_write_assign18 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_begin" ], [ %acc_V_0_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_fixed<6, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 87 'phi' 'res_0_V_write_assign18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str64) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str64)" [firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i10 %trunc_ln8 to i14" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 91 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.95ns)   --->   "%phi_ln = call i14 @_ssdm_op_Mux.ap_auto.4i14.i2(i14 %res_0_V_write_assign18, i14 %res_1_V_write_assign20, i14 %res_2_V_write_assign22, i14 %res_3_V_write_assign24, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 92 'mux' 'phi_ln' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%acc_0_V = add i14 %phi_ln, %sext_ln708" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 93 'add' 'acc_0_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch99 [
    i2 0, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126
    i2 1, label %branch97
    i2 -2, label %branch98
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 94 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 95 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 95 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 96 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 96 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 97 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 97 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%acc_V_0_1 = phi i14 [ %res_0_V_write_assign18, %branch99 ], [ %res_0_V_write_assign18, %branch98 ], [ %res_0_V_write_assign18, %branch97 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 98 'phi' 'acc_V_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%acc_V_1_1 = phi i14 [ %res_1_V_write_assign20, %branch99 ], [ %res_1_V_write_assign20, %branch98 ], [ %acc_0_V, %branch97 ], [ %res_1_V_write_assign20, %ReuseLoop_begin ]"   --->   Operation 99 'phi' 'acc_V_1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%acc_V_2_1 = phi i14 [ %res_2_V_write_assign22, %branch99 ], [ %acc_0_V, %branch98 ], [ %res_2_V_write_assign22, %branch97 ], [ %res_2_V_write_assign22, %ReuseLoop_begin ]"   --->   Operation 100 'phi' 'acc_V_2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%acc_V_3_1 = phi i14 [ %acc_0_V, %branch99 ], [ %res_3_V_write_assign24, %branch98 ], [ %res_3_V_write_assign24, %branch97 ], [ %res_3_V_write_assign24, %ReuseLoop_begin ]"   --->   Operation 101 'phi' 'acc_V_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch71 [
    i2 0, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092
    i2 1, label %branch69
    i2 -2, label %branch70
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 102 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 103 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 103 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 104 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 104 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 105 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 105 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%acc_V_4_1 = phi i14 [ %res_4_V_write_assign26, %branch71 ], [ %res_4_V_write_assign26, %branch70 ], [ %res_4_V_write_assign26, %branch69 ], [ %acc_4_V, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126 ]"   --->   Operation 106 'phi' 'acc_V_4_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%acc_V_5_1 = phi i14 [ %res_5_V_write_assign28, %branch71 ], [ %res_5_V_write_assign28, %branch70 ], [ %acc_4_V, %branch69 ], [ %res_5_V_write_assign28, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126 ]"   --->   Operation 107 'phi' 'acc_V_5_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%acc_V_6_1 = phi i14 [ %res_6_V_write_assign30, %branch71 ], [ %acc_4_V, %branch70 ], [ %res_6_V_write_assign30, %branch69 ], [ %res_6_V_write_assign30, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126 ]"   --->   Operation 108 'phi' 'acc_V_6_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%acc_V_7_1 = phi i14 [ %acc_4_V, %branch71 ], [ %res_7_V_write_assign32, %branch70 ], [ %res_7_V_write_assign32, %branch69 ], [ %res_7_V_write_assign32, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.0126 ]"   --->   Operation 109 'phi' 'acc_V_7_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.76ns)   --->   "switch i4 %or_ln, label %branch43 [
    i4 -8, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058
    i4 -7, label %branch41
    i4 -6, label %branch42
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 110 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 111 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 111 'br' <Predicate = (or_ln == 10)> <Delay = 1.76>
ST_5 : Operation 112 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 112 'br' <Predicate = (or_ln == 9)> <Delay = 1.76>
ST_5 : Operation 113 [1/1] (1.76ns)   --->   "br label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 113 'br' <Predicate = (or_ln != 8 & or_ln != 9 & or_ln != 10)> <Delay = 1.76>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%acc_V_8_1 = phi i14 [ %res_8_V_write_assign34, %branch43 ], [ %res_8_V_write_assign34, %branch42 ], [ %res_8_V_write_assign34, %branch41 ], [ %acc_8_V, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092 ]"   --->   Operation 114 'phi' 'acc_V_8_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%acc_V_9_1 = phi i14 [ %res_9_V_write_assign36, %branch43 ], [ %res_9_V_write_assign36, %branch42 ], [ %acc_8_V, %branch41 ], [ %res_9_V_write_assign36, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092 ]"   --->   Operation 115 'phi' 'acc_V_9_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_10_1 = phi i14 [ %res_10_V_write_assign38, %branch43 ], [ %acc_8_V, %branch42 ], [ %res_10_V_write_assign38, %branch41 ], [ %res_10_V_write_assign38, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092 ]"   --->   Operation 116 'phi' 'acc_V_10_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%acc_V_11_1 = phi i14 [ %acc_8_V, %branch43 ], [ %res_11_V_write_assign40, %branch42 ], [ %res_11_V_write_assign40, %branch41 ], [ %res_11_V_write_assign40, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.092 ]"   --->   Operation 117 'phi' 'acc_V_11_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch15 [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 118 'switch' <Predicate = true> <Delay = 1.76>
ST_5 : Operation 119 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 119 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_5 : Operation 120 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 120 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_5 : Operation 121 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:160->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 121 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%acc_V_12_1 = phi i14 [ %res_12_V_write_assign42, %branch15 ], [ %res_12_V_write_assign42, %branch14 ], [ %res_12_V_write_assign42, %branch13 ], [ %acc_12_V, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058 ]"   --->   Operation 122 'phi' 'acc_V_12_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%acc_V_13_1 = phi i14 [ %res_13_V_write_assign44, %branch15 ], [ %res_13_V_write_assign44, %branch14 ], [ %acc_12_V, %branch13 ], [ %res_13_V_write_assign44, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058 ]"   --->   Operation 123 'phi' 'acc_V_13_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%acc_V_14_1 = phi i14 [ %res_14_V_write_assign46, %branch15 ], [ %acc_12_V, %branch14 ], [ %res_14_V_write_assign46, %branch13 ], [ %res_14_V_write_assign46, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058 ]"   --->   Operation 124 'phi' 'acc_V_14_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%acc_V_15_1 = phi i14 [ %acc_12_V, %branch15 ], [ %res_15_V_write_assign48, %branch14 ], [ %res_15_V_write_assign48, %branch13 ], [ %res_15_V_write_assign48, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i.i.i.058 ]"   --->   Operation 125 'phi' 'acc_V_15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str64, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:172->firmware/nnet_utils/nnet_dense_resource.h:276->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 126 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_689 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 127 'speclooptripcount' 'empty_689' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([133 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_6_MC_AC_1_MC_AC_2, i32 %rbegin) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 128 'specregionend' 'rend' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %acc_V_0_1, 0" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 129 'insertvalue' 'mrv' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %acc_V_1_1, 1" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 130 'insertvalue' 'mrv_1' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %acc_V_2_1, 2" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 131 'insertvalue' 'mrv_2' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %acc_V_3_1, 3" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 132 'insertvalue' 'mrv_3' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %acc_V_4_1, 4" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 133 'insertvalue' 'mrv_4' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %acc_V_5_1, 5" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 134 'insertvalue' 'mrv_5' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %acc_V_6_1, 6" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 135 'insertvalue' 'mrv_6' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %acc_V_7_1, 7" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 136 'insertvalue' 'mrv_7' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7, i14 %acc_V_8_1, 8" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 137 'insertvalue' 'mrv_8' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_8, i14 %acc_V_9_1, 9" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 138 'insertvalue' 'mrv_9' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_9, i14 %acc_V_10_1, 10" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 139 'insertvalue' 'mrv_10' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_10, i14 %acc_V_11_1, 11" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 140 'insertvalue' 'mrv_11' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_11, i14 %acc_V_12_1, 12" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 141 'insertvalue' 'mrv_12' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_12, i14 %acc_V_13_1, 13" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 142 'insertvalue' 'mrv_13' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_13, i14 %acc_V_14_1, 14" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 143 'insertvalue' 'mrv_14' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_14, i14 %acc_V_15_1, 15" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 144 'insertvalue' 'mrv_15' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_15)" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 145 'return' <Predicate = (icmp_ln151)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w22_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rbegin                  (specregionbegin  ) [ 001111]
br_ln151                (br               ) [ 011111]
do_init                 (phi              ) [ 001111]
in_index_0_i_i50        (phi              ) [ 001111]
w_index49               (phi              ) [ 001111]
data_4_V_read_2         (read             ) [ 001111]
data_3_V_read_2         (read             ) [ 001111]
data_2_V_read_2         (read             ) [ 001111]
data_1_V_read_2         (read             ) [ 001111]
data_0_V_read51         (read             ) [ 001111]
br_ln151                (br               ) [ 001111]
zext_ln155              (zext             ) [ 000000]
outidx_addr             (getelementptr    ) [ 001100]
w22_V_addr              (getelementptr    ) [ 001100]
w_index                 (add              ) [ 011111]
in_index                (add              ) [ 001100]
icmp_ln168              (icmp             ) [ 001100]
icmp_ln151              (icmp             ) [ 001111]
br_ln151                (br               ) [ 011111]
br_ln26                 (br               ) [ 011111]
data_0_V_read51_rewind  (phi              ) [ 001100]
data_1_V_read52_rewind  (phi              ) [ 001100]
data_2_V_read53_rewind  (phi              ) [ 001100]
data_3_V_read54_rewind  (phi              ) [ 001100]
data_4_V_read55_rewind  (phi              ) [ 001100]
br_ln0                  (br               ) [ 000000]
data_0_V_read51_phi     (phi              ) [ 011111]
data_1_V_read52_phi     (phi              ) [ 011111]
data_2_V_read53_phi     (phi              ) [ 011111]
data_3_V_read54_phi     (phi              ) [ 011111]
data_4_V_read55_phi     (phi              ) [ 011111]
out_index               (load             ) [ 001011]
trunc_ln160             (trunc            ) [ 000000]
tmp_6                   (mux              ) [ 001010]
w22_V_load              (load             ) [ 000000]
trunc_ln160_1           (trunc            ) [ 001010]
tmp_2                   (partselect       ) [ 001010]
tmp_3                   (partselect       ) [ 001010]
tmp_4                   (partselect       ) [ 001010]
select_ln168            (select           ) [ 011011]
res_15_V_write_assign48 (phi              ) [ 001111]
res_14_V_write_assign46 (phi              ) [ 001111]
res_13_V_write_assign44 (phi              ) [ 001111]
res_12_V_write_assign42 (phi              ) [ 001111]
res_11_V_write_assign40 (phi              ) [ 001111]
res_10_V_write_assign38 (phi              ) [ 001111]
res_9_V_write_assign36  (phi              ) [ 001111]
res_8_V_write_assign34  (phi              ) [ 001111]
res_7_V_write_assign32  (phi              ) [ 001111]
res_6_V_write_assign30  (phi              ) [ 001111]
res_5_V_write_assign28  (phi              ) [ 001111]
res_4_V_write_assign26  (phi              ) [ 001111]
sext_ln1116             (sext             ) [ 000000]
sext_ln1118             (sext             ) [ 000000]
mul_ln1118              (mul              ) [ 000000]
trunc_ln8               (partselect       ) [ 001001]
zext_ln1265             (zext             ) [ 000000]
sext_ln1118_1           (sext             ) [ 000000]
mul_ln1118_24           (mul              ) [ 000000]
trunc_ln708_s           (partselect       ) [ 000000]
sext_ln708_1            (sext             ) [ 000000]
phi_ln1265_1            (mux              ) [ 000000]
acc_4_V                 (add              ) [ 001001]
sext_ln1118_2           (sext             ) [ 000000]
mul_ln1118_25           (mul              ) [ 000000]
trunc_ln708_61          (partselect       ) [ 000000]
sext_ln708_2            (sext             ) [ 000000]
or_ln                   (bitconcatenate   ) [ 001001]
phi_ln1265_2            (mux              ) [ 000000]
acc_8_V                 (add              ) [ 001001]
sext_ln1118_3           (sext             ) [ 000000]
mul_ln1118_26           (mul              ) [ 000000]
trunc_ln708_62          (partselect       ) [ 000000]
sext_ln708_3            (sext             ) [ 000000]
phi_ln1265_3            (mux              ) [ 000000]
acc_12_V                (add              ) [ 001001]
res_3_V_write_assign24  (phi              ) [ 001111]
res_2_V_write_assign22  (phi              ) [ 001111]
res_1_V_write_assign20  (phi              ) [ 001111]
res_0_V_write_assign18  (phi              ) [ 001111]
specloopname_ln151      (specloopname     ) [ 000000]
tmp                     (specregionbegin  ) [ 000000]
specpipeline_ln152      (specpipeline     ) [ 000000]
sext_ln708              (sext             ) [ 000000]
phi_ln                  (mux              ) [ 000000]
acc_0_V                 (add              ) [ 000000]
switch_ln160            (switch           ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
acc_V_0_1               (phi              ) [ 011111]
acc_V_1_1               (phi              ) [ 011111]
acc_V_2_1               (phi              ) [ 011111]
acc_V_3_1               (phi              ) [ 011111]
switch_ln160            (switch           ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
acc_V_4_1               (phi              ) [ 011111]
acc_V_5_1               (phi              ) [ 011111]
acc_V_6_1               (phi              ) [ 011111]
acc_V_7_1               (phi              ) [ 011111]
switch_ln160            (switch           ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
acc_V_8_1               (phi              ) [ 011111]
acc_V_9_1               (phi              ) [ 011111]
acc_V_10_1              (phi              ) [ 011111]
acc_V_11_1              (phi              ) [ 011111]
switch_ln160            (switch           ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
br_ln160                (br               ) [ 000000]
acc_V_12_1              (phi              ) [ 011111]
acc_V_13_1              (phi              ) [ 011111]
acc_V_14_1              (phi              ) [ 011111]
acc_V_15_1              (phi              ) [ 011111]
empty                   (specregionend    ) [ 000000]
empty_689               (speclooptripcount) [ 000000]
rend                    (specregionend    ) [ 000000]
mrv                     (insertvalue      ) [ 000000]
mrv_1                   (insertvalue      ) [ 000000]
mrv_2                   (insertvalue      ) [ 000000]
mrv_3                   (insertvalue      ) [ 000000]
mrv_4                   (insertvalue      ) [ 000000]
mrv_5                   (insertvalue      ) [ 000000]
mrv_6                   (insertvalue      ) [ 000000]
mrv_7                   (insertvalue      ) [ 000000]
mrv_8                   (insertvalue      ) [ 000000]
mrv_9                   (insertvalue      ) [ 000000]
mrv_10                  (insertvalue      ) [ 000000]
mrv_11                  (insertvalue      ) [ 000000]
mrv_12                  (insertvalue      ) [ 000000]
mrv_13                  (insertvalue      ) [ 000000]
mrv_14                  (insertvalue      ) [ 000000]
mrv_15                  (insertvalue      ) [ 000000]
return_ln26             (return           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outidx">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w22_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w22_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_resource_MD_ap_fixed_MD_6_MC_AC_1_MC_AC_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.5i6.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i14.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i14.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="data_4_V_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_3_V_read_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_2_V_read_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_1_V_read_2_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_0_V_read51_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read51/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="outidx_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="w22_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w22_V_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w22_V_load/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="do_init_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="do_init_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="4" bw="1" slack="0"/>
<pin id="162" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="in_index_0_i_i50_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i50 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_index_0_i_i50_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="1" slack="0"/>
<pin id="178" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i50/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="w_index49_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index49 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="w_index49_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="4" bw="1" slack="0"/>
<pin id="193" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index49/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="data_0_V_read51_rewind_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read51_rewind (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="data_0_V_read51_rewind_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="2"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="1" slack="1"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read51_rewind/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="data_1_V_read52_rewind_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read52_rewind (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="data_1_V_read52_rewind_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="2"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="1" slack="1"/>
<pin id="221" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read52_rewind/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="data_2_V_read53_rewind_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read53_rewind (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="data_2_V_read53_rewind_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="2"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="1" slack="1"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read53_rewind/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="data_3_V_read54_rewind_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read54_rewind (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="data_3_V_read54_rewind_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="4" bw="1" slack="1"/>
<pin id="249" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read54_rewind/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="data_4_V_read55_rewind_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read55_rewind (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="data_4_V_read55_rewind_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="1" slack="1"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read55_rewind/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="data_0_V_read51_phi_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_0_V_read51_phi (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="data_0_V_read51_phi_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read51_phi/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="data_1_V_read52_phi_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_1_V_read52_phi (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="data_1_V_read52_phi_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read52_phi/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="data_2_V_read53_phi_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_2_V_read53_phi (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="data_2_V_read53_phi_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read53_phi/3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="data_3_V_read54_phi_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_3_V_read54_phi (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="data_3_V_read54_phi_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read54_phi/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="data_4_V_read55_phi_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="data_4_V_read55_phi (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="data_4_V_read55_phi_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read55_phi/3 "/>
</bind>
</comp>

<comp id="327" class="1005" name="res_15_V_write_assign48_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="1"/>
<pin id="329" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_15_V_write_assign48 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="res_15_V_write_assign48_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="3"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="14" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="4" bw="1" slack="2"/>
<pin id="337" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_15_V_write_assign48/4 "/>
</bind>
</comp>

<comp id="342" class="1005" name="res_14_V_write_assign46_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="1"/>
<pin id="344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_14_V_write_assign46 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="res_14_V_write_assign46_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="3"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="14" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="4" bw="1" slack="2"/>
<pin id="352" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_14_V_write_assign46/4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="res_13_V_write_assign44_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="1"/>
<pin id="359" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_13_V_write_assign44 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="res_13_V_write_assign44_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="3"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="14" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="1" slack="2"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_13_V_write_assign44/4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="res_12_V_write_assign42_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="1"/>
<pin id="374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_12_V_write_assign42 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="res_12_V_write_assign42_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="3"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="14" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="4" bw="1" slack="2"/>
<pin id="382" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_12_V_write_assign42/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="res_11_V_write_assign40_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="1"/>
<pin id="389" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_11_V_write_assign40 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="res_11_V_write_assign40_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="3"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="14" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="4" bw="1" slack="2"/>
<pin id="397" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_11_V_write_assign40/4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="res_10_V_write_assign38_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="1"/>
<pin id="404" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_10_V_write_assign38 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="res_10_V_write_assign38_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="3"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="14" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="4" bw="1" slack="2"/>
<pin id="412" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_10_V_write_assign38/4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="res_9_V_write_assign36_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="1"/>
<pin id="419" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_9_V_write_assign36 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="res_9_V_write_assign36_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="3"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="14" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="1" slack="2"/>
<pin id="427" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_9_V_write_assign36/4 "/>
</bind>
</comp>

<comp id="432" class="1005" name="res_8_V_write_assign34_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="14" slack="1"/>
<pin id="434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_8_V_write_assign34 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="res_8_V_write_assign34_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="3"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="14" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="4" bw="1" slack="2"/>
<pin id="442" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_8_V_write_assign34/4 "/>
</bind>
</comp>

<comp id="447" class="1005" name="res_7_V_write_assign32_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="1"/>
<pin id="449" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_7_V_write_assign32 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="res_7_V_write_assign32_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="3"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="14" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="4" bw="1" slack="2"/>
<pin id="457" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_7_V_write_assign32/4 "/>
</bind>
</comp>

<comp id="462" class="1005" name="res_6_V_write_assign30_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="1"/>
<pin id="464" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_6_V_write_assign30 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="res_6_V_write_assign30_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="3"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="14" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="4" bw="1" slack="2"/>
<pin id="472" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_6_V_write_assign30/4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="res_5_V_write_assign28_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="14" slack="1"/>
<pin id="479" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_5_V_write_assign28 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="res_5_V_write_assign28_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="3"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="14" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="4" bw="1" slack="2"/>
<pin id="487" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_5_V_write_assign28/4 "/>
</bind>
</comp>

<comp id="492" class="1005" name="res_4_V_write_assign26_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="14" slack="1"/>
<pin id="494" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_4_V_write_assign26 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="res_4_V_write_assign26_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="14" slack="1"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="4" bw="1" slack="2"/>
<pin id="502" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_4_V_write_assign26/4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="res_3_V_write_assign24_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="3"/>
<pin id="509" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign24 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="res_3_V_write_assign24_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="4"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="14" slack="0"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="4" bw="1" slack="3"/>
<pin id="517" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign24/5 "/>
</bind>
</comp>

<comp id="521" class="1005" name="res_2_V_write_assign22_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="14" slack="3"/>
<pin id="523" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign22 (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="res_2_V_write_assign22_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="4"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="14" slack="0"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="4" bw="1" slack="3"/>
<pin id="531" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign22/5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="res_1_V_write_assign20_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="3"/>
<pin id="537" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign20 (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="res_1_V_write_assign20_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="4"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="14" slack="0"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="4" bw="1" slack="3"/>
<pin id="545" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign20/5 "/>
</bind>
</comp>

<comp id="549" class="1005" name="res_0_V_write_assign18_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="3"/>
<pin id="551" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign18 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="res_0_V_write_assign18_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="4"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="14" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="4" bw="1" slack="3"/>
<pin id="559" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign18/5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="acc_V_0_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="acc_V_0_1_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="0"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="14" slack="0"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="4" bw="14" slack="0"/>
<pin id="573" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="6" bw="14" slack="0"/>
<pin id="575" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_0_1/5 "/>
</bind>
</comp>

<comp id="581" class="1005" name="acc_V_1_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="acc_V_1_1_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="14" slack="0"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="14" slack="0"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="0" index="4" bw="14" slack="0"/>
<pin id="591" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="6" bw="14" slack="0"/>
<pin id="593" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_1_1/5 "/>
</bind>
</comp>

<comp id="599" class="1005" name="acc_V_2_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="acc_V_2_1_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="14" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="0" index="4" bw="14" slack="0"/>
<pin id="609" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="6" bw="14" slack="0"/>
<pin id="611" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_2_1/5 "/>
</bind>
</comp>

<comp id="617" class="1005" name="acc_V_3_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="0"/>
<pin id="619" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_3_1 (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="acc_V_3_1_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="0"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="14" slack="0"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="4" bw="14" slack="0"/>
<pin id="627" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="6" bw="14" slack="0"/>
<pin id="629" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_3_1/5 "/>
</bind>
</comp>

<comp id="635" class="1005" name="acc_V_4_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="1"/>
<pin id="637" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_4_1 (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="acc_V_4_1_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="14" slack="1"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="4" bw="14" slack="1"/>
<pin id="645" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="6" bw="14" slack="1"/>
<pin id="647" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_4_1/5 "/>
</bind>
</comp>

<comp id="653" class="1005" name="acc_V_5_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="14" slack="1"/>
<pin id="655" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_5_1 (phireg) "/>
</bind>
</comp>

<comp id="657" class="1004" name="acc_V_5_1_phi_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="14" slack="1"/>
<pin id="659" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="660" dir="0" index="2" bw="14" slack="1"/>
<pin id="661" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="662" dir="0" index="4" bw="14" slack="1"/>
<pin id="663" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="6" bw="14" slack="1"/>
<pin id="665" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5_1/5 "/>
</bind>
</comp>

<comp id="671" class="1005" name="acc_V_6_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="14" slack="1"/>
<pin id="673" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_6_1 (phireg) "/>
</bind>
</comp>

<comp id="675" class="1004" name="acc_V_6_1_phi_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="14" slack="1"/>
<pin id="677" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="14" slack="1"/>
<pin id="679" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="4" bw="14" slack="1"/>
<pin id="681" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="6" bw="14" slack="1"/>
<pin id="683" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="684" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_6_1/5 "/>
</bind>
</comp>

<comp id="689" class="1005" name="acc_V_7_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="14" slack="1"/>
<pin id="691" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_7_1 (phireg) "/>
</bind>
</comp>

<comp id="693" class="1004" name="acc_V_7_1_phi_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="14" slack="1"/>
<pin id="695" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="2" bw="14" slack="1"/>
<pin id="697" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="698" dir="0" index="4" bw="14" slack="1"/>
<pin id="699" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="700" dir="0" index="6" bw="14" slack="1"/>
<pin id="701" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="702" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_7_1/5 "/>
</bind>
</comp>

<comp id="707" class="1005" name="acc_V_8_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="1"/>
<pin id="709" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_8_1 (phireg) "/>
</bind>
</comp>

<comp id="711" class="1004" name="acc_V_8_1_phi_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="14" slack="1"/>
<pin id="713" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="714" dir="0" index="2" bw="14" slack="1"/>
<pin id="715" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="716" dir="0" index="4" bw="14" slack="1"/>
<pin id="717" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="718" dir="0" index="6" bw="14" slack="1"/>
<pin id="719" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="720" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_8_1/5 "/>
</bind>
</comp>

<comp id="725" class="1005" name="acc_V_9_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="14" slack="1"/>
<pin id="727" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_9_1 (phireg) "/>
</bind>
</comp>

<comp id="729" class="1004" name="acc_V_9_1_phi_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="14" slack="1"/>
<pin id="731" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="2" bw="14" slack="1"/>
<pin id="733" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="734" dir="0" index="4" bw="14" slack="1"/>
<pin id="735" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="736" dir="0" index="6" bw="14" slack="1"/>
<pin id="737" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="738" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_9_1/5 "/>
</bind>
</comp>

<comp id="743" class="1005" name="acc_V_10_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="14" slack="1"/>
<pin id="745" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_10_1 (phireg) "/>
</bind>
</comp>

<comp id="747" class="1004" name="acc_V_10_1_phi_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="14" slack="1"/>
<pin id="749" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="750" dir="0" index="2" bw="14" slack="1"/>
<pin id="751" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="4" bw="14" slack="1"/>
<pin id="753" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="754" dir="0" index="6" bw="14" slack="1"/>
<pin id="755" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_10_1/5 "/>
</bind>
</comp>

<comp id="761" class="1005" name="acc_V_11_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="1"/>
<pin id="763" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_11_1 (phireg) "/>
</bind>
</comp>

<comp id="765" class="1004" name="acc_V_11_1_phi_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="1"/>
<pin id="767" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="768" dir="0" index="2" bw="14" slack="1"/>
<pin id="769" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="770" dir="0" index="4" bw="14" slack="1"/>
<pin id="771" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="772" dir="0" index="6" bw="14" slack="1"/>
<pin id="773" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="774" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_11_1/5 "/>
</bind>
</comp>

<comp id="779" class="1005" name="acc_V_12_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="1"/>
<pin id="781" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_12_1 (phireg) "/>
</bind>
</comp>

<comp id="783" class="1004" name="acc_V_12_1_phi_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="1"/>
<pin id="785" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="786" dir="0" index="2" bw="14" slack="1"/>
<pin id="787" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="4" bw="14" slack="1"/>
<pin id="789" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="790" dir="0" index="6" bw="14" slack="1"/>
<pin id="791" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_12_1/5 "/>
</bind>
</comp>

<comp id="797" class="1005" name="acc_V_13_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="14" slack="1"/>
<pin id="799" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_13_1 (phireg) "/>
</bind>
</comp>

<comp id="801" class="1004" name="acc_V_13_1_phi_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="14" slack="1"/>
<pin id="803" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="804" dir="0" index="2" bw="14" slack="1"/>
<pin id="805" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="806" dir="0" index="4" bw="14" slack="1"/>
<pin id="807" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="808" dir="0" index="6" bw="14" slack="1"/>
<pin id="809" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="810" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_13_1/5 "/>
</bind>
</comp>

<comp id="815" class="1005" name="acc_V_14_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="1"/>
<pin id="817" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_14_1 (phireg) "/>
</bind>
</comp>

<comp id="819" class="1004" name="acc_V_14_1_phi_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="1"/>
<pin id="821" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="822" dir="0" index="2" bw="14" slack="1"/>
<pin id="823" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="824" dir="0" index="4" bw="14" slack="1"/>
<pin id="825" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="826" dir="0" index="6" bw="14" slack="1"/>
<pin id="827" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="828" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_14_1/5 "/>
</bind>
</comp>

<comp id="833" class="1005" name="acc_V_15_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_15_1 (phireg) "/>
</bind>
</comp>

<comp id="837" class="1004" name="acc_V_15_1_phi_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="14" slack="1"/>
<pin id="839" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="840" dir="0" index="2" bw="14" slack="1"/>
<pin id="841" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="842" dir="0" index="4" bw="14" slack="1"/>
<pin id="843" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="844" dir="0" index="6" bw="14" slack="1"/>
<pin id="845" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="846" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_15_1/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln155_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="0"/>
<pin id="853" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="w_index_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="in_index_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="icmp_ln168_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln151_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="0"/>
<pin id="877" dir="0" index="1" bw="5" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="trunc_ln160_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="0"/>
<pin id="887" dir="0" index="1" bw="6" slack="0"/>
<pin id="888" dir="0" index="2" bw="6" slack="0"/>
<pin id="889" dir="0" index="3" bw="6" slack="0"/>
<pin id="890" dir="0" index="4" bw="6" slack="0"/>
<pin id="891" dir="0" index="5" bw="6" slack="0"/>
<pin id="892" dir="0" index="6" bw="3" slack="0"/>
<pin id="893" dir="1" index="7" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln160_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="24" slack="0"/>
<pin id="903" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160_1/3 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="0" index="1" bw="24" slack="0"/>
<pin id="908" dir="0" index="2" bw="4" slack="0"/>
<pin id="909" dir="0" index="3" bw="5" slack="0"/>
<pin id="910" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_3_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="6" slack="0"/>
<pin id="917" dir="0" index="1" bw="24" slack="0"/>
<pin id="918" dir="0" index="2" bw="5" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_4_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="6" slack="0"/>
<pin id="927" dir="0" index="1" bw="24" slack="0"/>
<pin id="928" dir="0" index="2" bw="6" slack="0"/>
<pin id="929" dir="0" index="3" bw="6" slack="0"/>
<pin id="930" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="935" class="1004" name="select_ln168_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="0" index="1" bw="32" slack="0"/>
<pin id="938" dir="0" index="2" bw="32" slack="1"/>
<pin id="939" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/3 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln1116_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="1"/>
<pin id="943" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1118_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="1"/>
<pin id="946" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="mul_ln1118_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="0"/>
<pin id="949" dir="0" index="1" bw="6" slack="0"/>
<pin id="950" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="953" class="1004" name="trunc_ln8_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="12" slack="0"/>
<pin id="956" dir="0" index="2" bw="3" slack="0"/>
<pin id="957" dir="0" index="3" bw="5" slack="0"/>
<pin id="958" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln1265_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="2" slack="1"/>
<pin id="965" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln1118_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="1"/>
<pin id="968" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="mul_ln1118_24_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="0"/>
<pin id="971" dir="0" index="1" bw="6" slack="0"/>
<pin id="972" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_24/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="trunc_ln708_s_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="0"/>
<pin id="977" dir="0" index="1" bw="12" slack="0"/>
<pin id="978" dir="0" index="2" bw="3" slack="0"/>
<pin id="979" dir="0" index="3" bw="5" slack="0"/>
<pin id="980" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln708_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="10" slack="0"/>
<pin id="987" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="phi_ln1265_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="14" slack="0"/>
<pin id="991" dir="0" index="1" bw="14" slack="0"/>
<pin id="992" dir="0" index="2" bw="14" slack="0"/>
<pin id="993" dir="0" index="3" bw="14" slack="0"/>
<pin id="994" dir="0" index="4" bw="14" slack="0"/>
<pin id="995" dir="0" index="5" bw="14" slack="0"/>
<pin id="996" dir="0" index="6" bw="14" slack="0"/>
<pin id="997" dir="0" index="7" bw="14" slack="0"/>
<pin id="998" dir="0" index="8" bw="14" slack="0"/>
<pin id="999" dir="0" index="9" bw="14" slack="0"/>
<pin id="1000" dir="0" index="10" bw="14" slack="0"/>
<pin id="1001" dir="0" index="11" bw="14" slack="0"/>
<pin id="1002" dir="0" index="12" bw="14" slack="0"/>
<pin id="1003" dir="0" index="13" bw="14" slack="0"/>
<pin id="1004" dir="0" index="14" bw="14" slack="0"/>
<pin id="1005" dir="0" index="15" bw="14" slack="0"/>
<pin id="1006" dir="0" index="16" bw="14" slack="0"/>
<pin id="1007" dir="0" index="17" bw="2" slack="0"/>
<pin id="1008" dir="1" index="18" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln1265_1/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="acc_4_V_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="14" slack="0"/>
<pin id="1029" dir="0" index="1" bw="10" slack="0"/>
<pin id="1030" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sext_ln1118_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="6" slack="1"/>
<pin id="1035" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="mul_ln1118_25_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="6" slack="0"/>
<pin id="1038" dir="0" index="1" bw="6" slack="0"/>
<pin id="1039" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_25/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln708_61_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="0"/>
<pin id="1044" dir="0" index="1" bw="12" slack="0"/>
<pin id="1045" dir="0" index="2" bw="3" slack="0"/>
<pin id="1046" dir="0" index="3" bw="5" slack="0"/>
<pin id="1047" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_61/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sext_ln708_2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="10" slack="0"/>
<pin id="1054" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="or_ln_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="0"/>
<pin id="1058" dir="0" index="1" bw="2" slack="0"/>
<pin id="1059" dir="0" index="2" bw="2" slack="1"/>
<pin id="1060" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="phi_ln1265_2_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="14" slack="0"/>
<pin id="1065" dir="0" index="1" bw="14" slack="0"/>
<pin id="1066" dir="0" index="2" bw="14" slack="0"/>
<pin id="1067" dir="0" index="3" bw="14" slack="0"/>
<pin id="1068" dir="0" index="4" bw="14" slack="0"/>
<pin id="1069" dir="0" index="5" bw="14" slack="0"/>
<pin id="1070" dir="0" index="6" bw="14" slack="0"/>
<pin id="1071" dir="0" index="7" bw="14" slack="0"/>
<pin id="1072" dir="0" index="8" bw="14" slack="0"/>
<pin id="1073" dir="0" index="9" bw="14" slack="0"/>
<pin id="1074" dir="0" index="10" bw="14" slack="0"/>
<pin id="1075" dir="0" index="11" bw="14" slack="0"/>
<pin id="1076" dir="0" index="12" bw="14" slack="0"/>
<pin id="1077" dir="0" index="13" bw="14" slack="0"/>
<pin id="1078" dir="0" index="14" bw="14" slack="0"/>
<pin id="1079" dir="0" index="15" bw="14" slack="0"/>
<pin id="1080" dir="0" index="16" bw="14" slack="0"/>
<pin id="1081" dir="0" index="17" bw="4" slack="0"/>
<pin id="1082" dir="1" index="18" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln1265_2/4 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="acc_8_V_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="14" slack="0"/>
<pin id="1103" dir="0" index="1" bw="10" slack="0"/>
<pin id="1104" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8_V/4 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln1118_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="1"/>
<pin id="1109" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="mul_ln1118_26_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="6" slack="0"/>
<pin id="1112" dir="0" index="1" bw="6" slack="0"/>
<pin id="1113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_26/4 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="trunc_ln708_62_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="10" slack="0"/>
<pin id="1118" dir="0" index="1" bw="12" slack="0"/>
<pin id="1119" dir="0" index="2" bw="3" slack="0"/>
<pin id="1120" dir="0" index="3" bw="5" slack="0"/>
<pin id="1121" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_62/4 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln708_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="10" slack="0"/>
<pin id="1128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_3/4 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="phi_ln1265_3_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="14" slack="0"/>
<pin id="1132" dir="0" index="1" bw="14" slack="0"/>
<pin id="1133" dir="0" index="2" bw="14" slack="0"/>
<pin id="1134" dir="0" index="3" bw="14" slack="0"/>
<pin id="1135" dir="0" index="4" bw="14" slack="0"/>
<pin id="1136" dir="0" index="5" bw="14" slack="0"/>
<pin id="1137" dir="0" index="6" bw="14" slack="0"/>
<pin id="1138" dir="0" index="7" bw="14" slack="0"/>
<pin id="1139" dir="0" index="8" bw="14" slack="0"/>
<pin id="1140" dir="0" index="9" bw="14" slack="0"/>
<pin id="1141" dir="0" index="10" bw="14" slack="0"/>
<pin id="1142" dir="0" index="11" bw="14" slack="0"/>
<pin id="1143" dir="0" index="12" bw="14" slack="0"/>
<pin id="1144" dir="0" index="13" bw="14" slack="0"/>
<pin id="1145" dir="0" index="14" bw="14" slack="0"/>
<pin id="1146" dir="0" index="15" bw="14" slack="0"/>
<pin id="1147" dir="0" index="16" bw="14" slack="0"/>
<pin id="1148" dir="0" index="17" bw="2" slack="0"/>
<pin id="1149" dir="1" index="18" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln1265_3/4 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="acc_12_V_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="14" slack="0"/>
<pin id="1170" dir="0" index="1" bw="10" slack="0"/>
<pin id="1171" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_12_V/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="sext_ln708_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="1"/>
<pin id="1176" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="phi_ln_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="14" slack="0"/>
<pin id="1179" dir="0" index="1" bw="14" slack="0"/>
<pin id="1180" dir="0" index="2" bw="14" slack="0"/>
<pin id="1181" dir="0" index="3" bw="14" slack="0"/>
<pin id="1182" dir="0" index="4" bw="14" slack="0"/>
<pin id="1183" dir="0" index="5" bw="2" slack="2"/>
<pin id="1184" dir="1" index="6" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/5 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="acc_0_V_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="14" slack="0"/>
<pin id="1192" dir="0" index="1" bw="10" slack="0"/>
<pin id="1193" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="mrv_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="224" slack="0"/>
<pin id="1202" dir="0" index="1" bw="14" slack="0"/>
<pin id="1203" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="mrv_1_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="224" slack="0"/>
<pin id="1208" dir="0" index="1" bw="14" slack="0"/>
<pin id="1209" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="mrv_2_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="224" slack="0"/>
<pin id="1214" dir="0" index="1" bw="14" slack="0"/>
<pin id="1215" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="mrv_3_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="224" slack="0"/>
<pin id="1220" dir="0" index="1" bw="14" slack="0"/>
<pin id="1221" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="mrv_4_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="224" slack="0"/>
<pin id="1226" dir="0" index="1" bw="14" slack="0"/>
<pin id="1227" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="mrv_5_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="224" slack="0"/>
<pin id="1232" dir="0" index="1" bw="14" slack="0"/>
<pin id="1233" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="mrv_6_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="224" slack="0"/>
<pin id="1238" dir="0" index="1" bw="14" slack="0"/>
<pin id="1239" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="mrv_7_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="224" slack="0"/>
<pin id="1244" dir="0" index="1" bw="14" slack="0"/>
<pin id="1245" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="mrv_8_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="224" slack="0"/>
<pin id="1250" dir="0" index="1" bw="14" slack="0"/>
<pin id="1251" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/5 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="mrv_9_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="224" slack="0"/>
<pin id="1256" dir="0" index="1" bw="14" slack="0"/>
<pin id="1257" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/5 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="mrv_10_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="224" slack="0"/>
<pin id="1262" dir="0" index="1" bw="14" slack="0"/>
<pin id="1263" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/5 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="mrv_11_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="224" slack="0"/>
<pin id="1268" dir="0" index="1" bw="14" slack="0"/>
<pin id="1269" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/5 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="mrv_12_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="224" slack="0"/>
<pin id="1274" dir="0" index="1" bw="14" slack="0"/>
<pin id="1275" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/5 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="mrv_13_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="224" slack="0"/>
<pin id="1280" dir="0" index="1" bw="14" slack="0"/>
<pin id="1281" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/5 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="mrv_14_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="224" slack="0"/>
<pin id="1286" dir="0" index="1" bw="14" slack="0"/>
<pin id="1287" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/5 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="mrv_15_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="224" slack="0"/>
<pin id="1292" dir="0" index="1" bw="14" slack="0"/>
<pin id="1293" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/5 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="return_ln26_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="224" slack="0"/>
<pin id="1298" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln26/5 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="data_4_V_read_2_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="6" slack="1"/>
<pin id="1302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read_2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="data_3_V_read_2_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="6" slack="1"/>
<pin id="1307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_2 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="data_2_V_read_2_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="1"/>
<pin id="1312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_2 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="data_1_V_read_2_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="6" slack="1"/>
<pin id="1317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_2 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="data_0_V_read51_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="1"/>
<pin id="1322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read51 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="outidx_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="1"/>
<pin id="1327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outidx_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="w22_V_addr_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="5" slack="1"/>
<pin id="1332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w22_V_addr "/>
</bind>
</comp>

<comp id="1335" class="1005" name="w_index_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="5" slack="0"/>
<pin id="1337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1340" class="1005" name="in_index_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="1345" class="1005" name="icmp_ln168_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="icmp_ln151_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="out_index_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="2" slack="1"/>
<pin id="1356" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_6_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="6" slack="1"/>
<pin id="1363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="trunc_ln160_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="6" slack="1"/>
<pin id="1368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="6" slack="1"/>
<pin id="1373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_3_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="6" slack="1"/>
<pin id="1378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_4_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="6" slack="1"/>
<pin id="1383" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="select_ln168_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln168 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="trunc_ln8_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="10" slack="1"/>
<pin id="1393" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="acc_4_V_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="1"/>
<pin id="1398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_4_V "/>
</bind>
</comp>

<comp id="1404" class="1005" name="or_ln_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="4" slack="1"/>
<pin id="1406" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1408" class="1005" name="acc_8_V_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="14" slack="1"/>
<pin id="1410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_8_V "/>
</bind>
</comp>

<comp id="1416" class="1005" name="acc_12_V_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="14" slack="1"/>
<pin id="1418" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="acc_12_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="167"><net_src comp="156" pin="6"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="182"><net_src comp="172" pin="6"/><net_sink comp="168" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="211" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="277"><net_src comp="201" pin="6"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="289"><net_src comp="215" pin="6"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="301"><net_src comp="229" pin="6"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="313"><net_src comp="243" pin="6"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="325"><net_src comp="257" pin="6"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="327" pin="1"/><net_sink comp="331" pin=4"/></net>

<net id="341"><net_src comp="331" pin="6"/><net_sink comp="327" pin=0"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="356"><net_src comp="346" pin="6"/><net_sink comp="342" pin=0"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="357" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="371"><net_src comp="361" pin="6"/><net_sink comp="357" pin=0"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="384"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="372" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="386"><net_src comp="376" pin="6"/><net_sink comp="372" pin=0"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="401"><net_src comp="391" pin="6"/><net_sink comp="387" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="402" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="416"><net_src comp="406" pin="6"/><net_sink comp="402" pin=0"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="417" pin="1"/><net_sink comp="421" pin=4"/></net>

<net id="431"><net_src comp="421" pin="6"/><net_sink comp="417" pin=0"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="444"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="432" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="446"><net_src comp="436" pin="6"/><net_sink comp="432" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="447" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="447" pin="1"/><net_sink comp="451" pin=4"/></net>

<net id="461"><net_src comp="451" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="466" pin=4"/></net>

<net id="476"><net_src comp="466" pin="6"/><net_sink comp="462" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="489"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="477" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="491"><net_src comp="481" pin="6"/><net_sink comp="477" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="492" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="506"><net_src comp="496" pin="6"/><net_sink comp="492" pin=0"/></net>

<net id="510"><net_src comp="56" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="519"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="507" pin="1"/><net_sink comp="511" pin=4"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="533"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="521" pin="1"/><net_sink comp="525" pin=4"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="547"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="535" pin="1"/><net_sink comp="539" pin=4"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="549" pin="1"/><net_sink comp="553" pin=4"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="577"><net_src comp="553" pin="6"/><net_sink comp="567" pin=0"/></net>

<net id="578"><net_src comp="553" pin="6"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="553" pin="6"/><net_sink comp="567" pin=4"/></net>

<net id="580"><net_src comp="567" pin="8"/><net_sink comp="563" pin=0"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="595"><net_src comp="539" pin="6"/><net_sink comp="585" pin=0"/></net>

<net id="596"><net_src comp="539" pin="6"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="539" pin="6"/><net_sink comp="585" pin=6"/></net>

<net id="598"><net_src comp="585" pin="8"/><net_sink comp="581" pin=0"/></net>

<net id="602"><net_src comp="599" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="613"><net_src comp="525" pin="6"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="525" pin="6"/><net_sink comp="603" pin=4"/></net>

<net id="615"><net_src comp="525" pin="6"/><net_sink comp="603" pin=6"/></net>

<net id="616"><net_src comp="603" pin="8"/><net_sink comp="599" pin=0"/></net>

<net id="620"><net_src comp="617" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="631"><net_src comp="511" pin="6"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="511" pin="6"/><net_sink comp="621" pin=4"/></net>

<net id="633"><net_src comp="511" pin="6"/><net_sink comp="621" pin=6"/></net>

<net id="634"><net_src comp="621" pin="8"/><net_sink comp="617" pin=0"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="649"><net_src comp="492" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="492" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="492" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="652"><net_src comp="639" pin="8"/><net_sink comp="635" pin=0"/></net>

<net id="656"><net_src comp="653" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="667"><net_src comp="477" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="477" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="477" pin="1"/><net_sink comp="657" pin=6"/></net>

<net id="670"><net_src comp="657" pin="8"/><net_sink comp="653" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="685"><net_src comp="462" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="686"><net_src comp="462" pin="1"/><net_sink comp="675" pin=4"/></net>

<net id="687"><net_src comp="462" pin="1"/><net_sink comp="675" pin=6"/></net>

<net id="688"><net_src comp="675" pin="8"/><net_sink comp="671" pin=0"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="703"><net_src comp="447" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="704"><net_src comp="447" pin="1"/><net_sink comp="693" pin=4"/></net>

<net id="705"><net_src comp="447" pin="1"/><net_sink comp="693" pin=6"/></net>

<net id="706"><net_src comp="693" pin="8"/><net_sink comp="689" pin=0"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="721"><net_src comp="432" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="722"><net_src comp="432" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="432" pin="1"/><net_sink comp="711" pin=4"/></net>

<net id="724"><net_src comp="711" pin="8"/><net_sink comp="707" pin=0"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="739"><net_src comp="417" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="740"><net_src comp="417" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="417" pin="1"/><net_sink comp="729" pin=6"/></net>

<net id="742"><net_src comp="729" pin="8"/><net_sink comp="725" pin=0"/></net>

<net id="746"><net_src comp="743" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="757"><net_src comp="402" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="758"><net_src comp="402" pin="1"/><net_sink comp="747" pin=4"/></net>

<net id="759"><net_src comp="402" pin="1"/><net_sink comp="747" pin=6"/></net>

<net id="760"><net_src comp="747" pin="8"/><net_sink comp="743" pin=0"/></net>

<net id="764"><net_src comp="761" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="775"><net_src comp="387" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="387" pin="1"/><net_sink comp="765" pin=4"/></net>

<net id="777"><net_src comp="387" pin="1"/><net_sink comp="765" pin=6"/></net>

<net id="778"><net_src comp="765" pin="8"/><net_sink comp="761" pin=0"/></net>

<net id="782"><net_src comp="779" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="793"><net_src comp="372" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="794"><net_src comp="372" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="372" pin="1"/><net_sink comp="783" pin=4"/></net>

<net id="796"><net_src comp="783" pin="8"/><net_sink comp="779" pin=0"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="811"><net_src comp="357" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="812"><net_src comp="357" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="357" pin="1"/><net_sink comp="801" pin=6"/></net>

<net id="814"><net_src comp="801" pin="8"/><net_sink comp="797" pin=0"/></net>

<net id="818"><net_src comp="815" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="829"><net_src comp="342" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="830"><net_src comp="342" pin="1"/><net_sink comp="819" pin=4"/></net>

<net id="831"><net_src comp="342" pin="1"/><net_sink comp="819" pin=6"/></net>

<net id="832"><net_src comp="819" pin="8"/><net_sink comp="815" pin=0"/></net>

<net id="836"><net_src comp="833" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="847"><net_src comp="327" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="327" pin="1"/><net_sink comp="837" pin=4"/></net>

<net id="849"><net_src comp="327" pin="1"/><net_sink comp="837" pin=6"/></net>

<net id="850"><net_src comp="837" pin="8"/><net_sink comp="833" pin=0"/></net>

<net id="854"><net_src comp="187" pin="6"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="861"><net_src comp="30" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="187" pin="6"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="172" pin="6"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="32" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="34" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="187" pin="6"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="36" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="168" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="894"><net_src comp="40" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="271" pin="4"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="283" pin="4"/><net_sink comp="885" pin=2"/></net>

<net id="897"><net_src comp="295" pin="4"/><net_sink comp="885" pin=3"/></net>

<net id="898"><net_src comp="307" pin="4"/><net_sink comp="885" pin=4"/></net>

<net id="899"><net_src comp="319" pin="4"/><net_sink comp="885" pin=5"/></net>

<net id="900"><net_src comp="881" pin="1"/><net_sink comp="885" pin=6"/></net>

<net id="904"><net_src comp="146" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="911"><net_src comp="42" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="146" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="44" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="914"><net_src comp="46" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="921"><net_src comp="42" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="146" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="48" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="50" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="931"><net_src comp="42" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="146" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="52" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="54" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="940"><net_src comp="22" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="951"><net_src comp="944" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="959"><net_src comp="58" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="947" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="60" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="962"><net_src comp="46" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="973"><net_src comp="941" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="981"><net_src comp="58" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="969" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="983"><net_src comp="60" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="984"><net_src comp="46" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="988"><net_src comp="975" pin="4"/><net_sink comp="985" pin=0"/></net>

<net id="1009"><net_src comp="62" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="1010"><net_src comp="496" pin="6"/><net_sink comp="989" pin=1"/></net>

<net id="1011"><net_src comp="481" pin="6"/><net_sink comp="989" pin=2"/></net>

<net id="1012"><net_src comp="466" pin="6"/><net_sink comp="989" pin=3"/></net>

<net id="1013"><net_src comp="451" pin="6"/><net_sink comp="989" pin=4"/></net>

<net id="1014"><net_src comp="451" pin="6"/><net_sink comp="989" pin=5"/></net>

<net id="1015"><net_src comp="451" pin="6"/><net_sink comp="989" pin=6"/></net>

<net id="1016"><net_src comp="451" pin="6"/><net_sink comp="989" pin=7"/></net>

<net id="1017"><net_src comp="451" pin="6"/><net_sink comp="989" pin=8"/></net>

<net id="1018"><net_src comp="451" pin="6"/><net_sink comp="989" pin=9"/></net>

<net id="1019"><net_src comp="451" pin="6"/><net_sink comp="989" pin=10"/></net>

<net id="1020"><net_src comp="451" pin="6"/><net_sink comp="989" pin=11"/></net>

<net id="1021"><net_src comp="451" pin="6"/><net_sink comp="989" pin=12"/></net>

<net id="1022"><net_src comp="451" pin="6"/><net_sink comp="989" pin=13"/></net>

<net id="1023"><net_src comp="451" pin="6"/><net_sink comp="989" pin=14"/></net>

<net id="1024"><net_src comp="451" pin="6"/><net_sink comp="989" pin=15"/></net>

<net id="1025"><net_src comp="451" pin="6"/><net_sink comp="989" pin=16"/></net>

<net id="1026"><net_src comp="963" pin="1"/><net_sink comp="989" pin=17"/></net>

<net id="1031"><net_src comp="989" pin="18"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="985" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="941" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1048"><net_src comp="58" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="60" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="46" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1055"><net_src comp="1042" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="64" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="66" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1083"><net_src comp="62" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1084"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=1"/></net>

<net id="1085"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=2"/></net>

<net id="1086"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=3"/></net>

<net id="1087"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=4"/></net>

<net id="1088"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=5"/></net>

<net id="1089"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=6"/></net>

<net id="1090"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=7"/></net>

<net id="1091"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=8"/></net>

<net id="1092"><net_src comp="436" pin="6"/><net_sink comp="1063" pin=9"/></net>

<net id="1093"><net_src comp="421" pin="6"/><net_sink comp="1063" pin=10"/></net>

<net id="1094"><net_src comp="406" pin="6"/><net_sink comp="1063" pin=11"/></net>

<net id="1095"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=12"/></net>

<net id="1096"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=13"/></net>

<net id="1097"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=14"/></net>

<net id="1098"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=15"/></net>

<net id="1099"><net_src comp="391" pin="6"/><net_sink comp="1063" pin=16"/></net>

<net id="1100"><net_src comp="1056" pin="3"/><net_sink comp="1063" pin=17"/></net>

<net id="1105"><net_src comp="1063" pin="18"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1052" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1114"><net_src comp="941" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1122"><net_src comp="58" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1124"><net_src comp="60" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1125"><net_src comp="46" pin="0"/><net_sink comp="1116" pin=3"/></net>

<net id="1129"><net_src comp="1116" pin="4"/><net_sink comp="1126" pin=0"/></net>

<net id="1150"><net_src comp="62" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1151"><net_src comp="376" pin="6"/><net_sink comp="1130" pin=1"/></net>

<net id="1152"><net_src comp="361" pin="6"/><net_sink comp="1130" pin=2"/></net>

<net id="1153"><net_src comp="346" pin="6"/><net_sink comp="1130" pin=3"/></net>

<net id="1154"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=4"/></net>

<net id="1155"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=5"/></net>

<net id="1156"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=6"/></net>

<net id="1157"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=7"/></net>

<net id="1158"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=8"/></net>

<net id="1159"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=9"/></net>

<net id="1160"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=10"/></net>

<net id="1161"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=11"/></net>

<net id="1162"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=12"/></net>

<net id="1163"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=13"/></net>

<net id="1164"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=14"/></net>

<net id="1165"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=15"/></net>

<net id="1166"><net_src comp="331" pin="6"/><net_sink comp="1130" pin=16"/></net>

<net id="1167"><net_src comp="963" pin="1"/><net_sink comp="1130" pin=17"/></net>

<net id="1172"><net_src comp="1130" pin="18"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="1126" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1185"><net_src comp="76" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1186"><net_src comp="553" pin="6"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="539" pin="6"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="525" pin="6"/><net_sink comp="1177" pin=3"/></net>

<net id="1189"><net_src comp="511" pin="6"/><net_sink comp="1177" pin=4"/></net>

<net id="1194"><net_src comp="1177" pin="6"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1174" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1196"><net_src comp="1190" pin="2"/><net_sink comp="567" pin=6"/></net>

<net id="1197"><net_src comp="1190" pin="2"/><net_sink comp="585" pin=4"/></net>

<net id="1198"><net_src comp="1190" pin="2"/><net_sink comp="603" pin=2"/></net>

<net id="1199"><net_src comp="1190" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="1204"><net_src comp="94" pin="0"/><net_sink comp="1200" pin=0"/></net>

<net id="1205"><net_src comp="567" pin="8"/><net_sink comp="1200" pin=1"/></net>

<net id="1210"><net_src comp="1200" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="585" pin="8"/><net_sink comp="1206" pin=1"/></net>

<net id="1216"><net_src comp="1206" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="603" pin="8"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="1212" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="621" pin="8"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="639" pin="8"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="657" pin="8"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="675" pin="8"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="693" pin="8"/><net_sink comp="1242" pin=1"/></net>

<net id="1252"><net_src comp="1242" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="711" pin="8"/><net_sink comp="1248" pin=1"/></net>

<net id="1258"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="729" pin="8"/><net_sink comp="1254" pin=1"/></net>

<net id="1264"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="747" pin="8"/><net_sink comp="1260" pin=1"/></net>

<net id="1270"><net_src comp="1260" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="765" pin="8"/><net_sink comp="1266" pin=1"/></net>

<net id="1276"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="783" pin="8"/><net_sink comp="1272" pin=1"/></net>

<net id="1282"><net_src comp="1272" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1283"><net_src comp="801" pin="8"/><net_sink comp="1278" pin=1"/></net>

<net id="1288"><net_src comp="1278" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="819" pin="8"/><net_sink comp="1284" pin=1"/></net>

<net id="1294"><net_src comp="1284" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="837" pin="8"/><net_sink comp="1290" pin=1"/></net>

<net id="1299"><net_src comp="1290" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="96" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1308"><net_src comp="102" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1313"><net_src comp="108" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1318"><net_src comp="114" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1323"><net_src comp="120" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1328"><net_src comp="126" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="1333"><net_src comp="139" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1338"><net_src comp="857" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1343"><net_src comp="863" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="1348"><net_src comp="869" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1353"><net_src comp="875" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="133" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1177" pin=5"/></net>

<net id="1364"><net_src comp="885" pin="7"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1369"><net_src comp="901" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1374"><net_src comp="905" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1379"><net_src comp="915" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1384"><net_src comp="925" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1389"><net_src comp="935" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1394"><net_src comp="953" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1399"><net_src comp="1027" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="639" pin=6"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="657" pin=4"/></net>

<net id="1402"><net_src comp="1396" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="1403"><net_src comp="1396" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1407"><net_src comp="1056" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="1101" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="711" pin=6"/></net>

<net id="1413"><net_src comp="1408" pin="1"/><net_sink comp="729" pin=4"/></net>

<net id="1414"><net_src comp="1408" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="1415"><net_src comp="1408" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1419"><net_src comp="1168" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="783" pin=6"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="801" pin=4"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="837" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx | {}
	Port: w22_V | {}
 - Input state : 
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : data_0_V_read | {2 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : data_1_V_read | {2 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : data_2_V_read | {2 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : data_3_V_read | {2 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : data_4_V_read | {2 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : outidx | {2 3 }
	Port: dense_wrapper<ap_fixed,ap_fixed<14,6,5,3,0>,config22> : w22_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln155 : 1
		outidx_addr : 2
		out_index : 3
		w22_V_addr : 2
		w22_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln168 : 2
		icmp_ln151 : 1
		br_ln151 : 2
	State 3
		data_0_V_read51_phi : 1
		data_1_V_read52_phi : 1
		data_2_V_read53_phi : 1
		data_3_V_read54_phi : 1
		data_4_V_read55_phi : 1
		tmp_6 : 2
		trunc_ln160_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
	State 4
		mul_ln1118 : 1
		trunc_ln8 : 2
		mul_ln1118_24 : 1
		trunc_ln708_s : 2
		sext_ln708_1 : 3
		phi_ln1265_1 : 1
		acc_4_V : 4
		mul_ln1118_25 : 1
		trunc_ln708_61 : 2
		sext_ln708_2 : 3
		phi_ln1265_2 : 1
		acc_8_V : 4
		mul_ln1118_26 : 1
		trunc_ln708_62 : 2
		sext_ln708_3 : 3
		phi_ln1265_3 : 1
		acc_12_V : 4
	State 5
		phi_ln : 1
		acc_0_V : 2
		acc_V_0_1 : 3
		acc_V_1_1 : 3
		acc_V_2_1 : 3
		acc_V_3_1 : 3
		acc_V_4_1 : 1
		acc_V_5_1 : 1
		acc_V_6_1 : 1
		acc_V_7_1 : 1
		acc_V_8_1 : 1
		acc_V_9_1 : 1
		acc_V_10_1 : 1
		acc_V_11_1 : 1
		acc_V_12_1 : 1
		acc_V_13_1 : 1
		acc_V_14_1 : 1
		acc_V_15_1 : 1
		empty : 1
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		mrv_6 : 10
		mrv_7 : 11
		mrv_8 : 12
		mrv_9 : 13
		mrv_10 : 14
		mrv_11 : 15
		mrv_12 : 16
		mrv_13 : 17
		mrv_14 : 18
		mrv_15 : 19
		return_ln26 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_885        |    0    |    0    |    65   |
|          |     phi_ln1265_1_fu_989     |    0    |    0    |    65   |
|    mux   |     phi_ln1265_2_fu_1063    |    0    |    0    |    65   |
|          |     phi_ln1265_3_fu_1130    |    0    |    0    |    65   |
|          |        phi_ln_fu_1177       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          |        w_index_fu_857       |    0    |    0    |    15   |
|          |       in_index_fu_863       |    0    |    0    |    39   |
|    add   |       acc_4_V_fu_1027       |    0    |    0    |    19   |
|          |       acc_8_V_fu_1101       |    0    |    0    |    19   |
|          |       acc_12_V_fu_1168      |    0    |    0    |    19   |
|          |       acc_0_V_fu_1190       |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_947      |    0    |    0    |    26   |
|    mul   |     mul_ln1118_24_fu_969    |    0    |    0    |    26   |
|          |    mul_ln1118_25_fu_1036    |    0    |    0    |    26   |
|          |    mul_ln1118_26_fu_1110    |    0    |    0    |    26   |
|----------|-----------------------------|---------|---------|---------|
|  select  |     select_ln168_fu_935     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln168_fu_869      |    0    |    0    |    18   |
|          |      icmp_ln151_fu_875      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_2_read_fu_96 |    0    |    0    |    0    |
|          | data_3_V_read_2_read_fu_102 |    0    |    0    |    0    |
|   read   | data_2_V_read_2_read_fu_108 |    0    |    0    |    0    |
|          | data_1_V_read_2_read_fu_114 |    0    |    0    |    0    |
|          | data_0_V_read51_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |      zext_ln155_fu_851      |    0    |    0    |    0    |
|          |      zext_ln1265_fu_963     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln160_fu_881     |    0    |    0    |    0    |
|          |     trunc_ln160_1_fu_901    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_905        |    0    |    0    |    0    |
|          |         tmp_3_fu_915        |    0    |    0    |    0    |
|          |         tmp_4_fu_925        |    0    |    0    |    0    |
|partselect|       trunc_ln8_fu_953      |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_975    |    0    |    0    |    0    |
|          |    trunc_ln708_61_fu_1042   |    0    |    0    |    0    |
|          |    trunc_ln708_62_fu_1116   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1116_fu_941     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_944     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_966    |    0    |    0    |    0    |
|          |     sext_ln708_1_fu_985     |    0    |    0    |    0    |
|   sext   |    sext_ln1118_2_fu_1033    |    0    |    0    |    0    |
|          |     sext_ln708_2_fu_1052    |    0    |    0    |    0    |
|          |    sext_ln1118_3_fu_1107    |    0    |    0    |    0    |
|          |     sext_ln708_3_fu_1126    |    0    |    0    |    0    |
|          |      sext_ln708_fu_1174     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        or_ln_fu_1056        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mrv_fu_1200         |    0    |    0    |    0    |
|          |        mrv_1_fu_1206        |    0    |    0    |    0    |
|          |        mrv_2_fu_1212        |    0    |    0    |    0    |
|          |        mrv_3_fu_1218        |    0    |    0    |    0    |
|          |        mrv_4_fu_1224        |    0    |    0    |    0    |
|          |        mrv_5_fu_1230        |    0    |    0    |    0    |
|          |        mrv_6_fu_1236        |    0    |    0    |    0    |
|insertvalue|        mrv_7_fu_1242        |    0    |    0    |    0    |
|          |        mrv_8_fu_1248        |    0    |    0    |    0    |
|          |        mrv_9_fu_1254        |    0    |    0    |    0    |
|          |        mrv_10_fu_1260       |    0    |    0    |    0    |
|          |        mrv_11_fu_1266       |    0    |    0    |    0    |
|          |        mrv_12_fu_1272       |    0    |    0    |    0    |
|          |        mrv_13_fu_1278       |    0    |    0    |    0    |
|          |        mrv_14_fu_1284       |    0    |    0    |    0    |
|          |        mrv_15_fu_1290       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  return  |     return_ln26_fu_1296     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   620   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       acc_12_V_reg_1416       |   14   |
|        acc_4_V_reg_1396       |   14   |
|        acc_8_V_reg_1408       |   14   |
|       acc_V_0_1_reg_563       |   14   |
|       acc_V_10_1_reg_743      |   14   |
|       acc_V_11_1_reg_761      |   14   |
|       acc_V_12_1_reg_779      |   14   |
|       acc_V_13_1_reg_797      |   14   |
|       acc_V_14_1_reg_815      |   14   |
|       acc_V_15_1_reg_833      |   14   |
|       acc_V_1_1_reg_581       |   14   |
|       acc_V_2_1_reg_599       |   14   |
|       acc_V_3_1_reg_617       |   14   |
|       acc_V_4_1_reg_635       |   14   |
|       acc_V_5_1_reg_653       |   14   |
|       acc_V_6_1_reg_671       |   14   |
|       acc_V_7_1_reg_689       |   14   |
|       acc_V_8_1_reg_707       |   14   |
|       acc_V_9_1_reg_725       |   14   |
|  data_0_V_read51_phi_reg_267  |    6   |
|    data_0_V_read51_reg_1320   |    6   |
| data_0_V_read51_rewind_reg_197|    6   |
|  data_1_V_read52_phi_reg_279  |    6   |
| data_1_V_read52_rewind_reg_211|    6   |
|    data_1_V_read_2_reg_1315   |    6   |
|  data_2_V_read53_phi_reg_291  |    6   |
| data_2_V_read53_rewind_reg_225|    6   |
|    data_2_V_read_2_reg_1310   |    6   |
|  data_3_V_read54_phi_reg_303  |    6   |
| data_3_V_read54_rewind_reg_239|    6   |
|    data_3_V_read_2_reg_1305   |    6   |
|  data_4_V_read55_phi_reg_315  |    6   |
| data_4_V_read55_rewind_reg_253|    6   |
|    data_4_V_read_2_reg_1300   |    6   |
|        do_init_reg_152        |    1   |
|      icmp_ln151_reg_1350      |    1   |
|      icmp_ln168_reg_1345      |    1   |
|    in_index_0_i_i50_reg_168   |   32   |
|       in_index_reg_1340       |   32   |
|         or_ln_reg_1404        |    4   |
|       out_index_reg_1354      |    2   |
|      outidx_addr_reg_1325     |    5   |
| res_0_V_write_assign18_reg_549|   14   |
|res_10_V_write_assign38_reg_402|   14   |
|res_11_V_write_assign40_reg_387|   14   |
|res_12_V_write_assign42_reg_372|   14   |
|res_13_V_write_assign44_reg_357|   14   |
|res_14_V_write_assign46_reg_342|   14   |
|res_15_V_write_assign48_reg_327|   14   |
| res_1_V_write_assign20_reg_535|   14   |
| res_2_V_write_assign22_reg_521|   14   |
| res_3_V_write_assign24_reg_507|   14   |
| res_4_V_write_assign26_reg_492|   14   |
| res_5_V_write_assign28_reg_477|   14   |
| res_6_V_write_assign30_reg_462|   14   |
| res_7_V_write_assign32_reg_447|   14   |
| res_8_V_write_assign34_reg_432|   14   |
| res_9_V_write_assign36_reg_417|   14   |
|     select_ln168_reg_1386     |   32   |
|         tmp_2_reg_1371        |    6   |
|         tmp_3_reg_1376        |    6   |
|         tmp_4_reg_1381        |    6   |
|         tmp_6_reg_1361        |    6   |
|     trunc_ln160_1_reg_1366    |    6   |
|       trunc_ln8_reg_1391      |   10   |
|      w22_V_addr_reg_1330      |    5   |
|       w_index49_reg_183       |    5   |
|        w_index_reg_1335       |    5   |
+-------------------------------+--------+
|             Total             |   745  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_133        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_146        |  p0  |   2  |   5  |   10   ||    9    |
|         do_init_reg_152         |  p0  |   2  |   1  |    2   ||    9    |
|     in_index_0_i_i50_reg_168    |  p0  |   2  |  32  |   64   ||    9    |
| res_15_V_write_assign48_reg_327 |  p0  |   2  |  14  |   28   ||    9    |
| res_14_V_write_assign46_reg_342 |  p0  |   2  |  14  |   28   ||    9    |
| res_13_V_write_assign44_reg_357 |  p0  |   2  |  14  |   28   ||    9    |
| res_12_V_write_assign42_reg_372 |  p0  |   2  |  14  |   28   ||    9    |
| res_11_V_write_assign40_reg_387 |  p0  |   2  |  14  |   28   ||    9    |
| res_10_V_write_assign38_reg_402 |  p0  |   2  |  14  |   28   ||    9    |
|  res_9_V_write_assign36_reg_417 |  p0  |   2  |  14  |   28   ||    9    |
|  res_8_V_write_assign34_reg_432 |  p0  |   2  |  14  |   28   ||    9    |
|  res_7_V_write_assign32_reg_447 |  p0  |   2  |  14  |   28   ||    9    |
|  res_6_V_write_assign30_reg_462 |  p0  |   2  |  14  |   28   ||    9    |
|  res_5_V_write_assign28_reg_477 |  p0  |   2  |  14  |   28   ||    9    |
|  res_4_V_write_assign26_reg_492 |  p0  |   2  |  14  |   28   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   422  ||  28.304 ||   144   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   620  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   144  |
|  Register |    -   |    -   |   745  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   28   |   745  |   764  |
+-----------+--------+--------+--------+--------+
