{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 08:49:40 2017 " "Info: Processing started: Wed Oct 11 08:49:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off upcounter_4bits -c upcounter_4bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off upcounter_4bits -c upcounter_4bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register q\[0\]~reg0 q\[3\]~reg0 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"q\[0\]~reg0\" and destination register \"q\[3\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.467 ns + Longest register register " "Info: + Longest register to register delay is 1.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[0\]~reg0 1 REG LCFF_X54_Y49_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.414 ns) 0.743 ns q\[0\]~5 2 COMB LCCOMB_X54_Y49_N10 2 " "Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 2; COMB Node = 'q\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { q[0]~reg0 q[0]~5 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.814 ns q\[1\]~7 3 COMB LCCOMB_X54_Y49_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X54_Y49_N12; Fanout = 2; COMB Node = 'q\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { q[0]~5 q[1]~7 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.973 ns q\[2\]~9 4 COMB LCCOMB_X54_Y49_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.973 ns; Loc. = LCCOMB_X54_Y49_N14; Fanout = 1; COMB Node = 'q\[2\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { q[1]~7 q[2]~9 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.383 ns q\[3\]~10 5 COMB LCCOMB_X54_Y49_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.383 ns; Loc. = LCCOMB_X54_Y49_N16; Fanout = 1; COMB Node = 'q\[3\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { q[2]~9 q[3]~10 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.467 ns q\[3\]~reg0 6 REG LCFF_X54_Y49_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.467 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 77.57 % ) " "Info: Total cell delay = 1.138 ns ( 77.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 22.43 % ) " "Info: Total interconnect delay = 0.329 ns ( 22.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { q[0]~reg0 q[0]~5 q[1]~7 q[2]~9 q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { q[0]~reg0 {} q[0]~5 {} q[1]~7 {} q[2]~9 {} q[3]~10 {} q[3]~reg0 {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.883 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns q\[3\]~reg0 3 REG LCFF_X54_Y49_N17 2 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns q\[0\]~reg0 3 REG LCFF_X54_Y49_N11 3 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { q[0]~reg0 q[0]~5 q[1]~7 q[2]~9 q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { q[0]~reg0 {} q[0]~5 {} q[1]~7 {} q[2]~9 {} q[3]~10 {} q[3]~reg0 {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { q[3]~reg0 {} } {  } {  } "" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q\[3\]~reg0 up clk 0.262 ns register " "Info: tsu for register \"q\[3\]~reg0\" (data pin = \"up\", clock pin = \"clk\") is 0.262 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.181 ns + Longest pin register " "Info: + Longest pin to register delay is 3.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns up 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'up'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.393 ns) 2.457 ns q\[0\]~5 2 COMB LCCOMB_X54_Y49_N10 2 " "Info: 2: + IC(1.105 ns) + CELL(0.393 ns) = 2.457 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 2; COMB Node = 'q\[0\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { up q[0]~5 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.528 ns q\[1\]~7 3 COMB LCCOMB_X54_Y49_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.528 ns; Loc. = LCCOMB_X54_Y49_N12; Fanout = 2; COMB Node = 'q\[1\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { q[0]~5 q[1]~7 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.687 ns q\[2\]~9 4 COMB LCCOMB_X54_Y49_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 2.687 ns; Loc. = LCCOMB_X54_Y49_N14; Fanout = 1; COMB Node = 'q\[2\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { q[1]~7 q[2]~9 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.097 ns q\[3\]~10 5 COMB LCCOMB_X54_Y49_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 3.097 ns; Loc. = LCCOMB_X54_Y49_N16; Fanout = 1; COMB Node = 'q\[3\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { q[2]~9 q[3]~10 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.181 ns q\[3\]~reg0 6 REG LCFF_X54_Y49_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.181 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 65.26 % ) " "Info: Total cell delay = 2.076 ns ( 65.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 34.74 % ) " "Info: Total interconnect delay = 1.105 ns ( 34.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.181 ns" { up q[0]~5 q[1]~7 q[2]~9 q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.181 ns" { up {} up~combout {} q[0]~5 {} q[1]~7 {} q[2]~9 {} q[3]~10 {} q[3]~reg0 {} } { 0.000ns 0.000ns 1.105ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.959ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.883 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns q\[3\]~reg0 3 REG LCFF_X54_Y49_N17 2 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N17; Fanout = 2; REG Node = 'q\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.181 ns" { up q[0]~5 q[1]~7 q[2]~9 q[3]~10 q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.181 ns" { up {} up~combout {} q[0]~5 {} q[1]~7 {} q[2]~9 {} q[3]~10 {} q[3]~reg0 {} } { 0.000ns 0.000ns 1.105ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.959ns 0.393ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[3]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[1\] q\[1\]~reg0 10.303 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[1\]\" through register \"q\[1\]~reg0\" is 10.303 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.883 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns q\[1\]~reg0 3 REG LCFF_X54_Y49_N13 3 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N13; Fanout = 3; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns + Longest register pin " "Info: + Longest register to pin delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[1\]~reg0 1 REG LCFF_X54_Y49_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y49_N13; Fanout = 3; REG Node = 'q\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.412 ns) + CELL(2.758 ns) 7.170 ns q\[1\] 2 PIN PIN_AD16 0 " "Info: 2: + IC(4.412 ns) + CELL(2.758 ns) = 7.170 ns; Loc. = PIN_AD16; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 38.47 % ) " "Info: Total cell delay = 2.758 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 61.53 % ) " "Info: Total interconnect delay = 4.412 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { q[1]~reg0 {} q[1] {} } { 0.000ns 4.412ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[1]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { q[1]~reg0 q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { q[1]~reg0 {} q[1] {} } { 0.000ns 4.412ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q\[0\]~reg0 up clk 0.581 ns register " "Info: th for register \"q\[0\]~reg0\" (data pin = \"up\", clock pin = \"clk\") is 0.581 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.883 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 2.883 ns q\[0\]~reg0 3 REG LCFF_X54_Y49_N11 3 " "Info: 3: + IC(1.243 ns) + CELL(0.537 ns) = 2.883 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.93 % ) " "Info: Total cell delay = 1.526 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.357 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.357 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.568 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns up 1 PIN PIN_G15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'up'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.420 ns) 2.484 ns q\[0\]~4 2 COMB LCCOMB_X54_Y49_N10 1 " "Info: 2: + IC(1.105 ns) + CELL(0.420 ns) = 2.484 ns; Loc. = LCCOMB_X54_Y49_N10; Fanout = 1; COMB Node = 'q\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { up q[0]~4 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.568 ns q\[0\]~reg0 3 REG LCFF_X54_Y49_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.568 ns; Loc. = LCFF_X54_Y49_N11; Fanout = 3; REG Node = 'q\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { q[0]~4 q[0]~reg0 } "NODE_NAME" } } { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/upcounter_4bits/upcounter_4bits.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 56.97 % ) " "Info: Total cell delay = 1.463 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.105 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { up q[0]~4 q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { up {} up~combout {} q[0]~4 {} q[0]~reg0 {} } { 0.000ns 0.000ns 1.105ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.883 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.243ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { up q[0]~4 q[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { up {} up~combout {} q[0]~4 {} q[0]~reg0 {} } { 0.000ns 0.000ns 1.105ns 0.000ns } { 0.000ns 0.959ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 08:49:41 2017 " "Info: Processing ended: Wed Oct 11 08:49:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
